Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sat May 22 04:02:10 2021
| Host         : Pavis-Surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (50560)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13280)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (11715)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50560)
----------------------------
 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/BTI_RO1/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/BTI_RO2/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_0/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_1/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 1600 register/latch pins with no clock driven by root clock pin: design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_reg/Q (HIGH)

 There are 320 register/latch pins with no clock driven by root clock pin: design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/Q (HIGH)

 There are 640 register/latch pins with no clock driven by root clock pin: design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO0/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO1_BTI0/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO2_BTI1/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO3/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[0].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[1].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[2].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[3].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/RO[4].nolabel_line95/LUT6_2_inst/LUT6/O (HIGH)

 There are 160 register/latch pins with no clock driven by root clock pin: design_1_i/RO4/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13280)
----------------------------------------------------
 There are 12640 pins that are not constrained for maximum delay. (HIGH)

 There are 640 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (11715)
-------------------------
 There are 11715 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.024     -894.550                    636                14596        0.062        0.000                      0                14596        0.500        0.000                       0                  6782  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
clk_fpga_0                              {0.000 5.000}        10.000          100.000         
clk_fpga_1                              {0.000 10.000}       20.000          50.000          
clk_fpga_2                              {0.000 2.000}        4.000           250.000         
  clk30_200MHz_design_1_clk_wiz_0_2     {0.000 1.500}        5.000           200.000         
  clk70_200MHz_design_1_clk_wiz_0_2     {0.000 3.500}        5.000           200.000         
  clkfbout_design_1_clk_wiz_0_2         {0.000 2.000}        4.000           250.000         
design_1_i/clk_wiz_100MHz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk10_100MHz_design_1_clk_wiz_0_0     {0.000 1.000}        10.000          100.000         
  clk30_100MHz_design_1_clk_wiz_0_0     {0.000 3.000}        10.000          100.000         
  clk80_100MHz_design_1_clk_wiz_0_0     {0.000 7.000}        10.000          100.000         
  clk90_100MHz_design_1_clk_wiz_0_0     {0.000 9.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_10MHz/inst/clk_in1   {0.000 5.000}        10.000          100.000         
  clk10_10MHz_design_1_clk_wiz_0_1_1    {0.000 10.000}       100.000         10.000          
  clk30_10MHz_design_1_clk_wiz_0_1_1    {0.000 30.000}       100.000         10.000          
  clk70_10MHz_design_1_clk_wiz_0_1_1    {0.000 70.000}       100.000         10.000          
  clk90_10MHz_design_1_clk_wiz_0_1_1    {0.000 90.000}       100.000         10.000          
  clkfbout_design_1_clk_wiz_0_1_1       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                    0.420        0.000                      0                 8119        0.062        0.000                      0                 8119        4.020        0.000                       0                  3509  
clk_fpga_1                                   14.624        0.000                      0                   38        0.234        0.000                      0                   38        9.500        0.000                       0                    40  
clk_fpga_2                                                                                                                                                                                0.833        0.000                       0                     2  
  clk30_200MHz_design_1_clk_wiz_0_2           0.916        0.000                      0                  320        0.106        0.000                      0                  320        1.000        0.000                       0                   322  
  clk70_200MHz_design_1_clk_wiz_0_2           0.802        0.000                      0                  320        0.126        0.000                      0                  320        1.000        0.000                       0                   322  
  clkfbout_design_1_clk_wiz_0_2                                                                                                                                                           1.845        0.000                       0                     3  
design_1_i/clk_wiz_100MHz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk10_100MHz_design_1_clk_wiz_0_0           5.948        0.000                      0                  320        0.080        0.000                      0                  320        0.500        0.000                       0                   322  
  clk30_100MHz_design_1_clk_wiz_0_0           5.894        0.000                      0                  320        0.126        0.000                      0                  320        2.500        0.000                       0                   322  
  clk80_100MHz_design_1_clk_wiz_0_0           6.009        0.000                      0                  320        0.079        0.000                      0                  320        2.500        0.000                       0                   322  
  clk90_100MHz_design_1_clk_wiz_0_0           5.690        0.000                      0                  320        0.154        0.000                      0                  320        0.500        0.000                       0                   322  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                           7.845        0.000                       0                     3  
design_1_i/clk_wiz_10MHz/inst/clk_in1                                                                                                                                                     3.000        0.000                       0                     1  
  clk10_10MHz_design_1_clk_wiz_0_1_1         95.670        0.000                      0                  320        0.071        0.000                      0                  320        9.500        0.000                       0                   322  
  clk30_10MHz_design_1_clk_wiz_0_1_1         95.974        0.000                      0                  320        0.085        0.000                      0                  320       29.500        0.000                       0                   322  
  clk70_10MHz_design_1_clk_wiz_0_1_1         95.754        0.000                      0                  320        0.159        0.000                      0                  320       29.500        0.000                       0                   322  
  clk90_10MHz_design_1_clk_wiz_0_1_1         95.000        0.000                      0                  320        0.121        0.000                      0                  320        9.500        0.000                       0                   322  
  clkfbout_design_1_clk_wiz_0_1_1                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                          To Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                          --------                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                          clk30_200MHz_design_1_clk_wiz_0_2        -2.072     -383.884                    320                  320        1.371        0.000                      0                  320  
clk_fpga_0                          clk70_200MHz_design_1_clk_wiz_0_2        -3.024     -510.666                    316                  320        0.691        0.000                      0                  320  
clk_fpga_0                          clk10_100MHz_design_1_clk_wiz_0_0         0.633        0.000                      0                  320        3.209        0.000                      0                  320  
clk_fpga_0                          clk30_100MHz_design_1_clk_wiz_0_0         1.769        0.000                      0                  320        0.218        0.000                      0                  320  
clk_fpga_0                          clk80_100MHz_design_1_clk_wiz_0_0         3.122        0.000                      0                  320        0.445        0.000                      0                  320  
clk_fpga_0                          clk90_100MHz_design_1_clk_wiz_0_0         3.321        0.000                      0                  320        0.342        0.000                      0                  320  
clk_fpga_0                          clk10_10MHz_design_1_clk_wiz_0_1_1        0.737        0.000                      0                  320        0.315        0.000                      0                  320  
clk_fpga_0                          clk30_10MHz_design_1_clk_wiz_0_1_1        1.563        0.000                      0                  320        0.450        0.000                      0                  320  
clk_fpga_0                          clk70_10MHz_design_1_clk_wiz_0_1_1        1.749        0.000                      0                  320        0.434        0.000                      0                  320  
clk_fpga_0                          clk90_10MHz_design_1_clk_wiz_0_1_1        1.321        0.000                      0                  320        0.638        0.000                      0                  320  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_1               5.376        0.000                      0                   39        0.303        0.000                      0                   39  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.257ns  (logic 1.450ns (15.664%)  route 7.807ns (84.336%))
  Logic Levels:           0  
  Clock Path Skew:        -0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.814ns = ( 12.814 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=29, routed)          7.807    12.288    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X53Y114        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.635    12.814    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y114        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15_reg[25]/C
                         clock pessimism              0.129    12.943    
                         clock uncertainty           -0.154    12.789    
    SLICE_X53Y114        FDRE (Setup_fdre_C_D)       -0.081    12.708    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg15_reg[25]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.662ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.010ns  (logic 1.450ns (16.093%)  route 7.560ns (83.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=29, routed)          7.560    12.041    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X53Y118        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.630    12.809    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y118        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3_reg[25]/C
                         clock pessimism              0.129    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X53Y118        FDRE (Setup_fdre_C_D)       -0.081    12.703    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg3_reg[25]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -12.041    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.683ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/slv_reg0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 1.450ns (16.052%)  route 7.583ns (83.948%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=29, routed)          7.583    12.064    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X50Y110        FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/slv_reg0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.638    12.817    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y110        FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.129    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X50Y110        FDRE (Setup_fdre_C_D)       -0.045    12.747    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         12.747    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  0.683    

Slack (MET) :             0.729ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.983ns  (logic 1.450ns (16.142%)  route 7.533ns (83.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 12.813 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=29, routed)          7.533    12.014    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X50Y115        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.634    12.813    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y115        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8_reg[25]/C
                         clock pessimism              0.129    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X50Y115        FDRE (Setup_fdre_C_D)       -0.045    12.743    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg8_reg[25]
  -------------------------------------------------------------------
                         required time                         12.743    
                         arrival time                         -12.014    
  -------------------------------------------------------------------
                         slack                                  0.729    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.923ns  (logic 1.450ns (16.251%)  route 7.473ns (83.749%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.823ns = ( 12.823 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[17])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[17]
                         net (fo=29, routed)          7.473    11.954    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[17]
    SLICE_X47Y117        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.644    12.823    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y117        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                         clock pessimism              0.129    12.952    
                         clock uncertainty           -0.154    12.798    
    SLICE_X47Y117        FDRE (Setup_fdre_C_D)       -0.081    12.717    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg1_reg[17]
  -------------------------------------------------------------------
                         required time                         12.717    
                         arrival time                         -11.954    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.784ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/slv_reg0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.964ns  (logic 1.450ns (16.176%)  route 7.514ns (83.824%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.817ns = ( 12.817 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=29, routed)          7.514    11.995    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_wdata[29]
    SLICE_X50Y110        FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/slv_reg0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.638    12.817    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y110        FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                         clock pessimism              0.129    12.946    
                         clock uncertainty           -0.154    12.792    
    SLICE_X50Y110        FDRE (Setup_fdre_C_D)       -0.013    12.779    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/slv_reg0_reg[29]
  -------------------------------------------------------------------
                         required time                         12.779    
                         arrival time                         -11.995    
  -------------------------------------------------------------------
                         slack                                  0.784    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 1.450ns (16.315%)  route 7.438ns (83.685%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.812ns = ( 12.812 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=29, routed)          7.438    11.918    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X53Y116        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.633    12.812    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y116        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9_reg[25]/C
                         clock pessimism              0.129    12.941    
                         clock uncertainty           -0.154    12.787    
    SLICE_X53Y116        FDRE (Setup_fdre_C_D)       -0.081    12.706    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg9_reg[25]
  -------------------------------------------------------------------
                         required time                         12.706    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.860ns  (logic 1.450ns (16.366%)  route 7.410ns (83.634%))
  Logic Levels:           0  
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.811ns = ( 12.811 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=29, routed)          7.410    11.891    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X51Y117        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.632    12.811    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y117        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14_reg[25]/C
                         clock pessimism              0.129    12.940    
                         clock uncertainty           -0.154    12.786    
    SLICE_X51Y117        FDRE (Setup_fdre_C_D)       -0.081    12.705    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg14_reg[25]
  -------------------------------------------------------------------
                         required time                         12.705    
                         arrival time                         -11.891    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.837ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.839ns  (logic 1.450ns (16.404%)  route 7.389ns (83.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 12.813 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=29, routed)          7.389    11.870    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X53Y115        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.634    12.813    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y115        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13_reg[25]/C
                         clock pessimism              0.129    12.942    
                         clock uncertainty           -0.154    12.788    
    SLICE_X53Y115        FDRE (Setup_fdre_C_D)       -0.081    12.707    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg13_reg[25]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.851ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.821ns  (logic 1.450ns (16.439%)  route 7.371ns (83.561%))
  Logic Levels:           0  
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 12.809 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=29, routed)          7.371    11.851    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_wdata[25]
    SLICE_X52Y118        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.630    12.809    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X52Y118        FDRE                                         r  design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2_reg[25]/C
                         clock pessimism              0.129    12.938    
                         clock uncertainty           -0.154    12.784    
    SLICE_X52Y118        FDRE (Setup_fdre_C_D)       -0.081    12.703    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/slv_reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -11.851    
  -------------------------------------------------------------------
                         slack                                  0.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.338%)  route 0.247ns (63.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=32, routed)          0.247     1.279    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_araddr[4]
    SLICE_X51Y96         FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.820     1.186    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y96         FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.066     1.217    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y90         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.056     1.089    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.284     0.906    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.023    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.023    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.209ns (50.299%)  route 0.207ns (49.701%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.549     0.885    design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164     1.049 r  design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[2]/Q
                         net (fo=1, routed)           0.052     1.101    design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[2]
    SLICE_X51Y87         LUT4 (Prop_lut4_I0_O)        0.045     1.146 r  design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[2]_i_1/O
                         net (fo=2, routed)           0.154     1.300    design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[2]
    SLICE_X49Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X49Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]/C
                         clock pessimism             -0.035     1.153    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.070     1.223    design_1_i/ps7_0_axi_periph/tier2_xbar_2/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.223    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.467%)  route 0.252ns (57.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.552     0.888    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y96         FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q
                         net (fo=32, routed)          0.252     1.281    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/sel0[4]
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.326 r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     1.326    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X47Y96         FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.824     1.190    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y96         FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.091     1.246    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.371%)  route 0.253ns (57.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.552     0.888    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y96         FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q
                         net (fo=32, routed)          0.253     1.282    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/sel0[4]
    SLICE_X47Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.327 r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X47Y96         FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.824     1.190    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y96         FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X47Y96         FDRE (Hold_fdre_C_D)         0.092     1.247    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.327    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.186ns (35.354%)  route 0.340ns (64.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X28Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[25]/Q
                         net (fo=1, routed)           0.340     1.394    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[25]
    SLICE_X28Y100        LUT4 (Prop_lut4_I0_O)        0.045     1.439 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000     1.439    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X28Y100        FDRE (Hold_fdre_C_D)         0.091     1.353    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.645%)  route 0.168ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.554     0.890    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.168     1.199    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X34Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.823     1.189    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.925    
    SLICE_X34Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.108    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.108    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.289%)  route 0.283ns (66.711%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X48Y93         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/tier2_xbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=34, routed)          0.283     1.314    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_araddr[3]
    SLICE_X51Y96         FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.820     1.186    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y96         FDRE                                         r  design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/BTI_RO2/inst/AXI_3stage_BTI_Pavi_RO2_v1_0_S00_AXI_inst/axi_araddr_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.141ns (32.894%)  route 0.288ns (67.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.555     0.891    design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X47Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y90         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/ps7_0_axi_periph/tier2_xbar_1/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=14, routed)          0.288     1.319    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_awaddr[4]
    SLICE_X51Y86         FDRE                                         r  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.815     1.181    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y86         FDRE                                         r  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                         clock pessimism             -0.035     1.146    
    SLICE_X51Y86         FDRE (Hold_fdre_C_D)         0.075     1.221    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/axi_awaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.319    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y89         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.166     1.198    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.824     1.190    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y90         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.281     0.909    
    SLICE_X34Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.092    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0       design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y29  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X66Y85    design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X91Y103   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X91Y103   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X91Y103   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X90Y103   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X90Y103   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X90Y103   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X90Y103   design_1_i/BTI_RO1/inst/AXI_3stage_BTI_Pavi_RO1_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][32]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][33]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       14.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.624ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        5.081ns  (logic 2.054ns (40.426%)  route 3.027ns (59.574%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 22.816 - 20.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.824     3.118    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.456     3.574 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/Q
                         net (fo=4, routed)           0.866     4.440    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
    SLICE_X47Y124        LUT5 (Prop_lut5_I0_O)        0.124     4.564 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6/O
                         net (fo=1, routed)           0.689     5.252    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.124     5.376 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2/O
                         net (fo=18, routed)          1.464     6.840    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2_n_0
    SLICE_X48Y123        LUT4 (Prop_lut4_I0_O)        0.124     6.964 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5/O
                         net (fo=1, routed)           0.000     6.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.637    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.751    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.865    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.199 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.199    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]_i_1_n_6
    SLICE_X48Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.637    22.816    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[17]/C
                         clock pessimism              0.247    23.063    
                         clock uncertainty           -0.302    22.761    
    SLICE_X48Y127        FDCE (Setup_fdce_C_D)        0.062    22.823    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[17]
  -------------------------------------------------------------------
                         required time                         22.823    
                         arrival time                          -8.199    
  -------------------------------------------------------------------
                         slack                                 14.624    

Slack (MET) :             14.735ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.970ns  (logic 1.943ns (39.095%)  route 3.027ns (60.905%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.816ns = ( 22.816 - 20.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.824     3.118    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.456     3.574 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/Q
                         net (fo=4, routed)           0.866     4.440    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
    SLICE_X47Y124        LUT5 (Prop_lut5_I0_O)        0.124     4.564 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6/O
                         net (fo=1, routed)           0.689     5.252    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.124     5.376 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2/O
                         net (fo=18, routed)          1.464     6.840    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2_n_0
    SLICE_X48Y123        LUT4 (Prop_lut4_I0_O)        0.124     6.964 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5/O
                         net (fo=1, routed)           0.000     6.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.637    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.751    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.865 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.865    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1_n_0
    SLICE_X48Y127        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.088 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.088    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]_i_1_n_7
    SLICE_X48Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.637    22.816    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y127        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]/C
                         clock pessimism              0.247    23.063    
                         clock uncertainty           -0.302    22.761    
    SLICE_X48Y127        FDCE (Setup_fdce_C_D)        0.062    22.823    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]
  -------------------------------------------------------------------
                         required time                         22.823    
                         arrival time                          -8.088    
  -------------------------------------------------------------------
                         slack                                 14.735    

Slack (MET) :             14.737ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.967ns  (logic 1.940ns (39.058%)  route 3.027ns (60.942%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 22.815 - 20.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.824     3.118    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.456     3.574 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/Q
                         net (fo=4, routed)           0.866     4.440    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
    SLICE_X47Y124        LUT5 (Prop_lut5_I0_O)        0.124     4.564 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6/O
                         net (fo=1, routed)           0.689     5.252    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.124     5.376 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2/O
                         net (fo=18, routed)          1.464     6.840    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2_n_0
    SLICE_X48Y123        LUT4 (Prop_lut4_I0_O)        0.124     6.964 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5/O
                         net (fo=1, routed)           0.000     6.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.637    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.751    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.085 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.085    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1_n_6
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.636    22.815    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/C
                         clock pessimism              0.247    23.062    
                         clock uncertainty           -0.302    22.760    
    SLICE_X48Y126        FDCE (Setup_fdce_C_D)        0.062    22.822    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]
  -------------------------------------------------------------------
                         required time                         22.822    
                         arrival time                          -8.085    
  -------------------------------------------------------------------
                         slack                                 14.737    

Slack (MET) :             14.758ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.946ns  (logic 1.919ns (38.799%)  route 3.027ns (61.201%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 22.815 - 20.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.824     3.118    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.456     3.574 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/Q
                         net (fo=4, routed)           0.866     4.440    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
    SLICE_X47Y124        LUT5 (Prop_lut5_I0_O)        0.124     4.564 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6/O
                         net (fo=1, routed)           0.689     5.252    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.124     5.376 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2/O
                         net (fo=18, routed)          1.464     6.840    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2_n_0
    SLICE_X48Y123        LUT4 (Prop_lut4_I0_O)        0.124     6.964 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5/O
                         net (fo=1, routed)           0.000     6.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.637    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.751    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.064 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.064    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1_n_4
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.636    22.815    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
                         clock pessimism              0.247    23.062    
                         clock uncertainty           -0.302    22.760    
    SLICE_X48Y126        FDCE (Setup_fdce_C_D)        0.062    22.822    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]
  -------------------------------------------------------------------
                         required time                         22.822    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                 14.758    

Slack (MET) :             14.832ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 1.845ns (37.870%)  route 3.027ns (62.130%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 22.815 - 20.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.824     3.118    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.456     3.574 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/Q
                         net (fo=4, routed)           0.866     4.440    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
    SLICE_X47Y124        LUT5 (Prop_lut5_I0_O)        0.124     4.564 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6/O
                         net (fo=1, routed)           0.689     5.252    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.124     5.376 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2/O
                         net (fo=18, routed)          1.464     6.840    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2_n_0
    SLICE_X48Y123        LUT4 (Prop_lut4_I0_O)        0.124     6.964 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5/O
                         net (fo=1, routed)           0.000     6.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.637    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.751    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.990 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.990    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1_n_5
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.636    22.815    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/C
                         clock pessimism              0.247    23.062    
                         clock uncertainty           -0.302    22.760    
    SLICE_X48Y126        FDCE (Setup_fdce_C_D)        0.062    22.822    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]
  -------------------------------------------------------------------
                         required time                         22.822    
                         arrival time                          -7.990    
  -------------------------------------------------------------------
                         slack                                 14.832    

Slack (MET) :             14.848ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.856ns  (logic 1.829ns (37.665%)  route 3.027ns (62.335%))
  Logic Levels:           7  (CARRY4=4 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.815ns = ( 22.815 - 20.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.824     3.118    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.456     3.574 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/Q
                         net (fo=4, routed)           0.866     4.440    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
    SLICE_X47Y124        LUT5 (Prop_lut5_I0_O)        0.124     4.564 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6/O
                         net (fo=1, routed)           0.689     5.252    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.124     5.376 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2/O
                         net (fo=18, routed)          1.464     6.840    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2_n_0
    SLICE_X48Y123        LUT4 (Prop_lut4_I0_O)        0.124     6.964 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5/O
                         net (fo=1, routed)           0.000     6.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.637    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.751 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.751    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.974 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.974    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1_n_7
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.636    22.815    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/C
                         clock pessimism              0.247    23.062    
                         clock uncertainty           -0.302    22.760    
    SLICE_X48Y126        FDCE (Setup_fdce_C_D)        0.062    22.822    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]
  -------------------------------------------------------------------
                         required time                         22.822    
                         arrival time                          -7.974    
  -------------------------------------------------------------------
                         slack                                 14.848    

Slack (MET) :             14.849ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 1.826ns (37.627%)  route 3.027ns (62.373%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 22.813 - 20.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.824     3.118    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.456     3.574 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/Q
                         net (fo=4, routed)           0.866     4.440    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
    SLICE_X47Y124        LUT5 (Prop_lut5_I0_O)        0.124     4.564 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6/O
                         net (fo=1, routed)           0.689     5.252    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.124     5.376 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2/O
                         net (fo=18, routed)          1.464     6.840    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2_n_0
    SLICE_X48Y123        LUT4 (Prop_lut4_I0_O)        0.124     6.964 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5/O
                         net (fo=1, routed)           0.000     6.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.637    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.971 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.971    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_6
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.634    22.813    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[9]/C
                         clock pessimism              0.247    23.060    
                         clock uncertainty           -0.302    22.758    
    SLICE_X48Y125        FDCE (Setup_fdce_C_D)        0.062    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[9]
  -------------------------------------------------------------------
                         required time                         22.820    
                         arrival time                          -7.971    
  -------------------------------------------------------------------
                         slack                                 14.849    

Slack (MET) :             14.853ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.881ns  (logic 2.030ns (41.586%)  route 2.851ns (58.414%))
  Logic Levels:           8  (CARRY4=5 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    3.131ns
    Clock Pessimism Removal (CPR):    0.281ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.837     3.131    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y135        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDCE (Prop_fdce_C_Q)         0.456     3.587 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/Q
                         net (fo=5, routed)           1.152     4.739    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
    SLICE_X47Y133        LUT6 (Prop_lut6_I0_O)        0.124     4.863 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3/O
                         net (fo=20, routed)          0.678     5.541    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_3_n_0
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.124     5.665 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7/O
                         net (fo=1, routed)           0.520     6.185    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_7_n_0
    SLICE_X46Y134        LUT2 (Prop_lut2_I0_O)        0.124     6.309 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2/O
                         net (fo=1, routed)           0.501     6.810    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_2_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     7.336 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.336    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.450 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.450    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.564 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.564    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.678 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.678    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_0
    SLICE_X48Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.012 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.012    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]_i_1_n_6
    SLICE_X48Y136        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.646    22.825    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y136        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/C
                         clock pessimism              0.281    23.106    
                         clock uncertainty           -0.302    22.804    
    SLICE_X48Y136        FDCE (Setup_fdce_C_D)        0.062    22.866    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]
  -------------------------------------------------------------------
                         required time                         22.866    
                         arrival time                          -8.012    
  -------------------------------------------------------------------
                         slack                                 14.853    

Slack (MET) :             14.870ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.832ns  (logic 1.805ns (37.356%)  route 3.027ns (62.644%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 22.813 - 20.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.824     3.118    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.456     3.574 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/Q
                         net (fo=4, routed)           0.866     4.440    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
    SLICE_X47Y124        LUT5 (Prop_lut5_I0_O)        0.124     4.564 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6/O
                         net (fo=1, routed)           0.689     5.252    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.124     5.376 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2/O
                         net (fo=18, routed)          1.464     6.840    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2_n_0
    SLICE_X48Y123        LUT4 (Prop_lut4_I0_O)        0.124     6.964 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5/O
                         net (fo=1, routed)           0.000     6.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.637    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.950 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.950    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_4
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.634    22.813    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
                         clock pessimism              0.247    23.060    
                         clock uncertainty           -0.302    22.758    
    SLICE_X48Y125        FDCE (Setup_fdce_C_D)        0.062    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]
  -------------------------------------------------------------------
                         required time                         22.820    
                         arrival time                          -7.950    
  -------------------------------------------------------------------
                         slack                                 14.870    

Slack (MET) :             14.944ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 1.731ns (36.381%)  route 3.027ns (63.619%))
  Logic Levels:           6  (CARRY4=3 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.813ns = ( 22.813 - 20.000 ) 
    Source Clock Delay      (SCD):    3.118ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.824     3.118    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.456     3.574 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/Q
                         net (fo=4, routed)           0.866     4.440    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
    SLICE_X47Y124        LUT5 (Prop_lut5_I0_O)        0.124     4.564 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6/O
                         net (fo=1, routed)           0.689     5.252    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_6_n_0
    SLICE_X46Y125        LUT6 (Prop_lut6_I1_O)        0.124     5.376 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2/O
                         net (fo=18, routed)          1.464     6.840    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_10_i_2_n_0
    SLICE_X48Y123        LUT4 (Prop_lut4_I0_O)        0.124     6.964 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5/O
                         net (fo=1, routed)           0.000     6.964    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_5_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.514 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.514    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.628 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009     7.637    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.876 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.876    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_5
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.634    22.813    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/C
                         clock pessimism              0.247    23.060    
                         clock uncertainty           -0.302    22.758    
    SLICE_X48Y125        FDCE (Setup_fdce_C_D)        0.062    22.820    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]
  -------------------------------------------------------------------
                         required time                         22.820    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                 14.944    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.804%)  route 0.173ns (48.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.633     0.969    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y136        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y136        FDCE (Prop_fdce_C_Q)         0.141     1.110 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/Q
                         net (fo=21, routed)          0.173     1.283    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]
    SLICE_X47Y136        LUT5 (Prop_lut5_I3_O)        0.045     1.328 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_1/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_i_1_n_0
    SLICE_X47Y136        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.905     1.271    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X47Y136        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/C
                         clock pessimism             -0.268     1.003    
    SLICE_X47Y136        FDCE (Hold_fdce_C_D)         0.091     1.094    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg
  -------------------------------------------------------------------
                         required time                         -1.094    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.625     0.961    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y126        FDCE (Prop_fdce_C_Q)         0.141     1.102 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/Q
                         net (fo=5, routed)           0.173     1.275    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]
    SLICE_X48Y126        LUT4 (Prop_lut4_I1_O)        0.045     1.320 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[12]_i_2/O
                         net (fo=1, routed)           0.000     1.320    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[12]_i_2_n_0
    SLICE_X48Y126        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.383 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.383    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]_i_1_n_4
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
                         clock pessimism             -0.300     0.961    
    SLICE_X48Y126        FDCE (Hold_fdce_C_D)         0.105     1.066    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.383    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.270ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.633     0.969    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y134        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y134        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/Q
                         net (fo=4, routed)           0.173     1.283    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]
    SLICE_X48Y134        LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[8]_i_2/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[8]_i_2_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.391 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.391    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[8]_i_1_n_4
    SLICE_X48Y134        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.904     1.270    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y134        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
                         clock pessimism             -0.301     0.969    
    SLICE_X48Y134        FDCE (Hold_fdce_C_D)         0.105     1.074    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.969ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.633     0.969    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y135        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y135        FDCE (Prop_fdce_C_Q)         0.141     1.110 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/Q
                         net (fo=3, routed)           0.173     1.283    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]
    SLICE_X48Y135        LUT6 (Prop_lut6_I5_O)        0.045     1.328 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[12]_i_2/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[12]_i_2_n_0
    SLICE_X48Y135        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.391 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.391    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]_i_1_n_4
    SLICE_X48Y135        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.905     1.271    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y135        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
                         clock pessimism             -0.302     0.969    
    SLICE_X48Y135        FDCE (Hold_fdce_C_D)         0.105     1.074    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.632     0.968    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y133        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y133        FDCE (Prop_fdce_C_Q)         0.141     1.109 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/Q
                         net (fo=3, routed)           0.173     1.282    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]
    SLICE_X48Y133        LUT6 (Prop_lut6_I5_O)        0.045     1.327 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[4]_i_2/O
                         net (fo=1, routed)           0.000     1.327    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[4]_i_2_n_0
    SLICE_X48Y133        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.390 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.390    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[4]_i_1_n_4
    SLICE_X48Y133        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.903     1.269    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y133        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]/C
                         clock pessimism             -0.301     0.968    
    SLICE_X48Y133        FDCE (Hold_fdce_C_D)         0.105     1.073    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.073    
                         arrival time                           1.390    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.624     0.960    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y125        FDCE (Prop_fdce_C_Q)         0.141     1.101 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/Q
                         net (fo=3, routed)           0.185     1.286    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]
    SLICE_X48Y125        LUT4 (Prop_lut4_I1_O)        0.045     1.331 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[8]_i_2/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[8]_i_2_n_0
    SLICE_X48Y125        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.394 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.394    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]_i_1_n_4
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
                         clock pessimism             -0.300     0.960    
    SLICE_X48Y125        FDCE (Hold_fdce_C_D)         0.105     1.065    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.347%)  route 0.185ns (42.653%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.960ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.624     0.960    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y124        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y124        FDCE (Prop_fdce_C_Q)         0.141     1.101 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/Q
                         net (fo=3, routed)           0.185     1.286    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]
    SLICE_X48Y124        LUT4 (Prop_lut4_I1_O)        0.045     1.331 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[4]_i_2/O
                         net (fo=1, routed)           0.000     1.331    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[4]_i_2_n_0
    SLICE_X48Y124        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.394 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.394    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[4]_i_1_n_4
    SLICE_X48Y124        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y124        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]/C
                         clock pessimism             -0.300     0.960    
    SLICE_X48Y124        FDCE (Hold_fdce_C_D)         0.105     1.065    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.394    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.961ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.625     0.961    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y123        FDCE (Prop_fdce_C_Q)         0.141     1.102 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/Q
                         net (fo=4, routed)           0.185     1.287    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]
    SLICE_X48Y123        LUT4 (Prop_lut4_I1_O)        0.045     1.332 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_3/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10[0]_i_3_n_0
    SLICE_X48Y123        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.395 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.395    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]_i_1_n_4
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
                         clock pessimism             -0.300     0.961    
    SLICE_X48Y123        FDCE (Hold_fdce_C_D)         0.105     1.066    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.066    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.249ns (57.338%)  route 0.185ns (42.662%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.631     0.967    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y132        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDCE (Prop_fdce_C_Q)         0.141     1.108 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/Q
                         net (fo=3, routed)           0.185     1.293    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]
    SLICE_X48Y132        LUT6 (Prop_lut6_I5_O)        0.045     1.338 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_3/O
                         net (fo=1, routed)           0.000     1.338    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_3_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.401 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.401    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_4
    SLICE_X48Y132        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.902     1.268    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y132        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/C
                         clock pessimism             -0.301     0.967    
    SLICE_X48Y132        FDCE (Hold_fdce_C_D)         0.105     1.072    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.401    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.251ns (57.661%)  route 0.184ns (42.339%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.631     0.967    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y132        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y132        FDCE (Prop_fdce_C_Q)         0.141     1.108 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/Q
                         net (fo=3, routed)           0.184     1.292    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]
    SLICE_X48Y132        LUT6 (Prop_lut6_I5_O)        0.045     1.337 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_5/O
                         net (fo=1, routed)           0.000     1.337    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30[0]_i_5_n_0
    SLICE_X48Y132        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.402 r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.402    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]_i_1_n_6
    SLICE_X48Y132        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.902     1.268    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y132        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/C
                         clock pessimism             -0.301     0.967    
    SLICE_X48Y132        FDCE (Hold_fdce_C_D)         0.105     1.072    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.402    
  -------------------------------------------------------------------
                         slack                                  0.330    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y30  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X48Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y132   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y135   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y135   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y135   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y135   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y136   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y136   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y132   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y132   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y132   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y125   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y126   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y127   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[17]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X48Y123   design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         4.000       1.845      BUFGCTRL_X0Y31   design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       4.000       96.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167         2.000       0.833      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk30_200MHz_design_1_clk_wiz_0_2
  To Clock:  clk30_200MHz_design_1_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.916ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.533ns  (logic 2.093ns (59.243%)  route 1.440ns (40.757%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.077ns = ( 16.577 - 6.500 ) 
    Source Clock Delay      (SCD):    12.304ns = ( 13.804 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.506ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.639     5.436    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.560 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.829     6.389    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.156     6.545 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.685     7.229    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.355     7.584 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.078    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.202 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.721    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.208    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.332 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.481    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.484    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.633 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.171    13.804    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y48         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y48         FDRE (Prop_fdre_C_Q)         0.664    14.468 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/Q
                         net (fo=2, routed)           1.439    15.907    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]
    SLICE_X95Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    16.432 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.432    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X95Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.547    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.661 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.661    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.775 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.775    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.889 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.889    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.337 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.337    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_6
    SLICE_X95Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.316     9.998    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.100    10.098 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.547    10.645    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.126    10.771 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.591    11.362    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.286    11.648 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    12.061    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.161 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.590    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.690 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.988    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.088 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.213    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.313 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    14.028    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    14.148 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.428    16.577    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]/C
                         clock pessimism              1.506    18.082    
                         clock uncertainty           -0.060    18.023    
    SLICE_X95Y54         FDRE (Setup_fdre_C_D)        0.230    18.253    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[313]
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                         -17.337    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[315]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.512ns  (logic 2.072ns (58.999%)  route 1.440ns (41.001%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.077ns = ( 16.577 - 6.500 ) 
    Source Clock Delay      (SCD):    12.304ns = ( 13.804 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.506ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.639     5.436    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.560 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.829     6.389    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.156     6.545 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.685     7.229    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.355     7.584 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.078    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.202 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.721    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.208    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.332 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.481    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.484    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.633 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.171    13.804    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y48         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y48         FDRE (Prop_fdre_C_Q)         0.664    14.468 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/Q
                         net (fo=2, routed)           1.439    15.907    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]
    SLICE_X95Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    16.432 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.432    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X95Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.547    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.661 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.661    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.775 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.775    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.889 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.889    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.316 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.316    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_4
    SLICE_X95Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[315]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.316     9.998    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.100    10.098 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.547    10.645    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.126    10.771 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.591    11.362    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.286    11.648 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    12.061    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.161 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.590    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.690 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.988    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.088 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.213    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.313 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    14.028    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    14.148 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.428    16.577    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[315]/C
                         clock pessimism              1.506    18.082    
                         clock uncertainty           -0.060    18.023    
    SLICE_X95Y54         FDRE (Setup_fdre_C_D)        0.230    18.253    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[315]
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                         -17.316    
  -------------------------------------------------------------------
                         slack                                  0.937    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.647ns  (logic 2.207ns (60.517%)  route 1.440ns (39.483%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.223ns = ( 16.723 - 6.500 ) 
    Source Clock Delay      (SCD):    12.304ns = ( 13.804 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.506ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.639     5.436    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.560 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.829     6.389    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.156     6.545 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.685     7.229    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.355     7.584 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.078    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.202 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.721    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.208    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.332 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.481    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.484    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.633 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.171    13.804    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y48         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y48         FDRE (Prop_fdre_C_Q)         0.664    14.468 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/Q
                         net (fo=2, routed)           1.439    15.907    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]
    SLICE_X95Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    16.432 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.432    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X95Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.547    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.661 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.661    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.775 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.775    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.889 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.889    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.117 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.117    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.451 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.451    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_6
    SLICE_X95Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.316     9.998    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.100    10.098 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.547    10.645    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.126    10.771 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.591    11.362    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.286    11.648 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    12.061    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.161 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.590    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.690 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.988    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.088 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.213    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.313 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    14.028    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    14.148 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.575    16.723    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C
                         clock pessimism              1.506    18.229    
                         clock uncertainty           -0.060    18.169    
    SLICE_X95Y55         FDRE (Setup_fdre_C_D)        0.230    18.399    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]
  -------------------------------------------------------------------
                         required time                         18.399    
                         arrival time                         -17.451    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             0.969ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.626ns  (logic 2.186ns (60.288%)  route 1.440ns (39.712%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.223ns = ( 16.723 - 6.500 ) 
    Source Clock Delay      (SCD):    12.304ns = ( 13.804 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.506ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.639     5.436    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.560 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.829     6.389    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.156     6.545 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.685     7.229    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.355     7.584 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.078    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.202 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.721    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.208    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.332 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.481    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.484    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.633 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.171    13.804    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y48         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y48         FDRE (Prop_fdre_C_Q)         0.664    14.468 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/Q
                         net (fo=2, routed)           1.439    15.907    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]
    SLICE_X95Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    16.432 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.432    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X95Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.547    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.661 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.661    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.775 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.775    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.889 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.889    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.117 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.117    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    17.430 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[3]
                         net (fo=1, routed)           0.000    17.430    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_4
    SLICE_X95Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.316     9.998    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.100    10.098 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.547    10.645    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.126    10.771 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.591    11.362    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.286    11.648 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    12.061    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.161 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.590    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.690 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.988    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.088 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.213    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.313 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    14.028    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    14.148 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.575    16.723    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/C
                         clock pessimism              1.506    18.229    
                         clock uncertainty           -0.060    18.169    
    SLICE_X95Y55         FDRE (Setup_fdre_C_D)        0.230    18.399    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]
  -------------------------------------------------------------------
                         required time                         18.399    
                         arrival time                         -17.430    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[314]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.438ns  (logic 1.998ns (58.117%)  route 1.440ns (41.883%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.077ns = ( 16.577 - 6.500 ) 
    Source Clock Delay      (SCD):    12.304ns = ( 13.804 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.506ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.639     5.436    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.560 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.829     6.389    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.156     6.545 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.685     7.229    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.355     7.584 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.078    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.202 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.721    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.208    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.332 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.481    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.484    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.633 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.171    13.804    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y48         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y48         FDRE (Prop_fdre_C_Q)         0.664    14.468 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/Q
                         net (fo=2, routed)           1.439    15.907    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]
    SLICE_X95Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    16.432 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.432    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X95Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.547    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.661 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.661    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.775 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.775    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.889 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.889    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.242 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.242    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_5
    SLICE_X95Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[314]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.316     9.998    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.100    10.098 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.547    10.645    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.126    10.771 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.591    11.362    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.286    11.648 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    12.061    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.161 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.590    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.690 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.988    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.088 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.213    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.313 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    14.028    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    14.148 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.428    16.577    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[314]/C
                         clock pessimism              1.506    18.082    
                         clock uncertainty           -0.060    18.023    
    SLICE_X95Y54         FDRE (Setup_fdre_C_D)        0.230    18.253    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[314]
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                         -17.242    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.018ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.458ns  (logic 2.338ns (67.605%)  route 1.120ns (32.395%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.479ns = ( 15.979 - 6.500 ) 
    Source Clock Delay      (SCD):    11.400ns = ( 12.900 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.649     5.446    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.520     6.090    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.124     6.214 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.533     6.747    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124     6.871 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.365    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.489 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.008    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124     8.132 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.495    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124     8.619 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.768    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.771    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.149     9.920 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.980    12.900    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X99Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.664    13.564 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.120    14.684    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X99Y50         LUT1 (Prop_lut1_I0_O)        0.124    14.808 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X99Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.340 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X99Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X99Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X99Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.796    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.910    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.024    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.358 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.358    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_6
    SLICE_X99Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.326    10.008    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.100    10.108 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.424    10.533    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.100    10.633 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.460    11.092    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.192 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.606    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.706 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.135    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.235 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.533    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.633 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.758    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.858 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.573    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.120    13.693 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.286    15.979    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X99Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/C
                         clock pessimism              1.227    17.206    
                         clock uncertainty           -0.060    17.146    
    SLICE_X99Y57         FDRE (Setup_fdre_C_D)        0.230    17.376    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]
  -------------------------------------------------------------------
                         required time                         17.376    
                         arrival time                         -16.358    
  -------------------------------------------------------------------
                         slack                                  1.018    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.537ns  (logic 2.338ns (66.102%)  route 1.199ns (33.898%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.607ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.740ns = ( 16.240 - 6.500 ) 
    Source Clock Delay      (SCD):    12.022ns = ( 13.522 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.676ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.656     5.453    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.577 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.846     6.423    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.153     6.576 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.527     7.103    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.331     7.434 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.797    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.921 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.070    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.194 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.688    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.812 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.330    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.454 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.261    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.152    10.413 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.109    13.522    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X89Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y50         FDRE (Prop_fdre_C_Q)         0.664    14.186 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/Q
                         net (fo=2, routed)           1.199    15.385    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]
    SLICE_X89Y50         LUT1 (Prop_lut1_I0_O)        0.124    15.509 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2/O
                         net (fo=1, routed)           0.000    15.509    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count[64]_i_2_n_0
    SLICE_X89Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.041 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.041    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]_i_1_n_0
    SLICE_X89Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.155 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.155    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X89Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.269 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.269    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_0
    SLICE_X89Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.383 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.383    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X89Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.497 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.497    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_0
    SLICE_X89Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.611 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.611    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]_i_1_n_0
    SLICE_X89Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.725 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.725    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]_i_1_n_0
    SLICE_X89Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.059 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]_i_1/O[1]
                         net (fo=1, routed)           0.000    17.059    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[92]_i_1_n_6
    SLICE_X89Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.330    10.012    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.100    10.112 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.697    10.809    design_1_i/HCI_6/inst/mux_out[2]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.123    10.932 f  design_1_i/HCI_6/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.456    11.388    design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.267    11.655 r  design_1_i/HCI_6/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    11.953    design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.053 f  design_1_i/HCI_6/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.178    design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.278 r  design_1_i/HCI_6/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    12.692    design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X87Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.792 f  design_1_i/HCI_6/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    13.220    design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.100    13.320 r  design_1_i/HCI_6/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    13.980    design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X87Y143        LUT5 (Prop_lut5_I0_O)        0.122    14.102 r  design_1_i/HCI_6/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.138    16.240    design_1_i/HCI_6/inst/frequency_counter_instance/out[2]
    SLICE_X89Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]/C
                         clock pessimism              1.676    17.916    
                         clock uncertainty           -0.060    17.856    
    SLICE_X89Y57         FDRE (Setup_fdre_C_D)        0.230    18.086    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[2].freq_count_reg[93]
  -------------------------------------------------------------------
                         required time                         18.086    
                         arrival time                         -17.059    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.422ns  (logic 1.982ns (57.921%)  route 1.440ns (42.079%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.077ns = ( 16.577 - 6.500 ) 
    Source Clock Delay      (SCD):    12.304ns = ( 13.804 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.506ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.639     5.436    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.560 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.829     6.389    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.156     6.545 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.685     7.229    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.355     7.584 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.078    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.202 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.721    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.208    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.332 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.481    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.484    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.633 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.171    13.804    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y48         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y48         FDRE (Prop_fdre_C_Q)         0.664    14.468 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/Q
                         net (fo=2, routed)           1.439    15.907    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]
    SLICE_X95Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    16.432 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.432    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X95Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.547    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.661 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.661    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.775 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.775    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.889 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.889    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    17.226 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/O[0]
                         net (fo=1, routed)           0.000    17.226    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_7
    SLICE_X95Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.316     9.998    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.100    10.098 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.547    10.645    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.126    10.771 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.591    11.362    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.286    11.648 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    12.061    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.161 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.590    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.690 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.988    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.088 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.213    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.313 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    14.028    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    14.148 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.428    16.577    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]/C
                         clock pessimism              1.506    18.082    
                         clock uncertainty           -0.060    18.023    
    SLICE_X95Y54         FDRE (Setup_fdre_C_D)        0.230    18.253    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]
  -------------------------------------------------------------------
                         required time                         18.253    
                         arrival time                         -17.226    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.039ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.437ns  (logic 2.317ns (67.407%)  route 1.120ns (32.593%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.694ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.479ns = ( 15.979 - 6.500 ) 
    Source Clock Delay      (SCD):    11.400ns = ( 12.900 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.227ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.649     5.446    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.124     5.570 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.520     6.090    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.124     6.214 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.533     6.747    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124     6.871 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.365    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.124     7.489 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.008    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124     8.132 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.495    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124     8.619 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.768    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.124     8.892 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.771    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.149     9.920 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.980    12.900    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X99Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y50         FDRE (Prop_fdre_C_Q)         0.664    13.564 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.120    14.684    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X99Y50         LUT1 (Prop_lut1_I0_O)        0.124    14.808 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    14.808    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X99Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.340 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.340    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X99Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.454 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.454    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X99Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.568 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.568    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X99Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.682 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.682    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X99Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.796 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.796    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X99Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.910 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.910    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X99Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.024 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.024    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X99Y57         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.337 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.337    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_4
    SLICE_X99Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.326    10.008    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.100    10.108 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.424    10.533    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.100    10.633 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.460    11.092    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.192 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    11.606    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.706 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.135    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.235 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.533    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.633 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    12.758    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.858 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.573    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.120    13.693 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.286    15.979    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X99Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/C
                         clock pessimism              1.227    17.206    
                         clock uncertainty           -0.060    17.146    
    SLICE_X99Y57         FDRE (Setup_fdre_C_D)        0.230    17.376    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]
  -------------------------------------------------------------------
                         required time                         17.376    
                         arrival time                         -16.337    
  -------------------------------------------------------------------
                         slack                                  1.039    

Slack (MET) :             1.043ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        3.552ns  (logic 2.112ns (59.461%)  route 1.440ns (40.539%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.575ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.223ns = ( 16.723 - 6.500 ) 
    Source Clock Delay      (SCD):    12.304ns = ( 13.804 - 1.500 ) 
    Clock Pessimism Removal (CPR):    1.506ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     2.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     2.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     4.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     0.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     2.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     2.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.639     5.436    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.560 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.829     6.389    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.156     6.545 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.685     7.229    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.355     7.584 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.078    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.202 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.721    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     9.208    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.332 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     9.481    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.605 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    10.484    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.633 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.171    13.804    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y48         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y48         FDRE (Prop_fdre_C_Q)         0.664    14.468 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]/Q
                         net (fo=2, routed)           1.439    15.907    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[291]
    SLICE_X95Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    16.432 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.432    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[288]_i_1_n_0
    SLICE_X95Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.546 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1/CO[3]
                         net (fo=1, routed)           0.001    16.547    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]_i_1_n_0
    SLICE_X95Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.661 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.661    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[296]_i_1_n_0
    SLICE_X95Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.775 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.775    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X95Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.889 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.889    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_0
    SLICE_X95Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.003 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.003    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]_i_1_n_0
    SLICE_X95Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.117 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1/CO[3]
                         net (fo=1, routed)           0.000    17.117    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[312]_i_1_n_0
    SLICE_X95Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    17.356 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1/O[2]
                         net (fo=1, routed)           0.000    17.356    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]_i_1_n_5
    SLICE_X95Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     7.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     7.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     9.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     5.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     7.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.316     9.998    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.100    10.098 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.547    10.645    design_1_i/HCI_6/inst/mux_out[9]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.126    10.771 f  design_1_i/HCI_6/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.591    11.362    design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.286    11.648 r  design_1_i/HCI_6/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    12.061    design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X85Y145        LUT6 (Prop_lut6_I0_O)        0.100    12.161 f  design_1_i/HCI_6/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    12.590    design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    12.690 r  design_1_i/HCI_6/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    12.988    design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.088 f  design_1_i/HCI_6/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    13.213    design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X85Y144        LUT6 (Prop_lut6_I0_O)        0.100    13.313 r  design_1_i/HCI_6/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    14.028    design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X85Y144        LUT5 (Prop_lut5_I0_O)        0.120    14.148 r  design_1_i/HCI_6/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.575    16.723    design_1_i/HCI_6/inst/frequency_counter_instance/out[9]
    SLICE_X95Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/C
                         clock pessimism              1.506    18.229    
                         clock uncertainty           -0.060    18.169    
    SLICE_X95Y55         FDRE (Setup_fdre_C_D)        0.230    18.399    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]
  -------------------------------------------------------------------
                         required time                         18.399    
                         arrival time                         -17.356    
  -------------------------------------------------------------------
                         slack                                  1.043    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.620ns  (logic 0.500ns (80.597%)  route 0.120ns (19.403%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 6.549 - 1.500 ) 
    Source Clock Delay      (SCD):    4.020ns = ( 5.520 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.995     2.833    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.878 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.221     3.099    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     3.144 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.301     3.445    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.490 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.614    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.659 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.708    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.753 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.923    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.968 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.154    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.199 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.473    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.045     4.518 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.003     5.520    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X87Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.208     5.728 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/Q
                         net (fo=2, routed)           0.120     5.849    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.009 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.048 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.048    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.087 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.087    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.141 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.141    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1_n_7
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.329     3.197    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     3.253 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.272     3.525    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     3.581 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.339     3.920    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     3.976 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.126    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.182 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.240    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.296 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.495    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.551 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.774    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.056     4.830 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     5.165    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.056     5.221 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.328     6.549    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]/C
                         clock pessimism             -0.703     5.846    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.189     6.035    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]
  -------------------------------------------------------------------
                         required time                         -6.035    
                         arrival time                           6.141    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.556ns  (logic 0.422ns (75.946%)  route 0.134ns (24.054%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 6.525 - 1.500 ) 
    Source Clock Delay      (SCD):    4.072ns = ( 5.572 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.936     2.774    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.819 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.221     3.040    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     3.085 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.326     3.411    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.456 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.626    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.671 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.857    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.902 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.027    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.072 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.121    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.166 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.461    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.505 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.067     5.572    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X88Y51         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDRE (Prop_fdre_C_Q)         0.208     5.780 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]/Q
                         net (fo=2, routed)           0.134     5.914    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]
    SLICE_X88Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     6.074 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.128 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.128    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_7
    SLICE_X88Y52         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.260     3.128    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     3.184 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.272     3.456    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     3.512 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.366     3.878    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.934 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.133    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.189 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.412    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.468 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.619    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.675 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.733    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.789 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     5.152    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     5.207 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.318     6.525    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X88Y52         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]/C
                         clock pessimism             -0.702     5.823    
    SLICE_X88Y52         FDRE (Hold_fdre_C_D)         0.189     6.012    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]
  -------------------------------------------------------------------
                         required time                         -6.012    
                         arrival time                           6.128    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.631ns  (logic 0.511ns (80.935%)  route 0.120ns (19.065%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 6.549 - 1.500 ) 
    Source Clock Delay      (SCD):    4.020ns = ( 5.520 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.995     2.833    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.878 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.221     3.099    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     3.144 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.301     3.445    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.490 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.614    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.659 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.708    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.753 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.923    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.968 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.154    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.199 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.473    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.045     4.518 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.003     5.520    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X87Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.208     5.728 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/Q
                         net (fo=2, routed)           0.120     5.849    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.009 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.048 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.048    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.087 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.087    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     6.152 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.152    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1_n_5
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.329     3.197    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     3.253 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.272     3.525    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     3.581 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.339     3.920    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     3.976 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.126    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.182 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.240    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.296 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.495    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.551 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.774    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.056     4.830 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     5.165    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.056     5.221 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.328     6.549    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/C
                         clock pessimism             -0.703     5.846    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.189     6.035    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]
  -------------------------------------------------------------------
                         required time                         -6.035    
                         arrival time                           6.152    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.413%)  route 0.134ns (23.587%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 6.525 - 1.500 ) 
    Source Clock Delay      (SCD):    4.072ns = ( 5.572 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.936     2.774    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.819 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.221     3.040    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     3.085 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.326     3.411    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.456 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.626    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.671 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.857    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.902 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.027    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.072 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.121    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.166 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.461    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.505 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.067     5.572    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X88Y51         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDRE (Prop_fdre_C_Q)         0.208     5.780 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]/Q
                         net (fo=2, routed)           0.134     5.914    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]
    SLICE_X88Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     6.074 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     6.139 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.139    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_5
    SLICE_X88Y52         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.260     3.128    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     3.184 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.272     3.456    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     3.512 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.366     3.878    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.934 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.133    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.189 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.412    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.468 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.619    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.675 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.733    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.789 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     5.152    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     5.207 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.318     6.525    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X88Y52         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]/C
                         clock pessimism             -0.702     5.823    
    SLICE_X88Y52         FDRE (Hold_fdre_C_D)         0.189     6.012    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]
  -------------------------------------------------------------------
                         required time                         -6.012    
                         arrival time                           6.139    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.648ns  (logic 0.459ns (70.880%)  route 0.189ns (29.120%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 6.745 - 1.500 ) 
    Source Clock Delay      (SCD):    4.164ns = ( 5.664 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.929     2.767    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.812 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.238     3.050    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.048     3.098 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.331     3.429    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.119     3.548 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.191     3.739    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.045     3.784 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.970    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.045     4.015 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.140    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.045     4.185 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.234    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.045     4.279 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.574    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.044     4.618 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.047     5.664    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X84Y51         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y51         FDRE (Prop_fdre_C_Q)         0.208     5.872 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/Q
                         net (fo=2, routed)           0.189     6.061    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]
    SLICE_X84Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     6.258 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.312 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.312    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_7
    SLICE_X84Y52         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.255     3.123    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     3.179 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.312     3.491    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.059     3.550 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.371     3.921    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.148     4.069 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225     4.294    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.056     4.350 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.573    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.056     4.629 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.780    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.056     4.836 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.894    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.056     4.950 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     5.313    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.055     5.368 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.377     6.745    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X84Y52         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/C
                         clock pessimism             -0.750     5.995    
    SLICE_X84Y52         FDRE (Hold_fdre_C_D)         0.189     6.184    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]
  -------------------------------------------------------------------
                         required time                         -6.184    
                         arrival time                           6.312    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.659ns  (logic 0.470ns (71.366%)  route 0.189ns (28.634%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns = ( 6.745 - 1.500 ) 
    Source Clock Delay      (SCD):    4.164ns = ( 5.664 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.750ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.929     2.767    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.045     2.812 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.238     3.050    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.048     3.098 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.331     3.429    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.119     3.548 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.191     3.739    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.045     3.784 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.970    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.045     4.015 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.140    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.045     4.185 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.234    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.045     4.279 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.574    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.044     4.618 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.047     5.664    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X84Y51         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y51         FDRE (Prop_fdre_C_Q)         0.208     5.872 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/Q
                         net (fo=2, routed)           0.189     6.061    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]
    SLICE_X84Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     6.258 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.258    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     6.323 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.323    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_5
    SLICE_X84Y52         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.255     3.123    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.056     3.179 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.312     3.491    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.059     3.550 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.371     3.921    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.148     4.069 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225     4.294    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.056     4.350 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.573    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.056     4.629 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.780    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.056     4.836 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.894    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.056     4.950 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     5.313    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.055     5.368 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.377     6.745    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X84Y52         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42]/C
                         clock pessimism             -0.750     5.995    
    SLICE_X84Y52         FDRE (Hold_fdre_C_D)         0.189     6.184    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[42]
  -------------------------------------------------------------------
                         required time                         -6.184    
                         arrival time                           6.323    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.656ns  (logic 0.536ns (81.661%)  route 0.120ns (18.339%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 6.549 - 1.500 ) 
    Source Clock Delay      (SCD):    4.020ns = ( 5.520 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.995     2.833    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.878 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.221     3.099    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     3.144 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.301     3.445    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.490 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.614    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.659 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.708    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.753 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.923    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.968 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.154    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.199 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.473    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.045     4.518 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.003     5.520    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X87Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.208     5.728 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/Q
                         net (fo=2, routed)           0.120     5.849    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.009 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.048 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.048    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.087 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.087    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     6.177 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.177    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1_n_6
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.329     3.197    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     3.253 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.272     3.525    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     3.581 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.339     3.920    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     3.976 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.126    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.182 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.240    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.296 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.495    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.551 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.774    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.056     4.830 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     5.165    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.056     5.221 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.328     6.549    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205]/C
                         clock pessimism             -0.703     5.846    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.189     6.035    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205]
  -------------------------------------------------------------------
                         required time                         -6.035    
                         arrival time                           6.177    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[207]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.656ns  (logic 0.536ns (81.661%)  route 0.120ns (18.339%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 6.549 - 1.500 ) 
    Source Clock Delay      (SCD):    4.020ns = ( 5.520 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.995     2.833    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.878 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.221     3.099    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     3.144 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.301     3.445    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.490 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.614    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.659 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.708    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.753 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.923    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.968 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.154    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.199 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.473    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.045     4.518 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.003     5.520    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X87Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.208     5.728 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/Q
                         net (fo=2, routed)           0.120     5.849    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.009 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.048 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.048    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_0
    SLICE_X87Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     6.087 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.087    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[200]_i_1_n_0
    SLICE_X87Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     6.177 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.177    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1_n_4
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[207]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.329     3.197    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     3.253 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.272     3.525    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     3.581 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.339     3.920    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     3.976 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.126    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.182 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.240    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.296 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.495    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.551 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.774    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.056     4.830 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     5.165    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.056     5.221 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.328     6.549    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X87Y53         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[207]/C
                         clock pessimism             -0.703     5.846    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.189     6.035    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[207]
  -------------------------------------------------------------------
                         required time                         -6.035    
                         arrival time                           6.177    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.807%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 6.429 - 1.500 ) 
    Source Clock Delay      (SCD):    4.020ns = ( 5.520 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.995     2.833    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.878 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.221     3.099    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     3.144 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.301     3.445    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.490 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     3.614    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.659 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     3.708    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.753 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.923    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.045     3.968 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.154    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.045     4.199 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     4.473    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.045     4.518 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.003     5.520    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X87Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y50         FDRE (Prop_fdre_C_Q)         0.208     5.728 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]/Q
                         net (fo=2, routed)           0.120     5.849    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[195]
    SLICE_X87Y50         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.009 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.009    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]_i_1_n_0
    SLICE_X87Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.063 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.063    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]_i_1_n_7
    SLICE_X87Y51         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.329     3.197    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     3.253 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.272     3.525    design_1_i/HCI_6/inst/mux_out[6]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     3.581 f  design_1_i/HCI_6/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.339     3.920    design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     3.976 r  design_1_i/HCI_6/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.126    design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.182 f  design_1_i/HCI_6/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.240    design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.296 r  design_1_i/HCI_6/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.495    design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X87Y138        LUT6 (Prop_lut6_I0_O)        0.056     4.551 f  design_1_i/HCI_6/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.774    design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.056     4.830 r  design_1_i/HCI_6/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     5.165    design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X87Y137        LUT5 (Prop_lut5_I0_O)        0.056     5.221 r  design_1_i/HCI_6/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.209     6.429    design_1_i/HCI_6/inst/frequency_counter_instance/out[6]
    SLICE_X87Y51         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]/C
                         clock pessimism             -0.703     5.726    
    SLICE_X87Y51         FDRE (Hold_fdre_C_D)         0.189     5.915    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]
  -------------------------------------------------------------------
                         required time                         -5.915    
                         arrival time                           6.063    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]/C
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169]/D
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns)
  Data Path Delay:        0.592ns  (logic 0.458ns (77.410%)  route 0.134ns (22.590%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.251ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 6.525 - 1.500 ) 
    Source Clock Delay      (SCD):    4.072ns = ( 5.572 - 1.500 ) 
    Clock Pessimism Removal (CPR):    0.702ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     1.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     2.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122     1.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518     1.812    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.838 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.936     2.774    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     2.819 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.221     3.040    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     3.085 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.326     3.411    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.456 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.626    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.045     3.671 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.857    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     3.902 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.027    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.072 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.121    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.166 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     4.461    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.044     4.505 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.067     5.572    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X88Y51         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y51         FDRE (Prop_fdre_C_Q)         0.208     5.780 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]/Q
                         net (fo=2, routed)           0.134     5.914    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[166]
    SLICE_X88Y51         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     6.074 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.074    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X88Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     6.164 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.164    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_6
    SLICE_X88Y52         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     1.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     1.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     2.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437     1.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564     1.839    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.868 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.260     3.128    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     3.184 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.272     3.456    design_1_i/HCI_6/inst/mux_out[5]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     3.512 f  design_1_i/HCI_6/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.366     3.878    design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     3.934 r  design_1_i/HCI_6/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.133    design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X87Y140        LUT6 (Prop_lut6_I0_O)        0.056     4.189 f  design_1_i/HCI_6/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     4.412    design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.468 r  design_1_i/HCI_6/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     4.619    design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.675 f  design_1_i/HCI_6/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     4.733    design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X87Y139        LUT6 (Prop_lut6_I0_O)        0.056     4.789 r  design_1_i/HCI_6/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     5.152    design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X87Y139        LUT5 (Prop_lut5_I0_O)        0.055     5.207 r  design_1_i/HCI_6/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.318     6.525    design_1_i/HCI_6/inst/frequency_counter_instance/out[5]
    SLICE_X88Y52         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169]/C
                         clock pessimism             -0.702     5.823    
    SLICE_X88Y52         FDRE (Hold_fdre_C_D)         0.189     6.012    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[5].freq_count_reg[169]
  -------------------------------------------------------------------
                         required time                         -6.012    
                         arrival time                           6.164    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk30_200MHz_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 1.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_200MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X94Y54     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[273]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X94Y54     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[274]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X94Y54     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[275]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X94Y55     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X94Y55     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[277]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X94Y55     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[278]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X94Y55     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[279]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X94Y56     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X95Y49     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X95Y49     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X95Y49     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X95Y49     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X95Y53     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[308]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X95Y53     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[309]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X95Y53     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[310]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X95Y53     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[311]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X95Y55     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X95Y55     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X85Y57     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X85Y57     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X85Y57     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[126]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X85Y57     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[127]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X84Y51     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X84Y51     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X84Y51     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X84Y51     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X84Y52     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X84Y52     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk70_200MHz_design_1_clk_wiz_0_2
  To Clock:  clk70_200MHz_design_1_clk_wiz_0_2

Setup :            0  Failing Endpoints,  Worst Slack        0.802ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.874ns  (logic 2.271ns (58.618%)  route 1.603ns (41.382%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.409ns = ( 18.909 - 8.500 ) 
    Source Clock Delay      (SCD):    12.562ns = ( 16.062 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.612ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.839     7.636    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.963     8.723    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     8.847 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.548     9.395    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    10.112    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.236 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    10.728    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.852 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.223    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.505    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.629 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.508    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.657 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.405    16.062    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X108Y52        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        FDRE (Prop_fdre_C_Q)         0.726    16.788 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/Q
                         net (fo=2, routed)           1.603    18.391    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]
    SLICE_X108Y52        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.028 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.028    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.145 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.379 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.379    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.496 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.613 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.613    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.936 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.936    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_6
    SLICE_X108Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.485    12.167    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y138        LUT6 (Prop_lut6_I0_O)        0.100    12.267 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.797    13.064    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.100    13.164 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.474    13.638    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.738 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.241    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.341 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    14.753    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.853 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    15.159    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.259 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.393    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.493 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.208    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.328 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    18.909    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X108Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/C
                         clock pessimism              1.612    20.521    
                         clock uncertainty           -0.060    20.461    
    SLICE_X108Y58        FDRE (Setup_fdre_C_D)        0.277    20.738    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]
  -------------------------------------------------------------------
                         required time                         20.738    
                         arrival time                         -19.936    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.810ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.866ns  (logic 2.263ns (58.533%)  route 1.603ns (41.467%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.409ns = ( 18.909 - 8.500 ) 
    Source Clock Delay      (SCD):    12.562ns = ( 16.062 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.612ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.839     7.636    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.963     8.723    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     8.847 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.548     9.395    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    10.112    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.236 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    10.728    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.852 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.223    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.505    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.629 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.508    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.657 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.405    16.062    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X108Y52        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        FDRE (Prop_fdre_C_Q)         0.726    16.788 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/Q
                         net (fo=2, routed)           1.603    18.391    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]
    SLICE_X108Y52        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.028 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.028    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.145 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.379 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.379    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.496 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.613 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.613    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.928 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.928    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_4
    SLICE_X108Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.485    12.167    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y138        LUT6 (Prop_lut6_I0_O)        0.100    12.267 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.797    13.064    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.100    13.164 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.474    13.638    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.738 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.241    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.341 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    14.753    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.853 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    15.159    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.259 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.393    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.493 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.208    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.328 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    18.909    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X108Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/C
                         clock pessimism              1.612    20.521    
                         clock uncertainty           -0.060    20.461    
    SLICE_X108Y58        FDRE (Setup_fdre_C_D)        0.277    20.738    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]
  -------------------------------------------------------------------
                         required time                         20.738    
                         arrival time                         -19.928    
  -------------------------------------------------------------------
                         slack                                  0.810    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.929ns  (logic 2.388ns (60.771%)  route 1.541ns (39.229%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 18.565 - 8.500 ) 
    Source Clock Delay      (SCD):    12.110ns = ( 15.610 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.657     7.454    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.578 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.689     8.268    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.124     8.392 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.793     9.185    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.309 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.903    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.027 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.472    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.967    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.091 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.249    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.373 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.252    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.149    12.401 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.209    15.610    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y51        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.726    16.336 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           1.541    17.878    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X104Y51        LUT1 (Prop_lut1_I0_O)        0.124    18.002 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    18.002    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.515 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.515    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.632    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.749 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.749    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.866 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.983 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.983    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.100 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.100    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.217 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.217    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.540 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.540    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1_n_6
    SLICE_X104Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.333    12.016    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.116 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.430    12.546    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.100    12.646 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.683    13.329    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    13.429 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    13.932    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    14.032 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.406    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.506 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.812    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.912 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.046    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    15.146 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.861    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.120    15.981 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.584    18.565    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]/C
                         clock pessimism              1.591    20.156    
                         clock uncertainty           -0.060    20.096    
    SLICE_X104Y58        FDRE (Setup_fdre_C_D)        0.277    20.373    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[573]
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -19.540    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.921ns  (logic 2.380ns (60.691%)  route 1.541ns (39.309%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 18.565 - 8.500 ) 
    Source Clock Delay      (SCD):    12.110ns = ( 15.610 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.657     7.454    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.578 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.689     8.268    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.124     8.392 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.793     9.185    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.309 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.903    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.027 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.472    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.967    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.091 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.249    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.373 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.252    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.149    12.401 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.209    15.610    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y51        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.726    16.336 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           1.541    17.878    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X104Y51        LUT1 (Prop_lut1_I0_O)        0.124    18.002 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    18.002    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.515 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.515    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.632    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.749 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.749    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.866 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.983 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.983    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.100 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.100    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.217 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.217    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.532 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.532    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1_n_4
    SLICE_X104Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.333    12.016    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.116 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.430    12.546    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.100    12.646 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.683    13.329    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    13.429 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    13.932    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    14.032 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.406    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.506 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.812    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.912 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.046    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    15.146 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.861    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.120    15.981 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.584    18.565    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]/C
                         clock pessimism              1.591    20.156    
                         clock uncertainty           -0.060    20.096    
    SLICE_X104Y58        FDRE (Setup_fdre_C_D)        0.277    20.373    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[575]
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -19.532    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.863ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[565]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.695ns  (logic 2.154ns (58.287%)  route 1.541ns (41.713%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.032ns = ( 18.532 - 8.500 ) 
    Source Clock Delay      (SCD):    12.110ns = ( 15.610 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.657     7.454    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.578 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.689     8.268    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.124     8.392 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.793     9.185    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.309 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.903    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.027 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.472    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.967    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.091 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.249    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.373 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.252    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.149    12.401 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.209    15.610    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y51        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.726    16.336 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           1.541    17.878    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X104Y51        LUT1 (Prop_lut1_I0_O)        0.124    18.002 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    18.002    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.515 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.515    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.632    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.749 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.749    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.866 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.983 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.983    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.306 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/O[1]
                         net (fo=1, routed)           0.000    19.306    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_6
    SLICE_X104Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[565]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.333    12.016    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.116 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.430    12.546    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.100    12.646 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.683    13.329    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    13.429 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    13.932    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    14.032 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.406    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.506 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.812    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.912 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.046    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    15.146 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.861    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.120    15.981 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.551    18.532    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[565]/C
                         clock pessimism              1.420    19.952    
                         clock uncertainty           -0.060    19.892    
    SLICE_X104Y56        FDRE (Setup_fdre_C_D)        0.277    20.169    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[565]
  -------------------------------------------------------------------
                         required time                         20.169    
                         arrival time                         -19.306    
  -------------------------------------------------------------------
                         slack                                  0.863    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.687ns  (logic 2.146ns (58.197%)  route 1.541ns (41.803%))
  Logic Levels:           7  (CARRY4=6 LUT1=1)
  Clock Path Skew:        -0.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.032ns = ( 18.532 - 8.500 ) 
    Source Clock Delay      (SCD):    12.110ns = ( 15.610 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.420ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.657     7.454    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.578 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.689     8.268    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.124     8.392 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.793     9.185    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.309 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.903    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.027 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.472    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.967    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.091 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.249    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.373 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.252    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.149    12.401 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.209    15.610    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y51        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.726    16.336 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           1.541    17.878    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X104Y51        LUT1 (Prop_lut1_I0_O)        0.124    18.002 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    18.002    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.515 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.515    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.632    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.749 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.749    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.866 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.983 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.983    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    19.298 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/O[3]
                         net (fo=1, routed)           0.000    19.298    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_4
    SLICE_X104Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.333    12.016    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.116 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.430    12.546    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.100    12.646 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.683    13.329    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    13.429 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    13.932    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    14.032 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.406    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.506 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.812    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.912 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.046    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    15.146 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.861    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.120    15.981 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.551    18.532    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]/C
                         clock pessimism              1.420    19.952    
                         clock uncertainty           -0.060    19.892    
    SLICE_X104Y56        FDRE (Setup_fdre_C_D)        0.277    20.169    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[567]
  -------------------------------------------------------------------
                         required time                         20.169    
                         arrival time                         -19.298    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.886ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.790ns  (logic 2.187ns (57.701%)  route 1.603ns (42.299%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.409ns = ( 18.909 - 8.500 ) 
    Source Clock Delay      (SCD):    12.562ns = ( 16.062 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.612ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.839     7.636    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.963     8.723    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     8.847 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.548     9.395    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    10.112    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.236 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    10.728    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.852 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.223    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.505    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.629 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.508    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.657 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.405    16.062    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X108Y52        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        FDRE (Prop_fdre_C_Q)         0.726    16.788 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/Q
                         net (fo=2, routed)           1.603    18.391    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]
    SLICE_X108Y52        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.028 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.028    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.145 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.379 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.379    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.496 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.613 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.613    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.852 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.852    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_5
    SLICE_X108Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.485    12.167    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y138        LUT6 (Prop_lut6_I0_O)        0.100    12.267 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.797    13.064    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.100    13.164 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.474    13.638    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.738 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.241    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.341 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    14.753    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.853 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    15.159    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.259 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.393    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.493 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.208    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.328 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    18.909    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X108Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/C
                         clock pessimism              1.612    20.521    
                         clock uncertainty           -0.060    20.461    
    SLICE_X108Y58        FDRE (Setup_fdre_C_D)        0.277    20.738    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]
  -------------------------------------------------------------------
                         required time                         20.738    
                         arrival time                         -19.852    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.906ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.770ns  (logic 2.167ns (57.477%)  route 1.603ns (42.523%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.409ns = ( 18.909 - 8.500 ) 
    Source Clock Delay      (SCD):    12.562ns = ( 16.062 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.612ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.839     7.636    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y138        LUT6 (Prop_lut6_I0_O)        0.124     7.760 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.963     8.723    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.124     8.847 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.548     9.395    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124     9.519 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    10.112    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    10.236 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    10.728    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    10.852 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.223    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.347 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.505    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.629 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.508    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.149    12.657 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.405    16.062    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X108Y52        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y52        FDRE (Prop_fdre_C_Q)         0.726    16.788 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/Q
                         net (fo=2, routed)           1.603    18.391    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]
    SLICE_X108Y52        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    19.028 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.028    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X108Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.145 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.145    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X108Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.262 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.262    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X108Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.379 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.379    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X108Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.496 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.496    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X108Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.613 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.613    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X108Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.832 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.832    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_7
    SLICE_X108Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.485    12.167    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y138        LUT6 (Prop_lut6_I0_O)        0.100    12.267 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.797    13.064    design_1_i/HCI_6/inst/mux_out[19]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.100    13.164 f  design_1_i/HCI_6/inst/mux_out_inst/O
                         net (fo=1, routed)           0.474    13.638    design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    13.738 r  design_1_i/HCI_6/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    14.241    design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100    14.341 f  design_1_i/HCI_6/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    14.753    design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    14.853 r  design_1_i/HCI_6/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    15.159    design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.259 f  design_1_i/HCI_6/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.393    design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X84Y138        LUT6 (Prop_lut6_I0_O)        0.100    15.493 r  design_1_i/HCI_6/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.208    design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X84Y138        LUT5 (Prop_lut5_I0_O)        0.120    16.328 r  design_1_i/HCI_6/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.581    18.909    design_1_i/HCI_6/inst/frequency_counter_instance/out[19]
    SLICE_X108Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/C
                         clock pessimism              1.612    20.521    
                         clock uncertainty           -0.060    20.461    
    SLICE_X108Y58        FDRE (Setup_fdre_C_D)        0.277    20.738    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]
  -------------------------------------------------------------------
                         required time                         20.738    
                         arrival time                         -19.832    
  -------------------------------------------------------------------
                         slack                                  0.906    

Slack (MET) :             0.917ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.845ns  (logic 2.304ns (59.914%)  route 1.541ns (40.086%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 18.565 - 8.500 ) 
    Source Clock Delay      (SCD):    12.110ns = ( 15.610 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.657     7.454    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.578 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.689     8.268    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.124     8.392 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.793     9.185    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.309 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.903    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.027 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.472    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.967    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.091 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.249    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.373 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.252    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.149    12.401 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.209    15.610    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y51        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.726    16.336 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           1.541    17.878    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X104Y51        LUT1 (Prop_lut1_I0_O)        0.124    18.002 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    18.002    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.515 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.515    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.632    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.749 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.749    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.866 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.983 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.983    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.100 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.100    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.217 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.217    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    19.456 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1/O[2]
                         net (fo=1, routed)           0.000    19.456    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1_n_5
    SLICE_X104Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.333    12.016    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.116 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.430    12.546    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.100    12.646 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.683    13.329    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    13.429 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    13.932    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    14.032 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.406    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.506 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.812    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.912 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.046    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    15.146 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.861    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.120    15.981 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.584    18.565    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]/C
                         clock pessimism              1.591    20.156    
                         clock uncertainty           -0.060    20.096    
    SLICE_X104Y58        FDRE (Setup_fdre_C_D)        0.277    20.373    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[574]
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -19.456    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.937ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        3.825ns  (logic 2.284ns (59.705%)  route 1.541ns (40.295%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.065ns = ( 18.565 - 8.500 ) 
    Source Clock Delay      (SCD):    12.110ns = ( 15.610 - 3.500 ) 
    Clock Pessimism Removal (CPR):    1.591ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     4.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     4.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     6.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     2.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     4.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.657     7.454    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.124     7.578 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.689     8.268    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.124     8.392 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.793     9.185    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.309 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594     9.903    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.124    10.027 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    10.472    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    10.596 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    10.967    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.091 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.249    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.124    11.373 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    12.252    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.149    12.401 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.209    15.610    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y51        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y51        FDRE (Prop_fdre_C_Q)         0.726    16.336 f  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           1.541    17.878    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X104Y51        LUT1 (Prop_lut1_I0_O)        0.124    18.002 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    18.002    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X104Y51        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.515 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.515    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X104Y52        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.632 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.632    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X104Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.749 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.749    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X104Y54        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.866 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.866    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X104Y55        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.983 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    18.983    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X104Y56        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.100 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.100    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X104Y57        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.217 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.217    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_0
    SLICE_X104Y58        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.436 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1/O[0]
                         net (fo=1, routed)           0.000    19.436    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]_i_1_n_7
    SLICE_X104Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     9.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     9.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570    11.250    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     7.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     9.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.333    12.016    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.100    12.116 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.430    12.546    design_1_i/HCI_6/inst/mux_out[17]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.100    12.646 f  design_1_i/HCI_6/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.683    13.329    design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    13.429 r  design_1_i/HCI_6/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    13.932    design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X84Y143        LUT6 (Prop_lut6_I0_O)        0.100    14.032 f  design_1_i/HCI_6/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    14.406    design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.506 r  design_1_i/HCI_6/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.812    design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    14.912 f  design_1_i/HCI_6/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    15.046    design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X84Y142        LUT6 (Prop_lut6_I0_O)        0.100    15.146 r  design_1_i/HCI_6/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.861    design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X84Y142        LUT5 (Prop_lut5_I0_O)        0.120    15.981 r  design_1_i/HCI_6/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.584    18.565    design_1_i/HCI_6/inst/frequency_counter_instance/out[17]
    SLICE_X104Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]/C
                         clock pessimism              1.591    20.156    
                         clock uncertainty           -0.060    20.096    
    SLICE_X104Y58        FDRE (Setup_fdre_C_D)        0.277    20.373    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[17].freq_count_reg[572]
  -------------------------------------------------------------------
                         required time                         20.373    
                         arrival time                         -19.436    
  -------------------------------------------------------------------
                         slack                                  0.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.623ns  (logic 0.422ns (67.730%)  route 0.201ns (32.270%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 8.825 - 3.500 ) 
    Source Clock Delay      (SCD):    4.283ns = ( 7.783 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.916     4.754    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.799 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.329     5.128    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.045     5.173 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.320     5.492    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.113     5.605 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.730    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.775 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.824    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.869 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     6.039    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     6.084 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     6.270    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045     6.315 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     6.588    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.045     6.633 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.149     7.783    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X101Y53        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDRE (Prop_fdre_C_Q)         0.208     7.991 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/Q
                         net (fo=2, routed)           0.201     8.192    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     8.352 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     8.406 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.406    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_7
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.242     5.110    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.166 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.399     5.565    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.056     5.621 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.362     5.982    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.141     6.123 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.274    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.330 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.388    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.444 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.643    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.699 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.922    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.056     6.978 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     7.312    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.056     7.368 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.457     8.825    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/C
                         clock pessimism             -0.735     8.090    
    SLICE_X101Y54        FDRE (Hold_fdre_C_D)         0.189     8.279    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]
  -------------------------------------------------------------------
                         required time                         -8.279    
                         arrival time                           8.406    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.634ns  (logic 0.433ns (68.290%)  route 0.201ns (31.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 8.825 - 3.500 ) 
    Source Clock Delay      (SCD):    4.283ns = ( 7.783 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.916     4.754    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.799 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.329     5.128    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.045     5.173 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.320     5.492    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.113     5.605 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.730    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.775 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.824    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.869 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     6.039    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     6.084 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     6.270    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045     6.315 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     6.588    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.045     6.633 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.149     7.783    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X101Y53        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDRE (Prop_fdre_C_Q)         0.208     7.991 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/Q
                         net (fo=2, routed)           0.201     8.192    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     8.352 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     8.417 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.417    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_5
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.242     5.110    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.166 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.399     5.565    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.056     5.621 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.362     5.982    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.141     6.123 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.274    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.330 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.388    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.444 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.643    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.699 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.922    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.056     6.978 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     7.312    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.056     7.368 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.457     8.825    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338]/C
                         clock pessimism             -0.735     8.090    
    SLICE_X101Y54        FDRE (Hold_fdre_C_D)         0.189     8.279    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338]
  -------------------------------------------------------------------
                         required time                         -8.279    
                         arrival time                           8.417    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.678ns  (logic 0.501ns (73.935%)  route 0.177ns (26.065%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 8.841 - 3.500 ) 
    Source Clock Delay      (SCD):    4.267ns = ( 7.767 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.724ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.909     4.747    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     4.792 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.137     4.929    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     4.974 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.312     5.286    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.045     5.331 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.501    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.045     5.546 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.257     5.803    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     5.848 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     5.980    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     6.025 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.083    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     6.128 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.423    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.044     6.467 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.300     7.767    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y52        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.208     7.975 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/Q
                         net (fo=2, routed)           0.177     8.151    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]
    SLICE_X109Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     8.351 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.351    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     8.390 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     8.444 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.444    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_7
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.233     5.101    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     5.157 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.202     5.359    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     5.415 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.353     5.768    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.056     5.824 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.023    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.056     6.079 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.301     6.380    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.436 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.594    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.650 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.717    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.773 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.136    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.055     7.191 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.650     8.841    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]/C
                         clock pessimism             -0.724     8.117    
    SLICE_X109Y54        FDRE (Hold_fdre_C_D)         0.189     8.306    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]
  -------------------------------------------------------------------
                         required time                         -8.306    
                         arrival time                           8.444    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.689ns  (logic 0.512ns (74.352%)  route 0.177ns (25.649%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 8.841 - 3.500 ) 
    Source Clock Delay      (SCD):    4.267ns = ( 7.767 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.724ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.909     4.747    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     4.792 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.137     4.929    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     4.974 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.312     5.286    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.045     5.331 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.501    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.045     5.546 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.257     5.803    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     5.848 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     5.980    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     6.025 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.083    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     6.128 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.423    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.044     6.467 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.300     7.767    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y52        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.208     7.975 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/Q
                         net (fo=2, routed)           0.177     8.151    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]
    SLICE_X109Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     8.351 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.351    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     8.390 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     8.455 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.455    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_5
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.233     5.101    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     5.157 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.202     5.359    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     5.415 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.353     5.768    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.056     5.824 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.023    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.056     6.079 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.301     6.380    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.436 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.594    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.650 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.717    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.773 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.136    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.055     7.191 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.650     8.841    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]/C
                         clock pessimism             -0.724     8.117    
    SLICE_X109Y54        FDRE (Hold_fdre_C_D)         0.189     8.306    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]
  -------------------------------------------------------------------
                         required time                         -8.306    
                         arrival time                           8.455    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.659ns  (logic 0.458ns (69.493%)  route 0.201ns (30.507%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 8.825 - 3.500 ) 
    Source Clock Delay      (SCD):    4.283ns = ( 7.783 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.916     4.754    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.799 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.329     5.128    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.045     5.173 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.320     5.492    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.113     5.605 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.730    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.775 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.824    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.869 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     6.039    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     6.084 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     6.270    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045     6.315 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     6.588    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.045     6.633 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.149     7.783    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X101Y53        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDRE (Prop_fdre_C_Q)         0.208     7.991 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/Q
                         net (fo=2, routed)           0.201     8.192    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     8.352 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     8.442 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.442    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_6
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.242     5.110    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.166 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.399     5.565    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.056     5.621 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.362     5.982    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.141     6.123 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.274    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.330 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.388    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.444 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.643    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.699 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.922    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.056     6.978 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     7.312    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.056     7.368 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.457     8.825    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]/C
                         clock pessimism             -0.735     8.090    
    SLICE_X101Y54        FDRE (Hold_fdre_C_D)         0.189     8.279    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]
  -------------------------------------------------------------------
                         required time                         -8.279    
                         arrival time                           8.442    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.659ns  (logic 0.458ns (69.493%)  route 0.201ns (30.507%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.325ns = ( 8.825 - 3.500 ) 
    Source Clock Delay      (SCD):    4.283ns = ( 7.783 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.735ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.916     4.754    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.799 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.329     5.128    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.045     5.173 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.320     5.492    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.113     5.605 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.730    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.775 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.824    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.869 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     6.039    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.045     6.084 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     6.270    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.045     6.315 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     6.588    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.045     6.633 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.149     7.783    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X101Y53        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y53        FDRE (Prop_fdre_C_Q)         0.208     7.991 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/Q
                         net (fo=2, routed)           0.201     8.192    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]
    SLICE_X101Y53        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     8.352 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.352    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X101Y54        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     8.442 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.442    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_4
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.242     5.110    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.166 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.399     5.565    design_1_i/HCI_6/inst/mux_out[10]
    SLICE_X90Y141        LUT1 (Prop_lut1_I0_O)        0.056     5.621 f  design_1_i/HCI_6/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.362     5.982    design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.141     6.123 r  design_1_i/HCI_6/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.274    design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.330 f  design_1_i/HCI_6/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.388    design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.444 r  design_1_i/HCI_6/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.643    design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X85Y143        LUT6 (Prop_lut6_I0_O)        0.056     6.699 f  design_1_i/HCI_6/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.922    design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.056     6.978 r  design_1_i/HCI_6/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     7.312    design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X85Y142        LUT5 (Prop_lut5_I0_O)        0.056     7.368 r  design_1_i/HCI_6/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.457     8.825    design_1_i/HCI_6/inst/frequency_counter_instance/out[10]
    SLICE_X101Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]/C
                         clock pessimism             -0.735     8.090    
    SLICE_X101Y54        FDRE (Hold_fdre_C_D)         0.189     8.279    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]
  -------------------------------------------------------------------
                         required time                         -8.279    
                         arrival time                           8.442    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.714ns  (logic 0.537ns (75.250%)  route 0.177ns (24.750%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 8.841 - 3.500 ) 
    Source Clock Delay      (SCD):    4.267ns = ( 7.767 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.724ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.909     4.747    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     4.792 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.137     4.929    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     4.974 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.312     5.286    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.045     5.331 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.501    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.045     5.546 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.257     5.803    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     5.848 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     5.980    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     6.025 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.083    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     6.128 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.423    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.044     6.467 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.300     7.767    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y52        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.208     7.975 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/Q
                         net (fo=2, routed)           0.177     8.151    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]
    SLICE_X109Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     8.351 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.351    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     8.390 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     8.480 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.480    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_6
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.233     5.101    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     5.157 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.202     5.359    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     5.415 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.353     5.768    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.056     5.824 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.023    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.056     6.079 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.301     6.380    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.436 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.594    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.650 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.717    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.773 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.136    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.055     7.191 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.650     8.841    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]/C
                         clock pessimism             -0.724     8.117    
    SLICE_X109Y54        FDRE (Hold_fdre_C_D)         0.189     8.306    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]
  -------------------------------------------------------------------
                         required time                         -8.306    
                         arrival time                           8.480    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.714ns  (logic 0.537ns (75.250%)  route 0.177ns (24.750%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.341ns = ( 8.841 - 3.500 ) 
    Source Clock Delay      (SCD):    4.267ns = ( 7.767 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.724ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.909     4.747    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.045     4.792 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.137     4.929    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.045     4.974 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.312     5.286    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.045     5.331 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.501    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.045     5.546 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.257     5.803    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     5.848 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     5.980    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     6.025 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.083    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.045     6.128 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.423    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.044     6.467 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.300     7.767    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y52        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y52        FDRE (Prop_fdre_C_Q)         0.208     7.975 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/Q
                         net (fo=2, routed)           0.177     8.151    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]
    SLICE_X109Y52        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200     8.351 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.351    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1_n_0
    SLICE_X109Y53        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     8.390 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.390    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X109Y54        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     8.480 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.480    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_4
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.233     5.101    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.056     5.157 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.202     5.359    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.056     5.415 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.353     5.768    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.056     5.824 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.023    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.056     6.079 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.301     6.380    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.436 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     6.594    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.650 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     6.717    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.056     6.773 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.136    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.055     7.191 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.650     8.841    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495]/C
                         clock pessimism             -0.724     8.117    
    SLICE_X109Y54        FDRE (Hold_fdre_C_D)         0.189     8.306    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495]
  -------------------------------------------------------------------
                         required time                         -8.306    
                         arrival time                           8.480    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.623ns  (logic 0.438ns (70.329%)  route 0.185ns (29.670%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 8.666 - 3.500 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 7.660 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.937     4.775    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.820 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.161     4.981    design_1_i/HCI_6/inst/mux_out[13]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.049     5.030 f  design_1_i/HCI_6/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.300     5.330    design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.119     5.449 r  design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.618    design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.663 f  design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     5.850    design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.045     5.895 r  design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     6.019    design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.064 f  design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     6.113    design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.158 r  design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.453    design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X85Y138        LUT5 (Prop_lut5_I0_O)        0.044     6.497 r  design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.162     7.660    design_1_i/HCI_6/inst/frequency_counter_instance/out[13]
    SLICE_X100Y48        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDRE (Prop_fdre_C_Q)         0.231     7.891 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/Q
                         net (fo=2, routed)           0.185     8.075    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]
    SLICE_X100Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     8.229 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.229    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     8.282 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.282    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_7
    SLICE_X100Y49        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.262     5.130    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.186 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.209     5.395    design_1_i/HCI_6/inst/mux_out[13]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.061     5.456 f  design_1_i/HCI_6/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.336     5.792    design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.148     5.940 r  design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.138    design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.194 f  design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.418    design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.474 r  design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.624    design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.680 f  design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.738    design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.794 r  design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.157    design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X85Y138        LUT5 (Prop_lut5_I0_O)        0.055     7.212 r  design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.453     8.666    design_1_i/HCI_6/inst/frequency_counter_instance/out[13]
    SLICE_X100Y49        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]/C
                         clock pessimism             -0.798     7.868    
    SLICE_X100Y49        FDRE (Hold_fdre_C_D)         0.218     8.086    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]
  -------------------------------------------------------------------
                         required time                         -8.086    
                         arrival time                           8.282    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422]/D
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns)
  Data Path Delay:        0.636ns  (logic 0.451ns (70.936%)  route 0.185ns (29.064%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.166ns = ( 8.666 - 3.500 ) 
    Source Clock Delay      (SCD):    4.160ns = ( 7.660 - 3.500 ) 
    Clock Pessimism Removal (CPR):    0.798ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.310     3.810    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     3.836 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.580     4.416    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.122     3.294 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.518     3.812    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.838 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.937     4.775    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.045     4.820 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.161     4.981    design_1_i/HCI_6/inst/mux_out[13]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.049     5.030 f  design_1_i/HCI_6/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.300     5.330    design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.119     5.449 r  design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     5.618    design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.045     5.663 f  design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     5.850    design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.045     5.895 r  design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     6.019    design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.064 f  design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     6.113    design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.045     6.158 r  design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     6.453    design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X85Y138        LUT5 (Prop_lut5_I0_O)        0.044     6.497 r  design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.162     7.660    design_1_i/HCI_6/inst/frequency_counter_instance/out[13]
    SLICE_X100Y48        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y48        FDRE (Prop_fdre_C_Q)         0.231     7.891 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/Q
                         net (fo=2, routed)           0.185     8.075    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]
    SLICE_X100Y48        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     8.229 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.229    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]_i_1_n_0
    SLICE_X100Y49        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     8.295 r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.295    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]_i_1_n_5
    SLICE_X100Y49        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.337     3.837    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.029     3.866 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.846     4.712    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.437     3.275 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.564     3.839    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.868 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.262     5.130    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.056     5.186 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.209     5.395    design_1_i/HCI_6/inst/mux_out[13]
    SLICE_X90Y139        LUT1 (Prop_lut1_I0_O)        0.061     5.456 f  design_1_i/HCI_6/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.336     5.792    design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.148     5.940 r  design_1_i/HCI_6/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     6.138    design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.056     6.194 f  design_1_i/HCI_6/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     6.418    design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.474 r  design_1_i/HCI_6/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     6.624    design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.680 f  design_1_i/HCI_6/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     6.738    design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X85Y138        LUT6 (Prop_lut6_I0_O)        0.056     6.794 r  design_1_i/HCI_6/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     7.157    design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X85Y138        LUT5 (Prop_lut5_I0_O)        0.055     7.212 r  design_1_i/HCI_6/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.453     8.666    design_1_i/HCI_6/inst/frequency_counter_instance/out[13]
    SLICE_X100Y49        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422]/C
                         clock pessimism             -0.798     7.868    
    SLICE_X100Y49        FDRE (Hold_fdre_C_D)         0.218     8.086    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422]
  -------------------------------------------------------------------
                         required time                         -8.086    
                         arrival time                           8.295    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk70_200MHz_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 3.500 }
Period(ns):         5.000
Sources:            { design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    design_1_i/clk_wiz_200MHz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X101Y51    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X101Y51    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X101Y51    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X101Y51    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X101Y50    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X101Y53    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.500       3.000      SLICE_X101Y53    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X105Y56    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X105Y56    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X105Y56    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X105Y56    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X108Y52    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X108Y52    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X108Y52    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X108Y52    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X97Y52     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.500       1.000      SLICE_X97Y52     design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_2
  To Clock:  clkfbout_design_1_clk_wiz_0_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         4.000       1.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_200MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.000       2.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.000       96.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.000       209.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_100MHz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_100MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_100MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk10_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk10_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.948ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.549ns  (logic 2.128ns (59.964%)  route 1.421ns (40.036%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.693ns = ( 18.693 - 11.000 ) 
    Source Clock Delay      (SCD):    9.451ns = ( 10.451 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.652     3.652    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.776 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.670     4.446    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.570 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.289     4.859    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     4.983 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.477    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     5.601 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.466     6.066    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.190 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.554    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.678 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.827    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     7.830    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.149     7.979 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.472    10.451    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDRE (Prop_fdre_C_Q)         0.664    11.115 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/Q
                         net (fo=2, routed)           1.421    12.535    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]
    SLICE_X84Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    13.209 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.437    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.551 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.551    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.665 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.665    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.999 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.999    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_6
    SLICE_X84Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.325    13.325    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.425 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.545    13.970    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    14.070 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.242    14.312    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.412 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.826    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.926 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.396    15.321    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.421 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.720    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.820 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.945    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    16.045 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.760    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.120    16.880 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.813    18.693    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/C
                         clock pessimism              1.099    19.792    
                         clock uncertainty           -0.074    19.718    
    SLICE_X84Y70         FDRE (Setup_fdre_C_D)        0.230    19.948    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -13.999    
  -------------------------------------------------------------------
                         slack                                  5.948    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.528ns  (logic 2.107ns (59.725%)  route 1.421ns (40.275%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.693ns = ( 18.693 - 11.000 ) 
    Source Clock Delay      (SCD):    9.451ns = ( 10.451 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.652     3.652    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.776 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.670     4.446    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.570 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.289     4.859    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     4.983 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.477    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     5.601 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.466     6.066    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.190 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.554    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.678 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.827    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     7.830    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.149     7.979 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.472    10.451    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDRE (Prop_fdre_C_Q)         0.664    11.115 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/Q
                         net (fo=2, routed)           1.421    12.535    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]
    SLICE_X84Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    13.209 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.437    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.551 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.551    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.665 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.665    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.978 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.978    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_4
    SLICE_X84Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.325    13.325    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.425 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.545    13.970    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    14.070 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.242    14.312    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.412 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.826    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.926 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.396    15.321    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.421 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.720    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.820 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.945    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    16.045 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.760    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.120    16.880 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.813    18.693    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/C
                         clock pessimism              1.099    19.792    
                         clock uncertainty           -0.074    19.718    
    SLICE_X84Y70         FDRE (Setup_fdre_C_D)        0.230    19.948    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -13.978    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             6.043ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.454ns  (logic 2.033ns (58.862%)  route 1.421ns (41.138%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.693ns = ( 18.693 - 11.000 ) 
    Source Clock Delay      (SCD):    9.451ns = ( 10.451 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.652     3.652    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.776 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.670     4.446    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.570 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.289     4.859    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     4.983 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.477    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     5.601 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.466     6.066    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.190 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.554    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.678 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.827    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     7.830    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.149     7.979 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.472    10.451    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDRE (Prop_fdre_C_Q)         0.664    11.115 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/Q
                         net (fo=2, routed)           1.421    12.535    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]
    SLICE_X84Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    13.209 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.437    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.551 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.551    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.665 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.665    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.904 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.904    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_5
    SLICE_X84Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.325    13.325    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.425 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.545    13.970    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    14.070 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.242    14.312    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.412 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.826    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.926 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.396    15.321    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.421 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.720    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.820 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.945    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    16.045 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.760    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.120    16.880 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.813    18.693    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]/C
                         clock pessimism              1.099    19.792    
                         clock uncertainty           -0.074    19.718    
    SLICE_X84Y70         FDRE (Setup_fdre_C_D)        0.230    19.948    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -13.904    
  -------------------------------------------------------------------
                         slack                                  6.043    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.438ns  (logic 2.017ns (58.671%)  route 1.421ns (41.329%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.659ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.693ns = ( 18.693 - 11.000 ) 
    Source Clock Delay      (SCD):    9.451ns = ( 10.451 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.652     3.652    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.776 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.670     4.446    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.570 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.289     4.859    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     4.983 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.477    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     5.601 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.466     6.066    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.190 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.554    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.678 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.827    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     7.830    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.149     7.979 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.472    10.451    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDRE (Prop_fdre_C_Q)         0.664    11.115 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/Q
                         net (fo=2, routed)           1.421    12.535    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]
    SLICE_X84Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    13.209 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.437    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.551 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.551    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.665 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.665    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.888 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.888    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_7
    SLICE_X84Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.325    13.325    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.425 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.545    13.970    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    14.070 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.242    14.312    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.412 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.826    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.926 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.396    15.321    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.421 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.720    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.820 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.945    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    16.045 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.760    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.120    16.880 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.813    18.693    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]/C
                         clock pessimism              1.099    19.792    
                         clock uncertainty           -0.074    19.718    
    SLICE_X84Y70         FDRE (Setup_fdre_C_D)        0.230    19.948    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]
  -------------------------------------------------------------------
                         required time                         19.948    
                         arrival time                         -13.888    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.570ns  (logic 2.338ns (65.482%)  route 1.232ns (34.518%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.810ns = ( 18.810 - 11.000 ) 
    Source Clock Delay      (SCD):    9.315ns = ( 10.315 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.652     3.652    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.776 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.670     4.446    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.570 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.289     4.859    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     4.983 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.477    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     5.601 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.466     6.066    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.190 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.554    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.678 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.827    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     7.830    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.149     7.979 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.337    10.315    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.664    10.979 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/Q
                         net (fo=2, routed)           1.232    12.212    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]
    SLICE_X84Y64         LUT1 (Prop_lut1_I0_O)        0.124    12.336 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2/O
                         net (fo=1, routed)           0.000    12.336    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.868 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.868    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.982 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.982    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.096 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.096    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.210 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.210    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.438    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.552    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.886 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.886    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1_n_6
    SLICE_X84Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.325    13.325    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.425 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.545    13.970    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    14.070 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.242    14.312    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.412 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.826    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.926 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.396    15.321    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.421 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.720    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.820 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.945    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    16.045 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.760    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.120    16.880 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.930    18.810    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/C
                         clock pessimism              1.099    19.909    
                         clock uncertainty           -0.074    19.835    
    SLICE_X84Y71         FDRE (Setup_fdre_C_D)        0.230    20.065    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                         -13.886    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.435ns  (logic 2.014ns (58.635%)  route 1.421ns (41.365%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.811ns = ( 18.811 - 11.000 ) 
    Source Clock Delay      (SCD):    9.451ns = ( 10.451 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.652     3.652    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.776 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.670     4.446    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.570 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.289     4.859    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     4.983 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.477    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     5.601 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.466     6.066    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.190 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.554    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.678 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.827    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     7.830    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.149     7.979 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.472    10.451    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y65         FDRE (Prop_fdre_C_Q)         0.664    11.115 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/Q
                         net (fo=2, routed)           1.421    12.535    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]
    SLICE_X84Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674    13.209 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.323 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.323    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.437 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.437    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.551 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.551    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.885 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.885    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_6
    SLICE_X84Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.325    13.325    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.425 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.545    13.970    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    14.070 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.242    14.312    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.412 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.826    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.926 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.396    15.321    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.421 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.720    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.820 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.945    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    16.045 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.760    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.120    16.880 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.931    18.811    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53]/C
                         clock pessimism              1.099    19.910    
                         clock uncertainty           -0.074    19.835    
    SLICE_X84Y69         FDRE (Setup_fdre_C_D)        0.230    20.065    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[53]
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                         -13.885    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.401ns  (logic 2.207ns (64.886%)  route 1.194ns (35.114%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.379ns = ( 19.379 - 11.000 ) 
    Source Clock Delay      (SCD):    10.439ns = ( 11.439 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.489ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          3.196     4.196    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y132        LUT6 (Prop_lut6_I0_O)        0.124     4.320 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.518     4.838    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.124     4.962 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.548     5.511    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     5.635 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.128    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     6.252 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.771    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     6.895 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.258    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.382 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.531    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.124     7.655 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.534    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.149     8.683 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.755    11.439    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X93Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y64         FDRE (Prop_fdre_C_Q)         0.664    12.103 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227]/Q
                         net (fo=2, routed)           1.194    13.297    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227]
    SLICE_X93Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525    13.822 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.822    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X93Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.936 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.936    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X93Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.050 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.050    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X93Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.164 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.164    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X93Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.278 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.278    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X93Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.392 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.392    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X93Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    14.506 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.506    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X93Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.840 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.840    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_6
    SLICE_X93Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.780    13.780    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y132        LUT6 (Prop_lut6_I0_O)        0.100    13.880 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.422    14.302    design_1_i/HCI_4/inst/mux_out[7]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.100    14.402 f  design_1_i/HCI_4/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.475    14.878    design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.100    14.978 r  design_1_i/HCI_4/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    15.391    design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.100    15.491 f  design_1_i/HCI_4/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    15.920    design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.100    16.020 r  design_1_i/HCI_4/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    16.318    design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.100    16.418 f  design_1_i/HCI_4/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.543    design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y132        LUT6 (Prop_lut6_I0_O)        0.100    16.643 r  design_1_i/HCI_4/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    17.359    design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y132        LUT5 (Prop_lut5_I0_O)        0.120    17.479 r  design_1_i/HCI_4/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.901    19.379    design_1_i/HCI_4/inst/frequency_counter_instance/out[7]
    SLICE_X93Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/C
                         clock pessimism              1.489    20.868    
                         clock uncertainty           -0.074    20.794    
    SLICE_X93Y71         FDRE (Setup_fdre_C_D)        0.230    21.024    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]
  -------------------------------------------------------------------
                         required time                         21.024    
                         arrival time                         -14.840    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.184ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.630ns  (logic 2.388ns (65.781%)  route 1.242ns (34.219%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.216ns = ( 19.216 - 11.000 ) 
    Source Clock Delay      (SCD):    10.060ns = ( 11.060 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.456ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.628     3.628    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.752 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.665     4.417    design_1_i/HCI_4/inst/mux_out[5]
    SLICE_X91Y125        LUT1 (Prop_lut1_I0_O)        0.124     4.541 f  design_1_i/HCI_4/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.289     4.830    design_1_i/HCI_4/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.124     4.954 r  design_1_i/HCI_4/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.448    design_1_i/HCI_4/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.124     5.572 f  design_1_i/HCI_4/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.875     6.447    design_1_i/HCI_4/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.571 r  design_1_i/HCI_4/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.934    design_1_i/HCI_4/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.058 f  design_1_i/HCI_4/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.207    design_1_i/HCI_4/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.331 r  design_1_i/HCI_4/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.210    design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y135        LUT5 (Prop_lut5_I0_O)        0.149     8.359 r  design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.701    11.060    design_1_i/HCI_4/inst/frequency_counter_instance/out[5]
    SLICE_X90Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y64         FDRE (Prop_fdre_C_Q)         0.726    11.786 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/Q
                         net (fo=2, routed)           1.242    13.028    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]
    SLICE_X90Y64         LUT1 (Prop_lut1_I0_O)        0.124    13.152 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2/O
                         net (fo=1, routed)           0.000    13.152    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.665 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.665    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.782    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.899    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.016 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.016    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.133 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.133    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.250 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.250    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.367    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.690 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.690    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_6
    SLICE_X90Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.306    13.306    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y125        LUT6 (Prop_lut6_I0_O)        0.100    13.406 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.541    13.947    design_1_i/HCI_4/inst/mux_out[5]
    SLICE_X91Y125        LUT1 (Prop_lut1_I0_O)        0.100    14.047 f  design_1_i/HCI_4/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.242    14.289    design_1_i/HCI_4/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.100    14.389 r  design_1_i/HCI_4/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.803    design_1_i/HCI_4/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.100    14.903 f  design_1_i/HCI_4/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.750    15.653    design_1_i/HCI_4/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.100    15.753 r  design_1_i/HCI_4/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    16.051    design_1_i/HCI_4/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.100    16.151 f  design_1_i/HCI_4/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.276    design_1_i/HCI_4/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.100    16.376 r  design_1_i/HCI_4/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    17.091    design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y135        LUT5 (Prop_lut5_I0_O)        0.120    17.211 r  design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.004    19.216    design_1_i/HCI_4/inst/frequency_counter_instance/out[5]
    SLICE_X90Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/C
                         clock pessimism              1.456    20.672    
                         clock uncertainty           -0.074    20.597    
    SLICE_X90Y71         FDRE (Setup_fdre_C_D)        0.277    20.874    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]
  -------------------------------------------------------------------
                         required time                         20.874    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  6.184    

Slack (MET) :             6.192ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.622ns  (logic 2.380ns (65.705%)  route 1.242ns (34.295%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.388ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.216ns = ( 19.216 - 11.000 ) 
    Source Clock Delay      (SCD):    10.060ns = ( 11.060 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.456ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.628     3.628    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y125        LUT6 (Prop_lut6_I0_O)        0.124     3.752 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.665     4.417    design_1_i/HCI_4/inst/mux_out[5]
    SLICE_X91Y125        LUT1 (Prop_lut1_I0_O)        0.124     4.541 f  design_1_i/HCI_4/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.289     4.830    design_1_i/HCI_4/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.124     4.954 r  design_1_i/HCI_4/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.448    design_1_i/HCI_4/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.124     5.572 f  design_1_i/HCI_4/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.875     6.447    design_1_i/HCI_4/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.124     6.571 r  design_1_i/HCI_4/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.934    design_1_i/HCI_4/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.058 f  design_1_i/HCI_4/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.207    design_1_i/HCI_4/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.124     7.331 r  design_1_i/HCI_4/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.210    design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y135        LUT5 (Prop_lut5_I0_O)        0.149     8.359 r  design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.701    11.060    design_1_i/HCI_4/inst/frequency_counter_instance/out[5]
    SLICE_X90Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y64         FDRE (Prop_fdre_C_Q)         0.726    11.786 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/Q
                         net (fo=2, routed)           1.242    13.028    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]
    SLICE_X90Y64         LUT1 (Prop_lut1_I0_O)        0.124    13.152 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2/O
                         net (fo=1, routed)           0.000    13.152    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2_n_0
    SLICE_X90Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.665 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.665    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1_n_0
    SLICE_X90Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.782 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.782    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X90Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.899 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.899    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X90Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.016 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.016    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X90Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.133 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.133    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X90Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.250 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.250    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X90Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.367 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.367    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X90Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.682 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.682    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_4
    SLICE_X90Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.306    13.306    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y125        LUT6 (Prop_lut6_I0_O)        0.100    13.406 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.541    13.947    design_1_i/HCI_4/inst/mux_out[5]
    SLICE_X91Y125        LUT1 (Prop_lut1_I0_O)        0.100    14.047 f  design_1_i/HCI_4/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.242    14.289    design_1_i/HCI_4/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.100    14.389 r  design_1_i/HCI_4/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.803    design_1_i/HCI_4/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X91Y126        LUT6 (Prop_lut6_I0_O)        0.100    14.903 f  design_1_i/HCI_4/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.750    15.653    design_1_i/HCI_4/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.100    15.753 r  design_1_i/HCI_4/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    16.051    design_1_i/HCI_4/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.100    16.151 f  design_1_i/HCI_4/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    16.276    design_1_i/HCI_4/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y135        LUT6 (Prop_lut6_I0_O)        0.100    16.376 r  design_1_i/HCI_4/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    17.091    design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y135        LUT5 (Prop_lut5_I0_O)        0.120    17.211 r  design_1_i/HCI_4/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.004    19.216    design_1_i/HCI_4/inst/frequency_counter_instance/out[5]
    SLICE_X90Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/C
                         clock pessimism              1.456    20.672    
                         clock uncertainty           -0.074    20.597    
    SLICE_X90Y71         FDRE (Setup_fdre_C_D)        0.277    20.874    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]
  -------------------------------------------------------------------
                         required time                         20.874    
                         arrival time                         -14.682    
  -------------------------------------------------------------------
                         slack                                  6.192    

Slack (MET) :             6.200ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@11.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        3.549ns  (logic 2.317ns (65.278%)  route 1.232ns (34.722%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.406ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.810ns = ( 18.810 - 11.000 ) 
    Source Clock Delay      (SCD):    9.315ns = ( 10.315 - 1.000 ) 
    Clock Pessimism Removal (CPR):    1.099ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.652     3.652    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.124     3.776 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.670     4.446    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.124     4.570 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.289     4.859    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     4.983 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.477    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.124     5.601 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.466     6.066    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.190 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.554    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.678 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     6.827    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.124     6.951 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     7.830    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.149     7.979 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.337    10.315    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y64         FDRE (Prop_fdre_C_Q)         0.664    10.979 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/Q
                         net (fo=2, routed)           1.232    12.212    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]
    SLICE_X84Y64         LUT1 (Prop_lut1_I0_O)        0.124    12.336 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2/O
                         net (fo=1, routed)           0.000    12.336    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count[32]_i_2_n_0
    SLICE_X84Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.868 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.868    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]_i_1_n_0
    SLICE_X84Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.982 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.982    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X84Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.096 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.096    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X84Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.210 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.210    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X84Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.324 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.324    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X84Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.438 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.438    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X84Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.552 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.552    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_0
    SLICE_X84Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.865 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.865    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1_n_4
    SLICE_X84Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     11.000    11.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    11.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    12.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.873     8.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    10.909    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.091    11.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.325    13.325    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.100    13.425 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.545    13.970    design_1_i/HCI_4/inst/mux_out[1]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.100    14.070 f  design_1_i/HCI_4/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.242    14.312    design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.412 r  design_1_i/HCI_4/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    14.826    design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.100    14.926 f  design_1_i/HCI_4/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.396    15.321    design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.421 r  design_1_i/HCI_4/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    15.720    design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    15.820 f  design_1_i/HCI_4/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.945    design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y131        LUT6 (Prop_lut6_I0_O)        0.100    16.045 r  design_1_i/HCI_4/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    16.760    design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y131        LUT5 (Prop_lut5_I0_O)        0.120    16.880 r  design_1_i/HCI_4/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.930    18.810    design_1_i/HCI_4/inst/frequency_counter_instance/out[1]
    SLICE_X84Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/C
                         clock pessimism              1.099    19.909    
                         clock uncertainty           -0.074    19.835    
    SLICE_X84Y71         FDRE (Setup_fdre_C_D)        0.230    20.065    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]
  -------------------------------------------------------------------
                         required time                         20.065    
                         arrival time                         -13.865    
  -------------------------------------------------------------------
                         slack                                  6.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.556ns  (logic 0.422ns (75.946%)  route 0.134ns (24.054%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 5.377 - 1.000 ) 
    Source Clock Delay      (SCD):    3.429ns = ( 4.429 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     1.923    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.968 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.225     2.193    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.238 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.291     2.529    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.574 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.698    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.743 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.792    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.837 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.007    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     3.052 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.238    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.045     3.283 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.557    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.045     3.602 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.828     4.429    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X80Y67         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.208     4.637 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/Q
                         net (fo=2, routed)           0.134     4.771    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]
    SLICE_X80Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.931 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     4.985 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.985    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]_i_1_n_7
    SLICE_X80Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.249     2.249    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.056     2.305 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.277     2.582    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.056     2.638 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.324     2.962    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.018 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.168    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.224 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.282    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.338 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.537    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.593 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.816    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.872 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.207    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.056     4.263 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.114     5.377    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X80Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]/C
                         clock pessimism             -0.661     4.716    
    SLICE_X80Y68         FDRE (Hold_fdre_C_D)         0.189     4.905    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]
  -------------------------------------------------------------------
                         required time                         -4.905    
                         arrival time                           4.985    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[210]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.413%)  route 0.134ns (23.587%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 5.377 - 1.000 ) 
    Source Clock Delay      (SCD):    3.429ns = ( 4.429 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     1.923    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.968 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.225     2.193    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.238 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.291     2.529    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.574 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.698    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.743 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.792    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.837 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.007    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     3.052 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.238    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.045     3.283 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.557    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.045     3.602 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.828     4.429    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X80Y67         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.208     4.637 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/Q
                         net (fo=2, routed)           0.134     4.771    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]
    SLICE_X80Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.931 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     4.996 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.996    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]_i_1_n_5
    SLICE_X80Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[210]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.249     2.249    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.056     2.305 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.277     2.582    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.056     2.638 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.324     2.962    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.018 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.168    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.224 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.282    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.338 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.537    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.593 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.816    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.872 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.207    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.056     4.263 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.114     5.377    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X80Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[210]/C
                         clock pessimism             -0.661     4.716    
    SLICE_X80Y68         FDRE (Hold_fdre_C_D)         0.189     4.905    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[210]
  -------------------------------------------------------------------
                         required time                         -4.905    
                         arrival time                           4.996    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[209]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.592ns  (logic 0.458ns (77.410%)  route 0.134ns (22.590%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 5.377 - 1.000 ) 
    Source Clock Delay      (SCD):    3.429ns = ( 4.429 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     1.923    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.968 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.225     2.193    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.238 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.291     2.529    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.574 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.698    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.743 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.792    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.837 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.007    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     3.052 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.238    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.045     3.283 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.557    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.045     3.602 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.828     4.429    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X80Y67         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.208     4.637 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/Q
                         net (fo=2, routed)           0.134     4.771    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]
    SLICE_X80Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.931 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     5.021 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]_i_1/O[1]
                         net (fo=1, routed)           0.000     5.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]_i_1_n_6
    SLICE_X80Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[209]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.249     2.249    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.056     2.305 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.277     2.582    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.056     2.638 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.324     2.962    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.018 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.168    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.224 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.282    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.338 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.537    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.593 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.816    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.872 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.207    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.056     4.263 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.114     5.377    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X80Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[209]/C
                         clock pessimism             -0.661     4.716    
    SLICE_X80Y68         FDRE (Hold_fdre_C_D)         0.189     4.905    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[209]
  -------------------------------------------------------------------
                         required time                         -4.905    
                         arrival time                           5.021    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[211]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.592ns  (logic 0.458ns (77.410%)  route 0.134ns (22.590%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.377ns = ( 5.377 - 1.000 ) 
    Source Clock Delay      (SCD):    3.429ns = ( 4.429 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.923     1.923    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.968 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.225     2.193    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.238 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.291     2.529    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.574 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.698    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.743 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.792    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     2.837 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     3.007    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.045     3.052 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.238    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.045     3.283 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.557    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.045     3.602 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.828     4.429    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X80Y67         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y67         FDRE (Prop_fdre_C_Q)         0.208     4.637 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]/Q
                         net (fo=2, routed)           0.134     4.771    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[206]
    SLICE_X80Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     4.931 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.931    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]_i_1_n_0
    SLICE_X80Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     5.021 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]_i_1/O[3]
                         net (fo=1, routed)           0.000     5.021    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[208]_i_1_n_4
    SLICE_X80Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[211]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.249     2.249    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.056     2.305 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.277     2.582    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.056     2.638 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.324     2.962    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.018 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.168    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.224 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.282    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.338 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.537    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.056     3.593 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.816    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.872 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.207    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.056     4.263 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.114     5.377    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X80Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[211]/C
                         clock pessimism             -0.661     4.716    
    SLICE_X80Y68         FDRE (Hold_fdre_C_D)         0.189     4.905    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[211]
  -------------------------------------------------------------------
                         required time                         -4.905    
                         arrival time                           5.021    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.816%)  route 0.120ns (22.184%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 5.053 - 1.000 ) 
    Source Clock Delay      (SCD):    3.203ns = ( 4.203 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.161     2.224    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.269 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.393    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.438 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.487    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.702    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.747 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.933    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.978 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.251    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.296 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.906     4.203    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X87Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.208     4.411 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]/Q
                         net (fo=2, routed)           0.120     4.531    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     4.691 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     4.745 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.745    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_7
    SLICE_X87Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.190     2.614    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.670 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.821    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.877 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.935    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.991 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.190    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.246 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.469    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.525 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.859    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.915 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.138     5.053    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X87Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/C
                         clock pessimism             -0.619     4.434    
    SLICE_X87Y69         FDRE (Hold_fdre_C_D)         0.189     4.623    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.745    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.257%)  route 0.120ns (21.743%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 5.053 - 1.000 ) 
    Source Clock Delay      (SCD):    3.203ns = ( 4.203 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.161     2.224    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.269 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.393    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.438 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.487    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.702    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.747 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.933    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.978 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.251    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.296 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.906     4.203    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X87Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.208     4.411 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]/Q
                         net (fo=2, routed)           0.120     4.531    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     4.691 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     4.756 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.756    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_5
    SLICE_X87Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.190     2.614    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.670 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.821    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.877 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.935    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.991 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.190    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.246 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.469    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.525 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.859    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.915 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.138     5.053    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X87Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/C
                         clock pessimism             -0.619     4.434    
    SLICE_X87Y69         FDRE (Hold_fdre_C_D)         0.189     4.623    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.756    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.816%)  route 0.120ns (22.184%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.114ns = ( 5.114 - 1.000 ) 
    Source Clock Delay      (SCD):    3.278ns = ( 4.278 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.161     2.224    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.269 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.393    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.438 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.487    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.702    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.747 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.933    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.978 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.251    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.296 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.981     4.278    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X87Y63         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDRE (Prop_fdre_C_Q)         0.208     4.486 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[7]/Q
                         net (fo=2, routed)           0.120     4.606    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[7]
    SLICE_X87Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     4.766 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.766    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     4.820 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.820    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_7
    SLICE_X87Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.190     2.614    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.670 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.821    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.877 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.935    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.991 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.190    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.246 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.469    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.525 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.859    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.915 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.198     5.114    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X87Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]/C
                         clock pessimism             -0.619     4.495    
    SLICE_X87Y64         FDRE (Hold_fdre_C_D)         0.189     4.684    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -4.684    
                         arrival time                           4.820    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.257%)  route 0.120ns (21.743%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.114ns = ( 5.114 - 1.000 ) 
    Source Clock Delay      (SCD):    3.278ns = ( 4.278 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.161     2.224    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.269 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.393    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.438 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.487    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.702    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.747 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.933    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.978 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.251    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.296 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.981     4.278    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X87Y63         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y63         FDRE (Prop_fdre_C_Q)         0.208     4.486 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[7]/Q
                         net (fo=2, routed)           0.120     4.606    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[7]
    SLICE_X87Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     4.766 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.766    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X87Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     4.831 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     4.831    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_5
    SLICE_X87Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.190     2.614    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.670 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.821    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.877 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.935    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.991 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.190    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.246 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.469    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.525 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.859    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.915 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.198     5.114    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X87Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10]/C
                         clock pessimism             -0.619     4.495    
    SLICE_X87Y64         FDRE (Hold_fdre_C_D)         0.189     4.684    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -4.684    
                         arrival time                           4.831    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.807%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.151ns = ( 5.151 - 1.000 ) 
    Source Clock Delay      (SCD):    3.303ns = ( 4.303 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.920     1.920    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y130        LUT6 (Prop_lut6_I0_O)        0.045     1.965 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.170     2.134    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.045     2.179 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.222     2.401    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.446 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.571    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.616 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.665    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.710 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.883    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.045     2.928 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     3.114    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     3.159 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.432    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.045     3.477 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.826     4.303    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X91Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y64         FDRE (Prop_fdre_C_Q)         0.208     4.511 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]/Q
                         net (fo=2, routed)           0.120     4.631    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[71]
    SLICE_X91Y64         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     4.791 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.791    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[68]_i_1_n_0
    SLICE_X91Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     4.845 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1/O[0]
                         net (fo=1, routed)           0.000     4.845    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]_i_1_n_7
    SLICE_X91Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.244     2.244    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y130        LUT6 (Prop_lut6_I0_O)        0.056     2.300 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.207     2.506    design_1_i/HCI_4/inst/mux_out[2]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.056     2.562 f  design_1_i/HCI_4/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.261     2.823    design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     2.879 r  design_1_i/HCI_4/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     3.030    design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.086 f  design_1_i/HCI_4/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     3.144    design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.200 r  design_1_i/HCI_4/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     3.401    design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y130        LUT6 (Prop_lut6_I0_O)        0.056     3.457 f  design_1_i/HCI_4/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.681    design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.056     3.737 r  design_1_i/HCI_4/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     4.071    design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y129        LUT5 (Prop_lut5_I0_O)        0.056     4.127 r  design_1_i/HCI_4/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.024     5.151    design_1_i/HCI_4/inst/frequency_counter_instance/out[2]
    SLICE_X91Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/C
                         clock pessimism             -0.650     4.502    
    SLICE_X91Y65         FDRE (Hold_fdre_C_D)         0.189     4.691    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]
  -------------------------------------------------------------------
                         required time                         -4.691    
                         arrival time                           4.845    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns)
  Data Path Delay:        0.578ns  (logic 0.458ns (79.197%)  route 0.120ns (20.803%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.053ns = ( 5.053 - 1.000 ) 
    Source Clock Delay      (SCD):    3.203ns = ( 4.203 - 1.000 ) 
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.921     1.921    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.045     1.966 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.052     2.018    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.045     2.063 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.161     2.224    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.269 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.393    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.438 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.487    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.532 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     2.702    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.045     2.747 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.933    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.045     2.978 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     3.251    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.045     3.296 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.906     4.203    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X87Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y68         FDRE (Prop_fdre_C_Q)         0.208     4.411 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]/Q
                         net (fo=2, routed)           0.120     4.531    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[27]
    SLICE_X87Y68         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     4.691 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.691    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[24]_i_1_n_0
    SLICE_X87Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     4.781 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     4.781    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]_i_1_n_6
    SLICE_X87Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     1.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.726     0.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752     0.971    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.029     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.245     2.245    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y131        LUT6 (Prop_lut6_I0_O)        0.056     2.301 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.068     2.369    design_1_i/HCI_4/inst/mux_out[0]
    SLICE_X90Y131        LUT1 (Prop_lut1_I0_O)        0.056     2.425 f  design_1_i/HCI_4/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.190     2.614    design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.670 r  design_1_i/HCI_4/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     2.821    design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.877 f  design_1_i/HCI_4/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     2.935    design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     2.991 r  design_1_i/HCI_4/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     3.190    design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y133        LUT6 (Prop_lut6_I0_O)        0.056     3.246 f  design_1_i/HCI_4/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     3.469    design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y132        LUT6 (Prop_lut6_I0_O)        0.056     3.525 r  design_1_i/HCI_4/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     3.859    design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y132        LUT5 (Prop_lut5_I0_O)        0.056     3.915 r  design_1_i/HCI_4/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.138     5.053    design_1_i/HCI_4/inst/frequency_counter_instance/out[0]
    SLICE_X87Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/C
                         clock pessimism             -0.619     4.434    
    SLICE_X87Y69         FDRE (Hold_fdre_C_D)         0.189     4.623    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]
  -------------------------------------------------------------------
                         required time                         -4.623    
                         arrival time                           4.781    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk10_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y27   design_1_i/clk_wiz_100MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y64     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y64     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y64     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y64     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X91Y63     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X91Y63     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X91Y63     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X91Y63     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X91Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[72]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X91Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[73]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X91Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[74]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X91Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[75]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X91Y68     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[84]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X91Y68     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[2].freq_count_reg[85]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X92Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X92Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X92Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[106]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X92Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X92Y63     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X92Y63     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[97]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X92Y63     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[98]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X92Y63     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X84Y64     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X84Y64     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk30_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk30_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.894ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.126ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.894ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.731ns  (logic 2.224ns (59.611%)  route 1.507ns (40.389%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 21.214 - 13.000 ) 
    Source Clock Delay      (SCD):    10.095ns = ( 13.095 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.665     5.665    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.503     6.292    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.416 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.558     6.974    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.098 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.591    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.234    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.721    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.994    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.118 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.998    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.147 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.948    13.095    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.664    13.759 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/Q
                         net (fo=2, routed)           1.498    15.257    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.913 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.913    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.027 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.036    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.826 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.826    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1_n_6
    SLICE_X56Y79         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.339    15.339    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.439 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.373    15.812    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.912 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.469    16.381    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.481 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.895    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.995 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.423    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.523 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.821    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.921 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.046    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    18.146 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.862    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.120    18.982 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.232    21.214    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y79         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/C
                         clock pessimism              1.351    22.565    
                         clock uncertainty           -0.074    22.490    
    SLICE_X56Y79         FDRE (Setup_fdre_C_D)        0.230    22.720    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]
  -------------------------------------------------------------------
                         required time                         22.720    
                         arrival time                         -16.826    
  -------------------------------------------------------------------
                         slack                                  5.894    

Slack (MET) :             5.915ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.710ns  (logic 2.203ns (59.383%)  route 1.507ns (40.617%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 21.214 - 13.000 ) 
    Source Clock Delay      (SCD):    10.095ns = ( 13.095 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.665     5.665    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.503     6.292    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.416 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.558     6.974    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.098 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.591    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.234    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.721    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.994    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.118 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.998    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.147 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.948    13.095    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.664    13.759 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/Q
                         net (fo=2, routed)           1.498    15.257    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.913 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.913    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.027 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.036    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.805 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.805    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1_n_4
    SLICE_X56Y79         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.339    15.339    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.439 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.373    15.812    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.912 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.469    16.381    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.481 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.895    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.995 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.423    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.523 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.821    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.921 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.046    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    18.146 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.862    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.120    18.982 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.232    21.214    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y79         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/C
                         clock pessimism              1.351    22.565    
                         clock uncertainty           -0.074    22.490    
    SLICE_X56Y79         FDRE (Setup_fdre_C_D)        0.230    22.720    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]
  -------------------------------------------------------------------
                         required time                         22.720    
                         arrival time                         -16.805    
  -------------------------------------------------------------------
                         slack                                  5.915    

Slack (MET) :             5.952ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.617ns  (logic 2.110ns (58.338%)  route 1.507ns (41.662%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.217ns = ( 21.217 - 13.000 ) 
    Source Clock Delay      (SCD):    10.095ns = ( 13.095 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.291ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.665     5.665    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.503     6.292    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.416 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.558     6.974    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.098 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.591    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.234    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.721    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.994    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.118 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.998    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.147 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.948    13.095    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.664    13.759 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/Q
                         net (fo=2, routed)           1.498    15.257    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.913 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.913    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.027 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.036    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.712 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.712    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_6
    SLICE_X56Y78         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.339    15.339    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.439 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.373    15.812    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.912 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.469    16.381    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.481 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.895    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.995 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.423    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.523 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.821    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.921 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.046    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    18.146 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.862    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.120    18.982 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.235    21.217    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y78         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/C
                         clock pessimism              1.291    22.508    
                         clock uncertainty           -0.074    22.434    
    SLICE_X56Y78         FDRE (Setup_fdre_C_D)        0.230    22.664    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]
  -------------------------------------------------------------------
                         required time                         22.664    
                         arrival time                         -16.712    
  -------------------------------------------------------------------
                         slack                                  5.952    

Slack (MET) :             5.973ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.596ns  (logic 2.089ns (58.095%)  route 1.507ns (41.905%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.587ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.217ns = ( 21.217 - 13.000 ) 
    Source Clock Delay      (SCD):    10.095ns = ( 13.095 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.291ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.665     5.665    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.503     6.292    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.416 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.558     6.974    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.098 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.591    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.234    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.721    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.994    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.118 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.998    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.147 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.948    13.095    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.664    13.759 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/Q
                         net (fo=2, routed)           1.498    15.257    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.913 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.913    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.027 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.036    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.691 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.691    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_4
    SLICE_X56Y78         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.339    15.339    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.439 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.373    15.812    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.912 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.469    16.381    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.481 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.895    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.995 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.423    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.523 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.821    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.921 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.046    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    18.146 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.862    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.120    18.982 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.235    21.217    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y78         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/C
                         clock pessimism              1.291    22.508    
                         clock uncertainty           -0.074    22.434    
    SLICE_X56Y78         FDRE (Setup_fdre_C_D)        0.230    22.664    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]
  -------------------------------------------------------------------
                         required time                         22.664    
                         arrival time                         -16.691    
  -------------------------------------------------------------------
                         slack                                  5.973    

Slack (MET) :             5.975ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.512ns  (logic 2.271ns (64.659%)  route 1.241ns (35.341%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 21.008 - 13.000 ) 
    Source Clock Delay      (SCD):    9.867ns = ( 12.867 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.144ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.650     5.650    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.124     5.774 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.518     6.292    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.416 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.548     6.964    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.124     7.088 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497     7.585    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.124     7.709 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.228    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.715    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.124     8.839 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.988    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.112 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.991    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.149    10.140 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.727    12.867    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.726    13.593 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]/Q
                         net (fo=2, routed)           1.232    14.825    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.462 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.471    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.588 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.588    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.705 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.705    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.822 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.822    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.939 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.056 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.379 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.379    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_6
    SLICE_X58Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.324    15.324    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.100    15.424 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.422    15.846    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.100    15.946 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.475    16.421    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100    16.521 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417    16.938    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100    17.038 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.467    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100    17.567 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.865    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100    17.965 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.090    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100    18.190 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.905    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.120    19.025 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.982    21.008    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/C
                         clock pessimism              1.144    22.152    
                         clock uncertainty           -0.074    22.077    
    SLICE_X58Y80         FDRE (Setup_fdre_C_D)        0.277    22.354    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]
  -------------------------------------------------------------------
                         required time                         22.354    
                         arrival time                         -16.379    
  -------------------------------------------------------------------
                         slack                                  5.975    

Slack (MET) :             5.983ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.504ns  (logic 2.263ns (64.579%)  route 1.241ns (35.421%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 21.008 - 13.000 ) 
    Source Clock Delay      (SCD):    9.867ns = ( 12.867 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.144ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.650     5.650    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.124     5.774 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.518     6.292    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.124     6.416 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.548     6.964    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.124     7.088 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497     7.585    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.124     7.709 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.228    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.715    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.124     8.839 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.988    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.124     9.112 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.991    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.149    10.140 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.727    12.867    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y74         FDRE (Prop_fdre_C_Q)         0.726    13.593 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]/Q
                         net (fo=2, routed)           1.232    14.825    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]
    SLICE_X58Y74         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    15.462 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.009    15.471    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X58Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.588 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.588    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.705 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.705    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.822 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.822    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X58Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.939 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.939    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    16.056 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.056    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X58Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    16.371 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.371    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_4
    SLICE_X58Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.324    15.324    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.100    15.424 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.422    15.846    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.100    15.946 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.475    16.421    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100    16.521 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417    16.938    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100    17.038 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.467    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100    17.567 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.865    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100    17.965 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.090    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100    18.190 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.905    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.120    19.025 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.982    21.008    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/C
                         clock pessimism              1.144    22.152    
                         clock uncertainty           -0.074    22.077    
    SLICE_X58Y80         FDRE (Setup_fdre_C_D)        0.277    22.354    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]
  -------------------------------------------------------------------
                         required time                         22.354    
                         arrival time                         -16.371    
  -------------------------------------------------------------------
                         slack                                  5.983    

Slack (MET) :             5.989ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.636ns  (logic 2.129ns (58.556%)  route 1.507ns (41.444%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 21.214 - 13.000 ) 
    Source Clock Delay      (SCD):    10.095ns = ( 13.095 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.665     5.665    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.503     6.292    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.416 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.558     6.974    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.098 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.591    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.234    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.721    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.994    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.118 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.998    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.147 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.948    13.095    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.664    13.759 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/Q
                         net (fo=2, routed)           1.498    15.257    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.913 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.913    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.027 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.036    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    16.731 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1/O[2]
                         net (fo=1, routed)           0.000    16.731    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1_n_5
    SLICE_X56Y79         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.339    15.339    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.439 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.373    15.812    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.912 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.469    16.381    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.481 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.895    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.995 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.423    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.523 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.821    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.921 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.046    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    18.146 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.862    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.120    18.982 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.232    21.214    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y79         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]/C
                         clock pessimism              1.351    22.565    
                         clock uncertainty           -0.074    22.490    
    SLICE_X56Y79         FDRE (Setup_fdre_C_D)        0.230    22.720    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]
  -------------------------------------------------------------------
                         required time                         22.720    
                         arrival time                         -16.731    
  -------------------------------------------------------------------
                         slack                                  5.989    

Slack (MET) :             6.005ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.620ns  (logic 2.113ns (58.373%)  route 1.507ns (41.627%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.530ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.214ns = ( 21.214 - 13.000 ) 
    Source Clock Delay      (SCD):    10.095ns = ( 13.095 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.351ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.665     5.665    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.503     6.292    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.416 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.558     6.974    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.098 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.591    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.715 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.234    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.358 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.721    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     8.845 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.994    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.118 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.998    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.149    10.147 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.948    13.095    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y73         FDRE (Prop_fdre_C_Q)         0.664    13.759 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/Q
                         net (fo=2, routed)           1.498    15.257    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]
    SLICE_X56Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    15.913 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.913    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]_i_1_n_0
    SLICE_X56Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.027 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1/CO[3]
                         net (fo=1, routed)           0.009    16.036    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]_i_1_n_0
    SLICE_X56Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.150 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.150    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]_i_1_n_0
    SLICE_X56Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.264 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.264    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[48]_i_1_n_0
    SLICE_X56Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.378 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.378    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[52]_i_1_n_0
    SLICE_X56Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.492 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.492    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]_i_1_n_0
    SLICE_X56Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    16.715 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1/O[0]
                         net (fo=1, routed)           0.000    16.715    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]_i_1_n_7
    SLICE_X56Y79         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.339    15.339    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.100    15.439 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.373    15.812    design_1_i/HCI_5/inst/mux_out[1]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.100    15.912 f  design_1_i/HCI_5/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.469    16.381    design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.481 r  design_1_i/HCI_5/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.895    design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.100    16.995 f  design_1_i/HCI_5/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.423    design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.523 r  design_1_i/HCI_5/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.821    design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.921 f  design_1_i/HCI_5/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.046    design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X91Y144        LUT6 (Prop_lut6_I0_O)        0.100    18.146 r  design_1_i/HCI_5/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.862    design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X91Y144        LUT5 (Prop_lut5_I0_O)        0.120    18.982 r  design_1_i/HCI_5/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.232    21.214    design_1_i/HCI_5/inst/frequency_counter_instance/out[1]
    SLICE_X56Y79         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]/C
                         clock pessimism              1.351    22.565    
                         clock uncertainty           -0.074    22.490    
    SLICE_X56Y79         FDRE (Setup_fdre_C_D)        0.230    22.720    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]
  -------------------------------------------------------------------
                         required time                         22.720    
                         arrival time                         -16.715    
  -------------------------------------------------------------------
                         slack                                  6.005    

Slack (MET) :             6.016ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.713ns  (logic 2.204ns (59.357%)  route 1.509ns (40.643%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.059ns = ( 21.059 - 13.000 ) 
    Source Clock Delay      (SCD):    9.782ns = ( 12.782 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.297ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.665     5.665    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.493     6.282    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.124     6.406 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.541     6.947    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.565    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.689 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.207    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.695    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.819 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.967    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.091 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.971    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.120 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.663    12.782    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X65Y67         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.664    13.446 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]/Q
                         net (fo=2, routed)           1.509    14.955    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    15.477 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.477    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.591    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.705    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.819 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.819    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.048    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.162 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.162    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    16.496 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    16.496    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_6
    SLICE_X65Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.336    15.336    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.100    15.436 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.403    15.839    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.100    15.939 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.468    16.407    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.507 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.921    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.021 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.449    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.549 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.848    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.948 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.073    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.173 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.888    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    19.008 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.051    21.059    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X65Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/C
                         clock pessimism              1.297    22.355    
                         clock uncertainty           -0.074    22.281    
    SLICE_X65Y74         FDRE (Setup_fdre_C_D)        0.230    22.511    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]
  -------------------------------------------------------------------
                         required time                         22.511    
                         arrival time                         -16.495    
  -------------------------------------------------------------------
                         slack                                  6.016    

Slack (MET) :             6.037ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@13.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        3.692ns  (logic 2.183ns (59.126%)  route 1.509ns (40.874%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.059ns = ( 21.059 - 13.000 ) 
    Source Clock Delay      (SCD):    9.782ns = ( 12.782 - 3.000 ) 
    Clock Pessimism Removal (CPR):    1.297ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.665     5.665    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.124     5.789 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.493     6.282    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.124     6.406 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.541     6.947    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.071 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     7.565    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     7.689 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     8.207    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.331 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.695    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     8.819 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.967    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.124     9.091 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     9.971    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.149    10.120 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.663    12.782    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X65Y67         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.664    13.446 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]/Q
                         net (fo=2, routed)           1.509    14.955    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]
    SLICE_X65Y67         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    15.477 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.477    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X65Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.591 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.591    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X65Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.705 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.705    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X65Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.819 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.819    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X65Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.934 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.934    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.048 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.048    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.162 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    16.162    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.475 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    16.475    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_4
    SLICE_X65Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     13.000    13.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    13.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    14.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873    10.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    12.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091    13.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.336    15.336    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.100    15.436 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.403    15.839    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.100    15.939 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.468    16.407    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    16.507 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    16.921    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100    17.021 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    17.449    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.549 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    17.848    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    17.948 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    18.073    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.100    18.173 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    18.888    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.120    19.008 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.051    21.059    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X65Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/C
                         clock pessimism              1.297    22.355    
                         clock uncertainty           -0.074    22.281    
    SLICE_X65Y74         FDRE (Setup_fdre_C_D)        0.230    22.511    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]
  -------------------------------------------------------------------
                         required time                         22.511    
                         arrival time                         -16.474    
  -------------------------------------------------------------------
                         slack                                  6.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.540ns  (logic 0.422ns (78.134%)  route 0.118ns (21.866%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 7.239 - 3.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 6.315 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.887     3.887    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.045     3.932 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.091     4.023    design_1_i/HCI_5/inst/mux_out[9]
    SLICE_X86Y135        LUT1 (Prop_lut1_I0_O)        0.045     4.068 f  design_1_i/HCI_5/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.229     4.297    design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.342 r  design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.512    design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.557 f  design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.743    design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.788 r  design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.913    design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.958 f  design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.007    design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.052 r  design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.347    design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y140        LUT5 (Prop_lut5_I0_O)        0.044     5.391 r  design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.925     6.315    design_1_i/HCI_5/inst/frequency_counter_instance/out[9]
    SLICE_X63Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.208     6.523 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/Q
                         net (fo=2, routed)           0.118     6.641    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.801 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.855 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.855    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_7
    SLICE_X63Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.211     4.211    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.056     4.267 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.110     4.377    design_1_i/HCI_5/inst/mux_out[9]
    SLICE_X86Y135        LUT1 (Prop_lut1_I0_O)        0.056     4.433 f  design_1_i/HCI_5/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.270     4.703    design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.056     4.759 r  design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.958    design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.014 f  design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.237    design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.293 r  design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.444    design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.500 f  design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.558    design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.614 r  design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     5.977    design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y140        LUT5 (Prop_lut5_I0_O)        0.055     6.032 r  design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.208     7.239    design_1_i/HCI_5/inst/frequency_counter_instance/out[9]
    SLICE_X63Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]/C
                         clock pessimism             -0.699     6.540    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.189     6.729    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]
  -------------------------------------------------------------------
                         required time                         -6.729    
                         arrival time                           6.855    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[306]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.551ns  (logic 0.433ns (78.570%)  route 0.118ns (21.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 7.239 - 3.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 6.315 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.887     3.887    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.045     3.932 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.091     4.023    design_1_i/HCI_5/inst/mux_out[9]
    SLICE_X86Y135        LUT1 (Prop_lut1_I0_O)        0.045     4.068 f  design_1_i/HCI_5/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.229     4.297    design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.342 r  design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.512    design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.557 f  design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.743    design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.788 r  design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.913    design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.958 f  design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.007    design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.052 r  design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.347    design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y140        LUT5 (Prop_lut5_I0_O)        0.044     5.391 r  design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.925     6.315    design_1_i/HCI_5/inst/frequency_counter_instance/out[9]
    SLICE_X63Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.208     6.523 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/Q
                         net (fo=2, routed)           0.118     6.641    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.801 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     6.866 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.866    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_5
    SLICE_X63Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[306]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.211     4.211    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.056     4.267 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.110     4.377    design_1_i/HCI_5/inst/mux_out[9]
    SLICE_X86Y135        LUT1 (Prop_lut1_I0_O)        0.056     4.433 f  design_1_i/HCI_5/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.270     4.703    design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.056     4.759 r  design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.958    design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.014 f  design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.237    design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.293 r  design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.444    design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.500 f  design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.558    design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.614 r  design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     5.977    design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y140        LUT5 (Prop_lut5_I0_O)        0.055     6.032 r  design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.208     7.239    design_1_i/HCI_5/inst/frequency_counter_instance/out[9]
    SLICE_X63Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[306]/C
                         clock pessimism             -0.699     6.540    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.189     6.729    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[306]
  -------------------------------------------------------------------
                         required time                         -6.729    
                         arrival time                           6.866    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.609ns  (logic 0.480ns (78.851%)  route 0.129ns (21.149%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 7.413 - 3.000 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 6.518 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.925     3.925    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.045     3.970 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.162     4.132    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.045     4.177 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.253     4.430    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.045     4.475 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.193     4.668    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.045     4.713 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.900    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.045     4.945 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.069    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.045     5.114 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.163    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.045     5.208 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.503    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.044     5.547 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.970     6.518    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y75         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.231     6.749 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]/Q
                         net (fo=2, routed)           0.129     6.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     7.033 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     7.073 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     7.126 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.126    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_7
    SLICE_X58Y77         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.250     4.250    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.056     4.306 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.198     4.504    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.056     4.560 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.281     4.841    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.056     4.897 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.227     5.124    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.056     5.180 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.404    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.056     5.460 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.610    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.056     5.666 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.724    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.056     5.780 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     6.143    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.055     6.198 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.215     7.413    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y77         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]/C
                         clock pessimism             -0.664     6.749    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.218     6.967    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]
  -------------------------------------------------------------------
                         required time                         -6.967    
                         arrival time                           7.126    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[305]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.576ns  (logic 0.458ns (79.500%)  route 0.118ns (20.500%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 7.239 - 3.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 6.315 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.887     3.887    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.045     3.932 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.091     4.023    design_1_i/HCI_5/inst/mux_out[9]
    SLICE_X86Y135        LUT1 (Prop_lut1_I0_O)        0.045     4.068 f  design_1_i/HCI_5/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.229     4.297    design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.342 r  design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.512    design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.557 f  design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.743    design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.788 r  design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.913    design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.958 f  design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.007    design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.052 r  design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.347    design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y140        LUT5 (Prop_lut5_I0_O)        0.044     5.391 r  design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.925     6.315    design_1_i/HCI_5/inst/frequency_counter_instance/out[9]
    SLICE_X63Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.208     6.523 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/Q
                         net (fo=2, routed)           0.118     6.641    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.801 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     6.891 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.891    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_6
    SLICE_X63Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[305]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.211     4.211    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.056     4.267 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.110     4.377    design_1_i/HCI_5/inst/mux_out[9]
    SLICE_X86Y135        LUT1 (Prop_lut1_I0_O)        0.056     4.433 f  design_1_i/HCI_5/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.270     4.703    design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.056     4.759 r  design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.958    design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.014 f  design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.237    design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.293 r  design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.444    design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.500 f  design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.558    design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.614 r  design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     5.977    design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y140        LUT5 (Prop_lut5_I0_O)        0.055     6.032 r  design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.208     7.239    design_1_i/HCI_5/inst/frequency_counter_instance/out[9]
    SLICE_X63Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[305]/C
                         clock pessimism             -0.699     6.540    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.189     6.729    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[305]
  -------------------------------------------------------------------
                         required time                         -6.729    
                         arrival time                           6.891    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[307]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.576ns  (logic 0.458ns (79.500%)  route 0.118ns (20.500%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.239ns = ( 7.239 - 3.000 ) 
    Source Clock Delay      (SCD):    3.315ns = ( 6.315 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.699ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.887     3.887    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.045     3.932 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.091     4.023    design_1_i/HCI_5/inst/mux_out[9]
    SLICE_X86Y135        LUT1 (Prop_lut1_I0_O)        0.045     4.068 f  design_1_i/HCI_5/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.229     4.297    design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.342 r  design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.512    design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.045     4.557 f  design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.743    design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.788 r  design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.913    design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     4.958 f  design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.007    design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.045     5.052 r  design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.347    design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y140        LUT5 (Prop_lut5_I0_O)        0.044     5.391 r  design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.925     6.315    design_1_i/HCI_5/inst/frequency_counter_instance/out[9]
    SLICE_X63Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.208     6.523 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]/Q
                         net (fo=2, routed)           0.118     6.641    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[303]
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.801 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.801    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]_i_1_n_0
    SLICE_X63Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     6.891 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.891    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[304]_i_1_n_4
    SLICE_X63Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[307]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.211     4.211    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X86Y135        LUT6 (Prop_lut6_I0_O)        0.056     4.267 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.110     4.377    design_1_i/HCI_5/inst/mux_out[9]
    SLICE_X86Y135        LUT1 (Prop_lut1_I0_O)        0.056     4.433 f  design_1_i/HCI_5/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.270     4.703    design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.056     4.759 r  design_1_i/HCI_5/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     4.958    design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y141        LUT6 (Prop_lut6_I0_O)        0.056     5.014 f  design_1_i/HCI_5/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.237    design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.293 r  design_1_i/HCI_5/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.444    design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.500 f  design_1_i/HCI_5/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.558    design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y140        LUT6 (Prop_lut6_I0_O)        0.056     5.614 r  design_1_i/HCI_5/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     5.977    design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y140        LUT5 (Prop_lut5_I0_O)        0.055     6.032 r  design_1_i/HCI_5/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.208     7.239    design_1_i/HCI_5/inst/frequency_counter_instance/out[9]
    SLICE_X63Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[307]/C
                         clock pessimism             -0.699     6.540    
    SLICE_X63Y72         FDRE (Hold_fdre_C_D)         0.189     6.729    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[9].freq_count_reg[307]
  -------------------------------------------------------------------
                         required time                         -6.729    
                         arrival time                           6.891    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.807%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 7.437 - 3.000 ) 
    Source Clock Delay      (SCD):    3.487ns = ( 6.487 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.928     3.928    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.045     3.973 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.219     4.192    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.045     4.237 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.187     4.424    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.469 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.593    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.638 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.687    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.732 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.902    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.947 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     5.134    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.179 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.452    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.497 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.990     6.487    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X55Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.208     6.695 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/Q
                         net (fo=2, routed)           0.120     6.815    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.975 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     7.029 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.029    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_7
    SLICE_X55Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.254     4.254    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.056     4.310 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.270     4.580    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.056     4.636 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.222     4.858    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     4.914 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.064    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.120 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.178    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.234 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.433    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.489 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.713    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.769 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.103    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.159 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.278     7.437    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X55Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]/C
                         clock pessimism             -0.759     6.678    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.189     6.867    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]
  -------------------------------------------------------------------
                         required time                         -6.867    
                         arrival time                           7.029    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[178]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.622ns  (logic 0.493ns (79.293%)  route 0.129ns (20.707%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.413ns = ( 7.413 - 3.000 ) 
    Source Clock Delay      (SCD):    3.518ns = ( 6.518 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.925     3.925    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.045     3.970 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.162     4.132    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.045     4.177 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.253     4.430    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.045     4.475 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.193     4.668    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.045     4.713 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.900    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.045     4.945 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.069    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.045     5.114 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.163    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.045     5.208 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.503    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.044     5.547 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.970     6.518    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y75         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y75         FDRE (Prop_fdre_C_Q)         0.231     6.749 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]/Q
                         net (fo=2, routed)           0.129     6.877    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[170]
    SLICE_X58Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     7.033 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.033    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X58Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     7.073 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.073    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X58Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     7.139 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.139    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_5
    SLICE_X58Y77         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[178]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.250     4.250    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.056     4.306 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.198     4.504    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.056     4.560 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.281     4.841    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.056     4.897 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.227     5.124    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.056     5.180 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.404    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.056     5.460 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.610    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.056     5.666 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.724    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.056     5.780 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     6.143    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.055     6.198 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.215     7.413    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y77         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[178]/C
                         clock pessimism             -0.664     6.749    
    SLICE_X58Y77         FDRE (Hold_fdre_C_D)         0.218     6.967    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[178]
  -------------------------------------------------------------------
                         required time                         -6.967    
                         arrival time                           7.139    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.248%)  route 0.120ns (21.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.191ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.437ns = ( 7.437 - 3.000 ) 
    Source Clock Delay      (SCD):    3.487ns = ( 6.487 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.928     3.928    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.045     3.973 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.219     4.192    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.045     4.237 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.187     4.424    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.469 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.593    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.638 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.687    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.732 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.902    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.947 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     5.134    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.045     5.179 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.452    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.045     5.497 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.990     6.487    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X55Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDRE (Prop_fdre_C_Q)         0.208     6.695 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]/Q
                         net (fo=2, routed)           0.120     6.815    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[79]
    SLICE_X55Y71         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.975 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.975    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[76]_i_1_n_0
    SLICE_X55Y72         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     7.040 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.040    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]_i_1_n_5
    SLICE_X55Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.254     4.254    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.056     4.310 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.270     4.580    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.056     4.636 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.222     4.858    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     4.914 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.064    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.120 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.178    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.234 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.433    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.489 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.713    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.056     5.769 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.103    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.056     6.159 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.278     7.437    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X55Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
                         clock pessimism             -0.759     6.678    
    SLICE_X55Y72         FDRE (Hold_fdre_C_D)         0.189     6.867    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]
  -------------------------------------------------------------------
                         required time                         -6.867    
                         arrival time                           7.040    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.807%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 7.331 - 3.000 ) 
    Source Clock Delay      (SCD):    3.431ns = ( 6.431 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.733ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.933     3.933    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.045     3.978 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.156     4.134    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.045     4.179 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.246     4.425    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     4.470 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     4.640    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.045     4.685 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     4.871    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     4.916 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     5.041    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.086 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     5.135    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.045     5.180 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     5.475    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.044     5.519 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.912     6.431    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X65Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y73         FDRE (Prop_fdre_C_Q)         0.208     6.639 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/Q
                         net (fo=2, routed)           0.120     6.759    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]
    SLICE_X65Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     6.919 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.919    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X65Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     6.973 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.973    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_7
    SLICE_X65Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.261     4.261    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.056     4.317 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.191     4.508    design_1_i/HCI_5/inst/mux_out[7]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.056     4.564 f  design_1_i/HCI_5/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.274     4.838    design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.056     4.894 r  design_1_i/HCI_5/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     5.093    design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.056     5.149 f  design_1_i/HCI_5/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.372    design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.428 r  design_1_i/HCI_5/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.579    design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.635 f  design_1_i/HCI_5/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.692    design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X89Y143        LUT6 (Prop_lut6_I0_O)        0.056     5.748 r  design_1_i/HCI_5/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     6.112    design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X89Y143        LUT5 (Prop_lut5_I0_O)        0.055     6.167 r  design_1_i/HCI_5/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.165     7.331    design_1_i/HCI_5/inst/frequency_counter_instance/out[7]
    SLICE_X65Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/C
                         clock pessimism             -0.733     6.599    
    SLICE_X65Y74         FDRE (Hold_fdre_C_D)         0.189     6.788    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]
  -------------------------------------------------------------------
                         required time                         -6.788    
                         arrival time                           6.973    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns)
  Data Path Delay:        0.556ns  (logic 0.422ns (75.946%)  route 0.134ns (24.054%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.446ns = ( 7.446 - 3.000 ) 
    Source Clock Delay      (SCD):    3.507ns = ( 6.507 - 3.000 ) 
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     3.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.395     2.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696     2.974    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.026     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.933     3.933    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y146        LUT6 (Prop_lut6_I0_O)        0.045     3.978 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.225     4.203    design_1_i/HCI_5/inst/mux_out[0]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.045     4.248 f  design_1_i/HCI_5/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.169     4.417    design_1_i/HCI_5/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y146        LUT6 (Prop_lut6_I0_O)        0.045     4.462 r  design_1_i/HCI_5/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     4.587    design_1_i/HCI_5/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y146        LUT6 (Prop_lut6_I0_O)        0.045     4.632 f  design_1_i/HCI_5/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     4.680    design_1_i/HCI_5/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y146        LUT6 (Prop_lut6_I0_O)        0.045     4.725 r  design_1_i/HCI_5/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.191     4.917    design_1_i/HCI_5/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y146        LUT6 (Prop_lut6_I0_O)        0.045     4.962 f  design_1_i/HCI_5/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     5.148    design_1_i/HCI_5/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.045     5.193 r  design_1_i/HCI_5/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273     5.466    design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y145        LUT5 (Prop_lut5_I0_O)        0.045     5.511 r  design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.996     6.507    design_1_i/HCI_5/inst/frequency_counter_instance/out[0]
    SLICE_X60Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y73         FDRE (Prop_fdre_C_Q)         0.208     6.715 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[6]/Q
                         net (fo=2, routed)           0.134     6.849    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[6]
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     7.009 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.009    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[4]_i_1_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     7.063 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.063    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]_i_1_n_7
    SLICE_X60Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     3.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.726     2.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752     2.971    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.029     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.261     4.261    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y146        LUT6 (Prop_lut6_I0_O)        0.056     4.317 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.277     4.594    design_1_i/HCI_5/inst/mux_out[0]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.056     4.650 f  design_1_i/HCI_5/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.196     4.846    design_1_i/HCI_5/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X91Y146        LUT6 (Prop_lut6_I0_O)        0.056     4.902 r  design_1_i/HCI_5/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     5.052    design_1_i/HCI_5/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X91Y146        LUT6 (Prop_lut6_I0_O)        0.056     5.108 f  design_1_i/HCI_5/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     5.166    design_1_i/HCI_5/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X91Y146        LUT6 (Prop_lut6_I0_O)        0.056     5.222 r  design_1_i/HCI_5/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225     5.448    design_1_i/HCI_5/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X91Y146        LUT6 (Prop_lut6_I0_O)        0.056     5.504 f  design_1_i/HCI_5/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     5.727    design_1_i/HCI_5/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X91Y145        LUT6 (Prop_lut6_I0_O)        0.056     5.783 r  design_1_i/HCI_5/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     6.117    design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X91Y145        LUT5 (Prop_lut5_I0_O)        0.056     6.173 r  design_1_i/HCI_5/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.273     7.446    design_1_i/HCI_5/inst/frequency_counter_instance/out[0]
    SLICE_X60Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]/C
                         clock pessimism             -0.759     6.687    
    SLICE_X60Y74         FDRE (Hold_fdre_C_D)         0.189     6.876    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -6.876    
                         arrival time                           7.063    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk30_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y25   design_1_i/clk_wiz_100MHz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y72     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y74     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y74     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y75     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y75     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y75     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y75     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X60Y76     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X56Y72     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X56Y72     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X56Y72     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X56Y72     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X56Y73     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X56Y73     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X56Y73     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X56Y73     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X56Y74     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X56Y74     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X59Y71     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X59Y71     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X59Y71     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X59Y71     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X59Y75     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X59Y75     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[149]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X59Y75     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X59Y75     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[151]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X59Y76     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X59Y76     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk80_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk80_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.009ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.586ns  (logic 2.338ns (65.199%)  route 1.248ns (34.801%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.675ns = ( 25.675 - 17.000 ) 
    Source Clock Delay      (SCD):    10.618ns = ( 17.618 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.382ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.586     9.586    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.124     9.710 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.812    10.522    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.646 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.481    11.128    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.252 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    12.026    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.150 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.596    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.720 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.090    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.214 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.373    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.376    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.149    14.525 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.093    17.618    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y64         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.664    18.282 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.248    19.530    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X53Y64         LUT1 (Prop_lut1_I0_O)        0.124    19.654 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    19.654    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.186 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.186    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.300    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.414    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.528    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.642    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.870    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    21.204 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[1]
                         net (fo=1, routed)           0.000    21.204    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_6
    SLICE_X53Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258    19.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100    19.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    20.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    20.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    20.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    20.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    21.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    21.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    21.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    23.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.316    25.675    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/C
                         clock pessimism              1.382    27.057    
                         clock uncertainty           -0.074    26.983    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.230    27.213    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]
  -------------------------------------------------------------------
                         required time                         27.213    
                         arrival time                         -21.204    
  -------------------------------------------------------------------
                         slack                                  6.009    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.565ns  (logic 2.317ns (64.994%)  route 1.248ns (35.006%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.675ns = ( 25.675 - 17.000 ) 
    Source Clock Delay      (SCD):    10.618ns = ( 17.618 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.382ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.586     9.586    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.124     9.710 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.812    10.522    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.646 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.481    11.128    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.252 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    12.026    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.150 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.596    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.720 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.090    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.214 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.373    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.376    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.149    14.525 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.093    17.618    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y64         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.664    18.282 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.248    19.530    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X53Y64         LUT1 (Prop_lut1_I0_O)        0.124    19.654 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    19.654    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.186 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.186    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.300    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.414    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.528    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.642    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.870    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.183 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[3]
                         net (fo=1, routed)           0.000    21.183    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_4
    SLICE_X53Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258    19.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100    19.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    20.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    20.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    20.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    20.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    21.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    21.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    21.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    23.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.316    25.675    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/C
                         clock pessimism              1.382    27.057    
                         clock uncertainty           -0.074    26.983    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.230    27.213    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]
  -------------------------------------------------------------------
                         required time                         27.213    
                         arrival time                         -21.183    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[409]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.492ns  (logic 2.224ns (63.688%)  route 1.268ns (36.312%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.455ns = ( 25.455 - 17.000 ) 
    Source Clock Delay      (SCD):    10.212ns = ( 17.212 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.590     9.590    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.714 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.499    10.212    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.117    10.329 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.431    10.761    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.331    11.092 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    11.455    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.579 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    11.728    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.852 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.346    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.470 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.787    13.257    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.381 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.327    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.152    14.479 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.733    17.212    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X67Y67         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.664    17.876 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/Q
                         net (fo=2, routed)           1.268    19.144    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.124    19.268 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count[384]_i_2/O
                         net (fo=1, routed)           0.000    19.268    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count[384]_i_2_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.800 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.800    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.914    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.028    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.142    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.256    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.704 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.704    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_6
    SLICE_X67Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[409]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.264    19.264    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    19.364 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.408    19.771    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.094    19.865 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.362    20.228    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.267    20.495 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    20.793    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    20.893 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    21.018    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.118 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    21.532    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.632 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.661    22.293    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.100    22.393 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    23.169    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.122    23.291 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.163    25.455    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X67Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[409]/C
                         clock pessimism              1.188    26.642    
                         clock uncertainty           -0.074    26.568    
    SLICE_X67Y73         FDRE (Setup_fdre_C_D)        0.230    26.798    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[409]
  -------------------------------------------------------------------
                         required time                         26.798    
                         arrival time                         -20.704    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.104ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.491ns  (logic 2.243ns (64.252%)  route 1.248ns (35.748%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.675ns = ( 25.675 - 17.000 ) 
    Source Clock Delay      (SCD):    10.618ns = ( 17.618 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.382ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.586     9.586    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.124     9.710 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.812    10.522    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.646 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.481    11.128    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.252 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    12.026    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.150 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.596    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.720 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.090    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.214 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.373    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.376    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.149    14.525 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.093    17.618    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y64         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.664    18.282 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.248    19.530    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X53Y64         LUT1 (Prop_lut1_I0_O)        0.124    19.654 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    19.654    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.186 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.186    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.300    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.414    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.528    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.642    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.870    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.109 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[2]
                         net (fo=1, routed)           0.000    21.109    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_5
    SLICE_X53Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258    19.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100    19.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    20.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    20.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    20.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    20.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    21.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    21.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    21.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    23.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.316    25.675    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/C
                         clock pessimism              1.382    27.057    
                         clock uncertainty           -0.074    26.983    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.230    27.213    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]
  -------------------------------------------------------------------
                         required time                         27.213    
                         arrival time                         -21.109    
  -------------------------------------------------------------------
                         slack                                  6.104    

Slack (MET) :             6.115ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[411]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.471ns  (logic 2.203ns (63.468%)  route 1.268ns (36.532%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.455ns = ( 25.455 - 17.000 ) 
    Source Clock Delay      (SCD):    10.212ns = ( 17.212 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.590     9.590    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.714 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.499    10.212    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.117    10.329 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.431    10.761    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.331    11.092 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    11.455    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.579 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    11.728    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.852 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.346    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.470 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.787    13.257    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.381 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.327    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.152    14.479 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.733    17.212    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X67Y67         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.664    17.876 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/Q
                         net (fo=2, routed)           1.268    19.144    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.124    19.268 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count[384]_i_2/O
                         net (fo=1, routed)           0.000    19.268    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count[384]_i_2_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.800 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.800    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.914    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.028    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.142    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.256    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.683 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/O[3]
                         net (fo=1, routed)           0.000    20.683    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_4
    SLICE_X67Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[411]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.264    19.264    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    19.364 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.408    19.771    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.094    19.865 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.362    20.228    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.267    20.495 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    20.793    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    20.893 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    21.018    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.118 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    21.532    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.632 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.661    22.293    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.100    22.393 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    23.169    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.122    23.291 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.163    25.455    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X67Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[411]/C
                         clock pessimism              1.188    26.642    
                         clock uncertainty           -0.074    26.568    
    SLICE_X67Y73         FDRE (Setup_fdre_C_D)        0.230    26.798    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[411]
  -------------------------------------------------------------------
                         required time                         26.798    
                         arrival time                         -20.683    
  -------------------------------------------------------------------
                         slack                                  6.115    

Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.475ns  (logic 2.227ns (64.087%)  route 1.248ns (35.913%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.561ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.675ns = ( 25.675 - 17.000 ) 
    Source Clock Delay      (SCD):    10.618ns = ( 17.618 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.382ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.586     9.586    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.124     9.710 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.812    10.522    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.646 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.481    11.128    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    11.252 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.775    12.026    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    12.150 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.596    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.720 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.090    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.214 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.373    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.497 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.376    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.149    14.525 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.093    17.618    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y64         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y64         FDRE (Prop_fdre_C_Q)         0.664    18.282 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.248    19.530    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X53Y64         LUT1 (Prop_lut1_I0_O)        0.124    19.654 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    19.654    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X53Y64         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.186 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.186    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X53Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.300 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.300    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X53Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.414 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.414    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X53Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.528 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.528    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X53Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.642 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.642    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X53Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.756 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.756    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X53Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.870 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.870    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X53Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    21.093 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[0]
                         net (fo=1, routed)           0.000    21.093    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_7
    SLICE_X53Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258    19.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100    19.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    20.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    20.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    20.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    20.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    21.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    21.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    21.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    22.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    23.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.316    25.675    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]/C
                         clock pessimism              1.382    27.057    
                         clock uncertainty           -0.074    26.983    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)        0.230    27.213    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]
  -------------------------------------------------------------------
                         required time                         27.213    
                         arrival time                         -21.093    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[410]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.397ns  (logic 2.129ns (62.672%)  route 1.268ns (37.328%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.455ns = ( 25.455 - 17.000 ) 
    Source Clock Delay      (SCD):    10.212ns = ( 17.212 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.590     9.590    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.714 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.499    10.212    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.117    10.329 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.431    10.761    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.331    11.092 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    11.455    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.579 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    11.728    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.852 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.346    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.470 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.787    13.257    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.381 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.327    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.152    14.479 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.733    17.212    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X67Y67         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.664    17.876 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/Q
                         net (fo=2, routed)           1.268    19.144    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.124    19.268 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count[384]_i_2/O
                         net (fo=1, routed)           0.000    19.268    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count[384]_i_2_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.800 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.800    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.914    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.028    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.142    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.256    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    20.609 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/O[2]
                         net (fo=1, routed)           0.000    20.609    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_5
    SLICE_X67Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[410]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.264    19.264    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    19.364 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.408    19.771    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.094    19.865 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.362    20.228    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.267    20.495 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    20.793    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    20.893 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    21.018    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.118 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    21.532    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.632 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.661    22.293    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.100    22.393 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    23.169    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.122    23.291 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.163    25.455    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X67Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[410]/C
                         clock pessimism              1.188    26.642    
                         clock uncertainty           -0.074    26.568    
    SLICE_X67Y73         FDRE (Setup_fdre_C_D)        0.230    26.798    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[410]
  -------------------------------------------------------------------
                         required time                         26.798    
                         arrival time                         -20.609    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.205ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.381ns  (logic 2.113ns (62.496%)  route 1.268ns (37.504%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.455ns = ( 25.455 - 17.000 ) 
    Source Clock Delay      (SCD):    10.212ns = ( 17.212 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.188ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.590     9.590    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.714 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.499    10.212    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.117    10.329 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.431    10.761    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.331    11.092 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    11.455    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.579 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    11.728    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.852 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.346    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.470 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.787    13.257    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.381 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.327    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.152    14.479 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.733    17.212    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X67Y67         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.664    17.876 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/Q
                         net (fo=2, routed)           1.268    19.144    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.124    19.268 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count[384]_i_2/O
                         net (fo=1, routed)           0.000    19.268    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count[384]_i_2_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.800 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.800    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.914    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.028    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.142    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.256    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    20.593 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/O[0]
                         net (fo=1, routed)           0.000    20.593    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_7
    SLICE_X67Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.264    19.264    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    19.364 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.408    19.771    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.094    19.865 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.362    20.228    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.267    20.495 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    20.793    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    20.893 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    21.018    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.118 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    21.532    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.632 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.661    22.293    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.100    22.393 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    23.169    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.122    23.291 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.163    25.455    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X67Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]/C
                         clock pessimism              1.188    26.642    
                         clock uncertainty           -0.074    26.568    
    SLICE_X67Y73         FDRE (Setup_fdre_C_D)        0.230    26.798    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]
  -------------------------------------------------------------------
                         required time                         26.798    
                         arrival time                         -20.593    
  -------------------------------------------------------------------
                         slack                                  6.205    

Slack (MET) :             6.219ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.606ns  (logic 2.338ns (64.836%)  route 1.268ns (35.164%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.330ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.507ns = ( 25.507 - 17.000 ) 
    Source Clock Delay      (SCD):    10.212ns = ( 17.212 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.374ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.590     9.590    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.714 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.499    10.212    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.117    10.329 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.431    10.761    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.331    11.092 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    11.455    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.579 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    11.728    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    11.852 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.346    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.470 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.787    13.257    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.381 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.327    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.152    14.479 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.733    17.212    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X67Y67         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y67         FDRE (Prop_fdre_C_Q)         0.664    17.876 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]/Q
                         net (fo=2, routed)           1.268    19.144    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]
    SLICE_X67Y67         LUT1 (Prop_lut1_I0_O)        0.124    19.268 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count[384]_i_2/O
                         net (fo=1, routed)           0.000    19.268    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count[384]_i_2_n_0
    SLICE_X67Y67         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.800 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.800    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[384]_i_1_n_0
    SLICE_X67Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.914 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.914    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[388]_i_1_n_0
    SLICE_X67Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.028 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.028    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1_n_0
    SLICE_X67Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.142 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.142    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X67Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.256 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.256    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_0
    SLICE_X67Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.370 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.370    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X67Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.484 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.484    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_0
    SLICE_X67Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.818 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.818    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1_n_6
    SLICE_X67Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.264    19.264    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.100    19.364 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.408    19.771    design_1_i/HCI_5/inst/mux_out[12]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.094    19.865 f  design_1_i/HCI_5/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.362    20.228    design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.267    20.495 r  design_1_i/HCI_5/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    20.793    design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    20.893 f  design_1_i/HCI_5/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    21.018    design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.118 r  design_1_i/HCI_5/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    21.532    design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y136        LUT6 (Prop_lut6_I0_O)        0.100    21.632 f  design_1_i/HCI_5/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.661    22.293    design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.100    22.393 r  design_1_i/HCI_5/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    23.169    design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X88Y146        LUT5 (Prop_lut5_I0_O)        0.122    23.291 r  design_1_i/HCI_5/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.216    25.507    design_1_i/HCI_5/inst/frequency_counter_instance/out[12]
    SLICE_X67Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/C
                         clock pessimism              1.374    26.881    
                         clock uncertainty           -0.074    26.807    
    SLICE_X67Y74         FDRE (Setup_fdre_C_D)        0.230    27.037    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]
  -------------------------------------------------------------------
                         required time                         27.037    
                         arrival time                         -20.818    
  -------------------------------------------------------------------
                         slack                                  6.219    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@17.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        3.203ns  (logic 2.224ns (69.443%)  route 0.979ns (30.557%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.310ns = ( 25.310 - 17.000 ) 
    Source Clock Delay      (SCD):    10.169ns = ( 17.169 - 7.000 ) 
    Clock Pessimism Removal (CPR):    1.133ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.628     9.628    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124     9.752 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.670    10.422    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    10.546 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.551    11.097    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.221 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    11.815    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.124    11.939 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.384    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    12.508 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    12.879    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.003 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.161    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.124    13.285 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.164    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.149    14.313 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.856    17.169    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X57Y66         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y66         FDRE (Prop_fdre_C_Q)         0.664    17.833 f  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           0.979    18.811    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X57Y66         LUT1 (Prop_lut1_I0_O)        0.124    18.935 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    18.935    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X57Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    19.467 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.467    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X57Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.581 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.581    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X57Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.695 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.695    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_0
    SLICE_X57Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.809 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.809    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[556]_i_1_n_0
    SLICE_X57Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.923 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1/CO[3]
                         net (fo=1, routed)           0.000    19.923    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]_i_1_n_0
    SLICE_X57Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.037 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    20.037    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X57Y72         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.371 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[1]
                         net (fo=1, routed)           0.000    20.371    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_6
    SLICE_X57Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     17.000    17.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    17.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    18.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873    14.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012    16.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091    17.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.304    19.304    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100    19.404 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.545    19.949    design_1_i/HCI_5/inst/mux_out[17]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100    20.049 f  design_1_i/HCI_5/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.479    20.528    design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    20.628 r  design_1_i/HCI_5/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    21.131    design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    21.231 f  design_1_i/HCI_5/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    21.605    design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    21.705 r  design_1_i/HCI_5/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    22.011    design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    22.111 f  design_1_i/HCI_5/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    22.245    design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X88Y139        LUT6 (Prop_lut6_I0_O)        0.100    22.345 r  design_1_i/HCI_5/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    23.060    design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X88Y139        LUT5 (Prop_lut5_I0_O)        0.120    23.180 r  design_1_i/HCI_5/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.130    25.310    design_1_i/HCI_5/inst/frequency_counter_instance/out[17]
    SLICE_X57Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]/C
                         clock pessimism              1.133    26.443    
                         clock uncertainty           -0.074    26.369    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)        0.230    26.599    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[17].freq_count_reg[569]
  -------------------------------------------------------------------
                         required time                         26.599    
                         arrival time                         -20.371    
  -------------------------------------------------------------------
                         slack                                  6.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.544ns  (logic 0.422ns (77.634%)  route 0.122ns (22.366%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 11.306 - 7.000 ) 
    Source Clock Delay      (SCD):    3.367ns = ( 10.367 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.920     7.920    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.965 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.091     8.056    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X92Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.101 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.255     8.356    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.401 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.533    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.578 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.636    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.681 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     8.909    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.954 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     9.124    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     9.169 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     9.503    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.548 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.819    10.367    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X63Y81         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.208    10.575 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/Q
                         net (fo=2, routed)           0.122    10.696    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    10.856 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    10.910 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.910    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_7
    SLICE_X63Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.248     8.248    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.304 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.110     8.414    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X92Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.470 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.285     8.755    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.811 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.969    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.025 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.092    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.148 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     9.412    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.468 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     9.667    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.723 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    10.128    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056    10.184 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.122    11.306    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X63Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]/C
                         clock pessimism             -0.663    10.643    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.189    10.832    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          10.910    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[474]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (78.078%)  route 0.122ns (21.923%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 11.306 - 7.000 ) 
    Source Clock Delay      (SCD):    3.367ns = ( 10.367 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.920     7.920    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.965 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.091     8.056    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X92Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.101 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.255     8.356    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.401 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.533    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.578 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.636    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.681 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     8.909    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.954 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     9.124    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     9.169 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     9.503    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.548 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.819    10.367    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X63Y81         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.208    10.575 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/Q
                         net (fo=2, routed)           0.122    10.696    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    10.856 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    10.921 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.921    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_5
    SLICE_X63Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[474]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.248     8.248    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.304 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.110     8.414    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X92Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.470 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.285     8.755    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.811 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.969    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.025 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.092    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.148 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     9.412    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.468 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     9.667    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.723 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    10.128    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056    10.184 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.122    11.306    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X63Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[474]/C
                         clock pessimism             -0.663    10.643    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.189    10.832    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[474]
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          10.921    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[473]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.580ns  (logic 0.458ns (79.023%)  route 0.122ns (20.977%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 11.306 - 7.000 ) 
    Source Clock Delay      (SCD):    3.367ns = ( 10.367 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.920     7.920    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.965 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.091     8.056    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X92Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.101 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.255     8.356    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.401 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.533    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.578 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.636    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.681 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     8.909    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.954 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     9.124    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     9.169 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     9.503    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.548 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.819    10.367    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X63Y81         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.208    10.575 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/Q
                         net (fo=2, routed)           0.122    10.696    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    10.856 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    10.946 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.946    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_6
    SLICE_X63Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[473]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.248     8.248    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.304 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.110     8.414    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X92Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.470 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.285     8.755    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.811 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.969    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.025 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.092    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.148 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     9.412    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.468 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     9.667    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.723 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    10.128    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056    10.184 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.122    11.306    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X63Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[473]/C
                         clock pessimism             -0.663    10.643    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.189    10.832    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[473]
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          10.946    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[475]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.580ns  (logic 0.458ns (79.023%)  route 0.122ns (20.977%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.306ns = ( 11.306 - 7.000 ) 
    Source Clock Delay      (SCD):    3.367ns = ( 10.367 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.663ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.920     7.920    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y144        LUT6 (Prop_lut6_I0_O)        0.045     7.965 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.091     8.056    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X92Y144        LUT1 (Prop_lut1_I0_O)        0.045     8.101 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.255     8.356    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.401 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     8.533    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.578 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     8.636    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.681 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228     8.909    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.045     8.954 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     9.124    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.045     9.169 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334     9.503    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.045     9.548 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.819    10.367    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X63Y81         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.208    10.575 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]/Q
                         net (fo=2, routed)           0.122    10.696    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[470]
    SLICE_X63Y81         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    10.856 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.856    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[468]_i_1_n_0
    SLICE_X63Y82         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    10.946 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.946    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[472]_i_1_n_4
    SLICE_X63Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[475]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.248     8.248    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.304 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_6/O
                         net (fo=1, routed)           0.110     8.414    design_1_i/HCI_5/inst/mux_out[14]
    SLICE_X92Y144        LUT1 (Prop_lut1_I0_O)        0.056     8.470 f  design_1_i/HCI_5/inst/mux_out_inst__4/O
                         net (fo=1, routed)           0.285     8.755    design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     8.811 r  design_1_i/HCI_5/inst/RO[14].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     8.969    design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.025 f  design_1_i/HCI_5/inst/RO[14].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.092    design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.148 r  design_1_i/HCI_5/inst/RO[14].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264     9.412    design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/in_sig
    SLICE_X88Y144        LUT6 (Prop_lut6_I0_O)        0.056     9.468 f  design_1_i/HCI_5/inst/RO[14].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     9.667    design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.056     9.723 r  design_1_i/HCI_5/inst/RO[14].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.405    10.128    design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/I0
    SLICE_X88Y143        LUT5 (Prop_lut5_I0_O)        0.056    10.184 r  design_1_i/HCI_5/inst/RO[14].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.122    11.306    design_1_i/HCI_5/inst/frequency_counter_instance/out[14]
    SLICE_X63Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[475]/C
                         clock pessimism             -0.663    10.643    
    SLICE_X63Y82         FDRE (Hold_fdre_C_D)         0.189    10.832    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[14].freq_count_reg[475]
  -------------------------------------------------------------------
                         required time                        -10.832    
                         arrival time                          10.946    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.609ns  (logic 0.480ns (78.851%)  route 0.129ns (21.149%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 11.726 - 7.000 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 10.759 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.920     7.920    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.045     7.965 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.247     8.212    design_1_i/HCI_5/inst/mux_out[13]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.045     8.257 f  design_1_i/HCI_5/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.317     8.574    design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.045     8.619 r  design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     8.818    design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.045     8.863 f  design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     9.036    design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.081 r  design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     9.212    design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.257 f  design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     9.316    design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.361 r  design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     9.656    design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y145        LUT5 (Prop_lut5_I0_O)        0.044     9.700 r  design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.060    10.759    design_1_i/HCI_5/inst/frequency_counter_instance/out[13]
    SLICE_X66Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.231    10.990 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/Q
                         net (fo=2, routed)           0.129    11.119    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]
    SLICE_X66Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    11.275 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.275    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.315 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.315    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    11.368 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.368    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_7
    SLICE_X66Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.248     8.248    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.056     8.304 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.332     8.636    design_1_i/HCI_5/inst/mux_out[13]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.056     8.692 f  design_1_i/HCI_5/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.355     9.047    design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.056     9.103 r  design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.233     9.336    design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.056     9.392 f  design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.593    design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.649 r  design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.863 f  design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.930    design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.986 r  design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    10.350    design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y145        LUT5 (Prop_lut5_I0_O)        0.055    10.405 r  design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.322    11.726    design_1_i/HCI_5/inst/frequency_counter_instance/out[13]
    SLICE_X66Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]/C
                         clock pessimism             -0.705    11.021    
    SLICE_X66Y71         FDRE (Hold_fdre_C_D)         0.218    11.239    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]
  -------------------------------------------------------------------
                         required time                        -11.239    
                         arrival time                          11.368    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[434]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.622ns  (logic 0.493ns (79.293%)  route 0.129ns (20.707%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 11.726 - 7.000 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 10.759 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.920     7.920    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.045     7.965 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.247     8.212    design_1_i/HCI_5/inst/mux_out[13]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.045     8.257 f  design_1_i/HCI_5/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.317     8.574    design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.045     8.619 r  design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     8.818    design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.045     8.863 f  design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     9.036    design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.081 r  design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     9.212    design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.257 f  design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     9.316    design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.361 r  design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     9.656    design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y145        LUT5 (Prop_lut5_I0_O)        0.044     9.700 r  design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.060    10.759    design_1_i/HCI_5/inst/frequency_counter_instance/out[13]
    SLICE_X66Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.231    10.990 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/Q
                         net (fo=2, routed)           0.129    11.119    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]
    SLICE_X66Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    11.275 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.275    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.315 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.315    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    11.381 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.381    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_5
    SLICE_X66Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[434]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.248     8.248    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.056     8.304 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.332     8.636    design_1_i/HCI_5/inst/mux_out[13]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.056     8.692 f  design_1_i/HCI_5/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.355     9.047    design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.056     9.103 r  design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.233     9.336    design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.056     9.392 f  design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.593    design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.649 r  design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.863 f  design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.930    design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.986 r  design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    10.350    design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y145        LUT5 (Prop_lut5_I0_O)        0.055    10.405 r  design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.322    11.726    design_1_i/HCI_5/inst/frequency_counter_instance/out[13]
    SLICE_X66Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[434]/C
                         clock pessimism             -0.705    11.021    
    SLICE_X66Y71         FDRE (Hold_fdre_C_D)         0.218    11.239    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[434]
  -------------------------------------------------------------------
                         required time                        -11.239    
                         arrival time                          11.381    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.567ns  (logic 0.440ns (77.668%)  route 0.127ns (22.332%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 11.039 - 7.000 ) 
    Source Clock Delay      (SCD):    3.211ns = ( 10.211 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.903     7.903    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.045     7.948 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.054     8.002    design_1_i/HCI_5/inst/mux_out[11]
    SLICE_X86Y138        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.094     8.141    design_1_i/HCI_5/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.186 r  design_1_i/HCI_5/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     8.355    design_1_i/HCI_5/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.400 f  design_1_i/HCI_5/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     8.587    design_1_i/HCI_5/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.045     8.632 r  design_1_i/HCI_5/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     8.756    design_1_i/HCI_5/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.045     8.801 f  design_1_i/HCI_5/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     8.850    design_1_i/HCI_5/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.045     8.895 r  design_1_i/HCI_5/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     9.190    design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X89Y137        LUT5 (Prop_lut5_I0_O)        0.044     9.234 r  design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.976    10.211    design_1_i/HCI_5/inst/frequency_counter_instance/out[11]
    SLICE_X62Y70         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.231    10.442 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]/Q
                         net (fo=2, routed)           0.127    10.568    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]
    SLICE_X62Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    10.724 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.724    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    10.777 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.777    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_7
    SLICE_X62Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.229     8.229    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.056     8.285 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.064     8.349    design_1_i/HCI_5/inst/mux_out[11]
    SLICE_X86Y138        LUT1 (Prop_lut1_I0_O)        0.056     8.405 f  design_1_i/HCI_5/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.111     8.515    design_1_i/HCI_5/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.056     8.571 r  design_1_i/HCI_5/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     8.770    design_1_i/HCI_5/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.056     8.826 f  design_1_i/HCI_5/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     9.050    design_1_i/HCI_5/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.056     9.106 r  design_1_i/HCI_5/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     9.256    design_1_i/HCI_5/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.056     9.312 f  design_1_i/HCI_5/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     9.370    design_1_i/HCI_5/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.056     9.426 r  design_1_i/HCI_5/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     9.789    design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X89Y137        LUT5 (Prop_lut5_I0_O)        0.055     9.844 r  design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.194    11.039    design_1_i/HCI_5/inst/frequency_counter_instance/out[11]
    SLICE_X62Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]/C
                         clock pessimism             -0.623    10.416    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.218    10.634    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]
  -------------------------------------------------------------------
                         required time                        -10.634    
                         arrival time                          10.777    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[370]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.169%)  route 0.127ns (21.831%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.039ns = ( 11.039 - 7.000 ) 
    Source Clock Delay      (SCD):    3.211ns = ( 10.211 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.903     7.903    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.045     7.948 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.054     8.002    design_1_i/HCI_5/inst/mux_out[11]
    SLICE_X86Y138        LUT1 (Prop_lut1_I0_O)        0.045     8.047 f  design_1_i/HCI_5/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.094     8.141    design_1_i/HCI_5/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.186 r  design_1_i/HCI_5/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170     8.355    design_1_i/HCI_5/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.045     8.400 f  design_1_i/HCI_5/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     8.587    design_1_i/HCI_5/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.045     8.632 r  design_1_i/HCI_5/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     8.756    design_1_i/HCI_5/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.045     8.801 f  design_1_i/HCI_5/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     8.850    design_1_i/HCI_5/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.045     8.895 r  design_1_i/HCI_5/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     9.190    design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X89Y137        LUT5 (Prop_lut5_I0_O)        0.044     9.234 r  design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.976    10.211    design_1_i/HCI_5/inst/frequency_counter_instance/out[11]
    SLICE_X62Y70         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y70         FDRE (Prop_fdre_C_Q)         0.231    10.442 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]/Q
                         net (fo=2, routed)           0.127    10.568    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]
    SLICE_X62Y70         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    10.724 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.724    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X62Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    10.790 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.790    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_5
    SLICE_X62Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[370]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.229     8.229    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y138        LUT6 (Prop_lut6_I0_O)        0.056     8.285 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.064     8.349    design_1_i/HCI_5/inst/mux_out[11]
    SLICE_X86Y138        LUT1 (Prop_lut1_I0_O)        0.056     8.405 f  design_1_i/HCI_5/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.111     8.515    design_1_i/HCI_5/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.056     8.571 r  design_1_i/HCI_5/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     8.770    design_1_i/HCI_5/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X89Y138        LUT6 (Prop_lut6_I0_O)        0.056     8.826 f  design_1_i/HCI_5/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224     9.050    design_1_i/HCI_5/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.056     9.106 r  design_1_i/HCI_5/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150     9.256    design_1_i/HCI_5/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.056     9.312 f  design_1_i/HCI_5/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     9.370    design_1_i/HCI_5/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X89Y137        LUT6 (Prop_lut6_I0_O)        0.056     9.426 r  design_1_i/HCI_5/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363     9.789    design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X89Y137        LUT5 (Prop_lut5_I0_O)        0.055     9.844 r  design_1_i/HCI_5/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.194    11.039    design_1_i/HCI_5/inst/frequency_counter_instance/out[11]
    SLICE_X62Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[370]/C
                         clock pessimism             -0.623    10.416    
    SLICE_X62Y71         FDRE (Hold_fdre_C_D)         0.218    10.634    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[11].freq_count_reg[370]
  -------------------------------------------------------------------
                         required time                        -10.634    
                         arrival time                          10.790    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[433]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.645ns  (logic 0.516ns (80.032%)  route 0.129ns (19.968%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 11.726 - 7.000 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 10.759 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.920     7.920    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.045     7.965 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.247     8.212    design_1_i/HCI_5/inst/mux_out[13]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.045     8.257 f  design_1_i/HCI_5/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.317     8.574    design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.045     8.619 r  design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     8.818    design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.045     8.863 f  design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     9.036    design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.081 r  design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     9.212    design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.257 f  design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     9.316    design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.361 r  design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     9.656    design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y145        LUT5 (Prop_lut5_I0_O)        0.044     9.700 r  design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.060    10.759    design_1_i/HCI_5/inst/frequency_counter_instance/out[13]
    SLICE_X66Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.231    10.990 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/Q
                         net (fo=2, routed)           0.129    11.119    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]
    SLICE_X66Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    11.275 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.275    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.315 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.315    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    11.404 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.404    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_6
    SLICE_X66Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[433]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.248     8.248    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.056     8.304 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.332     8.636    design_1_i/HCI_5/inst/mux_out[13]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.056     8.692 f  design_1_i/HCI_5/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.355     9.047    design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.056     9.103 r  design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.233     9.336    design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.056     9.392 f  design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.593    design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.649 r  design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.863 f  design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.930    design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.986 r  design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    10.350    design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y145        LUT5 (Prop_lut5_I0_O)        0.055    10.405 r  design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.322    11.726    design_1_i/HCI_5/inst/frequency_counter_instance/out[13]
    SLICE_X66Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[433]/C
                         clock pessimism             -0.705    11.021    
    SLICE_X66Y71         FDRE (Hold_fdre_C_D)         0.218    11.239    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[433]
  -------------------------------------------------------------------
                         required time                        -11.239    
                         arrival time                          11.404    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[435]/D
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns)
  Data Path Delay:        0.647ns  (logic 0.518ns (80.093%)  route 0.129ns (19.907%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.726ns = ( 11.726 - 7.000 ) 
    Source Clock Delay      (SCD):    3.759ns = ( 10.759 - 7.000 ) 
    Clock Pessimism Removal (CPR):    0.705ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     7.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.395     6.277 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.696     6.974    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.026     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.920     7.920    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.045     7.965 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.247     8.212    design_1_i/HCI_5/inst/mux_out[13]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.045     8.257 f  design_1_i/HCI_5/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.317     8.574    design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.045     8.619 r  design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199     8.818    design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.045     8.863 f  design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     9.036    design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.081 r  design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132     9.212    design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.257 f  design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058     9.316    design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.045     9.361 r  design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     9.656    design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y145        LUT5 (Prop_lut5_I0_O)        0.044     9.700 r  design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.060    10.759    design_1_i/HCI_5/inst/frequency_counter_instance/out[13]
    SLICE_X66Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y69         FDRE (Prop_fdre_C_Q)         0.231    10.990 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/Q
                         net (fo=2, routed)           0.129    11.119    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]
    SLICE_X66Y69         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    11.275 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.275    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]_i_1_n_0
    SLICE_X66Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    11.315 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.315    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]_i_1_n_0
    SLICE_X66Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    11.406 r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.406    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[432]_i_1_n_4
    SLICE_X66Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[435]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     7.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.726     6.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.752     6.971    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.029     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.248     8.248    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y145        LUT6 (Prop_lut6_I0_O)        0.056     8.304 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.332     8.636    design_1_i/HCI_5/inst/mux_out[13]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.056     8.692 f  design_1_i/HCI_5/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.355     9.047    design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.056     9.103 r  design_1_i/HCI_5/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.233     9.336    design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X88Y146        LUT6 (Prop_lut6_I0_O)        0.056     9.392 f  design_1_i/HCI_5/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202     9.593    design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.649 r  design_1_i/HCI_5/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158     9.807    design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.863 f  design_1_i/HCI_5/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067     9.930    design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y145        LUT6 (Prop_lut6_I0_O)        0.056     9.986 r  design_1_i/HCI_5/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    10.350    design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y145        LUT5 (Prop_lut5_I0_O)        0.055    10.405 r  design_1_i/HCI_5/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.322    11.726    design_1_i/HCI_5/inst/frequency_counter_instance/out[13]
    SLICE_X66Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[435]/C
                         clock pessimism             -0.705    11.021    
    SLICE_X66Y71         FDRE (Hold_fdre_C_D)         0.218    11.239    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[435]
  -------------------------------------------------------------------
                         required time                        -11.239    
                         arrival time                          11.406    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk80_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 7.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y24   design_1_i/clk_wiz_100MHz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y67     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y67     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y67     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y67     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y68     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y68     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y68     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X61Y68     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X54Y66     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X54Y66     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X54Y66     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[518]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X54Y66     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[519]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X54Y67     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[520]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X54Y67     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[521]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X54Y67     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[522]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X54Y67     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[523]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X54Y70     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.000       6.500      SLICE_X54Y70     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[533]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X66Y69     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X66Y69     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X66Y69     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[426]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X66Y69     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[13].freq_count_reg[427]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X61Y70     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X61Y70     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X61Y70     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[334]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X61Y70     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[335]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X61Y71     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.000       2.500      SLICE_X61Y71     design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk90_100MHz_design_1_clk_wiz_0_0
  To Clock:  clk90_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.690ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.690ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.826ns  (logic 1.748ns (45.692%)  route 2.078ns (54.308%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.385ns = ( 27.385 - 19.000 ) 
    Source Clock Delay      (SCD):    10.188ns = ( 19.188 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.643    11.643    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.767 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.810    12.577    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.701 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.543    13.244    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.368 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.962    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.577    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.701 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.072    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.196 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.354    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.478 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.357    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.506 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.682    19.188    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y68        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.664    19.852 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/Q
                         net (fo=2, routed)           2.078    21.930    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    22.452 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.452    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.566 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.566    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.680 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.680    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.014 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.014    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_6
    SLICE_X106Y71        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.317    21.317    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.100    21.417 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.662    22.079    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.100    22.179 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.473    22.652    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.100    22.752 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    23.255    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.100    23.355 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.767    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    23.867 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.173    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    24.273 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.407    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    24.507 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.223    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.120    25.343 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.042    27.385    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y71        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]/C
                         clock pessimism              1.164    28.549    
                         clock uncertainty           -0.074    28.474    
    SLICE_X106Y71        FDRE (Setup_fdre_C_D)        0.230    28.704    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]
  -------------------------------------------------------------------
                         required time                         28.704    
                         arrival time                         -23.014    
  -------------------------------------------------------------------
                         slack                                  5.690    

Slack (MET) :             5.711ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[503]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.805ns  (logic 1.727ns (45.392%)  route 2.078ns (54.608%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.385ns = ( 27.385 - 19.000 ) 
    Source Clock Delay      (SCD):    10.188ns = ( 19.188 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.643    11.643    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.767 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.810    12.577    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.701 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.543    13.244    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.368 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.962    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.577    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.701 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.072    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.196 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.354    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.478 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.357    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.506 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.682    19.188    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y68        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.664    19.852 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/Q
                         net (fo=2, routed)           2.078    21.930    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    22.452 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.452    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.566 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.566    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.680 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.680    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    22.993 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.993    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_4
    SLICE_X106Y71        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[503]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.317    21.317    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.100    21.417 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.662    22.079    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.100    22.179 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.473    22.652    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.100    22.752 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    23.255    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.100    23.355 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.767    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    23.867 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.173    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    24.273 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.407    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    24.507 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.223    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.120    25.343 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.042    27.385    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y71        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[503]/C
                         clock pessimism              1.164    28.549    
                         clock uncertainty           -0.074    28.474    
    SLICE_X106Y71        FDRE (Setup_fdre_C_D)        0.230    28.704    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[503]
  -------------------------------------------------------------------
                         required time                         28.704    
                         arrival time                         -22.993    
  -------------------------------------------------------------------
                         slack                                  5.711    

Slack (MET) :             5.728ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.926ns  (logic 2.388ns (60.825%)  route 1.538ns (39.175%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.231ns = ( 27.231 - 19.000 ) 
    Source Clock Delay      (SCD):    9.903ns = ( 18.903 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.636    11.636    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.760 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    12.422    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X90Y126        LUT1 (Prop_lut1_I0_O)        0.124    12.546 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.394    12.940    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.064 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.657    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.781 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.584    14.366    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.861    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.985 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.143    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.146    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.295 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.608    18.903    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X104Y66        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.726    19.629 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.538    21.167    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y66        LUT1 (Prop_lut1_I0_O)        0.124    21.291 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    21.291    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.804 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.804    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.921 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.921    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.038    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.155    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.389 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.389    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.506 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.506    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.829 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.829    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_6
    SLICE_X104Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.315    21.315    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.100    21.415 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.542    21.958    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X90Y126        LUT1 (Prop_lut1_I0_O)        0.100    22.058 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.345    22.403    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.503 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    23.006    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.106 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.491    23.597    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.697 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.003    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.103 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.237    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.337 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.052    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.172 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.059    27.231    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X104Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/C
                         clock pessimism              1.123    28.354    
                         clock uncertainty           -0.074    28.280    
    SLICE_X104Y73        FDRE (Setup_fdre_C_D)        0.277    28.557    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]
  -------------------------------------------------------------------
                         required time                         28.557    
                         arrival time                         -22.829    
  -------------------------------------------------------------------
                         slack                                  5.728    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.918ns  (logic 2.380ns (60.745%)  route 1.538ns (39.255%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.231ns = ( 27.231 - 19.000 ) 
    Source Clock Delay      (SCD):    9.903ns = ( 18.903 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.636    11.636    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.760 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    12.422    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X90Y126        LUT1 (Prop_lut1_I0_O)        0.124    12.546 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.394    12.940    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.064 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.657    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.781 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.584    14.366    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.861    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.985 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.143    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.146    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.295 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.608    18.903    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X104Y66        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.726    19.629 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.538    21.167    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y66        LUT1 (Prop_lut1_I0_O)        0.124    21.291 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    21.291    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.804 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.804    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.921 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.921    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.038    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.155    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.389 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.389    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.506 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.506    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.821 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.821    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_4
    SLICE_X104Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.315    21.315    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.100    21.415 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.542    21.958    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X90Y126        LUT1 (Prop_lut1_I0_O)        0.100    22.058 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.345    22.403    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.503 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    23.006    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.106 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.491    23.597    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.697 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.003    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.103 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.237    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.337 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.052    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.172 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.059    27.231    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X104Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/C
                         clock pessimism              1.123    28.354    
                         clock uncertainty           -0.074    28.280    
    SLICE_X104Y73        FDRE (Setup_fdre_C_D)        0.277    28.557    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]
  -------------------------------------------------------------------
                         required time                         28.557    
                         arrival time                         -22.821    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[502]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.731ns  (logic 1.653ns (44.309%)  route 2.078ns (55.691%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.385ns = ( 27.385 - 19.000 ) 
    Source Clock Delay      (SCD):    10.188ns = ( 19.188 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.643    11.643    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.767 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.810    12.577    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.701 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.543    13.244    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.368 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.962    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.577    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.701 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.072    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.196 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.354    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.478 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.357    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.506 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.682    19.188    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y68        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.664    19.852 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/Q
                         net (fo=2, routed)           2.078    21.930    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    22.452 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.452    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.566 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.566    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.680 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.680    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.919 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/O[2]
                         net (fo=1, routed)           0.000    22.919    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_5
    SLICE_X106Y71        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[502]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.317    21.317    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.100    21.417 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.662    22.079    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.100    22.179 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.473    22.652    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.100    22.752 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    23.255    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.100    23.355 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.767    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    23.867 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.173    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    24.273 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.407    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    24.507 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.223    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.120    25.343 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.042    27.385    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y71        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[502]/C
                         clock pessimism              1.164    28.549    
                         clock uncertainty           -0.074    28.474    
    SLICE_X106Y71        FDRE (Setup_fdre_C_D)        0.230    28.704    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[502]
  -------------------------------------------------------------------
                         required time                         28.704    
                         arrival time                         -22.919    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.799ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.798ns  (logic 2.388ns (62.873%)  route 1.410ns (37.127%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.223ns = ( 27.223 - 19.000 ) 
    Source Clock Delay      (SCD):    10.028ns = ( 19.028 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.645    11.645    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.769 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.938    12.708    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.153    12.861 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.520    13.381    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.331    13.712 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.075    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.199 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.348    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.472 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.966    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.090 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.484    15.574    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.698 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.505    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.152    16.657 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.371    19.028    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X100Y67        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y67        FDRE (Prop_fdre_C_Q)         0.726    19.754 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/Q
                         net (fo=2, routed)           1.410    21.164    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]
    SLICE_X100Y67        LUT1 (Prop_lut1_I0_O)        0.124    21.288 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count[320]_i_2/O
                         net (fo=1, routed)           0.000    21.288    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count[320]_i_2_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.801 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.801    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]_i_1_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.918 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.918    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]_i_1_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.035 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.035    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]_i_1_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.152 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.152    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.269 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.269    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.386    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.503 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.503    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1_n_0
    SLICE_X100Y74        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    22.826 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]_i_1/O[1]
                         net (fo=1, routed)           0.000    22.826    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]_i_1_n_6
    SLICE_X100Y74        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.320    21.320    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    21.420 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.770    22.191    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.123    22.314 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.453    22.767    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.267    23.034 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    23.332    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    23.432 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    23.557    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    23.657 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    24.071    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    24.171 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.405    24.576    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    24.676 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    25.336    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    25.458 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.765    27.223    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X100Y74        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]/C
                         clock pessimism              1.200    28.423    
                         clock uncertainty           -0.074    28.348    
    SLICE_X100Y74        FDRE (Setup_fdre_C_D)        0.277    28.625    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]
  -------------------------------------------------------------------
                         required time                         28.625    
                         arrival time                         -22.826    
  -------------------------------------------------------------------
                         slack                                  5.799    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.715ns  (logic 1.637ns (44.069%)  route 2.078ns (55.931%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.385ns = ( 27.385 - 19.000 ) 
    Source Clock Delay      (SCD):    10.188ns = ( 19.188 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.643    11.643    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.767 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.810    12.577    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.701 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.543    13.244    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.368 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.962    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.577    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.701 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.072    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.196 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.354    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.478 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.357    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.506 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.682    19.188    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y68        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y68        FDRE (Prop_fdre_C_Q)         0.664    19.852 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/Q
                         net (fo=2, routed)           2.078    21.930    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]
    SLICE_X106Y68        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.522    22.452 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.452    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.566 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.566    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.680 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.680    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    22.903 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/O[0]
                         net (fo=1, routed)           0.000    22.903    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_7
    SLICE_X106Y71        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.317    21.317    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.100    21.417 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.662    22.079    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.100    22.179 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.473    22.652    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.100    22.752 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    23.255    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.100    23.355 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.767    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    23.867 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.173    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    24.273 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.407    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    24.507 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.223    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.120    25.343 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.042    27.385    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y71        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/C
                         clock pessimism              1.164    28.549    
                         clock uncertainty           -0.074    28.474    
    SLICE_X106Y71        FDRE (Setup_fdre_C_D)        0.230    28.704    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]
  -------------------------------------------------------------------
                         required time                         28.704    
                         arrival time                         -22.903    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.807ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[351]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.790ns  (logic 2.380ns (62.794%)  route 1.410ns (37.206%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.605ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.223ns = ( 27.223 - 19.000 ) 
    Source Clock Delay      (SCD):    10.028ns = ( 19.028 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.200ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.645    11.645    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.124    11.769 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.938    12.708    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.153    12.861 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.520    13.381    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.331    13.712 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.075    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.199 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.348    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.124    14.472 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.966    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.124    15.090 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.484    15.574    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.124    15.698 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    16.505    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.152    16.657 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.371    19.028    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X100Y67        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y67        FDRE (Prop_fdre_C_Q)         0.726    19.754 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/Q
                         net (fo=2, routed)           1.410    21.164    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]
    SLICE_X100Y67        LUT1 (Prop_lut1_I0_O)        0.124    21.288 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count[320]_i_2/O
                         net (fo=1, routed)           0.000    21.288    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count[320]_i_2_n_0
    SLICE_X100Y67        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.801 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.801    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]_i_1_n_0
    SLICE_X100Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.918 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.918    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]_i_1_n_0
    SLICE_X100Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.035 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.035    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]_i_1_n_0
    SLICE_X100Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.152 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.152    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]_i_1_n_0
    SLICE_X100Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.269 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.269    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]_i_1_n_0
    SLICE_X100Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.386 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.386    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]_i_1_n_0
    SLICE_X100Y73        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.503 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.503    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]_i_1_n_0
    SLICE_X100Y74        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.818 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]_i_1/O[3]
                         net (fo=1, routed)           0.000    22.818    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]_i_1_n_4
    SLICE_X100Y74        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[351]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.320    21.320    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    21.420 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.770    22.191    design_1_i/HCI_4/inst/mux_out[10]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.123    22.314 f  design_1_i/HCI_4/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.453    22.767    design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.267    23.034 r  design_1_i/HCI_4/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    23.332    design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    23.432 f  design_1_i/HCI_4/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    23.557    design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    23.657 r  design_1_i/HCI_4/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    24.071    design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X89Y128        LUT6 (Prop_lut6_I0_O)        0.100    24.171 f  design_1_i/HCI_4/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.405    24.576    design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.100    24.676 r  design_1_i/HCI_4/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    25.336    design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X89Y127        LUT5 (Prop_lut5_I0_O)        0.122    25.458 r  design_1_i/HCI_4/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.765    27.223    design_1_i/HCI_4/inst/frequency_counter_instance/out[10]
    SLICE_X100Y74        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[351]/C
                         clock pessimism              1.200    28.423    
                         clock uncertainty           -0.074    28.348    
    SLICE_X100Y74        FDRE (Setup_fdre_C_D)        0.277    28.625    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[10].freq_count_reg[351]
  -------------------------------------------------------------------
                         required time                         28.625    
                         arrival time                         -22.818    
  -------------------------------------------------------------------
                         slack                                  5.807    

Slack (MET) :             5.812ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.842ns  (logic 2.304ns (59.968%)  route 1.538ns (40.032%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.549ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.231ns = ( 27.231 - 19.000 ) 
    Source Clock Delay      (SCD):    9.903ns = ( 18.903 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.123ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.636    11.636    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.760 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    12.422    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X90Y126        LUT1 (Prop_lut1_I0_O)        0.124    12.546 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.394    12.940    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.064 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.657    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.781 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.584    14.366    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.861    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.985 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.143    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.146    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.295 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.608    18.903    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X104Y66        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y66        FDRE (Prop_fdre_C_Q)         0.726    19.629 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.538    21.167    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X104Y66        LUT1 (Prop_lut1_I0_O)        0.124    21.291 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    21.291    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X104Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    21.804 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.804    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X104Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.921 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.000    21.921    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X104Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.038 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.038    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X104Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.155 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.155    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X104Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.272 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.272    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X104Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.389 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.389    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X104Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.506 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.506    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X104Y73        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    22.745 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[2]
                         net (fo=1, routed)           0.000    22.745    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_5
    SLICE_X104Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.315    21.315    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.100    21.415 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.542    21.958    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X90Y126        LUT1 (Prop_lut1_I0_O)        0.100    22.058 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.345    22.403    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    22.503 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    23.006    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.100    23.106 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.491    23.597    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    23.697 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.003    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.103 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.237    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.100    24.337 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.052    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.120    25.172 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.059    27.231    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X104Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/C
                         clock pessimism              1.123    28.354    
                         clock uncertainty           -0.074    28.280    
    SLICE_X104Y73        FDRE (Setup_fdre_C_D)        0.277    28.557    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]
  -------------------------------------------------------------------
                         required time                         28.557    
                         arrival time                         -22.745    
  -------------------------------------------------------------------
                         slack                                  5.812    

Slack (MET) :             5.828ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@19.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        3.682ns  (logic 2.338ns (63.491%)  route 1.344ns (36.509%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.540ns = ( 27.540 - 19.000 ) 
    Source Clock Delay      (SCD):    10.349ns = ( 19.349 - 9.000 ) 
    Clock Pessimism Removal (CPR):    1.164ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.643    11.643    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.124    11.767 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.810    12.577    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.124    12.701 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.543    13.244    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    13.368 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.962    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.086 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    14.577    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    14.701 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.072    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.196 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.354    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.478 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.357    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.149    16.506 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.842    19.349    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y66        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y66        FDRE (Prop_fdre_C_Q)         0.664    20.013 f  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]/Q
                         net (fo=2, routed)           1.344    21.357    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]
    SLICE_X106Y66        LUT1 (Prop_lut1_I0_O)        0.124    21.481 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count[480]_i_2/O
                         net (fo=1, routed)           0.000    21.481    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count[480]_i_2_n_0
    SLICE_X106Y66        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    22.013 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.013    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[480]_i_1_n_0
    SLICE_X106Y67        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.127 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.127    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]_i_1_n_0
    SLICE_X106Y68        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.241 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.241    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]_i_1_n_0
    SLICE_X106Y69        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.355 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.355    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]_i_1_n_0
    SLICE_X106Y70        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.469 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.469    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[496]_i_1_n_0
    SLICE_X106Y71        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.583 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.583    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.697 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    22.697    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    23.031 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1/O[1]
                         net (fo=1, routed)           0.000    23.031    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1_n_6
    SLICE_X106Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                     19.000    19.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    19.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    20.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873    16.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    18.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091    19.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.317    21.317    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.100    21.417 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.662    22.079    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.100    22.179 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.473    22.652    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.100    22.752 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503    23.255    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.100    23.355 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    23.767    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    23.867 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    24.173    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    24.273 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    24.407    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.100    24.507 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    25.223    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.120    25.343 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.197    27.540    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/C
                         clock pessimism              1.164    28.704    
                         clock uncertainty           -0.074    28.629    
    SLICE_X106Y73        FDRE (Setup_fdre_C_D)        0.230    28.859    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]
  -------------------------------------------------------------------
                         required time                         28.859    
                         arrival time                         -23.031    
  -------------------------------------------------------------------
                         slack                                  5.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.581ns  (logic 0.461ns (79.295%)  route 0.120ns (20.705%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 13.404 - 9.000 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 12.548 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.910     9.910    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.045     9.955 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.091    10.046    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.045    10.091 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.325    10.416    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.461 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    10.585    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.630 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    10.679    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.724 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.227    10.952    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.997 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    11.363    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    11.408 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    11.681    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.045    11.726 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.822    12.548    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.208    12.756 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/Q
                         net (fo=2, routed)           0.120    12.877    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.037 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.037    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.076 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.130 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.130    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1_n_7
    SLICE_X95Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.235    10.235    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.056    10.291 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.110    10.401    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.056    10.457 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.360    10.817    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    10.873 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.023    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.079 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.137    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.193 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.256    11.449    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.505 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.391    11.897    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.953 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    12.287    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.056    12.343 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.061    13.404    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]/C
                         clock pessimism             -0.617    12.787    
    SLICE_X95Y71         FDRE (Hold_fdre_C_D)         0.189    12.976    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]
  -------------------------------------------------------------------
                         required time                        -12.976    
                         arrival time                          13.130    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[414]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.592ns  (logic 0.472ns (79.680%)  route 0.120ns (20.320%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 13.404 - 9.000 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 12.548 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.910     9.910    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.045     9.955 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.091    10.046    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.045    10.091 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.325    10.416    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.461 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    10.585    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.630 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    10.679    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.724 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.227    10.952    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.997 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    11.363    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    11.408 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    11.681    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.045    11.726 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.822    12.548    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.208    12.756 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/Q
                         net (fo=2, routed)           0.120    12.877    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.037 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.037    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.076 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.141 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.141    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1_n_5
    SLICE_X95Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[414]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.235    10.235    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.056    10.291 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.110    10.401    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.056    10.457 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.360    10.817    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    10.873 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.023    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.079 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.137    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.193 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.256    11.449    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.505 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.391    11.897    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.953 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    12.287    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.056    12.343 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.061    13.404    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[414]/C
                         clock pessimism             -0.617    12.787    
    SLICE_X95Y71         FDRE (Hold_fdre_C_D)         0.189    12.976    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[414]
  -------------------------------------------------------------------
                         required time                        -12.976    
                         arrival time                          13.141    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.542ns  (logic 0.422ns (77.807%)  route 0.120ns (22.193%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 13.338 - 9.000 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 12.548 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.910     9.910    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.045     9.955 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.091    10.046    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.045    10.091 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.325    10.416    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.461 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    10.585    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.630 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    10.679    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.724 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.227    10.952    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.997 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    11.363    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    11.408 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    11.681    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.045    11.726 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.822    12.548    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.208    12.756 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/Q
                         net (fo=2, routed)           0.120    12.877    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.037 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.037    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.091 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.091    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_7
    SLICE_X95Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.235    10.235    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.056    10.291 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.110    10.401    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.056    10.457 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.360    10.817    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    10.873 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.023    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.079 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.137    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.193 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.256    11.449    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.505 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.391    11.897    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.953 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    12.287    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.056    12.343 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.995    13.338    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]/C
                         clock pessimism             -0.617    12.721    
    SLICE_X95Y70         FDRE (Hold_fdre_C_D)         0.189    12.910    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]
  -------------------------------------------------------------------
                         required time                        -12.910    
                         arrival time                          13.091    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.686ns  (logic 0.498ns (72.561%)  route 0.188ns (27.439%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 13.718 - 9.000 ) 
    Source Clock Delay      (SCD):    3.733ns = ( 12.733 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.920     9.920    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.045     9.965 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.279    10.244    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.045    10.289 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.263    10.552    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.045    10.597 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228    10.825    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.045    10.870 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.042    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.045    11.087 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    11.219    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.045    11.264 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.322    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.045    11.367 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    11.663    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.044    11.707 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.026    12.733    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y71        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y71        FDRE (Prop_fdre_C_Q)         0.208    12.941 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/Q
                         net (fo=2, routed)           0.188    13.129    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]
    SLICE_X106Y71        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    13.326 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.326    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.365 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.365    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.419 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.419    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1_n_7
    SLICE_X106Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.244    10.244    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.056    10.300 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.340    10.640    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.056    10.696 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.291    10.987    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.056    11.043 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264    11.307    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.056    11.363 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.564    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.056    11.620 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.778    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.056    11.834 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.901    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.056    11.957 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    12.320    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.055    12.375 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.342    13.718    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]/C
                         clock pessimism             -0.669    13.049    
    SLICE_X106Y73        FDRE (Hold_fdre_C_D)         0.189    13.238    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]
  -------------------------------------------------------------------
                         required time                        -13.238    
                         arrival time                          13.419    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.617ns  (logic 0.497ns (80.503%)  route 0.120ns (19.497%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 13.404 - 9.000 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 12.548 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.910     9.910    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.045     9.955 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.091    10.046    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.045    10.091 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.325    10.416    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.461 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    10.585    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.630 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    10.679    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.724 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.227    10.952    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.997 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    11.363    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    11.408 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    11.681    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.045    11.726 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.822    12.548    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.208    12.756 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/Q
                         net (fo=2, routed)           0.120    12.877    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.037 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.037    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.076 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    13.166 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.166    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1_n_6
    SLICE_X95Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.235    10.235    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.056    10.291 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.110    10.401    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.056    10.457 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.360    10.817    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    10.873 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.023    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.079 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.137    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.193 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.256    11.449    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.505 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.391    11.897    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.953 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    12.287    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.056    12.343 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.061    13.404    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/C
                         clock pessimism             -0.617    12.787    
    SLICE_X95Y71         FDRE (Hold_fdre_C_D)         0.189    12.976    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]
  -------------------------------------------------------------------
                         required time                        -12.976    
                         arrival time                          13.166    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.617ns  (logic 0.497ns (80.503%)  route 0.120ns (19.497%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 13.404 - 9.000 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 12.548 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.910     9.910    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.045     9.955 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.091    10.046    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.045    10.091 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.325    10.416    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.461 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    10.585    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.630 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    10.679    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.724 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.227    10.952    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.997 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    11.363    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    11.408 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    11.681    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.045    11.726 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.822    12.548    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.208    12.756 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/Q
                         net (fo=2, routed)           0.120    12.877    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.037 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.037    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.076 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.076    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_0
    SLICE_X95Y71         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    13.166 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.166    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1_n_4
    SLICE_X95Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.235    10.235    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.056    10.291 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.110    10.401    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.056    10.457 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.360    10.817    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    10.873 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.023    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.079 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.137    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.193 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.256    11.449    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.505 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.391    11.897    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.953 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    12.287    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.056    12.343 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.061    13.404    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]/C
                         clock pessimism             -0.617    12.787    
    SLICE_X95Y71         FDRE (Hold_fdre_C_D)         0.189    12.976    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]
  -------------------------------------------------------------------
                         required time                        -12.976    
                         arrival time                          13.166    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[410]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.553ns  (logic 0.433ns (78.248%)  route 0.120ns (21.752%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.338ns = ( 13.338 - 9.000 ) 
    Source Clock Delay      (SCD):    3.548ns = ( 12.548 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.910     9.910    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.045     9.955 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.091    10.046    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.045    10.091 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.325    10.416    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.461 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    10.585    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.630 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    10.679    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.724 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.227    10.952    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.997 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.366    11.363    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.045    11.408 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    11.681    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.045    11.726 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.822    12.548    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y69         FDRE (Prop_fdre_C_Q)         0.208    12.756 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]/Q
                         net (fo=2, routed)           0.120    12.877    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[407]
    SLICE_X95Y69         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.037 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.037    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X95Y70         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.102 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.102    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_5
    SLICE_X95Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[410]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.235    10.235    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y122        LUT6 (Prop_lut6_I0_O)        0.056    10.291 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.110    10.401    design_1_i/HCI_4/inst/mux_out[12]
    SLICE_X90Y122        LUT1 (Prop_lut1_I0_O)        0.056    10.457 f  design_1_i/HCI_4/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.360    10.817    design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    10.873 r  design_1_i/HCI_4/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.023    design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.079 f  design_1_i/HCI_4/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.137    design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.193 r  design_1_i/HCI_4/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.256    11.449    design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X89Y125        LUT6 (Prop_lut6_I0_O)        0.056    11.505 f  design_1_i/HCI_4/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.391    11.897    design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.056    11.953 r  design_1_i/HCI_4/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    12.287    design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X89Y124        LUT5 (Prop_lut5_I0_O)        0.056    12.343 r  design_1_i/HCI_4/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.995    13.338    design_1_i/HCI_4/inst/frequency_counter_instance/out[12]
    SLICE_X95Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[410]/C
                         clock pessimism             -0.617    12.721    
    SLICE_X95Y70         FDRE (Hold_fdre_C_D)         0.189    12.910    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[410]
  -------------------------------------------------------------------
                         required time                        -12.910    
                         arrival time                          13.102    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.697ns  (logic 0.509ns (72.994%)  route 0.188ns (27.006%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.718ns = ( 13.718 - 9.000 ) 
    Source Clock Delay      (SCD):    3.733ns = ( 12.733 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.669ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.920     9.920    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.045     9.965 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.279    10.244    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.045    10.289 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.263    10.552    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.045    10.597 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.228    10.825    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.045    10.870 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.042    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.045    11.087 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    11.219    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.045    11.264 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    11.322    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.045    11.367 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    11.663    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.044    11.707 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.026    12.733    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y71        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y71        FDRE (Prop_fdre_C_Q)         0.208    12.941 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/Q
                         net (fo=2, routed)           0.188    13.129    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]
    SLICE_X106Y71        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    13.326 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.326    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]_i_1_n_0
    SLICE_X106Y72        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    13.365 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.365    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[504]_i_1_n_0
    SLICE_X106Y73        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.430 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.430    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]_i_1_n_5
    SLICE_X106Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.244    10.244    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y131        LUT6 (Prop_lut6_I0_O)        0.056    10.300 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.340    10.640    design_1_i/HCI_4/inst/mux_out[15]
    SLICE_X92Y132        LUT1 (Prop_lut1_I0_O)        0.056    10.696 f  design_1_i/HCI_4/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.291    10.987    design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.056    11.043 r  design_1_i/HCI_4/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.264    11.307    design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y132        LUT6 (Prop_lut6_I0_O)        0.056    11.363 f  design_1_i/HCI_4/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.564    design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.056    11.620 r  design_1_i/HCI_4/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.778    design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.056    11.834 f  design_1_i/HCI_4/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.901    design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y131        LUT6 (Prop_lut6_I0_O)        0.056    11.957 r  design_1_i/HCI_4/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    12.320    design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y131        LUT5 (Prop_lut5_I0_O)        0.055    12.375 r  design_1_i/HCI_4/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.342    13.718    design_1_i/HCI_4/inst/frequency_counter_instance/out[15]
    SLICE_X106Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]/C
                         clock pessimism             -0.669    13.049    
    SLICE_X106Y73        FDRE (Hold_fdre_C_D)         0.189    13.238    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[510]
  -------------------------------------------------------------------
                         required time                        -13.238    
                         arrival time                          13.430    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.762ns  (logic 0.438ns (57.511%)  route 0.324ns (42.489%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 13.608 - 9.000 ) 
    Source Clock Delay      (SCD):    3.582ns = ( 12.582 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.988     9.988    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.033 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.161    10.193    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X90Y125        LUT1 (Prop_lut1_I0_O)        0.045    10.238 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.311    10.550    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.595 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.727    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.772 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.830    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.875 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204    11.079    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.124 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.296    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.341 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307    11.649    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.694 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.888    12.582    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X102Y69        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y69        FDRE (Prop_fdre_C_Q)         0.231    12.813 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/Q
                         net (fo=2, routed)           0.324    13.137    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]
    SLICE_X102Y69        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    13.291 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    13.344 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.344    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_7
    SLICE_X102Y70        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.321    10.321    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.056    10.377 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.209    10.585    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X90Y125        LUT1 (Prop_lut1_I0_O)        0.056    10.641 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.351    10.993    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.049 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.207    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.263 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.330    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.386 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239    11.625    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.681 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.882    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.938 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374    12.313    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.369 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.239    13.608    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X102Y70        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/C
                         clock pessimism             -0.675    12.933    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.218    13.151    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]
  -------------------------------------------------------------------
                         required time                        -13.151    
                         arrival time                          13.344    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/C
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/D
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns)
  Data Path Delay:        0.775ns  (logic 0.451ns (58.224%)  route 0.324ns (41.776%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.608ns = ( 13.608 - 9.000 ) 
    Source Clock Delay      (SCD):    3.582ns = ( 12.582 - 9.000 ) 
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     9.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.395     8.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696     8.974    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.026     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.988     9.988    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.045    10.033 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.161    10.193    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X90Y125        LUT1 (Prop_lut1_I0_O)        0.045    10.238 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.311    10.550    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.595 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    10.727    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.772 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    10.830    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    10.875 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.204    11.079    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.045    11.124 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.296    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.341 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.307    11.649    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.045    11.694 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.888    12.582    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X102Y69        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y69        FDRE (Prop_fdre_C_Q)         0.231    12.813 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]/Q
                         net (fo=2, routed)           0.324    13.137    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[591]
    SLICE_X102Y69        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    13.291 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.291    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[588]_i_1_n_0
    SLICE_X102Y70        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    13.357 r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.357    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_5
    SLICE_X102Y70        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.945     9.945    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.726     8.219 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752     8.971    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.029     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.321    10.321    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.056    10.377 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.209    10.585    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X90Y125        LUT1 (Prop_lut1_I0_O)        0.056    10.641 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.351    10.993    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.049 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.207    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.263 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    11.330    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.386 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.239    11.625    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.056    11.681 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    11.882    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.938 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.374    12.313    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.056    12.369 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.239    13.608    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X102Y70        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
                         clock pessimism             -0.675    12.933    
    SLICE_X102Y70        FDRE (Hold_fdre_C_D)         0.218    13.151    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]
  -------------------------------------------------------------------
                         required time                        -13.151    
                         arrival time                          13.357    
  -------------------------------------------------------------------
                         slack                                  0.206    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_100MHz_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 9.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y26   design_1_i/clk_wiz_100MHz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y67     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[397]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y67     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[398]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y67     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[399]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y68     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y68     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y68     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[402]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y68     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[403]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X95Y69     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X98Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X98Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X98Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X98Y65     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X98Y66     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[420]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X98Y66     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[421]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X98Y66     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[422]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X98Y66     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[423]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X98Y67     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[424]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         9.000       8.500      SLICE_X98Y67     design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[425]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X106Y69    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X106Y69    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X106Y69    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X106Y69    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X106Y71    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X106Y71    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X106Y71    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[502]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X106Y71    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[503]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X106Y73    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[508]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         1.000       0.500      SLICE_X106Y73    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[15].freq_count_reg[509]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y28   design_1_i/clk_wiz_100MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_10MHz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_10MHz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_10MHz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk10_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk10_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       95.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.670ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        4.039ns  (logic 2.338ns (57.889%)  route 1.701ns (42.111%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.542ns = ( 118.542 - 110.000 ) 
    Source Clock Delay      (SCD):    10.542ns = ( 20.542 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.600ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.503    12.503    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.627 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.806    13.433    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.124    13.557 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.803    14.361    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.485 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.978    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    15.102 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.621    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.745 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    16.108    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.232 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.381    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.505 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.385    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.149    17.534 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.008    20.542    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y36         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.664    21.206 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.701    22.907    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X53Y36         LUT1 (Prop_lut1_I0_O)        0.124    23.031 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    23.031    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.563 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.563    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.677 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.677    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.791 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.791    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.905 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.905    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.019 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.019    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.133 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.133    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.247 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.247    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.581 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[1]
                         net (fo=1, routed)           0.000    24.581    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_6
    SLICE_X53Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.186   112.186    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.286 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.659   112.946    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100   113.046 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.678   113.724    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   113.824 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.238    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   114.338 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.766    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   114.866 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   115.165    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.265 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.389    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.489 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   116.205    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.120   116.325 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.218   118.542    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]/C
                         clock pessimism              1.600   120.142    
                         clock uncertainty           -0.121   120.021    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)        0.230   120.251    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[253]
  -------------------------------------------------------------------
                         required time                        120.251    
                         arrival time                         -24.581    
  -------------------------------------------------------------------
                         slack                                 95.670    

Slack (MET) :             95.691ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        4.018ns  (logic 2.317ns (57.669%)  route 1.701ns (42.331%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.542ns = ( 118.542 - 110.000 ) 
    Source Clock Delay      (SCD):    10.542ns = ( 20.542 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.600ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.503    12.503    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.627 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.806    13.433    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.124    13.557 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.803    14.361    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.485 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.978    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    15.102 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.621    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.745 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    16.108    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.232 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.381    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.505 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.385    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.149    17.534 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.008    20.542    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y36         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.664    21.206 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.701    22.907    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X53Y36         LUT1 (Prop_lut1_I0_O)        0.124    23.031 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    23.031    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.563 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.563    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.677 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.677    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.791 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.791    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.905 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.905    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.019 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.019    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.133 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.133    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.247 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.247    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.560 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[3]
                         net (fo=1, routed)           0.000    24.560    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_4
    SLICE_X53Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.186   112.186    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.286 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.659   112.946    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100   113.046 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.678   113.724    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   113.824 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.238    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   114.338 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.766    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   114.866 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   115.165    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.265 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.389    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.489 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   116.205    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.120   116.325 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.218   118.542    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]/C
                         clock pessimism              1.600   120.142    
                         clock uncertainty           -0.121   120.021    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)        0.230   120.251    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[255]
  -------------------------------------------------------------------
                         required time                        120.251    
                         arrival time                         -24.560    
  -------------------------------------------------------------------
                         slack                                 95.691    

Slack (MET) :             95.714ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.658ns  (logic 2.338ns (63.915%)  route 1.320ns (36.085%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.652ns = ( 118.652 - 110.000 ) 
    Source Clock Delay      (SCD):    10.655ns = ( 20.655 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.266ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.503    12.503    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.627 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           1.012    13.639    design_1_i/HCI_2/inst/mux_out[5]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.124    13.763 f  design_1_i/HCI_2/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.910    14.673    design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.290    design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.124    15.414 f  design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.933    design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.057 r  design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    16.420    design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.544 f  design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.693    design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.817 r  design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.696    design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y134        LUT5 (Prop_lut5_I0_O)        0.149    17.845 r  design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.809    20.655    design_1_i/HCI_2/inst/frequency_counter_instance/out[5]
    SLICE_X53Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.664    21.319 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/Q
                         net (fo=2, routed)           1.320    22.639    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    22.763 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2/O
                         net (fo=1, routed)           0.000    22.763    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.295 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.295    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.409 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.523 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.523    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.637 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.637    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.751    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.865    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.313 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[1]
                         net (fo=1, routed)           0.000    24.313    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_6
    SLICE_X53Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.186   112.186    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.286 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.825   113.111    design_1_i/HCI_2/inst/mux_out[5]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100   113.211 f  design_1_i/HCI_2/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.768   113.979    design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.100   114.079 r  design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.492    design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.100   114.592 f  design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   115.021    design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.121 r  design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   115.419    design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.519 f  design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.644    design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.744 r  design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   116.459    design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y134        LUT5 (Prop_lut5_I0_O)        0.120   116.579 r  design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.073   118.652    design_1_i/HCI_2/inst/frequency_counter_instance/out[5]
    SLICE_X53Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]/C
                         clock pessimism              1.266   119.918    
                         clock uncertainty           -0.121   119.797    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.230   120.027    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[189]
  -------------------------------------------------------------------
                         required time                        120.027    
                         arrival time                         -24.313    
  -------------------------------------------------------------------
                         slack                                 95.714    

Slack (MET) :             95.735ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.637ns  (logic 2.317ns (63.707%)  route 1.320ns (36.293%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.652ns = ( 118.652 - 110.000 ) 
    Source Clock Delay      (SCD):    10.655ns = ( 20.655 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.266ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.503    12.503    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.627 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           1.012    13.639    design_1_i/HCI_2/inst/mux_out[5]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.124    13.763 f  design_1_i/HCI_2/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.910    14.673    design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.290    design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.124    15.414 f  design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.933    design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.057 r  design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    16.420    design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.544 f  design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.693    design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.817 r  design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.696    design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y134        LUT5 (Prop_lut5_I0_O)        0.149    17.845 r  design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.809    20.655    design_1_i/HCI_2/inst/frequency_counter_instance/out[5]
    SLICE_X53Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.664    21.319 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/Q
                         net (fo=2, routed)           1.320    22.639    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    22.763 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2/O
                         net (fo=1, routed)           0.000    22.763    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.295 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.295    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.409 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.523 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.523    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.637 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.637    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.751    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.865    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.292 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[3]
                         net (fo=1, routed)           0.000    24.292    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_4
    SLICE_X53Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.186   112.186    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.286 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.825   113.111    design_1_i/HCI_2/inst/mux_out[5]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100   113.211 f  design_1_i/HCI_2/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.768   113.979    design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.100   114.079 r  design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.492    design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.100   114.592 f  design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   115.021    design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.121 r  design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   115.419    design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.519 f  design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.644    design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.744 r  design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   116.459    design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y134        LUT5 (Prop_lut5_I0_O)        0.120   116.579 r  design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.073   118.652    design_1_i/HCI_2/inst/frequency_counter_instance/out[5]
    SLICE_X53Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]/C
                         clock pessimism              1.266   119.918    
                         clock uncertainty           -0.121   119.797    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.230   120.027    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[191]
  -------------------------------------------------------------------
                         required time                        120.027    
                         arrival time                         -24.292    
  -------------------------------------------------------------------
                         slack                                 95.735    

Slack (MET) :             95.765ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.944ns  (logic 2.243ns (56.875%)  route 1.701ns (43.126%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.542ns = ( 118.542 - 110.000 ) 
    Source Clock Delay      (SCD):    10.542ns = ( 20.542 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.600ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.503    12.503    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.627 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.806    13.433    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.124    13.557 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.803    14.361    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.485 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.978    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    15.102 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.621    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.745 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    16.108    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.232 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.381    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.505 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.385    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.149    17.534 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.008    20.542    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y36         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.664    21.206 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.701    22.907    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X53Y36         LUT1 (Prop_lut1_I0_O)        0.124    23.031 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    23.031    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.563 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.563    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.677 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.677    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.791 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.791    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.905 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.905    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.019 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.019    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.133 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.133    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.247 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.247    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.486 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[2]
                         net (fo=1, routed)           0.000    24.486    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_5
    SLICE_X53Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.186   112.186    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.286 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.659   112.946    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100   113.046 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.678   113.724    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   113.824 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.238    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   114.338 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.766    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   114.866 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   115.165    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.265 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.389    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.489 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   116.205    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.120   116.325 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.218   118.542    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]/C
                         clock pessimism              1.600   120.142    
                         clock uncertainty           -0.121   120.021    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)        0.230   120.251    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[254]
  -------------------------------------------------------------------
                         required time                        120.251    
                         arrival time                         -24.486    
  -------------------------------------------------------------------
                         slack                                 95.765    

Slack (MET) :             95.781ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.928ns  (logic 2.227ns (56.699%)  route 1.701ns (43.301%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.542ns = ( 118.542 - 110.000 ) 
    Source Clock Delay      (SCD):    10.542ns = ( 20.542 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.600ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.503    12.503    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.627 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.806    13.433    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.124    13.557 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.803    14.361    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.485 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.978    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    15.102 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.621    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.745 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    16.108    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.232 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.381    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.505 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.385    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.149    17.534 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.008    20.542    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y36         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.664    21.206 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.701    22.907    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X53Y36         LUT1 (Prop_lut1_I0_O)        0.124    23.031 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    23.031    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.563 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.563    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.677 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.677    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.791 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.791    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.905 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.905    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.019 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.019    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.133 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.133    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.247 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.247    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_0
    SLICE_X53Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.470 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1/O[0]
                         net (fo=1, routed)           0.000    24.470    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]_i_1_n_7
    SLICE_X53Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.186   112.186    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.286 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.659   112.946    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100   113.046 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.678   113.724    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   113.824 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.238    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   114.338 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.766    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   114.866 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   115.165    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.265 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.389    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.489 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   116.205    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.120   116.325 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.218   118.542    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]/C
                         clock pessimism              1.600   120.142    
                         clock uncertainty           -0.121   120.021    
    SLICE_X53Y43         FDRE (Setup_fdre_C_D)        0.230   120.251    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[252]
  -------------------------------------------------------------------
                         required time                        120.251    
                         arrival time                         -24.470    
  -------------------------------------------------------------------
                         slack                                 95.781    

Slack (MET) :             95.809ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[190]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.563ns  (logic 2.243ns (62.953%)  route 1.320ns (37.047%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.652ns = ( 118.652 - 110.000 ) 
    Source Clock Delay      (SCD):    10.655ns = ( 20.655 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.266ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.503    12.503    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.627 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           1.012    13.639    design_1_i/HCI_2/inst/mux_out[5]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.124    13.763 f  design_1_i/HCI_2/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.910    14.673    design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.290    design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.124    15.414 f  design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.933    design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.057 r  design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    16.420    design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.544 f  design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.693    design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.817 r  design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.696    design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y134        LUT5 (Prop_lut5_I0_O)        0.149    17.845 r  design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.809    20.655    design_1_i/HCI_2/inst/frequency_counter_instance/out[5]
    SLICE_X53Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.664    21.319 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/Q
                         net (fo=2, routed)           1.320    22.639    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    22.763 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2/O
                         net (fo=1, routed)           0.000    22.763    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.295 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.295    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.409 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.523 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.523    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.637 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.637    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.751    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.865    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    24.218 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[2]
                         net (fo=1, routed)           0.000    24.218    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_5
    SLICE_X53Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[190]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.186   112.186    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.286 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.825   113.111    design_1_i/HCI_2/inst/mux_out[5]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100   113.211 f  design_1_i/HCI_2/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.768   113.979    design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.100   114.079 r  design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.492    design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.100   114.592 f  design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   115.021    design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.121 r  design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   115.419    design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.519 f  design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.644    design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.744 r  design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   116.459    design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y134        LUT5 (Prop_lut5_I0_O)        0.120   116.579 r  design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.073   118.652    design_1_i/HCI_2/inst/frequency_counter_instance/out[5]
    SLICE_X53Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[190]/C
                         clock pessimism              1.266   119.918    
                         clock uncertainty           -0.121   119.797    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.230   120.027    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[190]
  -------------------------------------------------------------------
                         required time                        120.027    
                         arrival time                         -24.218    
  -------------------------------------------------------------------
                         slack                                 95.809    

Slack (MET) :             95.825ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.547ns  (logic 2.227ns (62.786%)  route 1.320ns (37.214%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.737ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.652ns = ( 118.652 - 110.000 ) 
    Source Clock Delay      (SCD):    10.655ns = ( 20.655 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.266ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.503    12.503    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.627 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           1.012    13.639    design_1_i/HCI_2/inst/mux_out[5]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.124    13.763 f  design_1_i/HCI_2/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.910    14.673    design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.124    14.797 r  design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    15.290    design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.124    15.414 f  design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.933    design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.057 r  design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    16.420    design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.544 f  design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.693    design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.124    16.817 r  design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.696    design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y134        LUT5 (Prop_lut5_I0_O)        0.149    17.845 r  design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.809    20.655    design_1_i/HCI_2/inst/frequency_counter_instance/out[5]
    SLICE_X53Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y52         FDRE (Prop_fdre_C_Q)         0.664    21.319 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/Q
                         net (fo=2, routed)           1.320    22.639    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]
    SLICE_X53Y52         LUT1 (Prop_lut1_I0_O)        0.124    22.763 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2/O
                         net (fo=1, routed)           0.000    22.763    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count[160]_i_2_n_0
    SLICE_X53Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.295 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.295    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]_i_1_n_0
    SLICE_X53Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.409 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.409    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[164]_i_1_n_0
    SLICE_X53Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.523 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.523    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X53Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.637 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.637    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_0
    SLICE_X53Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.751 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.751    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[176]_i_1_n_0
    SLICE_X53Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.865 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.865    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[180]_i_1_n_0
    SLICE_X53Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.979 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.979    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[184]_i_1_n_0
    SLICE_X53Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    24.202 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1/O[0]
                         net (fo=1, routed)           0.000    24.202    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]_i_1_n_7
    SLICE_X53Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.186   112.186    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.286 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.825   113.111    design_1_i/HCI_2/inst/mux_out[5]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100   113.211 f  design_1_i/HCI_2/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.768   113.979    design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.100   114.079 r  design_1_i/HCI_2/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.492    design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.100   114.592 f  design_1_i/HCI_2/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   115.021    design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.121 r  design_1_i/HCI_2/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   115.419    design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.519 f  design_1_i/HCI_2/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.644    design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y134        LUT6 (Prop_lut6_I0_O)        0.100   115.744 r  design_1_i/HCI_2/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   116.459    design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y134        LUT5 (Prop_lut5_I0_O)        0.120   116.579 r  design_1_i/HCI_2/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.073   118.652    design_1_i/HCI_2/inst/frequency_counter_instance/out[5]
    SLICE_X53Y59         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]/C
                         clock pessimism              1.266   119.918    
                         clock uncertainty           -0.121   119.797    
    SLICE_X53Y59         FDRE (Setup_fdre_C_D)        0.230   120.027    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[5].freq_count_reg[188]
  -------------------------------------------------------------------
                         required time                        120.027    
                         arrival time                         -24.202    
  -------------------------------------------------------------------
                         slack                                 95.825    

Slack (MET) :             95.902ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.925ns  (logic 2.224ns (56.666%)  route 1.701ns (43.334%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns = ( 118.660 - 110.000 ) 
    Source Clock Delay      (SCD):    10.542ns = ( 20.542 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.600ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.503    12.503    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.627 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.806    13.433    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.124    13.557 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.803    14.361    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.485 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.978    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    15.102 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.621    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.745 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    16.108    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.232 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.381    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.505 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.385    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.149    17.534 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.008    20.542    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y36         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.664    21.206 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.701    22.907    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X53Y36         LUT1 (Prop_lut1_I0_O)        0.124    23.031 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    23.031    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.563 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.563    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.677 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.677    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.791 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.791    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.905 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.905    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.019 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.019    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.133 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.133    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    24.467 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[1]
                         net (fo=1, routed)           0.000    24.467    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_6
    SLICE_X53Y42         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.186   112.186    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.286 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.659   112.946    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100   113.046 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.678   113.724    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   113.824 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.238    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   114.338 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.766    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   114.866 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   115.165    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.265 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.389    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.489 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   116.205    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.120   116.325 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.335   118.660    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y42         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]/C
                         clock pessimism              1.600   120.260    
                         clock uncertainty           -0.121   120.139    
    SLICE_X53Y42         FDRE (Setup_fdre_C_D)        0.230   120.369    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[249]
  -------------------------------------------------------------------
                         required time                        120.369    
                         arrival time                         -24.467    
  -------------------------------------------------------------------
                         slack                                 95.902    

Slack (MET) :             95.923ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@110.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        3.904ns  (logic 2.203ns (56.433%)  route 1.701ns (43.567%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.660ns = ( 118.660 - 110.000 ) 
    Source Clock Delay      (SCD):    10.542ns = ( 20.542 - 10.000 ) 
    Clock Pessimism Removal (CPR):    1.600ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    11.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.778     8.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     9.899    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.101    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.503    12.503    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.124    12.627 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.806    13.433    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.124    13.557 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.803    14.361    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    14.485 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.978    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.124    15.102 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    15.621    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    15.745 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    16.108    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.232 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    16.381    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.124    16.505 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.385    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.149    17.534 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.008    20.542    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y36         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y36         FDRE (Prop_fdre_C_Q)         0.664    21.206 f  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/Q
                         net (fo=2, routed)           1.701    22.907    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]
    SLICE_X53Y36         LUT1 (Prop_lut1_I0_O)        0.124    23.031 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2/O
                         net (fo=1, routed)           0.000    23.031    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count[224]_i_2_n_0
    SLICE_X53Y36         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    23.563 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.563    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]_i_1_n_0
    SLICE_X53Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.677 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.677    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]_i_1_n_0
    SLICE_X53Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.791 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.791    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[232]_i_1_n_0
    SLICE_X53Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.905 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1/CO[3]
                         net (fo=1, routed)           0.000    23.905    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]_i_1_n_0
    SLICE_X53Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.019 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.019    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]_i_1_n_0
    SLICE_X53Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.133 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1/CO[3]
                         net (fo=1, routed)           0.000    24.133    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]_i_1_n_0
    SLICE_X53Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    24.446 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1/O[3]
                         net (fo=1, routed)           0.000    24.446    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[248]_i_1_n_4
    SLICE_X53Y42         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    110.000   110.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   110.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   111.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412   108.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725   109.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091   110.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.186   112.186    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100   112.286 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.659   112.946    design_1_i/HCI_2/inst/mux_out[7]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100   113.046 f  design_1_i/HCI_2/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.678   113.724    design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   113.824 r  design_1_i/HCI_2/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   114.238    design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X45Y132        LUT6 (Prop_lut6_I0_O)        0.100   114.338 f  design_1_i/HCI_2/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   114.766    design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   114.866 r  design_1_i/HCI_2/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   115.165    design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.265 f  design_1_i/HCI_2/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   115.389    design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X45Y131        LUT6 (Prop_lut6_I0_O)        0.100   115.489 r  design_1_i/HCI_2/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   116.205    design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X45Y131        LUT5 (Prop_lut5_I0_O)        0.120   116.325 r  design_1_i/HCI_2/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.335   118.660    design_1_i/HCI_2/inst/frequency_counter_instance/out[7]
    SLICE_X53Y42         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]/C
                         clock pessimism              1.600   120.260    
                         clock uncertainty           -0.121   120.139    
    SLICE_X53Y42         FDRE (Setup_fdre_C_D)        0.230   120.369    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[251]
  -------------------------------------------------------------------
                         required time                        120.369    
                         arrival time                         -24.446    
  -------------------------------------------------------------------
                         slack                                 95.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.544ns  (logic 0.422ns (77.643%)  route 0.122ns (22.357%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns = ( 13.416 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873    10.873    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.045    10.918 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.156    11.074    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.045    11.119 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.254    11.373    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.418 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.543    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.588 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.637    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.682 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.855    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.900 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.140    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.185 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.459    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.504 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.913    13.416    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.208    13.624 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/Q
                         net (fo=2, routed)           0.122    13.746    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    13.906 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    13.960 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/O[0]
                         net (fo=1, routed)           0.000    13.960    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_7
    SLICE_X51Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.196    11.196    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.056    11.252 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.191    11.443    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.056    11.499 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.293    11.792    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.848 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.999    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.055 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.113    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.169 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    12.370    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.426 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.709    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.765 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.099    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.155 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.196    14.352    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]/C
                         clock pessimism             -0.652    13.700    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.189    13.889    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]
  -------------------------------------------------------------------
                         required time                        -13.889    
                         arrival time                          13.960    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (78.086%)  route 0.122ns (21.914%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns = ( 13.416 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873    10.873    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.045    10.918 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.156    11.074    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.045    11.119 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.254    11.373    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.418 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.543    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.588 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.637    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.682 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.855    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.900 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.140    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.185 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.459    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.504 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.913    13.416    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.208    13.624 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/Q
                         net (fo=2, routed)           0.122    13.746    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    13.906 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    13.971 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/O[2]
                         net (fo=1, routed)           0.000    13.971    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_5
    SLICE_X51Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.196    11.196    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.056    11.252 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.191    11.443    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.056    11.499 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.293    11.792    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.848 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.999    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.055 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.113    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.169 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    12.370    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.426 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.709    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.765 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.099    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.155 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.196    14.352    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]/C
                         clock pessimism             -0.652    13.700    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.189    13.889    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[154]
  -------------------------------------------------------------------
                         required time                        -13.889    
                         arrival time                          13.971    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.544ns  (logic 0.422ns (77.516%)  route 0.122ns (22.484%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    3.482ns = ( 13.482 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873    10.873    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.045    10.918 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.156    11.074    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.045    11.119 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.254    11.373    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.418 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.543    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.588 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.637    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.682 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.855    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.900 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.140    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.185 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.459    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.504 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.978    13.482    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.208    13.690 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/Q
                         net (fo=2, routed)           0.122    13.812    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.972 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.972    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    14.026 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.026    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_7
    SLICE_X51Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.196    11.196    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.056    11.252 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.191    11.443    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.056    11.499 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.293    11.792    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.848 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.999    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.055 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.113    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.169 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    12.370    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.426 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.709    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.765 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.099    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.155 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231    14.386    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]/C
                         clock pessimism             -0.652    13.734    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.189    13.923    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]
  -------------------------------------------------------------------
                         required time                        -13.923    
                         arrival time                          14.026    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.580ns  (logic 0.458ns (79.032%)  route 0.122ns (20.968%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns = ( 13.416 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873    10.873    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.045    10.918 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.156    11.074    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.045    11.119 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.254    11.373    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.418 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.543    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.588 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.637    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.682 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.855    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.900 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.140    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.185 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.459    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.504 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.913    13.416    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.208    13.624 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/Q
                         net (fo=2, routed)           0.122    13.746    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    13.906 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    13.996 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.996    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_6
    SLICE_X51Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.196    11.196    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.056    11.252 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.191    11.443    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.056    11.499 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.293    11.792    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.848 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.999    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.055 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.113    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.169 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    12.370    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.426 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.709    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.765 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.099    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.155 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.196    14.352    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153]/C
                         clock pessimism             -0.652    13.700    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.189    13.889    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[153]
  -------------------------------------------------------------------
                         required time                        -13.889    
                         arrival time                          13.996    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.580ns  (logic 0.458ns (79.032%)  route 0.122ns (20.968%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.352ns = ( 14.352 - 10.000 ) 
    Source Clock Delay      (SCD):    3.416ns = ( 13.416 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873    10.873    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.045    10.918 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.156    11.074    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.045    11.119 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.254    11.373    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.418 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.543    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.588 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.637    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.682 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.855    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.900 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.140    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.185 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.459    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.504 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.913    13.416    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y54         FDRE (Prop_fdre_C_Q)         0.208    13.624 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]/Q
                         net (fo=2, routed)           0.122    13.746    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[150]
    SLICE_X51Y54         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    13.906 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.906    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X51Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    13.996 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/O[3]
                         net (fo=1, routed)           0.000    13.996    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_4
    SLICE_X51Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.196    11.196    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.056    11.252 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.191    11.443    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.056    11.499 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.293    11.792    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.848 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.999    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.055 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.113    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.169 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    12.370    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.426 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.709    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.765 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.099    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.155 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.196    14.352    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155]/C
                         clock pessimism             -0.652    13.700    
    SLICE_X51Y55         FDRE (Hold_fdre_C_D)         0.189    13.889    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[155]
  -------------------------------------------------------------------
                         required time                        -13.889    
                         arrival time                          13.996    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.555ns  (logic 0.433ns (77.961%)  route 0.122ns (22.039%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    3.482ns = ( 13.482 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873    10.873    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.045    10.918 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.156    11.074    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.045    11.119 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.254    11.373    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.418 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.543    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.588 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.637    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.682 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.855    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.900 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.140    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.185 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.459    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.504 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.978    13.482    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.208    13.690 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/Q
                         net (fo=2, routed)           0.122    13.812    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.972 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.972    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    14.037 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.037    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_5
    SLICE_X51Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.196    11.196    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.056    11.252 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.191    11.443    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.056    11.499 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.293    11.792    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.848 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.999    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.055 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.113    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.169 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    12.370    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.426 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.709    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.765 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.099    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.155 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231    14.386    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]/C
                         clock pessimism             -0.652    13.734    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.189    13.923    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[134]
  -------------------------------------------------------------------
                         required time                        -13.923    
                         arrival time                          14.037    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.580ns  (logic 0.458ns (78.911%)  route 0.122ns (21.089%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    3.482ns = ( 13.482 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873    10.873    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.045    10.918 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.156    11.074    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.045    11.119 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.254    11.373    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.418 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.543    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.588 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.637    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.682 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.855    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.900 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.140    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.185 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.459    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.504 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.978    13.482    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.208    13.690 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/Q
                         net (fo=2, routed)           0.122    13.812    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.972 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.972    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    14.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.062    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_6
    SLICE_X51Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.196    11.196    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.056    11.252 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.191    11.443    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.056    11.499 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.293    11.792    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.848 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.999    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.055 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.113    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.169 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    12.370    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.426 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.709    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.765 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.099    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.155 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231    14.386    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133]/C
                         clock pessimism             -0.652    13.734    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.189    13.923    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[133]
  -------------------------------------------------------------------
                         required time                        -13.923    
                         arrival time                          14.062    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.580ns  (logic 0.458ns (78.911%)  route 0.122ns (21.089%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.386ns = ( 14.386 - 10.000 ) 
    Source Clock Delay      (SCD):    3.482ns = ( 13.482 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873    10.873    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.045    10.918 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.156    11.074    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.045    11.119 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.254    11.373    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.418 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.543    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.588 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.637    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.682 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.855    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.900 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.140    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.185 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.459    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.504 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.978    13.482    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.208    13.690 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/Q
                         net (fo=2, routed)           0.122    13.812    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.972 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.972    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    14.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/O[3]
                         net (fo=1, routed)           0.000    14.062    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_4
    SLICE_X51Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.196    11.196    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.056    11.252 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.191    11.443    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.056    11.499 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.293    11.792    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.848 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.999    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.055 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.113    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.169 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    12.370    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.426 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.709    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.765 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.099    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.155 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.231    14.386    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135]/C
                         clock pessimism             -0.652    13.734    
    SLICE_X51Y50         FDRE (Hold_fdre_C_D)         0.189    13.923    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[135]
  -------------------------------------------------------------------
                         required time                        -13.923    
                         arrival time                          14.062    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.583ns  (logic 0.461ns (79.019%)  route 0.122ns (20.981%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 14.372 - 10.000 ) 
    Source Clock Delay      (SCD):    3.482ns = ( 13.482 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873    10.873    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.045    10.918 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.156    11.074    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.045    11.119 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.254    11.373    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.418 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.543    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.588 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.637    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.682 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.855    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.900 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.140    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.185 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.459    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.504 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.978    13.482    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.208    13.690 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/Q
                         net (fo=2, routed)           0.122    13.812    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.972 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.972    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    14.011 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.011    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    14.065 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/O[0]
                         net (fo=1, routed)           0.000    14.065    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_7
    SLICE_X51Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.196    11.196    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.056    11.252 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.191    11.443    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.056    11.499 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.293    11.792    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.848 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.999    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.055 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.113    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.169 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    12.370    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.426 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.709    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.765 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.099    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.155 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.216    14.372    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]/C
                         clock pessimism             -0.652    13.720    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.189    13.909    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]
  -------------------------------------------------------------------
                         required time                        -13.909    
                         arrival time                          14.065    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns)
  Data Path Delay:        0.594ns  (logic 0.472ns (79.407%)  route 0.122ns (20.593%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.372ns = ( 14.372 - 10.000 ) 
    Source Clock Delay      (SCD):    3.482ns = ( 13.482 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    10.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.145     9.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     9.974    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.026    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.873    10.873    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.045    10.918 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.156    11.074    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.045    11.119 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.254    11.373    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.418 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    11.543    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.588 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    11.637    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.682 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    11.855    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.045    11.900 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    12.140    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.045    12.185 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    12.459    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.045    12.504 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.978    13.482    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.208    13.690 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/Q
                         net (fo=2, routed)           0.122    13.812    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]
    SLICE_X51Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    13.972 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.001    13.972    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X51Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    14.011 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    14.011    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X51Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    14.076 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/O[2]
                         net (fo=1, routed)           0.000    14.076    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_5
    SLICE_X51Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.196    11.196    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.056    11.252 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.191    11.443    design_1_i/HCI_2/inst/mux_out[4]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.056    11.499 f  design_1_i/HCI_2/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.293    11.792    design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    11.848 r  design_1_i/HCI_2/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    11.999    design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.055 f  design_1_i/HCI_2/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.113    design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.169 r  design_1_i/HCI_2/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    12.370    design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y126        LUT6 (Prop_lut6_I0_O)        0.056    12.426 f  design_1_i/HCI_2/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    12.709    design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X45Y135        LUT6 (Prop_lut6_I0_O)        0.056    12.765 r  design_1_i/HCI_2/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    13.099    design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X45Y135        LUT5 (Prop_lut5_I0_O)        0.056    13.155 r  design_1_i/HCI_2/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.216    14.372    design_1_i/HCI_2/inst/frequency_counter_instance/out[4]
    SLICE_X51Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138]/C
                         clock pessimism             -0.652    13.720    
    SLICE_X51Y51         FDRE (Hold_fdre_C_D)         0.189    13.909    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[4].freq_count_reg[138]
  -------------------------------------------------------------------
                         required time                        -13.909    
                         arrival time                          14.076    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk10_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y22   design_1_i/clk_wiz_10MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[221]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[222]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X52Y58     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[6].freq_count_reg[223]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y36     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[224]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y36     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[225]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y36     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[226]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y36     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[227]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y37     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[228]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y51     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y53     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y53     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y54     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y54     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y54     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y54     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y51     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y56     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X60Y56     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[0].freq_count_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X53Y39     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[236]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X53Y39     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[237]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X53Y39     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[238]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X53Y39     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[239]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X53Y40     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[240]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X53Y40     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[241]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X53Y40     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[242]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X53Y40     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[243]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X53Y41     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X53Y41     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk30_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk30_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       95.974ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.974ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.736ns  (logic 2.271ns (60.785%)  route 1.465ns (39.215%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.736ns = ( 137.736 - 130.000 ) 
    Source Clock Delay      (SCD):    9.692ns = ( 39.692 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.510ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.532    32.532    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124    32.656 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689    33.345    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.124    33.469 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.288    33.757    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    33.881 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.244    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.368 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.517    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.641 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.135    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    35.259 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.778    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    35.902 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.709    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.152    36.861 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.831    39.692    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.726    40.418 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/Q
                         net (fo=2, routed)           1.464    41.882    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.124    42.006 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2/O
                         net (fo=1, routed)           0.000    42.006    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.519 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.519    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.636 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.636    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.753 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.753    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.870 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.871    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.988    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.105    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.428 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1/O[1]
                         net (fo=1, routed)           0.000    43.428    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1_n_6
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207   132.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100   132.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430   132.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100   132.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242   133.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.803 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   134.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   134.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   134.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122   135.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.110   137.736    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/C
                         clock pessimism              1.510   139.246    
                         clock uncertainty           -0.121   139.125    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.277   139.402    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]
  -------------------------------------------------------------------
                         required time                        139.402    
                         arrival time                         -43.428    
  -------------------------------------------------------------------
                         slack                                 95.974    

Slack (MET) :             95.982ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.728ns  (logic 2.263ns (60.701%)  route 1.465ns (39.299%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.736ns = ( 137.736 - 130.000 ) 
    Source Clock Delay      (SCD):    9.692ns = ( 39.692 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.510ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.532    32.532    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124    32.656 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689    33.345    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.124    33.469 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.288    33.757    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    33.881 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.244    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.368 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.517    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.641 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.135    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    35.259 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.778    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    35.902 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.709    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.152    36.861 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.831    39.692    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.726    40.418 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/Q
                         net (fo=2, routed)           1.464    41.882    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.124    42.006 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2/O
                         net (fo=1, routed)           0.000    42.006    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.519 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.519    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.636 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.636    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.753 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.753    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.870 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.871    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.988    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.105    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.420 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1/O[3]
                         net (fo=1, routed)           0.000    43.420    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1_n_4
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207   132.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100   132.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430   132.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100   132.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242   133.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.803 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   134.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   134.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   134.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122   135.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.110   137.736    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/C
                         clock pessimism              1.510   139.246    
                         clock uncertainty           -0.121   139.125    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.277   139.402    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]
  -------------------------------------------------------------------
                         required time                        139.402    
                         arrival time                         -43.420    
  -------------------------------------------------------------------
                         slack                                 95.982    

Slack (MET) :             96.024ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.568ns  (logic 2.338ns (65.524%)  route 1.230ns (34.476%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.149ns = ( 138.149 - 130.000 ) 
    Source Clock Delay      (SCD):    10.118ns = ( 40.118 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.452ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.493    32.493    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y138        LUT6 (Prop_lut6_I0_O)        0.124    32.617 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.974    33.590    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.124    33.714 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.306    34.020    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.144 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.507    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.631 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.780    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.904 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.398    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.522 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.611    36.133    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    36.257 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    37.064    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.152    37.216 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.902    40.118    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X43Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.664    40.782 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/Q
                         net (fo=2, routed)           1.229    42.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    42.135 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2/O
                         net (fo=1, routed)           0.000    42.135    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.667 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.668    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.896 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.010 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.010    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.124 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.124    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.238 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.352 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.352    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    43.686 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1/O[1]
                         net (fo=1, routed)           0.000    43.686    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1_n_6
    SLICE_X43Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.173   132.173    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y138        LUT6 (Prop_lut6_I0_O)        0.100   132.273 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.803   133.076    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.100   133.176 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.260   133.435    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   133.535 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.834    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   133.934 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.058    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.158 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   134.572    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.672 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.518   135.190    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100   135.290 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.949    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.122   136.071 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.078   138.149    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X43Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]/C
                         clock pessimism              1.452   139.601    
                         clock uncertainty           -0.121   139.480    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.230   139.710    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[157]
  -------------------------------------------------------------------
                         required time                        139.710    
                         arrival time                         -43.686    
  -------------------------------------------------------------------
                         slack                                 96.024    

Slack (MET) :             96.045ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.547ns  (logic 2.317ns (65.320%)  route 1.230ns (34.680%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.149ns = ( 138.149 - 130.000 ) 
    Source Clock Delay      (SCD):    10.118ns = ( 40.118 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.452ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.493    32.493    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y138        LUT6 (Prop_lut6_I0_O)        0.124    32.617 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.974    33.590    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.124    33.714 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.306    34.020    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.144 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.507    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.631 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.780    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.904 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.398    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.522 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.611    36.133    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    36.257 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    37.064    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.152    37.216 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.902    40.118    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X43Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.664    40.782 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/Q
                         net (fo=2, routed)           1.229    42.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    42.135 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2/O
                         net (fo=1, routed)           0.000    42.135    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.667 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.668    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.896 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.010 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.010    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.124 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.124    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.238 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.352 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.352    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    43.665 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1/O[3]
                         net (fo=1, routed)           0.000    43.665    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1_n_4
    SLICE_X43Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.173   132.173    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y138        LUT6 (Prop_lut6_I0_O)        0.100   132.273 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.803   133.076    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.100   133.176 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.260   133.435    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   133.535 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.834    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   133.934 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.058    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.158 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   134.572    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.672 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.518   135.190    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100   135.290 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.949    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.122   136.071 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.078   138.149    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X43Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]/C
                         clock pessimism              1.452   139.601    
                         clock uncertainty           -0.121   139.480    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.230   139.710    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[159]
  -------------------------------------------------------------------
                         required time                        139.710    
                         arrival time                         -43.665    
  -------------------------------------------------------------------
                         slack                                 96.045    

Slack (MET) :             96.058ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.652ns  (logic 2.187ns (59.883%)  route 1.465ns (40.117%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.736ns = ( 137.736 - 130.000 ) 
    Source Clock Delay      (SCD):    9.692ns = ( 39.692 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.510ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.532    32.532    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124    32.656 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689    33.345    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.124    33.469 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.288    33.757    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    33.881 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.244    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.368 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.517    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.641 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.135    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    35.259 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.778    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    35.902 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.709    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.152    36.861 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.831    39.692    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.726    40.418 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/Q
                         net (fo=2, routed)           1.464    41.882    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.124    42.006 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2/O
                         net (fo=1, routed)           0.000    42.006    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.519 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.519    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.636 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.636    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.753 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.753    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.870 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.871    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.988    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.105    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.344 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1/O[2]
                         net (fo=1, routed)           0.000    43.344    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1_n_5
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207   132.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100   132.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430   132.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100   132.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242   133.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.803 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   134.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   134.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   134.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122   135.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.110   137.736    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/C
                         clock pessimism              1.510   139.246    
                         clock uncertainty           -0.121   139.125    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.277   139.402    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]
  -------------------------------------------------------------------
                         required time                        139.402    
                         arrival time                         -43.344    
  -------------------------------------------------------------------
                         slack                                 96.058    

Slack (MET) :             96.078ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.632ns  (logic 2.167ns (59.662%)  route 1.465ns (40.337%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.736ns = ( 137.736 - 130.000 ) 
    Source Clock Delay      (SCD):    9.692ns = ( 39.692 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.510ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.532    32.532    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124    32.656 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689    33.345    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.124    33.469 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.288    33.757    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    33.881 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.244    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.368 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.517    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.641 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.135    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    35.259 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.778    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    35.902 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.709    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.152    36.861 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.831    39.692    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.726    40.418 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/Q
                         net (fo=2, routed)           1.464    41.882    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.124    42.006 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2/O
                         net (fo=1, routed)           0.000    42.006    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.519 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.519    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.636 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.636    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.753 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.753    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.870 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.871    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.988    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.105    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    43.324 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1/O[0]
                         net (fo=1, routed)           0.000    43.324    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1_n_7
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207   132.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100   132.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430   132.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100   132.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242   133.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.803 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   134.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   134.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   134.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122   135.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.110   137.736    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/C
                         clock pessimism              1.510   139.246    
                         clock uncertainty           -0.121   139.125    
    SLICE_X34Y52         FDRE (Setup_fdre_C_D)        0.277   139.402    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]
  -------------------------------------------------------------------
                         required time                        139.402    
                         arrival time                         -43.324    
  -------------------------------------------------------------------
                         slack                                 96.078    

Slack (MET) :             96.103ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[285]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.853ns  (logic 2.388ns (61.976%)  route 1.465ns (38.024%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.982ns = ( 137.982 - 130.000 ) 
    Source Clock Delay      (SCD):    9.692ns = ( 39.692 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.510ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.532    32.532    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124    32.656 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689    33.345    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.124    33.469 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.288    33.757    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    33.881 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.244    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.368 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.517    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.641 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.135    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    35.259 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.778    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    35.902 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.709    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.152    36.861 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.831    39.692    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.726    40.418 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/Q
                         net (fo=2, routed)           1.464    41.882    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.124    42.006 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2/O
                         net (fo=1, routed)           0.000    42.006    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.519 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.519    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.636 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.636    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.753 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.753    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.870 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.871    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.988    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.105    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.222    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    43.545 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[284]_i_1/O[1]
                         net (fo=1, routed)           0.000    43.545    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[284]_i_1_n_6
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[285]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207   132.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100   132.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430   132.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100   132.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242   133.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.803 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   134.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   134.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   134.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122   135.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.356   137.982    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[285]/C
                         clock pessimism              1.510   139.492    
                         clock uncertainty           -0.121   139.371    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.277   139.648    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[285]
  -------------------------------------------------------------------
                         required time                        139.648    
                         arrival time                         -43.545    
  -------------------------------------------------------------------
                         slack                                 96.103    

Slack (MET) :             96.111ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.845ns  (logic 2.380ns (61.897%)  route 1.465ns (38.103%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.982ns = ( 137.982 - 130.000 ) 
    Source Clock Delay      (SCD):    9.692ns = ( 39.692 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.510ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.532    32.532    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124    32.656 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.689    33.345    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.124    33.469 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.288    33.757    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    33.881 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.244    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.368 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.517    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    34.641 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.135    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.124    35.259 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    35.778    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.124    35.902 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    36.709    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.152    36.861 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.831    39.692    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.726    40.418 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]/Q
                         net (fo=2, routed)           1.464    41.882    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.124    42.006 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2/O
                         net (fo=1, routed)           0.000    42.006    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count[256]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    42.519 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.519    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[256]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.636 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.636    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[260]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.753 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.753    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[264]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.870 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.871    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[268]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    42.988 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.988    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[272]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.105 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.105    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[276]_i_1_n_0
    SLICE_X34Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    43.222 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.222    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]_i_1_n_0
    SLICE_X34Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    43.537 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[284]_i_1/O[3]
                         net (fo=1, routed)           0.000    43.537    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[284]_i_1_n_4
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207   132.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100   132.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430   132.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100   132.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242   133.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   133.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   133.803 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   134.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100   134.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   134.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100   134.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122   135.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.356   137.982    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287]/C
                         clock pessimism              1.510   139.492    
                         clock uncertainty           -0.121   139.371    
    SLICE_X34Y53         FDRE (Setup_fdre_C_D)        0.277   139.648    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287]
  -------------------------------------------------------------------
                         required time                        139.648    
                         arrival time                         -43.537    
  -------------------------------------------------------------------
                         slack                                 96.111    

Slack (MET) :             96.119ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.473ns  (logic 2.243ns (64.581%)  route 1.230ns (35.419%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.149ns = ( 138.149 - 130.000 ) 
    Source Clock Delay      (SCD):    10.118ns = ( 40.118 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.452ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.493    32.493    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y138        LUT6 (Prop_lut6_I0_O)        0.124    32.617 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.974    33.590    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.124    33.714 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.306    34.020    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.144 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.507    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.631 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.780    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.904 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.398    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.522 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.611    36.133    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    36.257 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    37.064    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.152    37.216 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.902    40.118    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X43Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.664    40.782 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/Q
                         net (fo=2, routed)           1.229    42.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    42.135 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2/O
                         net (fo=1, routed)           0.000    42.135    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.667 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.668    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.896 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.010 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.010    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.124 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.124    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.238 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.352 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.352    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    43.591 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1/O[2]
                         net (fo=1, routed)           0.000    43.591    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1_n_5
    SLICE_X43Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.173   132.173    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y138        LUT6 (Prop_lut6_I0_O)        0.100   132.273 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.803   133.076    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.100   133.176 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.260   133.435    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   133.535 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.834    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   133.934 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.058    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.158 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   134.572    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.672 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.518   135.190    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100   135.290 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.949    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.122   136.071 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.078   138.149    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X43Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]/C
                         clock pessimism              1.452   139.601    
                         clock uncertainty           -0.121   139.480    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.230   139.710    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[158]
  -------------------------------------------------------------------
                         required time                        139.710    
                         arrival time                         -43.591    
  -------------------------------------------------------------------
                         slack                                 96.119    

Slack (MET) :             96.135ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@130.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        3.457ns  (logic 2.227ns (64.417%)  route 1.230ns (35.583%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.149ns = ( 138.149 - 130.000 ) 
    Source Clock Delay      (SCD):    10.118ns = ( 40.118 - 30.000 ) 
    Clock Pessimism Removal (CPR):    1.452ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    31.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.778    28.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889    29.899    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.493    32.493    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y138        LUT6 (Prop_lut6_I0_O)        0.124    32.617 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.974    33.590    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.124    33.714 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.306    34.020    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.144 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    34.507    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.631 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    34.780    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    34.904 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    35.398    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.124    35.522 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.611    36.133    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.124    36.257 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    37.064    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.152    37.216 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.902    40.118    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X43Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y49         FDRE (Prop_fdre_C_Q)         0.664    40.782 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/Q
                         net (fo=2, routed)           1.229    42.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]
    SLICE_X43Y49         LUT1 (Prop_lut1_I0_O)        0.124    42.135 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2/O
                         net (fo=1, routed)           0.000    42.135    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count[128]_i_2_n_0
    SLICE_X43Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    42.667 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1/CO[3]
                         net (fo=1, routed)           0.001    42.668    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]_i_1_n_0
    SLICE_X43Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.782 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.782    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[132]_i_1_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.896 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1/CO[3]
                         net (fo=1, routed)           0.000    42.896    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[136]_i_1_n_0
    SLICE_X43Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.010 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.010    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[140]_i_1_n_0
    SLICE_X43Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.124 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.124    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[144]_i_1_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.238 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.238    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[148]_i_1_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.352 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1/CO[3]
                         net (fo=1, routed)           0.000    43.352    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[152]_i_1_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    43.575 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1/O[0]
                         net (fo=1, routed)           0.000    43.575    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]_i_1_n_7
    SLICE_X43Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    130.000   130.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   130.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   131.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412   128.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725   129.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091   130.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.173   132.173    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X47Y138        LUT6 (Prop_lut6_I0_O)        0.100   132.273 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.803   133.076    design_1_i/HCI_3/inst/mux_out[4]
    SLICE_X48Y140        LUT1 (Prop_lut1_I0_O)        0.100   133.176 f  design_1_i/HCI_3/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.260   133.435    design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   133.535 r  design_1_i/HCI_3/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   133.834    design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   133.934 f  design_1_i/HCI_3/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   134.058    design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.158 r  design_1_i/HCI_3/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   134.572    design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X47Y140        LUT6 (Prop_lut6_I0_O)        0.100   134.672 f  design_1_i/HCI_3/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.518   135.190    design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.100   135.290 r  design_1_i/HCI_3/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659   135.949    design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X47Y137        LUT5 (Prop_lut5_I0_O)        0.122   136.071 r  design_1_i/HCI_3/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.078   138.149    design_1_i/HCI_3/inst/frequency_counter_instance/out[4]
    SLICE_X43Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]/C
                         clock pessimism              1.452   139.601    
                         clock uncertainty           -0.121   139.480    
    SLICE_X43Y56         FDRE (Setup_fdre_C_D)        0.230   139.710    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[4].freq_count_reg[156]
  -------------------------------------------------------------------
                         required time                        139.710    
                         arrival time                         -43.575    
  -------------------------------------------------------------------
                         slack                                 96.135    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.623ns  (logic 0.438ns (70.322%)  route 0.185ns (29.678%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 34.451 - 30.000 ) 
    Source Clock Delay      (SCD):    3.472ns = ( 33.472 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.873    30.873    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.045    30.918 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.219    31.137    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.045    31.182 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.164    31.346    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.391 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.560    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.605 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    31.792    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    31.837 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.961    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.006 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    32.055    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.100 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    32.395    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.044    32.439 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.033    33.472    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.231    33.703 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/Q
                         net (fo=2, routed)           0.185    33.888    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    34.042 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.042    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    34.095 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.095    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1_n_7
    SLICE_X42Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.197    31.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.056    31.253 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.270    31.522    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.056    31.578 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.191    31.770    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    31.826 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.024    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    32.080 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.304    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.360 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.510    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.566 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.624    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.680 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.043    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.055    33.098 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.353    34.451    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]/C
                         clock pessimism             -0.659    33.793    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.218    34.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]
  -------------------------------------------------------------------
                         required time                        -34.011    
                         arrival time                          34.095    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.636ns  (logic 0.451ns (70.929%)  route 0.185ns (29.071%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 34.451 - 30.000 ) 
    Source Clock Delay      (SCD):    3.472ns = ( 33.472 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.873    30.873    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.045    30.918 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.219    31.137    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.045    31.182 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.164    31.346    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.391 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.560    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.605 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    31.792    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    31.837 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.961    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.006 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    32.055    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.100 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    32.395    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.044    32.439 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.033    33.472    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.231    33.703 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/Q
                         net (fo=2, routed)           0.185    33.888    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    34.042 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.042    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    34.108 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.108    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1_n_5
    SLICE_X42Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.197    31.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.056    31.253 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.270    31.522    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.056    31.578 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.191    31.770    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    31.826 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.024    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    32.080 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.304    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.360 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.510    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.566 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.624    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.680 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.043    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.055    33.098 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.353    34.451    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102]/C
                         clock pessimism             -0.659    33.793    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.218    34.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[102]
  -------------------------------------------------------------------
                         required time                        -34.011    
                         arrival time                          34.108    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.619ns  (logic 0.422ns (68.150%)  route 0.197ns (31.850%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 34.714 - 30.000 ) 
    Source Clock Delay      (SCD):    3.715ns = ( 33.715 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.877    30.877    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.045    30.922 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.340    31.262    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y138        LUT1 (Prop_lut1_I0_O)        0.045    31.307 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.171    31.478    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    31.523 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.693    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    31.738 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    31.979    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.045    32.024 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    32.148    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.045    32.193 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    32.242    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.045    32.287 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    32.582    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.044    32.626 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.088    33.715    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X40Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.208    33.923 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171]/Q
                         net (fo=2, routed)           0.197    34.120    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    34.280 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.280    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    34.334 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.334    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_7
    SLICE_X40Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.201    31.201    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.056    31.257 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.411    31.668    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y138        LUT1 (Prop_lut1_I0_O)        0.056    31.724 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.196    31.920    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    31.976 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.175    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.231 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    32.513    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.569 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.720    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.776 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.834    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.890 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.253    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.055    33.308 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.406    34.714    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X40Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]/C
                         clock pessimism             -0.682    34.032    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.189    34.221    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]
  -------------------------------------------------------------------
                         required time                        -34.221    
                         arrival time                          34.334    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.659ns  (logic 0.474ns (71.944%)  route 0.185ns (28.056%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 34.451 - 30.000 ) 
    Source Clock Delay      (SCD):    3.472ns = ( 33.472 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.873    30.873    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.045    30.918 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.219    31.137    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.045    31.182 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.164    31.346    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.391 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.560    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.605 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    31.792    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    31.837 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.961    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.006 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    32.055    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.100 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    32.395    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.044    32.439 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.033    33.472    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.231    33.703 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/Q
                         net (fo=2, routed)           0.185    33.888    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    34.042 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.042    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089    34.131 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1/O[1]
                         net (fo=1, routed)           0.000    34.131    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1_n_6
    SLICE_X42Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.197    31.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.056    31.253 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.270    31.522    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.056    31.578 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.191    31.770    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    31.826 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.024    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    32.080 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.304    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.360 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.510    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.566 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.624    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.680 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.043    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.055    33.098 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.353    34.451    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101]/C
                         clock pessimism             -0.659    33.793    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.218    34.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[101]
  -------------------------------------------------------------------
                         required time                        -34.011    
                         arrival time                          34.131    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.661ns  (logic 0.476ns (72.029%)  route 0.185ns (27.971%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.451ns = ( 34.451 - 30.000 ) 
    Source Clock Delay      (SCD):    3.472ns = ( 33.472 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.873    30.873    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.045    30.918 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.219    31.137    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.045    31.182 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.164    31.346    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.391 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.560    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.605 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    31.792    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    31.837 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.961    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.006 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    32.055    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.100 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    32.395    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.044    32.439 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.033    33.472    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.231    33.703 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/Q
                         net (fo=2, routed)           0.185    33.888    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    34.042 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.042    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091    34.133 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1/O[3]
                         net (fo=1, routed)           0.000    34.133    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1_n_4
    SLICE_X42Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.197    31.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.056    31.253 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.270    31.522    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.056    31.578 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.191    31.770    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    31.826 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.024    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    32.080 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.304    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.360 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.510    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.566 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.624    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.680 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.043    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.055    33.098 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.353    34.451    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103]/C
                         clock pessimism             -0.659    33.793    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.218    34.011    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[103]
  -------------------------------------------------------------------
                         required time                        -34.011    
                         arrival time                          34.133    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.630ns  (logic 0.433ns (68.706%)  route 0.197ns (31.294%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.714ns = ( 34.714 - 30.000 ) 
    Source Clock Delay      (SCD):    3.715ns = ( 33.715 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.682ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.877    30.877    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.045    30.922 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.340    31.262    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y138        LUT1 (Prop_lut1_I0_O)        0.045    31.307 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.171    31.478    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    31.523 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.693    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.045    31.738 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.241    31.979    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.045    32.024 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    32.148    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.045    32.193 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    32.242    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.045    32.287 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    32.582    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.044    32.626 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.088    33.715    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X40Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y51         FDRE (Prop_fdre_C_Q)         0.208    33.923 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171]/Q
                         net (fo=2, routed)           0.197    34.120    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[171]
    SLICE_X40Y51         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    34.280 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.280    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[168]_i_1_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    34.345 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.345    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[172]_i_1_n_5
    SLICE_X40Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.201    31.201    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.056    31.257 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.411    31.668    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y138        LUT1 (Prop_lut1_I0_O)        0.056    31.724 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.196    31.920    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    31.976 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.175    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.231 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    32.513    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.569 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.720    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.776 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.834    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.890 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.253    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.055    33.308 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.406    34.714    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X40Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174]/C
                         clock pessimism             -0.682    34.032    
    SLICE_X40Y52         FDRE (Hold_fdre_C_D)         0.189    34.221    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[174]
  -------------------------------------------------------------------
                         required time                        -34.221    
                         arrival time                          34.345    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.567ns  (logic 0.440ns (77.668%)  route 0.127ns (22.332%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 34.268 - 30.000 ) 
    Source Clock Delay      (SCD):    3.399ns = ( 33.399 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.872    30.872    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y146        LUT6 (Prop_lut6_I0_O)        0.045    30.917 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.222    31.139    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.045    31.184 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.114    31.298    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.045    31.343 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.468    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.045    31.513 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.562    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.045    31.607 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.193    31.800    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.045    31.845 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    32.031    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.045    32.076 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.350    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.045    32.395 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.004    33.399    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X38Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.231    33.630 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/Q
                         net (fo=2, routed)           0.127    33.756    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    33.912 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.912    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    33.965 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    33.965    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_7
    SLICE_X38Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.196    31.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.252 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.273    31.525    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.056    31.581 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.131    31.712    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.056    31.768 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    31.919    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.056    31.975 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.032    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.056    32.088 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.227    32.316    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.056    32.372 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.595    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.651 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    32.985    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.056    33.041 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.227    34.268    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X38Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]/C
                         clock pessimism             -0.647    33.621    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.218    33.839    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]
  -------------------------------------------------------------------
                         required time                        -33.839    
                         arrival time                          33.965    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.704ns  (logic 0.518ns (73.628%)  route 0.186ns (26.372%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 34.481 - 30.000 ) 
    Source Clock Delay      (SCD):    3.472ns = ( 33.472 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.873    30.873    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.045    30.918 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.219    31.137    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.045    31.182 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.164    31.346    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.391 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.560    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.605 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    31.792    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    31.837 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.961    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.006 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    32.055    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.100 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    32.395    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.044    32.439 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.033    33.472    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.231    33.703 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/Q
                         net (fo=2, routed)           0.185    33.888    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    34.042 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.042    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    34.082 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.082    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    34.122 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.123    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053    34.176 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]_i_1/O[0]
                         net (fo=1, routed)           0.000    34.176    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]_i_1_n_7
    SLICE_X42Y50         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.197    31.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.056    31.253 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.270    31.522    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.056    31.578 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.191    31.770    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    31.826 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.024    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    32.080 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.304    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.360 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.510    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.566 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.624    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.680 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.043    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.055    33.098 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.383    34.481    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y50         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]/C
                         clock pessimism             -0.659    33.822    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.218    34.040    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]
  -------------------------------------------------------------------
                         required time                        -34.040    
                         arrival time                          34.176    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.169%)  route 0.127ns (21.831%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.268ns = ( 34.268 - 30.000 ) 
    Source Clock Delay      (SCD):    3.399ns = ( 33.399 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.647ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.872    30.872    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y146        LUT6 (Prop_lut6_I0_O)        0.045    30.917 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.222    31.139    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.045    31.184 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.114    31.298    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.045    31.343 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.468    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.045    31.513 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    31.562    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.045    31.607 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.193    31.800    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.045    31.845 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    32.031    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.045    32.076 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.273    32.350    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.045    32.395 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.004    33.399    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X38Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y52         FDRE (Prop_fdre_C_Q)         0.231    33.630 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/Q
                         net (fo=2, routed)           0.127    33.756    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]
    SLICE_X38Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156    33.912 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    33.912    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]_i_1_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    33.978 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    33.978    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[16]_i_1_n_5
    SLICE_X38Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.196    31.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.252 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.273    31.525    design_1_i/HCI_3/inst/mux_out[0]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.056    31.581 f  design_1_i/HCI_3/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.131    31.712    design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.056    31.768 r  design_1_i/HCI_3/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    31.919    design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.056    31.975 f  design_1_i/HCI_3/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.032    design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.056    32.088 r  design_1_i/HCI_3/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.227    32.316    design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X47Y147        LUT6 (Prop_lut6_I0_O)        0.056    32.372 f  design_1_i/HCI_3/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.595    design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.651 r  design_1_i/HCI_3/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    32.985    design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X47Y146        LUT5 (Prop_lut5_I0_O)        0.056    33.041 r  design_1_i/HCI_3/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.227    34.268    design_1_i/HCI_3/inst/frequency_counter_instance/out[0]
    SLICE_X38Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]/C
                         clock pessimism             -0.647    33.621    
    SLICE_X38Y53         FDRE (Hold_fdre_C_D)         0.218    33.839    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[18]
  -------------------------------------------------------------------
                         required time                        -33.839    
                         arrival time                          33.978    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110]/D
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns)
  Data Path Delay:        0.717ns  (logic 0.531ns (74.106%)  route 0.186ns (25.894%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.481ns = ( 34.481 - 30.000 ) 
    Source Clock Delay      (SCD):    3.472ns = ( 33.472 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.659ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    30.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.145    29.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529    29.974    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          0.873    30.873    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.045    30.918 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.219    31.137    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.045    31.182 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.164    31.346    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.391 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    31.560    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.045    31.605 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187    31.792    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    31.837 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124    31.961    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.006 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049    32.055    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.045    32.100 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    32.395    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.044    32.439 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.033    33.472    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y47         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y47         FDRE (Prop_fdre_C_Q)         0.231    33.703 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]/Q
                         net (fo=2, routed)           0.185    33.888    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[99]
    SLICE_X42Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154    34.042 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.042    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[96]_i_1_n_0
    SLICE_X42Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    34.082 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1/CO[3]
                         net (fo=1, routed)           0.000    34.082    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[100]_i_1_n_0
    SLICE_X42Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040    34.122 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]_i_1/CO[3]
                         net (fo=1, routed)           0.001    34.123    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    34.189 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]_i_1/O[2]
                         net (fo=1, routed)           0.000    34.189    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]_i_1_n_5
    SLICE_X42Y50         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.197    31.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.056    31.253 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.270    31.522    design_1_i/HCI_3/inst/mux_out[3]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.056    31.578 f  design_1_i/HCI_3/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.191    31.770    design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    31.826 r  design_1_i/HCI_3/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.024    design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y143        LUT6 (Prop_lut6_I0_O)        0.056    32.080 f  design_1_i/HCI_3/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.304    design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.360 r  design_1_i/HCI_3/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.510    design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.566 f  design_1_i/HCI_3/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.624    design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y142        LUT6 (Prop_lut6_I0_O)        0.056    32.680 r  design_1_i/HCI_3/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.043    design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y142        LUT5 (Prop_lut5_I0_O)        0.055    33.098 r  design_1_i/HCI_3/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.383    34.481    design_1_i/HCI_3/inst/frequency_counter_instance/out[3]
    SLICE_X42Y50         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110]/C
                         clock pessimism             -0.659    33.822    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.218    34.040    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[110]
  -------------------------------------------------------------------
                         required time                        -34.040    
                         arrival time                          34.189    
  -------------------------------------------------------------------
                         slack                                  0.149    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk30_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 30.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y20   design_1_i/clk_wiz_10MHz/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[34]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[35]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X39Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X38Y51     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X38Y51     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X38Y51     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X38Y51     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[0].freq_count_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X37Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X37Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X37Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X37Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X42Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[108]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X42Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[109]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X37Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[64]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X37Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[65]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X37Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[66]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X37Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[67]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X37Y53     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[80]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X37Y53     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[81]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X37Y53     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[82]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X37Y53     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[2].freq_count_reg[83]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X42Y53     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X42Y53     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[3].freq_count_reg[121]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk70_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk70_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       95.754ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.754ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.598ns  (logic 2.388ns (66.361%)  route 1.211ns (33.639%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 178.101 - 170.000 ) 
    Source Clock Delay      (SCD):    10.159ns = ( 80.159 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.255ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.510    72.510    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.124    72.634 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.526    73.160    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.150    73.310 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.439    73.749    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.355    74.104 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    74.598    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.722 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    75.240    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.364 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    75.728    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.852 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    76.001    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.125 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    77.004    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.149    77.153 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.006    80.159    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.726    80.885 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/Q
                         net (fo=2, routed)           1.210    82.095    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    82.219 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2/O
                         net (fo=1, routed)           0.000    82.219    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.732 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.732    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.849 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.849    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.966 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.966    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.083 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.083    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.200 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.201    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.318 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.318    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.435 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.435    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.758 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1/O[1]
                         net (fo=1, routed)           0.000    83.758    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1_n_6
    SLICE_X36Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.187   172.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100   172.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.334   172.621    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.121   172.742 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.369   173.111    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.286   173.397 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   173.811    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.911 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   174.339    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.439 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   174.738    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.838 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   174.963    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.063 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.778    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.120   175.898 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.203   178.101    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]/C
                         clock pessimism              1.255   179.356    
                         clock uncertainty           -0.121   179.235    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.277   179.512    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]
  -------------------------------------------------------------------
                         required time                        179.511    
                         arrival time                         -83.758    
  -------------------------------------------------------------------
                         slack                                 95.754    

Slack (MET) :             95.762ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.590ns  (logic 2.380ns (66.286%)  route 1.211ns (33.714%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 178.101 - 170.000 ) 
    Source Clock Delay      (SCD):    10.159ns = ( 80.159 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.255ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.510    72.510    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.124    72.634 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.526    73.160    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.150    73.310 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.439    73.749    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.355    74.104 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    74.598    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.722 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    75.240    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.364 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    75.728    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.852 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    76.001    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.125 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    77.004    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.149    77.153 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.006    80.159    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.726    80.885 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/Q
                         net (fo=2, routed)           1.210    82.095    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    82.219 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2/O
                         net (fo=1, routed)           0.000    82.219    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.732 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.732    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.849 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.849    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.966 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.966    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.083 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.083    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.200 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.201    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.318 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.318    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.435 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.435    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.750 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1/O[3]
                         net (fo=1, routed)           0.000    83.750    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1_n_4
    SLICE_X36Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.187   172.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100   172.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.334   172.621    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.121   172.742 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.369   173.111    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.286   173.397 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   173.811    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.911 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   174.339    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.439 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   174.738    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.838 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   174.963    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.063 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.778    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.120   175.898 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.203   178.101    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383]/C
                         clock pessimism              1.255   179.356    
                         clock uncertainty           -0.121   179.235    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.277   179.512    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383]
  -------------------------------------------------------------------
                         required time                        179.511    
                         arrival time                         -83.750    
  -------------------------------------------------------------------
                         slack                                 95.762    

Slack (MET) :             95.838ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[382]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.514ns  (logic 2.304ns (65.557%)  route 1.211ns (34.443%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 178.101 - 170.000 ) 
    Source Clock Delay      (SCD):    10.159ns = ( 80.159 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.255ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.510    72.510    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.124    72.634 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.526    73.160    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.150    73.310 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.439    73.749    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.355    74.104 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    74.598    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.722 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    75.240    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.364 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    75.728    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.852 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    76.001    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.125 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    77.004    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.149    77.153 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.006    80.159    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.726    80.885 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/Q
                         net (fo=2, routed)           1.210    82.095    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    82.219 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2/O
                         net (fo=1, routed)           0.000    82.219    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.732 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.732    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.849 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.849    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.966 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.966    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.083 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.083    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.200 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.201    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.318 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.318    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.435 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.435    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.674 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1/O[2]
                         net (fo=1, routed)           0.000    83.674    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1_n_5
    SLICE_X36Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[382]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.187   172.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100   172.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.334   172.621    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.121   172.742 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.369   173.111    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.286   173.397 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   173.811    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.911 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   174.339    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.439 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   174.738    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.838 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   174.963    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.063 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.778    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.120   175.898 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.203   178.101    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[382]/C
                         clock pessimism              1.255   179.356    
                         clock uncertainty           -0.121   179.235    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.277   179.512    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[382]
  -------------------------------------------------------------------
                         required time                        179.511    
                         arrival time                         -83.674    
  -------------------------------------------------------------------
                         slack                                 95.838    

Slack (MET) :             95.858ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.494ns  (logic 2.284ns (65.360%)  route 1.211ns (34.640%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.101ns = ( 178.101 - 170.000 ) 
    Source Clock Delay      (SCD):    10.159ns = ( 80.159 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.255ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.510    72.510    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.124    72.634 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.526    73.160    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.150    73.310 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.439    73.749    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.355    74.104 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    74.598    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.722 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    75.240    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.364 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    75.728    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.852 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    76.001    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.125 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    77.004    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.149    77.153 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.006    80.159    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.726    80.885 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/Q
                         net (fo=2, routed)           1.210    82.095    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    82.219 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2/O
                         net (fo=1, routed)           0.000    82.219    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.732 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.732    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.849 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.849    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.966 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.966    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.083 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.083    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.200 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.201    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.318 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.318    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.435 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.435    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_0
    SLICE_X36Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    83.654 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1/O[0]
                         net (fo=1, routed)           0.000    83.654    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1_n_7
    SLICE_X36Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.187   172.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100   172.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.334   172.621    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.121   172.742 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.369   173.111    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.286   173.397 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   173.811    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.911 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   174.339    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.439 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   174.738    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.838 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   174.963    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.063 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.778    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.120   175.898 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.203   178.101    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]/C
                         clock pessimism              1.255   179.356    
                         clock uncertainty           -0.121   179.235    
    SLICE_X36Y52         FDRE (Setup_fdre_C_D)        0.277   179.512    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]
  -------------------------------------------------------------------
                         required time                        179.511    
                         arrival time                         -83.654    
  -------------------------------------------------------------------
                         slack                                 95.858    

Slack (MET) :             95.957ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.505ns  (logic 2.338ns (66.702%)  route 1.167ns (33.298%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.188ns = ( 178.188 - 170.000 ) 
    Source Clock Delay      (SCD):    10.218ns = ( 80.218 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.384ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.530    72.530    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.124    72.654 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    73.324    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.448 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.432    73.880    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    74.004 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    74.619    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    74.743 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    75.234    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.358 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    75.729    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.853 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    76.011    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    76.135 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    77.014    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.149    77.163 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.055    80.218    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.664    80.882 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.166    82.049    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X48Y48         LUT1 (Prop_lut1_I0_O)        0.124    82.173 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    82.173    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.705 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.705    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.001    82.819    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.933    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.047    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.161    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.275    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.389    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    83.723 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[1]
                         net (fo=1, routed)           0.000    83.723    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_6
    SLICE_X48Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.205   172.205    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100   172.305 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545   172.850    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100   172.950 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.364   173.314    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   173.414 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   173.936    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.036 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413   174.448    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.548 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   174.854    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.954 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   175.088    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   175.188 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.904    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.120   176.024 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.164   178.188    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]/C
                         clock pessimism              1.384   179.572    
                         clock uncertainty           -0.121   179.451    
    SLICE_X48Y55         FDRE (Setup_fdre_C_D)        0.230   179.681    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[637]
  -------------------------------------------------------------------
                         required time                        179.680    
                         arrival time                         -83.723    
  -------------------------------------------------------------------
                         slack                                 95.957    

Slack (MET) :             95.978ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.484ns  (logic 2.317ns (66.501%)  route 1.167ns (33.499%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.188ns = ( 178.188 - 170.000 ) 
    Source Clock Delay      (SCD):    10.218ns = ( 80.218 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.384ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.530    72.530    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.124    72.654 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    73.324    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.448 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.432    73.880    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    74.004 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    74.619    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    74.743 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    75.234    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.358 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    75.729    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.853 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    76.011    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    76.135 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    77.014    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.149    77.163 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.055    80.218    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.664    80.882 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.166    82.049    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X48Y48         LUT1 (Prop_lut1_I0_O)        0.124    82.173 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    82.173    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.705 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.705    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.001    82.819    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.933    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.047    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.161    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.275    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.389    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    83.702 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[3]
                         net (fo=1, routed)           0.000    83.702    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_4
    SLICE_X48Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.205   172.205    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100   172.305 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545   172.850    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100   172.950 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.364   173.314    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   173.414 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   173.936    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.036 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413   174.448    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.548 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   174.854    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.954 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   175.088    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   175.188 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.904    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.120   176.024 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.164   178.188    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]/C
                         clock pessimism              1.384   179.572    
                         clock uncertainty           -0.121   179.451    
    SLICE_X48Y55         FDRE (Setup_fdre_C_D)        0.230   179.681    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[639]
  -------------------------------------------------------------------
                         required time                        179.680    
                         arrival time                         -83.702    
  -------------------------------------------------------------------
                         slack                                 95.978    

Slack (MET) :             96.010ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.481ns  (logic 2.271ns (65.231%)  route 1.211ns (34.770%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.240ns = ( 178.240 - 170.000 ) 
    Source Clock Delay      (SCD):    10.159ns = ( 80.159 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.255ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.510    72.510    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.124    72.634 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.526    73.160    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.150    73.310 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.439    73.749    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.355    74.104 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    74.598    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.722 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    75.240    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.364 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    75.728    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.852 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    76.001    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.125 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    77.004    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.149    77.153 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.006    80.159    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.726    80.885 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/Q
                         net (fo=2, routed)           1.210    82.095    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    82.219 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2/O
                         net (fo=1, routed)           0.000    82.219    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.732 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.732    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.849 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.849    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.966 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.966    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.083 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.083    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.200 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.201    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.318 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.318    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    83.641 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/O[1]
                         net (fo=1, routed)           0.000    83.641    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_6
    SLICE_X36Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.187   172.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100   172.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.334   172.621    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.121   172.742 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.369   173.111    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.286   173.397 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   173.811    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.911 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   174.339    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.439 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   174.738    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.838 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   174.963    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.063 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.778    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.120   175.898 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.342   178.240    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]/C
                         clock pessimism              1.255   179.495    
                         clock uncertainty           -0.121   179.374    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)        0.277   179.651    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]
  -------------------------------------------------------------------
                         required time                        179.651    
                         arrival time                         -83.641    
  -------------------------------------------------------------------
                         slack                                 96.010    

Slack (MET) :             96.018ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.473ns  (logic 2.263ns (65.151%)  route 1.211ns (34.850%))
  Logic Levels:           8  (CARRY4=7 LUT1=1)
  Clock Path Skew:        -0.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.240ns = ( 178.240 - 170.000 ) 
    Source Clock Delay      (SCD):    10.159ns = ( 80.159 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.255ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.510    72.510    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.124    72.634 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.526    73.160    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.150    73.310 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.439    73.749    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.355    74.104 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    74.598    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.124    74.722 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    75.240    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.364 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    75.728    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    75.852 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    76.001    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.124    76.125 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    77.004    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.149    77.153 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.006    80.159    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.726    80.885 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/Q
                         net (fo=2, routed)           1.210    82.095    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]
    SLICE_X36Y45         LUT1 (Prop_lut1_I0_O)        0.124    82.219 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2/O
                         net (fo=1, routed)           0.000    82.219    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count[352]_i_2_n_0
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    82.732 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.732    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X36Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.849 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.849    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X36Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.966 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.966    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X36Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.083 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.083    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X36Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.200 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.001    83.201    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.318 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.318    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X36Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    83.633 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/O[3]
                         net (fo=1, routed)           0.000    83.633    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_4
    SLICE_X36Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.187   172.187    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.100   172.287 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.334   172.621    design_1_i/HCI_3/inst/mux_out[11]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.121   172.742 f  design_1_i/HCI_3/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.369   173.111    design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.286   173.397 r  design_1_i/HCI_3/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   173.811    design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100   173.911 f  design_1_i/HCI_3/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   174.339    design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.439 r  design_1_i/HCI_3/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   174.738    design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.838 f  design_1_i/HCI_3/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   174.963    design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y137        LUT6 (Prop_lut6_I0_O)        0.100   175.063 r  design_1_i/HCI_3/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.778    design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y137        LUT5 (Prop_lut5_I0_O)        0.120   175.898 r  design_1_i/HCI_3/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.342   178.240    design_1_i/HCI_3/inst/frequency_counter_instance/out[11]
    SLICE_X36Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]/C
                         clock pessimism              1.255   179.495    
                         clock uncertainty           -0.121   179.374    
    SLICE_X36Y51         FDRE (Setup_fdre_C_D)        0.277   179.651    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]
  -------------------------------------------------------------------
                         required time                        179.651    
                         arrival time                         -83.633    
  -------------------------------------------------------------------
                         slack                                 96.018    

Slack (MET) :             96.052ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.410ns  (logic 2.243ns (65.774%)  route 1.167ns (34.226%))
  Logic Levels:           9  (CARRY4=8 LUT1=1)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.188ns = ( 178.188 - 170.000 ) 
    Source Clock Delay      (SCD):    10.218ns = ( 80.218 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.384ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.530    72.530    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.124    72.654 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.670    73.324    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    73.448 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.432    73.880    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    74.004 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.615    74.619    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.124    74.743 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    75.234    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.358 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    75.729    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.853 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    76.011    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.124    76.135 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    77.014    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.149    77.163 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.055    80.218    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y48         FDRE (Prop_fdre_C_Q)         0.664    80.882 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]/Q
                         net (fo=2, routed)           1.166    82.049    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]
    SLICE_X48Y48         LUT1 (Prop_lut1_I0_O)        0.124    82.173 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2/O
                         net (fo=1, routed)           0.000    82.173    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count[608]_i_2_n_0
    SLICE_X48Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    82.705 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.705    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[608]_i_1_n_0
    SLICE_X48Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.819 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1/CO[3]
                         net (fo=1, routed)           0.001    82.819    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[612]_i_1_n_0
    SLICE_X48Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.933 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1/CO[3]
                         net (fo=1, routed)           0.000    82.933    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]_i_1_n_0
    SLICE_X48Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.047 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.047    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]_i_1_n_0
    SLICE_X48Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.161 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.161    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.275 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.275    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    83.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/CO[3]
                         net (fo=1, routed)           0.000    83.389    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_0
    SLICE_X48Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    83.628 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1/O[2]
                         net (fo=1, routed)           0.000    83.628    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[636]_i_1_n_5
    SLICE_X48Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.205   172.205    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100   172.305 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.545   172.850    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100   172.950 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.364   173.314    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   173.414 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.522   173.936    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.100   174.036 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413   174.448    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.548 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306   174.854    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.954 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134   175.088    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.100   175.188 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   175.904    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.120   176.024 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.164   178.188    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]/C
                         clock pessimism              1.384   179.572    
                         clock uncertainty           -0.121   179.451    
    SLICE_X48Y55         FDRE (Setup_fdre_C_D)        0.230   179.681    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[638]
  -------------------------------------------------------------------
                         required time                        179.680    
                         arrival time                         -83.628    
  -------------------------------------------------------------------
                         slack                                 96.052    

Slack (MET) :             96.053ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@170.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        3.474ns  (logic 2.154ns (62.006%)  route 1.320ns (37.994%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.629ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.264ns = ( 179.264 - 170.000 ) 
    Source Clock Delay      (SCD):    11.528ns = ( 81.528 - 70.000 ) 
    Clock Pessimism Removal (CPR):    1.635ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    71.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.778    68.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.889    69.899    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          3.100    73.100    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.124    73.224 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.748    73.972    design_1_i/HCI_3/inst/mux_out[12]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.124    74.096 f  design_1_i/HCI_3/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.429    74.525    design_1_i/HCI_3/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.124    74.649 r  design_1_i/HCI_3/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    75.013    design_1_i/HCI_3/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.137 f  design_1_i/HCI_3/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    75.286    design_1_i/HCI_3/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.124    75.410 r  design_1_i/HCI_3/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    75.903    design_1_i/HCI_3/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.124    76.027 f  design_1_i/HCI_3/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.830    76.857    design_1_i/HCI_3/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.124    76.981 r  design_1_i/HCI_3/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.974    77.956    design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X44Y146        LUT5 (Prop_lut5_I0_O)        0.152    78.108 r  design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.421    81.528    design_1_i/HCI_3/inst/frequency_counter_instance/out[12]
    SLICE_X30Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y48         FDRE (Prop_fdre_C_Q)         0.726    82.254 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]/Q
                         net (fo=2, routed)           1.319    83.573    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]
    SLICE_X30Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    84.210 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.210    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[392]_i_1_n_0
    SLICE_X30Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.327 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1/CO[3]
                         net (fo=1, routed)           0.001    84.328    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[396]_i_1_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.445 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.445    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]_i_1_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.562 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.562    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[404]_i_1_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    84.679 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1/CO[3]
                         net (fo=1, routed)           0.000    84.679    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[408]_i_1_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    85.002 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1/O[1]
                         net (fo=1, routed)           0.000    85.002    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]_i_1_n_6
    SLICE_X30Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    170.000   170.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   170.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   171.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412   168.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725   169.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091   170.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.687   172.687    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100   172.787 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.537   173.324    design_1_i/HCI_3/inst/mux_out[12]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.100   173.424 f  design_1_i/HCI_3/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.360   173.785    design_1_i/HCI_3/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.100   173.885 r  design_1_i/HCI_3/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   174.183    design_1_i/HCI_3/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.283 f  design_1_i/HCI_3/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   174.408    design_1_i/HCI_3/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.100   174.508 r  design_1_i/HCI_3/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414   174.922    design_1_i/HCI_3/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X45Y136        LUT6 (Prop_lut6_I0_O)        0.100   175.022 f  design_1_i/HCI_3/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.697   175.718    design_1_i/HCI_3/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X44Y146        LUT6 (Prop_lut6_I0_O)        0.100   175.818 r  design_1_i/HCI_3/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.804   176.623    design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X44Y146        LUT5 (Prop_lut5_I0_O)        0.122   176.745 r  design_1_i/HCI_3/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.520   179.264    design_1_i/HCI_3/inst/frequency_counter_instance/out[12]
    SLICE_X30Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/C
                         clock pessimism              1.635   180.899    
                         clock uncertainty           -0.121   180.778    
    SLICE_X30Y53         FDRE (Setup_fdre_C_D)        0.277   181.055    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]
  -------------------------------------------------------------------
                         required time                        181.055    
                         arrival time                         -85.002    
  -------------------------------------------------------------------
                         slack                                 96.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.667ns  (logic 0.498ns (74.663%)  route 0.169ns (25.337%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 74.680 - 70.000 ) 
    Source Clock Delay      (SCD):    3.678ns = ( 73.678 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.898    70.898    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.045    70.943 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.221    71.164    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.044    71.208 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.166    71.374    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.118    71.492 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    71.717    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.045    71.762 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.934    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.979 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.111    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    72.156 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.214    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    72.259 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.554    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.044    72.598 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.080    73.678    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X45Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.208    73.886 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           0.168    74.054    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X45Y48         LUT1 (Prop_lut1_I0_O)        0.045    74.099 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    74.099    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    74.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    74.290 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.001    74.291    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    74.345 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/O[0]
                         net (fo=1, routed)           0.000    74.345    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_7
    SLICE_X45Y50         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.221    71.221    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.277 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.272    71.549    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.055    71.604 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.193    71.797    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.147    71.944 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    72.204    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.056    72.260 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.462    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.518 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.676    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.732 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.799    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.855 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.218    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.055    73.273 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.407    74.680    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X45Y50         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]/C
                         clock pessimism             -0.683    73.997    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.189    74.186    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]
  -------------------------------------------------------------------
                         required time                        -74.186    
                         arrival time                          74.345    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.595ns  (logic 0.461ns (77.524%)  route 0.134ns (22.476%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 74.425 - 70.000 ) 
    Source Clock Delay      (SCD):    3.528ns = ( 73.528 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.881    70.881    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.045    70.926 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225    71.151    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.045    71.196 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.156    71.352    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.397 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    71.629    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.674 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.846    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    71.891 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.023    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.068 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.126    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.171 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.467    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.044    72.511 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.017    73.528    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.208    73.736 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/Q
                         net (fo=2, routed)           0.134    73.869    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    74.029 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.029    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    74.068 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.068    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    74.122 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[0]
                         net (fo=1, routed)           0.000    74.122    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_7
    SLICE_X48Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.207    71.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.056    71.263 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277    71.540    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.056    71.596 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.183    71.779    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.835 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.102    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.158 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.359    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.415 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.573    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.629 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.696    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.752 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.115    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.055    73.170 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.255    74.425    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                         clock pessimism             -0.660    73.766    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.189    73.955    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
  -------------------------------------------------------------------
                         required time                        -73.955    
                         arrival time                          74.122    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.678ns  (logic 0.509ns (75.075%)  route 0.169ns (24.926%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 74.680 - 70.000 ) 
    Source Clock Delay      (SCD):    3.678ns = ( 73.678 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.898    70.898    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.045    70.943 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.221    71.164    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.044    71.208 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.166    71.374    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.118    71.492 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    71.717    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.045    71.762 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.934    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.979 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.111    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    72.156 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.214    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    72.259 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.554    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.044    72.598 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.080    73.678    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X45Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.208    73.886 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           0.168    74.054    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X45Y48         LUT1 (Prop_lut1_I0_O)        0.045    74.099 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    74.099    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    74.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    74.290 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.001    74.291    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    74.356 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/O[2]
                         net (fo=1, routed)           0.000    74.356    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_5
    SLICE_X45Y50         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.221    71.221    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.277 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.272    71.549    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.055    71.604 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.193    71.797    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.147    71.944 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    72.204    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.056    72.260 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.462    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.518 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.676    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.732 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.799    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.855 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.218    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.055    73.273 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.407    74.680    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X45Y50         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554]/C
                         clock pessimism             -0.683    73.997    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.189    74.186    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[554]
  -------------------------------------------------------------------
                         required time                        -74.186    
                         arrival time                          74.356    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.627ns  (logic 0.459ns (73.171%)  route 0.168ns (26.830%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 74.626 - 70.000 ) 
    Source Clock Delay      (SCD):    3.678ns = ( 73.678 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.898    70.898    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.045    70.943 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.221    71.164    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.044    71.208 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.166    71.374    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.118    71.492 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    71.717    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.045    71.762 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.934    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.979 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.111    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    72.156 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.214    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    72.259 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.554    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.044    72.598 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.080    73.678    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X45Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.208    73.886 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           0.168    74.054    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X45Y48         LUT1 (Prop_lut1_I0_O)        0.045    74.099 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    74.099    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    74.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    74.305 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/O[0]
                         net (fo=1, routed)           0.000    74.305    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_7
    SLICE_X45Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.221    71.221    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.277 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.272    71.549    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.055    71.604 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.193    71.797    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.147    71.944 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    72.204    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.056    72.260 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.462    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.518 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.676    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.732 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.799    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.855 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.218    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.055    73.273 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.353    74.626    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X45Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]/C
                         clock pessimism             -0.683    73.943    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.189    74.132    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]
  -------------------------------------------------------------------
                         required time                        -74.132    
                         arrival time                          74.305    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.556ns  (logic 0.422ns (75.947%)  route 0.134ns (24.054%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 74.380 - 70.000 ) 
    Source Clock Delay      (SCD):    3.528ns = ( 73.528 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.881    70.881    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.045    70.926 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225    71.151    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.045    71.196 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.156    71.352    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.397 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    71.629    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.674 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.846    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    71.891 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.023    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.068 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.126    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.171 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.467    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.044    72.511 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.017    73.528    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.208    73.736 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/Q
                         net (fo=2, routed)           0.134    73.869    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    74.029 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.029    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    74.083 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/O[0]
                         net (fo=1, routed)           0.000    74.083    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_7
    SLICE_X48Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.207    71.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.056    71.263 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277    71.540    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.056    71.596 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.183    71.779    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.835 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.102    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.158 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.359    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.415 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.573    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.629 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.696    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.752 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.115    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.055    73.170 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.210    74.380    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]/C
                         clock pessimism             -0.660    73.720    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.189    73.909    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]
  -------------------------------------------------------------------
                         required time                        -73.909    
                         arrival time                          74.083    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.606ns  (logic 0.472ns (77.932%)  route 0.134ns (22.068%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.425ns = ( 74.425 - 70.000 ) 
    Source Clock Delay      (SCD):    3.528ns = ( 73.528 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.881    70.881    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.045    70.926 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225    71.151    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.045    71.196 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.156    71.352    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.397 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    71.629    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.674 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.846    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    71.891 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.023    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.068 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.126    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.171 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.467    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.044    72.511 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.017    73.528    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.208    73.736 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/Q
                         net (fo=2, routed)           0.134    73.869    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    74.029 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.029    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    74.068 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.068    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X48Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    74.133 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[2]
                         net (fo=1, routed)           0.000    74.133    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_5
    SLICE_X48Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.207    71.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.056    71.263 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277    71.540    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.056    71.596 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.183    71.779    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.835 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.102    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.158 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.359    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.415 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.573    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.629 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.696    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.752 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.115    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.055    73.170 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.255    74.425    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/C
                         clock pessimism             -0.660    73.766    
    SLICE_X48Y54         FDRE (Hold_fdre_C_D)         0.189    73.955    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]
  -------------------------------------------------------------------
                         required time                        -73.955    
                         arrival time                          74.133    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.638ns  (logic 0.470ns (73.634%)  route 0.168ns (26.367%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.626ns = ( 74.626 - 70.000 ) 
    Source Clock Delay      (SCD):    3.678ns = ( 73.678 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.898    70.898    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.045    70.943 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.221    71.164    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.044    71.208 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.166    71.374    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.118    71.492 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    71.717    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.045    71.762 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.934    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.979 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.111    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    72.156 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.214    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    72.259 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.554    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.044    72.598 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.080    73.678    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X45Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.208    73.886 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           0.168    74.054    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X45Y48         LUT1 (Prop_lut1_I0_O)        0.045    74.099 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    74.099    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    74.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    74.316 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/O[2]
                         net (fo=1, routed)           0.000    74.316    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_5
    SLICE_X45Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.221    71.221    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.277 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.272    71.549    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.055    71.604 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.193    71.797    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.147    71.944 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    72.204    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.056    72.260 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.462    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.518 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.676    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.732 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.799    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.855 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.218    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.055    73.273 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.353    74.626    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X45Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550]/C
                         clock pessimism             -0.683    73.943    
    SLICE_X45Y49         FDRE (Hold_fdre_C_D)         0.189    74.132    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[550]
  -------------------------------------------------------------------
                         required time                        -74.132    
                         arrival time                          74.316    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.414%)  route 0.134ns (23.587%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.380ns = ( 74.380 - 70.000 ) 
    Source Clock Delay      (SCD):    3.528ns = ( 73.528 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.660ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.881    70.881    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.045    70.926 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.225    71.151    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.045    71.196 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.156    71.352    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.397 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.232    71.629    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.045    71.674 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.846    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    71.891 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.023    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.068 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.126    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.045    72.171 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.467    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.044    72.511 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.017    73.528    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y52         FDRE (Prop_fdre_C_Q)         0.208    73.736 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]/Q
                         net (fo=2, routed)           0.134    73.869    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[626]
    SLICE_X48Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    74.029 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.029    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[624]_i_1_n_0
    SLICE_X48Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    74.094 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/O[2]
                         net (fo=1, routed)           0.000    74.094    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_5
    SLICE_X48Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.207    71.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.056    71.263 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.277    71.540    design_1_i/HCI_3/inst/mux_out[19]
    SLICE_X46Y138        LUT1 (Prop_lut1_I0_O)        0.056    71.596 f  design_1_i/HCI_3/inst/mux_out_inst/O
                         net (fo=1, routed)           0.183    71.779    design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    71.835 r  design_1_i/HCI_3/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.102    design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.158 f  design_1_i/HCI_3/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.359    design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.415 r  design_1_i/HCI_3/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.573    design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.629 f  design_1_i/HCI_3/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.696    design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y136        LUT6 (Prop_lut6_I0_O)        0.056    72.752 r  design_1_i/HCI_3/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.115    design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y136        LUT5 (Prop_lut5_I0_O)        0.055    73.170 r  design_1_i/HCI_3/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.210    74.380    design_1_i/HCI_3/inst/frequency_counter_instance/out[19]
    SLICE_X48Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]/C
                         clock pessimism             -0.660    73.720    
    SLICE_X48Y53         FDRE (Hold_fdre_C_D)         0.189    73.909    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]
  -------------------------------------------------------------------
                         required time                        -73.909    
                         arrival time                          74.094    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[530]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.558ns  (logic 0.422ns (75.652%)  route 0.136ns (24.349%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 74.692 - 70.000 ) 
    Source Clock Delay      (SCD):    3.726ns = ( 73.726 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.787ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.898    70.898    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.045    70.943 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.221    71.164    design_1_i/HCI_3/inst/mux_out[16]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.045    71.209 f  design_1_i/HCI_3/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.185    71.394    design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.113    71.507 r  design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    71.639    design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.045    71.684 f  design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    71.742    design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.045    71.787 r  design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.308    72.095    design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.045    72.140 f  design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    72.310    design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.045    72.355 r  design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    72.690    design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X44Y140        LUT5 (Prop_lut5_I0_O)        0.045    72.735 r  design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.991    73.726    design_1_i/HCI_3/inst/frequency_counter_instance/out[16]
    SLICE_X44Y45         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[530]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.208    73.934 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[530]/Q
                         net (fo=2, routed)           0.136    74.070    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[530]
    SLICE_X44Y45         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    74.230 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[528]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.230    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[528]_i_1_n_0
    SLICE_X44Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    74.284 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532]_i_1/O[0]
                         net (fo=1, routed)           0.000    74.284    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532]_i_1_n_7
    SLICE_X44Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.221    71.221    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.277 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.272    71.549    design_1_i/HCI_3/inst/mux_out[16]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.056    71.605 f  design_1_i/HCI_3/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.213    71.818    design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.141    71.959 r  design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.117    design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.056    72.173 f  design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.240    design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.056    72.296 r  design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.360    72.656    design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.056    72.712 f  design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.911    design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.056    72.967 r  design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.369    design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X44Y140        LUT5 (Prop_lut5_I0_O)        0.056    73.425 r  design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.267    74.692    design_1_i/HCI_3/inst/frequency_counter_instance/out[16]
    SLICE_X44Y46         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532]/C
                         clock pessimism             -0.787    73.905    
    SLICE_X44Y46         FDRE (Hold_fdre_C_D)         0.189    74.094    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[532]
  -------------------------------------------------------------------
                         required time                        -74.094    
                         arrival time                          74.284    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553]/D
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns)
  Data Path Delay:        0.703ns  (logic 0.534ns (75.961%)  route 0.169ns (24.039%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.680ns = ( 74.680 - 70.000 ) 
    Source Clock Delay      (SCD):    3.678ns = ( 73.678 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.683ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    70.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.145    69.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.529    69.974    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          0.898    70.898    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.045    70.943 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.221    71.164    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.044    71.208 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.166    71.374    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.118    71.492 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    71.717    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.045    71.762 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    71.934    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    71.979 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    72.111    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    72.156 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    72.214    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.045    72.259 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    72.554    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.044    72.598 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.080    73.678    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X45Y48         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y48         FDRE (Prop_fdre_C_Q)         0.208    73.886 f  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]/Q
                         net (fo=2, routed)           0.168    74.054    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]
    SLICE_X45Y48         LUT1 (Prop_lut1_I0_O)        0.045    74.099 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2/O
                         net (fo=1, routed)           0.000    74.099    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count[544]_i_2_n_0
    SLICE_X45Y48         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152    74.251 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1/CO[3]
                         net (fo=1, routed)           0.000    74.251    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[544]_i_1_n_0
    SLICE_X45Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    74.290 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1/CO[3]
                         net (fo=1, routed)           0.001    74.291    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[548]_i_1_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    74.381 r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1/O[1]
                         net (fo=1, routed)           0.000    74.381    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[552]_i_1_n_6
    SLICE_X45Y50         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.221    71.221    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.277 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.272    71.549    design_1_i/HCI_3/inst/mux_out[17]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.055    71.604 f  design_1_i/HCI_3/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.193    71.797    design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.147    71.944 r  design_1_i/HCI_3/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    72.204    design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.056    72.260 f  design_1_i/HCI_3/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.462    design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.518 r  design_1_i/HCI_3/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.676    design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.732 f  design_1_i/HCI_3/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.799    design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y139        LUT6 (Prop_lut6_I0_O)        0.056    72.855 r  design_1_i/HCI_3/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    73.218    design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y139        LUT5 (Prop_lut5_I0_O)        0.055    73.273 r  design_1_i/HCI_3/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.407    74.680    design_1_i/HCI_3/inst/frequency_counter_instance/out[17]
    SLICE_X45Y50         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553]/C
                         clock pessimism             -0.683    73.997    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.189    74.186    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[17].freq_count_reg[553]
  -------------------------------------------------------------------
                         required time                        -74.186    
                         arrival time                          74.381    
  -------------------------------------------------------------------
                         slack                                  0.195    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk70_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 70.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y19   design_1_i/clk_wiz_10MHz/inst/clkout4_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[613]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[614]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y49     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[615]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X48Y51     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[19].freq_count_reg[620]/C
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X30Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X30Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X30Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[402]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X30Y50     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[403]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X30Y53     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[412]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X30Y53     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[413]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X30Y53     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[414]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X30Y53     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[12].freq_count_reg[415]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X31Y47     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         70.000      69.500     SLICE_X31Y47     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X36Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X36Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X36Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[354]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X36Y45     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[355]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X36Y48     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X36Y48     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X36Y48     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X36Y48     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[367]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X36Y51     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         30.000      29.500     SLICE_X36Y51     design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk90_10MHz_design_1_clk_wiz_0_1_1
  To Clock:  clk90_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       95.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.000ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        4.278ns  (logic 2.356ns (55.069%)  route 1.922ns (44.931%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.795ns = ( 198.795 - 190.000 ) 
    Source Clock Delay      (SCD):    10.925ns = ( 100.925 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.732    92.732    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.856 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           1.006    93.861    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.152    94.013 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.604    94.618    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.332    94.950 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    95.482    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.124    95.606 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    96.125    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.249 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    96.612    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.736 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    96.885    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    97.009 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.889    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.149    98.038 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.887   100.925    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.664   101.589 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/Q
                         net (fo=2, routed)           1.922   103.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   104.184 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.184    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.298 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.298    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.412 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.412    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.526 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.526    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.640 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.754 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.001   104.755    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.869 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.869    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   105.203 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1/O[1]
                         net (fo=1, routed)           0.000   105.203    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1_n_6
    SLICE_X53Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.382   192.382    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.482 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.822   193.303    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.122   193.425 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.511   193.937    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.268   194.205 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446   194.651    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100   194.751 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   195.179    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.279 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   195.578    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.678 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   195.802    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.902 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.618    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.120   196.738 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.057   198.795    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]/C
                         clock pessimism              1.300   200.094    
                         clock uncertainty           -0.121   199.973    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.230   200.203    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[381]
  -------------------------------------------------------------------
                         required time                        200.203    
                         arrival time                        -105.203    
  -------------------------------------------------------------------
                         slack                                 95.000    

Slack (MET) :             95.021ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        4.257ns  (logic 2.335ns (54.847%)  route 1.922ns (45.153%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.795ns = ( 198.795 - 190.000 ) 
    Source Clock Delay      (SCD):    10.925ns = ( 100.925 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.732    92.732    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.856 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           1.006    93.861    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.152    94.013 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.604    94.618    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.332    94.950 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    95.482    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.124    95.606 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    96.125    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.249 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    96.612    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.736 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    96.885    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    97.009 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.889    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.149    98.038 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.887   100.925    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.664   101.589 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/Q
                         net (fo=2, routed)           1.922   103.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   104.184 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.184    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.298 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.298    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.412 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.412    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.526 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.526    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.640 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.754 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.001   104.755    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.869 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.869    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   105.182 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1/O[3]
                         net (fo=1, routed)           0.000   105.182    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1_n_4
    SLICE_X53Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.382   192.382    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.482 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.822   193.303    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.122   193.425 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.511   193.937    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.268   194.205 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446   194.651    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100   194.751 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   195.179    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.279 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   195.578    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.678 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   195.802    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.902 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.618    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.120   196.738 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.057   198.795    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383]/C
                         clock pessimism              1.300   200.094    
                         clock uncertainty           -0.121   199.973    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.230   200.203    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[383]
  -------------------------------------------------------------------
                         required time                        200.203    
                         arrival time                        -105.182    
  -------------------------------------------------------------------
                         slack                                 95.021    

Slack (MET) :             95.095ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[382]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        4.183ns  (logic 2.261ns (54.048%)  route 1.922ns (45.951%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.795ns = ( 198.795 - 190.000 ) 
    Source Clock Delay      (SCD):    10.925ns = ( 100.925 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.732    92.732    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.856 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           1.006    93.861    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.152    94.013 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.604    94.618    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.332    94.950 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    95.482    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.124    95.606 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    96.125    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.249 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    96.612    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.736 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    96.885    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    97.009 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.889    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.149    98.038 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.887   100.925    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.664   101.589 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/Q
                         net (fo=2, routed)           1.922   103.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   104.184 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.184    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.298 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.298    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.412 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.412    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.526 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.526    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.640 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.754 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.001   104.755    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.869 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.869    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   105.108 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1/O[2]
                         net (fo=1, routed)           0.000   105.108    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1_n_5
    SLICE_X53Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[382]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.382   192.382    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.482 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.822   193.303    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.122   193.425 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.511   193.937    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.268   194.205 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446   194.651    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100   194.751 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   195.179    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.279 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   195.578    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.678 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   195.802    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.902 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.618    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.120   196.738 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.057   198.795    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[382]/C
                         clock pessimism              1.300   200.094    
                         clock uncertainty           -0.121   199.973    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.230   200.203    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[382]
  -------------------------------------------------------------------
                         required time                        200.203    
                         arrival time                        -105.108    
  -------------------------------------------------------------------
                         slack                                 95.095    

Slack (MET) :             95.111ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        4.167ns  (logic 2.245ns (53.872%)  route 1.922ns (46.128%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.830ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.795ns = ( 198.795 - 190.000 ) 
    Source Clock Delay      (SCD):    10.925ns = ( 100.925 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.732    92.732    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.856 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           1.006    93.861    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.152    94.013 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.604    94.618    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.332    94.950 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    95.482    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.124    95.606 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    96.125    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.249 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    96.612    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.736 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    96.885    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    97.009 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.889    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.149    98.038 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.887   100.925    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.664   101.589 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/Q
                         net (fo=2, routed)           1.922   103.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   104.184 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.184    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.298 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.298    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.412 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.412    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.526 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.526    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.640 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.754 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.001   104.755    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.869 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.869    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_0
    SLICE_X53Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223   105.092 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1/O[0]
                         net (fo=1, routed)           0.000   105.092    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]_i_1_n_7
    SLICE_X53Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.382   192.382    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.482 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.822   193.303    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.122   193.425 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.511   193.937    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.268   194.205 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446   194.651    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100   194.751 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   195.179    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.279 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   195.578    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.678 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   195.802    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.902 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.618    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.120   196.738 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.057   198.795    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y51         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]/C
                         clock pessimism              1.300   200.094    
                         clock uncertainty           -0.121   199.973    
    SLICE_X53Y51         FDRE (Setup_fdre_C_D)        0.230   200.203    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[380]
  -------------------------------------------------------------------
                         required time                        200.203    
                         arrival time                        -105.092    
  -------------------------------------------------------------------
                         slack                                 95.111    

Slack (MET) :             95.248ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        4.164ns  (logic 2.242ns (53.839%)  route 1.922ns (46.161%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.928ns = ( 198.928 - 190.000 ) 
    Source Clock Delay      (SCD):    10.925ns = ( 100.925 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.732    92.732    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.856 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           1.006    93.861    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.152    94.013 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.604    94.618    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.332    94.950 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    95.482    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.124    95.606 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    96.125    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.249 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    96.612    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.736 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    96.885    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    97.009 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.889    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.149    98.038 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.887   100.925    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.664   101.589 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/Q
                         net (fo=2, routed)           1.922   103.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   104.184 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.184    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.298 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.298    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.412 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.412    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.526 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.526    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.640 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.754 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.001   104.755    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   105.089 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/O[1]
                         net (fo=1, routed)           0.000   105.089    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_6
    SLICE_X53Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.382   192.382    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.482 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.822   193.303    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.122   193.425 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.511   193.937    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.268   194.205 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446   194.651    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100   194.751 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   195.179    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.279 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   195.578    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.678 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   195.802    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.902 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.618    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.120   196.738 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.191   198.928    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]/C
                         clock pessimism              1.300   200.228    
                         clock uncertainty           -0.121   200.107    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.230   200.337    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[377]
  -------------------------------------------------------------------
                         required time                        200.337    
                         arrival time                        -105.089    
  -------------------------------------------------------------------
                         slack                                 95.248    

Slack (MET) :             95.259ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[373]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        4.050ns  (logic 2.128ns (52.549%)  route 1.922ns (47.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 198.825 - 190.000 ) 
    Source Clock Delay      (SCD):    10.925ns = ( 100.925 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.732    92.732    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.856 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           1.006    93.861    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.152    94.013 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.604    94.618    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.332    94.950 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    95.482    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.124    95.606 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    96.125    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.249 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    96.612    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.736 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    96.885    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    97.009 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.889    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.149    98.038 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.887   100.925    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.664   101.589 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/Q
                         net (fo=2, routed)           1.922   103.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   104.184 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.184    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.298 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.298    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.412 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.412    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.526 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.526    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.640 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   104.974 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/O[1]
                         net (fo=1, routed)           0.000   104.974    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_6
    SLICE_X53Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[373]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.382   192.382    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.482 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.822   193.303    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.122   193.425 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.511   193.937    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.268   194.205 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446   194.651    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100   194.751 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   195.179    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.279 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   195.578    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.678 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   195.802    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.902 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.618    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.120   196.738 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.087   198.825    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[373]/C
                         clock pessimism              1.300   200.125    
                         clock uncertainty           -0.121   200.004    
    SLICE_X53Y49         FDRE (Setup_fdre_C_D)        0.230   200.234    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[373]
  -------------------------------------------------------------------
                         required time                        200.234    
                         arrival time                        -104.974    
  -------------------------------------------------------------------
                         slack                                 95.259    

Slack (MET) :             95.269ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        4.143ns  (logic 2.221ns (53.605%)  route 1.922ns (46.395%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.928ns = ( 198.928 - 190.000 ) 
    Source Clock Delay      (SCD):    10.925ns = ( 100.925 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.732    92.732    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.856 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           1.006    93.861    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.152    94.013 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.604    94.618    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.332    94.950 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    95.482    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.124    95.606 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    96.125    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.249 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    96.612    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.736 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    96.885    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    97.009 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.889    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.149    98.038 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.887   100.925    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.664   101.589 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/Q
                         net (fo=2, routed)           1.922   103.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   104.184 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.184    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.298 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.298    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.412 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.412    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.526 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.526    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.640 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.754 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.001   104.755    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   105.068 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/O[3]
                         net (fo=1, routed)           0.000   105.068    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_4
    SLICE_X53Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.382   192.382    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.482 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.822   193.303    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.122   193.425 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.511   193.937    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.268   194.205 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446   194.651    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100   194.751 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   195.179    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.279 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   195.578    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.678 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   195.802    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.902 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.618    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.120   196.738 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.191   198.928    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]/C
                         clock pessimism              1.300   200.228    
                         clock uncertainty           -0.121   200.107    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.230   200.337    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[379]
  -------------------------------------------------------------------
                         required time                        200.337    
                         arrival time                        -105.068    
  -------------------------------------------------------------------
                         slack                                 95.269    

Slack (MET) :             95.280ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        4.029ns  (logic 2.107ns (52.301%)  route 1.922ns (47.699%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 198.825 - 190.000 ) 
    Source Clock Delay      (SCD):    10.925ns = ( 100.925 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.732    92.732    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.856 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           1.006    93.861    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.152    94.013 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.604    94.618    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.332    94.950 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    95.482    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.124    95.606 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    96.125    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.249 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    96.612    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.736 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    96.885    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    97.009 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.889    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.149    98.038 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.887   100.925    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.664   101.589 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/Q
                         net (fo=2, routed)           1.922   103.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   104.184 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.184    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.298 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.298    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.412 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.412    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.526 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.526    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.640 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313   104.953 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/O[3]
                         net (fo=1, routed)           0.000   104.953    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_4
    SLICE_X53Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.382   192.382    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.482 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.822   193.303    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.122   193.425 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.511   193.937    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.268   194.205 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446   194.651    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100   194.751 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   195.179    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.279 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   195.578    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.678 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   195.802    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.902 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.618    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.120   196.738 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.087   198.825    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]/C
                         clock pessimism              1.300   200.125    
                         clock uncertainty           -0.121   200.004    
    SLICE_X53Y49         FDRE (Setup_fdre_C_D)        0.230   200.234    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[375]
  -------------------------------------------------------------------
                         required time                        200.234    
                         arrival time                        -104.953    
  -------------------------------------------------------------------
                         slack                                 95.280    

Slack (MET) :             95.343ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[378]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        4.069ns  (logic 2.147ns (52.761%)  route 1.922ns (47.239%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.697ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.928ns = ( 198.928 - 190.000 ) 
    Source Clock Delay      (SCD):    10.925ns = ( 100.925 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.732    92.732    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.856 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           1.006    93.861    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.152    94.013 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.604    94.618    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.332    94.950 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    95.482    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.124    95.606 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    96.125    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.249 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    96.612    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.736 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    96.885    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    97.009 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.889    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.149    98.038 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.887   100.925    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.664   101.589 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/Q
                         net (fo=2, routed)           1.922   103.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   104.184 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.184    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.298 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.298    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.412 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.412    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.526 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.526    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.640 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.754 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/CO[3]
                         net (fo=1, routed)           0.001   104.755    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_0
    SLICE_X53Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   104.994 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1/O[2]
                         net (fo=1, routed)           0.000   104.994    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[376]_i_1_n_5
    SLICE_X53Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[378]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.382   192.382    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.482 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.822   193.303    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.122   193.425 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.511   193.937    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.268   194.205 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446   194.651    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100   194.751 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   195.179    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.279 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   195.578    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.678 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   195.802    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.902 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.618    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.120   196.738 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.191   198.928    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y50         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[378]/C
                         clock pessimism              1.300   200.228    
                         clock uncertainty           -0.121   200.107    
    SLICE_X53Y50         FDRE (Setup_fdre_C_D)        0.230   200.337    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[378]
  -------------------------------------------------------------------
                         required time                        200.337    
                         arrival time                        -104.994    
  -------------------------------------------------------------------
                         slack                                 95.343    

Slack (MET) :             95.354ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[374]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@190.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        3.955ns  (logic 2.033ns (51.409%)  route 1.922ns (48.591%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.800ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.825ns = ( 198.825 - 190.000 ) 
    Source Clock Delay      (SCD):    10.925ns = ( 100.925 - 90.000 ) 
    Clock Pessimism Removal (CPR):    1.300ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.788    91.788    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.778    88.010 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    89.899    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.101    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.732    92.732    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.124    92.856 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           1.006    93.861    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.152    94.013 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.604    94.618    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.332    94.950 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    95.482    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.124    95.606 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    96.125    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.249 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    96.612    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    96.736 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    96.885    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.124    97.009 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    97.889    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.149    98.038 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.887   100.925    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y44         FDRE (Prop_fdre_C_Q)         0.664   101.589 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]/Q
                         net (fo=2, routed)           1.922   103.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[353]
    SLICE_X53Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674   104.184 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.184    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[352]_i_1_n_0
    SLICE_X53Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.298 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.298    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]_i_1_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.412 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.412    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]_i_1_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.526 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.526    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]_i_1_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.640 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1/CO[3]
                         net (fo=1, routed)           0.000   104.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[368]_i_1_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   104.879 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1/O[2]
                         net (fo=1, routed)           0.000   104.879    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]_i_1_n_5
    SLICE_X53Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[374]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                    190.000   190.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000   190.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596   191.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412   188.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725   189.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091   190.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.382   192.382    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.100   192.482 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.822   193.303    design_1_i/HCI_2/inst/mux_out[11]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.122   193.425 f  design_1_i/HCI_2/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.511   193.937    design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.268   194.205 r  design_1_i/HCI_2/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446   194.651    design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.100   194.751 f  design_1_i/HCI_2/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429   195.179    design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.279 r  design_1_i/HCI_2/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298   195.578    design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.678 f  design_1_i/HCI_2/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125   195.802    design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X45Y125        LUT6 (Prop_lut6_I0_O)        0.100   195.902 r  design_1_i/HCI_2/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715   196.618    design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X45Y125        LUT5 (Prop_lut5_I0_O)        0.120   196.738 r  design_1_i/HCI_2/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.087   198.825    design_1_i/HCI_2/inst/frequency_counter_instance/out[11]
    SLICE_X53Y49         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[374]/C
                         clock pessimism              1.300   200.125    
                         clock uncertainty           -0.121   200.004    
    SLICE_X53Y49         FDRE (Setup_fdre_C_D)        0.230   200.234    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[374]
  -------------------------------------------------------------------
                         required time                        200.234    
                         arrival time                        -104.879    
  -------------------------------------------------------------------
                         slack                                 95.354    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.639ns  (logic 0.462ns (72.344%)  route 0.177ns (27.657%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 94.774 - 90.000 ) 
    Source Clock Delay      (SCD):    3.784ns = ( 93.784 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.068    91.068    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.045    91.113 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.097    91.210    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X44Y121        LUT1 (Prop_lut1_I0_O)        0.045    91.255 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.295    91.550    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.595 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.819    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.864 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.200    92.065    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.110 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.241    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.286 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.344    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.389 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.685    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.044    92.729 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.055    93.784    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X71Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.208    93.992 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/Q
                         net (fo=2, routed)           0.177    94.169    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]
    SLICE_X71Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    94.369 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.369    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X71Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    94.423 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[0]
                         net (fo=1, routed)           0.000    94.423    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_7
    SLICE_X71Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.418    91.418    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.056    91.474 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.115    91.589    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X44Y121        LUT1 (Prop_lut1_I0_O)        0.056    91.645 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.333    91.978    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.034 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.294    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.350 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229    92.579    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.635 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.793    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.849 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.916    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.972 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.336    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.055    93.391 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.383    94.774    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X71Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                         clock pessimism             -0.662    94.112    
    SLICE_X71Y47         FDRE (Hold_fdre_C_D)         0.189    94.301    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
  -------------------------------------------------------------------
                         required time                        -94.301    
                         arrival time                          94.423    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.556ns  (logic 0.422ns (75.947%)  route 0.134ns (24.054%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 94.646 - 90.000 ) 
    Source Clock Delay      (SCD):    3.743ns = ( 93.743 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.900    90.900    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.945 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.189    91.133    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.045    91.178 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.281    91.459    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.504 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    91.636    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.681 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    91.739    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.784 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    92.009    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    92.054 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.224    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    92.269 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    92.604    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.045    92.649 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.094    93.743    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X68Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.208    93.951 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/Q
                         net (fo=2, routed)           0.134    94.085    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]
    SLICE_X68Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.245 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.245    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    94.299 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/O[0]
                         net (fo=1, routed)           0.000    94.299    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_7
    SLICE_X68Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.219    91.219    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.275 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.229    91.504    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.056    91.560 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.324    91.884    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.940 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.098    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.154 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.221    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.277 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.538    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.594 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.793    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.849 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    93.251    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.056    93.307 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.339    94.646    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X68Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/C
                         clock pessimism             -0.658    93.988    
    SLICE_X68Y45         FDRE (Hold_fdre_C_D)         0.189    94.177    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]
  -------------------------------------------------------------------
                         required time                        -94.177    
                         arrival time                          94.299    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[566]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.556ns  (logic 0.422ns (75.947%)  route 0.134ns (24.054%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 94.811 - 90.000 ) 
    Source Clock Delay      (SCD):    3.877ns = ( 93.877 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.954    90.954    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.045    90.999 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.230    91.229    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.045    91.274 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.289    91.562    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.045    91.607 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.832    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.045    91.877 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    92.050    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.095 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.227    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.272 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.330    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.375 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.670    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.044    92.714 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.163    93.877    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X74Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[566]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.208    94.085 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[566]/Q
                         net (fo=2, routed)           0.134    94.219    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[566]
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.379 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.379    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    94.433 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[0]
                         net (fo=1, routed)           0.000    94.433    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_7
    SLICE_X74Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.284    91.284    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.340 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.283    91.623    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.056    91.679 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.333    92.011    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.067 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.328    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.384 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.586    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.642 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.799    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.855 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.923    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.979 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.342    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.397 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.415    94.811    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X74Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]/C
                         clock pessimism             -0.693    94.118    
    SLICE_X74Y48         FDRE (Hold_fdre_C_D)         0.189    94.307    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]
  -------------------------------------------------------------------
                         required time                        -94.307    
                         arrival time                          94.433    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.650ns  (logic 0.473ns (72.813%)  route 0.177ns (27.189%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 94.774 - 90.000 ) 
    Source Clock Delay      (SCD):    3.784ns = ( 93.784 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.068    91.068    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.045    91.113 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.097    91.210    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X44Y121        LUT1 (Prop_lut1_I0_O)        0.045    91.255 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.295    91.550    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.595 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.819    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.864 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.200    92.065    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.110 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.241    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.286 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.344    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.389 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.685    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.044    92.729 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.055    93.784    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X71Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.208    93.992 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/Q
                         net (fo=2, routed)           0.177    94.169    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]
    SLICE_X71Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    94.369 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.369    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X71Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    94.434 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[2]
                         net (fo=1, routed)           0.000    94.434    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_5
    SLICE_X71Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.418    91.418    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.056    91.474 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.115    91.589    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X44Y121        LUT1 (Prop_lut1_I0_O)        0.056    91.645 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.333    91.978    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.034 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.294    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.350 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229    92.579    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.635 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.793    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.849 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.916    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.972 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.336    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.055    93.391 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.383    94.774    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X71Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/C
                         clock pessimism             -0.662    94.112    
    SLICE_X71Y47         FDRE (Hold_fdre_C_D)         0.189    94.301    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]
  -------------------------------------------------------------------
                         required time                        -94.301    
                         arrival time                          94.434    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.414%)  route 0.134ns (23.587%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 94.646 - 90.000 ) 
    Source Clock Delay      (SCD):    3.743ns = ( 93.743 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.900    90.900    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.945 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.189    91.133    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.045    91.178 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.281    91.459    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.504 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    91.636    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.681 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    91.739    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.784 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    92.009    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    92.054 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.224    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    92.269 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    92.604    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.045    92.649 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.094    93.743    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X68Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.208    93.951 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/Q
                         net (fo=2, routed)           0.134    94.085    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]
    SLICE_X68Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.245 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.245    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    94.310 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/O[2]
                         net (fo=1, routed)           0.000    94.310    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_5
    SLICE_X68Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.219    91.219    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.275 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.229    91.504    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.056    91.560 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.324    91.884    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.940 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.098    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.154 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.221    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.277 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.538    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.594 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.793    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.849 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    93.251    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.056    93.307 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.339    94.646    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X68Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/C
                         clock pessimism             -0.658    93.988    
    SLICE_X68Y45         FDRE (Hold_fdre_C_D)         0.189    94.177    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]
  -------------------------------------------------------------------
                         required time                        -94.177    
                         arrival time                          94.310    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[566]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.567ns  (logic 0.433ns (76.414%)  route 0.134ns (23.587%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.811ns = ( 94.811 - 90.000 ) 
    Source Clock Delay      (SCD):    3.877ns = ( 93.877 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.693ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.954    90.954    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.045    90.999 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.230    91.229    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.045    91.274 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.289    91.562    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.045    91.607 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.832    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.045    91.877 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173    92.050    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.095 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.227    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.272 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.330    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.045    92.375 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.670    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.044    92.714 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.163    93.877    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X74Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[566]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y47         FDRE (Prop_fdre_C_Q)         0.208    94.085 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[566]/Q
                         net (fo=2, routed)           0.134    94.219    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[566]
    SLICE_X74Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.379 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.379    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[564]_i_1_n_0
    SLICE_X74Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    94.444 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1/O[2]
                         net (fo=1, routed)           0.000    94.444    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[568]_i_1_n_5
    SLICE_X74Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.284    91.284    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.340 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.283    91.623    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.056    91.679 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.333    92.011    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.067 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.328    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.056    92.384 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    92.586    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.642 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.799    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.855 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.923    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.979 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.342    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.055    93.397 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.415    94.811    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X74Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]/C
                         clock pessimism             -0.693    94.118    
    SLICE_X74Y48         FDRE (Hold_fdre_C_D)         0.189    94.307    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[570]
  -------------------------------------------------------------------
                         required time                        -94.307    
                         arrival time                          94.444    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.675ns  (logic 0.498ns (73.820%)  route 0.177ns (26.181%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 94.774 - 90.000 ) 
    Source Clock Delay      (SCD):    3.784ns = ( 93.784 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.068    91.068    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.045    91.113 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.097    91.210    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X44Y121        LUT1 (Prop_lut1_I0_O)        0.045    91.255 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.295    91.550    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.595 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.819    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.864 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.200    92.065    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.110 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.241    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.286 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.344    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.389 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.685    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.044    92.729 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.055    93.784    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X71Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.208    93.992 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/Q
                         net (fo=2, routed)           0.177    94.169    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]
    SLICE_X71Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    94.369 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.369    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X71Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    94.459 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[1]
                         net (fo=1, routed)           0.000    94.459    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_6
    SLICE_X71Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.418    91.418    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.056    91.474 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.115    91.589    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X44Y121        LUT1 (Prop_lut1_I0_O)        0.056    91.645 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.333    91.978    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.034 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.294    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.350 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229    92.579    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.635 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.793    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.849 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.916    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.972 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.336    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.055    93.391 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.383    94.774    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X71Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/C
                         clock pessimism             -0.662    94.112    
    SLICE_X71Y47         FDRE (Hold_fdre_C_D)         0.189    94.301    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]
  -------------------------------------------------------------------
                         required time                        -94.301    
                         arrival time                          94.459    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.675ns  (logic 0.498ns (73.820%)  route 0.177ns (26.181%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 94.774 - 90.000 ) 
    Source Clock Delay      (SCD):    3.784ns = ( 93.784 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.068    91.068    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.045    91.113 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.097    91.210    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X44Y121        LUT1 (Prop_lut1_I0_O)        0.045    91.255 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.295    91.550    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.595 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    91.819    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    91.864 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.200    92.065    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.110 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    92.241    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.286 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.344    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.045    92.389 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295    92.685    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.044    92.729 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.055    93.784    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X71Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y46         FDRE (Prop_fdre_C_Q)         0.208    93.992 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/Q
                         net (fo=2, routed)           0.177    94.169    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]
    SLICE_X71Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.200    94.369 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.369    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]_i_1_n_0
    SLICE_X71Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    94.459 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1/O[3]
                         net (fo=1, routed)           0.000    94.459    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]_i_1_n_4
    SLICE_X71Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.418    91.418    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y121        LUT6 (Prop_lut6_I0_O)        0.056    91.474 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.115    91.589    design_1_i/HCI_2/inst/mux_out[19]
    SLICE_X44Y121        LUT1 (Prop_lut1_I0_O)        0.056    91.645 f  design_1_i/HCI_2/inst/mux_out_inst/O
                         net (fo=1, routed)           0.333    91.978    design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.034 r  design_1_i/HCI_2/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.294    design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.350 f  design_1_i/HCI_2/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.229    92.579    design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.635 r  design_1_i/HCI_2/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.793    design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.849 f  design_1_i/HCI_2/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.916    design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X44Y124        LUT6 (Prop_lut6_I0_O)        0.056    92.972 r  design_1_i/HCI_2/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    93.336    design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X44Y124        LUT5 (Prop_lut5_I0_O)        0.055    93.391 r  design_1_i/HCI_2/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.383    94.774    design_1_i/HCI_2/inst/frequency_counter_instance/out[19]
    SLICE_X71Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/C
                         clock pessimism             -0.662    94.112    
    SLICE_X71Y47         FDRE (Hold_fdre_C_D)         0.189    94.301    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]
  -------------------------------------------------------------------
                         required time                        -94.301    
                         arrival time                          94.459    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.592ns  (logic 0.458ns (77.411%)  route 0.134ns (22.590%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 94.646 - 90.000 ) 
    Source Clock Delay      (SCD):    3.743ns = ( 93.743 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.900    90.900    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.945 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.189    91.133    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.045    91.178 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.281    91.459    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.504 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    91.636    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.681 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    91.739    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.784 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    92.009    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    92.054 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.224    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    92.269 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    92.604    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.045    92.649 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.094    93.743    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X68Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.208    93.951 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/Q
                         net (fo=2, routed)           0.134    94.085    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]
    SLICE_X68Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.245 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.245    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    94.335 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/O[1]
                         net (fo=1, routed)           0.000    94.335    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_6
    SLICE_X68Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.219    91.219    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.275 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.229    91.504    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.056    91.560 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.324    91.884    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.940 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.098    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.154 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.221    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.277 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.538    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.594 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.793    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.849 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    93.251    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.056    93.307 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.339    94.646    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X68Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
                         clock pessimism             -0.658    93.988    
    SLICE_X68Y45         FDRE (Hold_fdre_C_D)         0.189    94.177    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]
  -------------------------------------------------------------------
                         required time                        -94.177    
                         arrival time                          94.335    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]/D
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns)
  Data Path Delay:        0.592ns  (logic 0.458ns (77.411%)  route 0.134ns (22.590%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.245ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.646ns = ( 94.646 - 90.000 ) 
    Source Clock Delay      (SCD):    3.743ns = ( 93.743 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.658ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.590    90.590    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.145    89.445 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529    89.974    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.026    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          0.900    90.900    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.045    90.945 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.189    91.133    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.045    91.178 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.281    91.459    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.504 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.132    91.636    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.681 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    91.739    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    91.784 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    92.009    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.045    92.054 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.170    92.224    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.045    92.269 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.335    92.604    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.045    92.649 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.094    93.743    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X68Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y44         FDRE (Prop_fdre_C_Q)         0.208    93.951 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/Q
                         net (fo=2, routed)           0.134    94.085    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]
    SLICE_X68Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    94.245 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1/CO[3]
                         net (fo=1, routed)           0.000    94.245    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]_i_1_n_0
    SLICE_X68Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    94.335 r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1/O[3]
                         net (fo=1, routed)           0.000    94.335    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]_i_1_n_4
    SLICE_X68Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.219    91.219    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y123        LUT6 (Prop_lut6_I0_O)        0.056    91.275 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.229    91.504    design_1_i/HCI_2/inst/mux_out[18]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.056    91.560 f  design_1_i/HCI_2/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.324    91.884    design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    91.940 r  design_1_i/HCI_2/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    92.098    design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.154 f  design_1_i/HCI_2/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    92.221    design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.277 r  design_1_i/HCI_2/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.261    92.538    design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.594 f  design_1_i/HCI_2/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.793    design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y125        LUT6 (Prop_lut6_I0_O)        0.056    92.849 r  design_1_i/HCI_2/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    93.251    design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y125        LUT5 (Prop_lut5_I0_O)        0.056    93.307 r  design_1_i/HCI_2/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.339    94.646    design_1_i/HCI_2/inst/frequency_counter_instance/out[18]
    SLICE_X68Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]/C
                         clock pessimism             -0.658    93.988    
    SLICE_X68Y45         FDRE (Hold_fdre_C_D)         0.189    94.177    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]
  -------------------------------------------------------------------
                         required time                        -94.177    
                         arrival time                          94.335    
  -------------------------------------------------------------------
                         slack                                  0.158    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_10MHz_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 90.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y21   design_1_i/clk_wiz_10MHz/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y41     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y41     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y41     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y41     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y42     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[324]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y42     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[325]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y42     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[326]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X56Y42     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[327]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X56Y41     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[320]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X56Y41     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[321]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X56Y41     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[322]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X56Y41     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[323]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X56Y43     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X56Y43     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X56Y43     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[330]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X56Y43     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[331]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X56Y44     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[332]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         90.000      89.500     SLICE_X56Y44     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[333]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y46     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[360]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y46     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[361]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y46     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[362]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y46     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[363]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y47     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[364]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y47     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[365]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y47     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[366]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y47     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[367]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y49     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[372]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X53Y49     design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[11].freq_count_reg[373]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_1_1
  To Clock:  clkfbout_design_1_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y23   design_1_i/clk_wiz_10MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk30_200MHz_design_1_clk_wiz_0_2

Setup :          320  Failing Endpoints,  Worst Slack       -2.072ns,  Total Violation     -383.884ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.371ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 0.518ns (5.368%)  route 9.132ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        6.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.662ns = ( 11.162 - 1.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.132    12.726    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X99Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.326     5.008    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.100     5.108 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.424     5.533    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.100     5.633 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.460     6.092    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100     6.192 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.606    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100     6.706 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.135    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.235 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.533    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.633 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.758    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.858 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.573    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.120     8.693 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.469    11.162    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X99Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]/C
                         clock pessimism              0.000    11.162    
                         clock uncertainty           -0.247    10.915    
    SLICE_X99Y55         FDRE (Setup_fdre_C_R)       -0.261    10.654    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[244]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 0.518ns (5.368%)  route 9.132ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        6.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.662ns = ( 11.162 - 1.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.132    12.726    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X99Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.326     5.008    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.100     5.108 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.424     5.533    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.100     5.633 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.460     6.092    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100     6.192 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.606    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100     6.706 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.135    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.235 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.533    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.633 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.758    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.858 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.573    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.120     8.693 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.469    11.162    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X99Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]/C
                         clock pessimism              0.000    11.162    
                         clock uncertainty           -0.247    10.915    
    SLICE_X99Y55         FDRE (Setup_fdre_C_R)       -0.261    10.654    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[245]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 0.518ns (5.368%)  route 9.132ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        6.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.662ns = ( 11.162 - 1.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.132    12.726    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X99Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.326     5.008    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.100     5.108 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.424     5.533    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.100     5.633 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.460     6.092    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100     6.192 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.606    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100     6.706 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.135    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.235 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.533    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.633 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.758    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.858 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.573    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.120     8.693 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.469    11.162    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X99Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]/C
                         clock pessimism              0.000    11.162    
                         clock uncertainty           -0.247    10.915    
    SLICE_X99Y55         FDRE (Setup_fdre_C_R)       -0.261    10.654    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[246]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -2.072ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.650ns  (logic 0.518ns (5.368%)  route 9.132ns (94.632%))
  Logic Levels:           0  
  Clock Path Skew:        6.586ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.662ns = ( 11.162 - 1.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.132    12.726    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X99Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.326     5.008    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.100     5.108 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_13/O
                         net (fo=1, routed)           0.424     5.533    design_1_i/HCI_6/inst/mux_out[7]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.100     5.633 f  design_1_i/HCI_6/inst/mux_out_inst__11/O
                         net (fo=1, routed)           0.460     6.092    design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100     6.192 r  design_1_i/HCI_6/inst/RO[7].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     6.606    design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/in_sig
    SLICE_X87Y137        LUT6 (Prop_lut6_I0_O)        0.100     6.706 f  design_1_i/HCI_6/inst/RO[7].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.135    design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.235 r  design_1_i/HCI_6/inst/RO[7].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.533    design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.633 f  design_1_i/HCI_6/inst/RO[7].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.758    design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/in_sig
    SLICE_X87Y136        LUT6 (Prop_lut6_I0_O)        0.100     7.858 r  design_1_i/HCI_6/inst/RO[7].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.573    design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/I0
    SLICE_X87Y136        LUT5 (Prop_lut5_I0_O)        0.120     8.693 r  design_1_i/HCI_6/inst/RO[7].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.469    11.162    design_1_i/HCI_6/inst/frequency_counter_instance/out[7]
    SLICE_X99Y55         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]/C
                         clock pessimism              0.000    11.162    
                         clock uncertainty           -0.247    10.915    
    SLICE_X99Y55         FDRE (Setup_fdre_C_R)       -0.261    10.654    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[7].freq_count_reg[247]
  -------------------------------------------------------------------
                         required time                         10.654    
                         arrival time                         -12.726    
  -------------------------------------------------------------------
                         slack                                 -2.072    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 0.518ns (5.419%)  route 9.040ns (94.581%))
  Logic Levels:           0  
  Clock Path Skew:        6.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.970ns = ( 11.470 - 1.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.040    12.634    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y56         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.321     5.003    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.100     5.103 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.545     5.648    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.100     5.748 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.814     6.563    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     6.663 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.961    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.061 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.186    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.286 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417     7.703    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.803 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.232    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100     8.332 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.991    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.122     9.113 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.357    11.470    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X86Y56         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.247    11.222    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.356    10.866    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[12]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 0.518ns (5.419%)  route 9.040ns (94.581%))
  Logic Levels:           0  
  Clock Path Skew:        6.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.970ns = ( 11.470 - 1.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.040    12.634    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y56         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.321     5.003    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.100     5.103 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.545     5.648    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.100     5.748 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.814     6.563    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     6.663 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.961    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.061 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.186    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.286 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417     7.703    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.803 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.232    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100     8.332 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.991    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.122     9.113 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.357    11.470    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X86Y56         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.247    11.222    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.356    10.866    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[13]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 0.518ns (5.419%)  route 9.040ns (94.581%))
  Logic Levels:           0  
  Clock Path Skew:        6.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.970ns = ( 11.470 - 1.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.040    12.634    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y56         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.321     5.003    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.100     5.103 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.545     5.648    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.100     5.748 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.814     6.563    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     6.663 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.961    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.061 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.186    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.286 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417     7.703    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.803 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.232    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100     8.332 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.991    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.122     9.113 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.357    11.470    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X86Y56         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.247    11.222    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.356    10.866    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[14]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.768ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.558ns  (logic 0.518ns (5.419%)  route 9.040ns (94.581%))
  Logic Levels:           0  
  Clock Path Skew:        6.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.970ns = ( 11.470 - 1.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.040    12.634    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y56         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.321     5.003    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.100     5.103 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.545     5.648    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.100     5.748 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.814     6.563    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     6.663 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.961    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.061 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.186    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.286 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417     7.703    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.803 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.232    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100     8.332 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.991    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.122     9.113 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.357    11.470    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X86Y56         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]/C
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.247    11.222    
    SLICE_X86Y56         FDRE (Setup_fdre_C_R)       -0.356    10.866    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[15]
  -------------------------------------------------------------------
                         required time                         10.866    
                         arrival time                         -12.634    
  -------------------------------------------------------------------
                         slack                                 -1.768    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 0.518ns (5.252%)  route 9.345ns (94.748%))
  Logic Levels:           0  
  Clock Path Skew:        7.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.185ns = ( 11.685 - 1.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.345    12.939    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X84Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.329     5.011    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.111 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.539     5.650    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.120     5.770 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.621     6.391    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.286     6.677 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.416     7.093    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100     7.193 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.621    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100     7.721 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.020    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100     8.120 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.245    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100     8.345 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     9.060    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.120     9.180 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.505    11.685    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X84Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]/C
                         clock pessimism              0.000    11.685    
                         clock uncertainty           -0.247    11.437    
    SLICE_X84Y50         FDRE (Setup_fdre_C_R)       -0.261    11.176    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[32]
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 -1.763    

Slack (VIOLATED) :        -1.763ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@1.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.863ns  (logic 0.518ns (5.252%)  route 9.345ns (94.748%))
  Logic Levels:           0  
  Clock Path Skew:        7.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    10.185ns = ( 11.685 - 1.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        9.345    12.939    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X84Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      1.500     1.500 f  
    PS7_X0Y0             PS7                          0.000     1.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     2.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     2.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     4.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.349     0.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     2.591    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.682 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.329     5.011    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.100     5.111 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.539     5.650    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.120     5.770 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.621     6.391    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.286     6.677 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.416     7.093    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.100     7.193 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.621    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100     7.721 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.020    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100     8.120 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.245    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.100     8.345 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     9.060    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.120     9.180 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.505    11.685    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X84Y50         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]/C
                         clock pessimism              0.000    11.685    
                         clock uncertainty           -0.247    11.437    
    SLICE_X84Y50         FDRE (Setup_fdre_C_R)       -0.261    11.176    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[33]
  -------------------------------------------------------------------
                         required time                         11.176    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                 -1.763    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.147ns  (logic 0.418ns (5.848%)  route 6.729ns (94.152%))
  Logic Levels:           0  
  Clock Path Skew:        8.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.568ns = ( 18.068 - 6.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.729    19.931    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y60         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.649    10.446    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.670    11.240    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.124    11.364 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.948    12.312    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    12.436 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.800    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    12.924 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    13.073    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.197 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    13.694    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    14.336    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    14.460 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    15.268    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.152    15.420 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.649    18.068    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X86Y60         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]/C
                         clock pessimism              0.000    18.068    
                         clock uncertainty            0.247    18.316    
    SLICE_X86Y60         FDRE (Hold_fdre_C_R)         0.244    18.560    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[28]
  -------------------------------------------------------------------
                         required time                        -18.560    
                         arrival time                          19.931    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.147ns  (logic 0.418ns (5.848%)  route 6.729ns (94.152%))
  Logic Levels:           0  
  Clock Path Skew:        8.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.568ns = ( 18.068 - 6.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.729    19.931    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y60         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.649    10.446    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.670    11.240    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.124    11.364 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.948    12.312    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    12.436 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.800    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    12.924 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    13.073    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.197 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    13.694    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    14.336    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    14.460 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    15.268    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.152    15.420 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.649    18.068    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X86Y60         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]/C
                         clock pessimism              0.000    18.068    
                         clock uncertainty            0.247    18.316    
    SLICE_X86Y60         FDRE (Hold_fdre_C_R)         0.244    18.560    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[29]
  -------------------------------------------------------------------
                         required time                        -18.560    
                         arrival time                          19.931    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.147ns  (logic 0.418ns (5.848%)  route 6.729ns (94.152%))
  Logic Levels:           0  
  Clock Path Skew:        8.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.568ns = ( 18.068 - 6.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.729    19.931    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y60         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.649    10.446    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.670    11.240    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.124    11.364 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.948    12.312    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    12.436 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.800    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    12.924 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    13.073    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.197 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    13.694    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    14.336    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    14.460 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    15.268    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.152    15.420 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.649    18.068    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X86Y60         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]/C
                         clock pessimism              0.000    18.068    
                         clock uncertainty            0.247    18.316    
    SLICE_X86Y60         FDRE (Hold_fdre_C_R)         0.244    18.560    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[30]
  -------------------------------------------------------------------
                         required time                        -18.560    
                         arrival time                          19.931    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.371ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.147ns  (logic 0.418ns (5.848%)  route 6.729ns (94.152%))
  Logic Levels:           0  
  Clock Path Skew:        8.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.568ns = ( 18.068 - 6.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.729    19.931    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X86Y60         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.649    10.446    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y137        LUT6 (Prop_lut6_I0_O)        0.124    10.570 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_20/O
                         net (fo=1, routed)           0.670    11.240    design_1_i/HCI_6/inst/mux_out[0]
    SLICE_X90Y137        LUT1 (Prop_lut1_I0_O)        0.124    11.364 f  design_1_i/HCI_6/inst/mux_out_inst__18/O
                         net (fo=1, routed)           0.948    12.312    design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    12.436 r  design_1_i/HCI_6/inst/RO[0].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    12.800    design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    12.924 f  design_1_i/HCI_6/inst/RO[0].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    13.073    design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.197 r  design_1_i/HCI_6/inst/RO[0].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.497    13.694    design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/in_sig
    SLICE_X87Y147        LUT6 (Prop_lut6_I0_O)        0.124    13.818 f  design_1_i/HCI_6/inst/RO[0].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    14.336    design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    14.460 r  design_1_i/HCI_6/inst/RO[0].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    15.268    design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/I0
    SLICE_X87Y146        LUT5 (Prop_lut5_I0_O)        0.152    15.420 r  design_1_i/HCI_6/inst/RO[0].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.649    18.068    design_1_i/HCI_6/inst/frequency_counter_instance/out[0]
    SLICE_X86Y60         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]/C
                         clock pessimism              0.000    18.068    
                         clock uncertainty            0.247    18.316    
    SLICE_X86Y60         FDRE (Hold_fdre_C_R)         0.244    18.560    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[0].freq_count_reg[31]
  -------------------------------------------------------------------
                         required time                        -18.560    
                         arrival time                          19.931    
  -------------------------------------------------------------------
                         slack                                  1.371    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.414ns  (logic 0.418ns (5.638%)  route 6.996ns (94.362%))
  Logic Levels:           0  
  Clock Path Skew:        9.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.876ns = ( 18.376 - 6.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.996    20.198    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X84Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.655    10.452    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124    10.576 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.750    11.326    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.149    11.475 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.720    12.195    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.355    12.550 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.046    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.170 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.688    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.176    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.449    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.573 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.452    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.149    15.601 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.775    18.376    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X84Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]/C
                         clock pessimism              0.000    18.376    
                         clock uncertainty            0.247    18.623    
    SLICE_X84Y57         FDRE (Hold_fdre_C_R)         0.188    18.811    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]
  -------------------------------------------------------------------
                         required time                        -18.811    
                         arrival time                          20.198    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.414ns  (logic 0.418ns (5.638%)  route 6.996ns (94.362%))
  Logic Levels:           0  
  Clock Path Skew:        9.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.876ns = ( 18.376 - 6.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.996    20.198    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X84Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.655    10.452    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124    10.576 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.750    11.326    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.149    11.475 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.720    12.195    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.355    12.550 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.046    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.170 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.688    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.176    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.449    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.573 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.452    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.149    15.601 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.775    18.376    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X84Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/C
                         clock pessimism              0.000    18.376    
                         clock uncertainty            0.247    18.623    
    SLICE_X84Y57         FDRE (Hold_fdre_C_R)         0.188    18.811    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]
  -------------------------------------------------------------------
                         required time                        -18.811    
                         arrival time                          20.198    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.414ns  (logic 0.418ns (5.638%)  route 6.996ns (94.362%))
  Logic Levels:           0  
  Clock Path Skew:        9.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.876ns = ( 18.376 - 6.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.996    20.198    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X84Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.655    10.452    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124    10.576 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.750    11.326    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.149    11.475 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.720    12.195    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.355    12.550 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.046    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.170 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.688    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.176    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.449    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.573 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.452    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.149    15.601 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.775    18.376    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X84Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]/C
                         clock pessimism              0.000    18.376    
                         clock uncertainty            0.247    18.623    
    SLICE_X84Y57         FDRE (Hold_fdre_C_R)         0.188    18.811    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]
  -------------------------------------------------------------------
                         required time                        -18.811    
                         arrival time                          20.198    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.386ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.414ns  (logic 0.418ns (5.638%)  route 6.996ns (94.362%))
  Logic Levels:           0  
  Clock Path Skew:        9.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.876ns = ( 18.376 - 6.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.996    20.198    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X84Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.655    10.452    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y142        LUT6 (Prop_lut6_I0_O)        0.124    10.576 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.750    11.326    design_1_i/HCI_6/inst/mux_out[1]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.149    11.475 f  design_1_i/HCI_6/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.720    12.195    design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.355    12.550 r  design_1_i/HCI_6/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.496    13.046    design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X87Y146        LUT6 (Prop_lut6_I0_O)        0.124    13.170 f  design_1_i/HCI_6/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.688    design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    13.812 r  design_1_i/HCI_6/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.176    design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.300 f  design_1_i/HCI_6/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.449    design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X87Y145        LUT6 (Prop_lut6_I0_O)        0.124    14.573 r  design_1_i/HCI_6/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.452    design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X87Y145        LUT5 (Prop_lut5_I0_O)        0.149    15.601 r  design_1_i/HCI_6/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.775    18.376    design_1_i/HCI_6/inst/frequency_counter_instance/out[1]
    SLICE_X84Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/C
                         clock pessimism              0.000    18.376    
                         clock uncertainty            0.247    18.623    
    SLICE_X84Y57         FDRE (Hold_fdre_C_R)         0.188    18.811    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]
  -------------------------------------------------------------------
                         required time                        -18.811    
                         arrival time                          20.198    
  -------------------------------------------------------------------
                         slack                                  1.386    

Slack (MET) :             1.440ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.065ns  (logic 0.418ns (5.916%)  route 6.647ns (94.084%))
  Logic Levels:           0  
  Clock Path Skew:        8.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.474ns = ( 17.974 - 6.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.647    19.849    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X85Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.645    10.442    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.566 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.645    11.211    design_1_i/HCI_6/inst/mux_out[3]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/HCI_6/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.664    11.998    design_1_i/HCI_6/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.122 r  design_1_i/HCI_6/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.616    design_1_i/HCI_6/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.740 f  design_1_i/HCI_6/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.259    design_1_i/HCI_6/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.383 r  design_1_i/HCI_6/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    13.746    design_1_i/HCI_6/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.870 f  design_1_i/HCI_6/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.019    design_1_i/HCI_6/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124    14.143 r  design_1_i/HCI_6/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.022    design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.149    15.171 r  design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    17.974    design_1_i/HCI_6/inst/frequency_counter_instance/out[3]
    SLICE_X85Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]/C
                         clock pessimism              0.000    17.974    
                         clock uncertainty            0.247    18.221    
    SLICE_X85Y57         FDRE (Hold_fdre_C_R)         0.188    18.409    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]
  -------------------------------------------------------------------
                         required time                        -18.409    
                         arrival time                          19.849    
  -------------------------------------------------------------------
                         slack                                  1.440    

Slack (MET) :             1.440ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/R
                            (rising edge-triggered cell FDRE clocked by clk30_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@1.500ns period=5.000ns})
  Path Group:             clk30_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.500ns  (clk30_200MHz_design_1_clk_wiz_0_2 fall@6.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        7.065ns  (logic 0.418ns (5.916%)  route 6.647ns (94.084%))
  Logic Levels:           0  
  Clock Path Skew:        8.690ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.474ns = ( 17.974 - 6.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.647    19.849    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X85Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      6.500     6.500 f  
    PS7_X0Y0             PS7                          0.000     6.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     7.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     7.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762     9.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.715     5.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855     7.696    design_1_i/clk_wiz_200MHz/inst/clk30_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.797 f  design_1_i/clk_wiz_200MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.645    10.442    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y144        LUT6 (Prop_lut6_I0_O)        0.124    10.566 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.645    11.211    design_1_i/HCI_6/inst/mux_out[3]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.124    11.335 f  design_1_i/HCI_6/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.664    11.998    design_1_i/HCI_6/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.122 r  design_1_i/HCI_6/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    12.616    design_1_i/HCI_6/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X87Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.740 f  design_1_i/HCI_6/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    13.259    design_1_i/HCI_6/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.383 r  design_1_i/HCI_6/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    13.746    design_1_i/HCI_6/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.870 f  design_1_i/HCI_6/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    14.019    design_1_i/HCI_6/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X87Y142        LUT6 (Prop_lut6_I0_O)        0.124    14.143 r  design_1_i/HCI_6/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    15.022    design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X87Y142        LUT5 (Prop_lut5_I0_O)        0.149    15.171 r  design_1_i/HCI_6/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.802    17.974    design_1_i/HCI_6/inst/frequency_counter_instance/out[3]
    SLICE_X85Y57         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/C
                         clock pessimism              0.000    17.974    
                         clock uncertainty            0.247    18.221    
    SLICE_X85Y57         FDRE (Hold_fdre_C_R)         0.188    18.409    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]
  -------------------------------------------------------------------
                         required time                        -18.409    
                         arrival time                          19.849    
  -------------------------------------------------------------------
                         slack                                  1.440    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk70_200MHz_design_1_clk_wiz_0_2

Setup :          316  Failing Endpoints,  Worst Slack       -3.024ns,  Total Violation     -510.666ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.691ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.024ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 0.518ns (4.075%)  route 12.192ns (95.925%))
  Logic Levels:           0  
  Clock Path Skew:        6.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 13.366 - 3.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.192    15.786    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.340     7.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.100     7.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.535     7.657    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.100     7.757 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.580     8.338    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.438 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.736    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.836 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.961    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.061 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     9.475    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.575 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    10.003    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.100    10.103 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.763    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.122    10.885 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.481    13.366    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]/C
                         clock pessimism              0.000    13.366    
                         clock uncertainty           -0.247    13.119    
    SLICE_X96Y54         FDRE (Setup_fdre_C_R)       -0.356    12.763    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[400]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -15.786    
  -------------------------------------------------------------------
                         slack                                 -3.024    

Slack (VIOLATED) :        -3.024ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 0.518ns (4.075%)  route 12.192ns (95.925%))
  Logic Levels:           0  
  Clock Path Skew:        6.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 13.366 - 3.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.192    15.786    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.340     7.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.100     7.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.535     7.657    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.100     7.757 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.580     8.338    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.438 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.736    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.836 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.961    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.061 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     9.475    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.575 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    10.003    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.100    10.103 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.763    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.122    10.885 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.481    13.366    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]/C
                         clock pessimism              0.000    13.366    
                         clock uncertainty           -0.247    13.119    
    SLICE_X96Y54         FDRE (Setup_fdre_C_R)       -0.356    12.763    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[401]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -15.786    
  -------------------------------------------------------------------
                         slack                                 -3.024    

Slack (VIOLATED) :        -3.024ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[402]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 0.518ns (4.075%)  route 12.192ns (95.925%))
  Logic Levels:           0  
  Clock Path Skew:        6.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 13.366 - 3.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.192    15.786    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[402]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.340     7.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.100     7.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.535     7.657    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.100     7.757 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.580     8.338    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.438 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.736    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.836 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.961    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.061 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     9.475    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.575 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    10.003    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.100    10.103 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.763    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.122    10.885 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.481    13.366    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[402]/C
                         clock pessimism              0.000    13.366    
                         clock uncertainty           -0.247    13.119    
    SLICE_X96Y54         FDRE (Setup_fdre_C_R)       -0.356    12.763    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[402]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -15.786    
  -------------------------------------------------------------------
                         slack                                 -3.024    

Slack (VIOLATED) :        -3.024ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[403]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.710ns  (logic 0.518ns (4.075%)  route 12.192ns (95.925%))
  Logic Levels:           0  
  Clock Path Skew:        6.790ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.866ns = ( 13.366 - 3.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.192    15.786    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[403]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.340     7.023    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y139        LUT6 (Prop_lut6_I0_O)        0.100     7.123 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_8/O
                         net (fo=1, routed)           0.535     7.657    design_1_i/HCI_6/inst/mux_out[12]
    SLICE_X91Y139        LUT1 (Prop_lut1_I0_O)        0.100     7.757 f  design_1_i/HCI_6/inst/mux_out_inst__6/O
                         net (fo=1, routed)           0.580     8.338    design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.438 r  design_1_i/HCI_6/inst/RO[12].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     8.736    design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.836 f  design_1_i/HCI_6/inst/RO[12].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.961    design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.061 r  design_1_i/HCI_6/inst/RO[12].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     9.475    design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/in_sig
    SLICE_X85Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.575 f  design_1_i/HCI_6/inst/RO[12].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    10.003    design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/in_sig
    SLICE_X85Y139        LUT6 (Prop_lut6_I0_O)        0.100    10.103 r  design_1_i/HCI_6/inst/RO[12].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    10.763    design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/I0
    SLICE_X85Y139        LUT5 (Prop_lut5_I0_O)        0.122    10.885 r  design_1_i/HCI_6/inst/RO[12].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.481    13.366    design_1_i/HCI_6/inst/frequency_counter_instance/out[12]
    SLICE_X96Y54         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[403]/C
                         clock pessimism              0.000    13.366    
                         clock uncertainty           -0.247    13.119    
    SLICE_X96Y54         FDRE (Setup_fdre_C_R)       -0.356    12.763    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[12].freq_count_reg[403]
  -------------------------------------------------------------------
                         required time                         12.763    
                         arrival time                         -15.786    
  -------------------------------------------------------------------
                         slack                                 -3.024    

Slack (VIOLATED) :        -2.776ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.365ns  (logic 0.518ns (4.189%)  route 11.847ns (95.811%))
  Logic Levels:           0  
  Clock Path Skew:        6.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.674ns = ( 13.174 - 3.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.847    15.441    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y55        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.326     7.009    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100     7.109 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.132     7.240    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100     7.340 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.602     7.942    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.042 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306     8.348    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.448 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134     8.582    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.682 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503     9.185    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.285 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374     9.659    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100     9.759 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    10.536    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.122    10.658 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.516    13.174    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y55        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/C
                         clock pessimism              0.000    13.174    
                         clock uncertainty           -0.247    12.927    
    SLICE_X105Y55        FDRE (Setup_fdre_C_R)       -0.261    12.666    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 -2.776    

Slack (VIOLATED) :        -2.776ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.365ns  (logic 0.518ns (4.189%)  route 11.847ns (95.811%))
  Logic Levels:           0  
  Clock Path Skew:        6.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.674ns = ( 13.174 - 3.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.847    15.441    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y55        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.326     7.009    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100     7.109 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.132     7.240    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100     7.340 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.602     7.942    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.042 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306     8.348    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.448 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134     8.582    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.682 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503     9.185    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.285 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374     9.659    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100     9.759 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    10.536    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.122    10.658 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.516    13.174    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y55        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]/C
                         clock pessimism              0.000    13.174    
                         clock uncertainty           -0.247    12.927    
    SLICE_X105Y55        FDRE (Setup_fdre_C_R)       -0.261    12.666    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 -2.776    

Slack (VIOLATED) :        -2.776ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.365ns  (logic 0.518ns (4.189%)  route 11.847ns (95.811%))
  Logic Levels:           0  
  Clock Path Skew:        6.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.674ns = ( 13.174 - 3.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.847    15.441    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y55        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.326     7.009    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100     7.109 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.132     7.240    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100     7.340 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.602     7.942    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.042 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306     8.348    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.448 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134     8.582    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.682 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503     9.185    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.285 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374     9.659    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100     9.759 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    10.536    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.122    10.658 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.516    13.174    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y55        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
                         clock pessimism              0.000    13.174    
                         clock uncertainty           -0.247    12.927    
    SLICE_X105Y55        FDRE (Setup_fdre_C_R)       -0.261    12.666    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 -2.776    

Slack (VIOLATED) :        -2.776ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.365ns  (logic 0.518ns (4.189%)  route 11.847ns (95.811%))
  Logic Levels:           0  
  Clock Path Skew:        6.598ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.674ns = ( 13.174 - 3.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.847    15.441    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y55        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.326     7.009    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100     7.109 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.132     7.240    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100     7.340 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.602     7.942    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.042 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306     8.348    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.448 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134     8.582    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.682 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503     9.185    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.285 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374     9.659    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100     9.759 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    10.536    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.122    10.658 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.516    13.174    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y55        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]/C
                         clock pessimism              0.000    13.174    
                         clock uncertainty           -0.247    12.927    
    SLICE_X105Y55        FDRE (Setup_fdre_C_R)       -0.261    12.666    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]
  -------------------------------------------------------------------
                         required time                         12.666    
                         arrival time                         -15.441    
  -------------------------------------------------------------------
                         slack                                 -2.776    

Slack (VIOLATED) :        -2.730ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.161ns  (logic 0.518ns (4.260%)  route 11.643ns (95.740%))
  Logic Levels:           0  
  Clock Path Skew:        6.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.515ns = ( 13.015 - 3.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.643    15.237    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.326     7.009    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100     7.109 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.132     7.240    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100     7.340 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.602     7.942    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.042 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306     8.348    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.448 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134     8.582    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.682 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503     9.185    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.285 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374     9.659    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100     9.759 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    10.536    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.122    10.658 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.358    13.015    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/C
                         clock pessimism              0.000    13.015    
                         clock uncertainty           -0.247    12.768    
    SLICE_X105Y58        FDRE (Setup_fdre_C_R)       -0.261    12.507    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                 -2.730    

Slack (VIOLATED) :        -2.730ns  (required time - arrival time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@3.500ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.161ns  (logic 0.518ns (4.260%)  route 11.643ns (95.740%))
  Logic Levels:           0  
  Clock Path Skew:        6.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.515ns = ( 13.015 - 3.500 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.782     3.076    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.518     3.594 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.643    15.237    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      3.500     3.500 f  
    PS7_X0Y0             PS7                          0.000     3.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.088     4.588    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.091     4.679 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.570     6.249    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.349     2.900 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.691     4.591    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     4.682 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.326     7.009    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.100     7.109 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.132     7.240    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.100     7.340 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.602     7.942    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.042 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306     8.348    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.448 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134     8.582    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     8.682 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.503     9.185    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.285 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374     9.659    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.100     9.759 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    10.536    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.122    10.658 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.358    13.015    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y58        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/C
                         clock pessimism              0.000    13.015    
                         clock uncertainty           -0.247    12.768    
    SLICE_X105Y58        FDRE (Setup_fdre_C_R)       -0.261    12.507    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]
  -------------------------------------------------------------------
                         required time                         12.507    
                         arrival time                         -15.237    
  -------------------------------------------------------------------
                         slack                                 -2.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.133ns  (logic 0.418ns (5.140%)  route 7.715ns (94.860%))
  Logic Levels:           0  
  Clock Path Skew:        8.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.290ns = ( 19.790 - 8.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.715    20.916    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.652    12.449    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.573 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.171    12.744    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    12.868 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.702    13.570    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.694 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.065    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.189 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.347    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.471 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    15.065    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    15.189 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.634    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    15.758 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.705    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.152    16.857 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.934    19.790    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/C
                         clock pessimism              0.000    19.790    
                         clock uncertainty            0.247    20.038    
    SLICE_X105Y56        FDRE (Hold_fdre_C_R)         0.188    20.226    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]
  -------------------------------------------------------------------
                         required time                        -20.226    
                         arrival time                          20.916    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.133ns  (logic 0.418ns (5.140%)  route 7.715ns (94.860%))
  Logic Levels:           0  
  Clock Path Skew:        8.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.290ns = ( 19.790 - 8.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.715    20.916    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.652    12.449    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.573 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.171    12.744    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    12.868 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.702    13.570    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.694 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.065    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.189 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.347    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.471 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    15.065    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    15.189 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.634    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    15.758 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.705    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.152    16.857 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.934    19.790    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
                         clock pessimism              0.000    19.790    
                         clock uncertainty            0.247    20.038    
    SLICE_X105Y56        FDRE (Hold_fdre_C_R)         0.188    20.226    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]
  -------------------------------------------------------------------
                         required time                        -20.226    
                         arrival time                          20.916    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.133ns  (logic 0.418ns (5.140%)  route 7.715ns (94.860%))
  Logic Levels:           0  
  Clock Path Skew:        8.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.290ns = ( 19.790 - 8.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.715    20.916    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.652    12.449    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.573 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.171    12.744    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    12.868 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.702    13.570    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.694 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.065    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.189 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.347    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.471 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    15.065    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    15.189 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.634    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    15.758 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.705    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.152    16.857 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.934    19.790    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/C
                         clock pessimism              0.000    19.790    
                         clock uncertainty            0.247    20.038    
    SLICE_X105Y56        FDRE (Hold_fdre_C_R)         0.188    20.226    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]
  -------------------------------------------------------------------
                         required time                        -20.226    
                         arrival time                          20.916    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.133ns  (logic 0.418ns (5.140%)  route 7.715ns (94.860%))
  Logic Levels:           0  
  Clock Path Skew:        8.506ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.290ns = ( 19.790 - 8.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.715    20.916    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.652    12.449    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.573 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.171    12.744    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    12.868 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.702    13.570    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.694 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.065    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.189 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.347    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.471 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    15.065    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    15.189 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.634    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    15.758 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.705    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.152    16.857 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.934    19.790    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y56        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]/C
                         clock pessimism              0.000    19.790    
                         clock uncertainty            0.247    20.038    
    SLICE_X105Y56        FDRE (Hold_fdre_C_R)         0.188    20.226    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]
  -------------------------------------------------------------------
                         required time                        -20.226    
                         arrival time                          20.916    
  -------------------------------------------------------------------
                         slack                                  0.691    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.089ns  (logic 0.418ns (4.599%)  route 8.671ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        9.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.133ns = ( 20.633 - 8.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.671    21.873    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.626    12.423    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.547 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.526    13.073    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.678    13.875    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.999 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.493    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    14.617 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    15.263    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    15.387 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.758    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    15.882 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.040    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.164 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.043    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    17.192 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.441    20.633    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]/C
                         clock pessimism              0.000    20.633    
                         clock uncertainty            0.247    20.880    
    SLICE_X109Y54        FDRE (Hold_fdre_C_R)         0.188    21.068    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[492]
  -------------------------------------------------------------------
                         required time                        -21.068    
                         arrival time                          21.873    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.089ns  (logic 0.418ns (4.599%)  route 8.671ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        9.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.133ns = ( 20.633 - 8.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.671    21.873    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.626    12.423    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.547 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.526    13.073    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.678    13.875    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.999 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.493    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    14.617 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    15.263    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    15.387 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.758    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    15.882 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.040    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.164 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.043    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    17.192 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.441    20.633    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]/C
                         clock pessimism              0.000    20.633    
                         clock uncertainty            0.247    20.880    
    SLICE_X109Y54        FDRE (Hold_fdre_C_R)         0.188    21.068    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[493]
  -------------------------------------------------------------------
                         required time                        -21.068    
                         arrival time                          21.873    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.089ns  (logic 0.418ns (4.599%)  route 8.671ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        9.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.133ns = ( 20.633 - 8.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.671    21.873    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.626    12.423    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.547 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.526    13.073    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.678    13.875    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.999 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.493    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    14.617 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    15.263    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    15.387 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.758    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    15.882 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.040    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.164 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.043    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    17.192 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.441    20.633    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]/C
                         clock pessimism              0.000    20.633    
                         clock uncertainty            0.247    20.880    
    SLICE_X109Y54        FDRE (Hold_fdre_C_R)         0.188    21.068    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[494]
  -------------------------------------------------------------------
                         required time                        -21.068    
                         arrival time                          21.873    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        9.089ns  (logic 0.418ns (4.599%)  route 8.671ns (95.401%))
  Logic Levels:           0  
  Clock Path Skew:        9.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.133ns = ( 20.633 - 8.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.671    21.873    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.626    12.423    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X91Y136        LUT6 (Prop_lut6_I0_O)        0.124    12.547 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.526    13.073    design_1_i/HCI_6/inst/mux_out[15]
    SLICE_X90Y136        LUT1 (Prop_lut1_I0_O)        0.124    13.197 f  design_1_i/HCI_6/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.678    13.875    design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    13.999 r  design_1_i/HCI_6/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494    14.493    design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X85Y136        LUT6 (Prop_lut6_I0_O)        0.124    14.617 f  design_1_i/HCI_6/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.646    15.263    design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    15.387 r  design_1_i/HCI_6/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    15.758    design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    15.882 f  design_1_i/HCI_6/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    16.040    design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X84Y145        LUT6 (Prop_lut6_I0_O)        0.124    16.164 r  design_1_i/HCI_6/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    17.043    design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X84Y145        LUT5 (Prop_lut5_I0_O)        0.149    17.192 r  design_1_i/HCI_6/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          3.441    20.633    design_1_i/HCI_6/inst/frequency_counter_instance/out[15]
    SLICE_X109Y54        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495]/C
                         clock pessimism              0.000    20.633    
                         clock uncertainty            0.247    20.880    
    SLICE_X109Y54        FDRE (Hold_fdre_C_R)         0.188    21.068    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[15].freq_count_reg[495]
  -------------------------------------------------------------------
                         required time                        -21.068    
                         arrival time                          21.873    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.181ns  (logic 0.418ns (5.109%)  route 7.763ns (94.891%))
  Logic Levels:           0  
  Clock Path Skew:        8.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.211ns = ( 19.711 - 8.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.763    20.965    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y53        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.652    12.449    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.573 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.171    12.744    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    12.868 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.702    13.570    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.694 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.065    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.189 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.347    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.471 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    15.065    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    15.189 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.634    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    15.758 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.705    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.152    16.857 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.855    19.711    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y53        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/C
                         clock pessimism              0.000    19.711    
                         clock uncertainty            0.247    19.959    
    SLICE_X105Y53        FDRE (Hold_fdre_C_R)         0.188    20.147    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]
  -------------------------------------------------------------------
                         required time                        -20.147    
                         arrival time                          20.965    
  -------------------------------------------------------------------
                         slack                                  0.818    

Slack (MET) :             0.818ns  (arrival time - required time)
  Source:                 design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/R
                            (rising edge-triggered cell FDRE clocked by clk70_200MHz_design_1_clk_wiz_0_2'  {rise@0.000ns fall@3.500ns period=5.000ns})
  Path Group:             clk70_200MHz_design_1_clk_wiz_0_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.500ns  (clk70_200MHz_design_1_clk_wiz_0_2 fall@8.500ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        8.181ns  (logic 0.418ns (5.109%)  route 7.763ns (94.891%))
  Logic Levels:           0  
  Clock Path Skew:        8.428ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    11.211ns = ( 19.711 - 8.500 ) 
    Source Clock Delay      (SCD):    2.784ns = ( 12.784 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.247ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.086ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.605    12.784    design_1_i/HCI_6/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X98Y61         FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y61         FDRE (Prop_fdre_C_Q)         0.418    13.202 r  design_1_i/HCI_6/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.763    20.965    design_1_i/HCI_6/inst/frequency_counter_instance/clk_done
    SLICE_X105Y53        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_200MHz_design_1_clk_wiz_0_2 fall edge)
                                                      8.500     8.500 f  
    PS7_X0Y0             PS7                          0.000     8.500 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.193     9.693    design_1_i/clk_wiz_200MHz/inst/clk_in1
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.101     9.794 f  design_1_i/clk_wiz_200MHz/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.762    11.556    design_1_i/clk_wiz_200MHz/inst/clk_in1_design_1_clk_wiz_0_2
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.715     7.841 f  design_1_i/clk_wiz_200MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.855     9.696    design_1_i/clk_wiz_200MHz/inst/clk70_200MHz_design_1_clk_wiz_0_2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     9.797 f  design_1_i/clk_wiz_200MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.652    12.449    design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.573 f  design_1_i/HCI_6/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.171    12.744    design_1_i/HCI_6/inst/mux_out[18]
    SLICE_X90Y138        LUT1 (Prop_lut1_I0_O)        0.124    12.868 f  design_1_i/HCI_6/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.702    13.570    design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    13.694 r  design_1_i/HCI_6/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.065    design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.189 f  design_1_i/HCI_6/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.347    design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    14.471 r  design_1_i/HCI_6/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    15.065    design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X84Y140        LUT6 (Prop_lut6_I0_O)        0.124    15.189 f  design_1_i/HCI_6/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    15.634    design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X84Y139        LUT6 (Prop_lut6_I0_O)        0.124    15.758 r  design_1_i/HCI_6/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.705    design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X84Y139        LUT5 (Prop_lut5_I0_O)        0.152    16.857 r  design_1_i/HCI_6/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.855    19.711    design_1_i/HCI_6/inst/frequency_counter_instance/out[18]
    SLICE_X105Y53        FDRE                                         r  design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                         clock pessimism              0.000    19.711    
                         clock uncertainty            0.247    19.959    
    SLICE_X105Y53        FDRE (Hold_fdre_C_R)         0.188    20.147    design_1_i/HCI_6/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
  -------------------------------------------------------------------
                         required time                        -20.147    
                         arrival time                          20.965    
  -------------------------------------------------------------------
                         slack                                  0.818    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk10_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.633ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.209ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.175ns (8.700%)  route 1.836ns (91.300%))
  Logic Levels:           0  
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 4.187 - 1.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.865     1.231    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.175     1.406 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.836     3.242    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X92Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.918     1.918    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.052     2.015    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.186     2.245    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.290 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.463    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.508 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.695    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.864    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.909 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.958    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     3.003 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.298    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.044     3.342 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.844     4.187    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X92Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]/C
                         clock pessimism              0.000     4.187    
                         clock uncertainty           -0.266     3.921    
    SLICE_X92Y70         FDRE (Setup_fdre_C_R)       -0.045     3.876    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[124]
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.175ns (8.700%)  route 1.836ns (91.300%))
  Logic Levels:           0  
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 4.187 - 1.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.865     1.231    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.175     1.406 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.836     3.242    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X92Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.918     1.918    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.052     2.015    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.186     2.245    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.290 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.463    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.508 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.695    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.864    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.909 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.958    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     3.003 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.298    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.044     3.342 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.844     4.187    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X92Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]/C
                         clock pessimism              0.000     4.187    
                         clock uncertainty           -0.266     3.921    
    SLICE_X92Y70         FDRE (Setup_fdre_C_R)       -0.045     3.876    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[125]
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[126]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.175ns (8.700%)  route 1.836ns (91.300%))
  Logic Levels:           0  
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 4.187 - 1.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.865     1.231    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.175     1.406 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.836     3.242    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X92Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[126]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.918     1.918    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.052     2.015    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.186     2.245    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.290 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.463    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.508 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.695    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.864    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.909 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.958    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     3.003 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.298    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.044     3.342 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.844     4.187    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X92Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[126]/C
                         clock pessimism              0.000     4.187    
                         clock uncertainty           -0.266     3.921    
    SLICE_X92Y70         FDRE (Setup_fdre_C_R)       -0.045     3.876    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[126]
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.633ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[127]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.011ns  (logic 0.175ns (8.700%)  route 1.836ns (91.300%))
  Logic Levels:           0  
  Clock Path Skew:        1.956ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.187ns = ( 4.187 - 1.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.865     1.231    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.175     1.406 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.836     3.242    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X92Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[127]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.918     1.918    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.052     2.015    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.186     2.245    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.290 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.463    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.508 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.695    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.864    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.909 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.958    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     3.003 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.298    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.044     3.342 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.844     4.187    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X92Y70         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[127]/C
                         clock pessimism              0.000     4.187    
                         clock uncertainty           -0.266     3.921    
    SLICE_X92Y70         FDRE (Setup_fdre_C_R)       -0.045     3.876    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[127]
  -------------------------------------------------------------------
                         required time                          3.876    
                         arrival time                          -3.242    
  -------------------------------------------------------------------
                         slack                                  0.633    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.175ns (9.392%)  route 1.688ns (90.608%))
  Logic Levels:           0  
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 4.131 - 1.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.865     1.231    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.175     1.406 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.688     3.094    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X92Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.918     1.918    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.052     2.015    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.186     2.245    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.290 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.463    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.508 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.695    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.864    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.909 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.958    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     3.003 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.298    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.044     3.342 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.789     4.131    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X92Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/C
                         clock pessimism              0.000     4.131    
                         clock uncertainty           -0.266     3.865    
    SLICE_X92Y68         FDRE (Setup_fdre_C_R)       -0.045     3.820    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[117]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.175ns (9.392%)  route 1.688ns (90.608%))
  Logic Levels:           0  
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 4.131 - 1.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.865     1.231    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.175     1.406 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.688     3.094    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X92Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[117]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.918     1.918    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.052     2.015    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.186     2.245    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.290 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.463    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.508 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.695    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.864    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.909 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.958    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     3.003 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.298    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.044     3.342 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.789     4.131    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X92Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[117]/C
                         clock pessimism              0.000     4.131    
                         clock uncertainty           -0.266     3.865    
    SLICE_X92Y68         FDRE (Setup_fdre_C_R)       -0.045     3.820    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[117]
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.175ns (9.392%)  route 1.688ns (90.608%))
  Logic Levels:           0  
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 4.131 - 1.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.865     1.231    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.175     1.406 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.688     3.094    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X92Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.918     1.918    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.052     2.015    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.186     2.245    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.290 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.463    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.508 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.695    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.864    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.909 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.958    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     3.003 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.298    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.044     3.342 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.789     4.131    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X92Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]/C
                         clock pessimism              0.000     4.131    
                         clock uncertainty           -0.266     3.865    
    SLICE_X92Y68         FDRE (Setup_fdre_C_R)       -0.045     3.820    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[119]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.863ns  (logic 0.175ns (9.392%)  route 1.688ns (90.608%))
  Logic Levels:           0  
  Clock Path Skew:        1.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 4.131 - 1.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.865     1.231    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.175     1.406 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.688     3.094    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X92Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[119]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.918     1.918    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.052     2.015    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.186     2.245    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.290 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.463    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.508 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.695    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.864    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.909 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.958    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     3.003 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.298    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.044     3.342 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.789     4.131    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X92Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[119]/C
                         clock pessimism              0.000     4.131    
                         clock uncertainty           -0.266     3.865    
    SLICE_X92Y68         FDRE (Setup_fdre_C_R)       -0.045     3.820    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[119]
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.175ns (8.847%)  route 1.803ns (91.153%))
  Logic Levels:           0  
  Clock Path Skew:        2.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 4.258 - 1.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.865     1.231    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.175     1.406 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.803     3.209    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X92Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.918     1.918    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.052     2.015    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.186     2.245    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.290 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.463    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.508 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.695    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.864    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.909 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.958    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     3.003 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.298    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.044     3.342 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.916     4.258    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X92Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]/C
                         clock pessimism              0.000     4.258    
                         clock uncertainty           -0.266     3.992    
    SLICE_X92Y65         FDRE (Setup_fdre_C_R)       -0.045     3.947    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[104]
  -------------------------------------------------------------------
                         required time                          3.947    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  0.738    

Slack (MET) :             0.738ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.978ns  (logic 0.175ns (8.847%)  route 1.803ns (91.153%))
  Logic Levels:           0  
  Clock Path Skew:        2.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.258ns = ( 4.258 - 1.000 ) 
    Source Clock Delay      (SCD):    1.231ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.865     1.231    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.175     1.406 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.803     3.209    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X92Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.672     1.672    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.395     0.278 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696     0.974    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.026     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          0.918     1.918    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.045     1.963 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.052     2.015    design_1_i/HCI_4/inst/mux_out[3]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.060 f  design_1_i/HCI_4/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.186     2.245    design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.290 r  design_1_i/HCI_4/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.173     2.463    design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X91Y129        LUT6 (Prop_lut6_I0_O)        0.045     2.508 f  design_1_i/HCI_4/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.187     2.695    design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.740 r  design_1_i/HCI_4/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.124     2.864    design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     2.909 f  design_1_i/HCI_4/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.049     2.958    design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X91Y128        LUT6 (Prop_lut6_I0_O)        0.045     3.003 r  design_1_i/HCI_4/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.295     3.298    design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X91Y128        LUT5 (Prop_lut5_I0_O)        0.044     3.342 r  design_1_i/HCI_4/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          0.916     4.258    design_1_i/HCI_4/inst/frequency_counter_instance/out[3]
    SLICE_X92Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105]/C
                         clock pessimism              0.000     4.258    
                         clock uncertainty           -0.266     3.992    
    SLICE_X92Y65         FDRE (Setup_fdre_C_R)       -0.045     3.947    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[3].freq_count_reg[105]
  -------------------------------------------------------------------
                         required time                          3.947    
                         arrival time                          -3.209    
  -------------------------------------------------------------------
                         slack                                  0.738    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.209ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.434ns  (logic 0.367ns (25.597%)  route 1.067ns (74.403%))
  Logic Levels:           0  
  Clock Path Skew:        6.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.546ns = ( 10.546 - 1.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.067    14.209    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y75         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.651     3.651    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y130        LUT6 (Prop_lut6_I0_O)        0.124     3.775 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.670     4.445    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.153     4.598 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.389     4.987    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.331     5.318 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.811    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.935 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.454    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.578 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.941    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.065 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.217    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.149     8.366 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.179    10.546    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X89Y75         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]/C
                         clock pessimism              0.000    10.546    
                         clock uncertainty            0.266    10.812    
    SLICE_X89Y75         FDRE (Hold_fdre_C_R)         0.188    11.000    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[316]
  -------------------------------------------------------------------
                         required time                        -11.000    
                         arrival time                          14.209    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.209ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.434ns  (logic 0.367ns (25.597%)  route 1.067ns (74.403%))
  Logic Levels:           0  
  Clock Path Skew:        6.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.546ns = ( 10.546 - 1.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.067    14.209    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y75         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.651     3.651    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y130        LUT6 (Prop_lut6_I0_O)        0.124     3.775 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.670     4.445    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.153     4.598 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.389     4.987    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.331     5.318 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.811    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.935 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.454    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.578 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.941    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.065 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.217    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.149     8.366 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.179    10.546    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X89Y75         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]/C
                         clock pessimism              0.000    10.546    
                         clock uncertainty            0.266    10.812    
    SLICE_X89Y75         FDRE (Hold_fdre_C_R)         0.188    11.000    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[317]
  -------------------------------------------------------------------
                         required time                        -11.000    
                         arrival time                          14.209    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.209ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.434ns  (logic 0.367ns (25.597%)  route 1.067ns (74.403%))
  Logic Levels:           0  
  Clock Path Skew:        6.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.546ns = ( 10.546 - 1.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.067    14.209    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y75         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.651     3.651    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y130        LUT6 (Prop_lut6_I0_O)        0.124     3.775 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.670     4.445    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.153     4.598 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.389     4.987    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.331     5.318 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.811    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.935 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.454    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.578 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.941    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.065 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.217    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.149     8.366 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.179    10.546    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X89Y75         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]/C
                         clock pessimism              0.000    10.546    
                         clock uncertainty            0.266    10.812    
    SLICE_X89Y75         FDRE (Hold_fdre_C_R)         0.188    11.000    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[318]
  -------------------------------------------------------------------
                         required time                        -11.000    
                         arrival time                          14.209    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.209ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.434ns  (logic 0.367ns (25.597%)  route 1.067ns (74.403%))
  Logic Levels:           0  
  Clock Path Skew:        6.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.546ns = ( 10.546 - 1.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.067    14.209    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y75         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.651     3.651    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y130        LUT6 (Prop_lut6_I0_O)        0.124     3.775 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.670     4.445    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.153     4.598 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.389     4.987    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.331     5.318 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.811    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.935 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.454    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.578 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.941    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.065 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.217    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.149     8.366 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.179    10.546    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X89Y75         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]/C
                         clock pessimism              0.000    10.546    
                         clock uncertainty            0.266    10.812    
    SLICE_X89Y75         FDRE (Hold_fdre_C_R)         0.188    11.000    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[319]
  -------------------------------------------------------------------
                         required time                        -11.000    
                         arrival time                          14.209    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.232ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.644ns  (logic 0.367ns (22.320%)  route 1.277ns (77.680%))
  Logic Levels:           0  
  Clock Path Skew:        6.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.733ns = ( 10.733 - 1.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.277    14.419    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.651     3.651    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y130        LUT6 (Prop_lut6_I0_O)        0.124     3.775 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.670     4.445    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.153     4.598 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.389     4.987    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.331     5.318 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.811    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.935 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.454    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.578 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.941    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.065 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.217    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.149     8.366 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.367    10.733    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X89Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]/C
                         clock pessimism              0.000    10.733    
                         clock uncertainty            0.266    10.999    
    SLICE_X89Y69         FDRE (Hold_fdre_C_R)         0.188    11.187    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[292]
  -------------------------------------------------------------------
                         required time                        -11.187    
                         arrival time                          14.419    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.644ns  (logic 0.367ns (22.320%)  route 1.277ns (77.680%))
  Logic Levels:           0  
  Clock Path Skew:        6.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.733ns = ( 10.733 - 1.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.277    14.419    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.651     3.651    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y130        LUT6 (Prop_lut6_I0_O)        0.124     3.775 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.670     4.445    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.153     4.598 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.389     4.987    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.331     5.318 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.811    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.935 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.454    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.578 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.941    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.065 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.217    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.149     8.366 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.367    10.733    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X89Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]/C
                         clock pessimism              0.000    10.733    
                         clock uncertainty            0.266    10.999    
    SLICE_X89Y69         FDRE (Hold_fdre_C_R)         0.188    11.187    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[293]
  -------------------------------------------------------------------
                         required time                        -11.187    
                         arrival time                          14.419    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.644ns  (logic 0.367ns (22.320%)  route 1.277ns (77.680%))
  Logic Levels:           0  
  Clock Path Skew:        6.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.733ns = ( 10.733 - 1.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.277    14.419    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.651     3.651    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y130        LUT6 (Prop_lut6_I0_O)        0.124     3.775 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.670     4.445    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.153     4.598 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.389     4.987    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.331     5.318 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.811    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.935 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.454    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.578 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.941    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.065 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.217    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.149     8.366 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.367    10.733    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X89Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294]/C
                         clock pessimism              0.000    10.733    
                         clock uncertainty            0.266    10.999    
    SLICE_X89Y69         FDRE (Hold_fdre_C_R)         0.188    11.187    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[294]
  -------------------------------------------------------------------
                         required time                        -11.187    
                         arrival time                          14.419    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.232ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.644ns  (logic 0.367ns (22.320%)  route 1.277ns (77.680%))
  Logic Levels:           0  
  Clock Path Skew:        6.959ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.733ns = ( 10.733 - 1.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.277    14.419    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X89Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.651     3.651    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y130        LUT6 (Prop_lut6_I0_O)        0.124     3.775 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.670     4.445    design_1_i/HCI_4/inst/mux_out[9]
    SLICE_X90Y130        LUT1 (Prop_lut1_I0_O)        0.153     4.598 f  design_1_i/HCI_4/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.389     4.987    design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.331     5.318 r  design_1_i/HCI_4/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     5.811    design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X89Y130        LUT6 (Prop_lut6_I0_O)        0.124     5.935 f  design_1_i/HCI_4/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     6.454    design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     6.578 r  design_1_i/HCI_4/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     6.941    design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.065 f  design_1_i/HCI_4/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.214    design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X89Y129        LUT6 (Prop_lut6_I0_O)        0.124     7.338 r  design_1_i/HCI_4/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879     8.217    design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X89Y129        LUT5 (Prop_lut5_I0_O)        0.149     8.366 r  design_1_i/HCI_4/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.367    10.733    design_1_i/HCI_4/inst/frequency_counter_instance/out[9]
    SLICE_X89Y69         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295]/C
                         clock pessimism              0.000    10.733    
                         clock uncertainty            0.266    10.999    
    SLICE_X89Y69         FDRE (Hold_fdre_C_R)         0.188    11.187    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[9].freq_count_reg[295]
  -------------------------------------------------------------------
                         required time                        -11.187    
                         arrival time                          14.419    
  -------------------------------------------------------------------
                         slack                                  3.232    

Slack (MET) :             3.368ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.682ns  (logic 0.367ns (21.817%)  route 1.315ns (78.183%))
  Logic Levels:           0  
  Clock Path Skew:        6.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.635ns = ( 10.635 - 1.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.315    14.457    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.649     3.649    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.124     3.773 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.670     4.443    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.567 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.591     5.158    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.645    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.124     5.769 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.918    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.124     6.042 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.536    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.124     6.660 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     7.178    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     7.302 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.110    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.152     8.262 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.374    10.635    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X80Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]/C
                         clock pessimism              0.000    10.635    
                         clock uncertainty            0.266    10.901    
    SLICE_X80Y64         FDRE (Hold_fdre_C_R)         0.188    11.089    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[192]
  -------------------------------------------------------------------
                         required time                        -11.089    
                         arrival time                          14.457    
  -------------------------------------------------------------------
                         slack                                  3.368    

Slack (MET) :             3.368ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193]/R
                            (rising edge-triggered cell FDRE clocked by clk10_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@1.000ns period=10.000ns})
  Path Group:             clk10_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -9.000ns  (clk10_100MHz_design_1_clk_wiz_0_0 fall@1.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.682ns  (logic 0.367ns (21.817%)  route 1.315ns (78.183%))
  Logic Levels:           0  
  Clock Path Skew:        6.860ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.635ns = ( 10.635 - 1.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.315    14.457    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X80Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      1.000     1.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     1.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     2.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.287    -1.307 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206     0.899    design_1_i/clk_wiz_100MHz/inst/clk10_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y27       BUFG (Prop_bufg_I_O)         0.101     1.000 f  design_1_i/clk_wiz_100MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.649     3.649    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y128        LUT6 (Prop_lut6_I0_O)        0.124     3.773 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.670     4.443    design_1_i/HCI_4/inst/mux_out[6]
    SLICE_X90Y128        LUT1 (Prop_lut1_I0_O)        0.124     4.567 f  design_1_i/HCI_4/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.591     5.158    design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.124     5.282 r  design_1_i/HCI_4/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     5.645    design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.124     5.769 f  design_1_i/HCI_4/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     5.918    design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.124     6.042 r  design_1_i/HCI_4/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     6.536    design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y134        LUT6 (Prop_lut6_I0_O)        0.124     6.660 f  design_1_i/HCI_4/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     7.178    design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y133        LUT6 (Prop_lut6_I0_O)        0.124     7.302 r  design_1_i/HCI_4/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807     8.110    design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y133        LUT5 (Prop_lut5_I0_O)        0.152     8.262 r  design_1_i/HCI_4/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.374    10.635    design_1_i/HCI_4/inst/frequency_counter_instance/out[6]
    SLICE_X80Y64         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193]/C
                         clock pessimism              0.000    10.635    
                         clock uncertainty            0.266    10.901    
    SLICE_X80Y64         FDRE (Hold_fdre_C_R)         0.188    11.089    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[6].freq_count_reg[193]
  -------------------------------------------------------------------
                         required time                        -11.089    
                         arrival time                          14.457    
  -------------------------------------------------------------------
                         slack                                  3.368    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk30_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.769ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.456ns (7.759%)  route 5.421ns (92.241%))
  Logic Levels:           0  
  Clock Path Skew:        5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.173ns = ( 11.173 - 3.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.421     8.877    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X55Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.328     5.328    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.428 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.533     5.961    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.100     6.061 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.429     6.490    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     6.590 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.888    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     6.988 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.113    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.213 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.627    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.727 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.156    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.100     8.256 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.915    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.122     9.037 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.136    11.173    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X55Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]/C
                         clock pessimism              0.000    11.173    
                         clock uncertainty           -0.266    10.907    
    SLICE_X55Y74         FDRE (Setup_fdre_C_R)       -0.261    10.646    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[88]
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[89]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.456ns (7.759%)  route 5.421ns (92.241%))
  Logic Levels:           0  
  Clock Path Skew:        5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.173ns = ( 11.173 - 3.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.421     8.877    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X55Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[89]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.328     5.328    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.428 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.533     5.961    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.100     6.061 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.429     6.490    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     6.590 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.888    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     6.988 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.113    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.213 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.627    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.727 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.156    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.100     8.256 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.915    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.122     9.037 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.136    11.173    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X55Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[89]/C
                         clock pessimism              0.000    11.173    
                         clock uncertainty           -0.266    10.907    
    SLICE_X55Y74         FDRE (Setup_fdre_C_R)       -0.261    10.646    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[89]
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.456ns (7.759%)  route 5.421ns (92.241%))
  Logic Levels:           0  
  Clock Path Skew:        5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.173ns = ( 11.173 - 3.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.421     8.877    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X55Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.328     5.328    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.428 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.533     5.961    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.100     6.061 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.429     6.490    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     6.590 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.888    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     6.988 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.113    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.213 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.627    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.727 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.156    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.100     8.256 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.915    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.122     9.037 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.136    11.173    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X55Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]/C
                         clock pessimism              0.000    11.173    
                         clock uncertainty           -0.266    10.907    
    SLICE_X55Y74         FDRE (Setup_fdre_C_R)       -0.261    10.646    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[90]
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.769ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[91]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.456ns (7.759%)  route 5.421ns (92.241%))
  Logic Levels:           0  
  Clock Path Skew:        5.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.173ns = ( 11.173 - 3.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.421     8.877    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X55Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[91]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.328     5.328    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X92Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.428 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_18/O
                         net (fo=1, routed)           0.533     5.961    design_1_i/HCI_5/inst/mux_out[2]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.100     6.061 f  design_1_i/HCI_5/inst/mux_out_inst__16/O
                         net (fo=1, routed)           0.429     6.490    design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     6.590 r  design_1_i/HCI_5/inst/RO[2].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     6.888    design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     6.988 f  design_1_i/HCI_5/inst/RO[2].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.113    design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.213 r  design_1_i/HCI_5/inst/RO[2].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.627    design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/in_sig
    SLICE_X91Y143        LUT6 (Prop_lut6_I0_O)        0.100     7.727 f  design_1_i/HCI_5/inst/RO[2].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.156    design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/in_sig
    SLICE_X91Y142        LUT6 (Prop_lut6_I0_O)        0.100     8.256 r  design_1_i/HCI_5/inst/RO[2].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     8.915    design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/I0
    SLICE_X91Y142        LUT5 (Prop_lut5_I0_O)        0.122     9.037 r  design_1_i/HCI_5/inst/RO[2].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.136    11.173    design_1_i/HCI_5/inst/frequency_counter_instance/out[2]
    SLICE_X55Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[91]/C
                         clock pessimism              0.000    11.173    
                         clock uncertainty           -0.266    10.907    
    SLICE_X55Y74         FDRE (Setup_fdre_C_R)       -0.261    10.646    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[2].freq_count_reg[91]
  -------------------------------------------------------------------
                         required time                         10.646    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  1.769    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 0.456ns (7.826%)  route 5.370ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.262ns = ( 11.262 - 3.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.370     8.826    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X58Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.324     5.324    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.100     5.424 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.422     5.846    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.100     5.946 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.475     6.421    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100     6.521 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417     6.938    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.038 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.467    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     7.567 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.865    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     7.965 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.090    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     8.190 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.905    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.120     9.025 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.236    11.262    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
                         clock pessimism              0.000    11.262    
                         clock uncertainty           -0.266    10.996    
    SLICE_X58Y73         FDRE (Setup_fdre_C_R)       -0.356    10.640    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 0.456ns (7.826%)  route 5.370ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.262ns = ( 11.262 - 3.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.370     8.826    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X58Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.324     5.324    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.100     5.424 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.422     5.846    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.100     5.946 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.475     6.421    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100     6.521 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417     6.938    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.038 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.467    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     7.567 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.865    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     7.965 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.090    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     8.190 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.905    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.120     9.025 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.236    11.262    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]/C
                         clock pessimism              0.000    11.262    
                         clock uncertainty           -0.266    10.996    
    SLICE_X58Y73         FDRE (Setup_fdre_C_R)       -0.356    10.640    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 0.456ns (7.826%)  route 5.370ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.262ns = ( 11.262 - 3.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.370     8.826    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X58Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.324     5.324    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.100     5.424 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.422     5.846    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.100     5.946 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.475     6.421    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100     6.521 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417     6.938    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.038 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.467    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     7.567 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.865    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     7.965 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.090    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     8.190 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.905    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.120     9.025 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.236    11.262    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162]/C
                         clock pessimism              0.000    11.262    
                         clock uncertainty           -0.266    10.996    
    SLICE_X58Y73         FDRE (Setup_fdre_C_R)       -0.356    10.640    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[162]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             1.813ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 0.456ns (7.826%)  route 5.370ns (92.174%))
  Logic Levels:           0  
  Clock Path Skew:        5.262ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.262ns = ( 11.262 - 3.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.370     8.826    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X58Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.324     5.324    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X93Y146        LUT6 (Prop_lut6_I0_O)        0.100     5.424 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.422     5.846    design_1_i/HCI_5/inst/mux_out[5]
    SLICE_X92Y146        LUT1 (Prop_lut1_I0_O)        0.100     5.946 f  design_1_i/HCI_5/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.475     6.421    design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100     6.521 r  design_1_i/HCI_5/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.417     6.938    design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.100     7.038 f  design_1_i/HCI_5/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     7.467    design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     7.567 r  design_1_i/HCI_5/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.865    design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     7.965 f  design_1_i/HCI_5/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     8.090    design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X89Y146        LUT6 (Prop_lut6_I0_O)        0.100     8.190 r  design_1_i/HCI_5/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715     8.905    design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X89Y146        LUT5 (Prop_lut5_I0_O)        0.120     9.025 r  design_1_i/HCI_5/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.236    11.262    design_1_i/HCI_5/inst/frequency_counter_instance/out[5]
    SLICE_X58Y73         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]/C
                         clock pessimism              0.000    11.262    
                         clock uncertainty           -0.266    10.996    
    SLICE_X58Y73         FDRE (Setup_fdre_C_R)       -0.356    10.640    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[5].freq_count_reg[163]
  -------------------------------------------------------------------
                         required time                         10.640    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                  1.813    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.456ns (7.759%)  route 5.421ns (92.241%))
  Logic Levels:           0  
  Clock Path Skew:        5.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.592ns = ( 11.592 - 3.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.421     8.877    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X54Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.664     5.664    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.764 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.430     6.194    design_1_i/HCI_5/inst/mux_out[6]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.100     6.294 f  design_1_i/HCI_5/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.460     6.755    design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.855 r  design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.153    design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.100     7.253 f  design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.378    design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.100     7.478 r  design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.892    design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.100     7.992 f  design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.420    design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.520 r  design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     9.180    design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y144        LUT5 (Prop_lut5_I0_O)        0.122     9.302 r  design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.290    11.592    design_1_i/HCI_5/inst/frequency_counter_instance/out[6]
    SLICE_X54Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]/C
                         clock pessimism              0.000    11.592    
                         clock uncertainty           -0.266    11.326    
    SLICE_X54Y74         FDRE (Setup_fdre_C_R)       -0.356    10.970    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[196]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.877ns  (logic 0.456ns (7.759%)  route 5.421ns (92.241%))
  Logic Levels:           0  
  Clock Path Skew:        5.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.592ns = ( 11.592 - 3.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.421     8.877    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X54Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     4.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.873     0.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012     2.909    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.091     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.664     5.664    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.100     5.764 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.430     6.194    design_1_i/HCI_5/inst/mux_out[6]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.100     6.294 f  design_1_i/HCI_5/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.460     6.755    design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.100     6.855 r  design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298     7.153    design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.100     7.253 f  design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125     7.378    design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.100     7.478 r  design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414     7.892    design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.100     7.992 f  design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429     8.420    design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.100     8.520 r  design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659     9.180    design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y144        LUT5 (Prop_lut5_I0_O)        0.122     9.302 r  design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.290    11.592    design_1_i/HCI_5/inst/frequency_counter_instance/out[6]
    SLICE_X54Y74         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197]/C
                         clock pessimism              0.000    11.592    
                         clock uncertainty           -0.266    11.326    
    SLICE_X54Y74         FDRE (Setup_fdre_C_R)       -0.356    10.970    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[197]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  2.092    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.422ns  (logic 0.367ns (25.803%)  route 1.055ns (74.197%))
  Logic Levels:           0  
  Clock Path Skew:        7.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.462ns = ( 13.462 - 3.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.055    14.134    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X59Y70         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.675     5.675    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.799 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.670     6.469    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.436     7.030    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.154 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.517    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.641 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.790    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.576     8.491    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     8.615 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.941     9.555    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.124     9.679 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.486    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.152    10.638 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.823    13.462    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X59Y70         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]/C
                         clock pessimism              0.000    13.462    
                         clock uncertainty            0.266    13.728    
    SLICE_X59Y70         FDRE (Hold_fdre_C_R)         0.188    13.916    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[128]
  -------------------------------------------------------------------
                         required time                        -13.916    
                         arrival time                          14.134    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.422ns  (logic 0.367ns (25.803%)  route 1.055ns (74.197%))
  Logic Levels:           0  
  Clock Path Skew:        7.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.462ns = ( 13.462 - 3.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.055    14.134    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X59Y70         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.675     5.675    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.799 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.670     6.469    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.436     7.030    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.154 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.517    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.641 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.790    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.576     8.491    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     8.615 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.941     9.555    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.124     9.679 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.486    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.152    10.638 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.823    13.462    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X59Y70         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129]/C
                         clock pessimism              0.000    13.462    
                         clock uncertainty            0.266    13.728    
    SLICE_X59Y70         FDRE (Hold_fdre_C_R)         0.188    13.916    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[129]
  -------------------------------------------------------------------
                         required time                        -13.916    
                         arrival time                          14.134    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.422ns  (logic 0.367ns (25.803%)  route 1.055ns (74.197%))
  Logic Levels:           0  
  Clock Path Skew:        7.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.462ns = ( 13.462 - 3.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.055    14.134    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X59Y70         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.675     5.675    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.799 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.670     6.469    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.436     7.030    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.154 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.517    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.641 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.790    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.576     8.491    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     8.615 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.941     9.555    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.124     9.679 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.486    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.152    10.638 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.823    13.462    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X59Y70         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130]/C
                         clock pessimism              0.000    13.462    
                         clock uncertainty            0.266    13.728    
    SLICE_X59Y70         FDRE (Hold_fdre_C_R)         0.188    13.916    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[130]
  -------------------------------------------------------------------
                         required time                        -13.916    
                         arrival time                          14.134    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.422ns  (logic 0.367ns (25.803%)  route 1.055ns (74.197%))
  Logic Levels:           0  
  Clock Path Skew:        7.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.462ns = ( 13.462 - 3.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.055    14.134    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X59Y70         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.675     5.675    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y144        LUT6 (Prop_lut6_I0_O)        0.124     5.799 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_16/O
                         net (fo=1, routed)           0.670     6.469    design_1_i/HCI_5/inst/mux_out[4]
    SLICE_X90Y144        LUT1 (Prop_lut1_I0_O)        0.124     6.593 f  design_1_i/HCI_5/inst/mux_out_inst__14/O
                         net (fo=1, routed)           0.436     7.030    design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.154 r  design_1_i/HCI_5/inst/RO[4].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     7.517    design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.641 f  design_1_i/HCI_5/inst/RO[4].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     7.790    design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     7.914 r  design_1_i/HCI_5/inst/RO[4].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.576     8.491    design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/in_sig
    SLICE_X91Y140        LUT6 (Prop_lut6_I0_O)        0.124     8.615 f  design_1_i/HCI_5/inst/RO[4].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.941     9.555    design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/in_sig
    SLICE_X89Y147        LUT6 (Prop_lut6_I0_O)        0.124     9.679 r  design_1_i/HCI_5/inst/RO[4].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.486    design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/I0
    SLICE_X89Y147        LUT5 (Prop_lut5_I0_O)        0.152    10.638 r  design_1_i/HCI_5/inst/RO[4].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.823    13.462    design_1_i/HCI_5/inst/frequency_counter_instance/out[4]
    SLICE_X59Y70         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]/C
                         clock pessimism              0.000    13.462    
                         clock uncertainty            0.266    13.728    
    SLICE_X59Y70         FDRE (Hold_fdre_C_R)         0.188    13.916    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[4].freq_count_reg[131]
  -------------------------------------------------------------------
                         required time                        -13.916    
                         arrival time                          14.134    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[220]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.177ns  (logic 0.367ns (31.191%)  route 0.810ns (68.809%))
  Logic Levels:           0  
  Clock Path Skew:        7.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.076ns = ( 13.076 - 3.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.810    13.888    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X54Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[220]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          3.054     6.054    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     6.178 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.689     6.867    design_1_i/HCI_5/inst/mux_out[6]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.124     6.991 f  design_1_i/HCI_5/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.532     7.524    design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.011    design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.135 f  design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.284    design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.902    design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.544    design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.475    design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y144        LUT5 (Prop_lut5_I0_O)        0.152    10.627 r  design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.449    13.076    design_1_i/HCI_5/inst/frequency_counter_instance/out[6]
    SLICE_X54Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[220]/C
                         clock pessimism              0.000    13.076    
                         clock uncertainty            0.266    13.342    
    SLICE_X54Y80         FDRE (Hold_fdre_C_R)         0.244    13.586    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[220]
  -------------------------------------------------------------------
                         required time                        -13.586    
                         arrival time                          13.888    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[221]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.177ns  (logic 0.367ns (31.191%)  route 0.810ns (68.809%))
  Logic Levels:           0  
  Clock Path Skew:        7.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.076ns = ( 13.076 - 3.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.810    13.888    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X54Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[221]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          3.054     6.054    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     6.178 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.689     6.867    design_1_i/HCI_5/inst/mux_out[6]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.124     6.991 f  design_1_i/HCI_5/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.532     7.524    design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.011    design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.135 f  design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.284    design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.902    design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.544    design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.475    design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y144        LUT5 (Prop_lut5_I0_O)        0.152    10.627 r  design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.449    13.076    design_1_i/HCI_5/inst/frequency_counter_instance/out[6]
    SLICE_X54Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[221]/C
                         clock pessimism              0.000    13.076    
                         clock uncertainty            0.266    13.342    
    SLICE_X54Y80         FDRE (Hold_fdre_C_R)         0.244    13.586    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[221]
  -------------------------------------------------------------------
                         required time                        -13.586    
                         arrival time                          13.888    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[222]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.177ns  (logic 0.367ns (31.191%)  route 0.810ns (68.809%))
  Logic Levels:           0  
  Clock Path Skew:        7.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.076ns = ( 13.076 - 3.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.810    13.888    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X54Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[222]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          3.054     6.054    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     6.178 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.689     6.867    design_1_i/HCI_5/inst/mux_out[6]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.124     6.991 f  design_1_i/HCI_5/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.532     7.524    design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.011    design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.135 f  design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.284    design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.902    design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.544    design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.475    design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y144        LUT5 (Prop_lut5_I0_O)        0.152    10.627 r  design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.449    13.076    design_1_i/HCI_5/inst/frequency_counter_instance/out[6]
    SLICE_X54Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[222]/C
                         clock pessimism              0.000    13.076    
                         clock uncertainty            0.266    13.342    
    SLICE_X54Y80         FDRE (Hold_fdre_C_R)         0.244    13.586    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[222]
  -------------------------------------------------------------------
                         required time                        -13.586    
                         arrival time                          13.888    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[223]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.177ns  (logic 0.367ns (31.191%)  route 0.810ns (68.809%))
  Logic Levels:           0  
  Clock Path Skew:        7.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.076ns = ( 13.076 - 3.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        0.810    13.888    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X54Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[223]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          3.054     6.054    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     6.178 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.689     6.867    design_1_i/HCI_5/inst/mux_out[6]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.124     6.991 f  design_1_i/HCI_5/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.532     7.524    design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.011    design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.135 f  design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.284    design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.902    design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.544    design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.475    design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y144        LUT5 (Prop_lut5_I0_O)        0.152    10.627 r  design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.449    13.076    design_1_i/HCI_5/inst/frequency_counter_instance/out[6]
    SLICE_X54Y80         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[223]/C
                         clock pessimism              0.000    13.076    
                         clock uncertainty            0.266    13.342    
    SLICE_X54Y80         FDRE (Hold_fdre_C_R)         0.244    13.586    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[223]
  -------------------------------------------------------------------
                         required time                        -13.586    
                         arrival time                          13.888    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.619ns  (logic 0.367ns (22.671%)  route 1.252ns (77.329%))
  Logic Levels:           0  
  Clock Path Skew:        7.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.384ns = ( 13.384 - 3.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.252    14.331    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X54Y76         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          3.054     6.054    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     6.178 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.689     6.867    design_1_i/HCI_5/inst/mux_out[6]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.124     6.991 f  design_1_i/HCI_5/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.532     7.524    design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.011    design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.135 f  design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.284    design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.902    design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.544    design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.475    design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y144        LUT5 (Prop_lut5_I0_O)        0.152    10.627 r  design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.757    13.384    design_1_i/HCI_5/inst/frequency_counter_instance/out[6]
    SLICE_X54Y76         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]/C
                         clock pessimism              0.000    13.384    
                         clock uncertainty            0.266    13.651    
    SLICE_X54Y76         FDRE (Hold_fdre_C_R)         0.244    13.895    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[204]
  -------------------------------------------------------------------
                         required time                        -13.895    
                         arrival time                          14.331    
  -------------------------------------------------------------------
                         slack                                  0.436    

Slack (MET) :             0.436ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205]/R
                            (rising edge-triggered cell FDRE clocked by clk30_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@3.000ns period=10.000ns})
  Path Group:             clk30_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -7.000ns  (clk30_100MHz_design_1_clk_wiz_0_0 fall@3.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        1.619ns  (logic 0.367ns (22.671%)  route 1.252ns (77.329%))
  Logic Levels:           0  
  Clock Path Skew:        7.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.384ns = ( 13.384 - 3.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        1.252    14.331    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X54Y76         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      3.000     3.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     3.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     4.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -4.287     0.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206     2.899    design_1_i/clk_wiz_100MHz/inst/clk30_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y25       BUFG (Prop_bufg_I_O)         0.101     3.000 f  design_1_i/clk_wiz_100MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          3.054     6.054    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X90Y143        LUT6 (Prop_lut6_I0_O)        0.124     6.178 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_14/O
                         net (fo=1, routed)           0.689     6.867    design_1_i/HCI_5/inst/mux_out[6]
    SLICE_X90Y143        LUT1 (Prop_lut1_I0_O)        0.124     6.991 f  design_1_i/HCI_5/inst/mux_out_inst__12/O
                         net (fo=1, routed)           0.532     7.524    design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     7.648 r  design_1_i/HCI_5/inst/RO[6].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363     8.011    design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.135 f  design_1_i/HCI_5/inst/RO[6].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149     8.284    design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     8.408 r  design_1_i/HCI_5/inst/RO[6].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.494     8.902    design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/in_sig
    SLICE_X89Y145        LUT6 (Prop_lut6_I0_O)        0.124     9.026 f  design_1_i/HCI_5/inst/RO[6].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519     9.544    design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/in_sig
    SLICE_X89Y144        LUT6 (Prop_lut6_I0_O)        0.124     9.668 r  design_1_i/HCI_5/inst/RO[6].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.807    10.475    design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/I0
    SLICE_X89Y144        LUT5 (Prop_lut5_I0_O)        0.152    10.627 r  design_1_i/HCI_5/inst/RO[6].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.757    13.384    design_1_i/HCI_5/inst/frequency_counter_instance/out[6]
    SLICE_X54Y76         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205]/C
                         clock pessimism              0.000    13.384    
                         clock uncertainty            0.266    13.651    
    SLICE_X54Y76         FDRE (Hold_fdre_C_R)         0.244    13.895    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[6].freq_count_reg[205]
  -------------------------------------------------------------------
                         required time                        -13.895    
                         arrival time                          14.331    
  -------------------------------------------------------------------
                         slack                                  0.436    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk80_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.445ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 0.456ns (4.944%)  route 8.767ns (95.056%))
  Logic Levels:           0  
  Clock Path Skew:        5.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.872ns = ( 15.872 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.767    12.223    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X53Y66         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258     9.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    10.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    10.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    10.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    11.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    11.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    12.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    12.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    13.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.513    15.872    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y66         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]/C
                         clock pessimism              0.000    15.872    
                         clock uncertainty           -0.266    15.606    
    SLICE_X53Y66         FDRE (Setup_fdre_C_R)       -0.261    15.345    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[616]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 0.456ns (4.944%)  route 8.767ns (95.056%))
  Logic Levels:           0  
  Clock Path Skew:        5.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.872ns = ( 15.872 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.767    12.223    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X53Y66         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258     9.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    10.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    10.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    10.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    11.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    11.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    12.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    12.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    13.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.513    15.872    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y66         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617]/C
                         clock pessimism              0.000    15.872    
                         clock uncertainty           -0.266    15.606    
    SLICE_X53Y66         FDRE (Setup_fdre_C_R)       -0.261    15.345    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[617]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 0.456ns (4.944%)  route 8.767ns (95.056%))
  Logic Levels:           0  
  Clock Path Skew:        5.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.872ns = ( 15.872 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.767    12.223    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X53Y66         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258     9.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    10.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    10.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    10.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    11.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    11.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    12.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    12.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    13.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.513    15.872    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y66         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]/C
                         clock pessimism              0.000    15.872    
                         clock uncertainty           -0.266    15.606    
    SLICE_X53Y66         FDRE (Setup_fdre_C_R)       -0.261    15.345    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[618]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.122ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.223ns  (logic 0.456ns (4.944%)  route 8.767ns (95.056%))
  Logic Levels:           0  
  Clock Path Skew:        5.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.872ns = ( 15.872 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.767    12.223    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X53Y66         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258     9.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    10.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    10.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    10.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    11.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    11.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    12.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    12.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    13.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.513    15.872    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y66         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]/C
                         clock pessimism              0.000    15.872    
                         clock uncertainty           -0.266    15.606    
    SLICE_X53Y66         FDRE (Setup_fdre_C_R)       -0.261    15.345    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[619]
  -------------------------------------------------------------------
                         required time                         15.345    
                         arrival time                         -12.223    
  -------------------------------------------------------------------
                         slack                                  3.122    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 0.456ns (5.007%)  route 8.651ns (94.993%))
  Logic Levels:           0  
  Clock Path Skew:        5.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 15.796 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.651    12.107    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258     9.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    10.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    10.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    10.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    11.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    11.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    12.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    12.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    13.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.437    15.796    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]/C
                         clock pessimism              0.000    15.796    
                         clock uncertainty           -0.266    15.530    
    SLICE_X53Y69         FDRE (Setup_fdre_C_R)       -0.261    15.269    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[628]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 0.456ns (5.007%)  route 8.651ns (94.993%))
  Logic Levels:           0  
  Clock Path Skew:        5.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 15.796 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.651    12.107    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258     9.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    10.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    10.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    10.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    11.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    11.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    12.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    12.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    13.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.437    15.796    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]/C
                         clock pessimism              0.000    15.796    
                         clock uncertainty           -0.266    15.530    
    SLICE_X53Y69         FDRE (Setup_fdre_C_R)       -0.261    15.269    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[629]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 0.456ns (5.007%)  route 8.651ns (94.993%))
  Logic Levels:           0  
  Clock Path Skew:        5.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 15.796 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.651    12.107    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258     9.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    10.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    10.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    10.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    11.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    11.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    12.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    12.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    13.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.437    15.796    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]/C
                         clock pessimism              0.000    15.796    
                         clock uncertainty           -0.266    15.530    
    SLICE_X53Y69         FDRE (Setup_fdre_C_R)       -0.261    15.269    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[630]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.162ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.107ns  (logic 0.456ns (5.007%)  route 8.651ns (94.993%))
  Logic Levels:           0  
  Clock Path Skew:        5.796ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.796ns = ( 15.796 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        8.651    12.107    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.258     9.258    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y136        LUT6 (Prop_lut6_I0_O)        0.100     9.358 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.664    10.022    design_1_i/HCI_5/inst/mux_out[19]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.100    10.122 f  design_1_i/HCI_5/inst/mux_out_inst/O
                         net (fo=1, routed)           0.405    10.528    design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    10.628 r  design_1_i/HCI_5/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    11.310    design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.100    11.410 f  design_1_i/HCI_5/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    11.784    design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    11.884 r  design_1_i/HCI_5/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    12.190    design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.290 f  design_1_i/HCI_5/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    12.424    design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y136        LUT6 (Prop_lut6_I0_O)        0.100    12.524 r  design_1_i/HCI_5/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    13.239    design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y136        LUT5 (Prop_lut5_I0_O)        0.120    13.359 r  design_1_i/HCI_5/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.437    15.796    design_1_i/HCI_5/inst/frequency_counter_instance/out[19]
    SLICE_X53Y69         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]/C
                         clock pessimism              0.000    15.796    
                         clock uncertainty           -0.266    15.530    
    SLICE_X53Y69         FDRE (Setup_fdre_C_R)       -0.261    15.269    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[19].freq_count_reg[631]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                         -12.107    
  -------------------------------------------------------------------
                         slack                                  3.162    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 0.456ns (5.416%)  route 7.964ns (94.584%))
  Logic Levels:           0  
  Clock Path Skew:        5.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.610ns = ( 15.610 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.964    11.420    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X54Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.478     9.478    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.578 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.545    10.124    design_1_i/HCI_5/inst/mux_out[16]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.100    10.224 f  design_1_i/HCI_5/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.467    10.690    design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    10.790 r  design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    11.096    design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.196 f  design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    11.330    design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.430 r  design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    12.112    design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    12.212 f  design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    12.586    design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    12.686 r  design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.463    design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X88Y140        LUT5 (Prop_lut5_I0_O)        0.122    13.585 r  design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.025    15.610    design_1_i/HCI_5/inst/frequency_counter_instance/out[16]
    SLICE_X54Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540]/C
                         clock pessimism              0.000    15.610    
                         clock uncertainty           -0.266    15.344    
    SLICE_X54Y72         FDRE (Setup_fdre_C_R)       -0.356    14.988    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[540]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[541]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.420ns  (logic 0.456ns (5.416%)  route 7.964ns (94.584%))
  Logic Levels:           0  
  Clock Path Skew:        5.610ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.610ns = ( 15.610 - 7.000 ) 
    Source Clock Delay      (SCD):    3.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.706     3.000    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.456     3.456 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        7.964    11.420    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X54Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[541]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     8.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.873     4.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.012     6.909    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.091     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.478     9.478    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y140        LUT6 (Prop_lut6_I0_O)        0.100     9.578 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.545    10.124    design_1_i/HCI_5/inst/mux_out[16]
    SLICE_X90Y140        LUT1 (Prop_lut1_I0_O)        0.100    10.224 f  design_1_i/HCI_5/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.467    10.690    design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    10.790 r  design_1_i/HCI_5/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    11.096    design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.196 f  design_1_i/HCI_5/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    11.330    design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    11.430 r  design_1_i/HCI_5/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.682    12.112    design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X88Y141        LUT6 (Prop_lut6_I0_O)        0.100    12.212 f  design_1_i/HCI_5/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    12.586    design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X88Y140        LUT6 (Prop_lut6_I0_O)        0.100    12.686 r  design_1_i/HCI_5/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.776    13.463    design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X88Y140        LUT5 (Prop_lut5_I0_O)        0.122    13.585 r  design_1_i/HCI_5/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.025    15.610    design_1_i/HCI_5/inst/frequency_counter_instance/out[16]
    SLICE_X54Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[541]/C
                         clock pessimism              0.000    15.610    
                         clock uncertainty           -0.266    15.344    
    SLICE_X54Y72         FDRE (Setup_fdre_C_R)       -0.356    14.988    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[16].freq_count_reg[541]
  -------------------------------------------------------------------
                         required time                         14.988    
                         arrival time                         -11.420    
  -------------------------------------------------------------------
                         slack                                  3.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.005ns  (logic 0.367ns (7.333%)  route 4.638ns (92.667%))
  Logic Levels:           0  
  Clock Path Skew:        7.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.818ns = ( 16.818 - 7.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.638    17.717    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X51Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.600     9.600    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.724 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.689    10.413    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.537 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.435    10.972    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.096 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.467    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.591 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.749    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.873 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    12.460    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.584 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    13.029    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.153 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.100    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.152    14.252 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.566    16.818    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X51Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]/C
                         clock pessimism              0.000    16.818    
                         clock uncertainty            0.266    17.084    
    SLICE_X51Y72         FDRE (Hold_fdre_C_R)         0.188    17.272    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[596]
  -------------------------------------------------------------------
                         required time                        -17.272    
                         arrival time                          17.717    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.005ns  (logic 0.367ns (7.333%)  route 4.638ns (92.667%))
  Logic Levels:           0  
  Clock Path Skew:        7.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.818ns = ( 16.818 - 7.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.638    17.717    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X51Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.600     9.600    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.724 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.689    10.413    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.537 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.435    10.972    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.096 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.467    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.591 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.749    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.873 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    12.460    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.584 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    13.029    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.153 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.100    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.152    14.252 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.566    16.818    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X51Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]/C
                         clock pessimism              0.000    16.818    
                         clock uncertainty            0.266    17.084    
    SLICE_X51Y72         FDRE (Hold_fdre_C_R)         0.188    17.272    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[597]
  -------------------------------------------------------------------
                         required time                        -17.272    
                         arrival time                          17.717    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.005ns  (logic 0.367ns (7.333%)  route 4.638ns (92.667%))
  Logic Levels:           0  
  Clock Path Skew:        7.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.818ns = ( 16.818 - 7.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.638    17.717    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X51Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.600     9.600    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.724 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.689    10.413    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.537 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.435    10.972    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.096 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.467    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.591 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.749    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.873 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    12.460    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.584 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    13.029    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.153 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.100    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.152    14.252 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.566    16.818    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X51Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]/C
                         clock pessimism              0.000    16.818    
                         clock uncertainty            0.266    17.084    
    SLICE_X51Y72         FDRE (Hold_fdre_C_R)         0.188    17.272    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[598]
  -------------------------------------------------------------------
                         required time                        -17.272    
                         arrival time                          17.717    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.445ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.005ns  (logic 0.367ns (7.333%)  route 4.638ns (92.667%))
  Logic Levels:           0  
  Clock Path Skew:        7.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.818ns = ( 16.818 - 7.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.638    17.717    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X51Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.600     9.600    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.724 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.689    10.413    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.537 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.435    10.972    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.096 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.467    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.591 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.749    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.873 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    12.460    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.584 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    13.029    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.153 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.100    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.152    14.252 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.566    16.818    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X51Y72         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]/C
                         clock pessimism              0.000    16.818    
                         clock uncertainty            0.266    17.084    
    SLICE_X51Y72         FDRE (Hold_fdre_C_R)         0.188    17.272    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[599]
  -------------------------------------------------------------------
                         required time                        -17.272    
                         arrival time                          17.717    
  -------------------------------------------------------------------
                         slack                                  0.445    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.880ns  (logic 0.367ns (7.521%)  route 4.513ns (92.479%))
  Logic Levels:           0  
  Clock Path Skew:        6.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.687ns = ( 16.687 - 7.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.513    17.591    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X51Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.600     9.600    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.724 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.689    10.413    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.537 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.435    10.972    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.096 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.467    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.591 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.749    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.873 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    12.460    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.584 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    13.029    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.153 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.100    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.152    14.252 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.435    16.687    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X51Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/C
                         clock pessimism              0.000    16.687    
                         clock uncertainty            0.266    16.953    
    SLICE_X51Y71         FDRE (Hold_fdre_C_R)         0.188    17.141    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]
  -------------------------------------------------------------------
                         required time                        -17.141    
                         arrival time                          17.591    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.880ns  (logic 0.367ns (7.521%)  route 4.513ns (92.479%))
  Logic Levels:           0  
  Clock Path Skew:        6.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.687ns = ( 16.687 - 7.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.513    17.591    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X51Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.600     9.600    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.724 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.689    10.413    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.537 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.435    10.972    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.096 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.467    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.591 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.749    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.873 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    12.460    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.584 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    13.029    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.153 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.100    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.152    14.252 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.435    16.687    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X51Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]/C
                         clock pessimism              0.000    16.687    
                         clock uncertainty            0.266    16.953    
    SLICE_X51Y71         FDRE (Hold_fdre_C_R)         0.188    17.141    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]
  -------------------------------------------------------------------
                         required time                        -17.141    
                         arrival time                          17.591    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.880ns  (logic 0.367ns (7.521%)  route 4.513ns (92.479%))
  Logic Levels:           0  
  Clock Path Skew:        6.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.687ns = ( 16.687 - 7.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.513    17.591    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X51Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.600     9.600    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.724 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.689    10.413    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.537 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.435    10.972    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.096 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.467    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.591 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.749    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.873 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    12.460    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.584 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    13.029    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.153 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.100    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.152    14.252 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.435    16.687    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X51Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
                         clock pessimism              0.000    16.687    
                         clock uncertainty            0.266    16.953    
    SLICE_X51Y71         FDRE (Hold_fdre_C_R)         0.188    17.141    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]
  -------------------------------------------------------------------
                         required time                        -17.141    
                         arrival time                          17.591    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.880ns  (logic 0.367ns (7.521%)  route 4.513ns (92.479%))
  Logic Levels:           0  
  Clock Path Skew:        6.975ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.687ns = ( 16.687 - 7.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.513    17.591    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X51Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.600     9.600    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X86Y137        LUT6 (Prop_lut6_I0_O)        0.124     9.724 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.689    10.413    design_1_i/HCI_5/inst/mux_out[18]
    SLICE_X86Y137        LUT1 (Prop_lut1_I0_O)        0.124    10.537 f  design_1_i/HCI_5/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.435    10.972    design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.096 r  design_1_i/HCI_5/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    11.467    design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.591 f  design_1_i/HCI_5/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    11.749    design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    11.873 r  design_1_i/HCI_5/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    12.460    design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y138        LUT6 (Prop_lut6_I0_O)        0.124    12.584 f  design_1_i/HCI_5/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    13.029    design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y137        LUT6 (Prop_lut6_I0_O)        0.124    13.153 r  design_1_i/HCI_5/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    14.100    design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y137        LUT5 (Prop_lut5_I0_O)        0.152    14.252 r  design_1_i/HCI_5/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.435    16.687    design_1_i/HCI_5/inst/frequency_counter_instance/out[18]
    SLICE_X51Y71         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]/C
                         clock pessimism              0.000    16.687    
                         clock uncertainty            0.266    16.953    
    SLICE_X51Y71         FDRE (Hold_fdre_C_R)         0.188    17.141    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]
  -------------------------------------------------------------------
                         required time                        -17.141    
                         arrival time                          17.591    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.693ns  (logic 0.367ns (6.446%)  route 5.326ns (93.554%))
  Logic Levels:           0  
  Clock Path Skew:        7.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.365ns = ( 17.365 - 7.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.326    18.405    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X50Y77         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.651     9.651    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y142        LUT6 (Prop_lut6_I0_O)        0.124     9.775 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.016    10.790    design_1_i/HCI_5/inst/mux_out[15]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.124    10.914 f  design_1_i/HCI_5/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.539    11.454    design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    11.578 r  design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    12.164    design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.288 f  design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.734    design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.858 r  design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.229    design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.353 f  design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.511    design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.635 r  design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.514    design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.149    14.663 r  design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.702    17.365    design_1_i/HCI_5/inst/frequency_counter_instance/out[15]
    SLICE_X50Y77         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]/C
                         clock pessimism              0.000    17.365    
                         clock uncertainty            0.266    17.631    
    SLICE_X50Y77         FDRE (Hold_fdre_C_R)         0.244    17.875    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[500]
  -------------------------------------------------------------------
                         required time                        -17.875    
                         arrival time                          18.405    
  -------------------------------------------------------------------
                         slack                                  0.530    

Slack (MET) :             0.530ns  (arrival time - required time)
  Source:                 design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]/R
                            (rising edge-triggered cell FDRE clocked by clk80_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@7.000ns period=10.000ns})
  Path Group:             clk80_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -3.000ns  (clk80_100MHz_design_1_clk_wiz_0_0 fall@7.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        5.693ns  (logic 0.367ns (6.446%)  route 5.326ns (93.554%))
  Logic Levels:           0  
  Clock Path Skew:        7.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.365ns = ( 17.365 - 7.000 ) 
    Source Clock Delay      (SCD):    2.712ns = ( 12.712 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.533    12.712    design_1_i/HCI_5/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X67Y82         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y82         FDRE (Prop_fdre_C_Q)         0.367    13.079 r  design_1_i/HCI_5/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        5.326    18.405    design_1_i/HCI_5/inst/frequency_counter_instance/clk_done
    SLICE_X50Y77         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk80_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      7.000     7.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     7.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980     8.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -4.287     4.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.206     6.899    design_1_i/clk_wiz_100MHz/inst/clk80_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y24       BUFG (Prop_bufg_I_O)         0.101     7.000 f  design_1_i/clk_wiz_100MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.651     9.651    design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X92Y142        LUT6 (Prop_lut6_I0_O)        0.124     9.775 f  design_1_i/HCI_5/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           1.016    10.790    design_1_i/HCI_5/inst/mux_out[15]
    SLICE_X93Y143        LUT1 (Prop_lut1_I0_O)        0.124    10.914 f  design_1_i/HCI_5/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.539    11.454    design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    11.578 r  design_1_i/HCI_5/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    12.164    design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X88Y143        LUT6 (Prop_lut6_I0_O)        0.124    12.288 f  design_1_i/HCI_5/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.445    12.734    design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    12.858 r  design_1_i/HCI_5/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.229    design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.353 f  design_1_i/HCI_5/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    13.511    design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X88Y142        LUT6 (Prop_lut6_I0_O)        0.124    13.635 r  design_1_i/HCI_5/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    14.514    design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X88Y142        LUT5 (Prop_lut5_I0_O)        0.149    14.663 r  design_1_i/HCI_5/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.702    17.365    design_1_i/HCI_5/inst/frequency_counter_instance/out[15]
    SLICE_X50Y77         FDRE                                         r  design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]/C
                         clock pessimism              0.000    17.365    
                         clock uncertainty            0.266    17.631    
    SLICE_X50Y77         FDRE (Hold_fdre_C_R)         0.244    17.875    design_1_i/HCI_5/inst/frequency_counter_instance/genblk1[15].freq_count_reg[501]
  -------------------------------------------------------------------
                         required time                        -17.875    
                         arrival time                          18.405    
  -------------------------------------------------------------------
                         slack                                  0.530    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk90_100MHz_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.342ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.752ns  (logic 0.456ns (4.241%)  route 10.296ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        5.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 17.759 - 9.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     3.064    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.456     3.520 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.296    13.816    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X98Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.468    11.468    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    11.568 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.638    12.206    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X90Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.306 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.337    12.643    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.743 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    13.188    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    13.288 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    13.979    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.079 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.385    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.485 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    14.619    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.719 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.434    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.120    15.554 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.204    17.759    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X98Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]/C
                         clock pessimism              0.000    17.759    
                         clock uncertainty           -0.266    17.493    
    SLICE_X98Y68         FDRE (Setup_fdre_C_R)       -0.356    17.137    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[428]
  -------------------------------------------------------------------
                         required time                         17.137    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.752ns  (logic 0.456ns (4.241%)  route 10.296ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        5.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 17.759 - 9.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     3.064    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.456     3.520 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.296    13.816    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X98Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.468    11.468    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    11.568 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.638    12.206    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X90Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.306 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.337    12.643    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.743 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    13.188    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    13.288 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    13.979    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.079 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.385    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.485 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    14.619    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.719 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.434    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.120    15.554 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.204    17.759    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X98Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429]/C
                         clock pessimism              0.000    17.759    
                         clock uncertainty           -0.266    17.493    
    SLICE_X98Y68         FDRE (Setup_fdre_C_R)       -0.356    17.137    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[429]
  -------------------------------------------------------------------
                         required time                         17.137    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.752ns  (logic 0.456ns (4.241%)  route 10.296ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        5.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 17.759 - 9.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     3.064    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.456     3.520 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.296    13.816    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X98Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.468    11.468    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    11.568 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.638    12.206    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X90Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.306 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.337    12.643    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.743 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    13.188    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    13.288 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    13.979    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.079 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.385    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.485 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    14.619    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.719 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.434    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.120    15.554 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.204    17.759    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X98Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430]/C
                         clock pessimism              0.000    17.759    
                         clock uncertainty           -0.266    17.493    
    SLICE_X98Y68         FDRE (Setup_fdre_C_R)       -0.356    17.137    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[430]
  -------------------------------------------------------------------
                         required time                         17.137    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.321ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[431]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.752ns  (logic 0.456ns (4.241%)  route 10.296ns (95.759%))
  Logic Levels:           0  
  Clock Path Skew:        5.695ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.759ns = ( 17.759 - 9.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     3.064    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.456     3.520 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.296    13.816    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X98Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[431]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.468    11.468    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    11.568 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.638    12.206    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X90Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.306 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.337    12.643    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.743 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    13.188    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    13.288 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    13.979    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.079 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.385    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.485 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    14.619    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.719 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.434    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.120    15.554 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.204    17.759    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X98Y68         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[431]/C
                         clock pessimism              0.000    17.759    
                         clock uncertainty           -0.266    17.493    
    SLICE_X98Y68         FDRE (Setup_fdre_C_R)       -0.356    17.137    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[431]
  -------------------------------------------------------------------
                         required time                         17.137    
                         arrival time                         -13.816    
  -------------------------------------------------------------------
                         slack                                  3.321    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.766ns  (logic 0.456ns (4.235%)  route 10.310ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        5.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.816ns = ( 17.816 - 9.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     3.064    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.456     3.520 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.310    13.830    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X98Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.468    11.468    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    11.568 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.638    12.206    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X90Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.306 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.337    12.643    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.743 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    13.188    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    13.288 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    13.979    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.079 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.385    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.485 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    14.619    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.719 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.434    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.120    15.554 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.261    17.816    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X98Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]/C
                         clock pessimism              0.000    17.816    
                         clock uncertainty           -0.266    17.550    
    SLICE_X98Y65         FDRE (Setup_fdre_C_R)       -0.356    17.194    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[416]
  -------------------------------------------------------------------
                         required time                         17.194    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.766ns  (logic 0.456ns (4.235%)  route 10.310ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        5.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.816ns = ( 17.816 - 9.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     3.064    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.456     3.520 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.310    13.830    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X98Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.468    11.468    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    11.568 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.638    12.206    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X90Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.306 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.337    12.643    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.743 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    13.188    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    13.288 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    13.979    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.079 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.385    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.485 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    14.619    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.719 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.434    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.120    15.554 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.261    17.816    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X98Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]/C
                         clock pessimism              0.000    17.816    
                         clock uncertainty           -0.266    17.550    
    SLICE_X98Y65         FDRE (Setup_fdre_C_R)       -0.356    17.194    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[417]
  -------------------------------------------------------------------
                         required time                         17.194    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.766ns  (logic 0.456ns (4.235%)  route 10.310ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        5.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.816ns = ( 17.816 - 9.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     3.064    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.456     3.520 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.310    13.830    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X98Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.468    11.468    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    11.568 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.638    12.206    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X90Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.306 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.337    12.643    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.743 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    13.188    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    13.288 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    13.979    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.079 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.385    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.485 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    14.619    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.719 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.434    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.120    15.554 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.261    17.816    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X98Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]/C
                         clock pessimism              0.000    17.816    
                         clock uncertainty           -0.266    17.550    
    SLICE_X98Y65         FDRE (Setup_fdre_C_R)       -0.356    17.194    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[418]
  -------------------------------------------------------------------
                         required time                         17.194    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.364ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.766ns  (logic 0.456ns (4.235%)  route 10.310ns (95.765%))
  Logic Levels:           0  
  Clock Path Skew:        5.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.816ns = ( 17.816 - 9.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     3.064    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.456     3.520 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.310    13.830    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X98Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.468    11.468    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    11.568 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.638    12.206    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X90Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.306 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.337    12.643    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.743 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    13.188    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    13.288 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    13.979    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.079 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.385    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.485 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    14.619    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.719 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.434    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.120    15.554 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.261    17.816    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X98Y65         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]/C
                         clock pessimism              0.000    17.816    
                         clock uncertainty           -0.266    17.550    
    SLICE_X98Y65         FDRE (Setup_fdre_C_R)       -0.356    17.194    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[419]
  -------------------------------------------------------------------
                         required time                         17.194    
                         arrival time                         -13.830    
  -------------------------------------------------------------------
                         slack                                  3.364    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.544ns  (logic 0.456ns (4.325%)  route 10.088ns (95.675%))
  Logic Levels:           0  
  Clock Path Skew:        5.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.726ns = ( 17.726 - 9.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     3.064    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.456     3.520 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.088    13.608    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X98Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.468    11.468    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    11.568 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.638    12.206    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X90Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.306 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.337    12.643    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.743 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    13.188    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    13.288 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    13.979    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.079 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.385    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.485 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    14.619    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.719 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.434    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.120    15.554 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.172    17.726    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X98Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]/C
                         clock pessimism              0.000    17.726    
                         clock uncertainty           -0.266    17.460    
    SLICE_X98Y71         FDRE (Setup_fdre_C_R)       -0.356    17.104    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[440]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                         -13.608    
  -------------------------------------------------------------------
                         slack                                  3.496    

Slack (MET) :             3.496ns  (required time - arrival time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        10.544ns  (logic 0.456ns (4.325%)  route 10.088ns (95.675%))
  Logic Levels:           0  
  Clock Path Skew:        5.662ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.726ns = ( 17.726 - 9.000 ) 
    Source Clock Delay      (SCD):    3.064ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770     3.064    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.456     3.520 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       10.088    13.608    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X98Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.770    10.770    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.873     6.897 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012     8.909    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.091     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.468    11.468    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y127        LUT6 (Prop_lut6_I0_O)        0.100    11.568 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_7/O
                         net (fo=1, routed)           0.638    12.206    design_1_i/HCI_4/inst/mux_out[13]
    SLICE_X90Y124        LUT1 (Prop_lut1_I0_O)        0.100    12.306 f  design_1_i/HCI_4/inst/mux_out_inst__5/O
                         net (fo=1, routed)           0.337    12.643    design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    12.743 r  design_1_i/HCI_4/inst/RO[13].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.446    13.188    design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/in_sig
    SLICE_X89Y124        LUT6 (Prop_lut6_I0_O)        0.100    13.288 f  design_1_i/HCI_4/inst/RO[13].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.691    13.979    design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.079 r  design_1_i/HCI_4/inst/RO[13].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    14.385    design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.485 f  design_1_i/HCI_4/inst/RO[13].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    14.619    design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/in_sig
    SLICE_X88Y134        LUT6 (Prop_lut6_I0_O)        0.100    14.719 r  design_1_i/HCI_4/inst/RO[13].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.434    design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/I0
    SLICE_X88Y134        LUT5 (Prop_lut5_I0_O)        0.120    15.554 r  design_1_i/HCI_4/inst/RO[13].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.172    17.726    design_1_i/HCI_4/inst/frequency_counter_instance/out[13]
    SLICE_X98Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]/C
                         clock pessimism              0.000    17.726    
                         clock uncertainty           -0.266    17.460    
    SLICE_X98Y71         FDRE (Setup_fdre_C_R)       -0.356    17.104    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[13].freq_count_reg[441]
  -------------------------------------------------------------------
                         required time                         17.104    
                         arrival time                         -13.608    
  -------------------------------------------------------------------
                         slack                                  3.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.824ns  (logic 0.367ns (5.378%)  route 6.457ns (94.622%))
  Logic Levels:           0  
  Clock Path Skew:        6.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.747ns = ( 18.747 - 9.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.457    19.599    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X102Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.835    11.835    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.959 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.503    12.461    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X90Y125        LUT1 (Prop_lut1_I0_O)        0.124    12.585 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.678    13.264    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.388 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.759    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.883 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.041    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.165 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    14.752    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.876 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    15.367    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.491 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.438    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.152    16.590 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.157    18.747    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X102Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]/C
                         clock pessimism              0.000    18.747    
                         clock uncertainty            0.266    19.013    
    SLICE_X102Y73        FDRE (Hold_fdre_C_R)         0.244    19.257    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[604]
  -------------------------------------------------------------------
                         required time                        -19.257    
                         arrival time                          19.599    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.824ns  (logic 0.367ns (5.378%)  route 6.457ns (94.622%))
  Logic Levels:           0  
  Clock Path Skew:        6.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.747ns = ( 18.747 - 9.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.457    19.599    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X102Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.835    11.835    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.959 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.503    12.461    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X90Y125        LUT1 (Prop_lut1_I0_O)        0.124    12.585 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.678    13.264    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.388 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.759    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.883 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.041    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.165 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    14.752    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.876 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    15.367    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.491 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.438    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.152    16.590 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.157    18.747    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X102Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]/C
                         clock pessimism              0.000    18.747    
                         clock uncertainty            0.266    19.013    
    SLICE_X102Y73        FDRE (Hold_fdre_C_R)         0.244    19.257    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[605]
  -------------------------------------------------------------------
                         required time                        -19.257    
                         arrival time                          19.599    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.824ns  (logic 0.367ns (5.378%)  route 6.457ns (94.622%))
  Logic Levels:           0  
  Clock Path Skew:        6.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.747ns = ( 18.747 - 9.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.457    19.599    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X102Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.835    11.835    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.959 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.503    12.461    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X90Y125        LUT1 (Prop_lut1_I0_O)        0.124    12.585 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.678    13.264    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.388 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.759    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.883 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.041    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.165 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    14.752    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.876 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    15.367    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.491 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.438    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.152    16.590 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.157    18.747    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X102Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]/C
                         clock pessimism              0.000    18.747    
                         clock uncertainty            0.266    19.013    
    SLICE_X102Y73        FDRE (Hold_fdre_C_R)         0.244    19.257    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[606]
  -------------------------------------------------------------------
                         required time                        -19.257    
                         arrival time                          19.599    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.824ns  (logic 0.367ns (5.378%)  route 6.457ns (94.622%))
  Logic Levels:           0  
  Clock Path Skew:        6.972ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.747ns = ( 18.747 - 9.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.457    19.599    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X102Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.835    11.835    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.959 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.503    12.461    design_1_i/HCI_4/inst/mux_out[18]
    SLICE_X90Y125        LUT1 (Prop_lut1_I0_O)        0.124    12.585 f  design_1_i/HCI_4/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.678    13.264    design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.388 r  design_1_i/HCI_4/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    13.759    design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.883 f  design_1_i/HCI_4/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    14.041    design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.165 r  design_1_i/HCI_4/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.587    14.752    design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X88Y127        LUT6 (Prop_lut6_I0_O)        0.124    14.876 f  design_1_i/HCI_4/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.492    15.367    design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.491 r  design_1_i/HCI_4/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.946    16.438    design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X88Y126        LUT5 (Prop_lut5_I0_O)        0.152    16.590 r  design_1_i/HCI_4/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.157    18.747    design_1_i/HCI_4/inst/frequency_counter_instance/out[18]
    SLICE_X102Y73        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]/C
                         clock pessimism              0.000    18.747    
                         clock uncertainty            0.266    19.013    
    SLICE_X102Y73        FDRE (Hold_fdre_C_R)         0.244    19.257    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[18].freq_count_reg[607]
  -------------------------------------------------------------------
                         required time                        -19.257    
                         arrival time                          19.599    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.994ns  (logic 0.367ns (5.247%)  route 6.627ns (94.753%))
  Logic Levels:           0  
  Clock Path Skew:        7.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.858ns = ( 18.858 - 9.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.627    19.769    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X104Y72        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.636    11.636    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.760 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    12.422    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X90Y126        LUT1 (Prop_lut1_I0_O)        0.124    12.546 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.394    12.940    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.064 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.657    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.781 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.584    14.366    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.861    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.985 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.143    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.146    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.295 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.563    18.858    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X104Y72        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]/C
                         clock pessimism              0.000    18.858    
                         clock uncertainty            0.266    19.124    
    SLICE_X104Y72        FDRE (Hold_fdre_C_R)         0.244    19.368    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[632]
  -------------------------------------------------------------------
                         required time                        -19.368    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.994ns  (logic 0.367ns (5.247%)  route 6.627ns (94.753%))
  Logic Levels:           0  
  Clock Path Skew:        7.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.858ns = ( 18.858 - 9.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.627    19.769    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X104Y72        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.636    11.636    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.760 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    12.422    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X90Y126        LUT1 (Prop_lut1_I0_O)        0.124    12.546 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.394    12.940    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.064 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.657    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.781 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.584    14.366    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.861    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.985 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.143    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.146    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.295 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.563    18.858    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X104Y72        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]/C
                         clock pessimism              0.000    18.858    
                         clock uncertainty            0.266    19.124    
    SLICE_X104Y72        FDRE (Hold_fdre_C_R)         0.244    19.368    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[633]
  -------------------------------------------------------------------
                         required time                        -19.368    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.994ns  (logic 0.367ns (5.247%)  route 6.627ns (94.753%))
  Logic Levels:           0  
  Clock Path Skew:        7.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.858ns = ( 18.858 - 9.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.627    19.769    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X104Y72        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.636    11.636    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.760 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    12.422    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X90Y126        LUT1 (Prop_lut1_I0_O)        0.124    12.546 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.394    12.940    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.064 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.657    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.781 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.584    14.366    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.861    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.985 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.143    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.146    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.295 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.563    18.858    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X104Y72        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]/C
                         clock pessimism              0.000    18.858    
                         clock uncertainty            0.266    19.124    
    SLICE_X104Y72        FDRE (Hold_fdre_C_R)         0.244    19.368    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[634]
  -------------------------------------------------------------------
                         required time                        -19.368    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.994ns  (logic 0.367ns (5.247%)  route 6.627ns (94.753%))
  Logic Levels:           0  
  Clock Path Skew:        7.083ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.858ns = ( 18.858 - 9.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.627    19.769    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X104Y72        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.636    11.636    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.760 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_1/O
                         net (fo=1, routed)           0.661    12.422    design_1_i/HCI_4/inst/mux_out[19]
    SLICE_X90Y126        LUT1 (Prop_lut1_I0_O)        0.124    12.546 f  design_1_i/HCI_4/inst/mux_out_inst/O
                         net (fo=1, routed)           0.394    12.940    design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.064 r  design_1_i/HCI_4/inst/RO[19].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.594    13.657    design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/in_sig
    SLICE_X88Y126        LUT6 (Prop_lut6_I0_O)        0.124    13.781 f  design_1_i/HCI_4/inst/RO[19].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.584    14.366    design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.490 r  design_1_i/HCI_4/inst/RO[19].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.371    14.861    design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    14.985 f  design_1_i/HCI_4/inst/RO[19].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    15.143    design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/in_sig
    SLICE_X88Y125        LUT6 (Prop_lut6_I0_O)        0.124    15.267 r  design_1_i/HCI_4/inst/RO[19].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.146    design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/I0
    SLICE_X88Y125        LUT5 (Prop_lut5_I0_O)        0.149    16.295 r  design_1_i/HCI_4/inst/RO[19].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.563    18.858    design_1_i/HCI_4/inst/frequency_counter_instance/out[19]
    SLICE_X104Y72        FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]/C
                         clock pessimism              0.000    18.858    
                         clock uncertainty            0.266    19.124    
    SLICE_X104Y72        FDRE (Hold_fdre_C_R)         0.244    19.368    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[19].freq_count_reg[635]
  -------------------------------------------------------------------
                         required time                        -19.368    
                         arrival time                          19.769    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.836ns  (logic 0.367ns (5.369%)  route 6.469ns (94.631%))
  Logic Levels:           0  
  Clock Path Skew:        6.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.755ns = ( 18.755 - 9.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.469    19.611    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X99Y67         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.645    11.645    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.769 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.466    12.235    design_1_i/HCI_4/inst/mux_out[11]
    SLICE_X90Y125        LUT1 (Prop_lut1_I0_O)        0.149    12.384 f  design_1_i/HCI_4/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.531    12.915    design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.355    13.270 r  design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    13.803    design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.927 f  design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    14.445    design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.569 r  design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.933    design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.057 f  design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    15.206    design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.330 r  design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.209    design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X89Y126        LUT5 (Prop_lut5_I0_O)        0.149    16.358 r  design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.397    18.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[11]
    SLICE_X99Y67         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]/C
                         clock pessimism              0.000    18.755    
                         clock uncertainty            0.266    19.021    
    SLICE_X99Y67         FDRE (Hold_fdre_C_R)         0.188    19.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[356]
  -------------------------------------------------------------------
                         required time                        -19.209    
                         arrival time                          19.611    
  -------------------------------------------------------------------
                         slack                                  0.402    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357]/R
                            (rising edge-triggered cell FDRE clocked by clk90_100MHz_design_1_clk_wiz_0_0'  {rise@0.000ns fall@9.000ns period=10.000ns})
  Path Group:             clk90_100MHz_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -1.000ns  (clk90_100MHz_design_1_clk_wiz_0_0 fall@9.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        6.836ns  (logic 0.367ns (5.369%)  route 6.469ns (94.631%))
  Logic Levels:           0  
  Clock Path Skew:        6.980ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.755ns = ( 18.755 - 9.000 ) 
    Source Clock Delay      (SCD):    2.775ns = ( 12.775 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.266ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    12.775    design_1_i/HCI_4/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X97Y71         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y71         FDRE (Prop_fdre_C_Q)         0.367    13.142 r  design_1_i/HCI_4/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        6.469    19.611    design_1_i/HCI_4/inst/frequency_counter_instance/clk_done
    SLICE_X99Y67         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_100MHz_design_1_clk_wiz_0_0 fall edge)
                                                      9.000     9.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000     9.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.980    10.980    design_1_i/clk_wiz_100MHz/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -4.287     6.693 f  design_1_i/clk_wiz_100MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206     8.899    design_1_i/clk_wiz_100MHz/inst/clk90_100MHz_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y26       BUFG (Prop_bufg_I_O)         0.101     9.000 f  design_1_i/clk_wiz_100MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.645    11.645    design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X90Y125        LUT6 (Prop_lut6_I0_O)        0.124    11.769 f  design_1_i/HCI_4/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_9/O
                         net (fo=1, routed)           0.466    12.235    design_1_i/HCI_4/inst/mux_out[11]
    SLICE_X90Y125        LUT1 (Prop_lut1_I0_O)        0.149    12.384 f  design_1_i/HCI_4/inst/mux_out_inst__7/O
                         net (fo=1, routed)           0.531    12.915    design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.355    13.270 r  design_1_i/HCI_4/inst/RO[11].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.533    13.803    design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/in_sig
    SLICE_X89Y127        LUT6 (Prop_lut6_I0_O)        0.124    13.927 f  design_1_i/HCI_4/inst/RO[11].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.519    14.445    design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    14.569 r  design_1_i/HCI_4/inst/RO[11].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.363    14.933    design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.057 f  design_1_i/HCI_4/inst/RO[11].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.149    15.206    design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/in_sig
    SLICE_X89Y126        LUT6 (Prop_lut6_I0_O)        0.124    15.330 r  design_1_i/HCI_4/inst/RO[11].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.879    16.209    design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/I0
    SLICE_X89Y126        LUT5 (Prop_lut5_I0_O)        0.149    16.358 r  design_1_i/HCI_4/inst/RO[11].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.397    18.755    design_1_i/HCI_4/inst/frequency_counter_instance/out[11]
    SLICE_X99Y67         FDRE                                         r  design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357]/C
                         clock pessimism              0.000    18.755    
                         clock uncertainty            0.266    19.021    
    SLICE_X99Y67         FDRE (Hold_fdre_C_R)         0.188    19.209    design_1_i/HCI_4/inst/frequency_counter_instance/genblk1[11].freq_count_reg[357]
  -------------------------------------------------------------------
                         required time                        -19.209    
                         arrival time                          19.611    
  -------------------------------------------------------------------
                         slack                                  0.402    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk10_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        0.737ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.678ns  (logic 0.456ns (3.334%)  route 13.222ns (96.666%))
  Logic Levels:           0  
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 18.019 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732     3.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.222    16.704    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X49Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.172    12.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.100    12.272 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.533    12.805    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.100    12.905 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.512    13.417    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.517 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.931    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    14.031 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.459    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.559 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.858    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.958 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.082    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.182 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.898    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    16.018 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.001    18.019    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X49Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]/C
                         clock pessimism              0.000    18.019    
                         clock uncertainty           -0.317    17.702    
    SLICE_X49Y55         FDRE (Setup_fdre_C_R)       -0.261    17.441    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[116]
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                         -16.704    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[117]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.678ns  (logic 0.456ns (3.334%)  route 13.222ns (96.666%))
  Logic Levels:           0  
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 18.019 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732     3.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.222    16.704    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X49Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[117]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.172    12.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.100    12.272 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.533    12.805    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.100    12.905 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.512    13.417    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.517 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.931    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    14.031 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.459    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.559 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.858    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.958 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.082    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.182 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.898    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    16.018 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.001    18.019    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X49Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[117]/C
                         clock pessimism              0.000    18.019    
                         clock uncertainty           -0.317    17.702    
    SLICE_X49Y55         FDRE (Setup_fdre_C_R)       -0.261    17.441    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[117]
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                         -16.704    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.678ns  (logic 0.456ns (3.334%)  route 13.222ns (96.666%))
  Logic Levels:           0  
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 18.019 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732     3.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.222    16.704    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X49Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.172    12.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.100    12.272 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.533    12.805    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.100    12.905 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.512    13.417    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.517 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.931    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    14.031 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.459    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.559 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.858    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.958 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.082    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.182 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.898    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    16.018 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.001    18.019    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X49Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]/C
                         clock pessimism              0.000    18.019    
                         clock uncertainty           -0.317    17.702    
    SLICE_X49Y55         FDRE (Setup_fdre_C_R)       -0.261    17.441    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[118]
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                         -16.704    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.737ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[119]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.678ns  (logic 0.456ns (3.334%)  route 13.222ns (96.666%))
  Logic Levels:           0  
  Clock Path Skew:        4.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.019ns = ( 18.019 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732     3.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.222    16.704    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X49Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[119]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.172    12.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.100    12.272 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.533    12.805    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.100    12.905 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.512    13.417    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.517 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.931    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    14.031 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.459    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.559 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.858    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.958 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.082    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.182 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.898    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    16.018 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.001    18.019    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X49Y55         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[119]/C
                         clock pessimism              0.000    18.019    
                         clock uncertainty           -0.317    17.702    
    SLICE_X49Y55         FDRE (Setup_fdre_C_R)       -0.261    17.441    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[119]
  -------------------------------------------------------------------
                         required time                         17.441    
                         arrival time                         -16.704    
  -------------------------------------------------------------------
                         slack                                  0.737    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.816ns  (logic 0.456ns (3.300%)  route 13.360ns (96.700%))
  Logic Levels:           0  
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.218ns = ( 18.218 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732     3.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.360    16.842    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X49Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.172    12.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.100    12.272 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.533    12.805    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.100    12.905 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.512    13.417    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.517 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.931    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    14.031 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.459    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.559 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.858    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.958 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.082    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.182 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.898    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    16.018 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.200    18.218    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X49Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]/C
                         clock pessimism              0.000    18.218    
                         clock uncertainty           -0.317    17.901    
    SLICE_X49Y56         FDRE (Setup_fdre_C_R)       -0.261    17.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[120]
  -------------------------------------------------------------------
                         required time                         17.640    
                         arrival time                         -16.842    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[121]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.816ns  (logic 0.456ns (3.300%)  route 13.360ns (96.700%))
  Logic Levels:           0  
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.218ns = ( 18.218 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732     3.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.360    16.842    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X49Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[121]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.172    12.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.100    12.272 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.533    12.805    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.100    12.905 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.512    13.417    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.517 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.931    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    14.031 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.459    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.559 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.858    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.958 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.082    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.182 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.898    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    16.018 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.200    18.218    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X49Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[121]/C
                         clock pessimism              0.000    18.218    
                         clock uncertainty           -0.317    17.901    
    SLICE_X49Y56         FDRE (Setup_fdre_C_R)       -0.261    17.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[121]
  -------------------------------------------------------------------
                         required time                         17.640    
                         arrival time                         -16.842    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[122]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.816ns  (logic 0.456ns (3.300%)  route 13.360ns (96.700%))
  Logic Levels:           0  
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.218ns = ( 18.218 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732     3.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.360    16.842    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X49Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[122]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.172    12.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.100    12.272 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.533    12.805    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.100    12.905 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.512    13.417    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.517 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.931    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    14.031 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.459    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.559 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.858    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.958 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.082    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.182 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.898    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    16.018 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.200    18.218    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X49Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[122]/C
                         clock pessimism              0.000    18.218    
                         clock uncertainty           -0.317    17.901    
    SLICE_X49Y56         FDRE (Setup_fdre_C_R)       -0.261    17.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[122]
  -------------------------------------------------------------------
                         required time                         17.640    
                         arrival time                         -16.842    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             0.798ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[123]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.816ns  (logic 0.456ns (3.300%)  route 13.360ns (96.700%))
  Logic Levels:           0  
  Clock Path Skew:        5.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.218ns = ( 18.218 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732     3.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.360    16.842    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X49Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[123]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.172    12.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.100    12.272 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.533    12.805    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.100    12.905 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.512    13.417    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.517 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.931    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    14.031 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.459    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.559 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.858    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.958 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.082    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.182 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.898    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    16.018 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.200    18.218    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X49Y56         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[123]/C
                         clock pessimism              0.000    18.218    
                         clock uncertainty           -0.317    17.901    
    SLICE_X49Y56         FDRE (Setup_fdre_C_R)       -0.261    17.640    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[123]
  -------------------------------------------------------------------
                         required time                         17.640    
                         arrival time                         -16.842    
  -------------------------------------------------------------------
                         slack                                  0.798    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.530ns  (logic 0.456ns (3.370%)  route 13.074ns (96.630%))
  Logic Levels:           0  
  Clock Path Skew:        5.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.137ns = ( 18.137 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732     3.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.074    16.556    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X49Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.172    12.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.100    12.272 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.533    12.805    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.100    12.905 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.512    13.417    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.517 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.931    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    14.031 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.459    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.559 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.858    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.958 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.082    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.182 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.898    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    16.018 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.119    18.137    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X49Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]/C
                         clock pessimism              0.000    18.137    
                         clock uncertainty           -0.317    17.820    
    SLICE_X49Y54         FDRE (Setup_fdre_C_R)       -0.261    17.559    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[112]
  -------------------------------------------------------------------
                         required time                         17.559    
                         arrival time                         -16.556    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        13.530ns  (logic 0.456ns (3.370%)  route 13.074ns (96.630%))
  Logic Levels:           0  
  Clock Path Skew:        5.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.137ns = ( 18.137 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732     3.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456     3.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.074    16.556    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X49Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    11.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.412     8.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725     9.909    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.091    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          2.172    12.172    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y122        LUT6 (Prop_lut6_I0_O)        0.100    12.272 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_17/O
                         net (fo=1, routed)           0.533    12.805    design_1_i/HCI_2/inst/mux_out[3]
    SLICE_X47Y122        LUT1 (Prop_lut1_I0_O)        0.100    12.905 f  design_1_i/HCI_2/inst/mux_out_inst__15/O
                         net (fo=1, routed)           0.512    13.417    design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    13.517 r  design_1_i/HCI_2/inst/RO[3].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    13.931    design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/in_sig
    SLICE_X47Y128        LUT6 (Prop_lut6_I0_O)        0.100    14.031 f  design_1_i/HCI_2/inst/RO[3].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    14.459    design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.559 r  design_1_i/HCI_2/inst/RO[3].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    14.858    design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    14.958 f  design_1_i/HCI_2/inst/RO[3].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    15.082    design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/in_sig
    SLICE_X47Y127        LUT6 (Prop_lut6_I0_O)        0.100    15.182 r  design_1_i/HCI_2/inst/RO[3].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    15.898    design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/I0
    SLICE_X47Y127        LUT5 (Prop_lut5_I0_O)        0.120    16.018 r  design_1_i/HCI_2/inst/RO[3].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.119    18.137    design_1_i/HCI_2/inst/frequency_counter_instance/out[3]
    SLICE_X49Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113]/C
                         clock pessimism              0.000    18.137    
                         clock uncertainty           -0.317    17.820    
    SLICE_X49Y54         FDRE (Setup_fdre_C_R)       -0.261    17.559    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[3].freq_count_reg[113]
  -------------------------------------------------------------------
                         required time                         17.559    
                         arrival time                         -16.556    
  -------------------------------------------------------------------
                         slack                                  1.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.488ns  (logic 0.141ns (3.142%)  route 4.347ns (96.858%))
  Logic Levels:           0  
  Clock Path Skew:        3.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 10.922 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    10.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.347    15.409    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X59Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.271    11.271    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.327 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.371    11.698    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.754 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.328    12.081    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.137 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.336    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.392 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.615    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.671 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.822    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.878 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.936    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.992 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.355    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.055    13.410 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.300    14.710    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X59Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]/C
                         clock pessimism              0.000    14.710    
                         clock uncertainty            0.317    15.028    
    SLICE_X59Y54         FDRE (Hold_fdre_C_R)         0.066    15.094    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[44]
  -------------------------------------------------------------------
                         required time                        -15.094    
                         arrival time                          15.409    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.488ns  (logic 0.141ns (3.142%)  route 4.347ns (96.858%))
  Logic Levels:           0  
  Clock Path Skew:        3.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 10.922 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    10.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.347    15.409    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X59Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.271    11.271    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.327 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.371    11.698    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.754 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.328    12.081    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.137 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.336    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.392 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.615    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.671 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.822    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.878 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.936    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.992 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.355    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.055    13.410 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.300    14.710    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X59Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45]/C
                         clock pessimism              0.000    14.710    
                         clock uncertainty            0.317    15.028    
    SLICE_X59Y54         FDRE (Hold_fdre_C_R)         0.066    15.094    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[45]
  -------------------------------------------------------------------
                         required time                        -15.094    
                         arrival time                          15.409    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.488ns  (logic 0.141ns (3.142%)  route 4.347ns (96.858%))
  Logic Levels:           0  
  Clock Path Skew:        3.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 10.922 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    10.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.347    15.409    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X59Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.271    11.271    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.327 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.371    11.698    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.754 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.328    12.081    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.137 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.336    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.392 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.615    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.671 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.822    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.878 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.936    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.992 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.355    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.055    13.410 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.300    14.710    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X59Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]/C
                         clock pessimism              0.000    14.710    
                         clock uncertainty            0.317    15.028    
    SLICE_X59Y54         FDRE (Hold_fdre_C_R)         0.066    15.094    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[46]
  -------------------------------------------------------------------
                         required time                        -15.094    
                         arrival time                          15.409    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.488ns  (logic 0.141ns (3.142%)  route 4.347ns (96.858%))
  Logic Levels:           0  
  Clock Path Skew:        3.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.710ns = ( 14.710 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 10.922 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    10.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.347    15.409    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X59Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.271    11.271    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.327 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.371    11.698    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.754 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.328    12.081    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.137 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.336    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.392 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.615    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.671 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.822    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.878 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.936    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.992 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.355    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.055    13.410 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.300    14.710    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X59Y54         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47]/C
                         clock pessimism              0.000    14.710    
                         clock uncertainty            0.317    15.028    
    SLICE_X59Y54         FDRE (Hold_fdre_C_R)         0.066    15.094    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[47]
  -------------------------------------------------------------------
                         required time                        -15.094    
                         arrival time                          15.409    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.475ns  (logic 0.141ns (3.151%)  route 4.334ns (96.849%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 14.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 10.922 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    10.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.334    15.397    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X59Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.271    11.271    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.327 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.371    11.698    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.754 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.328    12.081    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.137 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.336    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.392 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.615    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.671 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.822    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.878 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.936    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.992 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.355    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.055    13.410 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.259    14.669    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X59Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]/C
                         clock pessimism              0.000    14.669    
                         clock uncertainty            0.317    14.986    
    SLICE_X59Y52         FDRE (Hold_fdre_C_R)         0.066    15.052    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[36]
  -------------------------------------------------------------------
                         required time                        -15.052    
                         arrival time                          15.397    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.475ns  (logic 0.141ns (3.151%)  route 4.334ns (96.849%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 14.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 10.922 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    10.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.334    15.397    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X59Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.271    11.271    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.327 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.371    11.698    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.754 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.328    12.081    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.137 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.336    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.392 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.615    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.671 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.822    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.878 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.936    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.992 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.355    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.055    13.410 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.259    14.669    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X59Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]/C
                         clock pessimism              0.000    14.669    
                         clock uncertainty            0.317    14.986    
    SLICE_X59Y52         FDRE (Hold_fdre_C_R)         0.066    15.052    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[37]
  -------------------------------------------------------------------
                         required time                        -15.052    
                         arrival time                          15.397    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.475ns  (logic 0.141ns (3.151%)  route 4.334ns (96.849%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 14.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 10.922 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    10.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.334    15.397    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X59Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.271    11.271    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.327 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.371    11.698    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.754 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.328    12.081    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.137 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.336    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.392 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.615    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.671 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.822    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.878 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.936    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.992 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.355    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.055    13.410 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.259    14.669    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X59Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]/C
                         clock pessimism              0.000    14.669    
                         clock uncertainty            0.317    14.986    
    SLICE_X59Y52         FDRE (Hold_fdre_C_R)         0.066    15.052    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[38]
  -------------------------------------------------------------------
                         required time                        -15.052    
                         arrival time                          15.397    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.475ns  (logic 0.141ns (3.151%)  route 4.334ns (96.849%))
  Logic Levels:           0  
  Clock Path Skew:        3.748ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 14.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 10.922 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    10.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.334    15.397    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X59Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.271    11.271    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.327 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.371    11.698    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.754 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.328    12.081    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.137 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.336    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.392 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.615    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.671 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.822    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.878 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.936    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.992 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.355    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.055    13.410 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.259    14.669    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X59Y52         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]/C
                         clock pessimism              0.000    14.669    
                         clock uncertainty            0.317    14.986    
    SLICE_X59Y52         FDRE (Hold_fdre_C_R)         0.066    15.052    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[39]
  -------------------------------------------------------------------
                         required time                        -15.052    
                         arrival time                          15.397    
  -------------------------------------------------------------------
                         slack                                  0.344    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.573ns  (logic 0.141ns (3.083%)  route 4.432ns (96.917%))
  Logic Levels:           0  
  Clock Path Skew:        3.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 10.922 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    10.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.432    15.495    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X59Y53         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.271    11.271    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.327 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.371    11.698    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.754 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.328    12.081    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.137 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.336    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.392 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.615    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.671 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.822    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.878 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.936    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.992 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.355    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.055    13.410 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.307    14.717    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X59Y53         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]/C
                         clock pessimism              0.000    14.717    
                         clock uncertainty            0.317    15.034    
    SLICE_X59Y53         FDRE (Hold_fdre_C_R)         0.066    15.100    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[40]
  -------------------------------------------------------------------
                         required time                        -15.100    
                         arrival time                          15.495    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk10_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@10.000ns period=100.000ns})
  Path Group:             clk10_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk10_10MHz_design_1_clk_wiz_0_1_1 fall@10.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        4.573ns  (logic 0.141ns (3.083%)  route 4.432ns (96.917%))
  Logic Levels:           0  
  Clock Path Skew:        3.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.717ns = ( 14.717 - 10.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 10.922 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    10.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    10.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    10.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    11.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.432    15.495    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X59Y53         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk10_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    10.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    10.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.464     9.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     9.971    design_1_i/clk_wiz_10MHz/inst/clk10_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y22       BUFG (Prop_bufg_I_O)         0.029    10.000 f  design_1_i/clk_wiz_10MHz/inst/clkout1_buf/O
                         net (fo=10, routed)          1.271    11.271    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y123        LUT6 (Prop_lut6_I0_O)        0.056    11.327 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.371    11.698    design_1_i/HCI_2/inst/mux_out[1]
    SLICE_X47Y125        LUT1 (Prop_lut1_I0_O)        0.056    11.754 f  design_1_i/HCI_2/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.328    12.081    design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.137 r  design_1_i/HCI_2/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    12.336    design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y131        LUT6 (Prop_lut6_I0_O)        0.056    12.392 f  design_1_i/HCI_2/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    12.615    design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.671 r  design_1_i/HCI_2/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    12.822    design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.878 f  design_1_i/HCI_2/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    12.936    design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y130        LUT6 (Prop_lut6_I0_O)        0.056    12.992 r  design_1_i/HCI_2/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    13.355    design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y130        LUT5 (Prop_lut5_I0_O)        0.055    13.410 r  design_1_i/HCI_2/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.307    14.717    design_1_i/HCI_2/inst/frequency_counter_instance/out[1]
    SLICE_X59Y53         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]/C
                         clock pessimism              0.000    14.717    
                         clock uncertainty            0.317    15.034    
    SLICE_X59Y53         FDRE (Hold_fdre_C_R)         0.066    15.100    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[1].freq_count_reg[41]
  -------------------------------------------------------------------
                         required time                        -15.100    
                         arrival time                          15.495    
  -------------------------------------------------------------------
                         slack                                  0.395    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk30_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.563ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.567ns  (logic 0.456ns (3.629%)  route 12.111ns (96.371%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.736ns = ( 37.736 - 30.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 22.933 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    22.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    23.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.111    35.500    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207    32.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430    32.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100    32.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242    33.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.802 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    34.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122    35.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.110    37.736    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]/C
                         clock pessimism              0.000    37.736    
                         clock uncertainty           -0.317    37.419    
    SLICE_X34Y52         FDRE (Setup_fdre_C_R)       -0.356    37.063    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[280]
  -------------------------------------------------------------------
                         required time                         37.063    
                         arrival time                         -35.500    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.567ns  (logic 0.456ns (3.629%)  route 12.111ns (96.371%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.736ns = ( 37.736 - 30.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 22.933 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    22.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    23.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.111    35.500    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207    32.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430    32.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100    32.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242    33.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.802 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    34.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122    35.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.110    37.736    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]/C
                         clock pessimism              0.000    37.736    
                         clock uncertainty           -0.317    37.419    
    SLICE_X34Y52         FDRE (Setup_fdre_C_R)       -0.356    37.063    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[281]
  -------------------------------------------------------------------
                         required time                         37.063    
                         arrival time                         -35.500    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.567ns  (logic 0.456ns (3.629%)  route 12.111ns (96.371%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.736ns = ( 37.736 - 30.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 22.933 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    22.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    23.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.111    35.500    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207    32.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430    32.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100    32.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242    33.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.802 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    34.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122    35.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.110    37.736    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]/C
                         clock pessimism              0.000    37.736    
                         clock uncertainty           -0.317    37.419    
    SLICE_X34Y52         FDRE (Setup_fdre_C_R)       -0.356    37.063    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[282]
  -------------------------------------------------------------------
                         required time                         37.063    
                         arrival time                         -35.500    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.563ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.567ns  (logic 0.456ns (3.629%)  route 12.111ns (96.371%))
  Logic Levels:           0  
  Clock Path Skew:        4.803ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.736ns = ( 37.736 - 30.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 22.933 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    22.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    23.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.111    35.500    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207    32.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430    32.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100    32.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242    33.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.802 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    34.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122    35.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.110    37.736    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]/C
                         clock pessimism              0.000    37.736    
                         clock uncertainty           -0.317    37.419    
    SLICE_X34Y52         FDRE (Setup_fdre_C_R)       -0.356    37.063    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[283]
  -------------------------------------------------------------------
                         required time                         37.063    
                         arrival time                         -35.500    
  -------------------------------------------------------------------
                         slack                                  1.563    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[284]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.705ns  (logic 0.456ns (3.589%)  route 12.249ns (96.411%))
  Logic Levels:           0  
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.982ns = ( 37.982 - 30.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 22.933 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    22.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    23.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.249    35.638    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[284]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207    32.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430    32.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100    32.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242    33.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.802 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    34.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122    35.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.356    37.982    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[284]/C
                         clock pessimism              0.000    37.982    
                         clock uncertainty           -0.317    37.665    
    SLICE_X34Y53         FDRE (Setup_fdre_C_R)       -0.356    37.309    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[284]
  -------------------------------------------------------------------
                         required time                         37.309    
                         arrival time                         -35.638    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[285]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.705ns  (logic 0.456ns (3.589%)  route 12.249ns (96.411%))
  Logic Levels:           0  
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.982ns = ( 37.982 - 30.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 22.933 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    22.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    23.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.249    35.638    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[285]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207    32.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430    32.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100    32.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242    33.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.802 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    34.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122    35.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.356    37.982    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[285]/C
                         clock pessimism              0.000    37.982    
                         clock uncertainty           -0.317    37.665    
    SLICE_X34Y53         FDRE (Setup_fdre_C_R)       -0.356    37.309    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[285]
  -------------------------------------------------------------------
                         required time                         37.309    
                         arrival time                         -35.638    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[286]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.705ns  (logic 0.456ns (3.589%)  route 12.249ns (96.411%))
  Logic Levels:           0  
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.982ns = ( 37.982 - 30.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 22.933 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    22.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    23.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.249    35.638    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[286]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207    32.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430    32.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100    32.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242    33.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.802 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    34.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122    35.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.356    37.982    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[286]/C
                         clock pessimism              0.000    37.982    
                         clock uncertainty           -0.317    37.665    
    SLICE_X34Y53         FDRE (Setup_fdre_C_R)       -0.356    37.309    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[286]
  -------------------------------------------------------------------
                         required time                         37.309    
                         arrival time                         -35.638    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             1.670ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.705ns  (logic 0.456ns (3.589%)  route 12.249ns (96.411%))
  Logic Levels:           0  
  Clock Path Skew:        5.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.982ns = ( 37.982 - 30.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 22.933 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    22.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    23.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.249    35.638    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.207    32.207    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.100    32.307 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_12/O
                         net (fo=1, routed)           0.430    32.737    design_1_i/HCI_3/inst/mux_out[8]
    SLICE_X46Y142        LUT1 (Prop_lut1_I0_O)        0.100    32.837 f  design_1_i/HCI_3/inst/mux_out_inst__10/O
                         net (fo=1, routed)           0.242    33.079    design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.179 r  design_1_i/HCI_3/inst/RO[8].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    33.478    design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.578 f  design_1_i/HCI_3/inst/RO[8].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    33.702    design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    33.802 r  design_1_i/HCI_3/inst/RO[8].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.216    design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/in_sig
    SLICE_X45Y142        LUT6 (Prop_lut6_I0_O)        0.100    34.316 f  design_1_i/HCI_3/inst/RO[8].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.745    design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    34.845 r  design_1_i/HCI_3/inst/RO[8].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    35.504    design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/I0
    SLICE_X45Y141        LUT5 (Prop_lut5_I0_O)        0.122    35.626 r  design_1_i/HCI_3/inst/RO[8].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.356    37.982    design_1_i/HCI_3/inst/frequency_counter_instance/out[8]
    SLICE_X34Y53         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287]/C
                         clock pessimism              0.000    37.982    
                         clock uncertainty           -0.317    37.665    
    SLICE_X34Y53         FDRE (Setup_fdre_C_R)       -0.356    37.309    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[8].freq_count_reg[287]
  -------------------------------------------------------------------
                         required time                         37.309    
                         arrival time                         -35.638    
  -------------------------------------------------------------------
                         slack                                  1.670    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.799ns  (logic 0.456ns (3.563%)  route 12.343ns (96.437%))
  Logic Levels:           0  
  Clock Path Skew:        5.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 38.563 - 30.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 22.933 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    22.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    23.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.343    35.732    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X32Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.204    32.204    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100    32.304 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.402    32.706    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.121    32.827 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.573    33.400    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.263    33.663 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.076    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    34.176 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.605    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.705 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    35.003    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.103 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    35.228    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.328 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    36.044    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120    36.164 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.400    38.563    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X32Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]/C
                         clock pessimism              0.000    38.563    
                         clock uncertainty           -0.317    38.246    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.356    37.890    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[300]
  -------------------------------------------------------------------
                         required time                         37.890    
                         arrival time                         -35.732    
  -------------------------------------------------------------------
                         slack                                  2.158    

Slack (MET) :             2.158ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@20.000ns)
  Data Path Delay:        12.799ns  (logic 0.456ns (3.563%)  route 12.343ns (96.437%))
  Logic Levels:           0  
  Clock Path Skew:        5.630ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.563ns = ( 38.563 - 30.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 22.933 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    21.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    21.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    22.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    23.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.343    35.732    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X32Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    31.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.412    28.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725    29.909    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          2.204    32.204    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X48Y145        LUT6 (Prop_lut6_I0_O)        0.100    32.304 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_11/O
                         net (fo=1, routed)           0.402    32.706    design_1_i/HCI_3/inst/mux_out[9]
    SLICE_X49Y145        LUT1 (Prop_lut1_I0_O)        0.121    32.827 f  design_1_i/HCI_3/inst/mux_out_inst__9/O
                         net (fo=1, routed)           0.573    33.400    design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.263    33.663 r  design_1_i/HCI_3/inst/RO[9].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    34.076    design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/in_sig
    SLICE_X45Y141        LUT6 (Prop_lut6_I0_O)        0.100    34.176 f  design_1_i/HCI_3/inst/RO[9].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    34.605    design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    34.705 r  design_1_i/HCI_3/inst/RO[9].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    35.003    design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.103 f  design_1_i/HCI_3/inst/RO[9].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    35.228    design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/in_sig
    SLICE_X45Y140        LUT6 (Prop_lut6_I0_O)        0.100    35.328 r  design_1_i/HCI_3/inst/RO[9].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    36.044    design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/I0
    SLICE_X45Y140        LUT5 (Prop_lut5_I0_O)        0.120    36.164 r  design_1_i/HCI_3/inst/RO[9].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.400    38.563    design_1_i/HCI_3/inst/frequency_counter_instance/out[9]
    SLICE_X32Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301]/C
                         clock pessimism              0.000    38.563    
                         clock uncertainty           -0.317    38.246    
    SLICE_X32Y49         FDRE (Setup_fdre_C_R)       -0.356    37.890    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[9].freq_count_reg[301]
  -------------------------------------------------------------------
                         required time                         37.890    
                         arrival time                         -35.732    
  -------------------------------------------------------------------
                         slack                                  2.158    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.549ns  (logic 0.141ns (3.100%)  route 4.408ns (96.900%))
  Logic Levels:           0  
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 34.600 - 30.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 30.884 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    30.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    30.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    31.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.408    35.432    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.196    31.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X49Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.252 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.370    31.621    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.056    31.677 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.128    31.805    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.861 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    32.086    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.142 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.366    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.422 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.572    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.628 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.686    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.742 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.106    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.055    33.161 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.439    34.600    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X39Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]/C
                         clock pessimism              0.000    34.600    
                         clock uncertainty            0.317    34.917    
    SLICE_X39Y55         FDRE (Hold_fdre_C_R)         0.066    34.983    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[56]
  -------------------------------------------------------------------
                         required time                        -34.983    
                         arrival time                          35.432    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.549ns  (logic 0.141ns (3.100%)  route 4.408ns (96.900%))
  Logic Levels:           0  
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 34.600 - 30.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 30.884 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    30.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    30.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    31.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.408    35.432    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.196    31.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X49Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.252 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.370    31.621    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.056    31.677 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.128    31.805    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.861 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    32.086    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.142 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.366    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.422 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.572    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.628 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.686    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.742 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.106    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.055    33.161 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.439    34.600    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X39Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]/C
                         clock pessimism              0.000    34.600    
                         clock uncertainty            0.317    34.917    
    SLICE_X39Y55         FDRE (Hold_fdre_C_R)         0.066    34.983    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[57]
  -------------------------------------------------------------------
                         required time                        -34.983    
                         arrival time                          35.432    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.549ns  (logic 0.141ns (3.100%)  route 4.408ns (96.900%))
  Logic Levels:           0  
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 34.600 - 30.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 30.884 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    30.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    30.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    31.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.408    35.432    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.196    31.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X49Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.252 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.370    31.621    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.056    31.677 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.128    31.805    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.861 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    32.086    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.142 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.366    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.422 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.572    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.628 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.686    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.742 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.106    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.055    33.161 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.439    34.600    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X39Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]/C
                         clock pessimism              0.000    34.600    
                         clock uncertainty            0.317    34.917    
    SLICE_X39Y55         FDRE (Hold_fdre_C_R)         0.066    34.983    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[58]
  -------------------------------------------------------------------
                         required time                        -34.983    
                         arrival time                          35.432    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.549ns  (logic 0.141ns (3.100%)  route 4.408ns (96.900%))
  Logic Levels:           0  
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.600ns = ( 34.600 - 30.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 30.884 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    30.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    30.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    31.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.408    35.432    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.196    31.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X49Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.252 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.370    31.621    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.056    31.677 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.128    31.805    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.861 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    32.086    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.142 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.366    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.422 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.572    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.628 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.686    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.742 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.106    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.055    33.161 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.439    34.600    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X39Y55         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]/C
                         clock pessimism              0.000    34.600    
                         clock uncertainty            0.317    34.917    
    SLICE_X39Y55         FDRE (Hold_fdre_C_R)         0.066    34.983    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[59]
  -------------------------------------------------------------------
                         required time                        -34.983    
                         arrival time                          35.432    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.545ns  (logic 0.141ns (3.102%)  route 4.404ns (96.898%))
  Logic Levels:           0  
  Clock Path Skew:        3.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 34.536 - 30.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 30.884 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    30.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    30.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    31.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.404    35.429    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.196    31.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X49Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.252 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.370    31.621    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.056    31.677 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.128    31.805    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.861 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    32.086    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.142 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.366    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.422 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.572    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.628 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.686    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.742 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.106    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.055    33.161 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.375    34.536    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X39Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]/C
                         clock pessimism              0.000    34.536    
                         clock uncertainty            0.317    34.853    
    SLICE_X39Y56         FDRE (Hold_fdre_C_R)         0.066    34.919    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[60]
  -------------------------------------------------------------------
                         required time                        -34.919    
                         arrival time                          35.429    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.545ns  (logic 0.141ns (3.102%)  route 4.404ns (96.898%))
  Logic Levels:           0  
  Clock Path Skew:        3.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 34.536 - 30.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 30.884 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    30.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    30.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    31.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.404    35.429    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.196    31.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X49Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.252 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.370    31.621    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.056    31.677 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.128    31.805    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.861 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    32.086    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.142 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.366    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.422 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.572    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.628 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.686    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.742 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.106    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.055    33.161 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.375    34.536    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X39Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]/C
                         clock pessimism              0.000    34.536    
                         clock uncertainty            0.317    34.853    
    SLICE_X39Y56         FDRE (Hold_fdre_C_R)         0.066    34.919    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[61]
  -------------------------------------------------------------------
                         required time                        -34.919    
                         arrival time                          35.429    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.545ns  (logic 0.141ns (3.102%)  route 4.404ns (96.898%))
  Logic Levels:           0  
  Clock Path Skew:        3.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 34.536 - 30.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 30.884 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    30.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    30.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    31.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.404    35.429    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.196    31.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X49Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.252 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.370    31.621    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.056    31.677 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.128    31.805    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.861 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    32.086    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.142 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.366    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.422 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.572    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.628 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.686    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.742 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.106    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.055    33.161 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.375    34.536    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X39Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]/C
                         clock pessimism              0.000    34.536    
                         clock uncertainty            0.317    34.853    
    SLICE_X39Y56         FDRE (Hold_fdre_C_R)         0.066    34.919    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[62]
  -------------------------------------------------------------------
                         required time                        -34.919    
                         arrival time                          35.429    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.545ns  (logic 0.141ns (3.102%)  route 4.404ns (96.898%))
  Logic Levels:           0  
  Clock Path Skew:        3.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.536ns = ( 34.536 - 30.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 30.884 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    30.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    30.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    31.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.404    35.429    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X39Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.196    31.196    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X49Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.252 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_19/O
                         net (fo=1, routed)           0.370    31.621    design_1_i/HCI_3/inst/mux_out[1]
    SLICE_X48Y146        LUT1 (Prop_lut1_I0_O)        0.056    31.677 f  design_1_i/HCI_3/inst/mux_out_inst__17/O
                         net (fo=1, routed)           0.128    31.805    design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    31.861 r  design_1_i/HCI_3/inst/RO[1].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.225    32.086    design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/in_sig
    SLICE_X47Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.142 f  design_1_i/HCI_3/inst/RO[1].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.224    32.366    design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.422 r  design_1_i/HCI_3/inst/RO[1].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.572    design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.628 f  design_1_i/HCI_3/inst/RO[1].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.686    design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/in_sig
    SLICE_X47Y145        LUT6 (Prop_lut6_I0_O)        0.056    32.742 r  design_1_i/HCI_3/inst/RO[1].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.106    design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/I0
    SLICE_X47Y145        LUT5 (Prop_lut5_I0_O)        0.055    33.161 r  design_1_i/HCI_3/inst/RO[1].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.375    34.536    design_1_i/HCI_3/inst/frequency_counter_instance/out[1]
    SLICE_X39Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]/C
                         clock pessimism              0.000    34.536    
                         clock uncertainty            0.317    34.853    
    SLICE_X39Y56         FDRE (Hold_fdre_C_R)         0.066    34.919    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[1].freq_count_reg[63]
  -------------------------------------------------------------------
                         required time                        -34.919    
                         arrival time                          35.429    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.705ns  (logic 0.141ns (2.997%)  route 4.564ns (97.003%))
  Logic Levels:           0  
  Clock Path Skew:        3.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 34.672 - 30.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 30.884 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    30.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    30.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    31.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.564    35.588    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X40Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.201    31.201    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.056    31.257 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.411    31.668    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y138        LUT1 (Prop_lut1_I0_O)        0.056    31.724 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.196    31.920    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    31.976 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.175    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.231 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    32.513    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.569 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.720    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.776 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.834    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.890 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.253    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.055    33.308 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.364    34.672    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X40Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]/C
                         clock pessimism              0.000    34.672    
                         clock uncertainty            0.317    34.990    
    SLICE_X40Y49         FDRE (Hold_fdre_C_R)         0.066    35.056    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[160]
  -------------------------------------------------------------------
                         required time                        -35.056    
                         arrival time                          35.588    
  -------------------------------------------------------------------
                         slack                                  0.533    

Slack (MET) :             0.533ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]/R
                            (rising edge-triggered cell FDRE clocked by clk30_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@30.000ns period=100.000ns})
  Path Group:             clk30_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk30_10MHz_design_1_clk_wiz_0_1_1 fall@30.000ns - clk_fpga_0 rise@30.000ns)
  Data Path Delay:        4.705ns  (logic 0.141ns (2.997%)  route 4.564ns (97.003%))
  Logic Levels:           0  
  Clock Path Skew:        3.789ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.672ns = ( 34.672 - 30.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 30.884 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     30.000    30.000 r  
    PS7_X0Y0             PS7                          0.000    30.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    30.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    30.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    30.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    31.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.564    35.588    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X40Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk30_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     30.000    30.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    30.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    30.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -1.464    29.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576    29.971    design_1_i/clk_wiz_10MHz/inst/clk30_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029    30.000 f  design_1_i/clk_wiz_10MHz/inst/clkout3_buf/O
                         net (fo=10, routed)          1.201    31.201    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En1
    SLICE_X46Y142        LUT6 (Prop_lut6_I0_O)        0.056    31.257 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_15/O
                         net (fo=1, routed)           0.411    31.668    design_1_i/HCI_3/inst/mux_out[5]
    SLICE_X47Y138        LUT1 (Prop_lut1_I0_O)        0.056    31.724 f  design_1_i/HCI_3/inst/mux_out_inst__13/O
                         net (fo=1, routed)           0.196    31.920    design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    31.976 r  design_1_i/HCI_3/inst/RO[5].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    32.175    design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/in_sig
    SLICE_X47Y137        LUT6 (Prop_lut6_I0_O)        0.056    32.231 f  design_1_i/HCI_3/inst/RO[5].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.283    32.513    design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.569 r  design_1_i/HCI_3/inst/RO[5].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    32.720    design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.776 f  design_1_i/HCI_3/inst/RO[5].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    32.834    design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/in_sig
    SLICE_X45Y146        LUT6 (Prop_lut6_I0_O)        0.056    32.890 r  design_1_i/HCI_3/inst/RO[5].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.363    33.253    design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/I0
    SLICE_X45Y146        LUT5 (Prop_lut5_I0_O)        0.055    33.308 r  design_1_i/HCI_3/inst/RO[5].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.364    34.672    design_1_i/HCI_3/inst/frequency_counter_instance/out[5]
    SLICE_X40Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]/C
                         clock pessimism              0.000    34.672    
                         clock uncertainty            0.317    34.990    
    SLICE_X40Y49         FDRE (Hold_fdre_C_R)         0.066    35.056    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[5].freq_count_reg[161]
  -------------------------------------------------------------------
                         required time                        -35.056    
                         arrival time                          35.588    
  -------------------------------------------------------------------
                         slack                                  0.533    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk70_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        12.807ns  (logic 0.456ns (3.561%)  route 12.351ns (96.439%))
  Logic Levels:           0  
  Clock Path Skew:        5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.067ns = ( 78.067 - 70.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 62.933 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    62.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    63.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.351    75.740    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X31Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.197    72.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.297 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.547    72.844    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.944 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.242    73.186    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.286 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.584    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.684 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.809    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.909 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    74.323    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.423 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.851    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.951 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.611    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.733 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.335    78.067    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X31Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/C
                         clock pessimism              0.000    78.067    
                         clock uncertainty           -0.317    77.750    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.261    77.489    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]
  -------------------------------------------------------------------
                         required time                         77.489    
                         arrival time                         -75.740    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        12.807ns  (logic 0.456ns (3.561%)  route 12.351ns (96.439%))
  Logic Levels:           0  
  Clock Path Skew:        5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.067ns = ( 78.067 - 70.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 62.933 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    62.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    63.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.351    75.740    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X31Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.197    72.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.297 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.547    72.844    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.944 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.242    73.186    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.286 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.584    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.684 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.809    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.909 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    74.323    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.423 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.851    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.951 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.611    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.733 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.335    78.067    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X31Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]/C
                         clock pessimism              0.000    78.067    
                         clock uncertainty           -0.317    77.750    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.261    77.489    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]
  -------------------------------------------------------------------
                         required time                         77.489    
                         arrival time                         -75.740    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        12.807ns  (logic 0.456ns (3.561%)  route 12.351ns (96.439%))
  Logic Levels:           0  
  Clock Path Skew:        5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.067ns = ( 78.067 - 70.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 62.933 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    62.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    63.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.351    75.740    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X31Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.197    72.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.297 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.547    72.844    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.944 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.242    73.186    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.286 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.584    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.684 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.809    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.909 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    74.323    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.423 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.851    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.951 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.611    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.733 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.335    78.067    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X31Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338]/C
                         clock pessimism              0.000    78.067    
                         clock uncertainty           -0.317    77.750    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.261    77.489    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[338]
  -------------------------------------------------------------------
                         required time                         77.489    
                         arrival time                         -75.740    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             1.749ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        12.807ns  (logic 0.456ns (3.561%)  route 12.351ns (96.439%))
  Logic Levels:           0  
  Clock Path Skew:        5.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.067ns = ( 78.067 - 70.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 62.933 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    62.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    63.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.351    75.740    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X31Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.197    72.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.297 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.547    72.844    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.944 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.242    73.186    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.286 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.584    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.684 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.809    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.909 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    74.323    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.423 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.851    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.951 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.611    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.733 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.335    78.067    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X31Y51         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]/C
                         clock pessimism              0.000    78.067    
                         clock uncertainty           -0.317    77.750    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.261    77.489    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[339]
  -------------------------------------------------------------------
                         required time                         77.489    
                         arrival time                         -75.740    
  -------------------------------------------------------------------
                         slack                                  1.749    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        12.676ns  (logic 0.456ns (3.597%)  route 12.220ns (96.403%))
  Logic Levels:           0  
  Clock Path Skew:        5.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 78.207 - 70.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 62.933 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    62.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    63.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.220    75.609    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X31Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.197    72.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.297 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.547    72.844    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.944 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.242    73.186    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.286 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.584    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.684 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.809    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.909 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    74.323    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.423 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.851    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.951 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.611    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.733 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.474    78.207    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X31Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]/C
                         clock pessimism              0.000    78.207    
                         clock uncertainty           -0.317    77.889    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.261    77.628    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[340]
  -------------------------------------------------------------------
                         required time                         77.628    
                         arrival time                         -75.609    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[341]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        12.676ns  (logic 0.456ns (3.597%)  route 12.220ns (96.403%))
  Logic Levels:           0  
  Clock Path Skew:        5.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 78.207 - 70.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 62.933 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    62.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    63.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.220    75.609    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X31Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[341]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.197    72.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.297 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.547    72.844    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.944 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.242    73.186    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.286 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.584    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.684 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.809    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.909 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    74.323    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.423 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.851    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.951 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.611    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.733 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.474    78.207    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X31Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[341]/C
                         clock pessimism              0.000    78.207    
                         clock uncertainty           -0.317    77.889    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.261    77.628    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[341]
  -------------------------------------------------------------------
                         required time                         77.628    
                         arrival time                         -75.609    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[342]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        12.676ns  (logic 0.456ns (3.597%)  route 12.220ns (96.403%))
  Logic Levels:           0  
  Clock Path Skew:        5.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 78.207 - 70.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 62.933 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    62.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    63.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.220    75.609    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X31Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[342]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.197    72.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.297 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.547    72.844    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.944 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.242    73.186    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.286 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.584    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.684 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.809    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.909 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    74.323    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.423 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.851    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.951 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.611    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.733 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.474    78.207    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X31Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[342]/C
                         clock pessimism              0.000    78.207    
                         clock uncertainty           -0.317    77.889    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.261    77.628    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[342]
  -------------------------------------------------------------------
                         required time                         77.628    
                         arrival time                         -75.609    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.019ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        12.676ns  (logic 0.456ns (3.597%)  route 12.220ns (96.403%))
  Logic Levels:           0  
  Clock Path Skew:        5.274ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.207ns = ( 78.207 - 70.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 62.933 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    62.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    63.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       12.220    75.609    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X31Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.197    72.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.297 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.547    72.844    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.944 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.242    73.186    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.286 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.584    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.684 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.809    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.909 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    74.323    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.423 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.851    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.951 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.611    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.733 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.474    78.207    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X31Y52         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]/C
                         clock pessimism              0.000    78.207    
                         clock uncertainty           -0.317    77.889    
    SLICE_X31Y52         FDRE (Setup_fdre_C_R)       -0.261    77.628    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[343]
  -------------------------------------------------------------------
                         required time                         77.628    
                         arrival time                         -75.609    
  -------------------------------------------------------------------
                         slack                                  2.019    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        12.290ns  (logic 0.456ns (3.710%)  route 11.834ns (96.290%))
  Logic Levels:           0  
  Clock Path Skew:        5.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.210ns = ( 78.210 - 70.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 62.933 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    62.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    63.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.834    75.223    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X31Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.197    72.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.297 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.547    72.844    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.944 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.242    73.186    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.286 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.584    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.684 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.809    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.909 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    74.323    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.423 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.851    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.951 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.611    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.733 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.478    78.210    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X31Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]/C
                         clock pessimism              0.000    78.210    
                         clock uncertainty           -0.317    77.893    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.261    77.632    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[328]
  -------------------------------------------------------------------
                         required time                         77.632    
                         arrival time                         -75.223    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@60.000ns)
  Data Path Delay:        12.290ns  (logic 0.456ns (3.710%)  route 11.834ns (96.290%))
  Logic Levels:           0  
  Clock Path Skew:        5.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.210ns = ( 78.210 - 70.000 ) 
    Source Clock Delay      (SCD):    2.933ns = ( 62.933 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     60.000    60.000 r  
    PS7_X0Y0             PS7                          0.000    60.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    61.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    61.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.639    62.933    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.456    63.389 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       11.834    75.223    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X31Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    71.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.412    68.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.725    69.909    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          2.197    72.197    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X46Y138        LUT6 (Prop_lut6_I0_O)        0.100    72.297 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.547    72.844    design_1_i/HCI_3/inst/mux_out[10]
    SLICE_X46Y139        LUT1 (Prop_lut1_I0_O)        0.100    72.944 f  design_1_i/HCI_3/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.242    73.186    design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.286 r  design_1_i/HCI_3/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.298    73.584    design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.684 f  design_1_i/HCI_3/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.125    73.809    design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    73.909 r  design_1_i/HCI_3/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.414    74.323    design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y139        LUT6 (Prop_lut6_I0_O)        0.100    74.423 f  design_1_i/HCI_3/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.429    74.851    design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y138        LUT6 (Prop_lut6_I0_O)        0.100    74.951 r  design_1_i/HCI_3/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.659    75.611    design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y138        LUT5 (Prop_lut5_I0_O)        0.122    75.733 r  design_1_i/HCI_3/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.478    78.210    design_1_i/HCI_3/inst/frequency_counter_instance/out[10]
    SLICE_X31Y49         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]/C
                         clock pessimism              0.000    78.210    
                         clock uncertainty           -0.317    77.893    
    SLICE_X31Y49         FDRE (Setup_fdre_C_R)       -0.261    77.632    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[10].freq_count_reg[329]
  -------------------------------------------------------------------
                         required time                         77.632    
                         arrival time                         -75.223    
  -------------------------------------------------------------------
                         slack                                  2.409    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        4.490ns  (logic 0.141ns (3.140%)  route 4.349ns (96.860%))
  Logic Levels:           0  
  Clock Path Skew:        3.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 74.557 - 70.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 70.884 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    70.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    70.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    70.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    71.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.349    75.374    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.222    71.222    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.278 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.368    71.646    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.056    71.702 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.291    71.993    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.049 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.207    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.263 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.330    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.386 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.653    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.709 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.910    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.966 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.369    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.056    73.425 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.132    74.557    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X44Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]/C
                         clock pessimism              0.000    74.557    
                         clock uncertainty            0.317    74.874    
    SLICE_X44Y56         FDRE (Hold_fdre_C_R)         0.066    74.940    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[592]
  -------------------------------------------------------------------
                         required time                        -74.940    
                         arrival time                          75.374    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        4.490ns  (logic 0.141ns (3.140%)  route 4.349ns (96.860%))
  Logic Levels:           0  
  Clock Path Skew:        3.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 74.557 - 70.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 70.884 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    70.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    70.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    70.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    71.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.349    75.374    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.222    71.222    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.278 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.368    71.646    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.056    71.702 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.291    71.993    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.049 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.207    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.263 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.330    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.386 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.653    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.709 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.910    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.966 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.369    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.056    73.425 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.132    74.557    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X44Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]/C
                         clock pessimism              0.000    74.557    
                         clock uncertainty            0.317    74.874    
    SLICE_X44Y56         FDRE (Hold_fdre_C_R)         0.066    74.940    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[593]
  -------------------------------------------------------------------
                         required time                        -74.940    
                         arrival time                          75.374    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        4.490ns  (logic 0.141ns (3.140%)  route 4.349ns (96.860%))
  Logic Levels:           0  
  Clock Path Skew:        3.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 74.557 - 70.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 70.884 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    70.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    70.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    70.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    71.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.349    75.374    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.222    71.222    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.278 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.368    71.646    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.056    71.702 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.291    71.993    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.049 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.207    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.263 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.330    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.386 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.653    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.709 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.910    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.966 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.369    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.056    73.425 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.132    74.557    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X44Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]/C
                         clock pessimism              0.000    74.557    
                         clock uncertainty            0.317    74.874    
    SLICE_X44Y56         FDRE (Hold_fdre_C_R)         0.066    74.940    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[594]
  -------------------------------------------------------------------
                         required time                        -74.940    
                         arrival time                          75.374    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        4.490ns  (logic 0.141ns (3.140%)  route 4.349ns (96.860%))
  Logic Levels:           0  
  Clock Path Skew:        3.673ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.557ns = ( 74.557 - 70.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 70.884 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    70.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    70.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    70.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    71.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.349    75.374    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.222    71.222    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.278 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.368    71.646    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.056    71.702 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.291    71.993    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.049 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.207    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.263 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.330    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.386 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.653    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.709 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.910    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.966 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.369    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.056    73.425 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.132    74.557    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X44Y56         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]/C
                         clock pessimism              0.000    74.557    
                         clock uncertainty            0.317    74.874    
    SLICE_X44Y56         FDRE (Hold_fdre_C_R)         0.066    74.940    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[595]
  -------------------------------------------------------------------
                         required time                        -74.940    
                         arrival time                          75.374    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        4.616ns  (logic 0.141ns (3.054%)  route 4.475ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        3.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 74.633 - 70.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 70.884 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    70.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    70.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    70.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    71.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.475    75.500    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.222    71.222    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.278 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.368    71.646    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.056    71.702 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.291    71.993    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.049 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.207    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.263 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.330    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.386 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.653    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.709 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.910    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.966 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.369    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.056    73.425 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.208    74.633    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X44Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]/C
                         clock pessimism              0.000    74.633    
                         clock uncertainty            0.317    74.950    
    SLICE_X44Y54         FDRE (Hold_fdre_C_R)         0.066    75.016    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[584]
  -------------------------------------------------------------------
                         required time                        -75.016    
                         arrival time                          75.500    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        4.616ns  (logic 0.141ns (3.054%)  route 4.475ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        3.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 74.633 - 70.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 70.884 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    70.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    70.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    70.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    71.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.475    75.500    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.222    71.222    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.278 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.368    71.646    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.056    71.702 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.291    71.993    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.049 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.207    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.263 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.330    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.386 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.653    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.709 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.910    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.966 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.369    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.056    73.425 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.208    74.633    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X44Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]/C
                         clock pessimism              0.000    74.633    
                         clock uncertainty            0.317    74.950    
    SLICE_X44Y54         FDRE (Hold_fdre_C_R)         0.066    75.016    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[585]
  -------------------------------------------------------------------
                         required time                        -75.016    
                         arrival time                          75.500    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        4.616ns  (logic 0.141ns (3.054%)  route 4.475ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        3.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 74.633 - 70.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 70.884 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    70.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    70.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    70.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    71.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.475    75.500    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.222    71.222    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.278 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.368    71.646    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.056    71.702 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.291    71.993    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.049 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.207    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.263 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.330    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.386 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.653    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.709 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.910    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.966 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.369    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.056    73.425 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.208    74.633    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X44Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586]/C
                         clock pessimism              0.000    74.633    
                         clock uncertainty            0.317    74.950    
    SLICE_X44Y54         FDRE (Hold_fdre_C_R)         0.066    75.016    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[586]
  -------------------------------------------------------------------
                         required time                        -75.016    
                         arrival time                          75.500    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        4.616ns  (logic 0.141ns (3.054%)  route 4.475ns (96.946%))
  Logic Levels:           0  
  Clock Path Skew:        3.749ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.633ns = ( 74.633 - 70.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 70.884 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    70.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    70.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    70.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    71.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.475    75.500    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.222    71.222    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.278 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_2/O
                         net (fo=1, routed)           0.368    71.646    design_1_i/HCI_3/inst/mux_out[18]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.056    71.702 f  design_1_i/HCI_3/inst/mux_out_inst__0/O
                         net (fo=1, routed)           0.291    71.993    design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.049 r  design_1_i/HCI_3/inst/RO[18].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.207    design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.263 f  design_1_i/HCI_3/inst/RO[18].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.330    design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.386 r  design_1_i/HCI_3/inst/RO[18].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.267    72.653    design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/in_sig
    SLICE_X44Y138        LUT6 (Prop_lut6_I0_O)        0.056    72.709 f  design_1_i/HCI_3/inst/RO[18].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.202    72.910    design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/in_sig
    SLICE_X44Y137        LUT6 (Prop_lut6_I0_O)        0.056    72.966 r  design_1_i/HCI_3/inst/RO[18].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.369    design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/I0
    SLICE_X44Y137        LUT5 (Prop_lut5_I0_O)        0.056    73.425 r  design_1_i/HCI_3/inst/RO[18].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.208    74.633    design_1_i/HCI_3/inst/frequency_counter_instance/out[18]
    SLICE_X44Y54         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587]/C
                         clock pessimism              0.000    74.633    
                         clock uncertainty            0.317    74.950    
    SLICE_X44Y54         FDRE (Hold_fdre_C_R)         0.066    75.016    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[18].freq_count_reg[587]
  -------------------------------------------------------------------
                         required time                        -75.016    
                         arrival time                          75.500    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        4.657ns  (logic 0.141ns (3.028%)  route 4.516ns (96.972%))
  Logic Levels:           0  
  Clock Path Skew:        3.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 74.669 - 70.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 70.884 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    70.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    70.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    70.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    71.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.516    75.540    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.221    71.221    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.277 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.272    71.549    design_1_i/HCI_3/inst/mux_out[16]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.056    71.605 f  design_1_i/HCI_3/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.213    71.818    design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.141    71.959 r  design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.117    design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.056    72.173 f  design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.240    design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.056    72.296 r  design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.360    72.656    design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.056    72.712 f  design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.911    design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.056    72.967 r  design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.369    design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X44Y140        LUT5 (Prop_lut5_I0_O)        0.056    73.425 r  design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.244    74.669    design_1_i/HCI_3/inst/frequency_counter_instance/out[16]
    SLICE_X44Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516]/C
                         clock pessimism              0.000    74.669    
                         clock uncertainty            0.317    74.986    
    SLICE_X44Y42         FDRE (Hold_fdre_C_R)         0.066    75.052    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[516]
  -------------------------------------------------------------------
                         required time                        -75.052    
                         arrival time                          75.540    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (arrival time - required time)
  Source:                 design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517]/R
                            (rising edge-triggered cell FDRE clocked by clk70_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@70.000ns period=100.000ns})
  Path Group:             clk70_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk70_10MHz_design_1_clk_wiz_0_1_1 fall@70.000ns - clk_fpga_0 rise@70.000ns)
  Data Path Delay:        4.657ns  (logic 0.141ns (3.028%)  route 4.516ns (96.972%))
  Logic Levels:           0  
  Clock Path Skew:        3.785ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.669ns = ( 74.669 - 70.000 ) 
    Source Clock Delay      (SCD):    0.884ns = ( 70.884 - 70.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     70.000    70.000 r  
    PS7_X0Y0             PS7                          0.000    70.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    70.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    70.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.548    70.884    design_1_i/HCI_3/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X47Y80         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y80         FDRE (Prop_fdre_C_Q)         0.141    71.025 r  design_1_i/HCI_3/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.516    75.540    design_1_i/HCI_3/inst/frequency_counter_instance/clk_done
    SLICE_X44Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk70_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     70.000    70.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    70.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    70.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -1.464    69.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           0.576    69.971    design_1_i/clk_wiz_10MHz/inst/clk70_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029    70.000 f  design_1_i/clk_wiz_10MHz/inst/clkout4_buf/O
                         net (fo=10, routed)          1.221    71.221    design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X47Y141        LUT6 (Prop_lut6_I0_O)        0.056    71.277 f  design_1_i/HCI_3/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_4/O
                         net (fo=1, routed)           0.272    71.549    design_1_i/HCI_3/inst/mux_out[16]
    SLICE_X46Y141        LUT1 (Prop_lut1_I0_O)        0.056    71.605 f  design_1_i/HCI_3/inst/mux_out_inst__2/O
                         net (fo=1, routed)           0.213    71.818    design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.141    71.959 r  design_1_i/HCI_3/inst/RO[16].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.158    72.117    design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.056    72.173 f  design_1_i/HCI_3/inst/RO[16].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.067    72.240    design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.056    72.296 r  design_1_i/HCI_3/inst/RO[16].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.360    72.656    design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/in_sig
    SLICE_X44Y141        LUT6 (Prop_lut6_I0_O)        0.056    72.712 f  design_1_i/HCI_3/inst/RO[16].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    72.911    design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/in_sig
    SLICE_X44Y140        LUT6 (Prop_lut6_I0_O)        0.056    72.967 r  design_1_i/HCI_3/inst/RO[16].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.402    73.369    design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/I0
    SLICE_X44Y140        LUT5 (Prop_lut5_I0_O)        0.056    73.425 r  design_1_i/HCI_3/inst/RO[16].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.244    74.669    design_1_i/HCI_3/inst/frequency_counter_instance/out[16]
    SLICE_X44Y42         FDRE                                         r  design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517]/C
                         clock pessimism              0.000    74.669    
                         clock uncertainty            0.317    74.986    
    SLICE_X44Y42         FDRE (Hold_fdre_C_R)         0.066    75.052    design_1_i/HCI_3/inst/frequency_counter_instance/genblk1[16].freq_count_reg[517]
  -------------------------------------------------------------------
                         required time                        -75.052    
                         arrival time                          75.540    
  -------------------------------------------------------------------
                         slack                                  0.488    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk90_10MHz_design_1_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.321ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        14.162ns  (logic 0.456ns (3.220%)  route 13.706ns (96.780%))
  Logic Levels:           0  
  Clock Path Skew:        6.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.088ns = ( 99.088 - 90.000 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 83.026 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732    83.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456    83.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.706    97.188    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X72Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.220    92.220    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.320 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.530    92.849    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.100    92.949 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.616    93.566    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    93.666 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.165    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    94.265 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.639    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    94.739 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.045    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.145 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.279    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.379 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.095    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.120    96.215 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.873    99.088    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X72Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]/C
                         clock pessimism              0.000    99.088    
                         clock uncertainty           -0.317    98.771    
    SLICE_X72Y44         FDRE (Setup_fdre_C_R)       -0.261    98.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[488]
  -------------------------------------------------------------------
                         required time                         98.510    
                         arrival time                         -97.188    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        14.162ns  (logic 0.456ns (3.220%)  route 13.706ns (96.780%))
  Logic Levels:           0  
  Clock Path Skew:        6.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.088ns = ( 99.088 - 90.000 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 83.026 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732    83.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456    83.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.706    97.188    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X72Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.220    92.220    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.320 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.530    92.849    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.100    92.949 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.616    93.566    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    93.666 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.165    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    94.265 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.639    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    94.739 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.045    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.145 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.279    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.379 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.095    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.120    96.215 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.873    99.088    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X72Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489]/C
                         clock pessimism              0.000    99.088    
                         clock uncertainty           -0.317    98.771    
    SLICE_X72Y44         FDRE (Setup_fdre_C_R)       -0.261    98.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[489]
  -------------------------------------------------------------------
                         required time                         98.510    
                         arrival time                         -97.188    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        14.162ns  (logic 0.456ns (3.220%)  route 13.706ns (96.780%))
  Logic Levels:           0  
  Clock Path Skew:        6.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.088ns = ( 99.088 - 90.000 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 83.026 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732    83.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456    83.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.706    97.188    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X72Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.220    92.220    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.320 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.530    92.849    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.100    92.949 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.616    93.566    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    93.666 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.165    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    94.265 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.639    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    94.739 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.045    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.145 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.279    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.379 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.095    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.120    96.215 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.873    99.088    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X72Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]/C
                         clock pessimism              0.000    99.088    
                         clock uncertainty           -0.317    98.771    
    SLICE_X72Y44         FDRE (Setup_fdre_C_R)       -0.261    98.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[490]
  -------------------------------------------------------------------
                         required time                         98.510    
                         arrival time                         -97.188    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.321ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        14.162ns  (logic 0.456ns (3.220%)  route 13.706ns (96.780%))
  Logic Levels:           0  
  Clock Path Skew:        6.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.088ns = ( 99.088 - 90.000 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 83.026 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732    83.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456    83.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.706    97.188    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X72Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.220    92.220    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.320 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.530    92.849    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.100    92.949 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.616    93.566    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    93.666 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.165    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    94.265 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.639    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    94.739 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.045    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.145 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.279    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.379 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.095    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.120    96.215 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.873    99.088    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X72Y44         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]/C
                         clock pessimism              0.000    99.088    
                         clock uncertainty           -0.317    98.771    
    SLICE_X72Y44         FDRE (Setup_fdre_C_R)       -0.261    98.510    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[491]
  -------------------------------------------------------------------
                         required time                         98.510    
                         arrival time                         -97.188    
  -------------------------------------------------------------------
                         slack                                  1.321    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        14.338ns  (logic 0.456ns (3.180%)  route 13.882ns (96.820%))
  Logic Levels:           0  
  Clock Path Skew:        6.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.298ns = ( 99.298 - 90.000 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 83.026 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732    83.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456    83.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.882    97.364    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X74Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.369    92.369    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.100    92.469 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.575    93.044    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100    93.144 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.573    93.716    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.100    93.816 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.316    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.100    94.416 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    94.829    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.929 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.235    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    95.335 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.469    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    95.569 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.284    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.120    96.404 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.894    99.298    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X74Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]/C
                         clock pessimism              0.000    99.298    
                         clock uncertainty           -0.317    98.981    
    SLICE_X74Y46         FDRE (Setup_fdre_C_R)       -0.261    98.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[560]
  -------------------------------------------------------------------
                         required time                         98.720    
                         arrival time                         -97.364    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[561]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        14.338ns  (logic 0.456ns (3.180%)  route 13.882ns (96.820%))
  Logic Levels:           0  
  Clock Path Skew:        6.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.298ns = ( 99.298 - 90.000 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 83.026 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732    83.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456    83.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.882    97.364    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X74Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[561]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.369    92.369    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.100    92.469 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.575    93.044    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100    93.144 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.573    93.716    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.100    93.816 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.316    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.100    94.416 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    94.829    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.929 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.235    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    95.335 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.469    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    95.569 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.284    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.120    96.404 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.894    99.298    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X74Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[561]/C
                         clock pessimism              0.000    99.298    
                         clock uncertainty           -0.317    98.981    
    SLICE_X74Y46         FDRE (Setup_fdre_C_R)       -0.261    98.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[561]
  -------------------------------------------------------------------
                         required time                         98.720    
                         arrival time                         -97.364    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[562]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        14.338ns  (logic 0.456ns (3.180%)  route 13.882ns (96.820%))
  Logic Levels:           0  
  Clock Path Skew:        6.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.298ns = ( 99.298 - 90.000 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 83.026 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732    83.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456    83.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.882    97.364    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X74Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[562]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.369    92.369    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.100    92.469 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.575    93.044    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100    93.144 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.573    93.716    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.100    93.816 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.316    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.100    94.416 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    94.829    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.929 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.235    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    95.335 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.469    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    95.569 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.284    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.120    96.404 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.894    99.298    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X74Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[562]/C
                         clock pessimism              0.000    99.298    
                         clock uncertainty           -0.317    98.981    
    SLICE_X74Y46         FDRE (Setup_fdre_C_R)       -0.261    98.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[562]
  -------------------------------------------------------------------
                         required time                         98.720    
                         arrival time                         -97.364    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.355ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[563]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        14.338ns  (logic 0.456ns (3.180%)  route 13.882ns (96.820%))
  Logic Levels:           0  
  Clock Path Skew:        6.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.298ns = ( 99.298 - 90.000 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 83.026 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732    83.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456    83.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.882    97.364    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X74Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[563]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.369    92.369    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.100    92.469 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_3/O
                         net (fo=1, routed)           0.575    93.044    design_1_i/HCI_2/inst/mux_out[17]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.100    93.144 f  design_1_i/HCI_2/inst/mux_out_inst__1/O
                         net (fo=1, routed)           0.573    93.716    design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.100    93.816 r  design_1_i/HCI_2/inst/RO[17].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.316    design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/in_sig
    SLICE_X44Y128        LUT6 (Prop_lut6_I0_O)        0.100    94.416 f  design_1_i/HCI_2/inst/RO[17].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.413    94.829    design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    94.929 r  design_1_i/HCI_2/inst/RO[17].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.235    design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    95.335 f  design_1_i/HCI_2/inst/RO[17].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.469    design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/in_sig
    SLICE_X44Y127        LUT6 (Prop_lut6_I0_O)        0.100    95.569 r  design_1_i/HCI_2/inst/RO[17].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.284    design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/I0
    SLICE_X44Y127        LUT5 (Prop_lut5_I0_O)        0.120    96.404 r  design_1_i/HCI_2/inst/RO[17].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.894    99.298    design_1_i/HCI_2/inst/frequency_counter_instance/out[17]
    SLICE_X74Y46         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[563]/C
                         clock pessimism              0.000    99.298    
                         clock uncertainty           -0.317    98.981    
    SLICE_X74Y46         FDRE (Setup_fdre_C_R)       -0.261    98.720    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[17].freq_count_reg[563]
  -------------------------------------------------------------------
                         required time                         98.720    
                         arrival time                         -97.364    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        14.055ns  (logic 0.456ns (3.244%)  route 13.599ns (96.756%))
  Logic Levels:           0  
  Clock Path Skew:        6.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.083ns = ( 99.083 - 90.000 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 83.026 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732    83.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456    83.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.599    97.081    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X72Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.220    92.220    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.320 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.530    92.849    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.100    92.949 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.616    93.566    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    93.666 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.165    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    94.265 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.639    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    94.739 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.045    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.145 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.279    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.379 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.095    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.120    96.215 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.868    99.083    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X72Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]/C
                         clock pessimism              0.000    99.083    
                         clock uncertainty           -0.317    98.766    
    SLICE_X72Y43         FDRE (Setup_fdre_C_R)       -0.261    98.505    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[484]
  -------------------------------------------------------------------
                         required time                         98.505    
                         arrival time                         -97.081    
  -------------------------------------------------------------------
                         slack                                  1.424    

Slack (MET) :             1.424ns  (required time - arrival time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@80.000ns)
  Data Path Delay:        14.055ns  (logic 0.456ns (3.244%)  route 13.599ns (96.756%))
  Logic Levels:           0  
  Clock Path Skew:        6.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.083ns = ( 99.083 - 90.000 ) 
    Source Clock Delay      (SCD):    3.026ns = ( 83.026 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    81.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    81.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.732    83.026    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.456    83.482 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)       13.599    97.081    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X72Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.596    91.596    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.412    88.184 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    89.909    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.091    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          2.220    92.220    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X45Y123        LUT6 (Prop_lut6_I0_O)        0.100    92.320 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_5/O
                         net (fo=1, routed)           0.530    92.849    design_1_i/HCI_2/inst/mux_out[15]
    SLICE_X46Y124        LUT1 (Prop_lut1_I0_O)        0.100    92.949 f  design_1_i/HCI_2/inst/mux_out_inst__3/O
                         net (fo=1, routed)           0.616    93.566    design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    93.666 r  design_1_i/HCI_2/inst/RO[15].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.500    94.165    design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/in_sig
    SLICE_X44Y131        LUT6 (Prop_lut6_I0_O)        0.100    94.265 f  design_1_i/HCI_2/inst/RO[15].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.374    94.639    design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    94.739 r  design_1_i/HCI_2/inst/RO[15].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.306    95.045    design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.145 f  design_1_i/HCI_2/inst/RO[15].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.134    95.279    design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/in_sig
    SLICE_X44Y130        LUT6 (Prop_lut6_I0_O)        0.100    95.379 r  design_1_i/HCI_2/inst/RO[15].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.715    96.095    design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/I0
    SLICE_X44Y130        LUT5 (Prop_lut5_I0_O)        0.120    96.215 r  design_1_i/HCI_2/inst/RO[15].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          2.868    99.083    design_1_i/HCI_2/inst/frequency_counter_instance/out[15]
    SLICE_X72Y43         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]/C
                         clock pessimism              0.000    99.083    
                         clock uncertainty           -0.317    98.766    
    SLICE_X72Y43         FDRE (Setup_fdre_C_R)       -0.261    98.505    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[15].freq_count_reg[485]
  -------------------------------------------------------------------
                         required time                         98.505    
                         arrival time                         -97.081    
  -------------------------------------------------------------------
                         slack                                  1.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.741ns  (logic 0.141ns (2.974%)  route 4.600ns (97.026%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 94.641 - 90.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 90.922 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    90.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    91.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.600    95.662    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X56Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.206    91.206    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.262 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.362    91.625    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.053    91.678 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.384    92.061    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.137    92.198 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.349    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.405 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.463    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.519 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.717    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.773 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    92.937    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.993 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.328    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.384 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.257    94.641    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X56Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]/C
                         clock pessimism              0.000    94.641    
                         clock uncertainty            0.317    94.958    
    SLICE_X56Y48         FDRE (Hold_fdre_C_R)         0.066    95.024    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[348]
  -------------------------------------------------------------------
                         required time                        -95.024    
                         arrival time                          95.662    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.741ns  (logic 0.141ns (2.974%)  route 4.600ns (97.026%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 94.641 - 90.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 90.922 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    90.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    91.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.600    95.662    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X56Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.206    91.206    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.262 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.362    91.625    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.053    91.678 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.384    92.061    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.137    92.198 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.349    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.405 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.463    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.519 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.717    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.773 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    92.937    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.993 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.328    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.384 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.257    94.641    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X56Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]/C
                         clock pessimism              0.000    94.641    
                         clock uncertainty            0.317    94.958    
    SLICE_X56Y48         FDRE (Hold_fdre_C_R)         0.066    95.024    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[349]
  -------------------------------------------------------------------
                         required time                        -95.024    
                         arrival time                          95.662    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.741ns  (logic 0.141ns (2.974%)  route 4.600ns (97.026%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 94.641 - 90.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 90.922 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    90.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    91.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.600    95.662    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X56Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.206    91.206    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.262 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.362    91.625    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.053    91.678 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.384    92.061    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.137    92.198 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.349    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.405 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.463    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.519 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.717    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.773 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    92.937    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.993 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.328    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.384 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.257    94.641    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X56Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]/C
                         clock pessimism              0.000    94.641    
                         clock uncertainty            0.317    94.958    
    SLICE_X56Y48         FDRE (Hold_fdre_C_R)         0.066    95.024    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[350]
  -------------------------------------------------------------------
                         required time                        -95.024    
                         arrival time                          95.662    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[351]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.741ns  (logic 0.141ns (2.974%)  route 4.600ns (97.026%))
  Logic Levels:           0  
  Clock Path Skew:        3.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.641ns = ( 94.641 - 90.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 90.922 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    90.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    91.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.600    95.662    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X56Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[351]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.206    91.206    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.262 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.362    91.625    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.053    91.678 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.384    92.061    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.137    92.198 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.349    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.405 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.463    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.519 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.717    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.773 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    92.937    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.993 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.328    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.384 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.257    94.641    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X56Y48         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[351]/C
                         clock pessimism              0.000    94.641    
                         clock uncertainty            0.317    94.958    
    SLICE_X56Y48         FDRE (Hold_fdre_C_R)         0.066    95.024    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[351]
  -------------------------------------------------------------------
                         required time                        -95.024    
                         arrival time                          95.662    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.863ns  (logic 0.141ns (2.899%)  route 4.722ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        3.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 94.667 - 90.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 90.922 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    90.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    91.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.722    95.785    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X56Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.206    91.206    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.262 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.362    91.625    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.053    91.678 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.384    92.061    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.137    92.198 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.349    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.405 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.463    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.519 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.717    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.773 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    92.937    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.993 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.328    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.384 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.284    94.667    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X56Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]/C
                         clock pessimism              0.000    94.667    
                         clock uncertainty            0.317    94.985    
    SLICE_X56Y47         FDRE (Hold_fdre_C_R)         0.066    95.051    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[344]
  -------------------------------------------------------------------
                         required time                        -95.051    
                         arrival time                          95.785    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[345]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.863ns  (logic 0.141ns (2.899%)  route 4.722ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        3.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 94.667 - 90.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 90.922 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    90.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    91.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.722    95.785    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X56Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[345]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.206    91.206    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.262 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.362    91.625    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.053    91.678 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.384    92.061    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.137    92.198 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.349    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.405 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.463    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.519 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.717    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.773 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    92.937    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.993 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.328    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.384 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.284    94.667    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X56Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[345]/C
                         clock pessimism              0.000    94.667    
                         clock uncertainty            0.317    94.985    
    SLICE_X56Y47         FDRE (Hold_fdre_C_R)         0.066    95.051    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[345]
  -------------------------------------------------------------------
                         required time                        -95.051    
                         arrival time                          95.785    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.863ns  (logic 0.141ns (2.899%)  route 4.722ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        3.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 94.667 - 90.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 90.922 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    90.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    91.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.722    95.785    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X56Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.206    91.206    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.262 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.362    91.625    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.053    91.678 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.384    92.061    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.137    92.198 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.349    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.405 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.463    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.519 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.717    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.773 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    92.937    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.993 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.328    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.384 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.284    94.667    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X56Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]/C
                         clock pessimism              0.000    94.667    
                         clock uncertainty            0.317    94.985    
    SLICE_X56Y47         FDRE (Hold_fdre_C_R)         0.066    95.051    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[346]
  -------------------------------------------------------------------
                         required time                        -95.051    
                         arrival time                          95.785    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[347]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.863ns  (logic 0.141ns (2.899%)  route 4.722ns (97.101%))
  Logic Levels:           0  
  Clock Path Skew:        3.746ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.667ns = ( 94.667 - 90.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 90.922 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    90.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    91.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.722    95.785    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X56Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[347]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.206    91.206    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.262 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.362    91.625    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.053    91.678 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.384    92.061    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.137    92.198 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.349    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.405 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.463    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.519 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.717    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.773 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    92.937    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.993 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.328    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.384 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.284    94.667    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X56Y47         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[347]/C
                         clock pessimism              0.000    94.667    
                         clock uncertainty            0.317    94.985    
    SLICE_X56Y47         FDRE (Hold_fdre_C_R)         0.066    95.051    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[347]
  -------------------------------------------------------------------
                         required time                        -95.051    
                         arrival time                          95.785    
  -------------------------------------------------------------------
                         slack                                  0.734    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 0.141ns (2.842%)  route 4.820ns (97.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 94.738 - 90.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 90.922 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    90.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    91.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.820    95.883    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X56Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.206    91.206    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.262 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.362    91.625    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.053    91.678 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.384    92.061    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.137    92.198 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.349    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.405 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.463    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.519 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.717    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.773 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    92.937    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.993 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.328    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.384 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.354    94.738    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X56Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]/C
                         clock pessimism              0.000    94.738    
                         clock uncertainty            0.317    95.055    
    SLICE_X56Y45         FDRE (Hold_fdre_C_R)         0.066    95.121    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[336]
  -------------------------------------------------------------------
                         required time                        -95.121    
                         arrival time                          95.883    
  -------------------------------------------------------------------
                         slack                                  0.762    

Slack (MET) :             0.762ns  (arrival time - required time)
  Source:                 design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]/R
                            (rising edge-triggered cell FDRE clocked by clk90_10MHz_design_1_clk_wiz_0_1_1'  {rise@0.000ns fall@90.000ns period=100.000ns})
  Path Group:             clk90_10MHz_design_1_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk90_10MHz_design_1_clk_wiz_0_1_1 fall@90.000ns - clk_fpga_0 rise@90.000ns)
  Data Path Delay:        4.961ns  (logic 0.141ns (2.842%)  route 4.820ns (97.158%))
  Logic Levels:           0  
  Clock Path Skew:        3.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.738ns = ( 94.738 - 90.000 ) 
    Source Clock Delay      (SCD):    0.922ns = ( 90.922 - 90.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.317ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     90.000    90.000 r  
    PS7_X0Y0             PS7                          0.000    90.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310    90.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026    90.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.586    90.922    design_1_i/HCI_2/inst/frequency_counter_instance/s00_axi_aclk
    SLICE_X77Y38         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y38         FDRE (Prop_fdre_C_Q)         0.141    91.062 r  design_1_i/HCI_2/inst/frequency_counter_instance/clk_done_reg/Q
                         net (fo=1280, routed)        4.820    95.883    design_1_i/HCI_2/inst/frequency_counter_instance/clk_done
    SLICE_X56Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk90_10MHz_design_1_clk_wiz_0_1_1 fall edge)
                                                     90.000    90.000 f  
    BUFGCTRL_X0Y29       BUFG                         0.000    90.000 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.859    90.859    design_1_i/clk_wiz_10MHz/inst/clk_in1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.464    89.395 f  design_1_i/clk_wiz_10MHz/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576    89.971    design_1_i/clk_wiz_10MHz/inst/clk90_10MHz_design_1_clk_wiz_0_1
    BUFGCTRL_X0Y21       BUFG (Prop_bufg_I_O)         0.029    90.000 f  design_1_i/clk_wiz_10MHz/inst/clkout2_buf/O
                         net (fo=10, routed)          1.206    91.206    design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/En2
    SLICE_X44Y122        LUT6 (Prop_lut6_I0_O)        0.056    91.262 f  design_1_i/HCI_2/inst/AXI_3stage_HCI_v1_0_S00_AXI_inst/mux_out_inferred_i_10/O
                         net (fo=1, routed)           0.362    91.625    design_1_i/HCI_2/inst/mux_out[10]
    SLICE_X45Y122        LUT1 (Prop_lut1_I0_O)        0.053    91.678 f  design_1_i/HCI_2/inst/mux_out_inst__8/O
                         net (fo=1, routed)           0.384    92.061    design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.137    92.198 r  design_1_i/HCI_2/inst/RO[10].notGate[0].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.150    92.349    design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.405 f  design_1_i/HCI_2/inst/RO[10].notGate[1].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.058    92.463    design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.519 r  design_1_i/HCI_2/inst/RO[10].notGate[2].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.199    92.717    design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/in_sig
    SLICE_X45Y127        LUT6 (Prop_lut6_I0_O)        0.056    92.773 f  design_1_i/HCI_2/inst/RO[10].notGate[3].Inverter/LUT6_inst/O
                         net (fo=1, routed)           0.164    92.937    design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/in_sig
    SLICE_X45Y126        LUT6 (Prop_lut6_I0_O)        0.056    92.993 r  design_1_i/HCI_2/inst/RO[10].notGate[4].Inverter/LUT6_inst/O
                         net (fo=2, routed)           0.334    93.328    design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/I0
    SLICE_X45Y126        LUT5 (Prop_lut5_I0_O)        0.056    93.384 r  design_1_i/HCI_2/inst/RO[10].One2Two/LUT6_2_inst/LUT5/O
                         net (fo=32, routed)          1.354    94.738    design_1_i/HCI_2/inst/frequency_counter_instance/out[10]
    SLICE_X56Y45         FDRE                                         r  design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]/C
                         clock pessimism              0.000    94.738    
                         clock uncertainty            0.317    95.055    
    SLICE_X56Y45         FDRE (Hold_fdre_C_R)         0.066    95.121    design_1_i/HCI_2/inst/frequency_counter_instance/genblk1[10].freq_count_reg[337]
  -------------------------------------------------------------------
                         required time                        -95.121    
                         arrival time                          95.883    
  -------------------------------------------------------------------
                         slack                                  0.762    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        5.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.376ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.699ns  (logic 0.456ns (12.327%)  route 3.243ns (87.673%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 13.009 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.715    13.009    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.456    13.465 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          3.243    16.708    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X47Y136        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.647    22.826    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X47Y136        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg/C
                         clock pessimism              0.000    22.826    
                         clock uncertainty           -0.337    22.489    
    SLICE_X47Y136        FDCE (Recov_fdce_C_CLR)     -0.405    22.084    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_30_reg
  -------------------------------------------------------------------
                         required time                         22.084    
                         arrival time                         -16.708    
  -------------------------------------------------------------------
                         slack                                  5.376    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.401ns  (logic 0.456ns (13.407%)  route 2.945ns (86.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 13.009 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.715    13.009    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.456    13.465 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.945    16.410    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y136        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.646    22.825    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y136        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]/C
                         clock pessimism              0.000    22.825    
                         clock uncertainty           -0.337    22.488    
    SLICE_X48Y136        FDCE (Recov_fdce_C_CLR)     -0.405    22.083    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[16]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -16.410    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.673ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.401ns  (logic 0.456ns (13.407%)  route 2.945ns (86.593%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 13.009 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.715    13.009    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.456    13.465 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.945    16.410    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y136        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.646    22.825    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y136        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]/C
                         clock pessimism              0.000    22.825    
                         clock uncertainty           -0.337    22.488    
    SLICE_X48Y136        FDCE (Recov_fdce_C_CLR)     -0.405    22.083    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[17]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -16.410    
  -------------------------------------------------------------------
                         slack                                  5.673    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.409ns  (logic 0.456ns (13.377%)  route 2.953ns (86.623%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 22.826 - 20.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 13.009 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.715    13.009    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.456    13.465 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.953    16.418    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X46Y135        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.647    22.826    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X46Y135        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg/C
                         clock pessimism              0.000    22.826    
                         clock uncertainty           -0.337    22.489    
    SLICE_X46Y135        FDCE (Recov_fdce_C_CLR)     -0.319    22.170    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/out_100hz_70_reg
  -------------------------------------------------------------------
                         required time                         22.170    
                         arrival time                         -16.418    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.263ns  (logic 0.456ns (13.976%)  route 2.807ns (86.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 13.009 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.715    13.009    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.456    13.465 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.807    16.272    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y135        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.646    22.825    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y135        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]/C
                         clock pessimism              0.000    22.825    
                         clock uncertainty           -0.337    22.488    
    SLICE_X48Y135        FDCE (Recov_fdce_C_CLR)     -0.405    22.083    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[12]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.263ns  (logic 0.456ns (13.976%)  route 2.807ns (86.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 13.009 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.715    13.009    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.456    13.465 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.807    16.272    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y135        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.646    22.825    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y135        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]/C
                         clock pessimism              0.000    22.825    
                         clock uncertainty           -0.337    22.488    
    SLICE_X48Y135        FDCE (Recov_fdce_C_CLR)     -0.405    22.083    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[13]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.263ns  (logic 0.456ns (13.976%)  route 2.807ns (86.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 13.009 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.715    13.009    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.456    13.465 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.807    16.272    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y135        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.646    22.825    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y135        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]/C
                         clock pessimism              0.000    22.825    
                         clock uncertainty           -0.337    22.488    
    SLICE_X48Y135        FDCE (Recov_fdce_C_CLR)     -0.405    22.083    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[14]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.811ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.263ns  (logic 0.456ns (13.976%)  route 2.807ns (86.024%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.825ns = ( 22.825 - 20.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 13.009 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.715    13.009    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.456    13.465 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.807    16.272    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y135        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.646    22.825    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y135        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]/C
                         clock pessimism              0.000    22.825    
                         clock uncertainty           -0.337    22.488    
    SLICE_X48Y135        FDCE (Recov_fdce_C_CLR)     -0.405    22.083    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[15]
  -------------------------------------------------------------------
                         required time                         22.083    
                         arrival time                         -16.272    
  -------------------------------------------------------------------
                         slack                                  5.811    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.114ns  (logic 0.456ns (14.642%)  route 2.658ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 13.009 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.715    13.009    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.456    13.465 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.658    16.123    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y134        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.645    22.824    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y134        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]/C
                         clock pessimism              0.000    22.824    
                         clock uncertainty           -0.337    22.487    
    SLICE_X48Y134        FDCE (Recov_fdce_C_CLR)     -0.405    22.082    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[10]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -16.123    
  -------------------------------------------------------------------
                         slack                                  5.959    

Slack (MET) :             5.959ns  (required time - arrival time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_1 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.114ns  (logic 0.456ns (14.642%)  route 2.658ns (85.358%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 22.824 - 20.000 ) 
    Source Clock Delay      (SCD):    3.009ns = ( 13.009 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        1.715    13.009    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.456    13.465 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          2.658    16.123    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y134        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          1.645    22.824    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y134        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]/C
                         clock pessimism              0.000    22.824    
                         clock uncertainty           -0.337    22.487    
    SLICE_X48Y134        FDCE (Recov_fdce_C_CLR)     -0.405    22.082    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_30_reg[11]
  -------------------------------------------------------------------
                         required time                         22.082    
                         arrival time                         -16.123    
  -------------------------------------------------------------------
                         slack                                  5.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.766%)  route 0.753ns (84.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.579     0.915    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.753     1.809    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X48Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.506    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.766%)  route 0.753ns (84.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.579     0.915    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.753     1.809    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X48Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.506    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.766%)  route 0.753ns (84.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.579     0.915    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.753     1.809    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X48Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.506    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.141ns (15.766%)  route 0.753ns (84.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.579     0.915    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.753     1.809    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y123        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y123        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X48Y123        FDCE (Remov_fdce_C_CLR)     -0.092     1.506    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.141ns (14.472%)  route 0.833ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.579     0.915    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.833     1.889    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X48Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.505    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.141ns (14.472%)  route 0.833ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.579     0.915    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.833     1.889    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X48Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.505    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.141ns (14.472%)  route 0.833ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.579     0.915    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.833     1.889    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X48Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.505    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.974ns  (logic 0.141ns (14.472%)  route 0.833ns (85.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.260ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.579     0.915    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.833     1.889    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y125        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.894     1.260    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y125        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[9]/C
                         clock pessimism              0.000     1.260    
                         clock uncertainty            0.337     1.597    
    SLICE_X48Y125        FDCE (Remov_fdce_C_CLR)     -0.092     1.505    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.505    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.141ns (13.159%)  route 0.930ns (86.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.579     0.915    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.930     1.986    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y126        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X48Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.506    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.480    

Slack (MET) :             0.480ns  (arrival time - required time)
  Source:                 design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.071ns  (logic 0.141ns (13.159%)  route 0.930ns (86.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.337ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.671ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y29       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3511, routed)        0.579     0.915    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X67Y93         FDRE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDRE (Prop_fdre_C_Q)         0.141     1.056 f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q
                         net (fo=40, routed)          0.930     1.986    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/Q[0]
    SLICE_X48Y126        FDCE                                         f  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=39, routed)          0.895     1.261    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/clk_50MHz
    SLICE_X48Y126        FDCE                                         r  design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]/C
                         clock pessimism              0.000     1.261    
                         clock uncertainty            0.337     1.598    
    SLICE_X48Y126        FDCE (Remov_fdce_C_CLR)     -0.092     1.506    design_1_i/LowFreq_100Hz/inst/LowFreq100Hz_ClkGen_v1_0_S00_AXI_inst/LowFreq_ClkGen_inst/count_reg_10_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.480    





