# Reading D:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do proc_MD_MI_fmte_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package riscv32_coop_funct_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_even_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cte_tipos_deco_camino_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2m.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2M
# -- Compiling architecture comportamiento of mux2M
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package tipos_constan_memoria_I_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_secuenciamiento_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_cam_datos_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_decodificador_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package tipos_constan_memoria_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling package cte_tipos_UF_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CP/CODIGO/regcp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity regCP
# -- Compiling architecture comportamiento of regCP
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling entity decocamino
# -- Compiling architecture comportamiento of decocamino
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopalu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopALU
# -- Compiling architecture comportamiento of decoopALU
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopmd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopMD
# -- Compiling architecture comportamiento of decoopMD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling entity deco_excep
# -- Compiling architecture comportamiento of deco_excep
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/fmtd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity FMTD
# -- Compiling architecture compor of FMTD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/br.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity BR
# -- Compiling architecture compor of BR
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity mux3
# -- Compiling architecture comportamiento of mux3
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(25): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(26): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(24): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(25): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(26): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity mux2
# -- Compiling architecture comportamiento of mux2
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd(25): Choice in selected signal assignment must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Compiling entity cuatro
# -- Compiling architecture comportamiento of cuatro
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity sumador
# -- Compiling architecture comportamiento of sumador
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/fmts.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity FMTS
# -- Compiling architecture compor of FMTS
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity muxdirec
# -- Compiling architecture comportamiento of muxdirec
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd(25): Choice in selected signal assignment must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity sum_secu
# -- Compiling architecture comportamiento of sum_secu
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_mi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_even_pkg
# -- Compiling entity acceso_MI
# -- Compiling architecture comport of acceso_MI
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_md.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_even_pkg
# -- Compiling entity acceso_MD
# -- Compiling architecture comport of acceso_MD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/MD/componentes_MD_fmte_pkg/componentes_MD_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package componentes_MD_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/MD/COMPONENTES/FMTE/componentes_FMTE_pkg/componentes_FMTE_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package componentes_FMTE_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package componentes_MI_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/componentes_proc_MD_MI_pkg/componentes_proc_MD_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package componentes_proc_MD_MI_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package inicializa_mem_I_pkg
# -- Compiling package body inicializa_mem_I_pkg
# -- Loading package inicializa_mem_I_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package inicializa_mem_pkg
# -- Compiling package body inicializa_mem_pkg
# -- Loading package inicializa_mem_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/deco_cam_dat_secu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Loading package componentes_decodificador_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Compiling entity Deco_cam_dat_secu
# -- Compiling architecture estructural of Deco_cam_dat_secu
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_decodificador_pkg
# -- Compiling entity decodificador
# -- Compiling architecture estructural of decodificador
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopsec.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopSEC
# -- Compiling architecture comportamiento of decoopSEC
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity alu
# -- Compiling architecture compor of alu
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(36): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(37): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(38): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(44): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(51): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(52): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(53): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(54): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(55): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(56): Choice in CASE statement alternative must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity DECS
# -- Compiling architecture comporta of DECS
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(30): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(34): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(38): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(42): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(46): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(50): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(54): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(56): Choice in CASE statement alternative must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Compiling entity camino_secuen
# -- Compiling architecture estructural of camino_secuen
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity eval
# -- Compiling architecture comport of eval
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling entity sel_byte
# -- Compiling architecture estructura of sel_byte
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/fmtl_sel_signo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity FMTL_sel_signo
# -- Compiling architecture comportamiento of FMTL_sel_signo
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/ENSAMBLADO/CODIGO/proc_MD_MI_fmte.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package componentes_proc_MD_MI_pkg
# -- Compiling entity proc_MD_MI_fmte
# -- Compiling architecture estructural of proc_MD_MI_fmte
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/ENSAMBLADO_componentes_MI/CODIGO/cam_mem_inst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MI_pkg
# -- Compiling entity cam_MEM_INST
# -- Compiling architecture estruc of cam_MEM_INST
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/mi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package retardos_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package inicializa_mem_I_pkg
# -- Compiling entity MI
# -- Compiling architecture rtl of MI
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/ENSAMBLADO_compontes_memoria/CODIGO/cam_mem_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Loading package retardos_pkg
# -- Compiling entity cam_MEM_DATOS
# -- Compiling architecture estruc of cam_MEM_DATOS
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTE
# -- Compiling architecture estructural of FMTE
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alineare.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_FMTE_pkg
# -- Loading package retardos_pkg
# -- Compiling entity alinearE
# -- Compiling architecture estructural of alinearE
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/md.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package inicializa_mem_pkg
# -- Compiling entity MD
# -- Compiling architecture rtl of MD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTL
# -- Compiling architecture estructural of FMTL
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity alinear
# -- Compiling architecture estructural of alinear
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/fmtl_extsig.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTL_extsig
# -- Compiling architecture estructural of FMTL_extsig
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/ENSAMBLADO/QUARTUS/../../../PROC_SERIE/UTILIDADES_pkg/generar_impri_instruc_pkg/imprimir_inst_ascii_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling package imprimir_inst_ascii_pkg
# -- Compiling package body imprimir_inst_ascii_pkg
# -- Loading package imprimir_inst_ascii_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/ENSAMBLADO/QUARTUS/../../../PROC_SERIE/UTILIDADES_pkg/impri_instruc_pkg/deco_Inst_impri_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Compiling package deco_inst_impri_pkg
# -- Compiling package body deco_inst_impri_pkg
# -- Loading package deco_inst_impri_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/ENSAMBLADO/QUARTUS/../../../PROC_SERIE/UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/ENSAMBLADO/QUARTUS/../../../PROC_SERIE/UTILIDADES_pkg/impri_BR_memoria_pkg/impri_BR_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Compiling package impri_BR_pkg
# -- Compiling package body impri_BR_pkg
# -- Loading package impri_BR_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/ENSAMBLADO/QUARTUS/../../../PROC_SERIE/UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MD_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package impri_memoria_D_pkg
# -- Compiling package body impri_memoria_D_pkg
# -- Loading package impri_memoria_D_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/ENSAMBLADO/QUARTUS/../../../PROC_SERIE/UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Compiling package impri_memoria_I_pkg
# -- Compiling package body impri_memoria_I_pkg
# -- Loading package impri_memoria_I_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI_fmte.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package impri_memoria_D_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Loading package impri_memoria_I_pkg
# -- Loading package impri_BR_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_proc_MD_MI_fmte
# -- Compiling architecture comportamiento of prueba_proc_MD_MI_fmte
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_proc_MD_MI_fmte
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_proc_MD_MI_fmte 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.param_disenyo_pkg
# Loading work.cte_tipos_deco_camino_pkg
# Loading work.riscv32_coop_funct_pkg
# Loading ieee.math_real(body)
# Loading work.tipos_constan_memoria_pkg
# Loading work.tipos_constan_memoria_i_pkg
# Loading work.impri_memoria_d_pkg(body)
# Loading work.imprimir_inst_ascii_pkg(body)
# Loading work.deco_inst_impri_pkg(body)
# Loading work.impri_memoria_i_pkg(body)
# Loading work.impri_br_pkg(body)
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_proc_md_mi_fmte(comportamiento)
# ** Fatal: (vsim-3551) TEXTIO : Read past end of file "../../../PRUEBAS/CODI_imem.hex".
#    Time: 0 ps  Iteration: 0  Instance: /prueba_proc_md_mi_fmte File: D:/FIB_Q8/AC2/LAB4/PROC_SERIE_fmte/ENSAMBLADO/QUARTUS/../../../PROC_SERIE/UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd Line: 37
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./proc_MD_MI_fmte_run_msim_rtl_vhdl.do PAUSED at line 71
