Information: Updating design information... (UID-85)
Warning: The following synthetic libraries should be added to 
	the list of link libraries: 
	'dw_foundation.sldb'. (UISN-26)
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: There is no defined clock in the design. (PWR-80)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -analysis_effort low
Design : FIR_Toplevel_5
Version: J-2014.09
Date   : Tue Dec  8 11:59:15 2015
****************************************


Library(s) Used:

    gtech (File: /afs/ict.kth.se/pkg/synopsys/designcompiler/J-2014.09/libraries/syn/gtech.db)


Operating Conditions: NCCOM   Library: tcbn90gtc
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
FIR_Toplevel_5         TSMC8K_Lowk_Conservative
                                         tcbn90gtc


Global Operating Voltage = 1    
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  =   0.0000 mW    (0%)
  Net Switching Power  =  59.4513 uW  (100%)
                         ---------
Total Dynamic Power    =  59.4513 uW  (100%)

Cell Leakage Power     =   0.0000 nW

Information: report_power power group summary does not include estimated clock tree power. (PWR-789)

                 Internal         Switching           Leakage            Total
Power Group      Power            Power               Power              Power   (   %    )  Attrs
--------------------------------------------------------------------------------------------------
io_pad             0.0000            0.0000            0.0000            0.0000  (   0.00%)
memory             0.0000            0.0000            0.0000            0.0000  (   0.00%)
black_box          0.0000            0.0000            0.0000            0.0000  (   0.00%)
clock_network      0.0000            0.0000            0.0000            0.0000  (   0.00%)
register           0.0000            0.0000            0.0000            0.0000  (   0.00%)
sequential         0.0000        1.7465e-02            0.0000        1.7465e-02  (  29.38%)
combinational      0.0000        4.1986e-02            0.0000        4.1986e-02  (  70.62%)
--------------------------------------------------------------------------------------------------
Total              0.0000 mW     5.9451e-02 mW         0.0000 nW     5.9451e-02 mW
1
