// Seed: 3878876374
module module_0;
  wire id_1, id_2, id_3;
  wire id_4;
  parameter id_5 = "";
endmodule
module module_1;
  logic [7:0] id_1;
  initial id_1[-1] <= 1;
  wire id_3;
  module_0 modCall_1 ();
endmodule
module module_2;
  module_0 modCall_1 ();
  assign id_1 = -1;
  always_comb id_2[1 :-1'b0] = "";
  logic [7:0] id_3, id_4;
  integer id_5;
  wire id_6;
  assign id_2 = id_4;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  if (id_7) begin : LABEL_0
    wand id_8 = 1;
  end else assign id_4[-1] = id_7;
  module_0 modCall_1 ();
  final id_5 = id_3;
endmodule
