<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de otp.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__regs_2include_2hardware_2regs_2otp_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_regs/include/hardware/regs/otp.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__regs_2include_2hardware_2regs_2otp_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : OTP</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : SNPS OTP control IF (SBPI and RPi wrapper control)</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#ifndef _HARDWARE_REGS_OTP_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#define _HARDWARE_REGS_OTP_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Register    : OTP_SW_LOCK0</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Description : Software lock register for page 0.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">//</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#add5807febf41fdbe154601d579533fb9">   24</a></span><span class="preprocessor">#define OTP_SW_LOCK0_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2dedbe04d5e4e1f104a28048e0c77ebf">   25</a></span><span class="preprocessor">#define OTP_SW_LOCK0_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3463515e544048dc3de14493e7405b29">   26</a></span><span class="preprocessor">#define OTP_SW_LOCK0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// Field       : OTP_SW_LOCK0_NSEC</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aab2a224ebf2ad62c69f67232542bd433">   33</a></span><span class="preprocessor">#define OTP_SW_LOCK0_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a307fa0b22baf1c6cc6dda9f6e66db81c">   34</a></span><span class="preprocessor">#define OTP_SW_LOCK0_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab3b99402da7f24f29a999f618f53f8ff">   35</a></span><span class="preprocessor">#define OTP_SW_LOCK0_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a26de7177f354179bb7868b3b9ee43bab">   36</a></span><span class="preprocessor">#define OTP_SW_LOCK0_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a53edc0cf9b0a3b14923059c8577c8443">   37</a></span><span class="preprocessor">#define OTP_SW_LOCK0_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5b81f13b600f8f6341425956227f6218">   38</a></span><span class="preprocessor">#define OTP_SW_LOCK0_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae6985a9a83c60d7561b847c6a4febf82">   39</a></span><span class="preprocessor">#define OTP_SW_LOCK0_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a06ef399bcd28099748a48c2235e52d18">   40</a></span><span class="preprocessor">#define OTP_SW_LOCK0_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">// Field       : OTP_SW_LOCK0_SEC</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad1e9e1fe5af1ff8e0d3b7b89803e2fa3">   48</a></span><span class="preprocessor">#define OTP_SW_LOCK0_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aad84534994d367de0145222504951c90">   49</a></span><span class="preprocessor">#define OTP_SW_LOCK0_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adfbc47a14391bf7b4e6e00922baf0a4f">   50</a></span><span class="preprocessor">#define OTP_SW_LOCK0_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a21089bb813d9db1523bf60011ad5e454">   51</a></span><span class="preprocessor">#define OTP_SW_LOCK0_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a63be3a985d0097d6db1ea3eb902d3a97">   52</a></span><span class="preprocessor">#define OTP_SW_LOCK0_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8a0899d66fd7b9af377be61eab74bec0">   53</a></span><span class="preprocessor">#define OTP_SW_LOCK0_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad74e2592903f1a9879d3611c0adc1a55">   54</a></span><span class="preprocessor">#define OTP_SW_LOCK0_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a85095f2dee537cd8579ea0a644d3321f">   55</a></span><span class="preprocessor">#define OTP_SW_LOCK0_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">// Register    : OTP_SW_LOCK1</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">// Description : Software lock register for page 1.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1f8bcc71f016a9ffb7c7e156a13b6829">   64</a></span><span class="preprocessor">#define OTP_SW_LOCK1_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a68bc444d30bfea24a6ecbdc94b5aaa9b">   65</a></span><span class="preprocessor">#define OTP_SW_LOCK1_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8cefaf8653f34ef2ef16036bae7ede78">   66</a></span><span class="preprocessor">#define OTP_SW_LOCK1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">// Field       : OTP_SW_LOCK1_NSEC</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3ac440aa8978378eaa13f4d7234b34ef">   73</a></span><span class="preprocessor">#define OTP_SW_LOCK1_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9843f3a2ec75279e977b876c90d4203d">   74</a></span><span class="preprocessor">#define OTP_SW_LOCK1_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a96d6d8e5e6cd615a4695ef52b6afa9d6">   75</a></span><span class="preprocessor">#define OTP_SW_LOCK1_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a855c6a0f87737feb457653756724a524">   76</a></span><span class="preprocessor">#define OTP_SW_LOCK1_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad4af8d1ab6302ba582a16eaa40398cd3">   77</a></span><span class="preprocessor">#define OTP_SW_LOCK1_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a83f7a7f1edf7a922f27ef8881bc1b3db">   78</a></span><span class="preprocessor">#define OTP_SW_LOCK1_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ade3ce04f33778a4bab83c37367dbfbfa">   79</a></span><span class="preprocessor">#define OTP_SW_LOCK1_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa794af5b2229161e99af4b2968f04b7c">   80</a></span><span class="preprocessor">#define OTP_SW_LOCK1_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">// Field       : OTP_SW_LOCK1_SEC</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1e4e4baa9878f321692f8f591ec08db2">   88</a></span><span class="preprocessor">#define OTP_SW_LOCK1_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a93f4012444d0ec976bb7245c53f0a621">   89</a></span><span class="preprocessor">#define OTP_SW_LOCK1_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3385f16664d2522ce2b8780dd4c7004d">   90</a></span><span class="preprocessor">#define OTP_SW_LOCK1_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adb166342dfc71af66b52d0b40aa288ea">   91</a></span><span class="preprocessor">#define OTP_SW_LOCK1_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3f58ad960e13ee2b87124a192b3176c7">   92</a></span><span class="preprocessor">#define OTP_SW_LOCK1_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a82ea97e9c33cff8eb5e52ce106fd7252">   93</a></span><span class="preprocessor">#define OTP_SW_LOCK1_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a004a95e9d57fcef9aecc9a6d430908cf">   94</a></span><span class="preprocessor">#define OTP_SW_LOCK1_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9ffeb5dd8de877d619f4a811c3999323">   95</a></span><span class="preprocessor">#define OTP_SW_LOCK1_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">// Register    : OTP_SW_LOCK2</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">// Description : Software lock register for page 2.</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">//</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afd9b1f4fe217cfa0ab80d880189e1792">  104</a></span><span class="preprocessor">#define OTP_SW_LOCK2_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a51b866d80b365009be721eade0e38893">  105</a></span><span class="preprocessor">#define OTP_SW_LOCK2_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9965ab023b06c02ff06e38ebbcf8da69">  106</a></span><span class="preprocessor">#define OTP_SW_LOCK2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">// Field       : OTP_SW_LOCK2_NSEC</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a82d92a1b543604806aa3d4707011e94d">  113</a></span><span class="preprocessor">#define OTP_SW_LOCK2_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af14340fd13ff659b3f55e8ec56d93351">  114</a></span><span class="preprocessor">#define OTP_SW_LOCK2_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a47be692ffb065a54087b7a59ea5d2810">  115</a></span><span class="preprocessor">#define OTP_SW_LOCK2_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae03ca4ad96c33979eb329ae3706c6315">  116</a></span><span class="preprocessor">#define OTP_SW_LOCK2_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab5730e8abb1eb23420c2c0e69a0fed5a">  117</a></span><span class="preprocessor">#define OTP_SW_LOCK2_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a163a6b4625ebe21ef1399c143103a1c9">  118</a></span><span class="preprocessor">#define OTP_SW_LOCK2_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a277345144b4db8d6b9b8c1918023d219">  119</a></span><span class="preprocessor">#define OTP_SW_LOCK2_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4d5231239ec4ca2d7e6e4b81d890f3d5">  120</a></span><span class="preprocessor">#define OTP_SW_LOCK2_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">// Field       : OTP_SW_LOCK2_SEC</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0cbc2444e0e61edf866a6fe04cae6a23">  128</a></span><span class="preprocessor">#define OTP_SW_LOCK2_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aad6b7f7f591eab4eed28b6e9085d64f0">  129</a></span><span class="preprocessor">#define OTP_SW_LOCK2_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8db9be9f4b15f8e58091d9acefec4880">  130</a></span><span class="preprocessor">#define OTP_SW_LOCK2_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a720495685aa212e2b8c96beecbc31dcb">  131</a></span><span class="preprocessor">#define OTP_SW_LOCK2_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4c440a36e8fbf8ce6c4f765ea5a5629c">  132</a></span><span class="preprocessor">#define OTP_SW_LOCK2_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5f9affeb62fc78b108be473dc288dbb3">  133</a></span><span class="preprocessor">#define OTP_SW_LOCK2_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a48b4c8722bd83f66a216aae62e530b4f">  134</a></span><span class="preprocessor">#define OTP_SW_LOCK2_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7dec46d5904079328be0bf1c71c27ee4">  135</a></span><span class="preprocessor">#define OTP_SW_LOCK2_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">// Register    : OTP_SW_LOCK3</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">// Description : Software lock register for page 3.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="comment">//</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4116a2b997166a522b925c2d8daf326c">  144</a></span><span class="preprocessor">#define OTP_SW_LOCK3_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2ba66c812beb6a227aff0a0e141e5a5c">  145</a></span><span class="preprocessor">#define OTP_SW_LOCK3_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa3cdb8e2a29da5a619b35e9be1634b45">  146</a></span><span class="preprocessor">#define OTP_SW_LOCK3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">// Field       : OTP_SW_LOCK3_NSEC</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae36aa4e29ccad4f403c334293135f6e0">  153</a></span><span class="preprocessor">#define OTP_SW_LOCK3_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aac26369f6cad7e0d5cdfc3c33e3ab9b5">  154</a></span><span class="preprocessor">#define OTP_SW_LOCK3_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab840d467ca167265523a53ad8307330f">  155</a></span><span class="preprocessor">#define OTP_SW_LOCK3_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adc3af1cae14453dc5c16a8daf5c75162">  156</a></span><span class="preprocessor">#define OTP_SW_LOCK3_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a54afdea649b8294849fe8dd2d26782cc">  157</a></span><span class="preprocessor">#define OTP_SW_LOCK3_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8179d50a70861ec16f7896652f96e32f">  158</a></span><span class="preprocessor">#define OTP_SW_LOCK3_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5e45a642eb1b7c665b2b1d46792f4bf5">  159</a></span><span class="preprocessor">#define OTP_SW_LOCK3_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4145ba457d0134dd2ff3e4ae54872202">  160</a></span><span class="preprocessor">#define OTP_SW_LOCK3_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// Field       : OTP_SW_LOCK3_SEC</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac3dc53887b56f40b51f30d78ff391e1a">  168</a></span><span class="preprocessor">#define OTP_SW_LOCK3_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6786ab9e8ef93756dfde0cca385b40dc">  169</a></span><span class="preprocessor">#define OTP_SW_LOCK3_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab8370136a06cdc6f6b021a93700d8396">  170</a></span><span class="preprocessor">#define OTP_SW_LOCK3_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7456517c69a2a63946eed9385687ff80">  171</a></span><span class="preprocessor">#define OTP_SW_LOCK3_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abfa5e07042b66b36f0163b681dd850ad">  172</a></span><span class="preprocessor">#define OTP_SW_LOCK3_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ade2fd268659e6342443f4c9e8dd74870">  173</a></span><span class="preprocessor">#define OTP_SW_LOCK3_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aeafb57a42089d0b29daca7c3866172f4">  174</a></span><span class="preprocessor">#define OTP_SW_LOCK3_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1bd43b79fd2995c77e2640edc5c96a95">  175</a></span><span class="preprocessor">#define OTP_SW_LOCK3_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// Register    : OTP_SW_LOCK4</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// Description : Software lock register for page 4.</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">//</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a33b7084c8117cc80f590d4b18539104b">  184</a></span><span class="preprocessor">#define OTP_SW_LOCK4_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0249f3b497e5cb7e24ffe07b87674a9a">  185</a></span><span class="preprocessor">#define OTP_SW_LOCK4_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa59ed764faff6be40a01a3dfc3059185">  186</a></span><span class="preprocessor">#define OTP_SW_LOCK4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">// Field       : OTP_SW_LOCK4_NSEC</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a47167043e22176769b214bb37e75a090">  193</a></span><span class="preprocessor">#define OTP_SW_LOCK4_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a408e2b29d6ed4dce6dbe853a842abcbe">  194</a></span><span class="preprocessor">#define OTP_SW_LOCK4_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae34ef8090c567f9a2829c9ffbd37150c">  195</a></span><span class="preprocessor">#define OTP_SW_LOCK4_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad32aab568e82345ea6f39592faf637d4">  196</a></span><span class="preprocessor">#define OTP_SW_LOCK4_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8fa1d584661ce70dc6eae030e10b2fe4">  197</a></span><span class="preprocessor">#define OTP_SW_LOCK4_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a77fc462d3c089ae16a02d2d21fb470ff">  198</a></span><span class="preprocessor">#define OTP_SW_LOCK4_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac872eafd1d3573691dd0699c010c7848">  199</a></span><span class="preprocessor">#define OTP_SW_LOCK4_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a081ce7b3efc637b428fe01a7afeae75d">  200</a></span><span class="preprocessor">#define OTP_SW_LOCK4_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">// Field       : OTP_SW_LOCK4_SEC</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a225925d1a49ab73d761ef5feda9ef861">  208</a></span><span class="preprocessor">#define OTP_SW_LOCK4_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a11ab1c0827936f0cca9b49a7c725520d">  209</a></span><span class="preprocessor">#define OTP_SW_LOCK4_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac371b93483813e524073fb1eb5095e21">  210</a></span><span class="preprocessor">#define OTP_SW_LOCK4_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9cb8e129393598ba467424d0f5e82d53">  211</a></span><span class="preprocessor">#define OTP_SW_LOCK4_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5a51457aa4053fce22e75de37f712080">  212</a></span><span class="preprocessor">#define OTP_SW_LOCK4_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aab56f36a283ea1fb8a25f8790f6b3276">  213</a></span><span class="preprocessor">#define OTP_SW_LOCK4_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a177d468690dec782decccc373bcf9d09">  214</a></span><span class="preprocessor">#define OTP_SW_LOCK4_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a389bf215bcd16ed01d60a604389d30da">  215</a></span><span class="preprocessor">#define OTP_SW_LOCK4_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">// Register    : OTP_SW_LOCK5</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">// Description : Software lock register for page 5.</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">//</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a80edeb0551f828b590b4333b873a7262">  224</a></span><span class="preprocessor">#define OTP_SW_LOCK5_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1c99bfcdef5dd3791b4f5701c8578969">  225</a></span><span class="preprocessor">#define OTP_SW_LOCK5_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a360886aae081c4b6a8fe9aaad2591df3">  226</a></span><span class="preprocessor">#define OTP_SW_LOCK5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">// Field       : OTP_SW_LOCK5_NSEC</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3efbc59f5256df8bd5efa97ef3f32be4">  233</a></span><span class="preprocessor">#define OTP_SW_LOCK5_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7e3af2a24cafb6dadcc0732602a964ab">  234</a></span><span class="preprocessor">#define OTP_SW_LOCK5_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1c337d6efa4d8a192f2c81a1dd70c320">  235</a></span><span class="preprocessor">#define OTP_SW_LOCK5_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a400d6e8475166a526003bafcba52038b">  236</a></span><span class="preprocessor">#define OTP_SW_LOCK5_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a53f9ecee24cfcc39dfde8406da57e55f">  237</a></span><span class="preprocessor">#define OTP_SW_LOCK5_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a43eb497f3c231620fdf7b1e33d62999d">  238</a></span><span class="preprocessor">#define OTP_SW_LOCK5_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3038be918020117649b5964d5707c5b7">  239</a></span><span class="preprocessor">#define OTP_SW_LOCK5_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afd10b7070ce582c72958d2f4676b7e86">  240</a></span><span class="preprocessor">#define OTP_SW_LOCK5_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">// Field       : OTP_SW_LOCK5_SEC</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab8de294317c93451166895c4bad7e5c3">  248</a></span><span class="preprocessor">#define OTP_SW_LOCK5_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad15b3e4581cdbb1e993adf1a596dfea9">  249</a></span><span class="preprocessor">#define OTP_SW_LOCK5_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ace467c034ea48bb54df73d9af7305d13">  250</a></span><span class="preprocessor">#define OTP_SW_LOCK5_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a33600ddf3bea8152f222066f33c1eee1">  251</a></span><span class="preprocessor">#define OTP_SW_LOCK5_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3d6f2b890efe1900fd10c50053c112e2">  252</a></span><span class="preprocessor">#define OTP_SW_LOCK5_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1efa7dfd276f13aeb8717990edf124b4">  253</a></span><span class="preprocessor">#define OTP_SW_LOCK5_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4cc6cc0634af3ee8d12c30084b904978">  254</a></span><span class="preprocessor">#define OTP_SW_LOCK5_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a260d8fc8c8bc896a77cb21911d26c70b">  255</a></span><span class="preprocessor">#define OTP_SW_LOCK5_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">// Register    : OTP_SW_LOCK6</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">// Description : Software lock register for page 6.</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">//</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5c70230519ba6cc0816ed9206e3767ba">  264</a></span><span class="preprocessor">#define OTP_SW_LOCK6_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6e7059f7a711a866f7620a4837b28139">  265</a></span><span class="preprocessor">#define OTP_SW_LOCK6_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2ce55a2580433b429b108991babd8a4e">  266</a></span><span class="preprocessor">#define OTP_SW_LOCK6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment">// Field       : OTP_SW_LOCK6_NSEC</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9c9582de7240846f3ac30601971a6d39">  273</a></span><span class="preprocessor">#define OTP_SW_LOCK6_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1b82d56d79fb8ad149e7af46332754b5">  274</a></span><span class="preprocessor">#define OTP_SW_LOCK6_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abcfd5df7ee607d3dadb380e149e1c59f">  275</a></span><span class="preprocessor">#define OTP_SW_LOCK6_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab1a22431602504747bd97aef7471988a">  276</a></span><span class="preprocessor">#define OTP_SW_LOCK6_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2140db240aa9f466bb7e1671d7d2ff61">  277</a></span><span class="preprocessor">#define OTP_SW_LOCK6_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a45e81e56eb1bbfee11cfa29dc7e65009">  278</a></span><span class="preprocessor">#define OTP_SW_LOCK6_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a55d5e2878125046a6930fefaa9bc3ea1">  279</a></span><span class="preprocessor">#define OTP_SW_LOCK6_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0b754f7b22a62a581cb40471814b6938">  280</a></span><span class="preprocessor">#define OTP_SW_LOCK6_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">// Field       : OTP_SW_LOCK6_SEC</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af8a34d9863c06ae72a6b1955d04edabb">  288</a></span><span class="preprocessor">#define OTP_SW_LOCK6_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aee2a8356594b235250df8fe8a8d48d11">  289</a></span><span class="preprocessor">#define OTP_SW_LOCK6_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a70f695f4b43d7cba28e852ab35934184">  290</a></span><span class="preprocessor">#define OTP_SW_LOCK6_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a43033de3909c8ae28471a33c36a1dff3">  291</a></span><span class="preprocessor">#define OTP_SW_LOCK6_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5013d51e17c14bef0c4233a20c965d39">  292</a></span><span class="preprocessor">#define OTP_SW_LOCK6_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3193eec995d3e09df185bd3cc2e57847">  293</a></span><span class="preprocessor">#define OTP_SW_LOCK6_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa10d45fc725a62d6be8fcc5aef38c41b">  294</a></span><span class="preprocessor">#define OTP_SW_LOCK6_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a60ee093826c6995ab7208e2717164276">  295</a></span><span class="preprocessor">#define OTP_SW_LOCK6_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">// Register    : OTP_SW_LOCK7</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// Description : Software lock register for page 7.</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">//</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aeef5143e7b5585bc27fd07db5b109f6c">  304</a></span><span class="preprocessor">#define OTP_SW_LOCK7_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8d12e19596ff7f7a3618d2ff91361ed1">  305</a></span><span class="preprocessor">#define OTP_SW_LOCK7_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a72a60beb093276eaba94e947100674b4">  306</a></span><span class="preprocessor">#define OTP_SW_LOCK7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span><span class="comment">// Field       : OTP_SW_LOCK7_NSEC</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4fa9f2aece9fd1c69b5b1d9bba398082">  313</a></span><span class="preprocessor">#define OTP_SW_LOCK7_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa206d4dd419706889dbdd38cc57853c6">  314</a></span><span class="preprocessor">#define OTP_SW_LOCK7_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7330255d17ab4bdb082cb94f6274d279">  315</a></span><span class="preprocessor">#define OTP_SW_LOCK7_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4c3cbcbd775798b18148db48d49d50e4">  316</a></span><span class="preprocessor">#define OTP_SW_LOCK7_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af9ccac86a80bf104967eedf548b8dd82">  317</a></span><span class="preprocessor">#define OTP_SW_LOCK7_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a638b06535b14d79485be7ab7354daa9f">  318</a></span><span class="preprocessor">#define OTP_SW_LOCK7_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a336bab319ba2e961c836bbe6d47ed908">  319</a></span><span class="preprocessor">#define OTP_SW_LOCK7_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a804261bd215bc85bfc5fb8f3a90653da">  320</a></span><span class="preprocessor">#define OTP_SW_LOCK7_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">// Field       : OTP_SW_LOCK7_SEC</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5591286c1f0143926de80c91e04a2c78">  328</a></span><span class="preprocessor">#define OTP_SW_LOCK7_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae23f28586c623086948ec16915afda97">  329</a></span><span class="preprocessor">#define OTP_SW_LOCK7_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a279aed0be3304ae6a6b814c39a308f4c">  330</a></span><span class="preprocessor">#define OTP_SW_LOCK7_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab8cb5cc791a0539062a4cafa960b9c59">  331</a></span><span class="preprocessor">#define OTP_SW_LOCK7_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a59e0aec9ea5a549080fa4a4f029cba99">  332</a></span><span class="preprocessor">#define OTP_SW_LOCK7_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a50dcc34d9d445f639dd199c199f84308">  333</a></span><span class="preprocessor">#define OTP_SW_LOCK7_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4aa4563240b04bfff40ed3be62cd75f4">  334</a></span><span class="preprocessor">#define OTP_SW_LOCK7_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad4a6e7babf083a0eac34704f39fc395d">  335</a></span><span class="preprocessor">#define OTP_SW_LOCK7_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">// Register    : OTP_SW_LOCK8</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// Description : Software lock register for page 8.</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">//</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a658c98990ccf9a4fbe73737680cf2cdc">  344</a></span><span class="preprocessor">#define OTP_SW_LOCK8_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa6b46b4e14b07572826c567384320128">  345</a></span><span class="preprocessor">#define OTP_SW_LOCK8_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab64d8497d09858eb0c992ce8bc8eac06">  346</a></span><span class="preprocessor">#define OTP_SW_LOCK8_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span><span class="comment">// Field       : OTP_SW_LOCK8_NSEC</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2153850aabb778bfeb997aa7e01ded8d">  353</a></span><span class="preprocessor">#define OTP_SW_LOCK8_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a476ee39abb97843264e10109e9fce9b8">  354</a></span><span class="preprocessor">#define OTP_SW_LOCK8_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4a833d0040757b2a81b8b30ebb956561">  355</a></span><span class="preprocessor">#define OTP_SW_LOCK8_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a985a7e9c03cc8da0dbed84a907124f82">  356</a></span><span class="preprocessor">#define OTP_SW_LOCK8_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0c1946519d5f8163446503717190760a">  357</a></span><span class="preprocessor">#define OTP_SW_LOCK8_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af69e95b0631c7c7d27360effc5f718e1">  358</a></span><span class="preprocessor">#define OTP_SW_LOCK8_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2bf503b4a5698589684cec14b1ea7038">  359</a></span><span class="preprocessor">#define OTP_SW_LOCK8_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6b330261c98d73927b6eab5af055dd3f">  360</a></span><span class="preprocessor">#define OTP_SW_LOCK8_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">// Field       : OTP_SW_LOCK8_SEC</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno">  366</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno">  367</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a450289dfefb9b4aba0dbe0ba4bb4eed8">  368</a></span><span class="preprocessor">#define OTP_SW_LOCK8_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a29e1ea26675f8178ff0cb73247bbef60">  369</a></span><span class="preprocessor">#define OTP_SW_LOCK8_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1be270e27911ca4f79f38c50a6324446">  370</a></span><span class="preprocessor">#define OTP_SW_LOCK8_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aba39e3e9b9b9b9e4d60813d1efbf35f9">  371</a></span><span class="preprocessor">#define OTP_SW_LOCK8_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acea3160c1852267b336572ff1bf62dbd">  372</a></span><span class="preprocessor">#define OTP_SW_LOCK8_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adc63ddda9d5b392dc484d86789a785ef">  373</a></span><span class="preprocessor">#define OTP_SW_LOCK8_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aff2b1717c22bdf3d638e9a26d779ce4f">  374</a></span><span class="preprocessor">#define OTP_SW_LOCK8_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa942f58bea847852a13a2fa7202c3ad0">  375</a></span><span class="preprocessor">#define OTP_SW_LOCK8_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">// Register    : OTP_SW_LOCK9</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">// Description : Software lock register for page 9.</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">//</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a38b94f25cb298ab26af4aea3a29ac4a2">  384</a></span><span class="preprocessor">#define OTP_SW_LOCK9_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adeceef8debc4eb655caf2e54197b0b92">  385</a></span><span class="preprocessor">#define OTP_SW_LOCK9_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4ef3dcc765617c185f78aca89278cb04">  386</a></span><span class="preprocessor">#define OTP_SW_LOCK9_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">// Field       : OTP_SW_LOCK9_NSEC</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a45632541a3000318f79508e477c19850">  393</a></span><span class="preprocessor">#define OTP_SW_LOCK9_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac6997a026352d229311f6d9fb4faff56">  394</a></span><span class="preprocessor">#define OTP_SW_LOCK9_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac7b09f1778fac2a81acd5af39d099a57">  395</a></span><span class="preprocessor">#define OTP_SW_LOCK9_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab3892277fa955d2f81757faaf3f9527e">  396</a></span><span class="preprocessor">#define OTP_SW_LOCK9_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a73a5da515f41943b5816702fee0d7782">  397</a></span><span class="preprocessor">#define OTP_SW_LOCK9_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5c0e29b2d698fe89ed39d7c6d64adf33">  398</a></span><span class="preprocessor">#define OTP_SW_LOCK9_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3b41327c4b4440077d58d0644e98b194">  399</a></span><span class="preprocessor">#define OTP_SW_LOCK9_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afabe83245b2c7c725eb3c44716bf4448">  400</a></span><span class="preprocessor">#define OTP_SW_LOCK9_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">// Field       : OTP_SW_LOCK9_SEC</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad43d45eee468a63fc1643e07158ef9b6">  408</a></span><span class="preprocessor">#define OTP_SW_LOCK9_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a246d5d942edf006c94c062b269e311dd">  409</a></span><span class="preprocessor">#define OTP_SW_LOCK9_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a400a4ad61cc4619d14d0c19fe606a136">  410</a></span><span class="preprocessor">#define OTP_SW_LOCK9_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5719683ea9affd8035086204e9fbd6a0">  411</a></span><span class="preprocessor">#define OTP_SW_LOCK9_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a06dd436438d986e792107ea7b9e3bb20">  412</a></span><span class="preprocessor">#define OTP_SW_LOCK9_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0c77551aa131befed4f02f05945456f3">  413</a></span><span class="preprocessor">#define OTP_SW_LOCK9_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#affda1e154c86bde1ae652c189f38bb99">  414</a></span><span class="preprocessor">#define OTP_SW_LOCK9_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8520c4950714ce6d099165cad39f6c4d">  415</a></span><span class="preprocessor">#define OTP_SW_LOCK9_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">// Register    : OTP_SW_LOCK10</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// Description : Software lock register for page 10.</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">//</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2a0bfeae08b7a4908cf2c4745cd24d17">  424</a></span><span class="preprocessor">#define OTP_SW_LOCK10_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6b7ea88bc5fb8b3fdad949534bfe4877">  425</a></span><span class="preprocessor">#define OTP_SW_LOCK10_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a666b4550ba01bbb75b01f06d813f30dd">  426</a></span><span class="preprocessor">#define OTP_SW_LOCK10_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">// Field       : OTP_SW_LOCK10_NSEC</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaf5d4d1be00cea77393ea614fd62fe7b">  433</a></span><span class="preprocessor">#define OTP_SW_LOCK10_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae0dfabf5dc31b57090506dc5a908679b">  434</a></span><span class="preprocessor">#define OTP_SW_LOCK10_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a496cca2a0af643090e05680b62225fbd">  435</a></span><span class="preprocessor">#define OTP_SW_LOCK10_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8cbedc996c2116a0d659a75779076e91">  436</a></span><span class="preprocessor">#define OTP_SW_LOCK10_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3607ddf29b5bd101d2c33e32e0da202f">  437</a></span><span class="preprocessor">#define OTP_SW_LOCK10_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9ab08fb1b964dd75c971fd40d265d3fe">  438</a></span><span class="preprocessor">#define OTP_SW_LOCK10_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5b0d14b373e31e41b7314de0da970645">  439</a></span><span class="preprocessor">#define OTP_SW_LOCK10_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a27ba6938ac31d5e452cc9ff03dc1a552">  440</a></span><span class="preprocessor">#define OTP_SW_LOCK10_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">// Field       : OTP_SW_LOCK10_SEC</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2a4f9a833273c56e976b6be02500e5ba">  448</a></span><span class="preprocessor">#define OTP_SW_LOCK10_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a13cdf06300c237096f366bd775789052">  449</a></span><span class="preprocessor">#define OTP_SW_LOCK10_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac6749f1b2b92a9d6c40334d78d65dd27">  450</a></span><span class="preprocessor">#define OTP_SW_LOCK10_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5d4d499ae1abd3bcfcdd59f33b60fa59">  451</a></span><span class="preprocessor">#define OTP_SW_LOCK10_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2f25310761d548962c2e8a06a32e7caa">  452</a></span><span class="preprocessor">#define OTP_SW_LOCK10_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afea9618934ccc8d52bac290562b5612e">  453</a></span><span class="preprocessor">#define OTP_SW_LOCK10_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a59a78fbe290e8f46ec2b10b6196781a6">  454</a></span><span class="preprocessor">#define OTP_SW_LOCK10_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3b1813d64413676fbe8e15fe364378a8">  455</a></span><span class="preprocessor">#define OTP_SW_LOCK10_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">// Register    : OTP_SW_LOCK11</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">// Description : Software lock register for page 11.</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">//</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9b0bc2252f3e488b3973ab65de2b00ac">  464</a></span><span class="preprocessor">#define OTP_SW_LOCK11_OFFSET _u(0x0000002c)</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae2545b781898649dc26dfd48364edf25">  465</a></span><span class="preprocessor">#define OTP_SW_LOCK11_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac3f2a56f9abe1f71a6f073e6e0bf378d">  466</a></span><span class="preprocessor">#define OTP_SW_LOCK11_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span><span class="comment">// Field       : OTP_SW_LOCK11_NSEC</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad46150677f7e7b8002b2cebea0c27c9e">  473</a></span><span class="preprocessor">#define OTP_SW_LOCK11_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae11479361bf7309b4017f5dcc643e0e0">  474</a></span><span class="preprocessor">#define OTP_SW_LOCK11_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afa27c61c4a44d2b7919d3c3bfd52a198">  475</a></span><span class="preprocessor">#define OTP_SW_LOCK11_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a90541162fef8bb4c408a10a49185e205">  476</a></span><span class="preprocessor">#define OTP_SW_LOCK11_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab135e49ff172d1fb5e558b6780127a40">  477</a></span><span class="preprocessor">#define OTP_SW_LOCK11_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a094522b86c0bf2d78567c21ff2f29d24">  478</a></span><span class="preprocessor">#define OTP_SW_LOCK11_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9e6f82382de99dc9820de9abc08d9873">  479</a></span><span class="preprocessor">#define OTP_SW_LOCK11_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a36d3b5c09c278733875eb4fdd802d974">  480</a></span><span class="preprocessor">#define OTP_SW_LOCK11_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// Field       : OTP_SW_LOCK11_SEC</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abf404ae581b95791c47a40d63dc1ce7d">  488</a></span><span class="preprocessor">#define OTP_SW_LOCK11_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aed5a761a4665b0c7916d4611324e48fb">  489</a></span><span class="preprocessor">#define OTP_SW_LOCK11_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aeff308bd6d90a444372ac08f017a1f2d">  490</a></span><span class="preprocessor">#define OTP_SW_LOCK11_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac2b169ee71395aecfb3bdd7f9d996907">  491</a></span><span class="preprocessor">#define OTP_SW_LOCK11_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af19079a79819ba0488c68d70611fee53">  492</a></span><span class="preprocessor">#define OTP_SW_LOCK11_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9f851d89f6f19e8a5d90254565a57c1d">  493</a></span><span class="preprocessor">#define OTP_SW_LOCK11_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a97d75d954308bc60ed32984891c54a11">  494</a></span><span class="preprocessor">#define OTP_SW_LOCK11_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae06572187671674db785d2fc632c8ae1">  495</a></span><span class="preprocessor">#define OTP_SW_LOCK11_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">// Register    : OTP_SW_LOCK12</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">// Description : Software lock register for page 12.</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">//</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a907434e4676c5db96e5d16e4c3784e1c">  504</a></span><span class="preprocessor">#define OTP_SW_LOCK12_OFFSET _u(0x00000030)</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aea210be716b90a86f5ced550fede771a">  505</a></span><span class="preprocessor">#define OTP_SW_LOCK12_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a538332eb9b7175a693fead98eb2022f8">  506</a></span><span class="preprocessor">#define OTP_SW_LOCK12_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">// Field       : OTP_SW_LOCK12_NSEC</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa5be1cb2a0e0d08f73ac8e9a893d4875">  513</a></span><span class="preprocessor">#define OTP_SW_LOCK12_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae5a3d3e276f5cf2586f4c32bc60a1d75">  514</a></span><span class="preprocessor">#define OTP_SW_LOCK12_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#affa52ba1136e6e677dc7286c21b76a58">  515</a></span><span class="preprocessor">#define OTP_SW_LOCK12_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6a366952233cedfcaab378ff5b94c177">  516</a></span><span class="preprocessor">#define OTP_SW_LOCK12_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a002009a7c4db47abde2caee2010e7582">  517</a></span><span class="preprocessor">#define OTP_SW_LOCK12_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa6f57e43aeb93638368883b647507948">  518</a></span><span class="preprocessor">#define OTP_SW_LOCK12_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a38515127b4bfc3209566c47781ee4ad7">  519</a></span><span class="preprocessor">#define OTP_SW_LOCK12_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1b425a139ea4cd59f3ce0b22ed9b3856">  520</a></span><span class="preprocessor">#define OTP_SW_LOCK12_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">// Field       : OTP_SW_LOCK12_SEC</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6fe66dcf36d4353199865e0dd0b7638a">  528</a></span><span class="preprocessor">#define OTP_SW_LOCK12_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2f4b1cd2ea3895b7c6aacc6e8026f8f6">  529</a></span><span class="preprocessor">#define OTP_SW_LOCK12_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a811cec8a4ffd9fdce062e768cbd5eb17">  530</a></span><span class="preprocessor">#define OTP_SW_LOCK12_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac4a8bac2e862a8f404dff9cc28a93cd4">  531</a></span><span class="preprocessor">#define OTP_SW_LOCK12_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a12d96f262ca5d195bdda223b9dcd3724">  532</a></span><span class="preprocessor">#define OTP_SW_LOCK12_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a814f5ad2abf64601804b777718f84375">  533</a></span><span class="preprocessor">#define OTP_SW_LOCK12_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5698e8ff87e2dfccce7a4382b1392a4b">  534</a></span><span class="preprocessor">#define OTP_SW_LOCK12_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5057446c3ead6c538b59fee54cd7f9f7">  535</a></span><span class="preprocessor">#define OTP_SW_LOCK12_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">// Register    : OTP_SW_LOCK13</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">// Description : Software lock register for page 13.</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">//</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a56ce765a68b049ca0005845c2d73a216">  544</a></span><span class="preprocessor">#define OTP_SW_LOCK13_OFFSET _u(0x00000034)</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a759f61fbf59b0535ba29f655286e25b8">  545</a></span><span class="preprocessor">#define OTP_SW_LOCK13_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aff5978dbc0a11f8ba020aaa07348dc7a">  546</a></span><span class="preprocessor">#define OTP_SW_LOCK13_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">// Field       : OTP_SW_LOCK13_NSEC</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a690062e96d5f5aefd1640f2afc0570a6">  553</a></span><span class="preprocessor">#define OTP_SW_LOCK13_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aefe3c681a579e94ade3a366c847a28ba">  554</a></span><span class="preprocessor">#define OTP_SW_LOCK13_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa95b02b5ba8bbb9db89b3b41b48b4a17">  555</a></span><span class="preprocessor">#define OTP_SW_LOCK13_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a705c5c895abdde1c2a846d5bffbe16dc">  556</a></span><span class="preprocessor">#define OTP_SW_LOCK13_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab729214dec5b1251841f63af8dd30b73">  557</a></span><span class="preprocessor">#define OTP_SW_LOCK13_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1910a26c91bed0131dff0bfbd4636679">  558</a></span><span class="preprocessor">#define OTP_SW_LOCK13_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afcb2e4030113f60bb23ecc0c7cd5711d">  559</a></span><span class="preprocessor">#define OTP_SW_LOCK13_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a60cedadd07e52d6a2c257989e2f480bf">  560</a></span><span class="preprocessor">#define OTP_SW_LOCK13_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">// Field       : OTP_SW_LOCK13_SEC</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2e8dea51836a9337c4db7ea492e4b06c">  568</a></span><span class="preprocessor">#define OTP_SW_LOCK13_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a83d98d1218b6d269fa655cc10fae6fd5">  569</a></span><span class="preprocessor">#define OTP_SW_LOCK13_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a23fcea62f544c12e1a568d7d1532d9ce">  570</a></span><span class="preprocessor">#define OTP_SW_LOCK13_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af8d0adfe7bf45e053a78e31a4d43f60e">  571</a></span><span class="preprocessor">#define OTP_SW_LOCK13_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a46d05ed8755e140baa9b9d06471b05a6">  572</a></span><span class="preprocessor">#define OTP_SW_LOCK13_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3798986290a2bd863091fe8d5d2461ce">  573</a></span><span class="preprocessor">#define OTP_SW_LOCK13_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab542f2f6cf134bf402ef13e44118b6af">  574</a></span><span class="preprocessor">#define OTP_SW_LOCK13_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a12d4dccbf1efcb5f71f032833c8bb53e">  575</a></span><span class="preprocessor">#define OTP_SW_LOCK13_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">// Register    : OTP_SW_LOCK14</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">// Description : Software lock register for page 14.</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">//</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af83a6cc5c2bf1561f284cfd4e57c375b">  584</a></span><span class="preprocessor">#define OTP_SW_LOCK14_OFFSET _u(0x00000038)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3fa35545a1bc9337038ef9640239a8dd">  585</a></span><span class="preprocessor">#define OTP_SW_LOCK14_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac0561acc73dc8efed11acaf1dfbd4bd3">  586</a></span><span class="preprocessor">#define OTP_SW_LOCK14_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">// Field       : OTP_SW_LOCK14_NSEC</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a934e9e3f4316af054d1140b20bee0574">  593</a></span><span class="preprocessor">#define OTP_SW_LOCK14_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5fd06481401d039c7e805eab71ee7abc">  594</a></span><span class="preprocessor">#define OTP_SW_LOCK14_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a83051db255728551e96da1b9a7b6c771">  595</a></span><span class="preprocessor">#define OTP_SW_LOCK14_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adcd4903a116baa789d3a4c553be0e58b">  596</a></span><span class="preprocessor">#define OTP_SW_LOCK14_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6949f8192dabf9c2faa32020262336fc">  597</a></span><span class="preprocessor">#define OTP_SW_LOCK14_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abce17398f1f11716dd6641c17035df06">  598</a></span><span class="preprocessor">#define OTP_SW_LOCK14_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a37ccc1d45f1b3815c48b86f2f19d5524">  599</a></span><span class="preprocessor">#define OTP_SW_LOCK14_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6c7332c3cbbd76cd7ff0ef99479abb4e">  600</a></span><span class="preprocessor">#define OTP_SW_LOCK14_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment">// Field       : OTP_SW_LOCK14_SEC</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af7c85f2b5dba43979f71a7d3e04942ab">  608</a></span><span class="preprocessor">#define OTP_SW_LOCK14_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0a8fd9efbcc607782844e0b6074e29ee">  609</a></span><span class="preprocessor">#define OTP_SW_LOCK14_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a89b613df0ff76fc8a9729e0cde8e8365">  610</a></span><span class="preprocessor">#define OTP_SW_LOCK14_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a75fe75590dba5052462b8801074a818d">  611</a></span><span class="preprocessor">#define OTP_SW_LOCK14_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac0157dbfd259b69b72ba17a4afe8165a">  612</a></span><span class="preprocessor">#define OTP_SW_LOCK14_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a78d5f85a80a05d61317531d1213f55d1">  613</a></span><span class="preprocessor">#define OTP_SW_LOCK14_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa11f6e7b6f6b6dd6597f231b95ec4037">  614</a></span><span class="preprocessor">#define OTP_SW_LOCK14_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a83c4a3f4b515a9325e292e66357e3da9">  615</a></span><span class="preprocessor">#define OTP_SW_LOCK14_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">// Register    : OTP_SW_LOCK15</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">// Description : Software lock register for page 15.</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span><span class="comment">//</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aebdbf0f2b9a8c3a03b5f8fde90f5a046">  624</a></span><span class="preprocessor">#define OTP_SW_LOCK15_OFFSET _u(0x0000003c)</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a300d154b787d64bc1d80e3550b018e03">  625</a></span><span class="preprocessor">#define OTP_SW_LOCK15_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a499797532cec5456f9e8c06af7285f1c">  626</a></span><span class="preprocessor">#define OTP_SW_LOCK15_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">// Field       : OTP_SW_LOCK15_NSEC</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a23a8f3a4d34d613498bb4a58120ee0cf">  633</a></span><span class="preprocessor">#define OTP_SW_LOCK15_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a043e5760c52bd24616a236d43824271d">  634</a></span><span class="preprocessor">#define OTP_SW_LOCK15_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afa841acc1f6df1d108154a392d10a5ab">  635</a></span><span class="preprocessor">#define OTP_SW_LOCK15_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a797012db484d32715a7e7cc8533181a6">  636</a></span><span class="preprocessor">#define OTP_SW_LOCK15_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a39c8dc6cb82049921ad0efd3e6c9714d">  637</a></span><span class="preprocessor">#define OTP_SW_LOCK15_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5d70e55cf2e039ee45d653af8c3dcd9a">  638</a></span><span class="preprocessor">#define OTP_SW_LOCK15_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0c41bc1a22964d1359757daf201599f4">  639</a></span><span class="preprocessor">#define OTP_SW_LOCK15_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2898c870320632c4dcce0c355d8d0b1b">  640</a></span><span class="preprocessor">#define OTP_SW_LOCK15_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span><span class="comment">// Field       : OTP_SW_LOCK15_SEC</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno">  646</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0d0ebe28db2e18f35338f9f49fd23406">  648</a></span><span class="preprocessor">#define OTP_SW_LOCK15_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaa9d9d32ba8d01c283c15fc72c81311c">  649</a></span><span class="preprocessor">#define OTP_SW_LOCK15_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9700c4b9a8db81266ef82cc2de4ecf04">  650</a></span><span class="preprocessor">#define OTP_SW_LOCK15_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2cd375e953bfd732f52122049c149668">  651</a></span><span class="preprocessor">#define OTP_SW_LOCK15_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8ebd0e44cac6bf32f0652328e9c0ffde">  652</a></span><span class="preprocessor">#define OTP_SW_LOCK15_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a60afd8ef188096168fd2cd73114b999d">  653</a></span><span class="preprocessor">#define OTP_SW_LOCK15_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afe552edc72555251a0f6725d27063263">  654</a></span><span class="preprocessor">#define OTP_SW_LOCK15_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad80ae8659f01a75aa17f1172cfdd8aa6">  655</a></span><span class="preprocessor">#define OTP_SW_LOCK15_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">// Register    : OTP_SW_LOCK16</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno">  658</span><span class="comment">// Description : Software lock register for page 16.</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno">  659</span><span class="comment">//</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno">  660</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno">  661</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno">  662</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7a9c1988c5dec104e6b333c257e8b2a7">  664</a></span><span class="preprocessor">#define OTP_SW_LOCK16_OFFSET _u(0x00000040)</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af650ca5944174a4ee731e7735a8009d8">  665</a></span><span class="preprocessor">#define OTP_SW_LOCK16_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a72c6436f1377e18611975c1e9acd6ee5">  666</a></span><span class="preprocessor">#define OTP_SW_LOCK16_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">// Field       : OTP_SW_LOCK16_NSEC</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno">  669</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno">  670</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno">  671</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno">  672</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2d824bf25b986eaed61cd5450a15b24e">  673</a></span><span class="preprocessor">#define OTP_SW_LOCK16_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4e1f7804024407b07579c6eb4b21eed4">  674</a></span><span class="preprocessor">#define OTP_SW_LOCK16_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0a1fe08611b4f62347ba088bf8589268">  675</a></span><span class="preprocessor">#define OTP_SW_LOCK16_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3f5cf8d629d710fd970c4170c690d577">  676</a></span><span class="preprocessor">#define OTP_SW_LOCK16_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af37a30b0b204fa108234ae76a7f43ce3">  677</a></span><span class="preprocessor">#define OTP_SW_LOCK16_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1079f4eb608e7a629d24ba988ca5e526">  678</a></span><span class="preprocessor">#define OTP_SW_LOCK16_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a703cbe31f0cc6ee339b5420098cf8212">  679</a></span><span class="preprocessor">#define OTP_SW_LOCK16_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5abd847ff399a6f95ff419b5f783904c">  680</a></span><span class="preprocessor">#define OTP_SW_LOCK16_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">// Field       : OTP_SW_LOCK16_SEC</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno">  683</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno">  684</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno">  685</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno">  686</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno">  687</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8b66a7e12f04f3b3cba0d010402c5dad">  688</a></span><span class="preprocessor">#define OTP_SW_LOCK16_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3cd230de24589af9cae9e40de74c7424">  689</a></span><span class="preprocessor">#define OTP_SW_LOCK16_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aab6c0b841018a6459bb16dd0b8918454">  690</a></span><span class="preprocessor">#define OTP_SW_LOCK16_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5a638c146d87c59b028b8f8da677370c">  691</a></span><span class="preprocessor">#define OTP_SW_LOCK16_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1102111b1c4e7787938e1745637e58d2">  692</a></span><span class="preprocessor">#define OTP_SW_LOCK16_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa9cf0e9107a32f9fe1568f9c962577fc">  693</a></span><span class="preprocessor">#define OTP_SW_LOCK16_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6031c5908e3ad6ec338ac69888fa017f">  694</a></span><span class="preprocessor">#define OTP_SW_LOCK16_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a14adad98efd811c888afdb414c0fdf78">  695</a></span><span class="preprocessor">#define OTP_SW_LOCK16_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">// Register    : OTP_SW_LOCK17</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span><span class="comment">// Description : Software lock register for page 17.</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span><span class="comment">//</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad855be07ecd2eed5b61e71ebaf60c8d7">  704</a></span><span class="preprocessor">#define OTP_SW_LOCK17_OFFSET _u(0x00000044)</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab695b120dbae3b78a5a6ffc0f3e83c01">  705</a></span><span class="preprocessor">#define OTP_SW_LOCK17_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3cf06359e3c80f1694ec996d7cacd9cd">  706</a></span><span class="preprocessor">#define OTP_SW_LOCK17_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno">  707</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno">  708</span><span class="comment">// Field       : OTP_SW_LOCK17_NSEC</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno">  709</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno">  710</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3906b69084f86d36eb93c507f6c72e25">  713</a></span><span class="preprocessor">#define OTP_SW_LOCK17_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a933591eadfbde004276b920a2ff4f4c5">  714</a></span><span class="preprocessor">#define OTP_SW_LOCK17_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a97f6b68699c06f5ff68fa877d32cbc18">  715</a></span><span class="preprocessor">#define OTP_SW_LOCK17_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a35e6fd5d1e79e4a28c74d063c8111a2f">  716</a></span><span class="preprocessor">#define OTP_SW_LOCK17_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6c9ca66e933bfc80fc17ae07e52e217b">  717</a></span><span class="preprocessor">#define OTP_SW_LOCK17_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa7c61c925e93f499f298e43a0234fd0e">  718</a></span><span class="preprocessor">#define OTP_SW_LOCK17_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a94ab9020553f43e094832ad837e2c8d9">  719</a></span><span class="preprocessor">#define OTP_SW_LOCK17_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aeee55d10ecb8985d872b5d97c711a867">  720</a></span><span class="preprocessor">#define OTP_SW_LOCK17_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">// Field       : OTP_SW_LOCK17_SEC</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaa784fbde20312a2bb46b345702cc406">  728</a></span><span class="preprocessor">#define OTP_SW_LOCK17_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a81d5d9f84b70b54d92bbdfc64482858c">  729</a></span><span class="preprocessor">#define OTP_SW_LOCK17_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af2d5b4d465689ecbc1dd0d189974ee41">  730</a></span><span class="preprocessor">#define OTP_SW_LOCK17_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa84c2a57490549906bc89874e68ef281">  731</a></span><span class="preprocessor">#define OTP_SW_LOCK17_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a97d8772f64fee3b35c02c04ca84a301f">  732</a></span><span class="preprocessor">#define OTP_SW_LOCK17_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afc4f327456fdc863b863296c86db0c59">  733</a></span><span class="preprocessor">#define OTP_SW_LOCK17_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a86d76a4908db4b747ba8b597ace101e2">  734</a></span><span class="preprocessor">#define OTP_SW_LOCK17_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4d86606616a454952320e6c905f904ec">  735</a></span><span class="preprocessor">#define OTP_SW_LOCK17_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span><span class="comment">// Register    : OTP_SW_LOCK18</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span><span class="comment">// Description : Software lock register for page 18.</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span><span class="comment">//</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7c5d3834b1780f048ab6dc24768fdda3">  744</a></span><span class="preprocessor">#define OTP_SW_LOCK18_OFFSET _u(0x00000048)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa0a5b09e5b8421be2b1447607583cc42">  745</a></span><span class="preprocessor">#define OTP_SW_LOCK18_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6368f31096b004384a93b0816b2ea0b0">  746</a></span><span class="preprocessor">#define OTP_SW_LOCK18_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">// Field       : OTP_SW_LOCK18_NSEC</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ade38e03f5465ec431bad19383299a169">  753</a></span><span class="preprocessor">#define OTP_SW_LOCK18_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9d38bd696dea8698afa51c768ea514ca">  754</a></span><span class="preprocessor">#define OTP_SW_LOCK18_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a43a5ae2e2ca5c0b738030376c655d7e3">  755</a></span><span class="preprocessor">#define OTP_SW_LOCK18_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad8c4a6e70fac9199139f9739348505dc">  756</a></span><span class="preprocessor">#define OTP_SW_LOCK18_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a32b35f567e34819c39d02267c9c35998">  757</a></span><span class="preprocessor">#define OTP_SW_LOCK18_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad02a3ae0035646b4f14f5b8f5ebd9ed6">  758</a></span><span class="preprocessor">#define OTP_SW_LOCK18_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ade641bf691cc6b4daf79aa4c53748ec3">  759</a></span><span class="preprocessor">#define OTP_SW_LOCK18_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6bcaafafcc55d2b5655100731803c9cd">  760</a></span><span class="preprocessor">#define OTP_SW_LOCK18_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">// Field       : OTP_SW_LOCK18_SEC</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a503c54eb4f548d2d5634e717c5e048e7">  768</a></span><span class="preprocessor">#define OTP_SW_LOCK18_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aac3e812c60023dfb3a9e2129bb1c6669">  769</a></span><span class="preprocessor">#define OTP_SW_LOCK18_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aeb8604c358a1b278b432460da3619aa7">  770</a></span><span class="preprocessor">#define OTP_SW_LOCK18_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a25db8394e51f8e80231e7c848380c72f">  771</a></span><span class="preprocessor">#define OTP_SW_LOCK18_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a73041a1581e14b27a5639b4ee75ff33b">  772</a></span><span class="preprocessor">#define OTP_SW_LOCK18_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac7f4bf78fbec02ce6d761a2a02dd64b6">  773</a></span><span class="preprocessor">#define OTP_SW_LOCK18_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a99ecba8949d5000477bea1211f90a520">  774</a></span><span class="preprocessor">#define OTP_SW_LOCK18_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acab3cc6745ded2550c5f1f3b23117745">  775</a></span><span class="preprocessor">#define OTP_SW_LOCK18_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span><span class="comment">// Register    : OTP_SW_LOCK19</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span><span class="comment">// Description : Software lock register for page 19.</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span><span class="comment">//</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a335ef8b7c5e0932a7e070e4c54054fc7">  784</a></span><span class="preprocessor">#define OTP_SW_LOCK19_OFFSET _u(0x0000004c)</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac5448fabad7090c87697d0ec729cb706">  785</a></span><span class="preprocessor">#define OTP_SW_LOCK19_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acacfec714d41c4abd34ee42aa706ae75">  786</a></span><span class="preprocessor">#define OTP_SW_LOCK19_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">// Field       : OTP_SW_LOCK19_NSEC</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae8d2045e4c45d10f76b033eca6fbb4a6">  793</a></span><span class="preprocessor">#define OTP_SW_LOCK19_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a56b75bd0460f18282631937acfab419c">  794</a></span><span class="preprocessor">#define OTP_SW_LOCK19_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a85a54d8f307a9e81d277c60ea2d3ab81">  795</a></span><span class="preprocessor">#define OTP_SW_LOCK19_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab2782fccadad21db9c6cc2239c499b30">  796</a></span><span class="preprocessor">#define OTP_SW_LOCK19_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5dfb7563d6b39072356dcdf1435d5db7">  797</a></span><span class="preprocessor">#define OTP_SW_LOCK19_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a51a507cfd67bf519641d655a82b69d08">  798</a></span><span class="preprocessor">#define OTP_SW_LOCK19_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a313b7502edcc3b2038eb62315fc3b437">  799</a></span><span class="preprocessor">#define OTP_SW_LOCK19_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a46d1b42cf7def4017ca05a7835a6b1f4">  800</a></span><span class="preprocessor">#define OTP_SW_LOCK19_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">// Field       : OTP_SW_LOCK19_SEC</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5890d40ce6f054b21c59fcb5493b6000">  808</a></span><span class="preprocessor">#define OTP_SW_LOCK19_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa489059ef072f44d08985eaea2c53a72">  809</a></span><span class="preprocessor">#define OTP_SW_LOCK19_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a941e66815de97c8b1c09667befdeaeff">  810</a></span><span class="preprocessor">#define OTP_SW_LOCK19_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3f61d3c40402e554621679721d06a363">  811</a></span><span class="preprocessor">#define OTP_SW_LOCK19_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac75725e7c30e8a8235a146a35df398f5">  812</a></span><span class="preprocessor">#define OTP_SW_LOCK19_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a442c04da9c631a57283226abddb845f5">  813</a></span><span class="preprocessor">#define OTP_SW_LOCK19_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a84710a0effe2eeda4205a2ab76ed779a">  814</a></span><span class="preprocessor">#define OTP_SW_LOCK19_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7aa971659742d940579f433f74fe9da9">  815</a></span><span class="preprocessor">#define OTP_SW_LOCK19_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">// Register    : OTP_SW_LOCK20</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">// Description : Software lock register for page 20.</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">//</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8101124cd013db9fecf63be092d6ef86">  824</a></span><span class="preprocessor">#define OTP_SW_LOCK20_OFFSET _u(0x00000050)</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaad1ae508df0d65d5cb6e9251d009096">  825</a></span><span class="preprocessor">#define OTP_SW_LOCK20_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae3cbf0c930fd810c87f3adf63d66d281">  826</a></span><span class="preprocessor">#define OTP_SW_LOCK20_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">// Field       : OTP_SW_LOCK20_NSEC</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a760c97d8bc02488c56549ff0844b7d16">  833</a></span><span class="preprocessor">#define OTP_SW_LOCK20_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae5984ff5fd377ae121c21e0c123f1131">  834</a></span><span class="preprocessor">#define OTP_SW_LOCK20_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5985721681f1116ea27301a4aa610d91">  835</a></span><span class="preprocessor">#define OTP_SW_LOCK20_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5ff5e3bb70c840ec57a52bff80322de0">  836</a></span><span class="preprocessor">#define OTP_SW_LOCK20_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a61dd69ddb3b8e5ff26cd7a4d2a28fc16">  837</a></span><span class="preprocessor">#define OTP_SW_LOCK20_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aebbbb54cebd315ce418a4bce3d24d3b6">  838</a></span><span class="preprocessor">#define OTP_SW_LOCK20_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a69aae53661730aa25aef9f7113cb1abd">  839</a></span><span class="preprocessor">#define OTP_SW_LOCK20_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abc8b28b453257dc2882a920d33acf1af">  840</a></span><span class="preprocessor">#define OTP_SW_LOCK20_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span><span class="comment">// Field       : OTP_SW_LOCK20_SEC</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno">  843</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno">  844</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno">  845</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad895f21a86fc660167e0ec083e15ed2c">  848</a></span><span class="preprocessor">#define OTP_SW_LOCK20_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aed3078b29293082a69af6b201412fdfd">  849</a></span><span class="preprocessor">#define OTP_SW_LOCK20_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7de81b7c2744307ec3fdcfbdd3abade4">  850</a></span><span class="preprocessor">#define OTP_SW_LOCK20_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a90e08da97b47fd02c554e28d7e2cfea5">  851</a></span><span class="preprocessor">#define OTP_SW_LOCK20_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afa536fc63651e14bd06c3dca87f25017">  852</a></span><span class="preprocessor">#define OTP_SW_LOCK20_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a20370663c48fd4b9bee0bf40e5c2036e">  853</a></span><span class="preprocessor">#define OTP_SW_LOCK20_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad97797521a53a2966ec7a3624cd0d002">  854</a></span><span class="preprocessor">#define OTP_SW_LOCK20_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a96aeb70cc1cac9860dc1736a94954a48">  855</a></span><span class="preprocessor">#define OTP_SW_LOCK20_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno">  856</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno">  857</span><span class="comment">// Register    : OTP_SW_LOCK21</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno">  858</span><span class="comment">// Description : Software lock register for page 21.</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno">  859</span><span class="comment">//</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3e78e37470b2630d0a5a24638d31bf51">  864</a></span><span class="preprocessor">#define OTP_SW_LOCK21_OFFSET _u(0x00000054)</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa64a81c2ef689b78c00778031eae4a9b">  865</a></span><span class="preprocessor">#define OTP_SW_LOCK21_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3451c549296511fb825de3d6a1f96fa0">  866</a></span><span class="preprocessor">#define OTP_SW_LOCK21_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">// Field       : OTP_SW_LOCK21_NSEC</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a78838a439613c09bae94f0f2468278da">  873</a></span><span class="preprocessor">#define OTP_SW_LOCK21_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0eebcf8c550b58ed9a776219177b5ed5">  874</a></span><span class="preprocessor">#define OTP_SW_LOCK21_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afeb0796f763ba33fed567748999478ce">  875</a></span><span class="preprocessor">#define OTP_SW_LOCK21_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a028638f040bd242a74665553a3dfb164">  876</a></span><span class="preprocessor">#define OTP_SW_LOCK21_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a26ce585132b23c57ed2456a525f50519">  877</a></span><span class="preprocessor">#define OTP_SW_LOCK21_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6fec2cce9bb42c4850eb0c5ffe8024c5">  878</a></span><span class="preprocessor">#define OTP_SW_LOCK21_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a11bdae95917fbe98ec125fd32a8c3be1">  879</a></span><span class="preprocessor">#define OTP_SW_LOCK21_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad1e00c47895108b2f8eda19738b90396">  880</a></span><span class="preprocessor">#define OTP_SW_LOCK21_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">// Field       : OTP_SW_LOCK21_SEC</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno">  884</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno">  885</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno">  886</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno">  887</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8f4fcaf14873105eb38eb445e9aaa72c">  888</a></span><span class="preprocessor">#define OTP_SW_LOCK21_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4ea0dd7663ebbdc2bbc86af82cde74fc">  889</a></span><span class="preprocessor">#define OTP_SW_LOCK21_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acfb15624b3fbabb1879b7de5d92a34f7">  890</a></span><span class="preprocessor">#define OTP_SW_LOCK21_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3b941becb034dae8242e56b5e7b29804">  891</a></span><span class="preprocessor">#define OTP_SW_LOCK21_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a079fdfff2db4776c4464c67eb553acdf">  892</a></span><span class="preprocessor">#define OTP_SW_LOCK21_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a68c90e1fd45ed9f965e92549ee1bc887">  893</a></span><span class="preprocessor">#define OTP_SW_LOCK21_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a169430046e2018e6e5708d2859f9bac6">  894</a></span><span class="preprocessor">#define OTP_SW_LOCK21_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af9d573ead6bfc48e6f78949f3eaf8397">  895</a></span><span class="preprocessor">#define OTP_SW_LOCK21_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment">// Register    : OTP_SW_LOCK22</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment">// Description : Software lock register for page 22.</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">//</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aed4fbb4ad5654fbb49c63d8900478283">  904</a></span><span class="preprocessor">#define OTP_SW_LOCK22_OFFSET _u(0x00000058)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a10bfb9b90f56304b2541570604168ee3">  905</a></span><span class="preprocessor">#define OTP_SW_LOCK22_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a32c0c4d9ae5c7b02e0c7bbfd892cde9f">  906</a></span><span class="preprocessor">#define OTP_SW_LOCK22_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">// Field       : OTP_SW_LOCK22_NSEC</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno">  912</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4c63cde6780679ef42775ccbf0fe34ea">  913</a></span><span class="preprocessor">#define OTP_SW_LOCK22_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aabb404726817a4f6fd1f1f5a96c917cc">  914</a></span><span class="preprocessor">#define OTP_SW_LOCK22_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7bcb434c59c13a401cb719c1024e9ea7">  915</a></span><span class="preprocessor">#define OTP_SW_LOCK22_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a88261f133a5c109a5e1d5b021dbdb1fa">  916</a></span><span class="preprocessor">#define OTP_SW_LOCK22_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1169dacf17b6007255b19d38a8c5fa8f">  917</a></span><span class="preprocessor">#define OTP_SW_LOCK22_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1fd47f05768c3aaf42b971b7c0e0f57c">  918</a></span><span class="preprocessor">#define OTP_SW_LOCK22_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af372995eb3862cf6e6fa513b145f71e1">  919</a></span><span class="preprocessor">#define OTP_SW_LOCK22_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5a3c08528a8ea381b608204361b90bb6">  920</a></span><span class="preprocessor">#define OTP_SW_LOCK22_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span><span class="comment">// Field       : OTP_SW_LOCK22_SEC</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a64dc784134f656e1331ededd5b9308fa">  928</a></span><span class="preprocessor">#define OTP_SW_LOCK22_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8fbd117538edaefd5a38d073f2cdc249">  929</a></span><span class="preprocessor">#define OTP_SW_LOCK22_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abdd88bf18f6e7c865a670849585e1664">  930</a></span><span class="preprocessor">#define OTP_SW_LOCK22_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a460000dc0b7c24c27461bb23bed257d6">  931</a></span><span class="preprocessor">#define OTP_SW_LOCK22_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad222ffa192bab96b816b058477c0b1fd">  932</a></span><span class="preprocessor">#define OTP_SW_LOCK22_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3777f44ab125d6edd58822eb96d6dc96">  933</a></span><span class="preprocessor">#define OTP_SW_LOCK22_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a09f3a6fa224eb7005c23cd2dc9aed682">  934</a></span><span class="preprocessor">#define OTP_SW_LOCK22_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a61244288b8f1224b5c8e318be8cc3f45">  935</a></span><span class="preprocessor">#define OTP_SW_LOCK22_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span><span class="comment">// Register    : OTP_SW_LOCK23</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">// Description : Software lock register for page 23.</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">//</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abbd2a70c467d578cae21e4b27a5c2e8e">  944</a></span><span class="preprocessor">#define OTP_SW_LOCK23_OFFSET _u(0x0000005c)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae7eaa553a6c3f519a0931db1ee556270">  945</a></span><span class="preprocessor">#define OTP_SW_LOCK23_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9aefb8a4a0697234f044d6072847a5cd">  946</a></span><span class="preprocessor">#define OTP_SW_LOCK23_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">// Field       : OTP_SW_LOCK23_NSEC</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9658173290f639e964834fe49fe516e9">  953</a></span><span class="preprocessor">#define OTP_SW_LOCK23_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4fc6f4507812976afcfc517335577c09">  954</a></span><span class="preprocessor">#define OTP_SW_LOCK23_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3368b8444ee52ebb724fca0281a6e040">  955</a></span><span class="preprocessor">#define OTP_SW_LOCK23_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab29a29105868e93c3810ab670f7e2731">  956</a></span><span class="preprocessor">#define OTP_SW_LOCK23_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae12edf98be955dc638b8d6ab9991c81b">  957</a></span><span class="preprocessor">#define OTP_SW_LOCK23_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0543cf7d9e2d96951e40cb3565f0c757">  958</a></span><span class="preprocessor">#define OTP_SW_LOCK23_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aea442128c70d7b70ea795a2c7c917c59">  959</a></span><span class="preprocessor">#define OTP_SW_LOCK23_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0e3934827343097b368aaf948a502016">  960</a></span><span class="preprocessor">#define OTP_SW_LOCK23_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span><span class="comment">// Field       : OTP_SW_LOCK23_SEC</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a44033e6a48cceca1448e0b532829d2f1">  968</a></span><span class="preprocessor">#define OTP_SW_LOCK23_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3772549fc1c4681a14e4a4d8aad74099">  969</a></span><span class="preprocessor">#define OTP_SW_LOCK23_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac28a1ceaf2239760ae15f2fbd98b7026">  970</a></span><span class="preprocessor">#define OTP_SW_LOCK23_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a81343a753f0f33c20026c973618d0f79">  971</a></span><span class="preprocessor">#define OTP_SW_LOCK23_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1eea61c8d9c1f1c422be3088f079e8c6">  972</a></span><span class="preprocessor">#define OTP_SW_LOCK23_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adacdf07d76f4fab7a40c0d1dd3add899">  973</a></span><span class="preprocessor">#define OTP_SW_LOCK23_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a19651b7d8321e43d6fc17c6aca1ac9e3">  974</a></span><span class="preprocessor">#define OTP_SW_LOCK23_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aef81caa6f7ef4c0cfcbebaed80f5474d">  975</a></span><span class="preprocessor">#define OTP_SW_LOCK23_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span><span class="comment">// Register    : OTP_SW_LOCK24</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span><span class="comment">// Description : Software lock register for page 24.</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span><span class="comment">//</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa4197eecac3a7098b9f6264f65e8c3c0">  984</a></span><span class="preprocessor">#define OTP_SW_LOCK24_OFFSET _u(0x00000060)</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abcef63f5fe3b4278b9aa1a5e31a3d22b">  985</a></span><span class="preprocessor">#define OTP_SW_LOCK24_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a38f580336a10ca01b72b460802c997a0">  986</a></span><span class="preprocessor">#define OTP_SW_LOCK24_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span><span class="comment">// Field       : OTP_SW_LOCK24_NSEC</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7f1d76bb15883519128bbcacea4ff475">  993</a></span><span class="preprocessor">#define OTP_SW_LOCK24_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acc918898c7e7810b3c101e9c3aa0dce2">  994</a></span><span class="preprocessor">#define OTP_SW_LOCK24_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab24c795ec73c8dbe0aac5785166f32d1">  995</a></span><span class="preprocessor">#define OTP_SW_LOCK24_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6206d98534f9082a247eecc9a679fb17">  996</a></span><span class="preprocessor">#define OTP_SW_LOCK24_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8c2577f0dc74e7d03195f1e9984ebcf5">  997</a></span><span class="preprocessor">#define OTP_SW_LOCK24_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9c534229a3e6a582829e6955bdb6cc5a">  998</a></span><span class="preprocessor">#define OTP_SW_LOCK24_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a18f471fc998098fbb4b7cf803d364ba8">  999</a></span><span class="preprocessor">#define OTP_SW_LOCK24_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac11efa0e7559b4d7b56ef9c7114189f8"> 1000</a></span><span class="preprocessor">#define OTP_SW_LOCK24_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span><span class="comment">// Field       : OTP_SW_LOCK24_SEC</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a755ec200c4b6a83663c870951f802951"> 1008</a></span><span class="preprocessor">#define OTP_SW_LOCK24_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaa26220a8f5d6357f7c50559bb7bb58f"> 1009</a></span><span class="preprocessor">#define OTP_SW_LOCK24_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae5ac4ce3bf16034906839d979be26634"> 1010</a></span><span class="preprocessor">#define OTP_SW_LOCK24_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a36559a8bed5eb620ba4d1ab9ab3a6222"> 1011</a></span><span class="preprocessor">#define OTP_SW_LOCK24_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8eaa847b86a3ae792a76b85ced6ffa2a"> 1012</a></span><span class="preprocessor">#define OTP_SW_LOCK24_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad08bd0f083adbda0cc4dcfc91d38735b"> 1013</a></span><span class="preprocessor">#define OTP_SW_LOCK24_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaf7ae74f2bebbe5258f792275cdbef7b"> 1014</a></span><span class="preprocessor">#define OTP_SW_LOCK24_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a01ba4526c6d38f1c36453e79562907be"> 1015</a></span><span class="preprocessor">#define OTP_SW_LOCK24_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span><span class="comment">// Register    : OTP_SW_LOCK25</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span><span class="comment">// Description : Software lock register for page 25.</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span><span class="comment">//</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae7f639928bdd50433028b280eb8ae44c"> 1024</a></span><span class="preprocessor">#define OTP_SW_LOCK25_OFFSET _u(0x00000064)</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afc9c1ff677f46756980a21804ae1c29c"> 1025</a></span><span class="preprocessor">#define OTP_SW_LOCK25_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac64d619472f68455aca3067016de75c6"> 1026</a></span><span class="preprocessor">#define OTP_SW_LOCK25_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span><span class="comment">// Field       : OTP_SW_LOCK25_NSEC</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac2f8af0a3a607f48aee4379143e08e2e"> 1033</a></span><span class="preprocessor">#define OTP_SW_LOCK25_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afbbcfe7f944aa53c86ed4f532b65aa15"> 1034</a></span><span class="preprocessor">#define OTP_SW_LOCK25_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a91296153c75cd281d548715ca33ef235"> 1035</a></span><span class="preprocessor">#define OTP_SW_LOCK25_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae22c05d48086f0090b75e4ff85a64078"> 1036</a></span><span class="preprocessor">#define OTP_SW_LOCK25_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3aa8d160f1e9774872b1b64a075a811f"> 1037</a></span><span class="preprocessor">#define OTP_SW_LOCK25_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a86032335e99ceb4093838b0543b6ecad"> 1038</a></span><span class="preprocessor">#define OTP_SW_LOCK25_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af88deb824349a73405f50d4204926397"> 1039</a></span><span class="preprocessor">#define OTP_SW_LOCK25_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a405722da6343df1ac3f543461662b0d6"> 1040</a></span><span class="preprocessor">#define OTP_SW_LOCK25_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">// Field       : OTP_SW_LOCK25_SEC</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"> 1046</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a12fa3c5c61e121b5149fee85563808c8"> 1048</a></span><span class="preprocessor">#define OTP_SW_LOCK25_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adb645917b407accf5da4be644b70745f"> 1049</a></span><span class="preprocessor">#define OTP_SW_LOCK25_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a38d979b5550baf95b78bb728510ee2ed"> 1050</a></span><span class="preprocessor">#define OTP_SW_LOCK25_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a16ba519329741097652d70194d384918"> 1051</a></span><span class="preprocessor">#define OTP_SW_LOCK25_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a948a28d3c13461d27749c09c0cf81e65"> 1052</a></span><span class="preprocessor">#define OTP_SW_LOCK25_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a62205a35d5311c78c4f58aad41f1c3a3"> 1053</a></span><span class="preprocessor">#define OTP_SW_LOCK25_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a189298745d4914c10a0fbf5df725ea74"> 1054</a></span><span class="preprocessor">#define OTP_SW_LOCK25_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a45cdb5417824f41729b8a0a90324fc08"> 1055</a></span><span class="preprocessor">#define OTP_SW_LOCK25_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span><span class="comment">// Register    : OTP_SW_LOCK26</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment">// Description : Software lock register for page 26.</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">//</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0025c619d25e2bc1edab610531e7b53b"> 1064</a></span><span class="preprocessor">#define OTP_SW_LOCK26_OFFSET _u(0x00000068)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a06b17703e6b45f057cbe28075fbe5b28"> 1065</a></span><span class="preprocessor">#define OTP_SW_LOCK26_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a358987cb41209670f3b9fac8e3da0629"> 1066</a></span><span class="preprocessor">#define OTP_SW_LOCK26_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">// Field       : OTP_SW_LOCK26_NSEC</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a796f7acd9864bbb462b39d80f4ae5c82"> 1073</a></span><span class="preprocessor">#define OTP_SW_LOCK26_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abbb5911554569b4a30a2c9ccb9f01582"> 1074</a></span><span class="preprocessor">#define OTP_SW_LOCK26_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6dfd164ad6990e2ba3638bf25f151288"> 1075</a></span><span class="preprocessor">#define OTP_SW_LOCK26_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3da03c55b9665351f30e940ea563ce02"> 1076</a></span><span class="preprocessor">#define OTP_SW_LOCK26_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a01326371a90f336c46999110e256428b"> 1077</a></span><span class="preprocessor">#define OTP_SW_LOCK26_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad3558c64cee83a09d197c9a770dff054"> 1078</a></span><span class="preprocessor">#define OTP_SW_LOCK26_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a58dab93a4ea9d636f4bb8049168f3418"> 1079</a></span><span class="preprocessor">#define OTP_SW_LOCK26_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae44d6db6051f88a6b8f77e064baa60a2"> 1080</a></span><span class="preprocessor">#define OTP_SW_LOCK26_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">// Field       : OTP_SW_LOCK26_SEC</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a827ee9b8e7083cc72bb6868c6faee062"> 1088</a></span><span class="preprocessor">#define OTP_SW_LOCK26_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac446069885896b7b42c106fbd27da6cf"> 1089</a></span><span class="preprocessor">#define OTP_SW_LOCK26_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5b5375a32afdc143e67a04aca23e1e2b"> 1090</a></span><span class="preprocessor">#define OTP_SW_LOCK26_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a95173468e9930439d5edee4b9285fcf2"> 1091</a></span><span class="preprocessor">#define OTP_SW_LOCK26_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8487e8a327edea699c751401b70c660a"> 1092</a></span><span class="preprocessor">#define OTP_SW_LOCK26_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a93a99a896b864f72a732e8a3ce9c5716"> 1093</a></span><span class="preprocessor">#define OTP_SW_LOCK26_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2ac6dc605b826e250f56b08361a67fc6"> 1094</a></span><span class="preprocessor">#define OTP_SW_LOCK26_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1a2234e7c6c8faf81781579979b25a37"> 1095</a></span><span class="preprocessor">#define OTP_SW_LOCK26_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"> 1096</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"> 1097</span><span class="comment">// Register    : OTP_SW_LOCK27</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment">// Description : Software lock register for page 27.</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">//</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8105c5e63dc3a966faa06b021f4407ce"> 1104</a></span><span class="preprocessor">#define OTP_SW_LOCK27_OFFSET _u(0x0000006c)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a54e1007111850cc94b7c72c9b1c0343b"> 1105</a></span><span class="preprocessor">#define OTP_SW_LOCK27_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad9da93bc4e5f6bf4e03c0822d47cdee9"> 1106</a></span><span class="preprocessor">#define OTP_SW_LOCK27_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment">// Field       : OTP_SW_LOCK27_NSEC</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1ead85b6392bbe4bfaf27907937b1fb5"> 1113</a></span><span class="preprocessor">#define OTP_SW_LOCK27_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1bd969770f546b8e5acdb87138b80767"> 1114</a></span><span class="preprocessor">#define OTP_SW_LOCK27_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac6fa86fa311b7e9b7a7dd4727a3257fa"> 1115</a></span><span class="preprocessor">#define OTP_SW_LOCK27_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adec012868db8cd32a4bc624b656191dd"> 1116</a></span><span class="preprocessor">#define OTP_SW_LOCK27_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad0499176c0bc70606f4b6db77a738d9b"> 1117</a></span><span class="preprocessor">#define OTP_SW_LOCK27_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab0dfc7ed02b505c85464319f912716b0"> 1118</a></span><span class="preprocessor">#define OTP_SW_LOCK27_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a18bd7798fad5dc5918140d177b95e87f"> 1119</a></span><span class="preprocessor">#define OTP_SW_LOCK27_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aba43b751c48293072555dea68983440c"> 1120</a></span><span class="preprocessor">#define OTP_SW_LOCK27_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">// Field       : OTP_SW_LOCK27_SEC</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"> 1127</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6548d779502cb6cffba381d643ad59d6"> 1128</a></span><span class="preprocessor">#define OTP_SW_LOCK27_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9498c49ee7389ae015768f490cc8ee71"> 1129</a></span><span class="preprocessor">#define OTP_SW_LOCK27_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ace371ca66cff01a1b1cd5d4b1dfc4d4c"> 1130</a></span><span class="preprocessor">#define OTP_SW_LOCK27_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaa7fcb382796ea733455b09895595b2c"> 1131</a></span><span class="preprocessor">#define OTP_SW_LOCK27_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a42d34e6dd58f5396dccb585dbaa510ba"> 1132</a></span><span class="preprocessor">#define OTP_SW_LOCK27_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3965186c0cea7c3002998182edd89d93"> 1133</a></span><span class="preprocessor">#define OTP_SW_LOCK27_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5a21099251ba630f03692b8b76ab74b4"> 1134</a></span><span class="preprocessor">#define OTP_SW_LOCK27_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab861762f90f1e3643d35113fe26ae67d"> 1135</a></span><span class="preprocessor">#define OTP_SW_LOCK27_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"> 1137</span><span class="comment">// Register    : OTP_SW_LOCK28</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"> 1138</span><span class="comment">// Description : Software lock register for page 28.</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"> 1139</span><span class="comment">//</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"> 1140</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a53c3fb597ba107c44e8dec3115d47a06"> 1144</a></span><span class="preprocessor">#define OTP_SW_LOCK28_OFFSET _u(0x00000070)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aafb0de04afaf189f0ddb4ac8ec7ce46b"> 1145</a></span><span class="preprocessor">#define OTP_SW_LOCK28_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab0da186a6546801a59d3bc71ffe9ca44"> 1146</a></span><span class="preprocessor">#define OTP_SW_LOCK28_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">// Field       : OTP_SW_LOCK28_NSEC</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"> 1152</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7b2ac3d299059c76d38a9f42c75e10fa"> 1153</a></span><span class="preprocessor">#define OTP_SW_LOCK28_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a749388a83044c52948a60bd044349385"> 1154</a></span><span class="preprocessor">#define OTP_SW_LOCK28_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a198ccced48dd695336aa6f5b079b6867"> 1155</a></span><span class="preprocessor">#define OTP_SW_LOCK28_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abc67518102bf6b0f853eafd7ac7fb8ec"> 1156</a></span><span class="preprocessor">#define OTP_SW_LOCK28_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a998d1d8275cb075a165d6fa190961b4b"> 1157</a></span><span class="preprocessor">#define OTP_SW_LOCK28_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3ae1cc0cf1b9369a79bbd4fa2d8167af"> 1158</a></span><span class="preprocessor">#define OTP_SW_LOCK28_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a81f1b7a1692b93f219379b3c04e61ce4"> 1159</a></span><span class="preprocessor">#define OTP_SW_LOCK28_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5f8621e00ec713b8a61fadf8efb28eb2"> 1160</a></span><span class="preprocessor">#define OTP_SW_LOCK28_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span><span class="comment">// Field       : OTP_SW_LOCK28_SEC</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a897472ab47465e1589060adb9112093d"> 1168</a></span><span class="preprocessor">#define OTP_SW_LOCK28_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad3878b2b62329c74a41083a94288d572"> 1169</a></span><span class="preprocessor">#define OTP_SW_LOCK28_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aace6c43d112e215ea046df28c03d6266"> 1170</a></span><span class="preprocessor">#define OTP_SW_LOCK28_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8dddff22e53825380d4090c9516f681e"> 1171</a></span><span class="preprocessor">#define OTP_SW_LOCK28_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a48e965c743968d5deb054ed4f6dc2361"> 1172</a></span><span class="preprocessor">#define OTP_SW_LOCK28_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2fe8f78a21a35e1ecb0349b76dec84cc"> 1173</a></span><span class="preprocessor">#define OTP_SW_LOCK28_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaa0a9bbb95e5fafa1b10ce52f267aea1"> 1174</a></span><span class="preprocessor">#define OTP_SW_LOCK28_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a09697b6c9612475dc88a22d5f0c36acc"> 1175</a></span><span class="preprocessor">#define OTP_SW_LOCK28_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"> 1176</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"> 1177</span><span class="comment">// Register    : OTP_SW_LOCK29</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"> 1178</span><span class="comment">// Description : Software lock register for page 29.</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"> 1179</span><span class="comment">//</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"> 1180</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"> 1181</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"> 1182</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"> 1183</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adb1a9ef66a039eecc06578af5f699588"> 1184</a></span><span class="preprocessor">#define OTP_SW_LOCK29_OFFSET _u(0x00000074)</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae15fb1e868f8d1f7ffa89c9af6ad559f"> 1185</a></span><span class="preprocessor">#define OTP_SW_LOCK29_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9b69b6e1e943bcfaf8959c4766c73078"> 1186</a></span><span class="preprocessor">#define OTP_SW_LOCK29_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"> 1187</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"> 1188</span><span class="comment">// Field       : OTP_SW_LOCK29_NSEC</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"> 1189</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"> 1190</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"> 1191</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"> 1192</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4d045ee07459f9aab0d141ffbb076a71"> 1193</a></span><span class="preprocessor">#define OTP_SW_LOCK29_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a32404186daae6042992f8938410520cd"> 1194</a></span><span class="preprocessor">#define OTP_SW_LOCK29_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1c42e9e80705f1032aaacba41611fe9a"> 1195</a></span><span class="preprocessor">#define OTP_SW_LOCK29_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aec0a764cf6b9c357f187a222c60a20fa"> 1196</a></span><span class="preprocessor">#define OTP_SW_LOCK29_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6961d879244ed5cdb463c2f4c753b03d"> 1197</a></span><span class="preprocessor">#define OTP_SW_LOCK29_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8fe4b0f0881945ffd173f3c537854283"> 1198</a></span><span class="preprocessor">#define OTP_SW_LOCK29_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a34bddb1f1403ff110b52d758aa39fd89"> 1199</a></span><span class="preprocessor">#define OTP_SW_LOCK29_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2cb0f7564d86c13a0625f91f16cb6170"> 1200</a></span><span class="preprocessor">#define OTP_SW_LOCK29_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"> 1201</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"> 1202</span><span class="comment">// Field       : OTP_SW_LOCK29_SEC</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"> 1203</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"> 1204</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"> 1205</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"> 1206</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"> 1207</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a09d60daacfaa6b9789862294222dd446"> 1208</a></span><span class="preprocessor">#define OTP_SW_LOCK29_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac6adcf9993a43bcaf53b01e079757af6"> 1209</a></span><span class="preprocessor">#define OTP_SW_LOCK29_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7e3cccd87205bb6671d9af3a628f7b1c"> 1210</a></span><span class="preprocessor">#define OTP_SW_LOCK29_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac008bd91d3ce1645c008738a0eaafaff"> 1211</a></span><span class="preprocessor">#define OTP_SW_LOCK29_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aea228bcdd1e4814cae7fb80a0707c75c"> 1212</a></span><span class="preprocessor">#define OTP_SW_LOCK29_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0231de4a66765cce4acd2f1c0c7986d8"> 1213</a></span><span class="preprocessor">#define OTP_SW_LOCK29_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa10918bb21f5680a1dabdb280c775c85"> 1214</a></span><span class="preprocessor">#define OTP_SW_LOCK29_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1d50820b37a1fcd4ed9c328cd17d9409"> 1215</a></span><span class="preprocessor">#define OTP_SW_LOCK29_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span><span class="comment">// Register    : OTP_SW_LOCK30</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span><span class="comment">// Description : Software lock register for page 30.</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span><span class="comment">//</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a17727d58919d5a9dfe071d2d81d66e93"> 1224</a></span><span class="preprocessor">#define OTP_SW_LOCK30_OFFSET _u(0x00000078)</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a98485893e83b455ee3c6561ce8152ae5"> 1225</a></span><span class="preprocessor">#define OTP_SW_LOCK30_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0361dfc21061a6d411d6cb4bfb71cf3c"> 1226</a></span><span class="preprocessor">#define OTP_SW_LOCK30_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span><span class="comment">// Field       : OTP_SW_LOCK30_NSEC</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1fd3cf9e5c511cf20b1a2797c9eb2d50"> 1233</a></span><span class="preprocessor">#define OTP_SW_LOCK30_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7f976ecd2309d950d103ae77c3cc966a"> 1234</a></span><span class="preprocessor">#define OTP_SW_LOCK30_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3e3636b33da48c794938d1ce8c76ed7e"> 1235</a></span><span class="preprocessor">#define OTP_SW_LOCK30_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a43d85460d75c160dec49ef2cdf482902"> 1236</a></span><span class="preprocessor">#define OTP_SW_LOCK30_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9f58850cba5406b7782377e9d2641df1"> 1237</a></span><span class="preprocessor">#define OTP_SW_LOCK30_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9f6fd1f9b1e8bf145b4b5c7f3b624c50"> 1238</a></span><span class="preprocessor">#define OTP_SW_LOCK30_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a98e7463895db527ac79e256fd61a3309"> 1239</a></span><span class="preprocessor">#define OTP_SW_LOCK30_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af3f4be4c1fa668856c147bd11f0bd531"> 1240</a></span><span class="preprocessor">#define OTP_SW_LOCK30_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span><span class="comment">// Field       : OTP_SW_LOCK30_SEC</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a627e73f8327b3a3e0d9bc3febe6620eb"> 1248</a></span><span class="preprocessor">#define OTP_SW_LOCK30_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab451f4a7e959bd21be276d3bb8372eed"> 1249</a></span><span class="preprocessor">#define OTP_SW_LOCK30_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac49f3e2f9bfca4c8e8e1cd4ade2c9b70"> 1250</a></span><span class="preprocessor">#define OTP_SW_LOCK30_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a733ba9ce0e481b9446fa63362d079f7a"> 1251</a></span><span class="preprocessor">#define OTP_SW_LOCK30_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae408be08cd95d50412e95809972cd8c2"> 1252</a></span><span class="preprocessor">#define OTP_SW_LOCK30_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7e76fe72729164d1c862aa8ad34c8ab1"> 1253</a></span><span class="preprocessor">#define OTP_SW_LOCK30_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a36f060b4155cc9de897122795826c474"> 1254</a></span><span class="preprocessor">#define OTP_SW_LOCK30_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0aa0aaa78907984817315cccaac4cc44"> 1255</a></span><span class="preprocessor">#define OTP_SW_LOCK30_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span><span class="comment">// Register    : OTP_SW_LOCK31</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span><span class="comment">// Description : Software lock register for page 31.</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span><span class="comment">//</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a959c8d010c9e87d894b67679b8ac6a08"> 1264</a></span><span class="preprocessor">#define OTP_SW_LOCK31_OFFSET _u(0x0000007c)</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1f2c8cf69f0472a2096f2082ac7f65ed"> 1265</a></span><span class="preprocessor">#define OTP_SW_LOCK31_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aad816ff2494dba2add6fa54405384d82"> 1266</a></span><span class="preprocessor">#define OTP_SW_LOCK31_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"> 1267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"> 1268</span><span class="comment">// Field       : OTP_SW_LOCK31_NSEC</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"> 1269</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"> 1270</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"> 1271</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"> 1272</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1ef94d062a02c9e75c3985a58e38b4bf"> 1273</a></span><span class="preprocessor">#define OTP_SW_LOCK31_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad611040c93deb3a9fc95cfc0f87f3aea"> 1274</a></span><span class="preprocessor">#define OTP_SW_LOCK31_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a09db994dac310148c6c546d8dad37673"> 1275</a></span><span class="preprocessor">#define OTP_SW_LOCK31_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acb5fc6ed3724c45f28e70be99a350156"> 1276</a></span><span class="preprocessor">#define OTP_SW_LOCK31_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7e47e284e361fb6552d7c00478241d65"> 1277</a></span><span class="preprocessor">#define OTP_SW_LOCK31_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9b5ce028b03966f69a94d2e9a5843ef8"> 1278</a></span><span class="preprocessor">#define OTP_SW_LOCK31_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9b3ee77eea6c6582fbd64bb7f5ba1b51"> 1279</a></span><span class="preprocessor">#define OTP_SW_LOCK31_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac81aee0e0298ec90bf93bb304f4fc161"> 1280</a></span><span class="preprocessor">#define OTP_SW_LOCK31_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"> 1281</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"> 1282</span><span class="comment">// Field       : OTP_SW_LOCK31_SEC</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"> 1283</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"> 1284</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"> 1285</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"> 1286</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"> 1287</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4d3a2970850dad39d60308c6258065f5"> 1288</a></span><span class="preprocessor">#define OTP_SW_LOCK31_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af0a48bb8e148cbb385be942e02b06e0d"> 1289</a></span><span class="preprocessor">#define OTP_SW_LOCK31_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad9a89784053dd5d544d66474d696c30c"> 1290</a></span><span class="preprocessor">#define OTP_SW_LOCK31_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8fb05f5f831438e2cb060b47db8b3d7d"> 1291</a></span><span class="preprocessor">#define OTP_SW_LOCK31_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6ed02b7f89edda7d536e8b89587965de"> 1292</a></span><span class="preprocessor">#define OTP_SW_LOCK31_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acc681be827b2d542546abdfd6c4a809b"> 1293</a></span><span class="preprocessor">#define OTP_SW_LOCK31_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae79813cfdcc313e036ab2ff9be344df4"> 1294</a></span><span class="preprocessor">#define OTP_SW_LOCK31_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a37c03c61b0c1d7a9fadd23edae323720"> 1295</a></span><span class="preprocessor">#define OTP_SW_LOCK31_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span><span class="comment">// Register    : OTP_SW_LOCK32</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span><span class="comment">// Description : Software lock register for page 32.</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span><span class="comment">//</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a269ab8d9ab2235d9d51342698fdc1acb"> 1304</a></span><span class="preprocessor">#define OTP_SW_LOCK32_OFFSET _u(0x00000080)</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad8bf9ac166556eaf390810877a6aa95a"> 1305</a></span><span class="preprocessor">#define OTP_SW_LOCK32_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a17606658ac8b409fa4dfa7f5710f974f"> 1306</a></span><span class="preprocessor">#define OTP_SW_LOCK32_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span><span class="comment">// Field       : OTP_SW_LOCK32_NSEC</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5fdd0b7f603791b8c073ec85f1fbfb2f"> 1313</a></span><span class="preprocessor">#define OTP_SW_LOCK32_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad88a5ef649f30f6f50dd2feeba526682"> 1314</a></span><span class="preprocessor">#define OTP_SW_LOCK32_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab5d95c758f0cd89c38d5aaf822341b1f"> 1315</a></span><span class="preprocessor">#define OTP_SW_LOCK32_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a22306a55b2870fcc43d04f178367861d"> 1316</a></span><span class="preprocessor">#define OTP_SW_LOCK32_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa49dcd3c06d15e33e572e24d007279af"> 1317</a></span><span class="preprocessor">#define OTP_SW_LOCK32_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afcefac4ba0575fb5750ed4142a39dec9"> 1318</a></span><span class="preprocessor">#define OTP_SW_LOCK32_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a23150481df074c2c2ce7cbb881e5e7fb"> 1319</a></span><span class="preprocessor">#define OTP_SW_LOCK32_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9995b086b7ca4853a0fe91ee564df943"> 1320</a></span><span class="preprocessor">#define OTP_SW_LOCK32_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span><span class="comment">// Field       : OTP_SW_LOCK32_SEC</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"> 1326</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"> 1327</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac7b04613855836abe21a950cf9e20d3a"> 1328</a></span><span class="preprocessor">#define OTP_SW_LOCK32_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac55249fd537a5314e137861f13931855"> 1329</a></span><span class="preprocessor">#define OTP_SW_LOCK32_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a517cface258a6b7ce0a144e0146db67a"> 1330</a></span><span class="preprocessor">#define OTP_SW_LOCK32_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac04e76a692a7ffc371c7c6a85b9b93ec"> 1331</a></span><span class="preprocessor">#define OTP_SW_LOCK32_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acd2ddd88ff334bda0b271c94517421dc"> 1332</a></span><span class="preprocessor">#define OTP_SW_LOCK32_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad600f78ed98b9d150dd43664b158ffdd"> 1333</a></span><span class="preprocessor">#define OTP_SW_LOCK32_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a43d48176562a2790cd5ddeac605a8e23"> 1334</a></span><span class="preprocessor">#define OTP_SW_LOCK32_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a819d3fd789191c406901acf0568b18f6"> 1335</a></span><span class="preprocessor">#define OTP_SW_LOCK32_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"> 1336</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"> 1337</span><span class="comment">// Register    : OTP_SW_LOCK33</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"> 1338</span><span class="comment">// Description : Software lock register for page 33.</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"> 1339</span><span class="comment">//</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"> 1340</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"> 1341</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"> 1342</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"> 1343</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab7b3ac6ac97bde43215f3646fa7406ff"> 1344</a></span><span class="preprocessor">#define OTP_SW_LOCK33_OFFSET _u(0x00000084)</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae2c9d0840735a20a1c16a99bc4015c91"> 1345</a></span><span class="preprocessor">#define OTP_SW_LOCK33_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abe6cd7102635a8f25620c282807af4f7"> 1346</a></span><span class="preprocessor">#define OTP_SW_LOCK33_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span><span class="comment">// Field       : OTP_SW_LOCK33_NSEC</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a02d4e4cd01deec5eeec9d4d6ef252f46"> 1353</a></span><span class="preprocessor">#define OTP_SW_LOCK33_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad59efe74636ef77961d7762d492b8d48"> 1354</a></span><span class="preprocessor">#define OTP_SW_LOCK33_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a17c42f7bd346855edf858bbfe7c3aefe"> 1355</a></span><span class="preprocessor">#define OTP_SW_LOCK33_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae14cc033a238d657fe8d37cbd3109002"> 1356</a></span><span class="preprocessor">#define OTP_SW_LOCK33_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a25a91e2d196ef7be440130216aac426a"> 1357</a></span><span class="preprocessor">#define OTP_SW_LOCK33_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a96c4a1721cd5c025265f6883ad582b05"> 1358</a></span><span class="preprocessor">#define OTP_SW_LOCK33_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abc3e13b21b6e04c22f2862e2f49c7b55"> 1359</a></span><span class="preprocessor">#define OTP_SW_LOCK33_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a746cbedd2e5bdefd44ebe1f2103068e1"> 1360</a></span><span class="preprocessor">#define OTP_SW_LOCK33_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span><span class="comment">// Field       : OTP_SW_LOCK33_SEC</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8b2b738755ad78bf7615944b1672b742"> 1368</a></span><span class="preprocessor">#define OTP_SW_LOCK33_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a09db34dbdaf4a936cbec079a178f1600"> 1369</a></span><span class="preprocessor">#define OTP_SW_LOCK33_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a264fb8f7819f82a5157dbd2592876cf4"> 1370</a></span><span class="preprocessor">#define OTP_SW_LOCK33_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a309f10d218a07f2ff9a7f0278711113b"> 1371</a></span><span class="preprocessor">#define OTP_SW_LOCK33_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abe4239bf5d8ac888de8872728ff2bbd5"> 1372</a></span><span class="preprocessor">#define OTP_SW_LOCK33_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3291b37ac0171effffdd7d0b588d8a6f"> 1373</a></span><span class="preprocessor">#define OTP_SW_LOCK33_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a14ba1e07526eed940f063913592dcc57"> 1374</a></span><span class="preprocessor">#define OTP_SW_LOCK33_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aba450d23c0a31f98f3f8503f7723eef1"> 1375</a></span><span class="preprocessor">#define OTP_SW_LOCK33_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"> 1377</span><span class="comment">// Register    : OTP_SW_LOCK34</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"> 1378</span><span class="comment">// Description : Software lock register for page 34.</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"> 1379</span><span class="comment">//</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"> 1380</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"> 1381</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"> 1382</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"> 1383</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0c4edece20ed29ddd0ef5eb5fcaf1bb1"> 1384</a></span><span class="preprocessor">#define OTP_SW_LOCK34_OFFSET _u(0x00000088)</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acc245c50233442be4906830cdc626f40"> 1385</a></span><span class="preprocessor">#define OTP_SW_LOCK34_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab1175d68b4f074a956aec68159322a5b"> 1386</a></span><span class="preprocessor">#define OTP_SW_LOCK34_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span><span class="comment">// Field       : OTP_SW_LOCK34_NSEC</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3bcebb1f86cc68d18557f1708cec6538"> 1393</a></span><span class="preprocessor">#define OTP_SW_LOCK34_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a80df55cf05588e8890329c14aefa9329"> 1394</a></span><span class="preprocessor">#define OTP_SW_LOCK34_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a312ec2bc3e570add46f0c9968652f490"> 1395</a></span><span class="preprocessor">#define OTP_SW_LOCK34_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2f50b42b2889f031707eecaccbcbe19b"> 1396</a></span><span class="preprocessor">#define OTP_SW_LOCK34_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7720746420281ac2cef951253a92630a"> 1397</a></span><span class="preprocessor">#define OTP_SW_LOCK34_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4a64151976cb6cb6faf7c03e0185d60e"> 1398</a></span><span class="preprocessor">#define OTP_SW_LOCK34_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7f833c83be0db03c99db1bb6aa695b30"> 1399</a></span><span class="preprocessor">#define OTP_SW_LOCK34_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac043ca36585eb9604a49d5530d168ab2"> 1400</a></span><span class="preprocessor">#define OTP_SW_LOCK34_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span><span class="comment">// Field       : OTP_SW_LOCK34_SEC</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8670e0476b1d4576b4137af1280fe2d5"> 1408</a></span><span class="preprocessor">#define OTP_SW_LOCK34_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aef11a63b1c15c690a847ae200f039fe0"> 1409</a></span><span class="preprocessor">#define OTP_SW_LOCK34_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aca5e5fd328668a6053a40e33f1139dcc"> 1410</a></span><span class="preprocessor">#define OTP_SW_LOCK34_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af4aa6608fd604e90aad9630adaca6d9e"> 1411</a></span><span class="preprocessor">#define OTP_SW_LOCK34_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a72b2abc0d293b507cc1f8baa2a0e5022"> 1412</a></span><span class="preprocessor">#define OTP_SW_LOCK34_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1ca4a4231531aa68e9f0bf8687394e5b"> 1413</a></span><span class="preprocessor">#define OTP_SW_LOCK34_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1a02c5693379f819a530ac1b05b1e9ed"> 1414</a></span><span class="preprocessor">#define OTP_SW_LOCK34_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae77e914efd903d0d4848a28db8991d7c"> 1415</a></span><span class="preprocessor">#define OTP_SW_LOCK34_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span><span class="comment">// Register    : OTP_SW_LOCK35</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="comment">// Description : Software lock register for page 35.</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span><span class="comment">//</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a22a1468f43b16a27493d2e40076408be"> 1424</a></span><span class="preprocessor">#define OTP_SW_LOCK35_OFFSET _u(0x0000008c)</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4f20e9fa42a698954798bc5c04dc5cbc"> 1425</a></span><span class="preprocessor">#define OTP_SW_LOCK35_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a04300e0f732e5a77a0761d20f349479f"> 1426</a></span><span class="preprocessor">#define OTP_SW_LOCK35_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span><span class="comment">// Field       : OTP_SW_LOCK35_NSEC</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a16b1878ad0d78b08ebf065c953870489"> 1433</a></span><span class="preprocessor">#define OTP_SW_LOCK35_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6012504620550edca6adec0905f3e1e6"> 1434</a></span><span class="preprocessor">#define OTP_SW_LOCK35_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2cafbaf40a6d0212293ce29e71068482"> 1435</a></span><span class="preprocessor">#define OTP_SW_LOCK35_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae470cb5f3896fe0e8a629da40d26d5eb"> 1436</a></span><span class="preprocessor">#define OTP_SW_LOCK35_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2f4fa0de2f403bbf5d7a4651476bcc68"> 1437</a></span><span class="preprocessor">#define OTP_SW_LOCK35_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5a86b25800b9c658243f746be64f6ad8"> 1438</a></span><span class="preprocessor">#define OTP_SW_LOCK35_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa00809d93bd0ecb1043e8b7483290e35"> 1439</a></span><span class="preprocessor">#define OTP_SW_LOCK35_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a60a5ca050359fe0cf45534ac8f849dbc"> 1440</a></span><span class="preprocessor">#define OTP_SW_LOCK35_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"> 1441</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"> 1442</span><span class="comment">// Field       : OTP_SW_LOCK35_SEC</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"> 1443</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"> 1444</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"> 1445</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"> 1447</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a35e6c321d6ab596e36a408835fef0a70"> 1448</a></span><span class="preprocessor">#define OTP_SW_LOCK35_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a07f08ae6701703d0e283fa7e411763ae"> 1449</a></span><span class="preprocessor">#define OTP_SW_LOCK35_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a141984646b1ce98c4ec158d3124dd1f2"> 1450</a></span><span class="preprocessor">#define OTP_SW_LOCK35_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abf4a01dbe2d2541b1c65eff84ecc1484"> 1451</a></span><span class="preprocessor">#define OTP_SW_LOCK35_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8966b08b82ebbbdeb23b71221b6b9a3a"> 1452</a></span><span class="preprocessor">#define OTP_SW_LOCK35_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8bd85749e078b49982d2b33055a25b77"> 1453</a></span><span class="preprocessor">#define OTP_SW_LOCK35_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1e91cc380975ed47900625a970808da8"> 1454</a></span><span class="preprocessor">#define OTP_SW_LOCK35_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaf9333733cc67fe77ca07b6cd6d232e9"> 1455</a></span><span class="preprocessor">#define OTP_SW_LOCK35_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment">// Register    : OTP_SW_LOCK36</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">// Description : Software lock register for page 36.</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span><span class="comment">//</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa173048fb963240e15ca6e69400d633e"> 1464</a></span><span class="preprocessor">#define OTP_SW_LOCK36_OFFSET _u(0x00000090)</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a006ce1f5a6b4dcbdc7eba16ac9e7d339"> 1465</a></span><span class="preprocessor">#define OTP_SW_LOCK36_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adaa1443280faed66a0b3939472750ac5"> 1466</a></span><span class="preprocessor">#define OTP_SW_LOCK36_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span><span class="comment">// Field       : OTP_SW_LOCK36_NSEC</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9017d6bec8c6e90cd20b68ac3b0552e3"> 1473</a></span><span class="preprocessor">#define OTP_SW_LOCK36_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a05aa77019c96c02c0483d8081aefebfc"> 1474</a></span><span class="preprocessor">#define OTP_SW_LOCK36_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7f691a474bad48931ebd4f141206d7b6"> 1475</a></span><span class="preprocessor">#define OTP_SW_LOCK36_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a56834ccb18a83344cad7187f8b7ac9f0"> 1476</a></span><span class="preprocessor">#define OTP_SW_LOCK36_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3068ad1a1317c492cae22b369b5bf722"> 1477</a></span><span class="preprocessor">#define OTP_SW_LOCK36_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a442c59fa6a42dc532f2735ffae98af38"> 1478</a></span><span class="preprocessor">#define OTP_SW_LOCK36_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0e79ea0ebce977f03eaac1f7271520b4"> 1479</a></span><span class="preprocessor">#define OTP_SW_LOCK36_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8894e2b5764b060a21eb7bfebfeae9bd"> 1480</a></span><span class="preprocessor">#define OTP_SW_LOCK36_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span><span class="comment">// Field       : OTP_SW_LOCK36_SEC</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"> 1483</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"> 1484</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"> 1485</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"> 1486</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"> 1487</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1e31d119bcdd05afb1e481893bcc33f9"> 1488</a></span><span class="preprocessor">#define OTP_SW_LOCK36_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a458707cabba6f194d7166b6e515ba1a9"> 1489</a></span><span class="preprocessor">#define OTP_SW_LOCK36_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6e1cbed33f08392ac89b25eb54bac5ff"> 1490</a></span><span class="preprocessor">#define OTP_SW_LOCK36_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adb0cd46226830d0a21498e112c5de168"> 1491</a></span><span class="preprocessor">#define OTP_SW_LOCK36_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0f8b99d65c9af5336da4b5d3793a9e6b"> 1492</a></span><span class="preprocessor">#define OTP_SW_LOCK36_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a39b4e4f60307688d840628477ba026e3"> 1493</a></span><span class="preprocessor">#define OTP_SW_LOCK36_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aacc3197d3ded96e82d9dab661ad13804"> 1494</a></span><span class="preprocessor">#define OTP_SW_LOCK36_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6328dc9c8287ac7e59dfc734f6e201ea"> 1495</a></span><span class="preprocessor">#define OTP_SW_LOCK36_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment">// Register    : OTP_SW_LOCK37</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">// Description : Software lock register for page 37.</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">//</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"> 1501</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"> 1503</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a09099b8094bd075e93b0b2a151ef8e5a"> 1504</a></span><span class="preprocessor">#define OTP_SW_LOCK37_OFFSET _u(0x00000094)</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a80f12abf86348d8363246cf47590cecf"> 1505</a></span><span class="preprocessor">#define OTP_SW_LOCK37_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a91d45c54def22ffa77b7ce78373ced10"> 1506</a></span><span class="preprocessor">#define OTP_SW_LOCK37_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"> 1507</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"> 1508</span><span class="comment">// Field       : OTP_SW_LOCK37_NSEC</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"> 1509</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"> 1510</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"> 1511</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"> 1512</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3a637b80f5faabaf61bea5638ab7d773"> 1513</a></span><span class="preprocessor">#define OTP_SW_LOCK37_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac192554ff6b9c4b9ff28c135f8bc6bd2"> 1514</a></span><span class="preprocessor">#define OTP_SW_LOCK37_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae247cc0c2af17148cc531d8cc2f6c44f"> 1515</a></span><span class="preprocessor">#define OTP_SW_LOCK37_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a966eb01ab80c3239c225a8151c524a45"> 1516</a></span><span class="preprocessor">#define OTP_SW_LOCK37_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a44f4804aa71f17d02bd552606e921ac9"> 1517</a></span><span class="preprocessor">#define OTP_SW_LOCK37_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a041a969dab2a8848ca7a1e5653de0853"> 1518</a></span><span class="preprocessor">#define OTP_SW_LOCK37_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac482cccd43fae7d90de10b23d0cf3dfe"> 1519</a></span><span class="preprocessor">#define OTP_SW_LOCK37_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac9a72896995283c4b4c53fde9eba6101"> 1520</a></span><span class="preprocessor">#define OTP_SW_LOCK37_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"> 1521</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"> 1522</span><span class="comment">// Field       : OTP_SW_LOCK37_SEC</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"> 1523</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"> 1524</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"> 1525</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"> 1526</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"> 1527</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a51e13935493418112cd8e7a4d90f3469"> 1528</a></span><span class="preprocessor">#define OTP_SW_LOCK37_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a44ce646c904cb712af9c393e42c50f16"> 1529</a></span><span class="preprocessor">#define OTP_SW_LOCK37_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afc27e7ae7adff01aaf3250cdd6fe8263"> 1530</a></span><span class="preprocessor">#define OTP_SW_LOCK37_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a63d2abc5f3762a2c83f07a09f6662e85"> 1531</a></span><span class="preprocessor">#define OTP_SW_LOCK37_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3cfd746dab6781351c6adc91690696b6"> 1532</a></span><span class="preprocessor">#define OTP_SW_LOCK37_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad353f1facdace87c728ef85a3c60602c"> 1533</a></span><span class="preprocessor">#define OTP_SW_LOCK37_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a24a7533204b0703a4e779e3fc4e308ae"> 1534</a></span><span class="preprocessor">#define OTP_SW_LOCK37_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad5cd1fcf47c4eade9456039cc2f83278"> 1535</a></span><span class="preprocessor">#define OTP_SW_LOCK37_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"> 1536</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span><span class="comment">// Register    : OTP_SW_LOCK38</span></div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment">// Description : Software lock register for page 38.</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment">//</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"> 1543</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a947e39723001e28e9d0a39d5e39d2cae"> 1544</a></span><span class="preprocessor">#define OTP_SW_LOCK38_OFFSET _u(0x00000098)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a32e020ed9632520e89b1d7656dd663a7"> 1545</a></span><span class="preprocessor">#define OTP_SW_LOCK38_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a78e3a3d880b449784fe048f5ca2a8966"> 1546</a></span><span class="preprocessor">#define OTP_SW_LOCK38_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"> 1547</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"> 1548</span><span class="comment">// Field       : OTP_SW_LOCK38_NSEC</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"> 1549</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"> 1550</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"> 1551</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"> 1552</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a75e08abac5c98f5b52ac27d075dc7a70"> 1553</a></span><span class="preprocessor">#define OTP_SW_LOCK38_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa7933227161d0a13b48057c8349374e7"> 1554</a></span><span class="preprocessor">#define OTP_SW_LOCK38_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3d0c102268a4d6d20c19f17f57ee8a14"> 1555</a></span><span class="preprocessor">#define OTP_SW_LOCK38_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1ba66758f3f6f6e24df462995dd1386a"> 1556</a></span><span class="preprocessor">#define OTP_SW_LOCK38_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ace9ee95eecbf664c228540ddb59df730"> 1557</a></span><span class="preprocessor">#define OTP_SW_LOCK38_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afc340ac68f4dbbf1af8643e045f835de"> 1558</a></span><span class="preprocessor">#define OTP_SW_LOCK38_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5ba5097cb6a00ac63894f17505aa2007"> 1559</a></span><span class="preprocessor">#define OTP_SW_LOCK38_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7d41ef95dba2a9dd7495ba59604a2851"> 1560</a></span><span class="preprocessor">#define OTP_SW_LOCK38_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"> 1561</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"> 1562</span><span class="comment">// Field       : OTP_SW_LOCK38_SEC</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"> 1563</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"> 1564</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"> 1565</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"> 1566</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"> 1567</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7b291361b4d8df54177e3d05198969a1"> 1568</a></span><span class="preprocessor">#define OTP_SW_LOCK38_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae8be2f83e29100042dfb78a47d11a026"> 1569</a></span><span class="preprocessor">#define OTP_SW_LOCK38_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab2db53e6cfed5803147b6da43caa4580"> 1570</a></span><span class="preprocessor">#define OTP_SW_LOCK38_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae03a5eab066fb0a438d07bf15245f564"> 1571</a></span><span class="preprocessor">#define OTP_SW_LOCK38_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aabcafba278dc8634ae49646011d6cae2"> 1572</a></span><span class="preprocessor">#define OTP_SW_LOCK38_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a49968ac3245b6ac74166022c65424949"> 1573</a></span><span class="preprocessor">#define OTP_SW_LOCK38_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a02c492dbeae3e5f69abbe929e75946ec"> 1574</a></span><span class="preprocessor">#define OTP_SW_LOCK38_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a23f5a02f4ad7564fbc50572bb947afe4"> 1575</a></span><span class="preprocessor">#define OTP_SW_LOCK38_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"> 1577</span><span class="comment">// Register    : OTP_SW_LOCK39</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"> 1578</span><span class="comment">// Description : Software lock register for page 39.</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span><span class="comment">//</span></div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8609b9f38c7ec8c6dea234c2952f504c"> 1584</a></span><span class="preprocessor">#define OTP_SW_LOCK39_OFFSET _u(0x0000009c)</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a14de51b2a228c3d2497cf2def2289618"> 1585</a></span><span class="preprocessor">#define OTP_SW_LOCK39_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7d984956b061d607c6ad2a9c906a5c02"> 1586</a></span><span class="preprocessor">#define OTP_SW_LOCK39_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"> 1587</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"> 1588</span><span class="comment">// Field       : OTP_SW_LOCK39_NSEC</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"> 1589</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"> 1590</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"> 1591</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"> 1592</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4d5e6c386084dbefd0d97204855afdf6"> 1593</a></span><span class="preprocessor">#define OTP_SW_LOCK39_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a168fd07ad5ef9a77e58a5913b35af47a"> 1594</a></span><span class="preprocessor">#define OTP_SW_LOCK39_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a738074afd223be3aa4f9b6658228702a"> 1595</a></span><span class="preprocessor">#define OTP_SW_LOCK39_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#addef168aa6ad5187779937b4559615b0"> 1596</a></span><span class="preprocessor">#define OTP_SW_LOCK39_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af62f7e284661cc5a453e1f856d3a5a78"> 1597</a></span><span class="preprocessor">#define OTP_SW_LOCK39_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#addffe9e3d8ee3a93c5b5ab36969b18b9"> 1598</a></span><span class="preprocessor">#define OTP_SW_LOCK39_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8a2190ba92efb1db944849eb5edb3493"> 1599</a></span><span class="preprocessor">#define OTP_SW_LOCK39_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a17dff88ace059b98ca0cbe04c95721cd"> 1600</a></span><span class="preprocessor">#define OTP_SW_LOCK39_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"> 1601</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"> 1602</span><span class="comment">// Field       : OTP_SW_LOCK39_SEC</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"> 1603</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"> 1604</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"> 1605</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"> 1606</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"> 1607</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4de681878b8ae2f2da9388304f8d6f5b"> 1608</a></span><span class="preprocessor">#define OTP_SW_LOCK39_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8bbd18f9abd17caf1f577beb94acd1e5"> 1609</a></span><span class="preprocessor">#define OTP_SW_LOCK39_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad8600f685fdcbc536cbc6f23c6b7bd35"> 1610</a></span><span class="preprocessor">#define OTP_SW_LOCK39_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a957773f9176d7c56e9c8c294c6732e52"> 1611</a></span><span class="preprocessor">#define OTP_SW_LOCK39_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7a5347fdc149e7c2885287b100337806"> 1612</a></span><span class="preprocessor">#define OTP_SW_LOCK39_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1bf84c6b05ac2d54c1c9fe92024501f6"> 1613</a></span><span class="preprocessor">#define OTP_SW_LOCK39_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8ebf25550e042f154ec466aa0f02ef10"> 1614</a></span><span class="preprocessor">#define OTP_SW_LOCK39_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8d64a3002a8f6c906a005f1ffe039469"> 1615</a></span><span class="preprocessor">#define OTP_SW_LOCK39_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"> 1617</span><span class="comment">// Register    : OTP_SW_LOCK40</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="comment">// Description : Software lock register for page 40.</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"> 1619</span><span class="comment">//</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"> 1620</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a67ff0084f02485c5d06895ecbd69266b"> 1624</a></span><span class="preprocessor">#define OTP_SW_LOCK40_OFFSET _u(0x000000a0)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a93dfb82de873af1b4c737ece0869393f"> 1625</a></span><span class="preprocessor">#define OTP_SW_LOCK40_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae9e07e28e22dba057be040afbaf07736"> 1626</a></span><span class="preprocessor">#define OTP_SW_LOCK40_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"> 1627</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="comment">// Field       : OTP_SW_LOCK40_NSEC</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"> 1629</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"> 1630</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"> 1631</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"> 1632</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2e7e70a54206d718f2eb2c47412508c8"> 1633</a></span><span class="preprocessor">#define OTP_SW_LOCK40_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af3d0a5f316db082f217dc90c18c0a907"> 1634</a></span><span class="preprocessor">#define OTP_SW_LOCK40_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5600812a4ea6efe96a19267d2c3854d9"> 1635</a></span><span class="preprocessor">#define OTP_SW_LOCK40_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afcfd10a65e74e1f39c167cbaef5d33d4"> 1636</a></span><span class="preprocessor">#define OTP_SW_LOCK40_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac578760b11b27c08759ccdd6b99dad91"> 1637</a></span><span class="preprocessor">#define OTP_SW_LOCK40_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa1dea69cb12b63bbb69656a6619599d4"> 1638</a></span><span class="preprocessor">#define OTP_SW_LOCK40_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a854572a17ea0a9d78f8d724cdf86e0d6"> 1639</a></span><span class="preprocessor">#define OTP_SW_LOCK40_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a92bd4bc77ebf6ea2d0701c4e0307077a"> 1640</a></span><span class="preprocessor">#define OTP_SW_LOCK40_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"> 1641</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"> 1642</span><span class="comment">// Field       : OTP_SW_LOCK40_SEC</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"> 1643</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"> 1644</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"> 1645</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"> 1646</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"> 1647</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a020338df62f826431162b1e981d6f86f"> 1648</a></span><span class="preprocessor">#define OTP_SW_LOCK40_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a40f291f2ecff63b4644d965c77197c9b"> 1649</a></span><span class="preprocessor">#define OTP_SW_LOCK40_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3b4321f55c4b26d03b74d1764c3de194"> 1650</a></span><span class="preprocessor">#define OTP_SW_LOCK40_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a301c7d968e74cf7c9c2023bc910eb0d5"> 1651</a></span><span class="preprocessor">#define OTP_SW_LOCK40_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9aff9709e6971a80c4a191406b3c8afc"> 1652</a></span><span class="preprocessor">#define OTP_SW_LOCK40_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7d63e889237c480b7851bc3e5f98f237"> 1653</a></span><span class="preprocessor">#define OTP_SW_LOCK40_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad94b67d60b6ceefd6bd74f816643ccc0"> 1654</a></span><span class="preprocessor">#define OTP_SW_LOCK40_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac2238f8bba17537797bec73bda4f90af"> 1655</a></span><span class="preprocessor">#define OTP_SW_LOCK40_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"> 1657</span><span class="comment">// Register    : OTP_SW_LOCK41</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="comment">// Description : Software lock register for page 41.</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"> 1659</span><span class="comment">//</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"> 1661</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"> 1662</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3e72110b3bb26f6656fa1455ab437e3b"> 1664</a></span><span class="preprocessor">#define OTP_SW_LOCK41_OFFSET _u(0x000000a4)</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab152d0015ec1ba5a00bad17ee8924213"> 1665</a></span><span class="preprocessor">#define OTP_SW_LOCK41_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1dc7045c9b417e1ed40b41d4ef8b73db"> 1666</a></span><span class="preprocessor">#define OTP_SW_LOCK41_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment">// Field       : OTP_SW_LOCK41_NSEC</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"> 1669</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"> 1671</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"> 1672</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af6aca4207d5a4bbc3c56c7042eecce15"> 1673</a></span><span class="preprocessor">#define OTP_SW_LOCK41_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a76f30782166585696543d8196f072090"> 1674</a></span><span class="preprocessor">#define OTP_SW_LOCK41_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa7385b935fc9d1c61a4e9433d6824b6a"> 1675</a></span><span class="preprocessor">#define OTP_SW_LOCK41_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ada8461791e77e9741510e7957e38e512"> 1676</a></span><span class="preprocessor">#define OTP_SW_LOCK41_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0c958482d2cb085d6cb9ba6865a88ede"> 1677</a></span><span class="preprocessor">#define OTP_SW_LOCK41_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7b15eeb0e8700f897cd1197ab727ccef"> 1678</a></span><span class="preprocessor">#define OTP_SW_LOCK41_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9364d09d8a99ca4e0946d01a5cc7f18c"> 1679</a></span><span class="preprocessor">#define OTP_SW_LOCK41_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5bd31c39be192e23f99395df2a955f49"> 1680</a></span><span class="preprocessor">#define OTP_SW_LOCK41_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"> 1681</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"> 1682</span><span class="comment">// Field       : OTP_SW_LOCK41_SEC</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"> 1683</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"> 1684</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"> 1685</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"> 1686</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"> 1687</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aeabc4281406089a6fc85bba2d69a9f84"> 1688</a></span><span class="preprocessor">#define OTP_SW_LOCK41_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac8de8abe417768e1a75cc9b296717e21"> 1689</a></span><span class="preprocessor">#define OTP_SW_LOCK41_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4a954babf2c5f207508a48f02c59e505"> 1690</a></span><span class="preprocessor">#define OTP_SW_LOCK41_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afdab32f1fd51efeeea900db52012932b"> 1691</a></span><span class="preprocessor">#define OTP_SW_LOCK41_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a253ebac3ae436c36035c4364f7eeb846"> 1692</a></span><span class="preprocessor">#define OTP_SW_LOCK41_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae9774c61c42d08d717279612bca95f42"> 1693</a></span><span class="preprocessor">#define OTP_SW_LOCK41_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a69e4f495bc2ac283592d437c15552590"> 1694</a></span><span class="preprocessor">#define OTP_SW_LOCK41_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a96777bed4aa20d2bb4dbf97618a25969"> 1695</a></span><span class="preprocessor">#define OTP_SW_LOCK41_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"> 1696</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"> 1697</span><span class="comment">// Register    : OTP_SW_LOCK42</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="comment">// Description : Software lock register for page 42.</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"> 1699</span><span class="comment">//</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"> 1701</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"> 1703</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5eacbac4f1b3c004adf35ed103f34ab8"> 1704</a></span><span class="preprocessor">#define OTP_SW_LOCK42_OFFSET _u(0x000000a8)</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab7d9c4429b59ae495560e983e5d382a1"> 1705</a></span><span class="preprocessor">#define OTP_SW_LOCK42_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad7b05410f202605e4882827799f91fb6"> 1706</a></span><span class="preprocessor">#define OTP_SW_LOCK42_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">// Field       : OTP_SW_LOCK42_NSEC</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"> 1711</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad93229d0ddca767cd838c3662bce52d3"> 1713</a></span><span class="preprocessor">#define OTP_SW_LOCK42_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abfd8ad9b55b96fc999d890404589500c"> 1714</a></span><span class="preprocessor">#define OTP_SW_LOCK42_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a81ea0f5c69bc8e6bb46a300a1938ec96"> 1715</a></span><span class="preprocessor">#define OTP_SW_LOCK42_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7a52579a2850d7c147ab82e537367ff0"> 1716</a></span><span class="preprocessor">#define OTP_SW_LOCK42_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9419fe3205db51f99adf2c71d2b86e7f"> 1717</a></span><span class="preprocessor">#define OTP_SW_LOCK42_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2c0ac419bf796cc44cb54a58de92edc7"> 1718</a></span><span class="preprocessor">#define OTP_SW_LOCK42_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a803a0b00546b273aab82966a2e8886b8"> 1719</a></span><span class="preprocessor">#define OTP_SW_LOCK42_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab571af3f391ffee04c789d4fe57dffe4"> 1720</a></span><span class="preprocessor">#define OTP_SW_LOCK42_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"> 1721</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"> 1722</span><span class="comment">// Field       : OTP_SW_LOCK42_SEC</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"> 1723</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"> 1724</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"> 1725</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"> 1726</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"> 1727</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8942359abdf9e14ee88a3f21694cae4a"> 1728</a></span><span class="preprocessor">#define OTP_SW_LOCK42_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1411f14d5ae28ae9262abd6817e35dec"> 1729</a></span><span class="preprocessor">#define OTP_SW_LOCK42_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a85fcfb5c5d3a83045ac947258b7d6008"> 1730</a></span><span class="preprocessor">#define OTP_SW_LOCK42_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6766c6363a359b379e920dd8604be81f"> 1731</a></span><span class="preprocessor">#define OTP_SW_LOCK42_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab1da66a807824517f39452816388b2b4"> 1732</a></span><span class="preprocessor">#define OTP_SW_LOCK42_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa76e9fa04a8a9c1a617ec4f98d0785b3"> 1733</a></span><span class="preprocessor">#define OTP_SW_LOCK42_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa066b3326db84a093639bf81da224f8f"> 1734</a></span><span class="preprocessor">#define OTP_SW_LOCK42_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9a6e30f86971d81eea1da9a674344058"> 1735</a></span><span class="preprocessor">#define OTP_SW_LOCK42_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"> 1736</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"> 1737</span><span class="comment">// Register    : OTP_SW_LOCK43</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"> 1738</span><span class="comment">// Description : Software lock register for page 43.</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"> 1739</span><span class="comment">//</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"> 1741</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"> 1743</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a382f0f72aecbab0a6f3d1cd9e729a2df"> 1744</a></span><span class="preprocessor">#define OTP_SW_LOCK43_OFFSET _u(0x000000ac)</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7e24ad3f7c37080ab2f915934523a509"> 1745</a></span><span class="preprocessor">#define OTP_SW_LOCK43_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a07708e0fc19d3fc6342caedcfa76adfd"> 1746</a></span><span class="preprocessor">#define OTP_SW_LOCK43_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">// Field       : OTP_SW_LOCK43_NSEC</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa3a810508cedbc02fe2c71b43a3ad0bd"> 1753</a></span><span class="preprocessor">#define OTP_SW_LOCK43_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac98cd036cf382d75deef26b31e26a5b9"> 1754</a></span><span class="preprocessor">#define OTP_SW_LOCK43_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4d98dac0b6f02a527d3bdeddb5f0ba3e"> 1755</a></span><span class="preprocessor">#define OTP_SW_LOCK43_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab46f9f7cd8f42fd5e4a18eae0363f38b"> 1756</a></span><span class="preprocessor">#define OTP_SW_LOCK43_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad3893175df238f1e76594bcb4ff114fc"> 1757</a></span><span class="preprocessor">#define OTP_SW_LOCK43_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a790bacdb7937904f4ad82fee1b43d373"> 1758</a></span><span class="preprocessor">#define OTP_SW_LOCK43_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a61b55d47a40329494289b3d8333f1db3"> 1759</a></span><span class="preprocessor">#define OTP_SW_LOCK43_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af099283416dd2bf0d03d7f258ba3d7bf"> 1760</a></span><span class="preprocessor">#define OTP_SW_LOCK43_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"> 1761</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"> 1762</span><span class="comment">// Field       : OTP_SW_LOCK43_SEC</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"> 1763</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"> 1764</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"> 1765</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"> 1766</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"> 1767</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a12d0d2f17332d5a699903690dd361a4e"> 1768</a></span><span class="preprocessor">#define OTP_SW_LOCK43_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a35644f18bbeb37795042ac4cd3f76216"> 1769</a></span><span class="preprocessor">#define OTP_SW_LOCK43_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ade67a3d61c248f0c9a29cd89ef2bbb62"> 1770</a></span><span class="preprocessor">#define OTP_SW_LOCK43_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae162420e0925fa232fd598dba5a48edb"> 1771</a></span><span class="preprocessor">#define OTP_SW_LOCK43_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a62dbb820d6e1d33d6193239df751322b"> 1772</a></span><span class="preprocessor">#define OTP_SW_LOCK43_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afe2a9da67fef5a12f92ffdcd75776353"> 1773</a></span><span class="preprocessor">#define OTP_SW_LOCK43_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab996c51abb29b04a3e5449aca19cc2b6"> 1774</a></span><span class="preprocessor">#define OTP_SW_LOCK43_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a192f2abb2c98dd07cb3c870fb133fb4d"> 1775</a></span><span class="preprocessor">#define OTP_SW_LOCK43_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"> 1776</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"> 1777</span><span class="comment">// Register    : OTP_SW_LOCK44</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"> 1778</span><span class="comment">// Description : Software lock register for page 44.</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"> 1779</span><span class="comment">//</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"> 1780</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"> 1781</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"> 1782</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"> 1783</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a712ea3392d4d568389acb9dbc39a8b9b"> 1784</a></span><span class="preprocessor">#define OTP_SW_LOCK44_OFFSET _u(0x000000b0)</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af49f1e2b2ac3bab2ad633c3402fde257"> 1785</a></span><span class="preprocessor">#define OTP_SW_LOCK44_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af647ee906636452ff2ccafa76f260012"> 1786</a></span><span class="preprocessor">#define OTP_SW_LOCK44_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment">// Field       : OTP_SW_LOCK44_NSEC</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"> 1791</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"> 1792</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac62f9e7cd6dfe27d9a026371860e04ef"> 1793</a></span><span class="preprocessor">#define OTP_SW_LOCK44_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab71798d3c235794ce7a32d9e2d660df9"> 1794</a></span><span class="preprocessor">#define OTP_SW_LOCK44_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a70639152b4929219d68b75e14a124650"> 1795</a></span><span class="preprocessor">#define OTP_SW_LOCK44_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a32b003d4c5ad2c5ffa87bcb57cac2617"> 1796</a></span><span class="preprocessor">#define OTP_SW_LOCK44_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3a9846665f2eb46f155e61991144a613"> 1797</a></span><span class="preprocessor">#define OTP_SW_LOCK44_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae5d9fa5c9b8cb49349f24d96baea1634"> 1798</a></span><span class="preprocessor">#define OTP_SW_LOCK44_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8bd424a3244db0a5ba4ae3faafd726a3"> 1799</a></span><span class="preprocessor">#define OTP_SW_LOCK44_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a62f769ca44a1a0765caee2fd84ec5202"> 1800</a></span><span class="preprocessor">#define OTP_SW_LOCK44_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"> 1801</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"> 1802</span><span class="comment">// Field       : OTP_SW_LOCK44_SEC</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"> 1803</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"> 1804</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"> 1805</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"> 1806</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"> 1807</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a51c96f50d7c639cc2bab9c50df212918"> 1808</a></span><span class="preprocessor">#define OTP_SW_LOCK44_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abc0025b9a016ab3fd6feae66b55bbca0"> 1809</a></span><span class="preprocessor">#define OTP_SW_LOCK44_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9fade7dba39e41021cad300cc7fe1adf"> 1810</a></span><span class="preprocessor">#define OTP_SW_LOCK44_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aec9477f552b9c8b59004e444e073dd4d"> 1811</a></span><span class="preprocessor">#define OTP_SW_LOCK44_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af15433b515035709caa85cec260af62d"> 1812</a></span><span class="preprocessor">#define OTP_SW_LOCK44_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6800510d079cc4500a831c24e5db7d0d"> 1813</a></span><span class="preprocessor">#define OTP_SW_LOCK44_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a71d045a316223933b248caeafa6c7e2c"> 1814</a></span><span class="preprocessor">#define OTP_SW_LOCK44_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab0a207c8b96403ddfd046fd57a25e4e4"> 1815</a></span><span class="preprocessor">#define OTP_SW_LOCK44_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"> 1816</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"> 1817</span><span class="comment">// Register    : OTP_SW_LOCK45</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"> 1818</span><span class="comment">// Description : Software lock register for page 45.</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"> 1819</span><span class="comment">//</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"> 1820</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"> 1821</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"> 1822</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af6f79c1e8f745775c818c87e0ad9afe9"> 1824</a></span><span class="preprocessor">#define OTP_SW_LOCK45_OFFSET _u(0x000000b4)</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa8b691f0a9b238aa8bbe55d15007938c"> 1825</a></span><span class="preprocessor">#define OTP_SW_LOCK45_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a84fae6b864815cd85069ea330c83c946"> 1826</a></span><span class="preprocessor">#define OTP_SW_LOCK45_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment">// Field       : OTP_SW_LOCK45_NSEC</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"> 1829</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"> 1830</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"> 1831</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"> 1832</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa93327d0f8cfac00f1f9e278e2f058d1"> 1833</a></span><span class="preprocessor">#define OTP_SW_LOCK45_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3169d239f02ef693a03e56565c9076dc"> 1834</a></span><span class="preprocessor">#define OTP_SW_LOCK45_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a26da1d878faa8bdf3579922ad36beec9"> 1835</a></span><span class="preprocessor">#define OTP_SW_LOCK45_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0faaeae3c7928989553543694c2e5e1f"> 1836</a></span><span class="preprocessor">#define OTP_SW_LOCK45_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8c5c4971b055d8459436f2c1427b207a"> 1837</a></span><span class="preprocessor">#define OTP_SW_LOCK45_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a48f14cda57bff9f53e844086593b68f0"> 1838</a></span><span class="preprocessor">#define OTP_SW_LOCK45_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4b6ca2de09da7396be1fc05c5fb63bc7"> 1839</a></span><span class="preprocessor">#define OTP_SW_LOCK45_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9f0ef264559330619f4adea6f5f7dc67"> 1840</a></span><span class="preprocessor">#define OTP_SW_LOCK45_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"> 1841</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"> 1842</span><span class="comment">// Field       : OTP_SW_LOCK45_SEC</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"> 1843</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"> 1844</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"> 1845</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"> 1846</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"> 1847</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7e0798ef14c470303b5510d98377d8d4"> 1848</a></span><span class="preprocessor">#define OTP_SW_LOCK45_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9c88ae4f95fec2f3695ded2b31199df2"> 1849</a></span><span class="preprocessor">#define OTP_SW_LOCK45_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0191cd987b58e90b8cd3a92597ba9e4d"> 1850</a></span><span class="preprocessor">#define OTP_SW_LOCK45_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1f166b211b735d6bb198e06f3f426c85"> 1851</a></span><span class="preprocessor">#define OTP_SW_LOCK45_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1c75c5eb8cf033db934e1d3cdc0058e2"> 1852</a></span><span class="preprocessor">#define OTP_SW_LOCK45_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afc7fd6fd74ef394443231b84a705446b"> 1853</a></span><span class="preprocessor">#define OTP_SW_LOCK45_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4e0edfefb293474dcf536f9456bc551b"> 1854</a></span><span class="preprocessor">#define OTP_SW_LOCK45_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab4a0d82809f488def85732ad47ba447a"> 1855</a></span><span class="preprocessor">#define OTP_SW_LOCK45_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"> 1856</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"> 1857</span><span class="comment">// Register    : OTP_SW_LOCK46</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"> 1858</span><span class="comment">// Description : Software lock register for page 46.</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"> 1859</span><span class="comment">//</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"> 1860</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acc43139a49f361c8bf5dc034a5b490f7"> 1864</a></span><span class="preprocessor">#define OTP_SW_LOCK46_OFFSET _u(0x000000b8)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6823d1c8c28b45552f20fd0655fd3493"> 1865</a></span><span class="preprocessor">#define OTP_SW_LOCK46_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adb73785c097aee88c6ab4c4bb2b0b584"> 1866</a></span><span class="preprocessor">#define OTP_SW_LOCK46_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"> 1867</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"> 1868</span><span class="comment">// Field       : OTP_SW_LOCK46_NSEC</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"> 1869</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"> 1870</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"> 1871</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"> 1872</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aac44c2299ca5a1ef8a78d50821357fbc"> 1873</a></span><span class="preprocessor">#define OTP_SW_LOCK46_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4f8e6b6b73110b84d2b7e44f529835ba"> 1874</a></span><span class="preprocessor">#define OTP_SW_LOCK46_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3cc5d958c78c810ebbe02889753e4bb8"> 1875</a></span><span class="preprocessor">#define OTP_SW_LOCK46_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af4a5e9a62f185bdbfa85f659e3f5c907"> 1876</a></span><span class="preprocessor">#define OTP_SW_LOCK46_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1cc1c7f45b384e85cb35745c7014e02c"> 1877</a></span><span class="preprocessor">#define OTP_SW_LOCK46_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a33344bff77310dc52c9309c6dc1a75b1"> 1878</a></span><span class="preprocessor">#define OTP_SW_LOCK46_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a67f0d3375554b8659c8765e835b089fe"> 1879</a></span><span class="preprocessor">#define OTP_SW_LOCK46_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1b974e4dbcaf2eb6c74e7b27e89fea9f"> 1880</a></span><span class="preprocessor">#define OTP_SW_LOCK46_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"> 1881</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"> 1882</span><span class="comment">// Field       : OTP_SW_LOCK46_SEC</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"> 1883</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"> 1884</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"> 1885</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"> 1886</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"> 1887</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3343f0a6c562ec0c22cdd71122c3f1ff"> 1888</a></span><span class="preprocessor">#define OTP_SW_LOCK46_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a02eb9b487e20fe33481296c29818047e"> 1889</a></span><span class="preprocessor">#define OTP_SW_LOCK46_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aad3f53cd39e008f14e0c2354cf07bc5f"> 1890</a></span><span class="preprocessor">#define OTP_SW_LOCK46_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a76fcedb414d7d056dd41f44cccfc7cf0"> 1891</a></span><span class="preprocessor">#define OTP_SW_LOCK46_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0062d532a939955c5f6d90e43e58b27d"> 1892</a></span><span class="preprocessor">#define OTP_SW_LOCK46_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac4755eab80252b1a026363aca6fa444e"> 1893</a></span><span class="preprocessor">#define OTP_SW_LOCK46_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aad74463f170dc47213d265d786194df7"> 1894</a></span><span class="preprocessor">#define OTP_SW_LOCK46_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a13e106c455565c926b56a955caffaef3"> 1895</a></span><span class="preprocessor">#define OTP_SW_LOCK46_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"> 1896</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"> 1897</span><span class="comment">// Register    : OTP_SW_LOCK47</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"> 1898</span><span class="comment">// Description : Software lock register for page 47.</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span><span class="comment">//</span></div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a795a2f155a5141b51ee47f434a73eaee"> 1904</a></span><span class="preprocessor">#define OTP_SW_LOCK47_OFFSET _u(0x000000bc)</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af4488cc93e7df283c4b3c52108597608"> 1905</a></span><span class="preprocessor">#define OTP_SW_LOCK47_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a69d70e9030a641c3e6827bd57829e479"> 1906</a></span><span class="preprocessor">#define OTP_SW_LOCK47_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"> 1907</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"> 1908</span><span class="comment">// Field       : OTP_SW_LOCK47_NSEC</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"> 1909</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"> 1910</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"> 1911</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"> 1912</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a021c2c4d9be4817b8b0ecb45c3783a01"> 1913</a></span><span class="preprocessor">#define OTP_SW_LOCK47_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a16d8c5fa969677c917d82ddddaac5d13"> 1914</a></span><span class="preprocessor">#define OTP_SW_LOCK47_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7142576641113afc3c7289af6967bcc9"> 1915</a></span><span class="preprocessor">#define OTP_SW_LOCK47_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad5a4c4eedcea31c73c6167b026d2ac03"> 1916</a></span><span class="preprocessor">#define OTP_SW_LOCK47_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a421470fc512c7a26929715af1f80cfb5"> 1917</a></span><span class="preprocessor">#define OTP_SW_LOCK47_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2eea3f322c06acaa337f4943b41f81df"> 1918</a></span><span class="preprocessor">#define OTP_SW_LOCK47_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a758233815ecee9c566785c466db84505"> 1919</a></span><span class="preprocessor">#define OTP_SW_LOCK47_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a82988138a20a34aab993db549f91a08b"> 1920</a></span><span class="preprocessor">#define OTP_SW_LOCK47_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"> 1921</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"> 1922</span><span class="comment">// Field       : OTP_SW_LOCK47_SEC</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"> 1923</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"> 1924</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"> 1925</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"> 1926</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"> 1927</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3797721718798f9f0c64d5802716078b"> 1928</a></span><span class="preprocessor">#define OTP_SW_LOCK47_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a642566476663314037b9f81d0a9b52e7"> 1929</a></span><span class="preprocessor">#define OTP_SW_LOCK47_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaafc4bad1213382443890e29d275318f"> 1930</a></span><span class="preprocessor">#define OTP_SW_LOCK47_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a340b918a5eb6a46f7d4ea63d50edf90c"> 1931</a></span><span class="preprocessor">#define OTP_SW_LOCK47_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad4d03ed8a05e612ed07c3639c3a6b2ad"> 1932</a></span><span class="preprocessor">#define OTP_SW_LOCK47_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6d59a958cf5ae01920a632a922ec8099"> 1933</a></span><span class="preprocessor">#define OTP_SW_LOCK47_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4a64e6d1ae32ed4e3665f214c6fe8ddb"> 1934</a></span><span class="preprocessor">#define OTP_SW_LOCK47_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a081f5068fcd941e85062fa5c509885cb"> 1935</a></span><span class="preprocessor">#define OTP_SW_LOCK47_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"> 1936</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span><span class="comment">// Register    : OTP_SW_LOCK48</span></div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment">// Description : Software lock register for page 48.</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="comment">//</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"> 1943</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8a88448659d767280270ee7913401690"> 1944</a></span><span class="preprocessor">#define OTP_SW_LOCK48_OFFSET _u(0x000000c0)</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa98be5f2d0d4dbeeb9eb04c8007976d6"> 1945</a></span><span class="preprocessor">#define OTP_SW_LOCK48_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a423c0a738fc6cae61304041878427c3f"> 1946</a></span><span class="preprocessor">#define OTP_SW_LOCK48_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"> 1947</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"> 1948</span><span class="comment">// Field       : OTP_SW_LOCK48_NSEC</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"> 1949</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"> 1950</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"> 1951</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"> 1952</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae8af8b29bd7107bcc0994c75a3035cd9"> 1953</a></span><span class="preprocessor">#define OTP_SW_LOCK48_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ade8b60267dd5abcdd24723ba2ea6553e"> 1954</a></span><span class="preprocessor">#define OTP_SW_LOCK48_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3d689e09cdeb35954af9d9dde3657fdc"> 1955</a></span><span class="preprocessor">#define OTP_SW_LOCK48_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a661097013f7b851a53eb68b30bc61e1f"> 1956</a></span><span class="preprocessor">#define OTP_SW_LOCK48_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a91810c5cef7917e0ba88560e8dbfb166"> 1957</a></span><span class="preprocessor">#define OTP_SW_LOCK48_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac3500fa52b8525eafa2d264f079a5b99"> 1958</a></span><span class="preprocessor">#define OTP_SW_LOCK48_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a52672a8733b6ac9f52d540e139f78d6b"> 1959</a></span><span class="preprocessor">#define OTP_SW_LOCK48_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac5d0a8b122eaa55173d0a2218be65326"> 1960</a></span><span class="preprocessor">#define OTP_SW_LOCK48_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"> 1961</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"> 1962</span><span class="comment">// Field       : OTP_SW_LOCK48_SEC</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"> 1963</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"> 1964</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"> 1965</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"> 1966</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"> 1967</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2425fe6e4851fc1c60fd6293ba462202"> 1968</a></span><span class="preprocessor">#define OTP_SW_LOCK48_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a699766a5c4dd98deb5b19eec829d3624"> 1969</a></span><span class="preprocessor">#define OTP_SW_LOCK48_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2c59b570b470df3362c2f5d004957c3d"> 1970</a></span><span class="preprocessor">#define OTP_SW_LOCK48_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adc59acc6a88049c4d02ce9f41ba3492b"> 1971</a></span><span class="preprocessor">#define OTP_SW_LOCK48_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab2f0741fd39133b4b55dfd1a265daac9"> 1972</a></span><span class="preprocessor">#define OTP_SW_LOCK48_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a162e20ba456fd7d67ab40f96e625e7e5"> 1973</a></span><span class="preprocessor">#define OTP_SW_LOCK48_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7e24abae81ae6232a4a44e916602d1d8"> 1974</a></span><span class="preprocessor">#define OTP_SW_LOCK48_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af9af6b2bb6d69e8f2eedeb783ba1bde3"> 1975</a></span><span class="preprocessor">#define OTP_SW_LOCK48_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment">// Register    : OTP_SW_LOCK49</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment">// Description : Software lock register for page 49.</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment">//</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"> 1981</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"> 1982</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"> 1983</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a452bfef9c0e496dad3a210efcf6efebc"> 1984</a></span><span class="preprocessor">#define OTP_SW_LOCK49_OFFSET _u(0x000000c4)</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9050f7744c5901488877967379007769"> 1985</a></span><span class="preprocessor">#define OTP_SW_LOCK49_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8720b06888970cd6bc1a4fbb990d960b"> 1986</a></span><span class="preprocessor">#define OTP_SW_LOCK49_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"> 1987</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"> 1988</span><span class="comment">// Field       : OTP_SW_LOCK49_NSEC</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"> 1989</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"> 1990</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"> 1991</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"> 1992</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a64a5e3d35b562b74a99e5ff3a0e91f05"> 1993</a></span><span class="preprocessor">#define OTP_SW_LOCK49_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa0ed35d7a2a6db2606511560817461a2"> 1994</a></span><span class="preprocessor">#define OTP_SW_LOCK49_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6deb552cb45494f9751ebabed627526b"> 1995</a></span><span class="preprocessor">#define OTP_SW_LOCK49_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acc65cd10480f97a44fa338b7af2a9056"> 1996</a></span><span class="preprocessor">#define OTP_SW_LOCK49_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa622bef793579f5c5a7b95352ef4f869"> 1997</a></span><span class="preprocessor">#define OTP_SW_LOCK49_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a62df558a75064619dc37a6f70a2b3109"> 1998</a></span><span class="preprocessor">#define OTP_SW_LOCK49_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac2c9d10004156ad443ed8edc6e05207c"> 1999</a></span><span class="preprocessor">#define OTP_SW_LOCK49_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac405eeda19f7714ad57ef1e67b2846b7"> 2000</a></span><span class="preprocessor">#define OTP_SW_LOCK49_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment">// Field       : OTP_SW_LOCK49_SEC</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"> 2005</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"> 2006</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"> 2007</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae02628317da60e9e61ecd8a38b4dd1b9"> 2008</a></span><span class="preprocessor">#define OTP_SW_LOCK49_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa6c248240b0fa794f8b8bb65b5a072ef"> 2009</a></span><span class="preprocessor">#define OTP_SW_LOCK49_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a413142a6117935430c44f6ca5ffbf29e"> 2010</a></span><span class="preprocessor">#define OTP_SW_LOCK49_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad195925ad0dfd7aa0d8e4260086bb538"> 2011</a></span><span class="preprocessor">#define OTP_SW_LOCK49_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3d9163dea15bcc0c8af99d2348a67c15"> 2012</a></span><span class="preprocessor">#define OTP_SW_LOCK49_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3c2bbdc3ee68fe7f8cff9a2a78fcbb55"> 2013</a></span><span class="preprocessor">#define OTP_SW_LOCK49_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a662fb1510ac29edec9754ec7ff579807"> 2014</a></span><span class="preprocessor">#define OTP_SW_LOCK49_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afff99bcd00e81cf7e0df77080bcc7dcd"> 2015</a></span><span class="preprocessor">#define OTP_SW_LOCK49_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"> 2016</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"> 2017</span><span class="comment">// Register    : OTP_SW_LOCK50</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"> 2018</span><span class="comment">// Description : Software lock register for page 50.</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"> 2019</span><span class="comment">//</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"> 2020</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"> 2021</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"> 2022</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"> 2023</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae69fd6daedc5fbceebbe17f8a398c71f"> 2024</a></span><span class="preprocessor">#define OTP_SW_LOCK50_OFFSET _u(0x000000c8)</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac451a6cce1ee588a031b83cadd9f7a54"> 2025</a></span><span class="preprocessor">#define OTP_SW_LOCK50_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab69ec695295091562d836fc74b048854"> 2026</a></span><span class="preprocessor">#define OTP_SW_LOCK50_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"> 2027</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"> 2028</span><span class="comment">// Field       : OTP_SW_LOCK50_NSEC</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"> 2029</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"> 2030</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"> 2031</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0218d8c2045164987f7e590944e35405"> 2033</a></span><span class="preprocessor">#define OTP_SW_LOCK50_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad5d2d0adc014a705282c6e2df16bd11f"> 2034</a></span><span class="preprocessor">#define OTP_SW_LOCK50_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8bbad28e6de3806cdcb6daa04eeeed43"> 2035</a></span><span class="preprocessor">#define OTP_SW_LOCK50_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9dbd0ca9934a2b53efd2008b11554e07"> 2036</a></span><span class="preprocessor">#define OTP_SW_LOCK50_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac67ed689b6e2e43793100048c782d5ea"> 2037</a></span><span class="preprocessor">#define OTP_SW_LOCK50_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab10dbe6b43b997500be3b008994ed468"> 2038</a></span><span class="preprocessor">#define OTP_SW_LOCK50_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ade41cbf4c37fe02757a4af8a450271dd"> 2039</a></span><span class="preprocessor">#define OTP_SW_LOCK50_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2420ba0df70c47889f7933410083c332"> 2040</a></span><span class="preprocessor">#define OTP_SW_LOCK50_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"> 2041</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"> 2042</span><span class="comment">// Field       : OTP_SW_LOCK50_SEC</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"> 2043</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"> 2044</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"> 2045</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"> 2046</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"> 2047</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aeffb207e6c223e4c500d914e68038507"> 2048</a></span><span class="preprocessor">#define OTP_SW_LOCK50_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac965fc2374c5a25ca3f3c12e64012653"> 2049</a></span><span class="preprocessor">#define OTP_SW_LOCK50_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4cf12f7ec63813077a5371f6df51e4c2"> 2050</a></span><span class="preprocessor">#define OTP_SW_LOCK50_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aeb7ebc1321900a2291d8be63e0029cee"> 2051</a></span><span class="preprocessor">#define OTP_SW_LOCK50_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af7e44e8c39f0df73dd3367e0cbff488d"> 2052</a></span><span class="preprocessor">#define OTP_SW_LOCK50_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9e23fc0cba9f0c579cf833094fe9d099"> 2053</a></span><span class="preprocessor">#define OTP_SW_LOCK50_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1b36fdf4b39aa45b9099ba641d7f74be"> 2054</a></span><span class="preprocessor">#define OTP_SW_LOCK50_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a58749c1cb4a0492c7519da3795e148f0"> 2055</a></span><span class="preprocessor">#define OTP_SW_LOCK50_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"> 2056</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"> 2057</span><span class="comment">// Register    : OTP_SW_LOCK51</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"> 2058</span><span class="comment">// Description : Software lock register for page 51.</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"> 2059</span><span class="comment">//</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"> 2060</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"> 2061</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"> 2062</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"> 2063</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2729b9091bb49a5291500e1a8ef1fbf5"> 2064</a></span><span class="preprocessor">#define OTP_SW_LOCK51_OFFSET _u(0x000000cc)</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a323a3897d6f58423fed828fdc0c94213"> 2065</a></span><span class="preprocessor">#define OTP_SW_LOCK51_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7bee4c26fbf01d57a0096fc4956fa6a2"> 2066</a></span><span class="preprocessor">#define OTP_SW_LOCK51_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">// Field       : OTP_SW_LOCK51_NSEC</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"> 2071</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"> 2072</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5eab4cdde26656a215be61c018a7082c"> 2073</a></span><span class="preprocessor">#define OTP_SW_LOCK51_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a92e3a877bcee0d325e28cff949ce6c1c"> 2074</a></span><span class="preprocessor">#define OTP_SW_LOCK51_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1fe53cd76e78f0c5053c102c0f3602c1"> 2075</a></span><span class="preprocessor">#define OTP_SW_LOCK51_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aad2e518c36986a65f02534a3ccf8f4d6"> 2076</a></span><span class="preprocessor">#define OTP_SW_LOCK51_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac0aa5939b004d3e4cf23766d6007f1bd"> 2077</a></span><span class="preprocessor">#define OTP_SW_LOCK51_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4dc0ef0b1be11c9cec023cf19fe12fd9"> 2078</a></span><span class="preprocessor">#define OTP_SW_LOCK51_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9b248c57a9ecc15f4c74b8b1cf1452bb"> 2079</a></span><span class="preprocessor">#define OTP_SW_LOCK51_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a30f75923638a2da1db51bb481c6e92dc"> 2080</a></span><span class="preprocessor">#define OTP_SW_LOCK51_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"> 2081</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"> 2082</span><span class="comment">// Field       : OTP_SW_LOCK51_SEC</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"> 2083</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"> 2084</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"> 2085</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"> 2086</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"> 2087</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3c15959fcf63b2e54a0debac3bc04234"> 2088</a></span><span class="preprocessor">#define OTP_SW_LOCK51_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3009047ff925ab000038520a66d636e3"> 2089</a></span><span class="preprocessor">#define OTP_SW_LOCK51_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac59f50e561fac8c8b40b8826c43b78dd"> 2090</a></span><span class="preprocessor">#define OTP_SW_LOCK51_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0571b6e2b5d33d6c00a962d5a5d6e1e2"> 2091</a></span><span class="preprocessor">#define OTP_SW_LOCK51_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab49a5a05ce18db6549353a2e7fb71cac"> 2092</a></span><span class="preprocessor">#define OTP_SW_LOCK51_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1f96a664728af52da258f6e618e8c93d"> 2093</a></span><span class="preprocessor">#define OTP_SW_LOCK51_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acb2f6a5c498517de9df5b27735cb5a74"> 2094</a></span><span class="preprocessor">#define OTP_SW_LOCK51_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab448cd26be96b8e9e9c597cbfcae6ffc"> 2095</a></span><span class="preprocessor">#define OTP_SW_LOCK51_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"> 2096</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"> 2097</span><span class="comment">// Register    : OTP_SW_LOCK52</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span><span class="comment">// Description : Software lock register for page 52.</span></div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment">//</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7f130013dc73d748dd25a5fb650b3322"> 2104</a></span><span class="preprocessor">#define OTP_SW_LOCK52_OFFSET _u(0x000000d0)</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2e2c8875e5c1e51a832370273e19fa19"> 2105</a></span><span class="preprocessor">#define OTP_SW_LOCK52_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad84b32a8a1e0fcef8be12eaff403d31b"> 2106</a></span><span class="preprocessor">#define OTP_SW_LOCK52_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"> 2107</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"> 2108</span><span class="comment">// Field       : OTP_SW_LOCK52_NSEC</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"> 2109</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"> 2110</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"> 2111</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"> 2112</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a08d89600b8c34359b89b2114bdd2dc16"> 2113</a></span><span class="preprocessor">#define OTP_SW_LOCK52_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac8374a6ac570b32e054df0cb1229de6f"> 2114</a></span><span class="preprocessor">#define OTP_SW_LOCK52_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5b0636b1cd5852a3005555942ef418fa"> 2115</a></span><span class="preprocessor">#define OTP_SW_LOCK52_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a812268a24ba8d04e96575bc269365c19"> 2116</a></span><span class="preprocessor">#define OTP_SW_LOCK52_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a11ee03b3d68c7a116784ae2419b8a2fb"> 2117</a></span><span class="preprocessor">#define OTP_SW_LOCK52_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab60dd0155696c9c444b79ad5afd877cc"> 2118</a></span><span class="preprocessor">#define OTP_SW_LOCK52_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3e4ef07d9acaa26e9d7b205c3413e7b4"> 2119</a></span><span class="preprocessor">#define OTP_SW_LOCK52_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aac3429d0d57fbce66c47275a65e04145"> 2120</a></span><span class="preprocessor">#define OTP_SW_LOCK52_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"> 2121</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"> 2122</span><span class="comment">// Field       : OTP_SW_LOCK52_SEC</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"> 2123</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"> 2124</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"> 2125</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"> 2126</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"> 2127</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#addc88b759c53ecccee58c5913b73c6e2"> 2128</a></span><span class="preprocessor">#define OTP_SW_LOCK52_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad59b7bcf8eec1af1c8fb262aafe6ba92"> 2129</a></span><span class="preprocessor">#define OTP_SW_LOCK52_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aeff55777b6a51f4353a7fd4ff1473c6e"> 2130</a></span><span class="preprocessor">#define OTP_SW_LOCK52_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa73f33ea7e08442f97f0ec23fa5a0e2c"> 2131</a></span><span class="preprocessor">#define OTP_SW_LOCK52_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3b3689e001bc67eb880e58ebd3d65776"> 2132</a></span><span class="preprocessor">#define OTP_SW_LOCK52_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5521ffebaf670fe43a728bf8b64a8663"> 2133</a></span><span class="preprocessor">#define OTP_SW_LOCK52_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2e2907cc12993d068a249c9bb809ade9"> 2134</a></span><span class="preprocessor">#define OTP_SW_LOCK52_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac20f13c8d04a03c82e7a6386f460855e"> 2135</a></span><span class="preprocessor">#define OTP_SW_LOCK52_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"> 2137</span><span class="comment">// Register    : OTP_SW_LOCK53</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"> 2138</span><span class="comment">// Description : Software lock register for page 53.</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"> 2139</span><span class="comment">//</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"> 2140</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"> 2141</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"> 2142</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"> 2143</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abbf9ad8421515b1514aaaf937399c477"> 2144</a></span><span class="preprocessor">#define OTP_SW_LOCK53_OFFSET _u(0x000000d4)</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a58b3f2708a88ddc8581d7de2cce397c3"> 2145</a></span><span class="preprocessor">#define OTP_SW_LOCK53_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae993d634d5728a8b6d6146498fc91c75"> 2146</a></span><span class="preprocessor">#define OTP_SW_LOCK53_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"> 2147</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"> 2148</span><span class="comment">// Field       : OTP_SW_LOCK53_NSEC</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"> 2149</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"> 2150</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"> 2151</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"> 2152</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1559d088815fc69c4f581042f6b7a05c"> 2153</a></span><span class="preprocessor">#define OTP_SW_LOCK53_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abfaff2c712a35f33d5ed61edeeaa83bb"> 2154</a></span><span class="preprocessor">#define OTP_SW_LOCK53_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3ae09f2151c8e528db06e120f31cdfea"> 2155</a></span><span class="preprocessor">#define OTP_SW_LOCK53_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae6d32698c9f2b8b16230fc2359a25545"> 2156</a></span><span class="preprocessor">#define OTP_SW_LOCK53_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2c661e89ef487c05b0db3b7a513d4089"> 2157</a></span><span class="preprocessor">#define OTP_SW_LOCK53_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab64e9c551d1ac72e633126ae6f8b880d"> 2158</a></span><span class="preprocessor">#define OTP_SW_LOCK53_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4d74db8978d4575c86b2a537824d9c4f"> 2159</a></span><span class="preprocessor">#define OTP_SW_LOCK53_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1ac69d7f4797e6ecd02ebcf181c7cc91"> 2160</a></span><span class="preprocessor">#define OTP_SW_LOCK53_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"> 2161</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"> 2162</span><span class="comment">// Field       : OTP_SW_LOCK53_SEC</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"> 2163</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3fecacae9866cdc60d72474816bca30b"> 2168</a></span><span class="preprocessor">#define OTP_SW_LOCK53_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae5658dc2016d66db1a8c3c3c65020079"> 2169</a></span><span class="preprocessor">#define OTP_SW_LOCK53_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afd2b159cb06273d3cee0a292d504f987"> 2170</a></span><span class="preprocessor">#define OTP_SW_LOCK53_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a07ace0eba652c5ca529fc561b36c7817"> 2171</a></span><span class="preprocessor">#define OTP_SW_LOCK53_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa7fd15086006ce671cf96093cdae8ed5"> 2172</a></span><span class="preprocessor">#define OTP_SW_LOCK53_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a41f014be1d3118d589a5539a585d7b52"> 2173</a></span><span class="preprocessor">#define OTP_SW_LOCK53_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa5f7ab6221c671be41514cd9a3a1a6c4"> 2174</a></span><span class="preprocessor">#define OTP_SW_LOCK53_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af3991ace48d903e610d3df7649ddee76"> 2175</a></span><span class="preprocessor">#define OTP_SW_LOCK53_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"> 2176</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"> 2177</span><span class="comment">// Register    : OTP_SW_LOCK54</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"> 2178</span><span class="comment">// Description : Software lock register for page 54.</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"> 2179</span><span class="comment">//</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"> 2180</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"> 2181</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"> 2182</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"> 2183</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3a212479be4fc261eadce2394baff426"> 2184</a></span><span class="preprocessor">#define OTP_SW_LOCK54_OFFSET _u(0x000000d8)</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4f1051fd614c78dc88849304833d892f"> 2185</a></span><span class="preprocessor">#define OTP_SW_LOCK54_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8695d8bdbd79710e090775e66e612448"> 2186</a></span><span class="preprocessor">#define OTP_SW_LOCK54_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"> 2187</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"> 2188</span><span class="comment">// Field       : OTP_SW_LOCK54_NSEC</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"> 2189</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"> 2190</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"> 2191</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"> 2192</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a86dbc21dcc77276398639b77e9959c43"> 2193</a></span><span class="preprocessor">#define OTP_SW_LOCK54_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afc3e54c523e560397810b32d72e50674"> 2194</a></span><span class="preprocessor">#define OTP_SW_LOCK54_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1a39c4a23e894cbeced15ee422ec39f7"> 2195</a></span><span class="preprocessor">#define OTP_SW_LOCK54_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a19831ab122c0fc1f2b8d8f19474fb70f"> 2196</a></span><span class="preprocessor">#define OTP_SW_LOCK54_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2bb4362b791353bdda338a45c5066975"> 2197</a></span><span class="preprocessor">#define OTP_SW_LOCK54_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a05f16f9fbac65d0e0ec01a95ceff3dd8"> 2198</a></span><span class="preprocessor">#define OTP_SW_LOCK54_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aee34c714facf9c5e3e06924b456a264d"> 2199</a></span><span class="preprocessor">#define OTP_SW_LOCK54_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac89690266d1e34ec070ee1197d6a03bf"> 2200</a></span><span class="preprocessor">#define OTP_SW_LOCK54_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment">// Field       : OTP_SW_LOCK54_SEC</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"> 2203</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"> 2204</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"> 2205</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"> 2206</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"> 2207</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad18cda6be78680b7631ba52472fa98be"> 2208</a></span><span class="preprocessor">#define OTP_SW_LOCK54_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adc6ae958a8cc21e15bba6f3270ce2b89"> 2209</a></span><span class="preprocessor">#define OTP_SW_LOCK54_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a31f0a9674f12a4d6c8e53969861971af"> 2210</a></span><span class="preprocessor">#define OTP_SW_LOCK54_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8c1f44e148f166251400d42c2561d578"> 2211</a></span><span class="preprocessor">#define OTP_SW_LOCK54_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae115eda3c7c447cceb9b1622b0cc845f"> 2212</a></span><span class="preprocessor">#define OTP_SW_LOCK54_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3ec07c7ec378836171a2ad01ebcdec93"> 2213</a></span><span class="preprocessor">#define OTP_SW_LOCK54_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad4a4d7b2ee9ce1e4ebc81b7f6b0eea42"> 2214</a></span><span class="preprocessor">#define OTP_SW_LOCK54_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaa7233f7998778b1faee5406d908cb69"> 2215</a></span><span class="preprocessor">#define OTP_SW_LOCK54_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"> 2216</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"> 2217</span><span class="comment">// Register    : OTP_SW_LOCK55</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"> 2218</span><span class="comment">// Description : Software lock register for page 55.</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"> 2219</span><span class="comment">//</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"> 2220</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"> 2221</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"> 2222</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"> 2223</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac3615c8a3bc77da457dbf227cfd9ce0a"> 2224</a></span><span class="preprocessor">#define OTP_SW_LOCK55_OFFSET _u(0x000000dc)</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a48cef22a5e826d3af419bee5e3ded0ff"> 2225</a></span><span class="preprocessor">#define OTP_SW_LOCK55_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adc1e1944a8f6a1d50e8e41c996cd4c00"> 2226</a></span><span class="preprocessor">#define OTP_SW_LOCK55_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"> 2227</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"> 2228</span><span class="comment">// Field       : OTP_SW_LOCK55_NSEC</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"> 2229</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"> 2230</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"> 2231</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"> 2232</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0ee6260e7cb1b6e534b5113ec058f26f"> 2233</a></span><span class="preprocessor">#define OTP_SW_LOCK55_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac57ae700b18543e0515a5f4ab7467cd2"> 2234</a></span><span class="preprocessor">#define OTP_SW_LOCK55_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4d6ccf401c9dbf8d32bcc1830c3e95db"> 2235</a></span><span class="preprocessor">#define OTP_SW_LOCK55_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa459d9170c25fa5427f2a14e8251bf9f"> 2236</a></span><span class="preprocessor">#define OTP_SW_LOCK55_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad58d53e2a148eba1d78e3ba89e76732f"> 2237</a></span><span class="preprocessor">#define OTP_SW_LOCK55_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0b0364586972a47b66cbe7b35f2fa8d3"> 2238</a></span><span class="preprocessor">#define OTP_SW_LOCK55_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4b44c0392c15ee44475156a86275b6c9"> 2239</a></span><span class="preprocessor">#define OTP_SW_LOCK55_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a96748898dccfaa948b9a622520f15d8d"> 2240</a></span><span class="preprocessor">#define OTP_SW_LOCK55_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"> 2241</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"> 2242</span><span class="comment">// Field       : OTP_SW_LOCK55_SEC</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"> 2243</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"> 2244</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"> 2245</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"> 2246</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"> 2247</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa17e83a44a02282da17961ba3258cfd7"> 2248</a></span><span class="preprocessor">#define OTP_SW_LOCK55_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad8493e16bbb50472c942e4d6a9354c4d"> 2249</a></span><span class="preprocessor">#define OTP_SW_LOCK55_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad0eab1109f11c0f6f40d3a612b2293a3"> 2250</a></span><span class="preprocessor">#define OTP_SW_LOCK55_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac1302adbbd6f8190238d987b7041366d"> 2251</a></span><span class="preprocessor">#define OTP_SW_LOCK55_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0739166e4a5502cb8ca983d1baa808dc"> 2252</a></span><span class="preprocessor">#define OTP_SW_LOCK55_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad477f6c8a0907025d076742a1d6658a3"> 2253</a></span><span class="preprocessor">#define OTP_SW_LOCK55_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abf032cf23187000ec33128a5d0ca66ad"> 2254</a></span><span class="preprocessor">#define OTP_SW_LOCK55_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad28854f0575e7d96380df061e9784570"> 2255</a></span><span class="preprocessor">#define OTP_SW_LOCK55_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"> 2256</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"> 2257</span><span class="comment">// Register    : OTP_SW_LOCK56</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"> 2258</span><span class="comment">// Description : Software lock register for page 56.</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"> 2259</span><span class="comment">//</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"> 2260</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"> 2261</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"> 2262</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"> 2263</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a383dd08ddef4a260c1adbd5515307572"> 2264</a></span><span class="preprocessor">#define OTP_SW_LOCK56_OFFSET _u(0x000000e0)</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaa439a2ead71c2590954cbeff8512784"> 2265</a></span><span class="preprocessor">#define OTP_SW_LOCK56_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab281eb28b8d8e318c7102e6293b7a6b0"> 2266</a></span><span class="preprocessor">#define OTP_SW_LOCK56_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"> 2267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"> 2268</span><span class="comment">// Field       : OTP_SW_LOCK56_NSEC</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"> 2269</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"> 2270</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"> 2271</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"> 2272</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a26a7cc80b26827310ee598bab639f131"> 2273</a></span><span class="preprocessor">#define OTP_SW_LOCK56_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1ae1f5218c623e98f94e6d56d1e84634"> 2274</a></span><span class="preprocessor">#define OTP_SW_LOCK56_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abeb4cac324cf5bfad8e72083d32b9aa5"> 2275</a></span><span class="preprocessor">#define OTP_SW_LOCK56_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab042ca6baf536887b958138c09ddb943"> 2276</a></span><span class="preprocessor">#define OTP_SW_LOCK56_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a667dc3258e724ffbe12ed5bcefa2c62f"> 2277</a></span><span class="preprocessor">#define OTP_SW_LOCK56_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0e59b4076ba83217da0bb24f6395f3aa"> 2278</a></span><span class="preprocessor">#define OTP_SW_LOCK56_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4e00a29e68d7fe751863af675893b8f5"> 2279</a></span><span class="preprocessor">#define OTP_SW_LOCK56_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0d57fab53401189cdfa1347683ec85fd"> 2280</a></span><span class="preprocessor">#define OTP_SW_LOCK56_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"> 2281</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"> 2282</span><span class="comment">// Field       : OTP_SW_LOCK56_SEC</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a73317ce0b63b08f9decda80e5bf9e4bb"> 2288</a></span><span class="preprocessor">#define OTP_SW_LOCK56_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae90fa2d6ff1ceb6a698e7ce3d928da24"> 2289</a></span><span class="preprocessor">#define OTP_SW_LOCK56_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8703651be6889550b4ea496b65a22014"> 2290</a></span><span class="preprocessor">#define OTP_SW_LOCK56_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac9b38da4274f3a5911703f39b925d0be"> 2291</a></span><span class="preprocessor">#define OTP_SW_LOCK56_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3079ff81f4f881aa93ffda3c53757a22"> 2292</a></span><span class="preprocessor">#define OTP_SW_LOCK56_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#add1b51aecc2eeedc990db06d30da4c58"> 2293</a></span><span class="preprocessor">#define OTP_SW_LOCK56_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afe8b2b44910bd320570559b51d19f50d"> 2294</a></span><span class="preprocessor">#define OTP_SW_LOCK56_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6a73351df93ec26883f16bf746a27da0"> 2295</a></span><span class="preprocessor">#define OTP_SW_LOCK56_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"> 2296</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"> 2297</span><span class="comment">// Register    : OTP_SW_LOCK57</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"> 2298</span><span class="comment">// Description : Software lock register for page 57.</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"> 2299</span><span class="comment">//</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"> 2300</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"> 2301</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"> 2302</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"> 2303</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a154b2b2fc2fa386d5dd956ba03b8e563"> 2304</a></span><span class="preprocessor">#define OTP_SW_LOCK57_OFFSET _u(0x000000e4)</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8ebb06bcf569e5e5172707f088404690"> 2305</a></span><span class="preprocessor">#define OTP_SW_LOCK57_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3abac67994849ea39562c69ced4e7793"> 2306</a></span><span class="preprocessor">#define OTP_SW_LOCK57_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"> 2307</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"> 2308</span><span class="comment">// Field       : OTP_SW_LOCK57_NSEC</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"> 2309</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"> 2310</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"> 2311</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"> 2312</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4a94cfde5137788d13affd92b3beab03"> 2313</a></span><span class="preprocessor">#define OTP_SW_LOCK57_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0ccf06d8f27009298b5e18c34e9fbd75"> 2314</a></span><span class="preprocessor">#define OTP_SW_LOCK57_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6356a6e74f896a7e11cdb0e404c78f2d"> 2315</a></span><span class="preprocessor">#define OTP_SW_LOCK57_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afa72700471070786c5a5b2200f61f876"> 2316</a></span><span class="preprocessor">#define OTP_SW_LOCK57_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afe910acf74625f3fafdc987786905136"> 2317</a></span><span class="preprocessor">#define OTP_SW_LOCK57_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acaccbdaff848e3c5961534e80dc9d9bc"> 2318</a></span><span class="preprocessor">#define OTP_SW_LOCK57_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0e76e037d1c624561a5ff63844823091"> 2319</a></span><span class="preprocessor">#define OTP_SW_LOCK57_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0f2e54657e584c5a2d248a1ba07d724a"> 2320</a></span><span class="preprocessor">#define OTP_SW_LOCK57_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment">// Field       : OTP_SW_LOCK57_SEC</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"> 2323</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"> 2324</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"> 2325</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"> 2326</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7ded6f98144003f9d141713f910a5062"> 2328</a></span><span class="preprocessor">#define OTP_SW_LOCK57_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad952049b7e41ee4a75efd0a95225edbd"> 2329</a></span><span class="preprocessor">#define OTP_SW_LOCK57_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a93e5f4957605a7147ac3815ebb901973"> 2330</a></span><span class="preprocessor">#define OTP_SW_LOCK57_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a73da75b4ec803dc35c81b0f4cf446c05"> 2331</a></span><span class="preprocessor">#define OTP_SW_LOCK57_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0ecf7401045604663327e55070398b6a"> 2332</a></span><span class="preprocessor">#define OTP_SW_LOCK57_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5e42682a8692238c60ed58a1ffca8486"> 2333</a></span><span class="preprocessor">#define OTP_SW_LOCK57_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa842c403ef82a0b752d8449f159da287"> 2334</a></span><span class="preprocessor">#define OTP_SW_LOCK57_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1d73a00d2d02f486e23b7002e204ef9e"> 2335</a></span><span class="preprocessor">#define OTP_SW_LOCK57_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"> 2336</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"> 2337</span><span class="comment">// Register    : OTP_SW_LOCK58</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"> 2338</span><span class="comment">// Description : Software lock register for page 58.</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"> 2339</span><span class="comment">//</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"> 2340</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"> 2341</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"> 2342</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"> 2343</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a50b6e572a5d7432039bbd0ca9b5853c3"> 2344</a></span><span class="preprocessor">#define OTP_SW_LOCK58_OFFSET _u(0x000000e8)</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a98c81c1b7cf7b30ac739554d2f76f08d"> 2345</a></span><span class="preprocessor">#define OTP_SW_LOCK58_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a94a4c6e3ef310d37212ca8c982ad94c4"> 2346</a></span><span class="preprocessor">#define OTP_SW_LOCK58_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"> 2347</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"> 2348</span><span class="comment">// Field       : OTP_SW_LOCK58_NSEC</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"> 2349</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"> 2350</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"> 2351</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"> 2352</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af1234b5ca4897816bb5e0e788897d5a3"> 2353</a></span><span class="preprocessor">#define OTP_SW_LOCK58_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5d9cedbd5dcaaf84d9d7a459994f5010"> 2354</a></span><span class="preprocessor">#define OTP_SW_LOCK58_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6d23aae480bc25f47f64bbd0db0f81b6"> 2355</a></span><span class="preprocessor">#define OTP_SW_LOCK58_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8e1c907b4836c5aaf55fc797587224e7"> 2356</a></span><span class="preprocessor">#define OTP_SW_LOCK58_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a03d94af508ef04bfcd0f4170a7819263"> 2357</a></span><span class="preprocessor">#define OTP_SW_LOCK58_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8043c76fc0aaf2e019e0550c3f936421"> 2358</a></span><span class="preprocessor">#define OTP_SW_LOCK58_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9a89f078015ec8668a9e3ffcc7fd890e"> 2359</a></span><span class="preprocessor">#define OTP_SW_LOCK58_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad42a2a378eabc50bbc32f2c991722167"> 2360</a></span><span class="preprocessor">#define OTP_SW_LOCK58_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"> 2361</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"> 2362</span><span class="comment">// Field       : OTP_SW_LOCK58_SEC</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"> 2363</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"> 2364</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"> 2365</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6b38ebb590b89d01fe3639faa3e3abf4"> 2368</a></span><span class="preprocessor">#define OTP_SW_LOCK58_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3ad4545df90855ed40cc2f48d0a749f9"> 2369</a></span><span class="preprocessor">#define OTP_SW_LOCK58_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1f87510b02e1266164cf433b70be4fab"> 2370</a></span><span class="preprocessor">#define OTP_SW_LOCK58_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6513095e533732680db6a970720b775f"> 2371</a></span><span class="preprocessor">#define OTP_SW_LOCK58_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aab1f1538bafd120479dd39ccc2941814"> 2372</a></span><span class="preprocessor">#define OTP_SW_LOCK58_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7959193b5aa29c1777225cd84edd5f01"> 2373</a></span><span class="preprocessor">#define OTP_SW_LOCK58_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6cbd5b73bbb5f2a66825289e01d659df"> 2374</a></span><span class="preprocessor">#define OTP_SW_LOCK58_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6b286f76af1710dff4b86f76c8e2abc6"> 2375</a></span><span class="preprocessor">#define OTP_SW_LOCK58_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"> 2376</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"> 2377</span><span class="comment">// Register    : OTP_SW_LOCK59</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"> 2378</span><span class="comment">// Description : Software lock register for page 59.</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"> 2379</span><span class="comment">//</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"> 2380</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"> 2381</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"> 2382</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"> 2383</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab35b313717432ab16cf228019ee5d274"> 2384</a></span><span class="preprocessor">#define OTP_SW_LOCK59_OFFSET _u(0x000000ec)</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a57e4881598d5022efb9b16aa66a1449d"> 2385</a></span><span class="preprocessor">#define OTP_SW_LOCK59_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a93343a3bb44ac500248f900d14e624fc"> 2386</a></span><span class="preprocessor">#define OTP_SW_LOCK59_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"> 2387</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"> 2388</span><span class="comment">// Field       : OTP_SW_LOCK59_NSEC</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"> 2389</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"> 2390</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"> 2391</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"> 2392</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acd40d11deb413179e6f79b8d4e3b28df"> 2393</a></span><span class="preprocessor">#define OTP_SW_LOCK59_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6c3523127bf07ef371e92ba0da1e5d81"> 2394</a></span><span class="preprocessor">#define OTP_SW_LOCK59_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ada795d1b853f204a74c7a89e2fea85bb"> 2395</a></span><span class="preprocessor">#define OTP_SW_LOCK59_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7d4aee9f449168984335eea51c1d3ff1"> 2396</a></span><span class="preprocessor">#define OTP_SW_LOCK59_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a542a9ab93f54c5579249f81d7f86f548"> 2397</a></span><span class="preprocessor">#define OTP_SW_LOCK59_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a60f36052132c647acfe50ece8b67d34e"> 2398</a></span><span class="preprocessor">#define OTP_SW_LOCK59_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9691e2f98c052b9541d75d1e7fbb61bb"> 2399</a></span><span class="preprocessor">#define OTP_SW_LOCK59_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a089466e25dd66aa0eaf7a01aed3f099a"> 2400</a></span><span class="preprocessor">#define OTP_SW_LOCK59_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"> 2401</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"> 2402</span><span class="comment">// Field       : OTP_SW_LOCK59_SEC</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"> 2403</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"> 2404</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"> 2405</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"> 2406</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"> 2407</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a21a008d108d7d1eb1c603e8434910cea"> 2408</a></span><span class="preprocessor">#define OTP_SW_LOCK59_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad8a6ee3c8f11de271506897b5a2dae09"> 2409</a></span><span class="preprocessor">#define OTP_SW_LOCK59_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0ee030dc8184086f1900b78ee480ea86"> 2410</a></span><span class="preprocessor">#define OTP_SW_LOCK59_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a865ed2c6c8a8136723d59075973c8015"> 2411</a></span><span class="preprocessor">#define OTP_SW_LOCK59_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a644a65c500c88a1563420e517e5f7fa1"> 2412</a></span><span class="preprocessor">#define OTP_SW_LOCK59_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3373bc11ff5c3ab1bd06490ffa026b76"> 2413</a></span><span class="preprocessor">#define OTP_SW_LOCK59_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af4d7c31f007f910550e7cc8c088a4a61"> 2414</a></span><span class="preprocessor">#define OTP_SW_LOCK59_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6e4c2d61a14bfed8abe0d424ca2a521a"> 2415</a></span><span class="preprocessor">#define OTP_SW_LOCK59_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"> 2416</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"> 2417</span><span class="comment">// Register    : OTP_SW_LOCK60</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"> 2418</span><span class="comment">// Description : Software lock register for page 60.</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"> 2419</span><span class="comment">//</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"> 2420</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"> 2421</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"> 2422</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"> 2423</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a54354c6bb108612cba929f35230c8405"> 2424</a></span><span class="preprocessor">#define OTP_SW_LOCK60_OFFSET _u(0x000000f0)</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae769e2e2cb4cbf45a6ecc631338d3c78"> 2425</a></span><span class="preprocessor">#define OTP_SW_LOCK60_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac4a20376816b3c3cca4c46a63cbb514f"> 2426</a></span><span class="preprocessor">#define OTP_SW_LOCK60_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="comment">// Field       : OTP_SW_LOCK60_NSEC</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"> 2432</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a79b1387303de242de457e354a8406c5b"> 2433</a></span><span class="preprocessor">#define OTP_SW_LOCK60_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a26363c67982de8a412b67883bb9a8ea7"> 2434</a></span><span class="preprocessor">#define OTP_SW_LOCK60_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a52f6c1fe06ae27969774c039007038f0"> 2435</a></span><span class="preprocessor">#define OTP_SW_LOCK60_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acb411a3436e82de085518c739d176425"> 2436</a></span><span class="preprocessor">#define OTP_SW_LOCK60_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa8618f401130cc0f202d8b9f430d6c18"> 2437</a></span><span class="preprocessor">#define OTP_SW_LOCK60_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9b3066c222d4c4ff14a707a309bebf65"> 2438</a></span><span class="preprocessor">#define OTP_SW_LOCK60_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac5d8e19761d161bfea95ecc23302d8f0"> 2439</a></span><span class="preprocessor">#define OTP_SW_LOCK60_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8f05f775e28f6eccc036d45d74ded516"> 2440</a></span><span class="preprocessor">#define OTP_SW_LOCK60_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"> 2441</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"> 2442</span><span class="comment">// Field       : OTP_SW_LOCK60_SEC</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"> 2443</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"> 2444</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"> 2445</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"> 2446</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"> 2447</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a011143dbf03126c5762dd74f81bb0fb0"> 2448</a></span><span class="preprocessor">#define OTP_SW_LOCK60_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af70c7da5b9dadc79bf6e0b6c7a4adcd7"> 2449</a></span><span class="preprocessor">#define OTP_SW_LOCK60_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a68ec608616d1f7574234439d8ff94f12"> 2450</a></span><span class="preprocessor">#define OTP_SW_LOCK60_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae3cf3613f8cc699a73d4b23979e63f65"> 2451</a></span><span class="preprocessor">#define OTP_SW_LOCK60_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af1996e289be4fe73e34b3f12e838d90d"> 2452</a></span><span class="preprocessor">#define OTP_SW_LOCK60_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa7acf6dabfe0f4db91e6b8f3db456151"> 2453</a></span><span class="preprocessor">#define OTP_SW_LOCK60_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad7b140f142c8b5a639e3e3853d23685d"> 2454</a></span><span class="preprocessor">#define OTP_SW_LOCK60_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad04864483c7c871d016c0da696b10662"> 2455</a></span><span class="preprocessor">#define OTP_SW_LOCK60_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"> 2456</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"> 2457</span><span class="comment">// Register    : OTP_SW_LOCK61</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"> 2458</span><span class="comment">// Description : Software lock register for page 61.</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"> 2459</span><span class="comment">//</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"> 2460</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"> 2461</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"> 2462</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"> 2463</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9edf8c797184d38968fd6ce0d0f6d605"> 2464</a></span><span class="preprocessor">#define OTP_SW_LOCK61_OFFSET _u(0x000000f4)</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a669e3759c1954d35cc55c78442d44bac"> 2465</a></span><span class="preprocessor">#define OTP_SW_LOCK61_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a89a6872ece8711ef169c66bdd01c31d5"> 2466</a></span><span class="preprocessor">#define OTP_SW_LOCK61_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"> 2467</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"> 2468</span><span class="comment">// Field       : OTP_SW_LOCK61_NSEC</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"> 2469</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"> 2470</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"> 2471</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"> 2472</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0f5650c55f747fd69363302659be8ffc"> 2473</a></span><span class="preprocessor">#define OTP_SW_LOCK61_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab051b30bc6990f81e494378e3c01f153"> 2474</a></span><span class="preprocessor">#define OTP_SW_LOCK61_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7ebcb4ef6a69bdee6b07f8375006e555"> 2475</a></span><span class="preprocessor">#define OTP_SW_LOCK61_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9797069309bb80558a030c92a4db21ce"> 2476</a></span><span class="preprocessor">#define OTP_SW_LOCK61_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a87d26a39dff6ac3888e697fa1e3347b9"> 2477</a></span><span class="preprocessor">#define OTP_SW_LOCK61_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abd3230177949a6c60997088daba7788e"> 2478</a></span><span class="preprocessor">#define OTP_SW_LOCK61_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a506ac2177d150e9e98a94c2a07c768bb"> 2479</a></span><span class="preprocessor">#define OTP_SW_LOCK61_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac79e5eed3bc1307699d106a64630e01f"> 2480</a></span><span class="preprocessor">#define OTP_SW_LOCK61_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"> 2481</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"> 2482</span><span class="comment">// Field       : OTP_SW_LOCK61_SEC</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"> 2483</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"> 2484</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"> 2485</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"> 2486</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"> 2487</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa0aee65e7098717b6bbfe36e51076ea8"> 2488</a></span><span class="preprocessor">#define OTP_SW_LOCK61_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4424d0cecd5630b22668f2c30a6bf88b"> 2489</a></span><span class="preprocessor">#define OTP_SW_LOCK61_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad5e2231103a6ee83a7c85f363c135e97"> 2490</a></span><span class="preprocessor">#define OTP_SW_LOCK61_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a69a203955de04e9cd7d9995b7173f38b"> 2491</a></span><span class="preprocessor">#define OTP_SW_LOCK61_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a55ae594de605b427c46ebfe2de08ef7b"> 2492</a></span><span class="preprocessor">#define OTP_SW_LOCK61_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5088cbb0ed9b1e98f3827ac34212732a"> 2493</a></span><span class="preprocessor">#define OTP_SW_LOCK61_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a98f9243547cefc61087372f01bd5b45d"> 2494</a></span><span class="preprocessor">#define OTP_SW_LOCK61_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6e8e89cd994903da732d7c708591f819"> 2495</a></span><span class="preprocessor">#define OTP_SW_LOCK61_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"> 2496</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"> 2497</span><span class="comment">// Register    : OTP_SW_LOCK62</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"> 2498</span><span class="comment">// Description : Software lock register for page 62.</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"> 2499</span><span class="comment">//</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"> 2500</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"> 2501</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"> 2502</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"> 2503</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0562f83f0706a110088cd0fa00db524f"> 2504</a></span><span class="preprocessor">#define OTP_SW_LOCK62_OFFSET _u(0x000000f8)</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6f7a1203b2d0d792707206c15b125667"> 2505</a></span><span class="preprocessor">#define OTP_SW_LOCK62_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad3733cc71278f98ae3aa7e32053b0031"> 2506</a></span><span class="preprocessor">#define OTP_SW_LOCK62_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"> 2507</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"> 2508</span><span class="comment">// Field       : OTP_SW_LOCK62_NSEC</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"> 2509</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"> 2510</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"> 2511</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"> 2512</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a051b03bd8e008e861909a8d1a20dfe0a"> 2513</a></span><span class="preprocessor">#define OTP_SW_LOCK62_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a88d263e2a7c32967a43ec29d6dfa26cf"> 2514</a></span><span class="preprocessor">#define OTP_SW_LOCK62_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9f6d022dd7e45d5560c8751dd930ab36"> 2515</a></span><span class="preprocessor">#define OTP_SW_LOCK62_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0df3badca05fa74a29d4edcc655c1921"> 2516</a></span><span class="preprocessor">#define OTP_SW_LOCK62_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8bc53396a1df87697fe0e7b57ac4de45"> 2517</a></span><span class="preprocessor">#define OTP_SW_LOCK62_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0d80d1d09f74e980f9659b5b86fc1ec9"> 2518</a></span><span class="preprocessor">#define OTP_SW_LOCK62_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2049aee7678be631ad6e1b2ae06ba52a"> 2519</a></span><span class="preprocessor">#define OTP_SW_LOCK62_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7e7b3e8d06c87965f784f91644925c99"> 2520</a></span><span class="preprocessor">#define OTP_SW_LOCK62_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"> 2521</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"> 2522</span><span class="comment">// Field       : OTP_SW_LOCK62_SEC</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"> 2523</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"> 2524</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"> 2525</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"> 2526</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"> 2527</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a83076e1100d97454a427260c04463e74"> 2528</a></span><span class="preprocessor">#define OTP_SW_LOCK62_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1f9d24d7517a67fcaa68862505474048"> 2529</a></span><span class="preprocessor">#define OTP_SW_LOCK62_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afaf662776a83f497bbddf773f90dbed4"> 2530</a></span><span class="preprocessor">#define OTP_SW_LOCK62_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a85462792190e366bec255b9b04ab59c7"> 2531</a></span><span class="preprocessor">#define OTP_SW_LOCK62_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad220d40066edb1c0741cf4fe76d4faa6"> 2532</a></span><span class="preprocessor">#define OTP_SW_LOCK62_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aabfa26655d838fb0c17606a238eb354f"> 2533</a></span><span class="preprocessor">#define OTP_SW_LOCK62_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa26014dc4e11121260c6b7f8c9ea554e"> 2534</a></span><span class="preprocessor">#define OTP_SW_LOCK62_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7c0edb55454d5993492ec676bcaadcdf"> 2535</a></span><span class="preprocessor">#define OTP_SW_LOCK62_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"> 2536</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"> 2537</span><span class="comment">// Register    : OTP_SW_LOCK63</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"> 2538</span><span class="comment">// Description : Software lock register for page 63.</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"> 2539</span><span class="comment">//</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"> 2540</span><span class="comment">//               Locks are initialised from the OTP lock pages at reset. This</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"> 2541</span><span class="comment">//               register can be written to further advance the lock state of</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"> 2542</span><span class="comment">//               each page (until next reset), and read to check the current</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"> 2543</span><span class="comment">//               lock state of a page.</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad195665b8411ce61d6db62a57ae849c5"> 2544</a></span><span class="preprocessor">#define OTP_SW_LOCK63_OFFSET _u(0x000000fc)</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3838e5a71630177013ab39a94f84207f"> 2545</a></span><span class="preprocessor">#define OTP_SW_LOCK63_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0ff4f862a9967f802889e5d5452866ce"> 2546</a></span><span class="preprocessor">#define OTP_SW_LOCK63_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"> 2547</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"> 2548</span><span class="comment">// Field       : OTP_SW_LOCK63_NSEC</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"> 2549</span><span class="comment">// Description : Non-secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"> 2550</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"> 2551</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"> 2552</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aad26b0b65528e2d4b0d3b602738461e3"> 2553</a></span><span class="preprocessor">#define OTP_SW_LOCK63_NSEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a64864612c26dc9b2a05fe78d65b2cc12"> 2554</a></span><span class="preprocessor">#define OTP_SW_LOCK63_NSEC_BITS   _u(0x0000000c)</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4dd612b1b3ee79496374399387bd22b7"> 2555</a></span><span class="preprocessor">#define OTP_SW_LOCK63_NSEC_MSB    _u(3)</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a994c64ead8346955f91517850f8364bb"> 2556</a></span><span class="preprocessor">#define OTP_SW_LOCK63_NSEC_LSB    _u(2)</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a12cda33a1530f020aa4afddbd3dd25a8"> 2557</a></span><span class="preprocessor">#define OTP_SW_LOCK63_NSEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad77a001a0e94ecaf4eed3216e19f9c04"> 2558</a></span><span class="preprocessor">#define OTP_SW_LOCK63_NSEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4852cf9e1ec4473fad8342d05058dfc7"> 2559</a></span><span class="preprocessor">#define OTP_SW_LOCK63_NSEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3b0997094a3ddb0fce5e53f073ccf44c"> 2560</a></span><span class="preprocessor">#define OTP_SW_LOCK63_NSEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"> 2561</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"> 2562</span><span class="comment">// Field       : OTP_SW_LOCK63_SEC</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"> 2563</span><span class="comment">// Description : Secure lock status. Writes are OR&#39;d with the current value.</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"> 2564</span><span class="comment">//               This field is read-only to Non-secure code.</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"> 2565</span><span class="comment">//               0x0 -&gt; read_write</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"> 2566</span><span class="comment">//               0x1 -&gt; read_only</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"> 2567</span><span class="comment">//               0x3 -&gt; inaccessible</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3928db528e8873d42f286adc37433ae4"> 2568</a></span><span class="preprocessor">#define OTP_SW_LOCK63_SEC_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a12e9dee28b5c7e4dd6ce9b0237560234"> 2569</a></span><span class="preprocessor">#define OTP_SW_LOCK63_SEC_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae990084d4cf9775f039c38ceeaa513f5"> 2570</a></span><span class="preprocessor">#define OTP_SW_LOCK63_SEC_MSB    _u(1)</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aae002f162bf63b00e0c566b93899010b"> 2571</a></span><span class="preprocessor">#define OTP_SW_LOCK63_SEC_LSB    _u(0)</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad03343248735cb5a0c23d57bd85c841d"> 2572</a></span><span class="preprocessor">#define OTP_SW_LOCK63_SEC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a348173e1c26f527696f3e9e36b07bd64"> 2573</a></span><span class="preprocessor">#define OTP_SW_LOCK63_SEC_VALUE_READ_WRITE _u(0x0)</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a36c236ddcf5e493d709bb135d4d8143f"> 2574</a></span><span class="preprocessor">#define OTP_SW_LOCK63_SEC_VALUE_READ_ONLY _u(0x1)</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afa0f49bcc98857ec9ad92be0affd981f"> 2575</a></span><span class="preprocessor">#define OTP_SW_LOCK63_SEC_VALUE_INACCESSIBLE _u(0x3)</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"> 2576</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"> 2577</span><span class="comment">// Register    : OTP_SBPI_INSTR</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"> 2578</span><span class="comment">// Description : Dispatch instructions to the SBPI interface, used for</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"> 2579</span><span class="comment">//               programming the OTP fuses.</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2c20a9000feed9caa2391d599fb694a2"> 2580</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_OFFSET _u(0x00000100)</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abf02ba3df3d98ea33781de8bcb5e5b29"> 2581</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_BITS   _u(0x7fffffff)</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac2678d1dac21d3951203b47d39d4463c"> 2582</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"> 2583</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"> 2584</span><span class="comment">// Field       : OTP_SBPI_INSTR_EXEC</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"> 2585</span><span class="comment">// Description : Execute instruction</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4c38243982ee2fcf8fd1216167b58d76"> 2586</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_EXEC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3587686b347c087c4da449382f2e3319"> 2587</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_EXEC_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9089c870d35a15febfc593d66f3b0fc7"> 2588</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_EXEC_MSB    _u(30)</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a667d8d5b9ec6ebe6435622537a27dece"> 2589</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_EXEC_LSB    _u(30)</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8e391b8644b76beca338c05804e3149b"> 2590</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_EXEC_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"> 2591</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span><span class="comment">// Field       : OTP_SBPI_INSTR_IS_WR</span></div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment">// Description : Payload type is write</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af496207746d0b75f6ef09dcaeef99d12"> 2594</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_IS_WR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acb287502a9ebfa9720ce3fe8eaa919e1"> 2595</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_IS_WR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aecf26469593dbb85023da0a10dad81d5"> 2596</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_IS_WR_MSB    _u(29)</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a302b38b856d7e78bfa84adf4edb450e4"> 2597</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_IS_WR_LSB    _u(29)</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a184d6d4ddd141b179a804e103bb62e56"> 2598</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_IS_WR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"> 2599</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"> 2600</span><span class="comment">// Field       : OTP_SBPI_INSTR_HAS_PAYLOAD</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"> 2601</span><span class="comment">// Description : Instruction has payload (data to be written or to be read)</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8ca36b5633bc274fd3d7e1f0cfc2f25f"> 2602</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_HAS_PAYLOAD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a02cff9f9dad40c58adf0240157054749"> 2603</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_HAS_PAYLOAD_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5c19f04cfbee85803b9ddabe915d16a0"> 2604</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_HAS_PAYLOAD_MSB    _u(28)</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a44aa0cc26d5b8cc87d0767eff1a36d33"> 2605</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_HAS_PAYLOAD_LSB    _u(28)</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a57eee9e5a0ec92f2e099ce47ab64eb15"> 2606</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_HAS_PAYLOAD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"> 2607</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"> 2608</span><span class="comment">// Field       : OTP_SBPI_INSTR_PAYLOAD_SIZE_M1</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"> 2609</span><span class="comment">// Description : Instruction payload size in bytes minus 1</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac292eccbe08a9d94d559ae3b3839fd2c"> 2610</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_PAYLOAD_SIZE_M1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aac95060ea6e900c665c385e9ddbf9d05"> 2611</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_PAYLOAD_SIZE_M1_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab5a503ab9b4d24c603ba0814c8fbf24d"> 2612</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_PAYLOAD_SIZE_M1_MSB    _u(27)</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad748543d1917a10ffb0c78e4d6810625"> 2613</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_PAYLOAD_SIZE_M1_LSB    _u(24)</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4ec628b8e29c755227ffcd85fd7f648a"> 2614</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_PAYLOAD_SIZE_M1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"> 2615</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"> 2616</span><span class="comment">// Field       : OTP_SBPI_INSTR_TARGET</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"> 2617</span><span class="comment">// Description : Instruction target, it can be PMC (0x3a) or DAP (0x02)</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a187da69dcb9cfb05a251d21405be249f"> 2618</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_TARGET_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a000e58f9635acde2c5ec74e2eb598d82"> 2619</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_TARGET_BITS   _u(0x00ff0000)</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a14163e9aa9e2a031835eb90e27149de8"> 2620</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_TARGET_MSB    _u(23)</span></div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a833ef66083c1452040b21e6b920191b7"> 2621</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_TARGET_LSB    _u(16)</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7ba5a660e1def211f1eb43d6bce3d970"> 2622</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_TARGET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span><span class="comment">// Field       : OTP_SBPI_INSTR_CMD</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3941cc798477539b7c67cb27552f0fc4"> 2625</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_CMD_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a55e6d993dc4c684011d28023e5943bed"> 2626</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_CMD_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0f055d313392f949ed5be15c4764d82d"> 2627</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_CMD_MSB    _u(15)</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3400771051886c5783440c2c7cf218fe"> 2628</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_CMD_LSB    _u(8)</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a033afb1e4c6fa5eef1a246a841efe069"> 2629</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_CMD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"> 2630</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span><span class="comment">// Field       : OTP_SBPI_INSTR_SHORT_WDATA</span></div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span><span class="comment">// Description : wdata to be used only when payload_size_m1=0</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3eacb9f3c6f265a7087cc180ddd554c7"> 2633</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_SHORT_WDATA_RESET  _u(0x00)</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7a08d7c0645383870e1cdc590d36a8df"> 2634</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_SHORT_WDATA_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afa6f7c0930d6183ad33986bcc9c6a39e"> 2635</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_SHORT_WDATA_MSB    _u(7)</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a691f40a8aca395c9c8193004f94b3dfd"> 2636</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_SHORT_WDATA_LSB    _u(0)</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa7b1493c3d4d2bf6c9682cadbcc55114"> 2637</a></span><span class="preprocessor">#define OTP_SBPI_INSTR_SHORT_WDATA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"> 2638</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"> 2639</span><span class="comment">// Register    : OTP_SBPI_WDATA_0</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"> 2640</span><span class="comment">// Description : SBPI write payload bytes 3..0</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4a8be8ac5a19b8048f208b17f6ce9c86"> 2641</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_0_OFFSET _u(0x00000104)</span></div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa73e685993a2d52236399038fe242352"> 2642</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af046df433870647b24abdf9708c18d45"> 2643</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a142c4471cf8b3c8b32f41df985ef1595"> 2644</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_0_MSB    _u(31)</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad9ccae9d5d1de235ff503717a169ebbe"> 2645</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_0_LSB    _u(0)</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1b811431c6956d028ba6634c3cd0e853"> 2646</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"> 2647</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"> 2648</span><span class="comment">// Register    : OTP_SBPI_WDATA_1</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"> 2649</span><span class="comment">// Description : SBPI write payload bytes 7..4</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0ca9cc6f8411e829c05801404bcc8701"> 2650</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_1_OFFSET _u(0x00000108)</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aad79bac1182c2b26862700b72dee3824"> 2651</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7f98646cd33de07dcaae0951fa9dfe5a"> 2652</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aabaada519f9d7a90eec02d1e8a3d8979"> 2653</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_1_MSB    _u(31)</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab3275482c6e8a3d95157a48ca30ee9f8"> 2654</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_1_LSB    _u(0)</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2a112e08c3f20abe05f0b90d5d9caadc"> 2655</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"> 2656</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"> 2657</span><span class="comment">// Register    : OTP_SBPI_WDATA_2</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"> 2658</span><span class="comment">// Description : SBPI write payload bytes 11..8</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adc040a75ab6ef1501794282885a2187f"> 2659</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_2_OFFSET _u(0x0000010c)</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a185d55c46d20a4bbae57e626d5e1c1f3"> 2660</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adfdf80768420e60253cb4d4cc7760a11"> 2661</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5dfd9f087983bf52e3455624c9028513"> 2662</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_2_MSB    _u(31)</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a13e010a43287ebad8ebf6d51e9db4ace"> 2663</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_2_LSB    _u(0)</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4a921a71e63f8768b5ee1111480bbd4c"> 2664</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"> 2665</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"> 2666</span><span class="comment">// Register    : OTP_SBPI_WDATA_3</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"> 2667</span><span class="comment">// Description : SBPI write payload bytes 15..12</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7ccb78ac1a50d3ced392dc31551df456"> 2668</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_3_OFFSET _u(0x00000110)</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa38157b4f4181777e4f1011ef8a2af3e"> 2669</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a99056172f01027e9d7cd14b5eb20a7dc"> 2670</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae9cf56959a755b493ee9b829567bbc23"> 2671</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_3_MSB    _u(31)</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9e75291347251eb5b7159d7976498673"> 2672</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_3_LSB    _u(0)</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9a594603df07b7950244edbf992bdabf"> 2673</a></span><span class="preprocessor">#define OTP_SBPI_WDATA_3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"> 2674</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"> 2675</span><span class="comment">// Register    : OTP_SBPI_RDATA_0</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"> 2676</span><span class="comment">// Description : Read payload bytes 3..0. Once read, the data in the register</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"> 2677</span><span class="comment">//               will automatically clear to 0.</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9ae5699bb2484ca6dce7695a4278cf4e"> 2678</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_0_OFFSET _u(0x00000114)</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae4e7a31e0476229e2b994f4513a61188"> 2679</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a593e7e5776f2cb37be5865e1d167f344"> 2680</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a521bc20e8503e6da3910829dbec41dff"> 2681</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_0_MSB    _u(31)</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a302e8214ab3bb2d642f84c61528f4436"> 2682</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_0_LSB    _u(0)</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac4c483953a5b0cf76e55819947a957b1"> 2683</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"> 2684</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"> 2685</span><span class="comment">// Register    : OTP_SBPI_RDATA_1</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"> 2686</span><span class="comment">// Description : Read payload bytes 7..4. Once read, the data in the register</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"> 2687</span><span class="comment">//               will automatically clear to 0.</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9c3672a68f6c13c185c722f64e9df346"> 2688</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_1_OFFSET _u(0x00000118)</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a111fea0ad33d95c39be6fb3af538a8df"> 2689</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a29732f0de8916dfa7dddeab294c480a2"> 2690</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a424cd6867cfdbfeb4cc1e45553a4066d"> 2691</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_1_MSB    _u(31)</span></div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae53547485b6dd676cd42fd94c2348231"> 2692</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_1_LSB    _u(0)</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a84086e9150f2d10a167a3602d3d9467b"> 2693</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="comment">// Register    : OTP_SBPI_RDATA_2</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="comment">// Description : Read payload bytes 11..8. Once read, the data in the register</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"> 2697</span><span class="comment">//               will automatically clear to 0.</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a202ed587d992a615e5bbcb6d48785f17"> 2698</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_2_OFFSET _u(0x0000011c)</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6fec4f6ff08f89fb5cc67e3b70a9c7ef"> 2699</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2e3e981f90d553f92ba1d66bc7583502"> 2700</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a69f55178582598e942540fa8f55e0e0d"> 2701</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_2_MSB    _u(31)</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae6798e91c80044e4ddd7f13462005aab"> 2702</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_2_LSB    _u(0)</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5caa04b28a876367e4689b0585151ecd"> 2703</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_2_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"> 2704</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"> 2705</span><span class="comment">// Register    : OTP_SBPI_RDATA_3</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"> 2706</span><span class="comment">// Description : Read payload bytes 15..12. Once read, the data in the register</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"> 2707</span><span class="comment">//               will automatically clear to 0.</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a769cb969da0e3088cbb62e21454c15ed"> 2708</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_3_OFFSET _u(0x00000120)</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adc2975eeab050917ee3a096ad9332815"> 2709</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3c7a2fa6e8e81ffca88d50921ede064f"> 2710</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9ea358521a45a79394150e020347e452"> 2711</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_3_MSB    _u(31)</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afb7d6403592cd958067dbaaa65821381"> 2712</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_3_LSB    _u(0)</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a64c8404478b8d1a8ab61f52ab0404dd6"> 2713</a></span><span class="preprocessor">#define OTP_SBPI_RDATA_3_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"> 2714</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"> 2715</span><span class="comment">// Register    : OTP_SBPI_STATUS</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7376701968e152e9af39e95691b271b7"> 2716</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_OFFSET _u(0x00000124)</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa94f04a6575d7db5ad1a49459685ff29"> 2717</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_BITS   _u(0x00ff1111)</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1919fb6f022558e4db78531224f9621f"> 2718</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"> 2719</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"> 2720</span><span class="comment">// Field       : OTP_SBPI_STATUS_MISO</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"> 2721</span><span class="comment">// Description : SBPI MISO (master in - slave out): response from SBPI</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a85e60eb773e93664788b794f433dbc63"> 2722</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_MISO_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3aa7e8cec02a45391a30597126365e36"> 2723</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_MISO_BITS   _u(0x00ff0000)</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9e0e2b36310c7f3f0c120d615f542dd9"> 2724</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_MISO_MSB    _u(23)</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af4069ebd390362f764871e115871e684"> 2725</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_MISO_LSB    _u(16)</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa78ee098389d75befb41a32b482bbc80"> 2726</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_MISO_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"> 2727</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"> 2728</span><span class="comment">// Field       : OTP_SBPI_STATUS_FLAG</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"> 2729</span><span class="comment">// Description : SBPI flag</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a57827e8700792d858946dd3153e364af"> 2730</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_FLAG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a314a49a5259d6e9b3c773319ce5bbf88"> 2731</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_FLAG_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4e3be428ec849075d3afb48841abe494"> 2732</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_FLAG_MSB    _u(12)</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6dd5b096831c816babbbe972e83443f1"> 2733</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_FLAG_LSB    _u(12)</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa1301e3ea59fd43e5e0aef29f782bced"> 2734</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_FLAG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"> 2735</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"> 2736</span><span class="comment">// Field       : OTP_SBPI_STATUS_INSTR_MISS</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"> 2737</span><span class="comment">// Description : Last instruction missed (dropped), as the previous has not</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"> 2738</span><span class="comment">//               finished running</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4845245d6712251046d2e3c800a9c4f7"> 2739</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_INSTR_MISS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae3c43f1d4d263c95e1283844fdee02d6"> 2740</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_INSTR_MISS_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a588c9b1fa4a5585a1cdd04f04056a741"> 2741</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_INSTR_MISS_MSB    _u(8)</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a95b33f6a736e64248f7db3bdf49d8b14"> 2742</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_INSTR_MISS_LSB    _u(8)</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae2bb3b9f1b34dd5d66b37709bd6bcae0"> 2743</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_INSTR_MISS_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"> 2745</span><span class="comment">// Field       : OTP_SBPI_STATUS_INSTR_DONE</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"> 2746</span><span class="comment">// Description : Last instruction done</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9a731f06e61048b72a4a7a0597dd8ed4"> 2747</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_INSTR_DONE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a96c2e8e2d0145256a6e17c416a7760c3"> 2748</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_INSTR_DONE_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a67886858994b8633d1e629490460c1ac"> 2749</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_INSTR_DONE_MSB    _u(4)</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac264960079fcc567f5d52ac947adef36"> 2750</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_INSTR_DONE_LSB    _u(4)</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9a5376ded94157477849f7b0378734ea"> 2751</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_INSTR_DONE_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"> 2752</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"> 2753</span><span class="comment">// Field       : OTP_SBPI_STATUS_RDATA_VLD</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"> 2754</span><span class="comment">// Description : Read command has returned data</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a51caf3f2278520adea17b8a6151fcdab"> 2755</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_RDATA_VLD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3e090749e4aa3ca02c7992569144ab05"> 2756</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_RDATA_VLD_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1f16ac3088b72ccaf59820c6211e2339"> 2757</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_RDATA_VLD_MSB    _u(0)</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2266e5902254c4936a77ac838112f751"> 2758</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_RDATA_VLD_LSB    _u(0)</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a873a88f888bbf5286334ae2a70a52c3d"> 2759</a></span><span class="preprocessor">#define OTP_SBPI_STATUS_RDATA_VLD_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"> 2760</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"> 2761</span><span class="comment">// Register    : OTP_USR</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"> 2762</span><span class="comment">// Description : Controls for APB data read interface (USER interface)</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8da76680cda8ccbbe7441926bf593606"> 2763</a></span><span class="preprocessor">#define OTP_USR_OFFSET _u(0x00000128)</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7d2ddda0896ed19adac2f0f452d07866"> 2764</a></span><span class="preprocessor">#define OTP_USR_BITS   _u(0x00000011)</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a47bb9ba6dede432cc6668cbb61ce5e36"> 2765</a></span><span class="preprocessor">#define OTP_USR_RESET  _u(0x00000001)</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"> 2766</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span><span class="comment">// Field       : OTP_USR_PD</span></div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment">// Description : Power-down; 1 disables current reference. Must be 0 to read</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment">//               data from the OTP.</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a60ac4ce0728dd3866e256fdca69a9e5c"> 2770</a></span><span class="preprocessor">#define OTP_USR_PD_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab9069857e1f27f5b6b3a9ec747029c3e"> 2771</a></span><span class="preprocessor">#define OTP_USR_PD_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a65fba660e5d712e4c6be67aae2d3ba12"> 2772</a></span><span class="preprocessor">#define OTP_USR_PD_MSB    _u(4)</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a835dfcba0273d64aa907d5bc924972f8"> 2773</a></span><span class="preprocessor">#define OTP_USR_PD_LSB    _u(4)</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acc3e640cca8f702a7da7b2fbcf687cfa"> 2774</a></span><span class="preprocessor">#define OTP_USR_PD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"> 2775</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"> 2776</span><span class="comment">// Field       : OTP_USR_DCTRL</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"> 2777</span><span class="comment">// Description : 1 enables USER interface; 0 disables USER interface (enables</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"> 2778</span><span class="comment">//               SBPI).</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"> 2779</span><span class="comment">//</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"> 2780</span><span class="comment">//               This bit must be cleared before performing any SBPI access,</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"> 2781</span><span class="comment">//               such as when programming the OTP. The APB data read interface</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"> 2782</span><span class="comment">//               (USER interface) will be inaccessible during this time, and</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"> 2783</span><span class="comment">//               will return a bus error if any read is attempted.</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a24e0ffee510c9bf4898e56a8b296b5be"> 2784</a></span><span class="preprocessor">#define OTP_USR_DCTRL_RESET  _u(0x1)</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaeb84d1f447f03997dc8205a9e06fff9"> 2785</a></span><span class="preprocessor">#define OTP_USR_DCTRL_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aca89a98d7c1d21f97f944df78feff00d"> 2786</a></span><span class="preprocessor">#define OTP_USR_DCTRL_MSB    _u(0)</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afd9870b00e1b770e2a2bee54ae954e84"> 2787</a></span><span class="preprocessor">#define OTP_USR_DCTRL_LSB    _u(0)</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8ff31cd054aee19768eac20f8b17349f"> 2788</a></span><span class="preprocessor">#define OTP_USR_DCTRL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"> 2789</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"> 2790</span><span class="comment">// Register    : OTP_DBG</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"> 2791</span><span class="comment">// Description : Debug for OTP power-on state machine</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac528df77101f230e56b61305df1bd3c0"> 2792</a></span><span class="preprocessor">#define OTP_DBG_OFFSET _u(0x0000012c)</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0b0fb0bb11f82e191bdebf43179da2c9"> 2793</a></span><span class="preprocessor">#define OTP_DBG_BITS   _u(0x000010ff)</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad025efbbcccadee37ef2b8ffd1564e67"> 2794</a></span><span class="preprocessor">#define OTP_DBG_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"> 2795</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"> 2796</span><span class="comment">// Field       : OTP_DBG_CUSTOMER_RMA_FLAG</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"> 2797</span><span class="comment">// Description : The chip is in RMA mode</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9b140b49d36ef25ecd3b1f27d2576a71"> 2798</a></span><span class="preprocessor">#define OTP_DBG_CUSTOMER_RMA_FLAG_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a791498caa4f3677ce35687725171df35"> 2799</a></span><span class="preprocessor">#define OTP_DBG_CUSTOMER_RMA_FLAG_BITS   _u(0x00001000)</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a891155d6c289d9f449ecfb7768939ddf"> 2800</a></span><span class="preprocessor">#define OTP_DBG_CUSTOMER_RMA_FLAG_MSB    _u(12)</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a182326c8130687e973c2d15971c17018"> 2801</a></span><span class="preprocessor">#define OTP_DBG_CUSTOMER_RMA_FLAG_LSB    _u(12)</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6cf62c5065ee06fc35c1d4ccf80e5824"> 2802</a></span><span class="preprocessor">#define OTP_DBG_CUSTOMER_RMA_FLAG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"> 2803</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"> 2804</span><span class="comment">// Field       : OTP_DBG_PSM_STATE</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"> 2805</span><span class="comment">// Description : Monitor the PSM FSM&#39;s state</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a777915fea10b4c833ba9a22c8ac14612"> 2806</a></span><span class="preprocessor">#define OTP_DBG_PSM_STATE_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1ac06dbb85e7e2c2742f24997bb49763"> 2807</a></span><span class="preprocessor">#define OTP_DBG_PSM_STATE_BITS   _u(0x000000f0)</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a61cc79ef08c3eab168ec393828ccae49"> 2808</a></span><span class="preprocessor">#define OTP_DBG_PSM_STATE_MSB    _u(7)</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae75ffe4845506d530b0474724c4f3875"> 2809</a></span><span class="preprocessor">#define OTP_DBG_PSM_STATE_LSB    _u(4)</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad4a0c900f911cf017a44ca9260074b60"> 2810</a></span><span class="preprocessor">#define OTP_DBG_PSM_STATE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"> 2811</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"> 2812</span><span class="comment">// Field       : OTP_DBG_ROSC_UP</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"> 2813</span><span class="comment">// Description : Ring oscillator is up and running</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9383421e1e854d867d9e6a44e569a6b7"> 2814</a></span><span class="preprocessor">#define OTP_DBG_ROSC_UP_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0a9e0c1b90610bb497c8f970834d9117"> 2815</a></span><span class="preprocessor">#define OTP_DBG_ROSC_UP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5a355ab056ac42c6e690edb7b8b3d85d"> 2816</a></span><span class="preprocessor">#define OTP_DBG_ROSC_UP_MSB    _u(3)</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae462461c6d21ad386df9315d3d795018"> 2817</a></span><span class="preprocessor">#define OTP_DBG_ROSC_UP_LSB    _u(3)</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af063048fce5705495476240fe30401df"> 2818</a></span><span class="preprocessor">#define OTP_DBG_ROSC_UP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"> 2819</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"> 2820</span><span class="comment">// Field       : OTP_DBG_ROSC_UP_SEEN</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"> 2821</span><span class="comment">// Description : Ring oscillator was seen up and running</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a37b9f56d9486b4d27fc918a2507e201b"> 2822</a></span><span class="preprocessor">#define OTP_DBG_ROSC_UP_SEEN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a61f85480694ac0c80c93367f197bff37"> 2823</a></span><span class="preprocessor">#define OTP_DBG_ROSC_UP_SEEN_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a29f4d92b2e6d99717d061f4eede49eb0"> 2824</a></span><span class="preprocessor">#define OTP_DBG_ROSC_UP_SEEN_MSB    _u(2)</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab32cdc681fe80475a73858511cde5da1"> 2825</a></span><span class="preprocessor">#define OTP_DBG_ROSC_UP_SEEN_LSB    _u(2)</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2f96a64682acc65bd799becece55a9f9"> 2826</a></span><span class="preprocessor">#define OTP_DBG_ROSC_UP_SEEN_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"> 2827</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"> 2828</span><span class="comment">// Field       : OTP_DBG_BOOT_DONE</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"> 2829</span><span class="comment">// Description : PSM boot done status flag</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4ec9a6737176ef2f34359262c4dcbf46"> 2830</a></span><span class="preprocessor">#define OTP_DBG_BOOT_DONE_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af506cb2e884cba70cd0a3596ccf8c529"> 2831</a></span><span class="preprocessor">#define OTP_DBG_BOOT_DONE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a229b0ceacdd53a4ba9a6300c212c70f8"> 2832</a></span><span class="preprocessor">#define OTP_DBG_BOOT_DONE_MSB    _u(1)</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8377643eb422ffe51eae6e88b84d6b85"> 2833</a></span><span class="preprocessor">#define OTP_DBG_BOOT_DONE_LSB    _u(1)</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7fe7ca37cb5409f48b629a91d2c1dd27"> 2834</a></span><span class="preprocessor">#define OTP_DBG_BOOT_DONE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"> 2835</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"> 2836</span><span class="comment">// Field       : OTP_DBG_PSM_DONE</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"> 2837</span><span class="comment">// Description : PSM done status flag</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a42e3752eb09d26886825d0172d2e814d"> 2838</a></span><span class="preprocessor">#define OTP_DBG_PSM_DONE_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af5b9d080e87273d4f748dc000e61e3cd"> 2839</a></span><span class="preprocessor">#define OTP_DBG_PSM_DONE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac3db4ff93d4520cc094127477b22a96b"> 2840</a></span><span class="preprocessor">#define OTP_DBG_PSM_DONE_MSB    _u(0)</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a32a3388650329274a6e7ffed1eeafe9d"> 2841</a></span><span class="preprocessor">#define OTP_DBG_PSM_DONE_LSB    _u(0)</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa22c73646f767cf72009262b257ba20b"> 2842</a></span><span class="preprocessor">#define OTP_DBG_PSM_DONE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"> 2843</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"> 2844</span><span class="comment">// Register    : OTP_BIST</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"> 2845</span><span class="comment">// Description : During BIST, count address locations that have at least one</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"> 2846</span><span class="comment">//               leaky bit</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5944fc42424a3f5e52bae4570fbfc9a0"> 2847</a></span><span class="preprocessor">#define OTP_BIST_OFFSET _u(0x00000134)</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2db77c5abc484eb11c99d2e3071e9b6f"> 2848</a></span><span class="preprocessor">#define OTP_BIST_BITS   _u(0x7fff1fff)</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a53ab52d448539887d9e0daf5fff4a241"> 2849</a></span><span class="preprocessor">#define OTP_BIST_RESET  _u(0x0fff0000)</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"> 2850</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"> 2851</span><span class="comment">// Field       : OTP_BIST_CNT_FAIL</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"> 2852</span><span class="comment">// Description : Flag if the count of address locations with at least one leaky</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"> 2853</span><span class="comment">//               bit exceeds cnt_max</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adff4068a57321ee6c506592aad20649f"> 2854</a></span><span class="preprocessor">#define OTP_BIST_CNT_FAIL_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5b5a4fee481025d620d05cd1e0b7ae65"> 2855</a></span><span class="preprocessor">#define OTP_BIST_CNT_FAIL_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad53c12298fd993adf57c46b819fafbb5"> 2856</a></span><span class="preprocessor">#define OTP_BIST_CNT_FAIL_MSB    _u(30)</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acc491a371d43a279659571c194b3bce9"> 2857</a></span><span class="preprocessor">#define OTP_BIST_CNT_FAIL_LSB    _u(30)</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a13d1e5134417a75fad71d567cae1db5c"> 2858</a></span><span class="preprocessor">#define OTP_BIST_CNT_FAIL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"> 2859</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"> 2860</span><span class="comment">// Field       : OTP_BIST_CNT_CLR</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span><span class="comment">// Description : Clear counter before use</span></div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aea7888e3facccf3f5202f92d27d4fcc5"> 2862</a></span><span class="preprocessor">#define OTP_BIST_CNT_CLR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9bb19d83d27b53b800170095c7b59979"> 2863</a></span><span class="preprocessor">#define OTP_BIST_CNT_CLR_BITS   _u(0x20000000)</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae6e45f91c3ac5703aa45809a648a57fb"> 2864</a></span><span class="preprocessor">#define OTP_BIST_CNT_CLR_MSB    _u(29)</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af13b853795ab9702f79c75d33566e57f"> 2865</a></span><span class="preprocessor">#define OTP_BIST_CNT_CLR_LSB    _u(29)</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a84b395fc72625409d682dedb70db3bb9"> 2866</a></span><span class="preprocessor">#define OTP_BIST_CNT_CLR_ACCESS &quot;SC&quot;</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"> 2867</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"> 2868</span><span class="comment">// Field       : OTP_BIST_CNT_ENA</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span><span class="comment">// Description : Enable the counter before the BIST function is initiated</span></div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2a72b460e8f21bcb1ca445699813102b"> 2870</a></span><span class="preprocessor">#define OTP_BIST_CNT_ENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a508f622c137655e691351e7b559fe940"> 2871</a></span><span class="preprocessor">#define OTP_BIST_CNT_ENA_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4bbf5f16d8c111206f1c18847c221b83"> 2872</a></span><span class="preprocessor">#define OTP_BIST_CNT_ENA_MSB    _u(28)</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a39a3efb06d68446372313137ec23efdc"> 2873</a></span><span class="preprocessor">#define OTP_BIST_CNT_ENA_LSB    _u(28)</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a92d4667020dd0c83b1edfac70ce32744"> 2874</a></span><span class="preprocessor">#define OTP_BIST_CNT_ENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"> 2875</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"> 2876</span><span class="comment">// Field       : OTP_BIST_CNT_MAX</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span><span class="comment">// Description : The cnt_fail flag will be set if the number of leaky locations</span></div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="comment">//               exceeds this number</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abd890d7e9b1a5f27c0de49fd00c4565f"> 2879</a></span><span class="preprocessor">#define OTP_BIST_CNT_MAX_RESET  _u(0xfff)</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae5ab43b807b04222d18b0705fbdddff7"> 2880</a></span><span class="preprocessor">#define OTP_BIST_CNT_MAX_BITS   _u(0x0fff0000)</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1d94f3166a2bcf2e74b58352defca91c"> 2881</a></span><span class="preprocessor">#define OTP_BIST_CNT_MAX_MSB    _u(27)</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a158291e253aa251febdde74c86edb2ce"> 2882</a></span><span class="preprocessor">#define OTP_BIST_CNT_MAX_LSB    _u(16)</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae5a1a5a0e1f5c5c8706a7cb026de4877"> 2883</a></span><span class="preprocessor">#define OTP_BIST_CNT_MAX_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"> 2884</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"> 2885</span><span class="comment">// Field       : OTP_BIST_CNT</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"> 2886</span><span class="comment">// Description : Number of locations that have at least one leaky bit. Note:</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span><span class="comment">//               This count is true only if the BIST was initiated without the</span></div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span><span class="comment">//               fix option.</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab426e4c0f0c7132439e2a6e5d2192601"> 2889</a></span><span class="preprocessor">#define OTP_BIST_CNT_RESET  &quot;-&quot;</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a46ff66080648783d75e976593a8ee774"> 2890</a></span><span class="preprocessor">#define OTP_BIST_CNT_BITS   _u(0x00001fff)</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aca721503d2703689bbf013a6a5d7457c"> 2891</a></span><span class="preprocessor">#define OTP_BIST_CNT_MSB    _u(12)</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8a9b4fc4bb2d54a87cf91ba65b18133f"> 2892</a></span><span class="preprocessor">#define OTP_BIST_CNT_LSB    _u(0)</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1ccf876213ad84cc6d6cbebf3c9e2a2d"> 2893</a></span><span class="preprocessor">#define OTP_BIST_CNT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"> 2894</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span><span class="comment">// Register    : OTP_CRT_KEY_W0</span></div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="comment">// Description : Word 0 (bits 31..0) of the key. Write only, read returns 0x0</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8d2286821570f57f7adc8eb4443f5a7a"> 2897</a></span><span class="preprocessor">#define OTP_CRT_KEY_W0_OFFSET _u(0x00000138)</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3004d52cdde337f16b0b5d07ff236d33"> 2898</a></span><span class="preprocessor">#define OTP_CRT_KEY_W0_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a57043ccb982444cfa33c129a9fc78000"> 2899</a></span><span class="preprocessor">#define OTP_CRT_KEY_W0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0cbc9869a24e24000af20781c6bbf8e1"> 2900</a></span><span class="preprocessor">#define OTP_CRT_KEY_W0_MSB    _u(31)</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab7a93715860e3ef8b5aac2dc54f625ff"> 2901</a></span><span class="preprocessor">#define OTP_CRT_KEY_W0_LSB    _u(0)</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a513deacda87279e6e8531b6bdcafa5ce"> 2902</a></span><span class="preprocessor">#define OTP_CRT_KEY_W0_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span><span class="comment">// Register    : OTP_CRT_KEY_W1</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="comment">// Description : Word 1 (bits 63..32) of the key. Write only, read returns 0x0</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2e65db538a4ddeec679310b8603ef252"> 2906</a></span><span class="preprocessor">#define OTP_CRT_KEY_W1_OFFSET _u(0x0000013c)</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a76a9d1c08df6385222b8bc8c1f7cb90d"> 2907</a></span><span class="preprocessor">#define OTP_CRT_KEY_W1_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acfdeb0c0dde505574eea5b0c9f72ff27"> 2908</a></span><span class="preprocessor">#define OTP_CRT_KEY_W1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aff945e82c89560714f7e5cd5754bafb0"> 2909</a></span><span class="preprocessor">#define OTP_CRT_KEY_W1_MSB    _u(31)</span></div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab5190af8b6197438df175394ed8b82ed"> 2910</a></span><span class="preprocessor">#define OTP_CRT_KEY_W1_LSB    _u(0)</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac78b3f49e74b56f16c5f7376d7368de3"> 2911</a></span><span class="preprocessor">#define OTP_CRT_KEY_W1_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="comment">// Register    : OTP_CRT_KEY_W2</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="comment">// Description : Word 2 (bits 95..64) of the key. Write only, read returns 0x0</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acd4a43c382dc8941944fddbaaf6db0ee"> 2915</a></span><span class="preprocessor">#define OTP_CRT_KEY_W2_OFFSET _u(0x00000140)</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad0f9912137d849576266f66a8b4ee6af"> 2916</a></span><span class="preprocessor">#define OTP_CRT_KEY_W2_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a24c182f3ac8e5d26a97d28de2434f0df"> 2917</a></span><span class="preprocessor">#define OTP_CRT_KEY_W2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6d39f077238c05700dee500cf9998377"> 2918</a></span><span class="preprocessor">#define OTP_CRT_KEY_W2_MSB    _u(31)</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7c304f4e1426603338f8ca8872f0b6f4"> 2919</a></span><span class="preprocessor">#define OTP_CRT_KEY_W2_LSB    _u(0)</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9b7cfd36a899025934693a9168965f62"> 2920</a></span><span class="preprocessor">#define OTP_CRT_KEY_W2_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"> 2922</span><span class="comment">// Register    : OTP_CRT_KEY_W3</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"> 2923</span><span class="comment">// Description : Word 3 (bits 127..96) of the key. Write only, read returns 0x0</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abed36c7ce232f0ad7df99d6b987e128a"> 2924</a></span><span class="preprocessor">#define OTP_CRT_KEY_W3_OFFSET _u(0x00000144)</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a584f8ecd4a45e61728308021f95707c0"> 2925</a></span><span class="preprocessor">#define OTP_CRT_KEY_W3_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0950b2a144d93579279051168b745c85"> 2926</a></span><span class="preprocessor">#define OTP_CRT_KEY_W3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9fc469fbd7cd14541e85752e1cc29874"> 2927</a></span><span class="preprocessor">#define OTP_CRT_KEY_W3_MSB    _u(31)</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a682f703053e7f5b40a870e1ed44ad3e5"> 2928</a></span><span class="preprocessor">#define OTP_CRT_KEY_W3_LSB    _u(0)</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a28b8d2aab5f60909a9915d47b8d90921"> 2929</a></span><span class="preprocessor">#define OTP_CRT_KEY_W3_ACCESS &quot;WO&quot;</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="comment">// Register    : OTP_CRITICAL</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"> 2932</span><span class="comment">// Description : Quickly check values of critical flags read during boot up</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a38015659c1f665872898269beb591cff"> 2933</a></span><span class="preprocessor">#define OTP_CRITICAL_OFFSET _u(0x00000148)</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a06f2433aa7a57f131591718b748e5c03"> 2934</a></span><span class="preprocessor">#define OTP_CRITICAL_BITS   _u(0x0003007f)</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa140a06f64bb9954cf8da6d6246feced"> 2935</a></span><span class="preprocessor">#define OTP_CRITICAL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"> 2936</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"> 2937</span><span class="comment">// Field       : OTP_CRITICAL_RISCV_DISABLE</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a145dd82eb31a7843edaa3c9f480d7e62"> 2938</a></span><span class="preprocessor">#define OTP_CRITICAL_RISCV_DISABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac7405a61c7b58496c7677a123ee446f1"> 2939</a></span><span class="preprocessor">#define OTP_CRITICAL_RISCV_DISABLE_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae9ec70943af49edcc620aab77d3ab3b5"> 2940</a></span><span class="preprocessor">#define OTP_CRITICAL_RISCV_DISABLE_MSB    _u(17)</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2650f6926056f6b86b6b167763ad2809"> 2941</a></span><span class="preprocessor">#define OTP_CRITICAL_RISCV_DISABLE_LSB    _u(17)</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1044b91bf68820baefd3467aee80281a"> 2942</a></span><span class="preprocessor">#define OTP_CRITICAL_RISCV_DISABLE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"> 2943</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"> 2944</span><span class="comment">// Field       : OTP_CRITICAL_ARM_DISABLE</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a64cf65eb84e6672f482fcf3e10ff553c"> 2945</a></span><span class="preprocessor">#define OTP_CRITICAL_ARM_DISABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a725ff5a57386d9f557bca40f5d636b1d"> 2946</a></span><span class="preprocessor">#define OTP_CRITICAL_ARM_DISABLE_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af230662d67140327d97abdbae95aeaf9"> 2947</a></span><span class="preprocessor">#define OTP_CRITICAL_ARM_DISABLE_MSB    _u(16)</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a33f52f4172cd067f74f079e74d953dc7"> 2948</a></span><span class="preprocessor">#define OTP_CRITICAL_ARM_DISABLE_LSB    _u(16)</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a362756e53ae8edb228bf175f0ff3f13f"> 2949</a></span><span class="preprocessor">#define OTP_CRITICAL_ARM_DISABLE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"> 2950</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"> 2951</span><span class="comment">// Field       : OTP_CRITICAL_GLITCH_DETECTOR_SENS</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad928eddfd4445abc0d04f7d2dc5d4a3a"> 2952</a></span><span class="preprocessor">#define OTP_CRITICAL_GLITCH_DETECTOR_SENS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7736e6f2a3d71ac936ddda9fa5c0a33e"> 2953</a></span><span class="preprocessor">#define OTP_CRITICAL_GLITCH_DETECTOR_SENS_BITS   _u(0x00000060)</span></div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a08678c3acb0cc892c3f0acb537308db9"> 2954</a></span><span class="preprocessor">#define OTP_CRITICAL_GLITCH_DETECTOR_SENS_MSB    _u(6)</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8dbf5a82fab532dabf2c4b5d46092858"> 2955</a></span><span class="preprocessor">#define OTP_CRITICAL_GLITCH_DETECTOR_SENS_LSB    _u(5)</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a10338e4a6643919490d8a01935471e37"> 2956</a></span><span class="preprocessor">#define OTP_CRITICAL_GLITCH_DETECTOR_SENS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="comment">// Field       : OTP_CRITICAL_GLITCH_DETECTOR_ENABLE</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae2c2217d86f222e2d77fcd2b181169cc"> 2959</a></span><span class="preprocessor">#define OTP_CRITICAL_GLITCH_DETECTOR_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3e2e4901043937d7d66a60c4fd55cef6"> 2960</a></span><span class="preprocessor">#define OTP_CRITICAL_GLITCH_DETECTOR_ENABLE_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9d54681455ee400c40472783c5f9697c"> 2961</a></span><span class="preprocessor">#define OTP_CRITICAL_GLITCH_DETECTOR_ENABLE_MSB    _u(4)</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a04f4dc7e2306bef012745334c4a82a4a"> 2962</a></span><span class="preprocessor">#define OTP_CRITICAL_GLITCH_DETECTOR_ENABLE_LSB    _u(4)</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a18aae7fc6f7f0bb80cf72d07c8ded23b"> 2963</a></span><span class="preprocessor">#define OTP_CRITICAL_GLITCH_DETECTOR_ENABLE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"> 2964</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"> 2965</span><span class="comment">// Field       : OTP_CRITICAL_DEFAULT_ARCHSEL</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a99250e99d65ec2bd075a2814895aa373"> 2966</a></span><span class="preprocessor">#define OTP_CRITICAL_DEFAULT_ARCHSEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#add60122ce1dc6a4c61a9b14bec97d5cb"> 2967</a></span><span class="preprocessor">#define OTP_CRITICAL_DEFAULT_ARCHSEL_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aed2038ab3d5639ab99f72af9d7f217c4"> 2968</a></span><span class="preprocessor">#define OTP_CRITICAL_DEFAULT_ARCHSEL_MSB    _u(3)</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acb407353243dc572432f7aa37051c802"> 2969</a></span><span class="preprocessor">#define OTP_CRITICAL_DEFAULT_ARCHSEL_LSB    _u(3)</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2725bb4462ed340fdddfdbb692bf5612"> 2970</a></span><span class="preprocessor">#define OTP_CRITICAL_DEFAULT_ARCHSEL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"> 2971</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span><span class="comment">// Field       : OTP_CRITICAL_DEBUG_DISABLE</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a33951c7706c74299379561ce02ad4b31"> 2973</a></span><span class="preprocessor">#define OTP_CRITICAL_DEBUG_DISABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7fe4b12cfdbf3b8162d626ba0cffee26"> 2974</a></span><span class="preprocessor">#define OTP_CRITICAL_DEBUG_DISABLE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af769f285b31cf59d603b24acbc4ad7eb"> 2975</a></span><span class="preprocessor">#define OTP_CRITICAL_DEBUG_DISABLE_MSB    _u(2)</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3e8b32b0a78ba0748d8cf97f19c8e61f"> 2976</a></span><span class="preprocessor">#define OTP_CRITICAL_DEBUG_DISABLE_LSB    _u(2)</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab93cee7654e896440f54ba98cfd7ee27"> 2977</a></span><span class="preprocessor">#define OTP_CRITICAL_DEBUG_DISABLE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span><span class="comment">// Field       : OTP_CRITICAL_SECURE_DEBUG_DISABLE</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3d2ad461becf03db49012ec93a06839e"> 2980</a></span><span class="preprocessor">#define OTP_CRITICAL_SECURE_DEBUG_DISABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac7fcb3aec1f81d4a39db1592d69cac20"> 2981</a></span><span class="preprocessor">#define OTP_CRITICAL_SECURE_DEBUG_DISABLE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7c8396b43049c3e6efae546f4b948dca"> 2982</a></span><span class="preprocessor">#define OTP_CRITICAL_SECURE_DEBUG_DISABLE_MSB    _u(1)</span></div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abeed78dc2cfe4edd76a1c9fd6c93a334"> 2983</a></span><span class="preprocessor">#define OTP_CRITICAL_SECURE_DEBUG_DISABLE_LSB    _u(1)</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a266936085c067b47907e8c34ad35ef54"> 2984</a></span><span class="preprocessor">#define OTP_CRITICAL_SECURE_DEBUG_DISABLE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="comment">// Field       : OTP_CRITICAL_SECURE_BOOT_ENABLE</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab52791a3ba79c4fdfda9e4d9e472c87e"> 2987</a></span><span class="preprocessor">#define OTP_CRITICAL_SECURE_BOOT_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8f1e3b16a39c7cfbc81d660b5944e349"> 2988</a></span><span class="preprocessor">#define OTP_CRITICAL_SECURE_BOOT_ENABLE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aed60117ce9bebfb87c847ae41c5f0161"> 2989</a></span><span class="preprocessor">#define OTP_CRITICAL_SECURE_BOOT_ENABLE_MSB    _u(0)</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae4076dbfffd5456becb72329e28442c0"> 2990</a></span><span class="preprocessor">#define OTP_CRITICAL_SECURE_BOOT_ENABLE_LSB    _u(0)</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af8b9d7b757414ddea4a7311146c7db07"> 2991</a></span><span class="preprocessor">#define OTP_CRITICAL_SECURE_BOOT_ENABLE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"> 2992</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span><span class="comment">// Register    : OTP_KEY_VALID</span></div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="comment">// Description : Which keys were valid (enrolled) at boot time</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a58b17d6bf567a5f09303cce05a27cba0"> 2995</a></span><span class="preprocessor">#define OTP_KEY_VALID_OFFSET _u(0x0000014c)</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9b625896f986f19c4ff04e9db16e6185"> 2996</a></span><span class="preprocessor">#define OTP_KEY_VALID_BITS   _u(0x000000ff)</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac6f214057f2c1de86436fb0562919063"> 2997</a></span><span class="preprocessor">#define OTP_KEY_VALID_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9b18e5ca19cfd5bf341d5b1140e4c493"> 2998</a></span><span class="preprocessor">#define OTP_KEY_VALID_MSB    _u(7)</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5e439c16715513100abfd4809ab40d12"> 2999</a></span><span class="preprocessor">#define OTP_KEY_VALID_LSB    _u(0)</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a660eff96767e2bfcec6026d49d7c91a2"> 3000</a></span><span class="preprocessor">#define OTP_KEY_VALID_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="comment">// Register    : OTP_DEBUGEN</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="comment">// Description : Enable a debug feature that has been disabled. Debug features</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span><span class="comment">//               are disabled if one of the relevant critical boot flags is set</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="comment">//               in OTP (DEBUG_DISABLE or SECURE_DEBUG_DISABLE), OR if a debug</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="comment">//               key is marked valid in OTP, and the matching key value has not</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"> 3007</span><span class="comment">//               been supplied over SWD.</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"> 3008</span><span class="comment">//</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"> 3009</span><span class="comment">//               Specifically:</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"> 3010</span><span class="comment">//</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"> 3011</span><span class="comment">//               - The DEBUG_DISABLE flag disables all debug features. This can</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"> 3012</span><span class="comment">//               be fully overridden by setting all bits of this register.</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span><span class="comment">//</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"> 3014</span><span class="comment">//               - The SECURE_DEBUG_DISABLE flag disables secure processor</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span><span class="comment">//               debug. This can be fully overridden by setting the PROC0_SECURE</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span><span class="comment">//               and PROC1_SECURE bits of this register.</span></div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="comment">//</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="comment">//               - If a single debug key has been registered, and no matching</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="comment">//               key value has been supplied over SWD, then all debug features</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="comment">//               are disabled. This can be fully overridden by setting all bits</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="comment">//               of this register.</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"> 3022</span><span class="comment">//</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span><span class="comment">//               - If both debug keys have been registered, and the Non-secure</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"> 3024</span><span class="comment">//               key&#39;s value (key 6) has been supplied over SWD, secure</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span><span class="comment">//               processor debug is disabled. This can be fully overridden by</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"> 3026</span><span class="comment">//               setting the PROC0_SECURE and PROC1_SECURE bits of this</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"> 3028</span><span class="comment">//</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span><span class="comment">//               - If both debug keys have been registered, and the Secure key&#39;s</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"> 3030</span><span class="comment">//               value (key 5) has been supplied over SWD, then no debug</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span><span class="comment">//               features are disabled by the key mechanism. However, note that</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"> 3032</span><span class="comment">//               in this case debug features may still be disabled by the</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span><span class="comment">//               critical boot flags.</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a745d5932627bc69e6c5965e39c06b873"> 3034</a></span><span class="preprocessor">#define OTP_DEBUGEN_OFFSET _u(0x00000150)</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab5fdab6d6c38fcffcd662959d2c2e3ad"> 3035</a></span><span class="preprocessor">#define OTP_DEBUGEN_BITS   _u(0x0000010f)</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a469d1427939d8d1561dbfbe7cf648d50"> 3036</a></span><span class="preprocessor">#define OTP_DEBUGEN_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="comment">// Field       : OTP_DEBUGEN_MISC</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment">// Description : Enable other debug components. Specifically, the CTI, and the</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment">//               APB-AP used to access the RISC-V Debug Module.</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment">//</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"> 3042</span><span class="comment">//               These components are disabled by default if either of the debug</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span><span class="comment">//               disable critical flags is set, or if at least one debug key has</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"> 3044</span><span class="comment">//               been enrolled and the least secure of these enrolled key values</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span><span class="comment">//               has not been provided over SWD.</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa22e604da1dfed02256d343a3d3ae418"> 3046</a></span><span class="preprocessor">#define OTP_DEBUGEN_MISC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6a8a9111cd1dff3966f342e769dcbc75"> 3047</a></span><span class="preprocessor">#define OTP_DEBUGEN_MISC_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a90f0ba34c53d7a635eb556bf214f7baa"> 3048</a></span><span class="preprocessor">#define OTP_DEBUGEN_MISC_MSB    _u(8)</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad97ffbf9e87fdbf18b1466ebf30f2dac"> 3049</a></span><span class="preprocessor">#define OTP_DEBUGEN_MISC_LSB    _u(8)</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aafa04fec2bc187fd7cc4aa0181db4fe9"> 3050</a></span><span class="preprocessor">#define OTP_DEBUGEN_MISC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"> 3052</span><span class="comment">// Field       : OTP_DEBUGEN_PROC1_SECURE</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span><span class="comment">// Description : Permit core 1&#39;s Mem-AP to generate Secure accesses, assuming it</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"> 3054</span><span class="comment">//               is enabled at all. Also enable secure debug of core 1 (SPIDEN</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span><span class="comment">//               and SPNIDEN).</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span><span class="comment">//</span></div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><span class="comment">//               Secure debug of core 1 is disabled by default if the secure</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="comment">//               debug disable critical flag is set, or if at least one debug</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="comment">//               key has been enrolled and the most secure of these enrolled key</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment">//               values not yet provided over SWD.</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac7a8560f098b6083647a7019ff278e35"> 3061</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC1_SECURE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae08e93daf2e01af5ce0d91b12842e68e"> 3062</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC1_SECURE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af17cf8335165b8c0e965d0039e16eaa7"> 3063</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC1_SECURE_MSB    _u(3)</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5f0d3f447652ee66a440ad5e3b0c0bb9"> 3064</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC1_SECURE_LSB    _u(3)</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a634611a5a31e92a05a4e0ffe855432f9"> 3065</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC1_SECURE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"> 3067</span><span class="comment">// Field       : OTP_DEBUGEN_PROC1</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span><span class="comment">// Description : Enable core 1&#39;s Mem-AP if it is currently disabled.</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span><span class="comment">//</span></div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="comment">//               The Mem-AP is disabled by default if either of the debug</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="comment">//               disable critical flags is set, or if at least one debug key has</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment">//               been enrolled and the least secure of these enrolled key values</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment">//               has not been provided over SWD.</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af29c4011f8a2bd76a7d53f625b2dae77"> 3074</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a32f545f8e543028735d966e6b148cbc3"> 3075</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC1_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a44f2b4854896a4c5d8b73929b1f70d17"> 3076</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC1_MSB    _u(2)</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4c2fca579042c17c28cf8a48b54f67d7"> 3077</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC1_LSB    _u(2)</span></div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a373bf16b546290c63f2208b228c3bbd1"> 3078</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="comment">// Field       : OTP_DEBUGEN_PROC0_SECURE</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="comment">// Description : Permit core 0&#39;s Mem-AP to generate Secure accesses, assuming it</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment">//               is enabled at all. Also enable secure debug of core 0 (SPIDEN</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"> 3083</span><span class="comment">//               and SPNIDEN).</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"> 3084</span><span class="comment">//</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"> 3085</span><span class="comment">//               Secure debug of core 0 is disabled by default if the secure</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"> 3086</span><span class="comment">//               debug disable critical flag is set, or if at least one debug</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span><span class="comment">//               key has been enrolled and the most secure of these enrolled key</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"> 3088</span><span class="comment">//               values not yet provided over SWD.</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span><span class="comment">//</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"> 3090</span><span class="comment">//               Note also that core Mem-APs are unconditionally disabled when a</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span><span class="comment">//               core is switched to RISC-V mode (by setting the ARCHSEL bit and</span></div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment">//               performing a warm reset of the core).</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3e6a90e5f3106e93367dc8c9f6f6d8e4"> 3093</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC0_SECURE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab757d87a0d5720db0b7d87a43f2139ac"> 3094</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC0_SECURE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7be68f8f3403de2ea9ad9ee06451aa2c"> 3095</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC0_SECURE_MSB    _u(1)</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae09cc06ce667454b5be3dc1adfafd16b"> 3096</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC0_SECURE_LSB    _u(1)</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af4bd529c094c15cb098a9f62e2bf19e0"> 3097</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC0_SECURE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"> 3098</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span><span class="comment">// Field       : OTP_DEBUGEN_PROC0</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"> 3100</span><span class="comment">// Description : Enable core 0&#39;s Mem-AP if it is currently disabled.</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span><span class="comment">//</span></div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment">//               The Mem-AP is disabled by default if either of the debug</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment">//               disable critical flags is set, or if at least one debug key has</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment">//               been enrolled and the least secure of these enrolled key values</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span><span class="comment">//               has not been provided over SWD.</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span><span class="comment">//</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"> 3107</span><span class="comment">//               Note also that core Mem-APs are unconditionally disabled when a</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"> 3108</span><span class="comment">//               core is switched to RISC-V mode (by setting the ARCHSEL bit and</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"> 3109</span><span class="comment">//               performing a warm reset of the core).</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a81741a37fbe9a18a7ee8d94247709eb3"> 3110</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8a0fd6f65a960dd651c4bf75e906868e"> 3111</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a532db8ebd6f8241139ab072f785b4c39"> 3112</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC0_MSB    _u(0)</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6596606b2a6833d01aa2a601531ba513"> 3113</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC0_LSB    _u(0)</span></div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6b458563db5aaa2a4decdd01c882293d"> 3114</a></span><span class="preprocessor">#define OTP_DEBUGEN_PROC0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span><span class="comment">// Register    : OTP_DEBUGEN_LOCK</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span><span class="comment">// Description : Write 1s to lock corresponding bits in DEBUGEN. This register</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="comment">//               is reset by the processor cold reset.</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a728439fb6b44c25bfbe54a0bee60d77c"> 3119</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_OFFSET _u(0x00000154)</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a21412b301e52813bce23bdd866320601"> 3120</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_BITS   _u(0x0000010f)</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afe0b128acb392c5cfaa373dd50e9a81b"> 3121</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"> 3122</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span><span class="comment">// Field       : OTP_DEBUGEN_LOCK_MISC</span></div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment">// Description : Write 1 to lock the MISC bit of DEBUGEN. Can&#39;t be cleared once</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="comment">//               set.</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ace2ce9a56f9bb2ba2f44f9cdf1da3634"> 3126</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_MISC_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6d6d5125e56970aa1806e7201cde4037"> 3127</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_MISC_BITS   _u(0x00000100)</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acebd79317f94e719c292f074927a09b7"> 3128</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_MISC_MSB    _u(8)</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae8b02887fa56c4d4fb3a1ca66f98cf72"> 3129</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_MISC_LSB    _u(8)</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a644db4e8fa345d48d9004915306a8caf"> 3130</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_MISC_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment">// Field       : OTP_DEBUGEN_LOCK_PROC1_SECURE</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span><span class="comment">// Description : Write 1 to lock the PROC1_SECURE bit of DEBUGEN. Can&#39;t be</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span><span class="comment">//               cleared once set.</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0d22377250048b4bad0d71b8fa158ad6"> 3135</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC1_SECURE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae6ef7f68ae3246ba343c4e999e659e89"> 3136</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC1_SECURE_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab119352331e936f9103f6284057b0609"> 3137</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC1_SECURE_MSB    _u(3)</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afa06de3d2a0ac37b5a97f99087353264"> 3138</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC1_SECURE_LSB    _u(3)</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a07fd004e4a86d4d70cc703178a4fee31"> 3139</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC1_SECURE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"> 3140</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"> 3141</span><span class="comment">// Field       : OTP_DEBUGEN_LOCK_PROC1</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"> 3142</span><span class="comment">// Description : Write 1 to lock the PROC1 bit of DEBUGEN. Can&#39;t be cleared once</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"> 3143</span><span class="comment">//               set.</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a24cae2a961258bb302cf350d46f9fdd8"> 3144</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a332a8b004de0cd24b885bc4463e48535"> 3145</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC1_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a98710e623feca126e72562344ec15046"> 3146</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC1_MSB    _u(2)</span></div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aef32e9aef9c57c11456e3d70d0e8c898"> 3147</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC1_LSB    _u(2)</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7267fedc945f6a6727c71c27cbc328b9"> 3148</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment">// Field       : OTP_DEBUGEN_LOCK_PROC0_SECURE</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment">// Description : Write 1 to lock the PROC0_SECURE bit of DEBUGEN. Can&#39;t be</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"> 3152</span><span class="comment">//               cleared once set.</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad7e6fd536418ddd90ac32e4552c1a932"> 3153</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC0_SECURE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1a8e8b901a520e72c23cec1b6e786750"> 3154</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC0_SECURE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac5590acc71913726b3480696c1a7a51e"> 3155</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC0_SECURE_MSB    _u(1)</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a679f49392903a7e1fea47270b7b9e99d"> 3156</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC0_SECURE_LSB    _u(1)</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abd20671180751ce4a9bb5b9c1600551d"> 3157</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC0_SECURE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment">// Field       : OTP_DEBUGEN_LOCK_PROC0</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"> 3160</span><span class="comment">// Description : Write 1 to lock the PROC0 bit of DEBUGEN. Can&#39;t be cleared once</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"> 3161</span><span class="comment">//               set.</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a32c9b1b354f2d83e6927df953c15a8c1"> 3162</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a67ad475bb820019088f5c570c403573b"> 3163</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af2049608b9c401a7aa468890a2af274f"> 3164</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC0_MSB    _u(0)</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a65e3acf28b8d9fb969a68d2aeb81cb25"> 3165</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC0_LSB    _u(0)</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a17be521afc30060216457a527aad6ed6"> 3166</a></span><span class="preprocessor">#define OTP_DEBUGEN_LOCK_PROC0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"> 3168</span><span class="comment">// Register    : OTP_ARCHSEL</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"> 3169</span><span class="comment">// Description : Architecture select (Arm/RISC-V). The default and allowable</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span><span class="comment">//               values of this register are constrained by the critical boot</span></div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="comment">//               flags.</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="comment">//</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment">//               This register is reset by the earliest reset in the switched</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="comment">//               core power domain (before a processor cold reset).</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><span class="comment">//</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"> 3176</span><span class="comment">//               Cores sample their architecture select signal on a warm reset.</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"> 3177</span><span class="comment">//               The source of the warm reset could be the system power-up state</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"> 3178</span><span class="comment">//               machine, the watchdog timer, Arm SYSRESETREQ or from RISC-V</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"> 3179</span><span class="comment">//               hartresetreq.</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"> 3180</span><span class="comment">//</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"> 3181</span><span class="comment">//               Note that when an Arm core is deselected, its cold reset domain</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"> 3182</span><span class="comment">//               is also held in reset, since in particular the SYSRESETREQ bit</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"> 3183</span><span class="comment">//               becomes inaccessible once the core is deselected. Note also the</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"> 3184</span><span class="comment">//               RISC-V cores do not have a cold reset domain, since their</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"> 3185</span><span class="comment">//               corresponding controls are located in the Debug Module.</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a80156f69c493ee96de6a4627327ec57f"> 3186</a></span><span class="preprocessor">#define OTP_ARCHSEL_OFFSET _u(0x00000158)</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5b6bb9a92a0525db2c60d1bfd204c975"> 3187</a></span><span class="preprocessor">#define OTP_ARCHSEL_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a12302b8217e92c5d569c897f0fdba631"> 3188</a></span><span class="preprocessor">#define OTP_ARCHSEL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><span class="comment">// Field       : OTP_ARCHSEL_CORE1</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="comment">// Description : Select architecture for core 1.</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment">//               0x0 -&gt; Switch core 1 to Arm (Cortex-M33)</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"> 3193</span><span class="comment">//               0x1 -&gt; Switch core 1 to RISC-V (Hazard3)</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad5e3f38cdd561af4a4269e6dbd05b6ae"> 3194</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aabaae0afb890ecbcd85b6d7e53480c5b"> 3195</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE1_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af5e01c1edff78af1d17c0510a802266e"> 3196</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE1_MSB    _u(1)</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a77354a1404660d55d287c100ab4afcdc"> 3197</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE1_LSB    _u(1)</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad5dd03f2d5913fa04e2a21ddc1c759a7"> 3198</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaee63801fa4a25102dc3ecead499cafe"> 3199</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE1_VALUE_ARM _u(0x0)</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a48069d396cff815ce444e6bf5934b0a2"> 3200</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE1_VALUE_RISCV _u(0x1)</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"> 3201</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"> 3202</span><span class="comment">// Field       : OTP_ARCHSEL_CORE0</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"> 3203</span><span class="comment">// Description : Select architecture for core 0.</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"> 3204</span><span class="comment">//               0x0 -&gt; Switch core 0 to Arm (Cortex-M33)</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"> 3205</span><span class="comment">//               0x1 -&gt; Switch core 0 to RISC-V (Hazard3)</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a857e7699846e2be26be3fe68bba395e0"> 3206</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab4f12698f4aced8679e92424e97eccab"> 3207</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8d851c2b8059de3cf9a74846e1fbabaa"> 3208</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE0_MSB    _u(0)</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaae586fede97e92d0433b9ab326a407e"> 3209</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE0_LSB    _u(0)</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afd5211da160fdc9ab8cff406e3d369ec"> 3210</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a43b74bd58d893405bb750543792e51ee"> 3211</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE0_VALUE_ARM _u(0x0)</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aba99d273facf8af06b5f6683aaeafcb8"> 3212</a></span><span class="preprocessor">#define OTP_ARCHSEL_CORE0_VALUE_RISCV _u(0x1)</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"> 3214</span><span class="comment">// Register    : OTP_ARCHSEL_STATUS</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"> 3215</span><span class="comment">// Description : Get the current architecture select state of each core. Cores</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"> 3216</span><span class="comment">//               sample the current value of the ARCHSEL register when their</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"> 3217</span><span class="comment">//               warm reset is released, at which point the corresponding bit in</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"> 3218</span><span class="comment">//               this register will also update.</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9eccd00f421792144de1bcf8dd0b0465"> 3219</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_OFFSET _u(0x0000015c)</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acbb4bc9d6b6378bcd8c534ddfc9eb60d"> 3220</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aee43fa377aa5136cf4a38f47c0db540f"> 3221</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"> 3222</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"> 3223</span><span class="comment">// Field       : OTP_ARCHSEL_STATUS_CORE1</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"> 3224</span><span class="comment">// Description : Current architecture for core 0. Updated on processor warm</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"> 3225</span><span class="comment">//               reset.</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span><span class="comment">//               0x0 -&gt; Core 1 is currently Arm (Cortex-M33)</span></div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="comment">//               0x1 -&gt; Core 1 is currently RISC-V (Hazard3)</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af4fd704a86f8c55ae081e05fb737d848"> 3228</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7824a49fd100da4c82412dc7e5f7a1bb"> 3229</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE1_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0a33a1f800d3674b8382fe3914a0a5c3"> 3230</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE1_MSB    _u(1)</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a42744a305b4d419d6a70cd5a644bb4fa"> 3231</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE1_LSB    _u(1)</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0d5b994de08b8e6654f6e5c9fc16beb8"> 3232</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE1_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8c35b17e13eed1f3848a65e4c4800e92"> 3233</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE1_VALUE_ARM _u(0x0)</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a33aa6e61eea191985ae35c057b563257"> 3234</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE1_VALUE_RISCV _u(0x1)</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"> 3235</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span><span class="comment">// Field       : OTP_ARCHSEL_STATUS_CORE0</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"> 3237</span><span class="comment">// Description : Current architecture for core 0. Updated on processor warm</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span><span class="comment">//               reset.</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"> 3239</span><span class="comment">//               0x0 -&gt; Core 0 is currently Arm (Cortex-M33)</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"> 3240</span><span class="comment">//               0x1 -&gt; Core 0 is currently RISC-V (Hazard3)</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae3891696657991355104851fb4e6435f"> 3241</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab4e5e825d7d9be6e5dde37972f1e0c11"> 3242</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE0_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a217d7928a83d219f2ce51cbee063e84c"> 3243</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE0_MSB    _u(0)</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0dd2de1ab8fffe2a20319fcfb7759362"> 3244</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE0_LSB    _u(0)</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abd69bd70e5fadf21144747545f2a1278"> 3245</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE0_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adfc3945905140fc78b5a00ce8f32ad17"> 3246</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE0_VALUE_ARM _u(0x0)</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3549edd081fd9dd1183525c2ddde6ebe"> 3247</a></span><span class="preprocessor">#define OTP_ARCHSEL_STATUS_CORE0_VALUE_RISCV _u(0x1)</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"> 3249</span><span class="comment">// Register    : OTP_BOOTDIS</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span><span class="comment">// Description : Tell the bootrom to ignore scratch register boot vectors (both</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"> 3251</span><span class="comment">//               power manager and watchdog) on the next power up.</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span><span class="comment">//</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"> 3253</span><span class="comment">//               If an early boot stage has soft-locked some OTP pages in order</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span><span class="comment">//               to protect their contents from later stages, there is a risk</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span><span class="comment">//               that Secure code running at a later stage can unlock the pages</span></div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="comment">//               by performing a watchdog reset that resets the OTP.</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment">//</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment">//               This register can be used to ensure that the bootloader runs as</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment">//               normal on the next power up, preventing Secure code at a later</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="comment">//               stage from accessing OTP in its unlocked state.</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"> 3261</span><span class="comment">//</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span><span class="comment">//               Should be used in conjunction with the power manager BOOTDIS</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"> 3263</span><span class="comment">//               register.</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5a48a7c4f74d92771d14307358a34ec9"> 3264</a></span><span class="preprocessor">#define OTP_BOOTDIS_OFFSET _u(0x00000160)</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a445f71a0216b2f70706a35b95eabaf31"> 3265</a></span><span class="preprocessor">#define OTP_BOOTDIS_BITS   _u(0x00000003)</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5a4a18681352f39f25d0875cdcea5562"> 3266</a></span><span class="preprocessor">#define OTP_BOOTDIS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"> 3267</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span><span class="comment">// Field       : OTP_BOOTDIS_NEXT</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"> 3269</span><span class="comment">// Description : This flag always ORs writes into its current contents. It can</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span><span class="comment">//               be set but not cleared by software.</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"> 3271</span><span class="comment">//</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span><span class="comment">//               The BOOTDIS_NEXT bit is OR&#39;d into the BOOTDIS_NOW bit when the</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"> 3273</span><span class="comment">//               core is powered down. Simultaneously, the BOOTDIS_NEXT bit is</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span><span class="comment">//               cleared. Setting this bit means that the boot scratch registers</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"> 3275</span><span class="comment">//               will be ignored following the next core power down.</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span><span class="comment">//</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"> 3277</span><span class="comment">//               This flag should be set by an early boot stage that has soft-</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span><span class="comment">//               locked OTP pages, to prevent later stages from unlocking it via</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"> 3279</span><span class="comment">//               watchdog reset.</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4b753f1a0c00516535a96208fe7e685d"> 3280</a></span><span class="preprocessor">#define OTP_BOOTDIS_NEXT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a739bfd1bbb57b8a9f6fc8bb777851aba"> 3281</a></span><span class="preprocessor">#define OTP_BOOTDIS_NEXT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7b631bf003243f8096eb597adbd6a254"> 3282</a></span><span class="preprocessor">#define OTP_BOOTDIS_NEXT_MSB    _u(1)</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac876cb4d8cea77a3da4ebc50dd47b59d"> 3283</a></span><span class="preprocessor">#define OTP_BOOTDIS_NEXT_LSB    _u(1)</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a15f2671a0b2e0d86b3c66a2f28dbe738"> 3284</a></span><span class="preprocessor">#define OTP_BOOTDIS_NEXT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"> 3285</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span><span class="comment">// Field       : OTP_BOOTDIS_NOW</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"> 3287</span><span class="comment">// Description : When the core is powered down, the current value of</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span><span class="comment">//               BOOTDIS_NEXT is OR&#39;d into BOOTDIS_NOW, and BOOTDIS_NEXT is</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span><span class="comment">//               cleared.</span></div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span><span class="comment">//</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="comment">//               The bootrom checks this flag before reading the boot scratch</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="comment">//               registers. If it is set, the bootrom clears it, and ignores the</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="comment">//               BOOT registers. This prevents Secure software from diverting</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment">//               the boot path before a bootloader has had the chance to soft</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"> 3295</span><span class="comment">//               lock OTP pages containing sensitive data.</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a066ffc6308ac77b61883aba31268e39b"> 3296</a></span><span class="preprocessor">#define OTP_BOOTDIS_NOW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a04f55b6eaf954b72e7398044ac4c5cbc"> 3297</a></span><span class="preprocessor">#define OTP_BOOTDIS_NOW_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adb167e2208c9b593d78bf523a6023774"> 3298</a></span><span class="preprocessor">#define OTP_BOOTDIS_NOW_MSB    _u(0)</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a21e3d350f7a15e34217912635f9d1a03"> 3299</a></span><span class="preprocessor">#define OTP_BOOTDIS_NOW_LSB    _u(0)</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a953d5ad1a0d7e5959c609c854d5b49b1"> 3300</a></span><span class="preprocessor">#define OTP_BOOTDIS_NOW_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"> 3301</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span><span class="comment">// Register    : OTP_INTR</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"> 3303</span><span class="comment">// Description : Raw Interrupts</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acef012be23e8cdfd0010eea310483e56"> 3304</a></span><span class="preprocessor">#define OTP_INTR_OFFSET _u(0x00000164)</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6a9fec60e79683f5758afecb3a0b7ca6"> 3305</a></span><span class="preprocessor">#define OTP_INTR_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a28b0c08bbbc3f25efa66f55bd4059189"> 3306</a></span><span class="preprocessor">#define OTP_INTR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"> 3307</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span><span class="comment">// Field       : OTP_INTR_APB_RD_NSEC_FAIL</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a153b4ecb19f532de908662a7209a3fd7"> 3309</a></span><span class="preprocessor">#define OTP_INTR_APB_RD_NSEC_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adb22c79a9896d74f69a930c04f084caa"> 3310</a></span><span class="preprocessor">#define OTP_INTR_APB_RD_NSEC_FAIL_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0cbf08eb7489eee0ef9e6484a7b31994"> 3311</a></span><span class="preprocessor">#define OTP_INTR_APB_RD_NSEC_FAIL_MSB    _u(4)</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a15194218fbb3f3ef9f1836aaddbcc45b"> 3312</a></span><span class="preprocessor">#define OTP_INTR_APB_RD_NSEC_FAIL_LSB    _u(4)</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a97d9de0e9a39de48f58a0ed964f49a59"> 3313</a></span><span class="preprocessor">#define OTP_INTR_APB_RD_NSEC_FAIL_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"> 3315</span><span class="comment">// Field       : OTP_INTR_APB_RD_SEC_FAIL</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a41a7349b45b46f342395f1834b92d3b0"> 3316</a></span><span class="preprocessor">#define OTP_INTR_APB_RD_SEC_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4214db03cd2eef5b9caac46e4e212613"> 3317</a></span><span class="preprocessor">#define OTP_INTR_APB_RD_SEC_FAIL_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad92cfa4e692b9c0a483ecf2b88158e05"> 3318</a></span><span class="preprocessor">#define OTP_INTR_APB_RD_SEC_FAIL_MSB    _u(3)</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4317c11b067a9f23dc46bc0c4c5a01f5"> 3319</a></span><span class="preprocessor">#define OTP_INTR_APB_RD_SEC_FAIL_LSB    _u(3)</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abf7e3abd96edbd66b96476a8094eee70"> 3320</a></span><span class="preprocessor">#define OTP_INTR_APB_RD_SEC_FAIL_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"> 3321</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span><span class="comment">// Field       : OTP_INTR_APB_DCTRL_FAIL</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a32adf74b6336e2640d7930fbc986160f"> 3323</a></span><span class="preprocessor">#define OTP_INTR_APB_DCTRL_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aea4e10b0cac8044d52de45c950b3ad52"> 3324</a></span><span class="preprocessor">#define OTP_INTR_APB_DCTRL_FAIL_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#afd55130b3feb4c4a167dd436a5ddde27"> 3325</a></span><span class="preprocessor">#define OTP_INTR_APB_DCTRL_FAIL_MSB    _u(2)</span></div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6843b9725c211511796b7c2222de87b2"> 3326</a></span><span class="preprocessor">#define OTP_INTR_APB_DCTRL_FAIL_LSB    _u(2)</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac59213e60cb27b9e51b8ca450cab9316"> 3327</a></span><span class="preprocessor">#define OTP_INTR_APB_DCTRL_FAIL_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="comment">// Field       : OTP_INTR_SBPI_WR_FAIL</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a3cf16a438ad86b85dedc518c15576ccf"> 3330</a></span><span class="preprocessor">#define OTP_INTR_SBPI_WR_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a22c1049fa8624dc1622a863b4e864d60"> 3331</a></span><span class="preprocessor">#define OTP_INTR_SBPI_WR_FAIL_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a69a703da03bb4fe6ab99fa94de7bd7a6"> 3332</a></span><span class="preprocessor">#define OTP_INTR_SBPI_WR_FAIL_MSB    _u(1)</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4564a98f58a80e5fdd143553404b1475"> 3333</a></span><span class="preprocessor">#define OTP_INTR_SBPI_WR_FAIL_LSB    _u(1)</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a86e52e24f0c1668251cb3c926fd824a3"> 3334</a></span><span class="preprocessor">#define OTP_INTR_SBPI_WR_FAIL_ACCESS &quot;WC&quot;</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"> 3336</span><span class="comment">// Field       : OTP_INTR_SBPI_FLAG_N</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac0c8ee13292422603788ca5651914cb6"> 3337</a></span><span class="preprocessor">#define OTP_INTR_SBPI_FLAG_N_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9b7bae6730a13fc8387e94f9694a6d2c"> 3338</a></span><span class="preprocessor">#define OTP_INTR_SBPI_FLAG_N_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac4a0351687200a3a6b54ea658260b9b4"> 3339</a></span><span class="preprocessor">#define OTP_INTR_SBPI_FLAG_N_MSB    _u(0)</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aaec5ffeb598174dcf574202044f47150"> 3340</a></span><span class="preprocessor">#define OTP_INTR_SBPI_FLAG_N_LSB    _u(0)</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8d3904e54151f748648b98f685b87c58"> 3341</a></span><span class="preprocessor">#define OTP_INTR_SBPI_FLAG_N_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"> 3342</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"> 3343</span><span class="comment">// Register    : OTP_INTE</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span><span class="comment">// Description : Interrupt Enable</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1860eb110ca8648b35f1931a3a1eb865"> 3345</a></span><span class="preprocessor">#define OTP_INTE_OFFSET _u(0x00000168)</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a71fb05b67adcce10b76f0fee812a0c60"> 3346</a></span><span class="preprocessor">#define OTP_INTE_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abf0da517c5ff397fdc694ded90315cb2"> 3347</a></span><span class="preprocessor">#define OTP_INTE_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"> 3349</span><span class="comment">// Field       : OTP_INTE_APB_RD_NSEC_FAIL</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acc708cf56130f5e0cdb21a2566118b3b"> 3350</a></span><span class="preprocessor">#define OTP_INTE_APB_RD_NSEC_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0b4b23e07f84ebab75866fa3cc1f2d51"> 3351</a></span><span class="preprocessor">#define OTP_INTE_APB_RD_NSEC_FAIL_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5af3e53e6b8615b40f4565520092b204"> 3352</a></span><span class="preprocessor">#define OTP_INTE_APB_RD_NSEC_FAIL_MSB    _u(4)</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad923ef62bc034bd9f75998f3ab6d2083"> 3353</a></span><span class="preprocessor">#define OTP_INTE_APB_RD_NSEC_FAIL_LSB    _u(4)</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa165ba7a87aef1b7d790b717ebf8f5c4"> 3354</a></span><span class="preprocessor">#define OTP_INTE_APB_RD_NSEC_FAIL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="comment">// Field       : OTP_INTE_APB_RD_SEC_FAIL</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a96bb3bb222fbe192990255e0446c79e9"> 3357</a></span><span class="preprocessor">#define OTP_INTE_APB_RD_SEC_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0965d105f693ae7fe518f05512005632"> 3358</a></span><span class="preprocessor">#define OTP_INTE_APB_RD_SEC_FAIL_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a76bdb1fd0fabf1d6f1be1fa6658bf510"> 3359</a></span><span class="preprocessor">#define OTP_INTE_APB_RD_SEC_FAIL_MSB    _u(3)</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a64fe7d12fb65420e7ed229cc00dd7489"> 3360</a></span><span class="preprocessor">#define OTP_INTE_APB_RD_SEC_FAIL_LSB    _u(3)</span></div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac6da4a9107a7d2069b59fa7558cdc417"> 3361</a></span><span class="preprocessor">#define OTP_INTE_APB_RD_SEC_FAIL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span><span class="comment">// Field       : OTP_INTE_APB_DCTRL_FAIL</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0141dc3a9c29caf97e5656d188ccb5fe"> 3364</a></span><span class="preprocessor">#define OTP_INTE_APB_DCTRL_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a16852a9a90403b7de904dc3acc7c4e13"> 3365</a></span><span class="preprocessor">#define OTP_INTE_APB_DCTRL_FAIL_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a36aeb0b84cc93e17d6ae82eb22ae4cf5"> 3366</a></span><span class="preprocessor">#define OTP_INTE_APB_DCTRL_FAIL_MSB    _u(2)</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a918443826de8142fba3543f0bbc1bf1d"> 3367</a></span><span class="preprocessor">#define OTP_INTE_APB_DCTRL_FAIL_LSB    _u(2)</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ae20b9e07ee4c75396bd3323fa43bd8ab"> 3368</a></span><span class="preprocessor">#define OTP_INTE_APB_DCTRL_FAIL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"> 3369</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span><span class="comment">// Field       : OTP_INTE_SBPI_WR_FAIL</span></div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a19d92e76d4f3ab678d1fff540da0404d"> 3371</a></span><span class="preprocessor">#define OTP_INTE_SBPI_WR_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a16ee43670dcb67d9cad2fb2d90c98054"> 3372</a></span><span class="preprocessor">#define OTP_INTE_SBPI_WR_FAIL_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a98cdb3fd37a407cd0ceff7e7020e1057"> 3373</a></span><span class="preprocessor">#define OTP_INTE_SBPI_WR_FAIL_MSB    _u(1)</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#af4817c6410ad28bc971b257c3c8d1758"> 3374</a></span><span class="preprocessor">#define OTP_INTE_SBPI_WR_FAIL_LSB    _u(1)</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a974d0044576fed75186f4bcada50b3ee"> 3375</a></span><span class="preprocessor">#define OTP_INTE_SBPI_WR_FAIL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"> 3377</span><span class="comment">// Field       : OTP_INTE_SBPI_FLAG_N</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6f0b5ceef6ea9a214cc18cc83ddb792a"> 3378</a></span><span class="preprocessor">#define OTP_INTE_SBPI_FLAG_N_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a360ccd9ba5aea728f17c1fa70f1f86df"> 3379</a></span><span class="preprocessor">#define OTP_INTE_SBPI_FLAG_N_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad3da466593a25275aa906473c961a838"> 3380</a></span><span class="preprocessor">#define OTP_INTE_SBPI_FLAG_N_MSB    _u(0)</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a908916f47fb49176b2b11057f50304b8"> 3381</a></span><span class="preprocessor">#define OTP_INTE_SBPI_FLAG_N_LSB    _u(0)</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9be86bab9135aa5b8d19c64769aeb99e"> 3382</a></span><span class="preprocessor">#define OTP_INTE_SBPI_FLAG_N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="comment">// Register    : OTP_INTF</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"> 3385</span><span class="comment">// Description : Interrupt Force</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a45fd617f476ded5d702f0841c4646801"> 3386</a></span><span class="preprocessor">#define OTP_INTF_OFFSET _u(0x0000016c)</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#abd72e7d14a20b829ee321fbdef1a38db"> 3387</a></span><span class="preprocessor">#define OTP_INTF_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a849b68abd025f94db0498c1ede88237f"> 3388</a></span><span class="preprocessor">#define OTP_INTF_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment">// Field       : OTP_INTF_APB_RD_NSEC_FAIL</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac1a122608046eefa4bc9bf38e829f424"> 3391</a></span><span class="preprocessor">#define OTP_INTF_APB_RD_NSEC_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa574a1bb65ea5107e2f234af2b1c8419"> 3392</a></span><span class="preprocessor">#define OTP_INTF_APB_RD_NSEC_FAIL_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a142fdf02fb8efa44fa4334462046a9f7"> 3393</a></span><span class="preprocessor">#define OTP_INTF_APB_RD_NSEC_FAIL_MSB    _u(4)</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a521ffcf48ecf4bb9cb8b9eb9227afd8e"> 3394</a></span><span class="preprocessor">#define OTP_INTF_APB_RD_NSEC_FAIL_LSB    _u(4)</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac1ca51ecebe40ee5ce728d1b975dcdba"> 3395</a></span><span class="preprocessor">#define OTP_INTF_APB_RD_NSEC_FAIL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"> 3396</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span><span class="comment">// Field       : OTP_INTF_APB_RD_SEC_FAIL</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4733edee76ffc2cc62113bb5911d9328"> 3398</a></span><span class="preprocessor">#define OTP_INTF_APB_RD_SEC_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8689a193de65f5549133bfc4b4a7df86"> 3399</a></span><span class="preprocessor">#define OTP_INTF_APB_RD_SEC_FAIL_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab57701b0eb8763b092716afc853bc524"> 3400</a></span><span class="preprocessor">#define OTP_INTF_APB_RD_SEC_FAIL_MSB    _u(3)</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab1a111690befa0c31c21faf914f0df0b"> 3401</a></span><span class="preprocessor">#define OTP_INTF_APB_RD_SEC_FAIL_LSB    _u(3)</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8f730bb399728e98409dbdb2ef333dc9"> 3402</a></span><span class="preprocessor">#define OTP_INTF_APB_RD_SEC_FAIL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="comment">// Field       : OTP_INTF_APB_DCTRL_FAIL</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1605c9da637075fb0bb2e9694f27681c"> 3405</a></span><span class="preprocessor">#define OTP_INTF_APB_DCTRL_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a903bef5ee13b03bbcace36aa5994f48f"> 3406</a></span><span class="preprocessor">#define OTP_INTF_APB_DCTRL_FAIL_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a1b6b55e753964ca0fc810483d755c32e"> 3407</a></span><span class="preprocessor">#define OTP_INTF_APB_DCTRL_FAIL_MSB    _u(2)</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a6255f9009f6552c48586518584f2b809"> 3408</a></span><span class="preprocessor">#define OTP_INTF_APB_DCTRL_FAIL_LSB    _u(2)</span></div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac49652145a5c5e44265cc3b9487e621a"> 3409</a></span><span class="preprocessor">#define OTP_INTF_APB_DCTRL_FAIL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="comment">// Field       : OTP_INTF_SBPI_WR_FAIL</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#adfeedb220523022bd42e1fd6762aad3e"> 3412</a></span><span class="preprocessor">#define OTP_INTF_SBPI_WR_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7d5fbf07547095ffd8735d9f4cce936c"> 3413</a></span><span class="preprocessor">#define OTP_INTF_SBPI_WR_FAIL_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0a59f675a04e68b2f44e3c13307d6457"> 3414</a></span><span class="preprocessor">#define OTP_INTF_SBPI_WR_FAIL_MSB    _u(1)</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#acecd9a34dd5a35439fec1335f43e6a2b"> 3415</a></span><span class="preprocessor">#define OTP_INTF_SBPI_WR_FAIL_LSB    _u(1)</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a456298244ed4f8cf99e9c504426f2bcf"> 3416</a></span><span class="preprocessor">#define OTP_INTF_SBPI_WR_FAIL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"> 3417</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"> 3418</span><span class="comment">// Field       : OTP_INTF_SBPI_FLAG_N</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a64d4334bf21e78d4f886e4e0b194040f"> 3419</a></span><span class="preprocessor">#define OTP_INTF_SBPI_FLAG_N_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a521c214ae25f759ab232f2532279c33f"> 3420</a></span><span class="preprocessor">#define OTP_INTF_SBPI_FLAG_N_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa06982431fa0c890378b64811378cb96"> 3421</a></span><span class="preprocessor">#define OTP_INTF_SBPI_FLAG_N_MSB    _u(0)</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9ba058e6b658c841b3a8b7de9137c044"> 3422</a></span><span class="preprocessor">#define OTP_INTF_SBPI_FLAG_N_LSB    _u(0)</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a61c6446848e502e487605763fa129fd3"> 3423</a></span><span class="preprocessor">#define OTP_INTF_SBPI_FLAG_N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"> 3424</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"> 3425</span><span class="comment">// Register    : OTP_INTS</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"> 3426</span><span class="comment">// Description : Interrupt status after masking &amp; forcing</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a07ddd3a6d57438b740282533814fde9a"> 3427</a></span><span class="preprocessor">#define OTP_INTS_OFFSET _u(0x00000170)</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad4891c215d5ad2302f9fda9e1bd461bd"> 3428</a></span><span class="preprocessor">#define OTP_INTS_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab9be7552533ac91e3b507bc65bb31455"> 3429</a></span><span class="preprocessor">#define OTP_INTS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"> 3430</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span><span class="comment">// Field       : OTP_INTS_APB_RD_NSEC_FAIL</span></div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a28120d81ba26c75ac2e4b8cb4b285ac2"> 3432</a></span><span class="preprocessor">#define OTP_INTS_APB_RD_NSEC_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad1c5c36ede2bf677da4e9810aa67cb2f"> 3433</a></span><span class="preprocessor">#define OTP_INTS_APB_RD_NSEC_FAIL_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a231df385844be2551b6f37697f85a40f"> 3434</a></span><span class="preprocessor">#define OTP_INTS_APB_RD_NSEC_FAIL_MSB    _u(4)</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7221a840224eeeb23224b34e04f0f211"> 3435</a></span><span class="preprocessor">#define OTP_INTS_APB_RD_NSEC_FAIL_LSB    _u(4)</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a849267e3946d5dea682aac94225a240c"> 3436</a></span><span class="preprocessor">#define OTP_INTS_APB_RD_NSEC_FAIL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"> 3437</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span><span class="comment">// Field       : OTP_INTS_APB_RD_SEC_FAIL</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a9a590154d08aac205cc9d0596afbf2ec"> 3439</a></span><span class="preprocessor">#define OTP_INTS_APB_RD_SEC_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a8da28865a9736793a6dfcb49ee8e5ee0"> 3440</a></span><span class="preprocessor">#define OTP_INTS_APB_RD_SEC_FAIL_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4dd9b709ea4bbba92395c190bfd5408d"> 3441</a></span><span class="preprocessor">#define OTP_INTS_APB_RD_SEC_FAIL_MSB    _u(3)</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ad272a5a8c4a974b7fdf24712d3f38155"> 3442</a></span><span class="preprocessor">#define OTP_INTS_APB_RD_SEC_FAIL_LSB    _u(3)</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ac0031e1230d2dcef3e58a414b3001cfe"> 3443</a></span><span class="preprocessor">#define OTP_INTS_APB_RD_SEC_FAIL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="comment">// Field       : OTP_INTS_APB_DCTRL_FAIL</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a77d4ab998abd751e9c1548c06691f1ae"> 3446</a></span><span class="preprocessor">#define OTP_INTS_APB_DCTRL_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a330f7905aadd9c21ff8b2763846f9ff6"> 3447</a></span><span class="preprocessor">#define OTP_INTS_APB_DCTRL_FAIL_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a4bccd50478ad45feaaac8581b12a841d"> 3448</a></span><span class="preprocessor">#define OTP_INTS_APB_DCTRL_FAIL_MSB    _u(2)</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a801232f2e5c61bad09244d83a52dce01"> 3449</a></span><span class="preprocessor">#define OTP_INTS_APB_DCTRL_FAIL_LSB    _u(2)</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0e3bbd676b18ab03c192502a45617fae"> 3450</a></span><span class="preprocessor">#define OTP_INTS_APB_DCTRL_FAIL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"> 3451</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"> 3452</span><span class="comment">// Field       : OTP_INTS_SBPI_WR_FAIL</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a0051a3f31ae36943331e23d23e8385c2"> 3453</a></span><span class="preprocessor">#define OTP_INTS_SBPI_WR_FAIL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a5fc251ac5261d6535537cb7c7c739093"> 3454</a></span><span class="preprocessor">#define OTP_INTS_SBPI_WR_FAIL_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab5c10157b6a2f61a36e9649b2c8093db"> 3455</a></span><span class="preprocessor">#define OTP_INTS_SBPI_WR_FAIL_MSB    _u(1)</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a745b92404e401ee20fbeaa3994102776"> 3456</a></span><span class="preprocessor">#define OTP_INTS_SBPI_WR_FAIL_LSB    _u(1)</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a7d43c178e5203744354b737d727378ed"> 3457</a></span><span class="preprocessor">#define OTP_INTS_SBPI_WR_FAIL_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="comment">// Field       : OTP_INTS_SBPI_FLAG_N</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#ab5b5f4537aecfc1a23bdd2b78499c668"> 3460</a></span><span class="preprocessor">#define OTP_INTS_SBPI_FLAG_N_RESET  _u(0x0)</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#aa08e76758a83d3e71460b148345450e5"> 3461</a></span><span class="preprocessor">#define OTP_INTS_SBPI_FLAG_N_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2b26ac8c79979b46a20ffedf03c483b0"> 3462</a></span><span class="preprocessor">#define OTP_INTS_SBPI_FLAG_N_MSB    _u(0)</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a37f354499d6075c19bef43202f93d3e6"> 3463</a></span><span class="preprocessor">#define OTP_INTS_SBPI_FLAG_N_LSB    _u(0)</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html#a2e9465b00515d75f438bb6e040a7875b"> 3464</a></span><span class="preprocessor">#define OTP_INTS_SBPI_FLAG_N_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"> 3465</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_OTP_H</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"> 3467</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="hardware__regs_2include_2hardware_2regs_2otp_8h.html">otp.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
