<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -tsi
top_ml410.tsi -s 11 -n 3 -fastpaths -xml top_ml410.twx top_ml410.ncd -o
top_ml410.twr top_ml410.pcf -ucf ml410.ucf

</twCmdLine><twDesign>top_ml410.ncd</twDesign><twDesignPath>top_ml410.ncd</twDesignPath><twPCF>top_ml410.pcf</twPCF><twPcfPath>top_ml410.pcf</twPcfPath><twDevInfo arch="virtex4" pkg="ff1152"><twDevName>xc4vfx60</twDevName><twSpeedGrade>-11</twSpeedGrade><twSpeedVer>PRODUCTION 1.71 2013-10-13, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>6.666</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tdcmpc" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmpco" slack="3.334" period="10.000" constraintValue="10.000" deviceLimit="6.666" freqLimit="150.015" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLK0" locationPin="DCM_ADV_X0Y11.CLK0" clockNet="u1_plasma_top/u0_clk/clk0_bufg_in"/><twPinLimit anchorID="10" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="5.200" period="10.000" constraintValue="5.000" deviceLimit="2.400" physResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" logResource="DCM_AUTOCALIBRATION_u1_plasma_top/u0_clk/DCM_BASE0/u1_plasma_top/u0_clk/DCM_BASE0/CLKIN" locationPin="DCM_ADV_X0Y11.CLKIN" clockNet="u1_plasma_top/sys_clk_in1"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="TIMESPEC TS_board_clk = PERIOD &quot;board_clk&quot; 10000 ps;" ScopeName="">TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;</twConstName><twItemCnt>2467</twItemCnt><twErrCntSetup>3</twErrCntSetup><twErrCntEndPt>3</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>136</twEndPtCnt><twPathErrCnt>1950</twPathErrCnt><twMinPer>22.851</twMinPer></twConstHead><twPathRptBanner iPaths="955" iCriticalPaths="955" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X7Y243.G3), 955 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.859</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>6.020</twTotPathDel><twClkSkew dest = "0.534" src = "4.954">4.420</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y232.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y241.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y241.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y244.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y244.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N850</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y249.F2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y249.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N856</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y251.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>N856</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y251.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y242.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y242.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y243.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y243.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y243.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y243.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y243.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y243.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.124</twLogDel><twRouteDel>3.896</twRouteDel><twTotDel>6.020</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.835</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>6.043</twTotPathDel><twClkSkew dest = "0.534" src = "4.907">4.373</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X4Y238.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X4Y238.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;7&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y238.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y238.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N894</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y237.F1</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.537</twDelInfo><twComp>N687</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y237.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y240.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y240.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;10&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y244.BX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.574</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y244.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/bank_open_mux0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_bank_open_mux0000_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y231.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.711</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/bank_open_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y231.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;51</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;51</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y243.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;51</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y243.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y243.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y243.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>1.810</twLogDel><twRouteDel>4.233</twRouteDel><twTotDel>6.043</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.826</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.987</twTotPathDel><twClkSkew dest = "0.534" src = "4.954">4.420</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X2Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y232.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y241.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y241.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y244.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y244.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N850</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y247.G3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y247.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N865</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y246.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>N869</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y246.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y241.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y241.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y242.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y242.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y243.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y243.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y243.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y243.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y243.G3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;61</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y243.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.197</twLogDel><twRouteDel>3.790</twRouteDel><twTotDel>5.987</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>36.7</twPctLog><twPctRoute>63.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="918" iCriticalPaths="918" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X7Y243.G4), 918 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.792</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.953</twTotPathDel><twClkSkew dest = "0.534" src = "4.954">4.420</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X2Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y232.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y241.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y241.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y244.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y244.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N850</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y249.F2</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y249.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N856</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y251.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.467</twDelInfo><twComp>N856</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y251.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y242.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y242.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y243.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y243.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y243.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y243.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N733</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y243.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>N733</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y243.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.124</twLogDel><twRouteDel>3.829</twRouteDel><twTotDel>5.953</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>35.7</twPctLog><twPctRoute>64.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.759</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.920</twTotPathDel><twClkSkew dest = "0.534" src = "4.954">4.420</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X2Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y232.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y241.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y241.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y244.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.552</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y244.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N850</twComp><twBEL>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y247.G3</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>u1_plasma_top/u2_ddr/address_ddr&lt;11&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y247.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N865</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y246.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.331</twDelInfo><twComp>N869</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y246.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y241.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.791</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y241.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y242.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y242.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y243.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y243.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y243.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y243.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N733</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y243.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>N733</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y243.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.197</twLogDel><twRouteDel>3.723</twRouteDel><twTotDel>5.920</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-4.735</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_1_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>5.898</twTotPathDel><twClkSkew dest = "0.534" src = "4.952">4.418</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_1_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X0Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X0Y233.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_1_1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y234.G1</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cnt_1_1</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y234.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>N1060</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000_SW4_F</twBEL><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/select_flag_cmp_eq0000_SW4</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y238.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>N1060</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y238.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N897</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_34_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y238.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>N900</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y238.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_3_G</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mmux_address_row_mux0000_2_f5_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y240.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/address_row_mux0000&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y240.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_lut&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;0&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y241.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y241.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y242.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y242.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.074</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y243.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X1Y243.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y243.F4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.519</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/Mcompar_state_prev_cmp_ne0001_cy&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y243.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N733</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;36_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y243.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.279</twDelInfo><twComp>N733</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y243.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>2.737</twLogDel><twRouteDel>3.161</twRouteDel><twTotDel>5.898</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="77" iCriticalPaths="77" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_w_load (SLICE_X7Y243.G1), 77 paths
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.649</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>4.810</twTotPathDel><twClkSkew dest = "0.534" src = "4.954">4.420</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X2Y232.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y232.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y241.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.841</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_3_1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y241.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y240.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y240.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y218.F4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y218.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp><twBEL>u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y243.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y243.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y243.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y243.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>1.207</twLogDel><twRouteDel>3.603</twRouteDel><twTotDel>4.810</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>25.1</twPctLog><twPctRoute>74.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.418</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_9</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>4.626</twTotPathDel><twClkSkew dest = "0.534" src = "4.907">4.373</twClkSkew><twDelConst>6.005</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_9</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X4Y240.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X4Y240.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;9&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y241.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y241.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y240.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y240.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y218.F4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y218.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp><twBEL>u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y243.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y243.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y243.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y243.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>1.207</twLogDel><twRouteDel>3.419</twRouteDel><twTotDel>4.626</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-3.322</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u1_ddr_init/init_step_4</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twTotPathDel>4.493</twTotPathDel><twClkSkew dest = "0.534" src = "4.944">4.410</twClkSkew><twDelConst>6.005</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_4</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X2Y241.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X2Y241.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;5&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/init_step_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y241.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/init_step&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y241.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y240.G3</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.549</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/wait_cycle&lt;1&gt;14</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y240.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>fpga_0_DDR_SDRAM_32Mx64_DDR_BankAddr_pin_0_OBUF</twComp><twBEL>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y218.F4</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.948</twDelInfo><twComp>u1_plasma_top/u2_ddr/u1_ddr_init/initiating1</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y218.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp><twBEL>u1_plasma_top/u2_ddr/active_ddr_cmp_eq0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y243.F3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.775</twDelInfo><twComp>u1_plasma_top/u2_ddr/active_ddr</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y243.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y243.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;16</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y243.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/command_mux0009&lt;0&gt;73</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_w_load</twBEL></twPathDel><twLogDel>1.207</twLogDel><twRouteDel>3.286</twRouteDel><twTotDel>4.493</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="6.315">u1_plasma_top/clk_2x</twDestClk><twPctLog>26.9</twPctLog><twPctRoute>73.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_15 (SLICE_X26Y230.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.520</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_15</twDest><twTotPathDel>1.438</twTotPathDel><twClkSkew dest = "0.989" src = "1.065">0.076</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X13Y233.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y231.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y231.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y230.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y230.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;15&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_15</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>1.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="32"><twConstPath anchorID="33" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.582</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_15</twDest><twTotPathDel>1.506</twTotPathDel><twClkSkew dest = "0.989" src = "1.059">0.070</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X15Y233.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y231.G2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y231.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y230.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y230.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;15&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_15</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>1.088</twRouteDel><twTotDel>1.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="34"><twConstPath anchorID="35" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.181</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_15</twDest><twTotPathDel>2.105</twTotPathDel><twClkSkew dest = "0.989" src = "1.059">0.070</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_15</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X14Y233.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y232.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y232.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_50_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y231.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y231.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y230.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y230.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;15&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_15</twBEL></twPathDel><twLogDel>0.585</twLogDel><twRouteDel>1.520</twRouteDel><twTotDel>2.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_14 (SLICE_X26Y230.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="36"><twConstPath anchorID="37" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.520</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_14</twDest><twTotPathDel>1.438</twTotPathDel><twClkSkew dest = "0.989" src = "1.065">0.076</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X13Y233.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y231.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.790</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y231.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y230.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y230.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;15&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_14</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>1.020</twRouteDel><twTotDel>1.438</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>29.1</twPctLog><twPctRoute>70.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="38"><twConstPath anchorID="39" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.582</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_14</twDest><twTotPathDel>1.506</twTotPathDel><twClkSkew dest = "0.989" src = "1.059">0.070</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_14</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X15Y233.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y231.G2</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.858</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y231.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y230.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y230.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;15&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_14</twBEL></twPathDel><twLogDel>0.418</twLogDel><twRouteDel>1.088</twRouteDel><twTotDel>1.506</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="40"><twConstPath anchorID="41" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.181</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_14</twDest><twTotPathDel>2.105</twTotPathDel><twClkSkew dest = "0.989" src = "1.059">0.070</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_14</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X14Y233.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y232.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y232.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_50_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y231.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.543</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y231.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.152</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_20_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y230.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.230</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_10_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X26Y230.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;15&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_14</twBEL></twPathDel><twLogDel>0.585</twLogDel><twRouteDel>1.520</twRouteDel><twTotDel>2.105</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="4" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_read_109 (SLICE_X24Y231.CE), 4 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.623</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twTotPathDel>1.550</twTotPathDel><twClkSkew dest = "0.992" src = "1.059">0.067</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X15Y233.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y230.G3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">0.783</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y230.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y231.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.348</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y231.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;109&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twBEL></twPathDel><twLogDel>0.419</twLogDel><twRouteDel>1.131</twRouteDel><twTotDel>1.550</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.723</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twTotPathDel>1.644</twTotPathDel><twClkSkew dest = "0.992" src = "1.065">0.073</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X13Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X13Y233.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.268</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y230.G2</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">0.877</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y230.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y231.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.348</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y231.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;109&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twBEL></twPathDel><twLogDel>0.419</twLogDel><twRouteDel>1.225</twRouteDel><twTotDel>1.644</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>25.5</twPctLog><twPctRoute>74.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>2.177</twSlack><twSrc BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twTotPathDel>2.104</twTotPathDel><twClkSkew dest = "0.992" src = "1.059">0.067</twClkSkew><twDelConst>0.310</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.304</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X14Y233.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk_2x</twSrcClk><twPathDel><twSite>SLICE_X14Y233.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;3&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/cycle_count_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y233.G4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.688</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y233.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_80_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y230.G1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>N3</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y230.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_112_and0000</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and00001</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y231.CE</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twFalling">0.348</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read_100_and0000</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X24Y231.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">-0.002</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_read&lt;109&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_read_109</twBEL></twPathDel><twLogDel>0.587</twLogDel><twRouteDel>1.517</twRouteDel><twTotDel>2.104</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">u1_plasma_top/clk_2x</twDestClk><twPctLog>27.9</twPctLog><twPctRoute>72.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="48"><twPinLimitBanner>Component Switching Limit Checks: TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP
        &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="49" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1/SR" locationPin="SLICE_X15Y233.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="50" type="MINHIGHPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count&lt;1&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count_1/SR" locationPin="SLICE_X15Y233.SR" clockNet="u1_plasma_top/reset"/><twPinLimit anchorID="51" type="MINLOWPULSE" name="Trpw" slack="11.469" period="12.631" constraintValue="6.315" deviceLimit="0.581" physResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count2&lt;1&gt;/SR" logResource="u1_plasma_top/u2_ddr/u2_ddr/cycle_count2_1/SR" locationPin="SLICE_X13Y220.SR" clockNet="u1_plasma_top/reset"/></twPinLimitRpt></twConst><twConst anchorID="52" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="TIMESPEC TS_clk = PERIOD clk TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE 310ps HIGH 50%;" ScopeName="">TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;</twConstName><twItemCnt>293709330</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5187</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>24.805</twMinPer></twConstHead><twPathRptBanner iPaths="1105" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_126 (SLICE_X37Y186.G2), 1105 paths
</twPathRptBanner><twPathRpt anchorID="53"><twConstPath anchorID="54" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.325</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_126</twDest><twTotPathDel>7.444</twTotPathDel><twClkSkew dest = "0.171" src = "4.609">4.438</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_126</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X34Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X34Y175.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y174.G2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y177.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>N272</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y177.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1953</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y173.F1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y173.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[30].reg_bit2a.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y176.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y176.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y183.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y183.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/data_write&lt;126&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;30&gt;2</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;30&gt;_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y186.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u1_plasma_top/data_write&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y186.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;127&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_126_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_126</twBEL></twPathDel><twLogDel>1.695</twLogDel><twRouteDel>5.749</twRouteDel><twTotDel>7.444</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.8</twPctLog><twPctRoute>77.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="55"><twConstPath anchorID="56" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.334</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_126</twDest><twTotPathDel>7.435</twTotPathDel><twClkSkew dest = "0.171" src = "4.609">4.438</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_126</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X34Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X34Y175.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y174.G2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y177.G3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.840</twDelInfo><twComp>N272</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y177.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1953</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y173.F1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y173.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[30].reg_bit2a.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y176.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y176.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y183.F3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.023</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y183.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>u1_plasma_top/data_write&lt;126&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;30&gt;1</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;30&gt;_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y186.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u1_plasma_top/data_write&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y186.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;127&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_126_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_126</twBEL></twPathDel><twLogDel>1.689</twLogDel><twRouteDel>5.746</twRouteDel><twTotDel>7.435</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.600</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_126</twDest><twTotPathDel>7.164</twTotPathDel><twClkSkew dest = "0.171" src = "4.614">4.443</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_126</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X35Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X35Y173.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y172.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y172.G1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y177.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.472</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y177.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1953</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y173.F1</twSite><twDelType>net</twDelType><twFanCnt>65</twFanCnt><twDelInfo twEdge="twRising">1.227</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y173.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[30].reg_bit2a.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y176.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.611</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out2A&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y176.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;24&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;30&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y183.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.026</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y183.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>u1_plasma_top/data_write&lt;126&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;30&gt;2</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;30&gt;_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y186.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>u1_plasma_top/data_write&lt;126&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y186.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;127&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_126_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_126</twBEL></twPathDel><twLogDel>1.844</twLogDel><twRouteDel>5.320</twRouteDel><twTotDel>7.164</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>25.7</twPctLog><twPctRoute>74.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="538" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u2_ddr/u2_ddr/data_write2_114 (SLICE_X39Y170.G2), 538 paths
</twPathRptBanner><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.389</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twDest><twTotPathDel>7.351</twTotPathDel><twClkSkew dest = "0.142" src = "4.609">4.467</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X34Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X34Y175.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y174.G2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y172.F4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>N272</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y172.G1</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">0.848</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y180.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>N1195</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y180.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/data_write&lt;106&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y172.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/data_write&lt;114&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y170.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>u1_plasma_top/data_write&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y170.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;115&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twBEL></twPathDel><twLogDel>1.371</twLogDel><twRouteDel>5.980</twRouteDel><twTotDel>7.351</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>18.7</twPctLog><twPctRoute>81.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.615</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twDest><twTotPathDel>7.125</twTotPathDel><twClkSkew dest = "0.142" src = "4.609">4.467</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X34Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X34Y175.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.307</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y174.G2</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.410</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y174.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;0&gt;2_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y174.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.509</twDelInfo><twComp>N272</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y174.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y172.G2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y180.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>N1195</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y180.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/data_write&lt;106&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y172.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/data_write&lt;114&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y170.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>u1_plasma_top/data_write&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y170.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;115&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twBEL></twPathDel><twLogDel>1.371</twLogDel><twRouteDel>5.754</twRouteDel><twTotDel>7.125</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.628</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twSrc><twDest BELType="FF">u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twDest><twTotPathDel>7.107</twTotPathDel><twClkSkew dest = "0.142" src = "4.614">4.472</twClkSkew><twDelConst>12.631</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.607" fPhaseErr="0.120" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.424</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twSrc><twDest BELType='FF'>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X35Y173.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X35Y173.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_28_1</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y172.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.829</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_27_1</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y172.G1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">0.520</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index_and0000</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;2&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or0000_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y174.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.403</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/exception_out_or00001</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y174.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/rt_index&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y172.G2</twSite><twDelType>net</twDelType><twFanCnt>68</twFanCnt><twDelInfo twEdge="twRising">0.700</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/rt_index&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y172.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;0&gt;2_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y180.G2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">0.804</twDelInfo><twComp>N1195</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y180.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/data_write&lt;106&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_target_out&lt;2&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y172.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.630</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_target&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/data_write&lt;114&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/data_w&lt;18&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y170.G2</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.701</twDelInfo><twComp>u1_plasma_top/data_write&lt;114&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y170.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.239</twDelInfo><twComp>u1_plasma_top/u2_ddr/u2_ddr/data_write2&lt;115&gt;</twComp><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114_mux00011</twBEL><twBEL>u1_plasma_top/u2_ddr/u2_ddr/data_write2_114</twBEL></twPathDel><twLogDel>1.520</twLogDel><twRouteDel>5.587</twRouteDel><twTotDel>7.107</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="12.941">u1_plasma_top/clk_2x</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="3796126" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0 (RAMB16_X3Y27.WEA0), 3796126 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.458</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twDest><twTotPathDel>24.519</twTotPathDel><twClkSkew dest = "1.748" src = "2.034">0.286</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X19Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X19Y176.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y172.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.298</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y166.F4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">2.239</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y166.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[31].reg_bit1b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y166.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y166.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N797</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y152.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_source&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y152.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;15&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y196.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.969</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y196.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N48</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y169.F1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N13</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y169.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N775</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;25&gt;51_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y190.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>N775</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y190.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>N999</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;25&gt;51_SW1_G</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;25&gt;51_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y205.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>N999</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y205.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1596</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;119</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y216.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y216.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;1162_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y220.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>N599</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y220.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N1050</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;1213_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y221.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>N1050</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y221.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y221.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y221.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y220.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y220.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable_0_mux0002</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y27.WEA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y27.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twBEL></twPathDel><twLogDel>4.145</twLogDel><twRouteDel>20.374</twRouteDel><twTotDel>24.519</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>16.9</twPctLog><twPctRoute>83.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.749</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twDest><twTotPathDel>24.228</twTotPathDel><twClkSkew dest = "1.748" src = "2.034">0.286</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X19Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X19Y176.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y172.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.298</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y145.F3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.604</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y145.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y166.F2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">2.333</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y166.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[31].reg_bit1b.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y166.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.343</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1B&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y166.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N797</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y152.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_source&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y152.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;15&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y196.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.969</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y196.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N48</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y169.F1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N13</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y169.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N775</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;25&gt;51_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y190.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>N775</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y190.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>N999</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;25&gt;51_SW1_G</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;25&gt;51_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y205.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>N999</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y205.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1596</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;119</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y216.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y216.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;1162_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y220.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>N599</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y220.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N1050</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;1213_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y221.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>N1050</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y221.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y221.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y221.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y220.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y220.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable_0_mux0002</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y27.WEA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y27.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twBEL></twPathDel><twLogDel>4.145</twLogDel><twRouteDel>20.083</twRouteDel><twTotDel>24.228</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>17.1</twPctLog><twPctRoute>82.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="69"><twConstPath anchorID="70" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.808</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twSrc><twDest BELType="RAM">u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twDest><twTotPathDel>24.169</twTotPathDel><twClkSkew dest = "1.748" src = "2.034">0.286</twClkSkew><twDelConst>25.263</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twSrc><twDest BELType='RAM'>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twDest><twLogLvls>14</twLogLvls><twSrcSite>SLICE_X19Y176.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.310">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X19Y176.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y172.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.298</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_30_2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y172.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq00341</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y142.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.989</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u3_control/alu_func_cmp_eq0034</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y142.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;3&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;3&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y167.F4</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">1.801</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/addr_read1&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y167.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A&lt;31&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_loop[31].reg_bit1a.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y166.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.431</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/data_out1A&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y166.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N797</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u4_reg_bank/reg_source_out&lt;31&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y152.G4</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.203</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/reg_source&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y152.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_lut&lt;15&gt;</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y196.G4</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.969</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u5_bus_mux/Mcompar_is_equal_cmp_eq0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y196.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N48</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;29&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y169.F1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.894</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/N13</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y169.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>N775</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;25&gt;51_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y190.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.028</twDelInfo><twComp>N775</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y190.XMUX</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.473</twDelInfo><twComp>N999</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;25&gt;51_SW1_G</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u1_pc_next/pc_next_mux0001&lt;25&gt;51_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y205.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.799</twDelInfo><twComp>N999</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y205.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>N1596</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;119</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y216.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;119</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y216.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/address_reg&lt;30&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;1162_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y220.BX</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.672</twDelInfo><twComp>N599</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y220.XMUX</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.435</twDelInfo><twComp>N1050</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/state_next&lt;1&gt;1213_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y221.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.112</twDelInfo><twComp>N1050</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y221.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y221.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.181</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y221.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.166</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y220.F1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.324</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/state_next&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y220.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.165</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable&lt;0&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable_0_mux0002</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y27.WEA0</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.355</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/byte_enable&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB16_X3Y27.CLKA</twSite><twDelType>Trcck_WEA</twDelType><twDelInfo twEdge="twRising">0.650</twDelInfo><twComp>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twComp><twBEL>u1_plasma_top/u1_plasma/opt_cache2.u_cache/cache_data/block0.ram_byte0</twBEL></twPathDel><twLogDel>4.145</twLogDel><twRouteDel>20.024</twRouteDel><twTotDel>24.169</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>17.2</twPctLog><twPctRoute>82.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1 (SLICE_X62Y174.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twConstPath anchorID="72" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.418</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_read_reg_1</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1</twDest><twTotPathDel>0.418</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_read_reg_1</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X63Y175.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X63Y175.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_read_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_read_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y174.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.270</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_read_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y174.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>u1_plasma_top/u1_plasma/u3_uart/data_save_reg&lt;1&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1_mux00001</twBEL><twBEL>u1_plasma_top/u1_plasma/u3_uart/data_save_reg_1</twBEL></twPathDel><twLogDel>0.148</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>0.418</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>35.4</twPctLog><twPctRoute>64.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_10 (SLICE_X18Y178.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="73"><twConstPath anchorID="74" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_10</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_10</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_10</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y179.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X19Y179.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;10&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y178.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.272</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;10&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y178.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twFalling">-0.121</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;11&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000281</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_10</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.272</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13 (SLICE_X18Y176.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="75"><twConstPath anchorID="76" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.419</twSlack><twSrc BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_13</twSrc><twDest BELType="FF">u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13</twDest><twTotPathDel>0.419</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_13</twSrc><twDest BELType='FF'>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y177.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twSrcClk><twPathDel><twSite>SLICE_X19Y177.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.268</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg_13</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y176.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.271</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/next_opcode_reg&lt;13&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X18Y176.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twFalling">-0.120</twDelInfo><twComp>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg&lt;13&gt;</twComp><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/Mmux_opcode_reg_mux0000201</twBEL><twBEL>u1_plasma_top/u1_plasma/u1_cpu/u2_mem_ctrl/opcode_reg_13</twBEL></twPathDel><twLogDel>0.148</twLogDel><twRouteDel>0.271</twRouteDel><twTotDel>0.419</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="25.573">u1_plasma_top/clk</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="77"><twPinLimitBanner>Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE
        0.31 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="78" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte0/CLKA" locationPin="RAMB16_X3Y24.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="79" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte1/CLKA" locationPin="RAMB16_X2Y25.CLKA" clockNet="u1_plasma_top/clk"/><twPinLimit anchorID="80" type="MINPERIOD" name="Trper_CLKA" slack="23.043" period="25.263" constraintValue="25.263" deviceLimit="2.220" freqLimit="450.450" physResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA" logResource="u1_plasma_top/u1_plasma/u2_boot_ram/block0.ram_byte2/CLKA" locationPin="RAMB16_X3Y25.CLKA" clockNet="u1_plasma_top/clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="81"><twConstRollup name="TS_board_clk" fullName="TS_board_clk = PERIOD TIMEGRP &quot;board_clk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="6.666" actualRollup="18.090" errors="0" errorRollup="3" items="0" itemsRollup="293711797"/><twConstRollup name="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in" fullName="TS_u1_plasma_top_u0_clk_clk_2x_bufg_in = PERIOD TIMEGRP         &quot;u1_plasma_top_u0_clk_clk_2x_bufg_in&quot; TS_board_clk / 0.791666667 HIGH         50%;" type="child" depth="1" requirement="12.632" prefType="period" actual="22.851" actualRollup="12.403" errors="3" errorRollup="0" items="2467" itemsRollup="293709330"/><twConstRollup name="TS_clk" fullName="TS_clk = PERIOD TIMEGRP &quot;clk&quot; TS_u1_plasma_top_u0_clk_clk_2x_bufg_in * 2 PHASE         0.31 ns HIGH 50%;" type="child" depth="2" requirement="25.263" prefType="period" actual="24.805" actualRollup="N/A" errors="0" errorRollup="0" items="293709330" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="82">1</twUnmetConstCnt><twDataSheet anchorID="83" twNameLen="15"><twClk2SUList anchorID="84" twDestWidth="11"><twDest>sys_clk_pin</twDest><twClk2SU><twSrc>sys_clk_pin</twSrc><twRiseRise>6.863</twRiseRise><twRiseFall>8.354</twRiseFall><twFallFall>5.155</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="85"><twErrCnt>3</twErrCnt><twScore>13300</twScore><twSetupScore>13300</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>293711797</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>18168</twConnCnt></twConstCov><twStats anchorID="86"><twMinPer>24.805</twMinPer><twFootnote number="1" /><twMaxFreq>40.314</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jun 10 08:48:13 2015 </twTimestamp></twFoot><twClientInfo anchorID="87"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 435 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
