-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    in0_V_TVALID : IN STD_LOGIC;
    weights_V_TVALID : IN STD_LOGIC;
    out_V_TREADY : IN STD_LOGIC;
    in0_V_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    in0_V_TREADY : OUT STD_LOGIC;
    out_V_TDATA : OUT STD_LOGIC_VECTOR (15 downto 0);
    out_V_TVALID : OUT STD_LOGIC;
    weights_V_TDATA : IN STD_LOGIC_VECTOR (287 downto 0);
    weights_V_TREADY : OUT STD_LOGIC );
end;


architecture behav of MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_iter0_fsm_state1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_ST_iter1_fsm_state2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter2_fsm_state3 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter3_fsm_state4 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter4_fsm_state5 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter5_fsm_state6 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter6_fsm_state7 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter7_fsm_state8 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_ST_iter1_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter2_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter3_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter4_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter5_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter6_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_ST_iter7_fsm_state0 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv32_0_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_0_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv19_49F00 : STD_LOGIC_VECTOR (18 downto 0) := "1001001111100000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_50 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010000";
    constant ap_const_lv32_57 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010111";
    constant ap_const_lv32_58 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_117 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010111";
    constant ap_const_lv32_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";

attribute shreg_extract : string;
    signal ap_CS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal ap_CS_iter0_fsm_state1 : STD_LOGIC;
    signal ap_CS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter1_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter2_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter3_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter3_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter4_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter4_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter5_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter5_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter6_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter6_fsm_state0 : STD_LOGIC;
    signal ap_CS_iter7_fsm : STD_LOGIC_VECTOR (1 downto 0) := "01";
    signal ap_CS_iter7_fsm_state0 : STD_LOGIC;
    signal icmp_ln249_fu_974_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln253_fu_986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op103_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_CS_iter1_fsm_state2 : STD_LOGIC;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_CS_iter6_fsm_state7 : STD_LOGIC;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_CS_iter5_fsm_state6 : STD_LOGIC;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_CS_iter4_fsm_state5 : STD_LOGIC;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_CS_iter3_fsm_state4 : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_CS_iter2_fsm_state3 : STD_LOGIC;
    signal icmp_ln249_reg_3479 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_3479_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_3720 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_3720_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op727_write_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state8_io : BOOLEAN;
    signal ap_CS_iter7_fsm_state8 : STD_LOGIC;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal p_ZL7threshs_0_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_0_0_ce0 : STD_LOGIC;
    signal p_ZL7threshs_0_0_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_ZL7threshs_0_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_0_1_ce0 : STD_LOGIC;
    signal p_ZL7threshs_0_1_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_0_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_0_2_ce0 : STD_LOGIC;
    signal p_ZL7threshs_0_2_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_0_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_0_3_ce0 : STD_LOGIC;
    signal p_ZL7threshs_0_3_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_0_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_0_4_ce0 : STD_LOGIC;
    signal p_ZL7threshs_0_4_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_0_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_0_5_ce0 : STD_LOGIC;
    signal p_ZL7threshs_0_5_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_0_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_0_6_ce0 : STD_LOGIC;
    signal p_ZL7threshs_0_6_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_1_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_1_0_ce0 : STD_LOGIC;
    signal p_ZL7threshs_1_0_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_1_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_1_1_ce0 : STD_LOGIC;
    signal p_ZL7threshs_1_1_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_1_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_1_2_ce0 : STD_LOGIC;
    signal p_ZL7threshs_1_2_q0 : STD_LOGIC_VECTOR (10 downto 0);
    signal p_ZL7threshs_1_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_1_3_ce0 : STD_LOGIC;
    signal p_ZL7threshs_1_3_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_1_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_1_4_ce0 : STD_LOGIC;
    signal p_ZL7threshs_1_4_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_1_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_1_5_ce0 : STD_LOGIC;
    signal p_ZL7threshs_1_5_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_1_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_1_6_ce0 : STD_LOGIC;
    signal p_ZL7threshs_1_6_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_2_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_2_0_ce0 : STD_LOGIC;
    signal p_ZL7threshs_2_0_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_2_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_2_1_ce0 : STD_LOGIC;
    signal p_ZL7threshs_2_1_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_2_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_2_2_ce0 : STD_LOGIC;
    signal p_ZL7threshs_2_2_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_2_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_2_3_ce0 : STD_LOGIC;
    signal p_ZL7threshs_2_3_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_2_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_2_4_ce0 : STD_LOGIC;
    signal p_ZL7threshs_2_4_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_2_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_2_5_ce0 : STD_LOGIC;
    signal p_ZL7threshs_2_5_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_2_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_2_6_ce0 : STD_LOGIC;
    signal p_ZL7threshs_2_6_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_ZL7threshs_3_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_3_0_ce0 : STD_LOGIC;
    signal p_ZL7threshs_3_0_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_3_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_3_1_ce0 : STD_LOGIC;
    signal p_ZL7threshs_3_1_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_3_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_3_2_ce0 : STD_LOGIC;
    signal p_ZL7threshs_3_2_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_3_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_3_3_ce0 : STD_LOGIC;
    signal p_ZL7threshs_3_3_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_3_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_3_4_ce0 : STD_LOGIC;
    signal p_ZL7threshs_3_4_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_3_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_3_5_ce0 : STD_LOGIC;
    signal p_ZL7threshs_3_5_q0 : STD_LOGIC_VECTOR (11 downto 0);
    signal p_ZL7threshs_3_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_ZL7threshs_3_6_ce0 : STD_LOGIC;
    signal p_ZL7threshs_3_6_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal in0_V_TDATA_blk_n : STD_LOGIC;
    signal out_V_TDATA_blk_n : STD_LOGIC;
    signal weights_V_TDATA_blk_n : STD_LOGIC;
    signal nf_2_reg_3474 : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_2_reg_3474_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_2_reg_3474_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_2_reg_3474_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_2_reg_3474_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln249_reg_3479_pp0_iter0_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_3479_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_3479_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_3479_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_3479_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln249_reg_3479_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_fu_1092_p34 : STD_LOGIC_VECTOR (26 downto 0);
    signal inElem_fu_1162_p1 : STD_LOGIC_VECTOR (26 downto 0);
    signal trunc_ln257_fu_1166_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln272_fu_1330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_3532 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_3532_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_3532_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_3532_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln272_reg_3532_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal local_temp_V_36_fu_1336_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_36_reg_3540 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_37_reg_3545 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_37_reg_3545_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_37_reg_3545_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_38_reg_3550 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_38_reg_3550_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_39_reg_3555 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_39_reg_3555_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_39_reg_3555_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_40_reg_3560 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_41_reg_3565 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_41_reg_3565_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_41_reg_3565_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_42_reg_3570 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_42_reg_3570_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_42_reg_3570_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_43_reg_3575 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_43_reg_3575_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_44_reg_3580 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_reg_3585 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_9_reg_3590 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_9_reg_3590_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_9_reg_3590_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_11_reg_3595 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_11_reg_3595_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_12_reg_3600 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_12_reg_3600_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_12_reg_3600_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_13_reg_3605 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_14_reg_3610 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_14_reg_3610_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_14_reg_3610_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_15_reg_3615 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_15_reg_3615_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_15_reg_3615_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_16_reg_3620 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_16_reg_3620_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_17_reg_3625 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_18_reg_3630 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_19_reg_3635 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_19_reg_3635_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_19_reg_3635_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_20_reg_3640 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_20_reg_3640_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_21_reg_3645 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_21_reg_3645_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_21_reg_3645_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_22_reg_3650 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_23_reg_3655 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_23_reg_3655_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_23_reg_3655_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_24_reg_3660 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_24_reg_3660_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_24_reg_3660_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_25_reg_3665 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_25_reg_3665_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_26_reg_3670 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_27_reg_3675 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_28_reg_3680 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_28_reg_3680_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_28_reg_3680_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_29_reg_3685 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_29_reg_3685_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_30_reg_3690 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_30_reg_3690_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_30_reg_3690_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_31_reg_3695 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_32_reg_3700 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_32_reg_3700_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_32_reg_3700_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_33_reg_3705 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_33_reg_3705_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_33_reg_3705_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_34_reg_3710 : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_34_reg_3710_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal local_temp_V_35_reg_3715 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln290_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_3720_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_3720_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_3720_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_3720_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln290_reg_3720_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1494_fu_1749_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_1_reg_3737 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_1_reg_3737_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_2_reg_3742 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_3_reg_3747 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_3_reg_3747_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1494_4_fu_1796_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal r_V_5_reg_3765 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_5_reg_3765_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_6_reg_3770 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_6_reg_3770_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_7_reg_3775 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1494_8_fu_1843_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_2_fu_1877_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_7_fu_1883_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln1494_6_fu_1955_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3028_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln840_4_reg_3987 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3054_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln840_13_reg_4002 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3080_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln840_22_reg_4017 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3106_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln840_31_reg_4032 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3141_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln840_2_reg_4062 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln840_7_fu_2154_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln840_7_reg_4067 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3158_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln840_11_reg_4072 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln840_16_fu_2166_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln840_16_reg_4077 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3175_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln840_20_reg_4082 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln840_25_fu_2178_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln840_25_reg_4087 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3192_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln840_29_reg_4092 : STD_LOGIC_VECTOR (12 downto 0);
    signal add_ln840_34_fu_2190_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln840_34_reg_4097 : STD_LOGIC_VECTOR (13 downto 0);
    signal accu_V_8_fu_2238_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal accu_V_8_reg_4242 : STD_LOGIC_VECTOR (16 downto 0);
    signal accu_V_9_fu_2255_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal accu_V_9_reg_4253 : STD_LOGIC_VECTOR (16 downto 0);
    signal accu_V_10_fu_2272_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal accu_V_10_reg_4264 : STD_LOGIC_VECTOR (16 downto 0);
    signal accu_V_11_fu_2289_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal accu_V_11_reg_4275 : STD_LOGIC_VECTOR (16 downto 0);
    signal this_V_load_reg_4286 : STD_LOGIC_VECTOR (10 downto 0);
    signal this_V_1_load_reg_4291 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_2_load_reg_4296 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_3_load_reg_4301 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_4_load_reg_4306 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_5_load_reg_4311 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_6_load_reg_4316 : STD_LOGIC_VECTOR (12 downto 0);
    signal this_V_7_load_reg_4321 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_8_load_reg_4326 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_9_load_reg_4331 : STD_LOGIC_VECTOR (10 downto 0);
    signal this_V_10_load_reg_4336 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_11_load_reg_4341 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_12_load_reg_4346 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_13_load_reg_4351 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_14_load_reg_4356 : STD_LOGIC_VECTOR (12 downto 0);
    signal this_V_15_load_reg_4361 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_16_load_reg_4366 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_17_load_reg_4371 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_18_load_reg_4376 : STD_LOGIC_VECTOR (12 downto 0);
    signal this_V_19_load_reg_4381 : STD_LOGIC_VECTOR (12 downto 0);
    signal this_V_20_load_reg_4386 : STD_LOGIC_VECTOR (12 downto 0);
    signal this_V_21_load_reg_4391 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_22_load_reg_4396 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_23_load_reg_4401 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_24_load_reg_4406 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_25_load_reg_4411 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_26_load_reg_4416 : STD_LOGIC_VECTOR (11 downto 0);
    signal this_V_27_load_reg_4421 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_phi_reg_pp0_iter0_inElem_1_reg_879 : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_phi_reg_pp0_iter1_inElem_1_reg_879 : STD_LOGIC_VECTOR (26 downto 0);
    signal idxprom2_i_fu_2196_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sf_fu_340 : STD_LOGIC_VECTOR (31 downto 0);
    signal sf_2_fu_1690_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_sf_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_fu_344 : STD_LOGIC_VECTOR (18 downto 0);
    signal i_2_fu_980_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_sig_allocacmp_i_1 : STD_LOGIC_VECTOR (18 downto 0);
    signal accu_V_fu_348 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_accu_V_load : STD_LOGIC_VECTOR (16 downto 0);
    signal accu_V_1_fu_352 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_accu_V_1_load : STD_LOGIC_VECTOR (16 downto 0);
    signal accu_V_2_fu_356 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_accu_V_2_load : STD_LOGIC_VECTOR (16 downto 0);
    signal accu_V_3_fu_360 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_accu_V_3_load : STD_LOGIC_VECTOR (16 downto 0);
    signal inputBuf_V_fu_364 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_1_fu_368 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_2_fu_372 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_3_fu_376 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_4_fu_380 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_5_fu_384 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_6_fu_388 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_7_fu_392 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_8_fu_396 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_9_fu_400 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_10_fu_404 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_11_fu_408 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_12_fu_412 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_13_fu_416 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_14_fu_420 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_15_fu_424 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_16_fu_428 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_17_fu_432 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_18_fu_436 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_19_fu_440 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_20_fu_444 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_21_fu_448 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_22_fu_452 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_23_fu_456 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_24_fu_460 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_25_fu_464 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_26_fu_468 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_27_fu_472 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_28_fu_476 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_29_fu_480 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_30_fu_484 : STD_LOGIC_VECTOR (26 downto 0);
    signal inputBuf_V_31_fu_488 : STD_LOGIC_VECTOR (26 downto 0);
    signal nf_1_fu_492 : STD_LOGIC_VECTOR (31 downto 0);
    signal nf_3_fu_1719_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_sig_allocacmp_nf_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_1092_p33 : STD_LOGIC_VECTOR (4 downto 0);
    signal nf_fu_1707_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln302_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_fu_1742_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_4_fu_1783_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_8_fu_1830_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_1_fu_1910_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1494_1_fu_1907_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_1_fu_1910_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_3_fu_1926_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1494_3_fu_1923_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_3_fu_1926_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_5_fu_1942_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln1494_5_fu_1939_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_5_fu_1942_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_10_fu_1961_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_10_fu_1961_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_12_fu_1974_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_12_fu_1974_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_14_fu_1987_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_14_fu_1987_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_19_fu_2003_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_19_fu_2003_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_21_fu_2016_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_21_fu_2016_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_23_fu_2029_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_23_fu_2029_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_28_fu_2045_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_28_fu_2045_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_30_fu_2058_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_30_fu_2058_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ret_V_32_fu_2071_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_32_fu_2071_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_3036_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3045_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3062_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3071_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3088_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3097_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3114_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3123_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3132_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln840_6_fu_2151_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln840_4_fu_2148_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3149_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln840_14_fu_2163_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln840_12_fu_2160_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3166_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln840_22_fu_2175_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln840_20_fu_2172_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_3183_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal sext_ln840_30_fu_2187_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln840_28_fu_2184_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sext_ln840_3_fu_2227_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3200_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln840_7_fu_2235_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln840_3_fu_2230_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln840_3_fu_2230_p2 : signal is "no";
    signal sext_ln840_11_fu_2244_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3209_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln840_15_fu_2252_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln840_12_fu_2247_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of add_ln840_12_fu_2247_p2 : signal is "no";
    signal sext_ln840_19_fu_2261_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3218_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln840_23_fu_2269_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln840_21_fu_2264_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of add_ln840_21_fu_2264_p2 : signal is "no";
    signal sext_ln840_27_fu_2278_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3227_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln840_31_fu_2286_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln840_30_fu_2281_p2 : STD_LOGIC_VECTOR (16 downto 0);
    attribute use_dsp48 of add_ln840_30_fu_2281_p2 : signal is "no";
    signal sext_ln1039_fu_2315_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_fu_2318_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_fu_2323_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1039_1_fu_2333_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_1_fu_2336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_fu_2341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1039_2_fu_2351_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_2_fu_2354_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_1_fu_2359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_fu_2369_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_3_fu_2372_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_2_fu_2377_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_1_fu_2387_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_4_fu_2390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_3_fu_2395_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_2_fu_2405_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_5_fu_2408_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_4_fu_2413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_3_fu_2423_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_6_fu_2426_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_5_fu_2431_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_fu_2329_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_1_fu_2365_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_36_fu_2441_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_fu_2347_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_37_fu_2447_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_2_fu_2383_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_3_fu_2401_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_38_fu_2457_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_4_fu_2419_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_fu_2437_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_39_fu_2467_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_3_fu_2473_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_2_fu_2463_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln840_40_fu_2477_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_1_fu_2453_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1039_3_fu_2489_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_7_fu_2492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_2_fu_2497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1039_4_fu_2507_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_8_fu_2510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_7_fu_2515_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_4_fu_2525_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_9_fu_2528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_8_fu_2533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_5_fu_2543_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_10_fu_2546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_9_fu_2551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_6_fu_2561_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_11_fu_2564_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_10_fu_2569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_7_fu_2579_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_12_fu_2582_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_11_fu_2587_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_8_fu_2597_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_13_fu_2600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_12_fu_2605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_1_fu_2503_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_6_fu_2539_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_42_fu_2615_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_5_fu_2521_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_43_fu_2621_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_7_fu_2557_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_8_fu_2575_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_44_fu_2631_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_9_fu_2593_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_4_fu_2611_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_45_fu_2641_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_7_fu_2647_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_6_fu_2637_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln840_46_fu_2651_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_5_fu_2627_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1039_5_fu_2663_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_14_fu_2666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_4_fu_2671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_9_fu_2681_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_15_fu_2684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_14_fu_2689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_10_fu_2699_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_16_fu_2702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_15_fu_2707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_11_fu_2717_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_17_fu_2720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_16_fu_2725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_12_fu_2735_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_18_fu_2738_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_17_fu_2743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_13_fu_2753_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_19_fu_2756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_18_fu_2761_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_14_fu_2771_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_20_fu_2774_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_19_fu_2779_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_2_fu_2677_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_11_fu_2713_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_48_fu_2789_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_10_fu_2695_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_49_fu_2795_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_12_fu_2731_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_13_fu_2749_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_50_fu_2805_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_14_fu_2767_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_8_fu_2785_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_51_fu_2815_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_11_fu_2821_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_10_fu_2811_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln840_52_fu_2825_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_9_fu_2801_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sext_ln1039_6_fu_2837_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_21_fu_2840_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal result_V_6_fu_2845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln1039_7_fu_2855_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_22_fu_2858_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_21_fu_2863_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_15_fu_2873_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_23_fu_2876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_22_fu_2881_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_16_fu_2891_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_24_fu_2894_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_23_fu_2899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_17_fu_2909_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_25_fu_2912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_24_fu_2917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_18_fu_2927_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_26_fu_2930_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_25_fu_2935_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1039_19_fu_2945_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln1039_27_fu_2948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln1039_26_fu_2953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln215_3_fu_2851_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_16_fu_2887_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_54_fu_2963_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_15_fu_2869_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_55_fu_2969_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_17_fu_2905_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_18_fu_2923_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_56_fu_2979_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln218_19_fu_2941_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_12_fu_2959_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln840_57_fu_2989_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln840_15_fu_2995_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_14_fu_2985_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln840_58_fu_2999_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal zext_ln840_13_fu_2975_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal result_V_7_fu_3005_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal result_V_5_fu_2831_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal result_V_3_fu_2657_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal result_V_1_fu_2483_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_s_fu_3011_p5 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_fu_3028_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3036_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3045_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3054_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3062_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3071_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3080_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3088_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3097_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3106_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3114_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3123_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3132_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3141_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3149_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3158_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3166_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3175_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3183_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3192_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3200_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3200_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3209_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3209_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3218_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3218_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3227_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_3227_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_3028_ce : STD_LOGIC;
    signal grp_fu_3036_ce : STD_LOGIC;
    signal grp_fu_3045_ce : STD_LOGIC;
    signal grp_fu_3054_ce : STD_LOGIC;
    signal grp_fu_3062_ce : STD_LOGIC;
    signal grp_fu_3071_ce : STD_LOGIC;
    signal grp_fu_3080_ce : STD_LOGIC;
    signal grp_fu_3088_ce : STD_LOGIC;
    signal grp_fu_3097_ce : STD_LOGIC;
    signal grp_fu_3106_ce : STD_LOGIC;
    signal grp_fu_3114_ce : STD_LOGIC;
    signal grp_fu_3123_ce : STD_LOGIC;
    signal grp_fu_3132_ce : STD_LOGIC;
    signal grp_fu_3141_ce : STD_LOGIC;
    signal grp_fu_3149_ce : STD_LOGIC;
    signal grp_fu_3158_ce : STD_LOGIC;
    signal grp_fu_3166_ce : STD_LOGIC;
    signal grp_fu_3175_ce : STD_LOGIC;
    signal grp_fu_3183_ce : STD_LOGIC;
    signal grp_fu_3192_ce : STD_LOGIC;
    signal grp_fu_3200_ce : STD_LOGIC;
    signal grp_fu_3209_ce : STD_LOGIC;
    signal grp_fu_3218_ce : STD_LOGIC;
    signal grp_fu_3227_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_iter0_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_iter1_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter2_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter3_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter4_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter5_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter6_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_NS_iter7_fsm : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ST_iter0_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_iter1_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_iter2_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_iter3_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_iter4_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_iter5_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_iter6_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_iter7_fsm_state8_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_2825 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component MVAU_hls_3_mux_325_27_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (26 downto 0);
        din1 : IN STD_LOGIC_VECTOR (26 downto 0);
        din2 : IN STD_LOGIC_VECTOR (26 downto 0);
        din3 : IN STD_LOGIC_VECTOR (26 downto 0);
        din4 : IN STD_LOGIC_VECTOR (26 downto 0);
        din5 : IN STD_LOGIC_VECTOR (26 downto 0);
        din6 : IN STD_LOGIC_VECTOR (26 downto 0);
        din7 : IN STD_LOGIC_VECTOR (26 downto 0);
        din8 : IN STD_LOGIC_VECTOR (26 downto 0);
        din9 : IN STD_LOGIC_VECTOR (26 downto 0);
        din10 : IN STD_LOGIC_VECTOR (26 downto 0);
        din11 : IN STD_LOGIC_VECTOR (26 downto 0);
        din12 : IN STD_LOGIC_VECTOR (26 downto 0);
        din13 : IN STD_LOGIC_VECTOR (26 downto 0);
        din14 : IN STD_LOGIC_VECTOR (26 downto 0);
        din15 : IN STD_LOGIC_VECTOR (26 downto 0);
        din16 : IN STD_LOGIC_VECTOR (26 downto 0);
        din17 : IN STD_LOGIC_VECTOR (26 downto 0);
        din18 : IN STD_LOGIC_VECTOR (26 downto 0);
        din19 : IN STD_LOGIC_VECTOR (26 downto 0);
        din20 : IN STD_LOGIC_VECTOR (26 downto 0);
        din21 : IN STD_LOGIC_VECTOR (26 downto 0);
        din22 : IN STD_LOGIC_VECTOR (26 downto 0);
        din23 : IN STD_LOGIC_VECTOR (26 downto 0);
        din24 : IN STD_LOGIC_VECTOR (26 downto 0);
        din25 : IN STD_LOGIC_VECTOR (26 downto 0);
        din26 : IN STD_LOGIC_VECTOR (26 downto 0);
        din27 : IN STD_LOGIC_VECTOR (26 downto 0);
        din28 : IN STD_LOGIC_VECTOR (26 downto 0);
        din29 : IN STD_LOGIC_VECTOR (26 downto 0);
        din30 : IN STD_LOGIC_VECTOR (26 downto 0);
        din31 : IN STD_LOGIC_VECTOR (26 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (26 downto 0) );
    end component;


    component MVAU_hls_3_mul_8s_3ns_11_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (11 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        din2 : IN STD_LOGIC_VECTOR (16 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (11 downto 0) );
    end component;


    component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component MVAU_hls_3_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    p_ZL7threshs_0_0_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_0_ROM_AUTO_1R
    generic map (
        DataWidth => 11,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_0_0_address0,
        ce0 => p_ZL7threshs_0_0_ce0,
        q0 => p_ZL7threshs_0_0_q0);

    p_ZL7threshs_0_1_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_1_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_0_1_address0,
        ce0 => p_ZL7threshs_0_1_ce0,
        q0 => p_ZL7threshs_0_1_q0);

    p_ZL7threshs_0_2_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_2_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_0_2_address0,
        ce0 => p_ZL7threshs_0_2_ce0,
        q0 => p_ZL7threshs_0_2_q0);

    p_ZL7threshs_0_3_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_3_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_0_3_address0,
        ce0 => p_ZL7threshs_0_3_ce0,
        q0 => p_ZL7threshs_0_3_q0);

    p_ZL7threshs_0_4_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_4_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_0_4_address0,
        ce0 => p_ZL7threshs_0_4_ce0,
        q0 => p_ZL7threshs_0_4_q0);

    p_ZL7threshs_0_5_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_5_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_0_5_address0,
        ce0 => p_ZL7threshs_0_5_ce0,
        q0 => p_ZL7threshs_0_5_q0);

    p_ZL7threshs_0_6_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_6_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_0_6_address0,
        ce0 => p_ZL7threshs_0_6_ce0,
        q0 => p_ZL7threshs_0_6_q0);

    p_ZL7threshs_1_0_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_0_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_1_0_address0,
        ce0 => p_ZL7threshs_1_0_ce0,
        q0 => p_ZL7threshs_1_0_q0);

    p_ZL7threshs_1_1_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_1_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_1_1_address0,
        ce0 => p_ZL7threshs_1_1_ce0,
        q0 => p_ZL7threshs_1_1_q0);

    p_ZL7threshs_1_2_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_2_ROM_AUTO_1R
    generic map (
        DataWidth => 11,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_1_2_address0,
        ce0 => p_ZL7threshs_1_2_ce0,
        q0 => p_ZL7threshs_1_2_q0);

    p_ZL7threshs_1_3_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_3_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_1_3_address0,
        ce0 => p_ZL7threshs_1_3_ce0,
        q0 => p_ZL7threshs_1_3_q0);

    p_ZL7threshs_1_4_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_4_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_1_4_address0,
        ce0 => p_ZL7threshs_1_4_ce0,
        q0 => p_ZL7threshs_1_4_q0);

    p_ZL7threshs_1_5_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_5_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_1_5_address0,
        ce0 => p_ZL7threshs_1_5_ce0,
        q0 => p_ZL7threshs_1_5_q0);

    p_ZL7threshs_1_6_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_6_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_1_6_address0,
        ce0 => p_ZL7threshs_1_6_ce0,
        q0 => p_ZL7threshs_1_6_q0);

    p_ZL7threshs_2_0_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_0_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_2_0_address0,
        ce0 => p_ZL7threshs_2_0_ce0,
        q0 => p_ZL7threshs_2_0_q0);

    p_ZL7threshs_2_1_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_1_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_2_1_address0,
        ce0 => p_ZL7threshs_2_1_ce0,
        q0 => p_ZL7threshs_2_1_q0);

    p_ZL7threshs_2_2_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_2_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_2_2_address0,
        ce0 => p_ZL7threshs_2_2_ce0,
        q0 => p_ZL7threshs_2_2_q0);

    p_ZL7threshs_2_3_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_3_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_2_3_address0,
        ce0 => p_ZL7threshs_2_3_ce0,
        q0 => p_ZL7threshs_2_3_q0);

    p_ZL7threshs_2_4_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_4_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_2_4_address0,
        ce0 => p_ZL7threshs_2_4_ce0,
        q0 => p_ZL7threshs_2_4_q0);

    p_ZL7threshs_2_5_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_5_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_2_5_address0,
        ce0 => p_ZL7threshs_2_5_ce0,
        q0 => p_ZL7threshs_2_5_q0);

    p_ZL7threshs_2_6_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_6_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_2_6_address0,
        ce0 => p_ZL7threshs_2_6_ce0,
        q0 => p_ZL7threshs_2_6_q0);

    p_ZL7threshs_3_0_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_0_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_3_0_address0,
        ce0 => p_ZL7threshs_3_0_ce0,
        q0 => p_ZL7threshs_3_0_q0);

    p_ZL7threshs_3_1_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_1_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_3_1_address0,
        ce0 => p_ZL7threshs_3_1_ce0,
        q0 => p_ZL7threshs_3_1_q0);

    p_ZL7threshs_3_2_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_2_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_3_2_address0,
        ce0 => p_ZL7threshs_3_2_ce0,
        q0 => p_ZL7threshs_3_2_q0);

    p_ZL7threshs_3_3_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_3_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_3_3_address0,
        ce0 => p_ZL7threshs_3_3_ce0,
        q0 => p_ZL7threshs_3_3_q0);

    p_ZL7threshs_3_4_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_4_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_3_4_address0,
        ce0 => p_ZL7threshs_3_4_ce0,
        q0 => p_ZL7threshs_3_4_q0);

    p_ZL7threshs_3_5_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_5_ROM_AUTO_1R
    generic map (
        DataWidth => 12,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_3_5_address0,
        ce0 => p_ZL7threshs_3_5_ce0,
        q0 => p_ZL7threshs_3_5_q0);

    p_ZL7threshs_3_6_U : component MVAU_hls_3_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_6_ROM_AUTO_1R
    generic map (
        DataWidth => 13,
        AddressRange => 14,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL7threshs_3_6_address0,
        ce0 => p_ZL7threshs_3_6_ce0,
        q0 => p_ZL7threshs_3_6_q0);

    mux_325_27_1_1_U1 : component MVAU_hls_3_mux_325_27_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 27,
        din1_WIDTH => 27,
        din2_WIDTH => 27,
        din3_WIDTH => 27,
        din4_WIDTH => 27,
        din5_WIDTH => 27,
        din6_WIDTH => 27,
        din7_WIDTH => 27,
        din8_WIDTH => 27,
        din9_WIDTH => 27,
        din10_WIDTH => 27,
        din11_WIDTH => 27,
        din12_WIDTH => 27,
        din13_WIDTH => 27,
        din14_WIDTH => 27,
        din15_WIDTH => 27,
        din16_WIDTH => 27,
        din17_WIDTH => 27,
        din18_WIDTH => 27,
        din19_WIDTH => 27,
        din20_WIDTH => 27,
        din21_WIDTH => 27,
        din22_WIDTH => 27,
        din23_WIDTH => 27,
        din24_WIDTH => 27,
        din25_WIDTH => 27,
        din26_WIDTH => 27,
        din27_WIDTH => 27,
        din28_WIDTH => 27,
        din29_WIDTH => 27,
        din30_WIDTH => 27,
        din31_WIDTH => 27,
        din32_WIDTH => 5,
        dout_WIDTH => 27)
    port map (
        din0 => inputBuf_V_fu_364,
        din1 => inputBuf_V_1_fu_368,
        din2 => inputBuf_V_2_fu_372,
        din3 => inputBuf_V_3_fu_376,
        din4 => inputBuf_V_4_fu_380,
        din5 => inputBuf_V_5_fu_384,
        din6 => inputBuf_V_6_fu_388,
        din7 => inputBuf_V_7_fu_392,
        din8 => inputBuf_V_8_fu_396,
        din9 => inputBuf_V_9_fu_400,
        din10 => inputBuf_V_10_fu_404,
        din11 => inputBuf_V_11_fu_408,
        din12 => inputBuf_V_12_fu_412,
        din13 => inputBuf_V_13_fu_416,
        din14 => inputBuf_V_14_fu_420,
        din15 => inputBuf_V_15_fu_424,
        din16 => inputBuf_V_16_fu_428,
        din17 => inputBuf_V_17_fu_432,
        din18 => inputBuf_V_18_fu_436,
        din19 => inputBuf_V_19_fu_440,
        din20 => inputBuf_V_20_fu_444,
        din21 => inputBuf_V_21_fu_448,
        din22 => inputBuf_V_22_fu_452,
        din23 => inputBuf_V_23_fu_456,
        din24 => inputBuf_V_24_fu_460,
        din25 => inputBuf_V_25_fu_464,
        din26 => inputBuf_V_26_fu_468,
        din27 => inputBuf_V_27_fu_472,
        din28 => inputBuf_V_28_fu_476,
        din29 => inputBuf_V_29_fu_480,
        din30 => inputBuf_V_30_fu_484,
        din31 => inputBuf_V_31_fu_488,
        din32 => tmp_fu_1092_p33,
        dout => tmp_fu_1092_p34);

    mul_8s_3ns_11_1_1_U2 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_37_reg_3545_pp0_iter2_reg,
        din1 => ret_V_1_fu_1910_p1,
        dout => ret_V_1_fu_1910_p2);

    mul_8s_3ns_11_1_1_U3 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_39_reg_3555_pp0_iter2_reg,
        din1 => ret_V_3_fu_1926_p1,
        dout => ret_V_3_fu_1926_p2);

    mul_8s_3ns_11_1_1_U4 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_41_reg_3565_pp0_iter2_reg,
        din1 => ret_V_5_fu_1942_p1,
        dout => ret_V_5_fu_1942_p2);

    mul_8s_3ns_11_1_1_U5 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_9_reg_3590_pp0_iter2_reg,
        din1 => ret_V_10_fu_1961_p1,
        dout => ret_V_10_fu_1961_p2);

    mul_8s_3ns_11_1_1_U6 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_12_reg_3600_pp0_iter2_reg,
        din1 => ret_V_12_fu_1974_p1,
        dout => ret_V_12_fu_1974_p2);

    mul_8s_3ns_11_1_1_U7 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_14_reg_3610_pp0_iter2_reg,
        din1 => ret_V_14_fu_1987_p1,
        dout => ret_V_14_fu_1987_p2);

    mul_8s_3ns_11_1_1_U8 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_19_reg_3635_pp0_iter2_reg,
        din1 => ret_V_19_fu_2003_p1,
        dout => ret_V_19_fu_2003_p2);

    mul_8s_3ns_11_1_1_U9 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_21_reg_3645_pp0_iter2_reg,
        din1 => ret_V_21_fu_2016_p1,
        dout => ret_V_21_fu_2016_p2);

    mul_8s_3ns_11_1_1_U10 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_23_reg_3655_pp0_iter2_reg,
        din1 => ret_V_23_fu_2029_p1,
        dout => ret_V_23_fu_2029_p2);

    mul_8s_3ns_11_1_1_U11 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_28_reg_3680_pp0_iter2_reg,
        din1 => ret_V_28_fu_2045_p1,
        dout => ret_V_28_fu_2045_p2);

    mul_8s_3ns_11_1_1_U12 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_30_reg_3690_pp0_iter2_reg,
        din1 => ret_V_30_fu_2058_p1,
        dout => ret_V_30_fu_2058_p2);

    mul_8s_3ns_11_1_1_U13 : component MVAU_hls_3_mul_8s_3ns_11_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        din0 => local_temp_V_32_reg_3700_pp0_iter2_reg,
        din1 => ret_V_32_fu_2071_p1,
        dout => ret_V_32_fu_2071_p2);

    mac_muladd_8s_3ns_11s_12_4_1_U14 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_36_reg_3540,
        din1 => grp_fu_3028_p1,
        din2 => ret_V_3_fu_1926_p2,
        ce => grp_fu_3028_ce,
        dout => grp_fu_3028_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U15 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_40_reg_3560,
        din1 => grp_fu_3036_p1,
        din2 => ret_V_5_fu_1942_p2,
        ce => grp_fu_3036_ce,
        dout => grp_fu_3036_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U16 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_44_reg_3580,
        din1 => grp_fu_3045_p1,
        din2 => ret_V_1_fu_1910_p2,
        ce => grp_fu_3045_ce,
        dout => grp_fu_3045_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U17 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_reg_3585,
        din1 => grp_fu_3054_p1,
        din2 => ret_V_12_fu_1974_p2,
        ce => grp_fu_3054_ce,
        dout => grp_fu_3054_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U18 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_13_reg_3605,
        din1 => grp_fu_3062_p1,
        din2 => ret_V_14_fu_1987_p2,
        ce => grp_fu_3062_ce,
        dout => grp_fu_3062_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U19 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_17_reg_3625,
        din1 => grp_fu_3071_p1,
        din2 => ret_V_10_fu_1961_p2,
        ce => grp_fu_3071_ce,
        dout => grp_fu_3071_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U20 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_18_reg_3630,
        din1 => grp_fu_3080_p1,
        din2 => ret_V_21_fu_2016_p2,
        ce => grp_fu_3080_ce,
        dout => grp_fu_3080_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U21 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_22_reg_3650,
        din1 => grp_fu_3088_p1,
        din2 => ret_V_23_fu_2029_p2,
        ce => grp_fu_3088_ce,
        dout => grp_fu_3088_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U22 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_26_reg_3670,
        din1 => grp_fu_3097_p1,
        din2 => ret_V_19_fu_2003_p2,
        ce => grp_fu_3097_ce,
        dout => grp_fu_3097_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U23 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_27_reg_3675,
        din1 => grp_fu_3106_p1,
        din2 => ret_V_30_fu_2058_p2,
        ce => grp_fu_3106_ce,
        dout => grp_fu_3106_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U24 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_31_reg_3695,
        din1 => grp_fu_3114_p1,
        din2 => ret_V_32_fu_2071_p2,
        ce => grp_fu_3114_ce,
        dout => grp_fu_3114_p3);

    mac_muladd_8s_3ns_11s_12_4_1_U25 : component MVAU_hls_3_mac_muladd_8s_3ns_11s_12_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 11,
        dout_WIDTH => 12)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_35_reg_3715,
        din1 => grp_fu_3123_p1,
        din2 => ret_V_28_fu_2045_p2,
        ce => grp_fu_3123_ce,
        dout => grp_fu_3123_p3);

    mac_muladd_8s_3ns_12s_13_4_1_U26 : component MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_38_reg_3550_pp0_iter1_reg,
        din1 => grp_fu_3132_p1,
        din2 => grp_fu_3045_p3,
        ce => grp_fu_3132_ce,
        dout => grp_fu_3132_p3);

    mac_muladd_8s_3ns_12s_13_4_1_U27 : component MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_43_reg_3575_pp0_iter1_reg,
        din1 => grp_fu_3141_p1,
        din2 => grp_fu_3036_p3,
        ce => grp_fu_3141_ce,
        dout => grp_fu_3141_p3);

    mac_muladd_8s_3ns_12s_13_4_1_U28 : component MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_11_reg_3595_pp0_iter1_reg,
        din1 => grp_fu_3149_p1,
        din2 => grp_fu_3071_p3,
        ce => grp_fu_3149_ce,
        dout => grp_fu_3149_p3);

    mac_muladd_8s_3ns_12s_13_4_1_U29 : component MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_16_reg_3620_pp0_iter1_reg,
        din1 => grp_fu_3158_p1,
        din2 => grp_fu_3062_p3,
        ce => grp_fu_3158_ce,
        dout => grp_fu_3158_p3);

    mac_muladd_8s_3ns_12s_13_4_1_U30 : component MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_20_reg_3640_pp0_iter1_reg,
        din1 => grp_fu_3166_p1,
        din2 => grp_fu_3097_p3,
        ce => grp_fu_3166_ce,
        dout => grp_fu_3166_p3);

    mac_muladd_8s_3ns_12s_13_4_1_U31 : component MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_25_reg_3665_pp0_iter1_reg,
        din1 => grp_fu_3175_p1,
        din2 => grp_fu_3088_p3,
        ce => grp_fu_3175_ce,
        dout => grp_fu_3175_p3);

    mac_muladd_8s_3ns_12s_13_4_1_U32 : component MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_29_reg_3685_pp0_iter1_reg,
        din1 => grp_fu_3183_p1,
        din2 => grp_fu_3123_p3,
        ce => grp_fu_3183_ce,
        dout => grp_fu_3183_p3);

    mac_muladd_8s_3ns_12s_13_4_1_U33 : component MVAU_hls_3_mac_muladd_8s_3ns_12s_13_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 12,
        dout_WIDTH => 13)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_34_reg_3710_pp0_iter1_reg,
        din1 => grp_fu_3192_p1,
        din2 => grp_fu_3114_p3,
        ce => grp_fu_3192_ce,
        dout => grp_fu_3192_p3);

    mac_muladd_8s_3ns_17s_17_4_1_U34 : component MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_42_reg_3570_pp0_iter2_reg,
        din1 => grp_fu_3200_p1,
        din2 => grp_fu_3200_p2,
        ce => grp_fu_3200_ce,
        dout => grp_fu_3200_p3);

    mac_muladd_8s_3ns_17s_17_4_1_U35 : component MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_15_reg_3615_pp0_iter2_reg,
        din1 => grp_fu_3209_p1,
        din2 => grp_fu_3209_p2,
        ce => grp_fu_3209_ce,
        dout => grp_fu_3209_p3);

    mac_muladd_8s_3ns_17s_17_4_1_U36 : component MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_24_reg_3660_pp0_iter2_reg,
        din1 => grp_fu_3218_p1,
        din2 => grp_fu_3218_p2,
        ce => grp_fu_3218_ce,
        dout => grp_fu_3218_p3);

    mac_muladd_8s_3ns_17s_17_4_1_U37 : component MVAU_hls_3_mac_muladd_8s_3ns_17s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 3,
        din2_WIDTH => 17,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => local_temp_V_33_reg_3705_pp0_iter2_reg,
        din1 => grp_fu_3227_p1,
        din2 => grp_fu_3227_p2,
        ce => grp_fu_3227_ce,
        dout => grp_fu_3227_p3);

    flow_control_loop_pipe_sequential_init_U : component MVAU_hls_3_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_iter0_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            else
                ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter1_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
            else
                ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter2_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
            else
                ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter3_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
            else
                ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter4_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter4_fsm <= ap_ST_iter4_fsm_state0;
            else
                ap_CS_iter4_fsm <= ap_NS_iter4_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter5_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter5_fsm <= ap_ST_iter5_fsm_state0;
            else
                ap_CS_iter5_fsm <= ap_NS_iter5_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter6_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter6_fsm <= ap_ST_iter6_fsm_state0;
            else
                ap_CS_iter6_fsm <= ap_NS_iter6_fsm;
            end if;
        end if;
    end process;


    ap_CS_iter7_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_iter7_fsm <= ap_ST_iter7_fsm_state0;
            else
                ap_CS_iter7_fsm <= ap_NS_iter7_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter7_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_const_logic_0;
            elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_inElem_1_reg_879_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0))) then 
                ap_phi_reg_pp0_iter1_inElem_1_reg_879 <= tmp_fu_1092_p34;
            elsif (((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1E)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_0)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_2)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_3)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_4)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_5)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_6)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_7)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_8)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_9)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_A)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_B)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_C)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_D)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_E)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_F)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_10)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_11)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_12)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_13)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_14)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_15)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_16)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_17)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_18)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_19)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1A)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1B)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1C)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1D)) or (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1F)))) then 
                ap_phi_reg_pp0_iter1_inElem_1_reg_879 <= inElem_fu_1162_p1;
            elsif ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
                ap_phi_reg_pp0_iter1_inElem_1_reg_879 <= ap_phi_reg_pp0_iter0_inElem_1_reg_879;
            end if; 
        end if;
    end process;

    i_fu_344_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2825)) then
                if ((icmp_ln249_fu_974_p2 = ap_const_lv1_0)) then 
                    i_fu_344 <= i_2_fu_980_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_344 <= ap_const_lv19_0;
                end if;
            end if; 
        end if;
    end process;

    nf_1_fu_492_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2825)) then
                if (((icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (icmp_ln290_fu_1696_p2 = ap_const_lv1_1))) then 
                    nf_1_fu_492 <= nf_3_fu_1719_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    nf_1_fu_492 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    sf_fu_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_2825)) then
                if (((icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (icmp_ln290_fu_1696_p2 = ap_const_lv1_1))) then 
                    sf_fu_340 <= ap_const_lv32_0_2;
                elsif (((icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (icmp_ln290_fu_1696_p2 = ap_const_lv1_0))) then 
                    sf_fu_340 <= sf_2_fu_1690_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    sf_fu_340 <= ap_const_lv32_0_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (icmp_ln249_reg_3479_pp0_iter5_reg = ap_const_lv1_0))) then
                accu_V_10_reg_4264 <= accu_V_10_fu_2272_p2;
                accu_V_11_reg_4275 <= accu_V_11_fu_2289_p2;
                accu_V_1_fu_352 <= accu_V_9_fu_2255_p2;
                accu_V_2_fu_356 <= accu_V_10_fu_2272_p2;
                accu_V_3_fu_360 <= accu_V_11_fu_2289_p2;
                accu_V_8_reg_4242 <= accu_V_8_fu_2238_p2;
                accu_V_9_reg_4253 <= accu_V_9_fu_2255_p2;
                accu_V_fu_348 <= accu_V_8_fu_2238_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6) and (icmp_ln249_reg_3479_pp0_iter4_reg = ap_const_lv1_0))) then
                add_ln840_11_reg_4072 <= grp_fu_3158_p3;
                add_ln840_16_reg_4077 <= add_ln840_16_fu_2166_p2;
                add_ln840_20_reg_4082 <= grp_fu_3175_p3;
                add_ln840_25_reg_4087 <= add_ln840_25_fu_2178_p2;
                add_ln840_29_reg_4092 <= grp_fu_3192_p3;
                add_ln840_2_reg_4062 <= grp_fu_3141_p3;
                add_ln840_34_reg_4097 <= add_ln840_34_fu_2190_p2;
                add_ln840_7_reg_4067 <= add_ln840_7_fu_2154_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5) and (icmp_ln249_reg_3479_pp0_iter3_reg = ap_const_lv1_0))) then
                add_ln840_13_reg_4002 <= grp_fu_3054_p3;
                add_ln840_22_reg_4017 <= grp_fu_3080_p3;
                add_ln840_31_reg_4032 <= grp_fu_3106_p3;
                add_ln840_4_reg_3987 <= grp_fu_3028_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                icmp_ln249_reg_3479 <= icmp_ln249_fu_974_p2;
                nf_2_reg_3474 <= ap_sig_allocacmp_nf_2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln249_reg_3479_pp0_iter1_reg <= icmp_ln249_reg_3479;
                icmp_ln272_reg_3532_pp0_iter1_reg <= icmp_ln272_reg_3532;
                icmp_ln290_reg_3720_pp0_iter1_reg <= icmp_ln290_reg_3720;
                local_temp_V_11_reg_3595_pp0_iter1_reg <= local_temp_V_11_reg_3595;
                local_temp_V_12_reg_3600_pp0_iter1_reg <= local_temp_V_12_reg_3600;
                local_temp_V_14_reg_3610_pp0_iter1_reg <= local_temp_V_14_reg_3610;
                local_temp_V_15_reg_3615_pp0_iter1_reg <= local_temp_V_15_reg_3615;
                local_temp_V_16_reg_3620_pp0_iter1_reg <= local_temp_V_16_reg_3620;
                local_temp_V_19_reg_3635_pp0_iter1_reg <= local_temp_V_19_reg_3635;
                local_temp_V_20_reg_3640_pp0_iter1_reg <= local_temp_V_20_reg_3640;
                local_temp_V_21_reg_3645_pp0_iter1_reg <= local_temp_V_21_reg_3645;
                local_temp_V_23_reg_3655_pp0_iter1_reg <= local_temp_V_23_reg_3655;
                local_temp_V_24_reg_3660_pp0_iter1_reg <= local_temp_V_24_reg_3660;
                local_temp_V_25_reg_3665_pp0_iter1_reg <= local_temp_V_25_reg_3665;
                local_temp_V_28_reg_3680_pp0_iter1_reg <= local_temp_V_28_reg_3680;
                local_temp_V_29_reg_3685_pp0_iter1_reg <= local_temp_V_29_reg_3685;
                local_temp_V_30_reg_3690_pp0_iter1_reg <= local_temp_V_30_reg_3690;
                local_temp_V_32_reg_3700_pp0_iter1_reg <= local_temp_V_32_reg_3700;
                local_temp_V_33_reg_3705_pp0_iter1_reg <= local_temp_V_33_reg_3705;
                local_temp_V_34_reg_3710_pp0_iter1_reg <= local_temp_V_34_reg_3710;
                local_temp_V_37_reg_3545_pp0_iter1_reg <= local_temp_V_37_reg_3545;
                local_temp_V_38_reg_3550_pp0_iter1_reg <= local_temp_V_38_reg_3550;
                local_temp_V_39_reg_3555_pp0_iter1_reg <= local_temp_V_39_reg_3555;
                local_temp_V_41_reg_3565_pp0_iter1_reg <= local_temp_V_41_reg_3565;
                local_temp_V_42_reg_3570_pp0_iter1_reg <= local_temp_V_42_reg_3570;
                local_temp_V_43_reg_3575_pp0_iter1_reg <= local_temp_V_43_reg_3575;
                local_temp_V_9_reg_3590_pp0_iter1_reg <= local_temp_V_9_reg_3590;
                nf_2_reg_3474_pp0_iter1_reg <= nf_2_reg_3474;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                icmp_ln249_reg_3479_pp0_iter2_reg <= icmp_ln249_reg_3479_pp0_iter1_reg;
                icmp_ln272_reg_3532_pp0_iter2_reg <= icmp_ln272_reg_3532_pp0_iter1_reg;
                icmp_ln290_reg_3720_pp0_iter2_reg <= icmp_ln290_reg_3720_pp0_iter1_reg;
                local_temp_V_12_reg_3600_pp0_iter2_reg <= local_temp_V_12_reg_3600_pp0_iter1_reg;
                local_temp_V_14_reg_3610_pp0_iter2_reg <= local_temp_V_14_reg_3610_pp0_iter1_reg;
                local_temp_V_15_reg_3615_pp0_iter2_reg <= local_temp_V_15_reg_3615_pp0_iter1_reg;
                local_temp_V_19_reg_3635_pp0_iter2_reg <= local_temp_V_19_reg_3635_pp0_iter1_reg;
                local_temp_V_21_reg_3645_pp0_iter2_reg <= local_temp_V_21_reg_3645_pp0_iter1_reg;
                local_temp_V_23_reg_3655_pp0_iter2_reg <= local_temp_V_23_reg_3655_pp0_iter1_reg;
                local_temp_V_24_reg_3660_pp0_iter2_reg <= local_temp_V_24_reg_3660_pp0_iter1_reg;
                local_temp_V_28_reg_3680_pp0_iter2_reg <= local_temp_V_28_reg_3680_pp0_iter1_reg;
                local_temp_V_30_reg_3690_pp0_iter2_reg <= local_temp_V_30_reg_3690_pp0_iter1_reg;
                local_temp_V_32_reg_3700_pp0_iter2_reg <= local_temp_V_32_reg_3700_pp0_iter1_reg;
                local_temp_V_33_reg_3705_pp0_iter2_reg <= local_temp_V_33_reg_3705_pp0_iter1_reg;
                local_temp_V_37_reg_3545_pp0_iter2_reg <= local_temp_V_37_reg_3545_pp0_iter1_reg;
                local_temp_V_39_reg_3555_pp0_iter2_reg <= local_temp_V_39_reg_3555_pp0_iter1_reg;
                local_temp_V_41_reg_3565_pp0_iter2_reg <= local_temp_V_41_reg_3565_pp0_iter1_reg;
                local_temp_V_42_reg_3570_pp0_iter2_reg <= local_temp_V_42_reg_3570_pp0_iter1_reg;
                local_temp_V_9_reg_3590_pp0_iter2_reg <= local_temp_V_9_reg_3590_pp0_iter1_reg;
                nf_2_reg_3474_pp0_iter2_reg <= nf_2_reg_3474_pp0_iter1_reg;
                r_V_1_reg_3737_pp0_iter2_reg <= r_V_1_reg_3737;
                r_V_3_reg_3747_pp0_iter2_reg <= r_V_3_reg_3747;
                r_V_5_reg_3765_pp0_iter2_reg <= r_V_5_reg_3765;
                r_V_6_reg_3770_pp0_iter2_reg <= r_V_6_reg_3770;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                icmp_ln249_reg_3479_pp0_iter3_reg <= icmp_ln249_reg_3479_pp0_iter2_reg;
                icmp_ln272_reg_3532_pp0_iter3_reg <= icmp_ln272_reg_3532_pp0_iter2_reg;
                icmp_ln290_reg_3720_pp0_iter3_reg <= icmp_ln290_reg_3720_pp0_iter2_reg;
                nf_2_reg_3474_pp0_iter3_reg <= nf_2_reg_3474_pp0_iter2_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5))) then
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                icmp_ln249_reg_3479_pp0_iter4_reg <= icmp_ln249_reg_3479_pp0_iter3_reg;
                icmp_ln272_reg_3532_pp0_iter4_reg <= icmp_ln272_reg_3532_pp0_iter3_reg;
                icmp_ln290_reg_3720_pp0_iter4_reg <= icmp_ln290_reg_3720_pp0_iter3_reg;
                nf_2_reg_3474_pp0_iter4_reg <= nf_2_reg_3474_pp0_iter3_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                icmp_ln249_reg_3479_pp0_iter5_reg <= icmp_ln249_reg_3479_pp0_iter4_reg;
                icmp_ln290_reg_3720_pp0_iter5_reg <= icmp_ln290_reg_3720_pp0_iter4_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7))) then
                icmp_ln249_reg_3479_pp0_iter6_reg <= icmp_ln249_reg_3479_pp0_iter5_reg;
                icmp_ln290_reg_3720_pp0_iter6_reg <= icmp_ln290_reg_3720_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0))) then
                icmp_ln272_reg_3532 <= icmp_ln272_fu_1330_p2;
                icmp_ln290_reg_3720 <= icmp_ln290_fu_1696_p2;
                local_temp_V_11_reg_3595 <= weights_V_TDATA(95 downto 88);
                local_temp_V_12_reg_3600 <= weights_V_TDATA(103 downto 96);
                local_temp_V_13_reg_3605 <= weights_V_TDATA(111 downto 104);
                local_temp_V_14_reg_3610 <= weights_V_TDATA(119 downto 112);
                local_temp_V_15_reg_3615 <= weights_V_TDATA(127 downto 120);
                local_temp_V_16_reg_3620 <= weights_V_TDATA(135 downto 128);
                local_temp_V_17_reg_3625 <= weights_V_TDATA(143 downto 136);
                local_temp_V_18_reg_3630 <= weights_V_TDATA(151 downto 144);
                local_temp_V_19_reg_3635 <= weights_V_TDATA(159 downto 152);
                local_temp_V_20_reg_3640 <= weights_V_TDATA(167 downto 160);
                local_temp_V_21_reg_3645 <= weights_V_TDATA(175 downto 168);
                local_temp_V_22_reg_3650 <= weights_V_TDATA(183 downto 176);
                local_temp_V_23_reg_3655 <= weights_V_TDATA(191 downto 184);
                local_temp_V_24_reg_3660 <= weights_V_TDATA(199 downto 192);
                local_temp_V_25_reg_3665 <= weights_V_TDATA(207 downto 200);
                local_temp_V_26_reg_3670 <= weights_V_TDATA(215 downto 208);
                local_temp_V_27_reg_3675 <= weights_V_TDATA(223 downto 216);
                local_temp_V_28_reg_3680 <= weights_V_TDATA(231 downto 224);
                local_temp_V_29_reg_3685 <= weights_V_TDATA(239 downto 232);
                local_temp_V_30_reg_3690 <= weights_V_TDATA(247 downto 240);
                local_temp_V_31_reg_3695 <= weights_V_TDATA(255 downto 248);
                local_temp_V_32_reg_3700 <= weights_V_TDATA(263 downto 256);
                local_temp_V_33_reg_3705 <= weights_V_TDATA(271 downto 264);
                local_temp_V_34_reg_3710 <= weights_V_TDATA(279 downto 272);
                local_temp_V_35_reg_3715 <= weights_V_TDATA(287 downto 280);
                local_temp_V_36_reg_3540 <= local_temp_V_36_fu_1336_p1;
                local_temp_V_37_reg_3545 <= weights_V_TDATA(15 downto 8);
                local_temp_V_38_reg_3550 <= weights_V_TDATA(23 downto 16);
                local_temp_V_39_reg_3555 <= weights_V_TDATA(31 downto 24);
                local_temp_V_40_reg_3560 <= weights_V_TDATA(39 downto 32);
                local_temp_V_41_reg_3565 <= weights_V_TDATA(47 downto 40);
                local_temp_V_42_reg_3570 <= weights_V_TDATA(55 downto 48);
                local_temp_V_43_reg_3575 <= weights_V_TDATA(63 downto 56);
                local_temp_V_44_reg_3580 <= weights_V_TDATA(71 downto 64);
                local_temp_V_9_reg_3590 <= weights_V_TDATA(87 downto 80);
                local_temp_V_reg_3585 <= weights_V_TDATA(79 downto 72);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_A))) then
                inputBuf_V_10_fu_404 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_B))) then
                inputBuf_V_11_fu_408 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_C))) then
                inputBuf_V_12_fu_412 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_D))) then
                inputBuf_V_13_fu_416 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_E))) then
                inputBuf_V_14_fu_420 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_F))) then
                inputBuf_V_15_fu_424 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_10))) then
                inputBuf_V_16_fu_428 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_11))) then
                inputBuf_V_17_fu_432 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_12))) then
                inputBuf_V_18_fu_436 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_13))) then
                inputBuf_V_19_fu_440 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1))) then
                inputBuf_V_1_fu_368 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_14))) then
                inputBuf_V_20_fu_444 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_15))) then
                inputBuf_V_21_fu_448 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_16))) then
                inputBuf_V_22_fu_452 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_17))) then
                inputBuf_V_23_fu_456 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_18))) then
                inputBuf_V_24_fu_460 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_19))) then
                inputBuf_V_25_fu_464 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1A))) then
                inputBuf_V_26_fu_468 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1B))) then
                inputBuf_V_27_fu_472 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1C))) then
                inputBuf_V_28_fu_476 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1D))) then
                inputBuf_V_29_fu_480 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_2))) then
                inputBuf_V_2_fu_372 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1E))) then
                inputBuf_V_30_fu_484 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_1F))) then
                inputBuf_V_31_fu_488 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_3))) then
                inputBuf_V_3_fu_376 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_4))) then
                inputBuf_V_4_fu_380 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_5))) then
                inputBuf_V_5_fu_384 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_6))) then
                inputBuf_V_6_fu_388 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_7))) then
                inputBuf_V_7_fu_392 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_8))) then
                inputBuf_V_8_fu_396 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_9))) then
                inputBuf_V_9_fu_400 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (trunc_ln257_fu_1166_p1 = ap_const_lv5_0))) then
                inputBuf_V_fu_364 <= inElem_fu_1162_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2) and (icmp_ln249_reg_3479_pp0_iter0_reg = ap_const_lv1_0))) then
                r_V_1_reg_3737 <= ap_phi_reg_pp0_iter1_inElem_1_reg_879(5 downto 3);
                r_V_2_reg_3742 <= ap_phi_reg_pp0_iter1_inElem_1_reg_879(8 downto 6);
                r_V_3_reg_3747 <= ap_phi_reg_pp0_iter1_inElem_1_reg_879(11 downto 9);
                r_V_5_reg_3765 <= ap_phi_reg_pp0_iter1_inElem_1_reg_879(17 downto 15);
                r_V_6_reg_3770 <= ap_phi_reg_pp0_iter1_inElem_1_reg_879(20 downto 18);
                r_V_7_reg_3775 <= ap_phi_reg_pp0_iter1_inElem_1_reg_879(23 downto 21);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (icmp_ln290_reg_3720_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln249_reg_3479_pp0_iter5_reg = ap_const_lv1_0))) then
                this_V_10_load_reg_4336 <= p_ZL7threshs_1_3_q0;
                this_V_11_load_reg_4341 <= p_ZL7threshs_1_4_q0;
                this_V_12_load_reg_4346 <= p_ZL7threshs_1_5_q0;
                this_V_13_load_reg_4351 <= p_ZL7threshs_1_6_q0;
                this_V_14_load_reg_4356 <= p_ZL7threshs_2_0_q0;
                this_V_15_load_reg_4361 <= p_ZL7threshs_2_1_q0;
                this_V_16_load_reg_4366 <= p_ZL7threshs_2_2_q0;
                this_V_17_load_reg_4371 <= p_ZL7threshs_2_3_q0;
                this_V_18_load_reg_4376 <= p_ZL7threshs_2_4_q0;
                this_V_19_load_reg_4381 <= p_ZL7threshs_2_5_q0;
                this_V_1_load_reg_4291 <= p_ZL7threshs_0_1_q0;
                this_V_20_load_reg_4386 <= p_ZL7threshs_2_6_q0;
                this_V_21_load_reg_4391 <= p_ZL7threshs_3_0_q0;
                this_V_22_load_reg_4396 <= p_ZL7threshs_3_1_q0;
                this_V_23_load_reg_4401 <= p_ZL7threshs_3_2_q0;
                this_V_24_load_reg_4406 <= p_ZL7threshs_3_3_q0;
                this_V_25_load_reg_4411 <= p_ZL7threshs_3_4_q0;
                this_V_26_load_reg_4416 <= p_ZL7threshs_3_5_q0;
                this_V_27_load_reg_4421 <= p_ZL7threshs_3_6_q0;
                this_V_2_load_reg_4296 <= p_ZL7threshs_0_2_q0;
                this_V_3_load_reg_4301 <= p_ZL7threshs_0_3_q0;
                this_V_4_load_reg_4306 <= p_ZL7threshs_0_4_q0;
                this_V_5_load_reg_4311 <= p_ZL7threshs_0_5_q0;
                this_V_6_load_reg_4316 <= p_ZL7threshs_0_6_q0;
                this_V_7_load_reg_4321 <= p_ZL7threshs_1_0_q0;
                this_V_8_load_reg_4326 <= p_ZL7threshs_1_1_q0;
                this_V_9_load_reg_4331 <= p_ZL7threshs_1_2_q0;
                this_V_load_reg_4286 <= p_ZL7threshs_0_0_q0;
            end if;
        end if;
    end process;

    ap_NS_iter0_fsm_assign_proc : process (ap_CS_iter0_fsm, in0_V_TVALID, icmp_ln249_fu_974_p2, ap_predicate_op103_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        case ap_CS_iter0_fsm is
            when ap_ST_iter0_fsm_state1 => 
                ap_NS_iter0_fsm <= ap_ST_iter0_fsm_state1;
            when others =>  
                ap_NS_iter0_fsm <= "X";
        end case;
    end process;

    ap_NS_iter1_fsm_assign_proc : process (ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm, in0_V_TVALID, icmp_ln249_fu_974_p2, ap_predicate_op103_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        case ap_CS_iter1_fsm is
            when ap_ST_iter1_fsm_state2 => 
                if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)))) and not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and ((ap_const_logic_0 = ap_CS_iter0_fsm_state1) or ((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and ((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0))))))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                end if;
            when ap_ST_iter1_fsm_state0 => 
                if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state2;
                else
                    ap_NS_iter1_fsm <= ap_ST_iter1_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter1_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter2_fsm_assign_proc : process (ap_CS_iter2_fsm, ap_CS_iter1_fsm_state2, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter2_fsm is
            when ap_ST_iter2_fsm_state3 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                end if;
            when ap_ST_iter2_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2))) then
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state3;
                else
                    ap_NS_iter2_fsm <= ap_ST_iter2_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter2_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter3_fsm_assign_proc : process (ap_CS_iter3_fsm, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter3_fsm is
            when ap_ST_iter3_fsm_state4 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state0;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                end if;
            when ap_ST_iter3_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3))) then
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state4;
                else
                    ap_NS_iter3_fsm <= ap_ST_iter3_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter3_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter4_fsm_assign_proc : process (ap_CS_iter4_fsm, ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter4_fsm is
            when ap_ST_iter4_fsm_state5 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter3_fsm_state4))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state0;
                else
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                end if;
            when ap_ST_iter4_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4))) then
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state5;
                else
                    ap_NS_iter4_fsm <= ap_ST_iter4_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter4_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter5_fsm_assign_proc : process (ap_CS_iter5_fsm, ap_CS_iter4_fsm_state5, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter5_fsm is
            when ap_ST_iter5_fsm_state6 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5))) then
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state6;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter4_fsm_state5))) then
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state0;
                else
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state6;
                end if;
            when ap_ST_iter5_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5))) then
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state6;
                else
                    ap_NS_iter5_fsm <= ap_ST_iter5_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter5_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter6_fsm_assign_proc : process (ap_CS_iter6_fsm, ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter6_fsm is
            when ap_ST_iter6_fsm_state7 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state7;
                elsif ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_0 = ap_CS_iter5_fsm_state6))) then
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state0;
                else
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state7;
                end if;
            when ap_ST_iter6_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state7;
                else
                    ap_NS_iter6_fsm <= ap_ST_iter6_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter6_fsm <= "XX";
        end case;
    end process;

    ap_NS_iter7_fsm_assign_proc : process (ap_CS_iter7_fsm, ap_CS_iter6_fsm_state7, out_V_TREADY, icmp_ln249_reg_3479_pp0_iter6_reg, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        case ap_CS_iter7_fsm is
            when ap_ST_iter7_fsm_state8 => 
                if ((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_0 = ap_CS_iter6_fsm_state7))) then
                    ap_NS_iter7_fsm <= ap_ST_iter7_fsm_state0;
                elsif (((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (icmp_ln249_reg_3479_pp0_iter6_reg = ap_const_lv1_1)) or (not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7)))) then
                    ap_NS_iter7_fsm <= ap_ST_iter7_fsm_state8;
                else
                    ap_NS_iter7_fsm <= ap_ST_iter7_fsm_state8;
                end if;
            when ap_ST_iter7_fsm_state0 => 
                if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7))) then
                    ap_NS_iter7_fsm <= ap_ST_iter7_fsm_state8;
                else
                    ap_NS_iter7_fsm <= ap_ST_iter7_fsm_state0;
                end if;
            when others =>  
                ap_NS_iter7_fsm <= "XX";
        end case;
    end process;
    accu_V_10_fu_2272_p2 <= std_logic_vector(signed(sext_ln840_23_fu_2269_p1) + signed(add_ln840_21_fu_2264_p2));
    accu_V_11_fu_2289_p2 <= std_logic_vector(signed(sext_ln840_31_fu_2286_p1) + signed(add_ln840_30_fu_2281_p2));
    accu_V_8_fu_2238_p2 <= std_logic_vector(signed(sext_ln840_7_fu_2235_p1) + signed(add_ln840_3_fu_2230_p2));
    accu_V_9_fu_2255_p2 <= std_logic_vector(signed(sext_ln840_15_fu_2252_p1) + signed(add_ln840_12_fu_2247_p2));
    add_ln840_12_fu_2247_p2 <= std_logic_vector(signed(sext_ln840_11_fu_2244_p1) + signed(grp_fu_3209_p3));
    add_ln840_16_fu_2166_p2 <= std_logic_vector(signed(sext_ln840_14_fu_2163_p1) + signed(sext_ln840_12_fu_2160_p1));
    add_ln840_21_fu_2264_p2 <= std_logic_vector(signed(sext_ln840_19_fu_2261_p1) + signed(grp_fu_3218_p3));
    add_ln840_25_fu_2178_p2 <= std_logic_vector(signed(sext_ln840_22_fu_2175_p1) + signed(sext_ln840_20_fu_2172_p1));
    add_ln840_30_fu_2281_p2 <= std_logic_vector(signed(sext_ln840_27_fu_2278_p1) + signed(grp_fu_3227_p3));
    add_ln840_34_fu_2190_p2 <= std_logic_vector(signed(sext_ln840_30_fu_2187_p1) + signed(sext_ln840_28_fu_2184_p1));
    add_ln840_36_fu_2441_p2 <= std_logic_vector(unsigned(zext_ln215_fu_2329_p1) + unsigned(zext_ln218_1_fu_2365_p1));
    add_ln840_37_fu_2447_p2 <= std_logic_vector(unsigned(add_ln840_36_fu_2441_p2) + unsigned(zext_ln218_fu_2347_p1));
    add_ln840_38_fu_2457_p2 <= std_logic_vector(unsigned(zext_ln218_2_fu_2383_p1) + unsigned(zext_ln218_3_fu_2401_p1));
    add_ln840_39_fu_2467_p2 <= std_logic_vector(unsigned(zext_ln218_4_fu_2419_p1) + unsigned(zext_ln840_fu_2437_p1));
    add_ln840_3_fu_2230_p2 <= std_logic_vector(signed(sext_ln840_3_fu_2227_p1) + signed(grp_fu_3200_p3));
    add_ln840_40_fu_2477_p2 <= std_logic_vector(unsigned(zext_ln840_3_fu_2473_p1) + unsigned(zext_ln840_2_fu_2463_p1));
    add_ln840_42_fu_2615_p2 <= std_logic_vector(unsigned(zext_ln215_1_fu_2503_p1) + unsigned(zext_ln218_6_fu_2539_p1));
    add_ln840_43_fu_2621_p2 <= std_logic_vector(unsigned(add_ln840_42_fu_2615_p2) + unsigned(zext_ln218_5_fu_2521_p1));
    add_ln840_44_fu_2631_p2 <= std_logic_vector(unsigned(zext_ln218_7_fu_2557_p1) + unsigned(zext_ln218_8_fu_2575_p1));
    add_ln840_45_fu_2641_p2 <= std_logic_vector(unsigned(zext_ln218_9_fu_2593_p1) + unsigned(zext_ln840_4_fu_2611_p1));
    add_ln840_46_fu_2651_p2 <= std_logic_vector(unsigned(zext_ln840_7_fu_2647_p1) + unsigned(zext_ln840_6_fu_2637_p1));
    add_ln840_48_fu_2789_p2 <= std_logic_vector(unsigned(zext_ln215_2_fu_2677_p1) + unsigned(zext_ln218_11_fu_2713_p1));
    add_ln840_49_fu_2795_p2 <= std_logic_vector(unsigned(add_ln840_48_fu_2789_p2) + unsigned(zext_ln218_10_fu_2695_p1));
    add_ln840_50_fu_2805_p2 <= std_logic_vector(unsigned(zext_ln218_12_fu_2731_p1) + unsigned(zext_ln218_13_fu_2749_p1));
    add_ln840_51_fu_2815_p2 <= std_logic_vector(unsigned(zext_ln218_14_fu_2767_p1) + unsigned(zext_ln840_8_fu_2785_p1));
    add_ln840_52_fu_2825_p2 <= std_logic_vector(unsigned(zext_ln840_11_fu_2821_p1) + unsigned(zext_ln840_10_fu_2811_p1));
    add_ln840_54_fu_2963_p2 <= std_logic_vector(unsigned(zext_ln215_3_fu_2851_p1) + unsigned(zext_ln218_16_fu_2887_p1));
    add_ln840_55_fu_2969_p2 <= std_logic_vector(unsigned(add_ln840_54_fu_2963_p2) + unsigned(zext_ln218_15_fu_2869_p1));
    add_ln840_56_fu_2979_p2 <= std_logic_vector(unsigned(zext_ln218_17_fu_2905_p1) + unsigned(zext_ln218_18_fu_2923_p1));
    add_ln840_57_fu_2989_p2 <= std_logic_vector(unsigned(zext_ln218_19_fu_2941_p1) + unsigned(zext_ln840_12_fu_2959_p1));
    add_ln840_58_fu_2999_p2 <= std_logic_vector(unsigned(zext_ln840_15_fu_2995_p1) + unsigned(zext_ln840_14_fu_2985_p1));
    add_ln840_7_fu_2154_p2 <= std_logic_vector(signed(sext_ln840_6_fu_2151_p1) + signed(sext_ln840_4_fu_2148_p1));
    ap_CS_iter0_fsm_state1 <= ap_CS_iter0_fsm(0);
    ap_CS_iter1_fsm_state0 <= ap_CS_iter1_fsm(0);
    ap_CS_iter1_fsm_state2 <= ap_CS_iter1_fsm(1);
    ap_CS_iter2_fsm_state0 <= ap_CS_iter2_fsm(0);
    ap_CS_iter2_fsm_state3 <= ap_CS_iter2_fsm(1);
    ap_CS_iter3_fsm_state0 <= ap_CS_iter3_fsm(0);
    ap_CS_iter3_fsm_state4 <= ap_CS_iter3_fsm(1);
    ap_CS_iter4_fsm_state0 <= ap_CS_iter4_fsm(0);
    ap_CS_iter4_fsm_state5 <= ap_CS_iter4_fsm(1);
    ap_CS_iter5_fsm_state0 <= ap_CS_iter5_fsm(0);
    ap_CS_iter5_fsm_state6 <= ap_CS_iter5_fsm(1);
    ap_CS_iter6_fsm_state0 <= ap_CS_iter6_fsm(0);
    ap_CS_iter6_fsm_state7 <= ap_CS_iter6_fsm(1);
    ap_CS_iter7_fsm_state0 <= ap_CS_iter7_fsm(0);
    ap_CS_iter7_fsm_state8 <= ap_CS_iter7_fsm(1);

    ap_ST_iter0_fsm_state1_blk_assign_proc : process(in0_V_TVALID, icmp_ln249_fu_974_p2, ap_predicate_op103_read_state1, weights_V_TVALID, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)))) then 
            ap_ST_iter0_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_iter0_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_iter1_fsm_state2_blk <= ap_const_logic_0;
    ap_ST_iter2_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_iter3_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_iter4_fsm_state5_blk <= ap_const_logic_0;
    ap_ST_iter5_fsm_state6_blk <= ap_const_logic_0;
    ap_ST_iter6_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_iter7_fsm_state8_blk_assign_proc : process(out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io)
    begin
        if (((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) then 
            ap_ST_iter7_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_iter7_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(in0_V_TVALID, icmp_ln249_fu_974_p2, ap_predicate_op103_read_state1, weights_V_TVALID, ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)));
    end process;

        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_io_assign_proc : process(out_V_TREADY, ap_predicate_op727_write_state8)
    begin
                ap_block_state8_io <= ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0));
    end process;


    ap_block_state8_pp0_stage0_iter7_assign_proc : process(out_V_TREADY, ap_predicate_op727_write_state8)
    begin
                ap_block_state8_pp0_stage0_iter7 <= ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0));
    end process;


    ap_condition_2825_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_974_p2, ap_predicate_op103_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
                ap_condition_2825 <= (not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_974_p2, ap_predicate_op103_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_done_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_iter0_fsm_state1, ap_CS_iter1_fsm_state0, ap_CS_iter2_fsm_state0, ap_CS_iter3_fsm_state0, ap_CS_iter4_fsm_state0, ap_CS_iter5_fsm_state0, ap_CS_iter6_fsm_state0, ap_CS_iter7_fsm_state0, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_iter7_fsm_state0) and (ap_const_logic_1 = ap_CS_iter6_fsm_state0) and (ap_const_logic_1 = ap_CS_iter5_fsm_state0) and (ap_const_logic_1 = ap_CS_iter4_fsm_state0) and (ap_const_logic_1 = ap_CS_iter3_fsm_state0) and (ap_const_logic_1 = ap_CS_iter2_fsm_state0) and (ap_const_logic_1 = ap_CS_iter1_fsm_state0) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_phi_reg_pp0_iter0_inElem_1_reg_879 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op103_read_state1_assign_proc : process(icmp_ln249_fu_974_p2, icmp_ln253_fu_986_p2)
    begin
                ap_predicate_op103_read_state1 <= ((icmp_ln253_fu_986_p2 = ap_const_lv1_1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0));
    end process;


    ap_predicate_op727_write_state8_assign_proc : process(icmp_ln249_reg_3479_pp0_iter6_reg, icmp_ln290_reg_3720_pp0_iter6_reg)
    begin
                ap_predicate_op727_write_state8 <= ((icmp_ln290_reg_3720_pp0_iter6_reg = ap_const_lv1_1) and (icmp_ln249_reg_3479_pp0_iter6_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_974_p2, ap_predicate_op103_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_accu_V_1_load_assign_proc : process(ap_CS_iter6_fsm_state7, icmp_ln249_reg_3479_pp0_iter5_reg, accu_V_9_fu_2255_p2, accu_V_1_fu_352)
    begin
        if (((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (icmp_ln249_reg_3479_pp0_iter5_reg = ap_const_lv1_0))) then 
            ap_sig_allocacmp_accu_V_1_load <= accu_V_9_fu_2255_p2;
        else 
            ap_sig_allocacmp_accu_V_1_load <= accu_V_1_fu_352;
        end if; 
    end process;


    ap_sig_allocacmp_accu_V_2_load_assign_proc : process(ap_CS_iter6_fsm_state7, icmp_ln249_reg_3479_pp0_iter5_reg, accu_V_10_fu_2272_p2, accu_V_2_fu_356)
    begin
        if (((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (icmp_ln249_reg_3479_pp0_iter5_reg = ap_const_lv1_0))) then 
            ap_sig_allocacmp_accu_V_2_load <= accu_V_10_fu_2272_p2;
        else 
            ap_sig_allocacmp_accu_V_2_load <= accu_V_2_fu_356;
        end if; 
    end process;


    ap_sig_allocacmp_accu_V_3_load_assign_proc : process(ap_CS_iter6_fsm_state7, icmp_ln249_reg_3479_pp0_iter5_reg, accu_V_11_fu_2289_p2, accu_V_3_fu_360)
    begin
        if (((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (icmp_ln249_reg_3479_pp0_iter5_reg = ap_const_lv1_0))) then 
            ap_sig_allocacmp_accu_V_3_load <= accu_V_11_fu_2289_p2;
        else 
            ap_sig_allocacmp_accu_V_3_load <= accu_V_3_fu_360;
        end if; 
    end process;


    ap_sig_allocacmp_accu_V_load_assign_proc : process(ap_CS_iter6_fsm_state7, icmp_ln249_reg_3479_pp0_iter5_reg, accu_V_8_fu_2238_p2, accu_V_fu_348)
    begin
        if (((ap_const_logic_1 = ap_CS_iter6_fsm_state7) and (icmp_ln249_reg_3479_pp0_iter5_reg = ap_const_lv1_0))) then 
            ap_sig_allocacmp_accu_V_load <= accu_V_8_fu_2238_p2;
        else 
            ap_sig_allocacmp_accu_V_load <= accu_V_fu_348;
        end if; 
    end process;


    ap_sig_allocacmp_i_1_assign_proc : process(ap_CS_iter0_fsm_state1, ap_loop_init, i_fu_344)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_i_1 <= ap_const_lv19_0;
        else 
            ap_sig_allocacmp_i_1 <= i_fu_344;
        end if; 
    end process;


    ap_sig_allocacmp_nf_2_assign_proc : process(ap_CS_iter0_fsm_state1, ap_loop_init, nf_1_fu_492)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_nf_2 <= ap_const_lv32_0;
        else 
            ap_sig_allocacmp_nf_2 <= nf_1_fu_492;
        end if; 
    end process;


    ap_sig_allocacmp_sf_1_assign_proc : process(ap_CS_iter0_fsm_state1, sf_fu_340, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_sf_1 <= ap_const_lv32_0_1;
        else 
            ap_sig_allocacmp_sf_1 <= sf_fu_340;
        end if; 
    end process;


    grp_fu_3028_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3028_ce <= ap_const_logic_1;
        else 
            grp_fu_3028_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3028_p1 <= zext_ln1494_fu_1749_p1(3 - 1 downto 0);

    grp_fu_3036_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3036_ce <= ap_const_logic_1;
        else 
            grp_fu_3036_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3036_p1 <= zext_ln1494_4_fu_1796_p1(3 - 1 downto 0);

    grp_fu_3045_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3045_ce <= ap_const_logic_1;
        else 
            grp_fu_3045_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3045_p1 <= zext_ln1494_8_fu_1843_p1(3 - 1 downto 0);

    grp_fu_3054_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3054_ce <= ap_const_logic_1;
        else 
            grp_fu_3054_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3054_p1 <= zext_ln1494_fu_1749_p1(3 - 1 downto 0);

    grp_fu_3062_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3062_ce <= ap_const_logic_1;
        else 
            grp_fu_3062_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3062_p1 <= zext_ln1494_4_fu_1796_p1(3 - 1 downto 0);

    grp_fu_3071_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3071_ce <= ap_const_logic_1;
        else 
            grp_fu_3071_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3071_p1 <= zext_ln1494_8_fu_1843_p1(3 - 1 downto 0);

    grp_fu_3080_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3080_ce <= ap_const_logic_1;
        else 
            grp_fu_3080_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3080_p1 <= zext_ln1494_fu_1749_p1(3 - 1 downto 0);

    grp_fu_3088_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3088_ce <= ap_const_logic_1;
        else 
            grp_fu_3088_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3088_p1 <= zext_ln1494_4_fu_1796_p1(3 - 1 downto 0);

    grp_fu_3097_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3097_ce <= ap_const_logic_1;
        else 
            grp_fu_3097_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3097_p1 <= zext_ln1494_8_fu_1843_p1(3 - 1 downto 0);

    grp_fu_3106_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3106_ce <= ap_const_logic_1;
        else 
            grp_fu_3106_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3106_p1 <= zext_ln1494_fu_1749_p1(3 - 1 downto 0);

    grp_fu_3114_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3114_ce <= ap_const_logic_1;
        else 
            grp_fu_3114_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3114_p1 <= zext_ln1494_4_fu_1796_p1(3 - 1 downto 0);

    grp_fu_3123_ce_assign_proc : process(ap_CS_iter1_fsm_state2, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter1_fsm_state2)))) then 
            grp_fu_3123_ce <= ap_const_logic_1;
        else 
            grp_fu_3123_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3123_p1 <= zext_ln1494_8_fu_1843_p1(3 - 1 downto 0);

    grp_fu_3132_ce_assign_proc : process(ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)))) then 
            grp_fu_3132_ce <= ap_const_logic_1;
        else 
            grp_fu_3132_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3132_p1 <= zext_ln1494_2_fu_1877_p1(3 - 1 downto 0);

    grp_fu_3141_ce_assign_proc : process(ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)))) then 
            grp_fu_3141_ce <= ap_const_logic_1;
        else 
            grp_fu_3141_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3141_p1 <= zext_ln1494_7_fu_1883_p1(3 - 1 downto 0);

    grp_fu_3149_ce_assign_proc : process(ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)))) then 
            grp_fu_3149_ce <= ap_const_logic_1;
        else 
            grp_fu_3149_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3149_p1 <= zext_ln1494_2_fu_1877_p1(3 - 1 downto 0);

    grp_fu_3158_ce_assign_proc : process(ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)))) then 
            grp_fu_3158_ce <= ap_const_logic_1;
        else 
            grp_fu_3158_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3158_p1 <= zext_ln1494_7_fu_1883_p1(3 - 1 downto 0);

    grp_fu_3166_ce_assign_proc : process(ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)))) then 
            grp_fu_3166_ce <= ap_const_logic_1;
        else 
            grp_fu_3166_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3166_p1 <= zext_ln1494_2_fu_1877_p1(3 - 1 downto 0);

    grp_fu_3175_ce_assign_proc : process(ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)))) then 
            grp_fu_3175_ce <= ap_const_logic_1;
        else 
            grp_fu_3175_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3175_p1 <= zext_ln1494_7_fu_1883_p1(3 - 1 downto 0);

    grp_fu_3183_ce_assign_proc : process(ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)))) then 
            grp_fu_3183_ce <= ap_const_logic_1;
        else 
            grp_fu_3183_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3183_p1 <= zext_ln1494_2_fu_1877_p1(3 - 1 downto 0);

    grp_fu_3192_ce_assign_proc : process(ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, ap_CS_iter2_fsm_state3, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter2_fsm_state3)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)))) then 
            grp_fu_3192_ce <= ap_const_logic_1;
        else 
            grp_fu_3192_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3192_p1 <= zext_ln1494_7_fu_1883_p1(3 - 1 downto 0);

    grp_fu_3200_ce_assign_proc : process(ap_CS_iter6_fsm_state7, ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7)))) then 
            grp_fu_3200_ce <= ap_const_logic_1;
        else 
            grp_fu_3200_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3200_p1 <= zext_ln1494_6_fu_1955_p1(3 - 1 downto 0);
    grp_fu_3200_p2 <= 
        ap_const_lv17_0 when (icmp_ln272_reg_3532_pp0_iter4_reg(0) = '1') else 
        ap_sig_allocacmp_accu_V_load;

    grp_fu_3209_ce_assign_proc : process(ap_CS_iter6_fsm_state7, ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7)))) then 
            grp_fu_3209_ce <= ap_const_logic_1;
        else 
            grp_fu_3209_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3209_p1 <= zext_ln1494_6_fu_1955_p1(3 - 1 downto 0);
    grp_fu_3209_p2 <= 
        ap_const_lv17_0 when (icmp_ln272_reg_3532_pp0_iter4_reg(0) = '1') else 
        ap_sig_allocacmp_accu_V_1_load;

    grp_fu_3218_ce_assign_proc : process(ap_CS_iter6_fsm_state7, ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7)))) then 
            grp_fu_3218_ce <= ap_const_logic_1;
        else 
            grp_fu_3218_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3218_p1 <= zext_ln1494_6_fu_1955_p1(3 - 1 downto 0);
    grp_fu_3218_p2 <= 
        ap_const_lv17_0 when (icmp_ln272_reg_3532_pp0_iter4_reg(0) = '1') else 
        ap_sig_allocacmp_accu_V_2_load;

    grp_fu_3227_ce_assign_proc : process(ap_CS_iter6_fsm_state7, ap_CS_iter5_fsm_state6, ap_CS_iter4_fsm_state5, ap_CS_iter3_fsm_state4, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if (((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter3_fsm_state4)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter4_fsm_state5)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6)) or (not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter6_fsm_state7)))) then 
            grp_fu_3227_ce <= ap_const_logic_1;
        else 
            grp_fu_3227_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_3227_p1 <= zext_ln1494_6_fu_1955_p1(3 - 1 downto 0);
    grp_fu_3227_p2 <= 
        ap_const_lv17_0 when (icmp_ln272_reg_3532_pp0_iter4_reg(0) = '1') else 
        ap_sig_allocacmp_accu_V_3_load;
    i_2_fu_980_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_1) + unsigned(ap_const_lv19_1));
    icmp_ln1039_10_fu_2546_p2 <= "1" when (signed(accu_V_9_reg_4253) < signed(zext_ln1039_5_fu_2543_p1)) else "0";
    icmp_ln1039_11_fu_2564_p2 <= "1" when (signed(accu_V_9_reg_4253) < signed(zext_ln1039_6_fu_2561_p1)) else "0";
    icmp_ln1039_12_fu_2582_p2 <= "1" when (signed(accu_V_9_reg_4253) < signed(zext_ln1039_7_fu_2579_p1)) else "0";
    icmp_ln1039_13_fu_2600_p2 <= "1" when (signed(accu_V_9_reg_4253) < signed(zext_ln1039_8_fu_2597_p1)) else "0";
    icmp_ln1039_14_fu_2666_p2 <= "1" when (signed(accu_V_10_reg_4264) < signed(sext_ln1039_5_fu_2663_p1)) else "0";
    icmp_ln1039_15_fu_2684_p2 <= "1" when (signed(accu_V_10_reg_4264) < signed(zext_ln1039_9_fu_2681_p1)) else "0";
    icmp_ln1039_16_fu_2702_p2 <= "1" when (signed(accu_V_10_reg_4264) < signed(zext_ln1039_10_fu_2699_p1)) else "0";
    icmp_ln1039_17_fu_2720_p2 <= "1" when (signed(accu_V_10_reg_4264) < signed(zext_ln1039_11_fu_2717_p1)) else "0";
    icmp_ln1039_18_fu_2738_p2 <= "1" when (signed(accu_V_10_reg_4264) < signed(zext_ln1039_12_fu_2735_p1)) else "0";
    icmp_ln1039_19_fu_2756_p2 <= "1" when (signed(accu_V_10_reg_4264) < signed(zext_ln1039_13_fu_2753_p1)) else "0";
    icmp_ln1039_1_fu_2336_p2 <= "1" when (signed(accu_V_8_reg_4242) < signed(sext_ln1039_1_fu_2333_p1)) else "0";
    icmp_ln1039_20_fu_2774_p2 <= "1" when (signed(accu_V_10_reg_4264) < signed(zext_ln1039_14_fu_2771_p1)) else "0";
    icmp_ln1039_21_fu_2840_p2 <= "1" when (signed(accu_V_11_reg_4275) < signed(sext_ln1039_6_fu_2837_p1)) else "0";
    icmp_ln1039_22_fu_2858_p2 <= "1" when (signed(accu_V_11_reg_4275) < signed(sext_ln1039_7_fu_2855_p1)) else "0";
    icmp_ln1039_23_fu_2876_p2 <= "1" when (signed(accu_V_11_reg_4275) < signed(zext_ln1039_15_fu_2873_p1)) else "0";
    icmp_ln1039_24_fu_2894_p2 <= "1" when (signed(accu_V_11_reg_4275) < signed(zext_ln1039_16_fu_2891_p1)) else "0";
    icmp_ln1039_25_fu_2912_p2 <= "1" when (signed(accu_V_11_reg_4275) < signed(zext_ln1039_17_fu_2909_p1)) else "0";
    icmp_ln1039_26_fu_2930_p2 <= "1" when (signed(accu_V_11_reg_4275) < signed(zext_ln1039_18_fu_2927_p1)) else "0";
    icmp_ln1039_27_fu_2948_p2 <= "1" when (signed(accu_V_11_reg_4275) < signed(zext_ln1039_19_fu_2945_p1)) else "0";
    icmp_ln1039_2_fu_2354_p2 <= "1" when (signed(accu_V_8_reg_4242) < signed(sext_ln1039_2_fu_2351_p1)) else "0";
    icmp_ln1039_3_fu_2372_p2 <= "1" when (signed(accu_V_8_reg_4242) < signed(zext_ln1039_fu_2369_p1)) else "0";
    icmp_ln1039_4_fu_2390_p2 <= "1" when (signed(accu_V_8_reg_4242) < signed(zext_ln1039_1_fu_2387_p1)) else "0";
    icmp_ln1039_5_fu_2408_p2 <= "1" when (signed(accu_V_8_reg_4242) < signed(zext_ln1039_2_fu_2405_p1)) else "0";
    icmp_ln1039_6_fu_2426_p2 <= "1" when (signed(accu_V_8_reg_4242) < signed(zext_ln1039_3_fu_2423_p1)) else "0";
    icmp_ln1039_7_fu_2492_p2 <= "1" when (signed(accu_V_9_reg_4253) < signed(sext_ln1039_3_fu_2489_p1)) else "0";
    icmp_ln1039_8_fu_2510_p2 <= "1" when (signed(accu_V_9_reg_4253) < signed(sext_ln1039_4_fu_2507_p1)) else "0";
    icmp_ln1039_9_fu_2528_p2 <= "1" when (signed(accu_V_9_reg_4253) < signed(zext_ln1039_4_fu_2525_p1)) else "0";
    icmp_ln1039_fu_2318_p2 <= "1" when (signed(accu_V_8_reg_4242) < signed(sext_ln1039_fu_2315_p1)) else "0";
    icmp_ln249_fu_974_p2 <= "1" when (ap_sig_allocacmp_i_1 = ap_const_lv19_49F00) else "0";
    icmp_ln249_reg_3479_pp0_iter0_reg <= icmp_ln249_reg_3479;
    icmp_ln253_fu_986_p2 <= "1" when (ap_sig_allocacmp_nf_2 = ap_const_lv32_0) else "0";
    icmp_ln272_fu_1330_p2 <= "1" when (ap_sig_allocacmp_sf_1 = ap_const_lv32_0) else "0";
    icmp_ln290_fu_1696_p2 <= "1" when (sf_2_fu_1690_p2 = ap_const_lv32_20) else "0";
    icmp_ln302_fu_1713_p2 <= "1" when (nf_fu_1707_p2 = ap_const_lv32_E) else "0";
    idxprom2_i_fu_2196_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(nf_2_reg_3474_pp0_iter4_reg),64));

    in0_V_TDATA_blk_n_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, ap_predicate_op103_read_state1, ap_start_int)
    begin
        if (((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (ap_start_int = ap_const_logic_1))) then 
            in0_V_TDATA_blk_n <= in0_V_TVALID;
        else 
            in0_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    in0_V_TREADY_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_974_p2, ap_predicate_op103_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_predicate_op103_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1))) then 
            in0_V_TREADY <= ap_const_logic_1;
        else 
            in0_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    inElem_fu_1162_p1 <= in0_V_TDATA(27 - 1 downto 0);
    local_temp_V_36_fu_1336_p1 <= weights_V_TDATA(8 - 1 downto 0);
    nf_3_fu_1719_p3 <= 
        ap_const_lv32_0 when (icmp_ln302_fu_1713_p2(0) = '1') else 
        nf_fu_1707_p2;
    nf_fu_1707_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_nf_2) + unsigned(ap_const_lv32_1));
    out_V_TDATA <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_3011_p5),16));

    out_V_TDATA_blk_n_assign_proc : process(out_V_TREADY, ap_predicate_op727_write_state8, ap_CS_iter7_fsm_state8)
    begin
        if (((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (ap_predicate_op727_write_state8 = ap_const_boolean_1))) then 
            out_V_TDATA_blk_n <= out_V_TREADY;
        else 
            out_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_V_TVALID_assign_proc : process(out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_iter7_fsm_state8) and (ap_predicate_op727_write_state8 = ap_const_boolean_1))) then 
            out_V_TVALID <= ap_const_logic_1;
        else 
            out_V_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    p_Result_s_fu_3011_p5 <= (((result_V_7_fu_3005_p2 & result_V_5_fu_2831_p2) & result_V_3_fu_2657_p2) & result_V_1_fu_2483_p2);
    p_ZL7threshs_0_0_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_0_0_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_0_0_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_0_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_0_1_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_0_1_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_0_1_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_0_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_0_2_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_0_2_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_0_2_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_0_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_0_3_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_0_3_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_0_3_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_0_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_0_4_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_0_4_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_0_4_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_0_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_0_5_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_0_5_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_0_5_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_0_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_0_6_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_0_6_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_0_6_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_0_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_1_0_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_1_0_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_1_0_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_1_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_1_1_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_1_1_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_1_1_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_1_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_1_2_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_1_2_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_1_2_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_1_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_1_3_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_1_3_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_1_3_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_1_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_1_4_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_1_4_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_1_4_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_1_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_1_5_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_1_5_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_1_5_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_1_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_1_6_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_1_6_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_1_6_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_1_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_2_0_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_2_0_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_2_0_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_2_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_2_1_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_2_1_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_2_1_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_2_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_2_2_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_2_2_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_2_2_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_2_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_2_3_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_2_3_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_2_3_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_2_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_2_4_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_2_4_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_2_4_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_2_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_2_5_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_2_5_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_2_5_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_2_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_2_6_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_2_6_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_2_6_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_2_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_3_0_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_3_0_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_3_0_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_3_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_3_1_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_3_1_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_3_1_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_3_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_3_2_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_3_2_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_3_2_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_3_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_3_3_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_3_3_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_3_3_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_3_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_3_4_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_3_4_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_3_4_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_3_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_3_5_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_3_5_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_3_5_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_3_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL7threshs_3_6_address0 <= idxprom2_i_fu_2196_p1(4 - 1 downto 0);

    p_ZL7threshs_3_6_ce0_assign_proc : process(ap_CS_iter5_fsm_state6, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8)
    begin
        if ((not(((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0))))) and (ap_const_logic_1 = ap_CS_iter5_fsm_state6))) then 
            p_ZL7threshs_3_6_ce0 <= ap_const_logic_1;
        else 
            p_ZL7threshs_3_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    r_V_4_fu_1783_p4 <= ap_phi_reg_pp0_iter1_inElem_1_reg_879(14 downto 12);
    r_V_8_fu_1830_p4 <= ap_phi_reg_pp0_iter1_inElem_1_reg_879(26 downto 24);
    r_V_fu_1742_p1 <= ap_phi_reg_pp0_iter1_inElem_1_reg_879(3 - 1 downto 0);
    result_V_1_fu_2483_p2 <= std_logic_vector(unsigned(add_ln840_40_fu_2477_p2) + unsigned(zext_ln840_1_fu_2453_p1));
    result_V_2_fu_2497_p2 <= (icmp_ln1039_7_fu_2492_p2 xor ap_const_lv1_1);
    result_V_3_fu_2657_p2 <= std_logic_vector(unsigned(add_ln840_46_fu_2651_p2) + unsigned(zext_ln840_5_fu_2627_p1));
    result_V_4_fu_2671_p2 <= (icmp_ln1039_14_fu_2666_p2 xor ap_const_lv1_1);
    result_V_5_fu_2831_p2 <= std_logic_vector(unsigned(add_ln840_52_fu_2825_p2) + unsigned(zext_ln840_9_fu_2801_p1));
    result_V_6_fu_2845_p2 <= (icmp_ln1039_21_fu_2840_p2 xor ap_const_lv1_1);
    result_V_7_fu_3005_p2 <= std_logic_vector(unsigned(add_ln840_58_fu_2999_p2) + unsigned(zext_ln840_13_fu_2975_p1));
    result_V_fu_2323_p2 <= (icmp_ln1039_fu_2318_p2 xor ap_const_lv1_1);
    ret_V_10_fu_1961_p1 <= zext_ln1494_1_fu_1907_p1(3 - 1 downto 0);
    ret_V_12_fu_1974_p1 <= zext_ln1494_3_fu_1923_p1(3 - 1 downto 0);
    ret_V_14_fu_1987_p1 <= zext_ln1494_5_fu_1939_p1(3 - 1 downto 0);
    ret_V_19_fu_2003_p1 <= zext_ln1494_1_fu_1907_p1(3 - 1 downto 0);
    ret_V_1_fu_1910_p1 <= zext_ln1494_1_fu_1907_p1(3 - 1 downto 0);
    ret_V_21_fu_2016_p1 <= zext_ln1494_3_fu_1923_p1(3 - 1 downto 0);
    ret_V_23_fu_2029_p1 <= zext_ln1494_5_fu_1939_p1(3 - 1 downto 0);
    ret_V_28_fu_2045_p1 <= zext_ln1494_1_fu_1907_p1(3 - 1 downto 0);
    ret_V_30_fu_2058_p1 <= zext_ln1494_3_fu_1923_p1(3 - 1 downto 0);
    ret_V_32_fu_2071_p1 <= zext_ln1494_5_fu_1939_p1(3 - 1 downto 0);
    ret_V_3_fu_1926_p1 <= zext_ln1494_3_fu_1923_p1(3 - 1 downto 0);
    ret_V_5_fu_1942_p1 <= zext_ln1494_5_fu_1939_p1(3 - 1 downto 0);
        sext_ln1039_1_fu_2333_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(this_V_1_load_reg_4291),17));

        sext_ln1039_2_fu_2351_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(this_V_2_load_reg_4296),17));

        sext_ln1039_3_fu_2489_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(this_V_7_load_reg_4321),17));

        sext_ln1039_4_fu_2507_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(this_V_8_load_reg_4326),17));

        sext_ln1039_5_fu_2663_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(this_V_14_load_reg_4356),17));

        sext_ln1039_6_fu_2837_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(this_V_21_load_reg_4391),17));

        sext_ln1039_7_fu_2855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(this_V_22_load_reg_4396),17));

        sext_ln1039_fu_2315_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(this_V_load_reg_4286),17));

        sext_ln840_11_fu_2244_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_11_reg_4072),17));

        sext_ln840_12_fu_2160_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_13_reg_4002),14));

        sext_ln840_14_fu_2163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3149_p3),14));

        sext_ln840_15_fu_2252_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_16_reg_4077),17));

        sext_ln840_19_fu_2261_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_20_reg_4082),17));

        sext_ln840_20_fu_2172_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_22_reg_4017),14));

        sext_ln840_22_fu_2175_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3166_p3),14));

        sext_ln840_23_fu_2269_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_25_reg_4087),17));

        sext_ln840_27_fu_2278_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_29_reg_4092),17));

        sext_ln840_28_fu_2184_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_31_reg_4032),14));

        sext_ln840_30_fu_2187_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3183_p3),14));

        sext_ln840_31_fu_2286_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_34_reg_4097),17));

        sext_ln840_3_fu_2227_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_2_reg_4062),17));

        sext_ln840_4_fu_2148_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_4_reg_3987),14));

        sext_ln840_6_fu_2151_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_3132_p3),14));

        sext_ln840_7_fu_2235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln840_7_reg_4067),17));

    sf_2_fu_1690_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_sf_1) + unsigned(ap_const_lv32_1));
    tmp_fu_1092_p33 <= ap_sig_allocacmp_sf_1(5 - 1 downto 0);
    trunc_ln257_fu_1166_p1 <= ap_sig_allocacmp_sf_1(5 - 1 downto 0);

    weights_V_TDATA_blk_n_assign_proc : process(ap_CS_iter0_fsm_state1, icmp_ln249_fu_974_p2, weights_V_TVALID, ap_start_int)
    begin
        if (((ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
            weights_V_TDATA_blk_n <= weights_V_TVALID;
        else 
            weights_V_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    weights_V_TREADY_assign_proc : process(ap_CS_iter0_fsm_state1, in0_V_TVALID, icmp_ln249_fu_974_p2, ap_predicate_op103_read_state1, weights_V_TVALID, out_V_TREADY, ap_predicate_op727_write_state8, ap_block_state8_io, ap_CS_iter7_fsm_state8, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((weights_V_TVALID = ap_const_logic_0) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0)) or ((ap_predicate_op103_read_state1 = ap_const_boolean_1) and (in0_V_TVALID = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_iter7_fsm_state8) and ((ap_const_boolean_1 = ap_block_state8_io) or ((ap_predicate_op727_write_state8 = ap_const_boolean_1) and (out_V_TREADY = ap_const_logic_0)))))) and (ap_const_logic_1 = ap_CS_iter0_fsm_state1) and (icmp_ln249_fu_974_p2 = ap_const_lv1_0))) then 
            weights_V_TREADY <= ap_const_logic_1;
        else 
            weights_V_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln1039_10_fu_2569_p2 <= (icmp_ln1039_11_fu_2564_p2 xor ap_const_lv1_1);
    xor_ln1039_11_fu_2587_p2 <= (icmp_ln1039_12_fu_2582_p2 xor ap_const_lv1_1);
    xor_ln1039_12_fu_2605_p2 <= (icmp_ln1039_13_fu_2600_p2 xor ap_const_lv1_1);
    xor_ln1039_14_fu_2689_p2 <= (icmp_ln1039_15_fu_2684_p2 xor ap_const_lv1_1);
    xor_ln1039_15_fu_2707_p2 <= (icmp_ln1039_16_fu_2702_p2 xor ap_const_lv1_1);
    xor_ln1039_16_fu_2725_p2 <= (icmp_ln1039_17_fu_2720_p2 xor ap_const_lv1_1);
    xor_ln1039_17_fu_2743_p2 <= (icmp_ln1039_18_fu_2738_p2 xor ap_const_lv1_1);
    xor_ln1039_18_fu_2761_p2 <= (icmp_ln1039_19_fu_2756_p2 xor ap_const_lv1_1);
    xor_ln1039_19_fu_2779_p2 <= (icmp_ln1039_20_fu_2774_p2 xor ap_const_lv1_1);
    xor_ln1039_1_fu_2359_p2 <= (icmp_ln1039_2_fu_2354_p2 xor ap_const_lv1_1);
    xor_ln1039_21_fu_2863_p2 <= (icmp_ln1039_22_fu_2858_p2 xor ap_const_lv1_1);
    xor_ln1039_22_fu_2881_p2 <= (icmp_ln1039_23_fu_2876_p2 xor ap_const_lv1_1);
    xor_ln1039_23_fu_2899_p2 <= (icmp_ln1039_24_fu_2894_p2 xor ap_const_lv1_1);
    xor_ln1039_24_fu_2917_p2 <= (icmp_ln1039_25_fu_2912_p2 xor ap_const_lv1_1);
    xor_ln1039_25_fu_2935_p2 <= (icmp_ln1039_26_fu_2930_p2 xor ap_const_lv1_1);
    xor_ln1039_26_fu_2953_p2 <= (icmp_ln1039_27_fu_2948_p2 xor ap_const_lv1_1);
    xor_ln1039_2_fu_2377_p2 <= (icmp_ln1039_3_fu_2372_p2 xor ap_const_lv1_1);
    xor_ln1039_3_fu_2395_p2 <= (icmp_ln1039_4_fu_2390_p2 xor ap_const_lv1_1);
    xor_ln1039_4_fu_2413_p2 <= (icmp_ln1039_5_fu_2408_p2 xor ap_const_lv1_1);
    xor_ln1039_5_fu_2431_p2 <= (icmp_ln1039_6_fu_2426_p2 xor ap_const_lv1_1);
    xor_ln1039_7_fu_2515_p2 <= (icmp_ln1039_8_fu_2510_p2 xor ap_const_lv1_1);
    xor_ln1039_8_fu_2533_p2 <= (icmp_ln1039_9_fu_2528_p2 xor ap_const_lv1_1);
    xor_ln1039_9_fu_2551_p2 <= (icmp_ln1039_10_fu_2546_p2 xor ap_const_lv1_1);
    xor_ln1039_fu_2341_p2 <= (icmp_ln1039_1_fu_2336_p2 xor ap_const_lv1_1);
    zext_ln1039_10_fu_2699_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_16_load_reg_4366),17));
    zext_ln1039_11_fu_2717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_17_load_reg_4371),17));
    zext_ln1039_12_fu_2735_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_18_load_reg_4376),17));
    zext_ln1039_13_fu_2753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_19_load_reg_4381),17));
    zext_ln1039_14_fu_2771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_20_load_reg_4386),17));
    zext_ln1039_15_fu_2873_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_23_load_reg_4401),17));
    zext_ln1039_16_fu_2891_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_24_load_reg_4406),17));
    zext_ln1039_17_fu_2909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_25_load_reg_4411),17));
    zext_ln1039_18_fu_2927_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_26_load_reg_4416),17));
    zext_ln1039_19_fu_2945_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_27_load_reg_4421),17));
    zext_ln1039_1_fu_2387_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_4_load_reg_4306),17));
    zext_ln1039_2_fu_2405_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_5_load_reg_4311),17));
    zext_ln1039_3_fu_2423_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_6_load_reg_4316),17));
    zext_ln1039_4_fu_2525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_9_load_reg_4331),17));
    zext_ln1039_5_fu_2543_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_10_load_reg_4336),17));
    zext_ln1039_6_fu_2561_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_11_load_reg_4341),17));
    zext_ln1039_7_fu_2579_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_12_load_reg_4346),17));
    zext_ln1039_8_fu_2597_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_13_load_reg_4351),17));
    zext_ln1039_9_fu_2681_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_15_load_reg_4361),17));
    zext_ln1039_fu_2369_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(this_V_3_load_reg_4301),17));
    zext_ln1494_1_fu_1907_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_1_reg_3737_pp0_iter2_reg),11));
    zext_ln1494_2_fu_1877_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_2_reg_3742),11));
    zext_ln1494_3_fu_1923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_3_reg_3747_pp0_iter2_reg),11));
    zext_ln1494_4_fu_1796_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_4_fu_1783_p4),11));
    zext_ln1494_5_fu_1939_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_5_reg_3765_pp0_iter2_reg),11));
    zext_ln1494_6_fu_1955_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_6_reg_3770_pp0_iter2_reg),11));
    zext_ln1494_7_fu_1883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_7_reg_3775),11));
    zext_ln1494_8_fu_1843_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_8_fu_1830_p4),11));
    zext_ln1494_fu_1749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_fu_1742_p1),11));
    zext_ln215_1_fu_2503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_V_2_fu_2497_p2),2));
    zext_ln215_2_fu_2677_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_V_4_fu_2671_p2),2));
    zext_ln215_3_fu_2851_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_V_6_fu_2845_p2),2));
    zext_ln215_fu_2329_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(result_V_fu_2323_p2),2));
    zext_ln218_10_fu_2695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_14_fu_2689_p2),2));
    zext_ln218_11_fu_2713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_15_fu_2707_p2),2));
    zext_ln218_12_fu_2731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_16_fu_2725_p2),2));
    zext_ln218_13_fu_2749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_17_fu_2743_p2),2));
    zext_ln218_14_fu_2767_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_18_fu_2761_p2),2));
    zext_ln218_15_fu_2869_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_21_fu_2863_p2),2));
    zext_ln218_16_fu_2887_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_22_fu_2881_p2),2));
    zext_ln218_17_fu_2905_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_23_fu_2899_p2),2));
    zext_ln218_18_fu_2923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_24_fu_2917_p2),2));
    zext_ln218_19_fu_2941_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_25_fu_2935_p2),2));
    zext_ln218_1_fu_2365_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_1_fu_2359_p2),2));
    zext_ln218_2_fu_2383_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_2_fu_2377_p2),2));
    zext_ln218_3_fu_2401_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_3_fu_2395_p2),2));
    zext_ln218_4_fu_2419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_4_fu_2413_p2),2));
    zext_ln218_5_fu_2521_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_7_fu_2515_p2),2));
    zext_ln218_6_fu_2539_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_8_fu_2533_p2),2));
    zext_ln218_7_fu_2557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_9_fu_2551_p2),2));
    zext_ln218_8_fu_2575_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_10_fu_2569_p2),2));
    zext_ln218_9_fu_2593_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_11_fu_2587_p2),2));
    zext_ln218_fu_2347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_fu_2341_p2),2));
    zext_ln840_10_fu_2811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_50_fu_2805_p2),3));
    zext_ln840_11_fu_2821_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_51_fu_2815_p2),3));
    zext_ln840_12_fu_2959_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_26_fu_2953_p2),2));
    zext_ln840_13_fu_2975_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_55_fu_2969_p2),3));
    zext_ln840_14_fu_2985_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_56_fu_2979_p2),3));
    zext_ln840_15_fu_2995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_57_fu_2989_p2),3));
    zext_ln840_1_fu_2453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_37_fu_2447_p2),3));
    zext_ln840_2_fu_2463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_38_fu_2457_p2),3));
    zext_ln840_3_fu_2473_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_39_fu_2467_p2),3));
    zext_ln840_4_fu_2611_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_12_fu_2605_p2),2));
    zext_ln840_5_fu_2627_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_43_fu_2621_p2),3));
    zext_ln840_6_fu_2637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_44_fu_2631_p2),3));
    zext_ln840_7_fu_2647_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_45_fu_2641_p2),3));
    zext_ln840_8_fu_2785_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_19_fu_2779_p2),2));
    zext_ln840_9_fu_2801_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln840_49_fu_2795_p2),3));
    zext_ln840_fu_2437_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln1039_5_fu_2431_p2),2));
end behav;
