library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity EstablecerTiempo is
    Port ( 
           clk     : in STD_LOGIC;
           pwm_in  : in std_logic_vector(0 to 63);
			  señal : out std_logic_vector(0 to 63)
         );
end EstablecerTiempo;

architecture Behavioral of EstablecerTiempo is

begin
    proceso_generador: process(clk)
	 
    begin
        if rising_edge(clk) 
				señal = pwm_in
				
		  end if;
    end process proceso_generador;

end Behavioral;
