
Safe.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002566  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000018  00800060  00002566  000025da  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00002568  00000000  00000000  000025f4  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      0000143f  00000000  00000000  00004b5c  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  00005f9b  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  000060db  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  0000624b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  00007e94  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  00008d7f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00009b2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  00009c8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00009f19  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000a6e7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 e6       	ldi	r30, 0x66	; 102
      68:	f5 e2       	ldi	r31, 0x25	; 37
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a8 37       	cpi	r26, 0x78	; 120
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 a1 11 	call	0x2342	; 0x2342 <main>
      7a:	0c 94 b1 12 	jmp	0x2562	; 0x2562 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 7a 12 	jmp	0x24f4	; 0x24f4 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 96 12 	jmp	0x252c	; 0x252c <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 86 12 	jmp	0x250c	; 0x250c <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 a2 12 	jmp	0x2544	; 0x2544 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 86 12 	jmp	0x250c	; 0x250c <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 a2 12 	jmp	0x2544	; 0x2544 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 7a 12 	jmp	0x24f4	; 0x24f4 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	80 e6       	ldi	r24, 0x60	; 96
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 96 12 	jmp	0x252c	; 0x252c <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 86 12 	jmp	0x250c	; 0x250c <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 a2 12 	jmp	0x2544	; 0x2544 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 86 12 	jmp	0x250c	; 0x250c <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 a2 12 	jmp	0x2544	; 0x2544 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 86 12 	jmp	0x250c	; 0x250c <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 a2 12 	jmp	0x2544	; 0x2544 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 8a 12 	jmp	0x2514	; 0x2514 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 a6 12 	jmp	0x254c	; 0x254c <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <MTWI_voidMasterInit>:
#include "../../LIB/BIT_MATH.h"
#include "I2C_Interface.h"
#include<stdio.h>

// Function to initialize the TWI (I2C) module as a master
void MTWI_voidMasterInit() {
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
    // SET clock frequency 200Kbps
    TWBR = 72;
     b3e:	e0 e2       	ldi	r30, 0x20	; 32
     b40:	f0 e0       	ldi	r31, 0x00	; 0
     b42:	88 e4       	ldi	r24, 0x48	; 72
     b44:	80 83       	st	Z, r24

    // Clear 2 bits of TWPS
    CLR_BIT(TWSR, 0);
     b46:	a1 e2       	ldi	r26, 0x21	; 33
     b48:	b0 e0       	ldi	r27, 0x00	; 0
     b4a:	e1 e2       	ldi	r30, 0x21	; 33
     b4c:	f0 e0       	ldi	r31, 0x00	; 0
     b4e:	80 81       	ld	r24, Z
     b50:	8e 7f       	andi	r24, 0xFE	; 254
     b52:	8c 93       	st	X, r24
    CLR_BIT(TWSR, 1);
     b54:	a1 e2       	ldi	r26, 0x21	; 33
     b56:	b0 e0       	ldi	r27, 0x00	; 0
     b58:	e1 e2       	ldi	r30, 0x21	; 33
     b5a:	f0 e0       	ldi	r31, 0x00	; 0
     b5c:	80 81       	ld	r24, Z
     b5e:	8d 7f       	andi	r24, 0xFD	; 253
     b60:	8c 93       	st	X, r24

    // Enable TWI
    SET_BIT(TWCR, 2);
     b62:	a6 e5       	ldi	r26, 0x56	; 86
     b64:	b0 e0       	ldi	r27, 0x00	; 0
     b66:	e6 e5       	ldi	r30, 0x56	; 86
     b68:	f0 e0       	ldi	r31, 0x00	; 0
     b6a:	80 81       	ld	r24, Z
     b6c:	84 60       	ori	r24, 0x04	; 4
     b6e:	8c 93       	st	X, r24
}
     b70:	cf 91       	pop	r28
     b72:	df 91       	pop	r29
     b74:	08 95       	ret

00000b76 <MTWI_voidSlaveInit>:

// Function to initialize the TWI (I2C) module as a slave with a given address
void MTWI_voidSlaveInit(u8 A_u8SalveAddress) {
     b76:	df 93       	push	r29
     b78:	cf 93       	push	r28
     b7a:	0f 92       	push	r0
     b7c:	cd b7       	in	r28, 0x3d	; 61
     b7e:	de b7       	in	r29, 0x3e	; 62
     b80:	89 83       	std	Y+1, r24	; 0x01
    // Initialize slave address
    TWAR = (A_u8SalveAddress << 1);
     b82:	e2 e2       	ldi	r30, 0x22	; 34
     b84:	f0 e0       	ldi	r31, 0x00	; 0
     b86:	89 81       	ldd	r24, Y+1	; 0x01
     b88:	88 0f       	add	r24, r24
     b8a:	80 83       	st	Z, r24

    // Enable TWI
    SET_BIT(TWCR, 2);
     b8c:	a6 e5       	ldi	r26, 0x56	; 86
     b8e:	b0 e0       	ldi	r27, 0x00	; 0
     b90:	e6 e5       	ldi	r30, 0x56	; 86
     b92:	f0 e0       	ldi	r31, 0x00	; 0
     b94:	80 81       	ld	r24, Z
     b96:	84 60       	ori	r24, 0x04	; 4
     b98:	8c 93       	st	X, r24
}
     b9a:	0f 90       	pop	r0
     b9c:	cf 91       	pop	r28
     b9e:	df 91       	pop	r29
     ba0:	08 95       	ret

00000ba2 <MTWI_SendStartCondition>:

// Function to send a start condition and check for errors
TWI_ErrStatus MTWI_SendStartCondition() {
     ba2:	df 93       	push	r29
     ba4:	cf 93       	push	r28
     ba6:	0f 92       	push	r0
     ba8:	cd b7       	in	r28, 0x3d	; 61
     baa:	de b7       	in	r29, 0x3e	; 62
    TWI_ErrStatus Local_ErrorState = NoError;
     bac:	19 82       	std	Y+1, r1	; 0x01

    // Send Start Condition
    SET_BIT(TWCR, 5);
     bae:	a6 e5       	ldi	r26, 0x56	; 86
     bb0:	b0 e0       	ldi	r27, 0x00	; 0
     bb2:	e6 e5       	ldi	r30, 0x56	; 86
     bb4:	f0 e0       	ldi	r31, 0x00	; 0
     bb6:	80 81       	ld	r24, Z
     bb8:	80 62       	ori	r24, 0x20	; 32
     bba:	8c 93       	st	X, r24

    // Clear The Interrupt Flag to start the previous operation
    SET_BIT(TWCR, 7);
     bbc:	a6 e5       	ldi	r26, 0x56	; 86
     bbe:	b0 e0       	ldi	r27, 0x00	; 0
     bc0:	e6 e5       	ldi	r30, 0x56	; 86
     bc2:	f0 e0       	ldi	r31, 0x00	; 0
     bc4:	80 81       	ld	r24, Z
     bc6:	80 68       	ori	r24, 0x80	; 128
     bc8:	8c 93       	st	X, r24

    // Wait until the interrupt flag is fired and the previous operation is complete
    while (GET_BIT(TWCR, 7) == 0);
     bca:	e6 e5       	ldi	r30, 0x56	; 86
     bcc:	f0 e0       	ldi	r31, 0x00	; 0
     bce:	80 81       	ld	r24, Z
     bd0:	88 23       	and	r24, r24
     bd2:	dc f7       	brge	.-10     	; 0xbca <MTWI_SendStartCondition+0x28>

    if ((TWSR & 0xF8) != 0x08) {
     bd4:	e1 e2       	ldi	r30, 0x21	; 33
     bd6:	f0 e0       	ldi	r31, 0x00	; 0
     bd8:	80 81       	ld	r24, Z
     bda:	88 2f       	mov	r24, r24
     bdc:	90 e0       	ldi	r25, 0x00	; 0
     bde:	88 7f       	andi	r24, 0xF8	; 248
     be0:	90 70       	andi	r25, 0x00	; 0
     be2:	88 30       	cpi	r24, 0x08	; 8
     be4:	91 05       	cpc	r25, r1
     be6:	11 f0       	breq	.+4      	; 0xbec <MTWI_SendStartCondition+0x4a>
        Local_ErrorState = StartConditionErr;
     be8:	81 e0       	ldi	r24, 0x01	; 1
     bea:	89 83       	std	Y+1, r24	; 0x01
    }

    return Local_ErrorState;
     bec:	89 81       	ldd	r24, Y+1	; 0x01
}
     bee:	0f 90       	pop	r0
     bf0:	cf 91       	pop	r28
     bf2:	df 91       	pop	r29
     bf4:	08 95       	ret

00000bf6 <MTWI_SendSlaveAdderssWithWrite>:

// Function to send the slave address with write operation and check for errors
TWI_ErrStatus MTWI_SendSlaveAdderssWithWrite(u8 A_u8SalveAddress) {
     bf6:	df 93       	push	r29
     bf8:	cf 93       	push	r28
     bfa:	00 d0       	rcall	.+0      	; 0xbfc <MTWI_SendSlaveAdderssWithWrite+0x6>
     bfc:	cd b7       	in	r28, 0x3d	; 61
     bfe:	de b7       	in	r29, 0x3e	; 62
     c00:	8a 83       	std	Y+2, r24	; 0x02
    TWI_ErrStatus Local_ErrorState = NoError;
     c02:	19 82       	std	Y+1, r1	; 0x01

    // Set slave address in MSB in Data Reg
    TWDR = (A_u8SalveAddress << 1);
     c04:	e3 e2       	ldi	r30, 0x23	; 35
     c06:	f0 e0       	ldi	r31, 0x00	; 0
     c08:	8a 81       	ldd	r24, Y+2	; 0x02
     c0a:	88 0f       	add	r24, r24
     c0c:	80 83       	st	Z, r24

    // Clear bit for write operation
    CLR_BIT(TWDR, 0);
     c0e:	a3 e2       	ldi	r26, 0x23	; 35
     c10:	b0 e0       	ldi	r27, 0x00	; 0
     c12:	e3 e2       	ldi	r30, 0x23	; 35
     c14:	f0 e0       	ldi	r31, 0x00	; 0
     c16:	80 81       	ld	r24, Z
     c18:	8e 7f       	andi	r24, 0xFE	; 254
     c1a:	8c 93       	st	X, r24

    // Clear The Interrupt Flag to start the previous operation
    TWCR = (1 << 7) | (1 << 2);
     c1c:	e6 e5       	ldi	r30, 0x56	; 86
     c1e:	f0 e0       	ldi	r31, 0x00	; 0
     c20:	84 e8       	ldi	r24, 0x84	; 132
     c22:	80 83       	st	Z, r24

    // Wait until the interrupt flag is fired and the previous operation is complete
    while (GET_BIT(TWCR, 7) == 0);
     c24:	e6 e5       	ldi	r30, 0x56	; 86
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	80 81       	ld	r24, Z
     c2a:	88 23       	and	r24, r24
     c2c:	dc f7       	brge	.-10     	; 0xc24 <MTWI_SendSlaveAdderssWithWrite+0x2e>

    if ((TWSR & 0xF8) != 0x18) {
     c2e:	e1 e2       	ldi	r30, 0x21	; 33
     c30:	f0 e0       	ldi	r31, 0x00	; 0
     c32:	80 81       	ld	r24, Z
     c34:	88 2f       	mov	r24, r24
     c36:	90 e0       	ldi	r25, 0x00	; 0
     c38:	88 7f       	andi	r24, 0xF8	; 248
     c3a:	90 70       	andi	r25, 0x00	; 0
     c3c:	88 31       	cpi	r24, 0x18	; 24
     c3e:	91 05       	cpc	r25, r1
     c40:	11 f0       	breq	.+4      	; 0xc46 <MTWI_SendSlaveAdderssWithWrite+0x50>
        Local_ErrorState = SlaveAdderssWithWriteErr;
     c42:	82 e0       	ldi	r24, 0x02	; 2
     c44:	89 83       	std	Y+1, r24	; 0x01
    }

    return Local_ErrorState;
     c46:	89 81       	ldd	r24, Y+1	; 0x01
}
     c48:	0f 90       	pop	r0
     c4a:	0f 90       	pop	r0
     c4c:	cf 91       	pop	r28
     c4e:	df 91       	pop	r29
     c50:	08 95       	ret

00000c52 <MTWI_SendSlaveAdderssWithRead>:

// Function to send the slave address with read operation and check for errors
TWI_ErrStatus MTWI_SendSlaveAdderssWithRead(u8 A_u8SalveAddress) {
     c52:	df 93       	push	r29
     c54:	cf 93       	push	r28
     c56:	00 d0       	rcall	.+0      	; 0xc58 <MTWI_SendSlaveAdderssWithRead+0x6>
     c58:	cd b7       	in	r28, 0x3d	; 61
     c5a:	de b7       	in	r29, 0x3e	; 62
     c5c:	8a 83       	std	Y+2, r24	; 0x02
    TWI_ErrStatus Local_ErrorState = NoError;
     c5e:	19 82       	std	Y+1, r1	; 0x01

    // Set slave address in MSB in Data Reg and set the read bit (LSB) to 1 for a read operation
    TWDR = (A_u8SalveAddress << 1) | 0x01;
     c60:	e3 e2       	ldi	r30, 0x23	; 35
     c62:	f0 e0       	ldi	r31, 0x00	; 0
     c64:	8a 81       	ldd	r24, Y+2	; 0x02
     c66:	88 2f       	mov	r24, r24
     c68:	90 e0       	ldi	r25, 0x00	; 0
     c6a:	88 0f       	add	r24, r24
     c6c:	99 1f       	adc	r25, r25
     c6e:	81 60       	ori	r24, 0x01	; 1
     c70:	80 83       	st	Z, r24

    // Clear The Interrupt Flag to start the previous operation
    TWCR = (1 << 7) | (1 << 2);
     c72:	e6 e5       	ldi	r30, 0x56	; 86
     c74:	f0 e0       	ldi	r31, 0x00	; 0
     c76:	84 e8       	ldi	r24, 0x84	; 132
     c78:	80 83       	st	Z, r24

    // Wait until the interrupt flag is fired and the previous operation is complete
    while (GET_BIT(TWCR, 7) == 0);
     c7a:	e6 e5       	ldi	r30, 0x56	; 86
     c7c:	f0 e0       	ldi	r31, 0x00	; 0
     c7e:	80 81       	ld	r24, Z
     c80:	88 23       	and	r24, r24
     c82:	dc f7       	brge	.-10     	; 0xc7a <MTWI_SendSlaveAdderssWithRead+0x28>

    if ((TWSR & 0xF8) != 0x40) {
     c84:	e1 e2       	ldi	r30, 0x21	; 33
     c86:	f0 e0       	ldi	r31, 0x00	; 0
     c88:	80 81       	ld	r24, Z
     c8a:	88 2f       	mov	r24, r24
     c8c:	90 e0       	ldi	r25, 0x00	; 0
     c8e:	88 7f       	andi	r24, 0xF8	; 248
     c90:	90 70       	andi	r25, 0x00	; 0
     c92:	80 34       	cpi	r24, 0x40	; 64
     c94:	91 05       	cpc	r25, r1
     c96:	11 f0       	breq	.+4      	; 0xc9c <MTWI_SendSlaveAdderssWithRead+0x4a>
        Local_ErrorState = SlaveAdderssWithReadErr;
     c98:	83 e0       	ldi	r24, 0x03	; 3
     c9a:	89 83       	std	Y+1, r24	; 0x01
    }

    return Local_ErrorState;
     c9c:	89 81       	ldd	r24, Y+1	; 0x01
}
     c9e:	0f 90       	pop	r0
     ca0:	0f 90       	pop	r0
     ca2:	cf 91       	pop	r28
     ca4:	df 91       	pop	r29
     ca6:	08 95       	ret

00000ca8 <MTWI_MasterReadDataByte>:

// Function to read a byte of data during an I2C communication
TWI_ErrStatus MTWI_MasterReadDataByte(uint8_t *A_pu8RecievedData, u8 A_u8AckState) {
     ca8:	df 93       	push	r29
     caa:	cf 93       	push	r28
     cac:	cd b7       	in	r28, 0x3d	; 61
     cae:	de b7       	in	r29, 0x3e	; 62
     cb0:	29 97       	sbiw	r28, 0x09	; 9
     cb2:	0f b6       	in	r0, 0x3f	; 63
     cb4:	f8 94       	cli
     cb6:	de bf       	out	0x3e, r29	; 62
     cb8:	0f be       	out	0x3f, r0	; 63
     cba:	cd bf       	out	0x3d, r28	; 61
     cbc:	9b 83       	std	Y+3, r25	; 0x03
     cbe:	8a 83       	std	Y+2, r24	; 0x02
     cc0:	6c 83       	std	Y+4, r22	; 0x04
    TWI_ErrStatus Local_ErrorState = NoError;
     cc2:	19 82       	std	Y+1, r1	; 0x01

    if (A_pu8RecievedData == NULL) {
     cc4:	8a 81       	ldd	r24, Y+2	; 0x02
     cc6:	9b 81       	ldd	r25, Y+3	; 0x03
     cc8:	00 97       	sbiw	r24, 0x00	; 0
     cca:	19 f4       	brne	.+6      	; 0xcd2 <MTWI_MasterReadDataByte+0x2a>
        return NULLPointerErr; // Check for a NULL pointer
     ccc:	28 e0       	ldi	r18, 0x08	; 8
     cce:	29 87       	std	Y+9, r18	; 0x09
     cd0:	46 c0       	rjmp	.+140    	; 0xd5e <MTWI_MasterReadDataByte+0xb6>
    }

    // Set Ack Bit if A_u8AckState is 1, otherwise clear it
    if (A_u8AckState == 1) {
     cd2:	8c 81       	ldd	r24, Y+4	; 0x04
     cd4:	81 30       	cpi	r24, 0x01	; 1
     cd6:	41 f4       	brne	.+16     	; 0xce8 <MTWI_MasterReadDataByte+0x40>
        SET_BIT(TWCR, 6);
     cd8:	a6 e5       	ldi	r26, 0x56	; 86
     cda:	b0 e0       	ldi	r27, 0x00	; 0
     cdc:	e6 e5       	ldi	r30, 0x56	; 86
     cde:	f0 e0       	ldi	r31, 0x00	; 0
     ce0:	80 81       	ld	r24, Z
     ce2:	80 64       	ori	r24, 0x40	; 64
     ce4:	8c 93       	st	X, r24
     ce6:	07 c0       	rjmp	.+14     	; 0xcf6 <MTWI_MasterReadDataByte+0x4e>
    } else {
        CLR_BIT(TWCR, 6);
     ce8:	a6 e5       	ldi	r26, 0x56	; 86
     cea:	b0 e0       	ldi	r27, 0x00	; 0
     cec:	e6 e5       	ldi	r30, 0x56	; 86
     cee:	f0 e0       	ldi	r31, 0x00	; 0
     cf0:	80 81       	ld	r24, Z
     cf2:	8f 7b       	andi	r24, 0xBF	; 191
     cf4:	8c 93       	st	X, r24
    }

    // Clear The Interrupt Flag to start the previous operation
    SET_BIT(TWCR, 7);
     cf6:	a6 e5       	ldi	r26, 0x56	; 86
     cf8:	b0 e0       	ldi	r27, 0x00	; 0
     cfa:	e6 e5       	ldi	r30, 0x56	; 86
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	80 81       	ld	r24, Z
     d00:	80 68       	ori	r24, 0x80	; 128
     d02:	8c 93       	st	X, r24

    // Wait until the interrupt flag is fired and the previous operation is complete
    while (GET_BIT(TWCR, 7) == 0);
     d04:	e6 e5       	ldi	r30, 0x56	; 86
     d06:	f0 e0       	ldi	r31, 0x00	; 0
     d08:	80 81       	ld	r24, Z
     d0a:	88 23       	and	r24, r24
     d0c:	dc f7       	brge	.-10     	; 0xd04 <MTWI_MasterReadDataByte+0x5c>

    if ((TWSR & 0xF8) != ((A_u8AckState == 1) ? 0x50 : 0x58)) {
     d0e:	e1 e2       	ldi	r30, 0x21	; 33
     d10:	f0 e0       	ldi	r31, 0x00	; 0
     d12:	80 81       	ld	r24, Z
     d14:	88 2f       	mov	r24, r24
     d16:	90 e0       	ldi	r25, 0x00	; 0
     d18:	9c 01       	movw	r18, r24
     d1a:	28 7f       	andi	r18, 0xF8	; 248
     d1c:	30 70       	andi	r19, 0x00	; 0
     d1e:	38 87       	std	Y+8, r19	; 0x08
     d20:	2f 83       	std	Y+7, r18	; 0x07
     d22:	8c 81       	ldd	r24, Y+4	; 0x04
     d24:	81 30       	cpi	r24, 0x01	; 1
     d26:	29 f4       	brne	.+10     	; 0xd32 <MTWI_MasterReadDataByte+0x8a>
     d28:	80 e5       	ldi	r24, 0x50	; 80
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	9e 83       	std	Y+6, r25	; 0x06
     d2e:	8d 83       	std	Y+5, r24	; 0x05
     d30:	04 c0       	rjmp	.+8      	; 0xd3a <MTWI_MasterReadDataByte+0x92>
     d32:	28 e5       	ldi	r18, 0x58	; 88
     d34:	30 e0       	ldi	r19, 0x00	; 0
     d36:	3e 83       	std	Y+6, r19	; 0x06
     d38:	2d 83       	std	Y+5, r18	; 0x05
     d3a:	8f 81       	ldd	r24, Y+7	; 0x07
     d3c:	98 85       	ldd	r25, Y+8	; 0x08
     d3e:	2d 81       	ldd	r18, Y+5	; 0x05
     d40:	3e 81       	ldd	r19, Y+6	; 0x06
     d42:	82 17       	cp	r24, r18
     d44:	93 07       	cpc	r25, r19
     d46:	19 f0       	breq	.+6      	; 0xd4e <MTWI_MasterReadDataByte+0xa6>
        Local_ErrorState = MasterReadDataErr;
     d48:	84 e0       	ldi	r24, 0x04	; 4
     d4a:	89 83       	std	Y+1, r24	; 0x01
     d4c:	06 c0       	rjmp	.+12     	; 0xd5a <MTWI_MasterReadDataByte+0xb2>
    } else {
        *A_pu8RecievedData = TWDR;
     d4e:	e3 e2       	ldi	r30, 0x23	; 35
     d50:	f0 e0       	ldi	r31, 0x00	; 0
     d52:	80 81       	ld	r24, Z
     d54:	ea 81       	ldd	r30, Y+2	; 0x02
     d56:	fb 81       	ldd	r31, Y+3	; 0x03
     d58:	80 83       	st	Z, r24
    }

    return Local_ErrorState;
     d5a:	39 81       	ldd	r19, Y+1	; 0x01
     d5c:	39 87       	std	Y+9, r19	; 0x09
     d5e:	89 85       	ldd	r24, Y+9	; 0x09
}
     d60:	29 96       	adiw	r28, 0x09	; 9
     d62:	0f b6       	in	r0, 0x3f	; 63
     d64:	f8 94       	cli
     d66:	de bf       	out	0x3e, r29	; 62
     d68:	0f be       	out	0x3f, r0	; 63
     d6a:	cd bf       	out	0x3d, r28	; 61
     d6c:	cf 91       	pop	r28
     d6e:	df 91       	pop	r29
     d70:	08 95       	ret

00000d72 <MTWI_MasterWriteDataByte>:

// Function to write a byte of data during an I2C communication
TWI_ErrStatus MTWI_MasterWriteDataByte(u8 A_u8Data) {
     d72:	df 93       	push	r29
     d74:	cf 93       	push	r28
     d76:	00 d0       	rcall	.+0      	; 0xd78 <MTWI_MasterWriteDataByte+0x6>
     d78:	cd b7       	in	r28, 0x3d	; 61
     d7a:	de b7       	in	r29, 0x3e	; 62
     d7c:	8a 83       	std	Y+2, r24	; 0x02
    TWI_ErrStatus Local_ErrorState = NoError;
     d7e:	19 82       	std	Y+1, r1	; 0x01

    // Write Data on Data reg
    TWDR = A_u8Data;
     d80:	e3 e2       	ldi	r30, 0x23	; 35
     d82:	f0 e0       	ldi	r31, 0x00	; 0
     d84:	8a 81       	ldd	r24, Y+2	; 0x02
     d86:	80 83       	st	Z, r24

    // Clear The Interrupt Flag to start the previous operation
    SET_BIT(TWCR, 7);
     d88:	a6 e5       	ldi	r26, 0x56	; 86
     d8a:	b0 e0       	ldi	r27, 0x00	; 0
     d8c:	e6 e5       	ldi	r30, 0x56	; 86
     d8e:	f0 e0       	ldi	r31, 0x00	; 0
     d90:	80 81       	ld	r24, Z
     d92:	80 68       	ori	r24, 0x80	; 128
     d94:	8c 93       	st	X, r24

    // Wait until the interrupt flag is fired and the previous operation is complete
    while (GET_BIT(TWCR, 7) == 0);
     d96:	e6 e5       	ldi	r30, 0x56	; 86
     d98:	f0 e0       	ldi	r31, 0x00	; 0
     d9a:	80 81       	ld	r24, Z
     d9c:	88 23       	and	r24, r24
     d9e:	dc f7       	brge	.-10     	; 0xd96 <MTWI_MasterWriteDataByte+0x24>

    if ((TWSR & 0xF8) != 0x28) {
     da0:	e1 e2       	ldi	r30, 0x21	; 33
     da2:	f0 e0       	ldi	r31, 0x00	; 0
     da4:	80 81       	ld	r24, Z
     da6:	88 2f       	mov	r24, r24
     da8:	90 e0       	ldi	r25, 0x00	; 0
     daa:	88 7f       	andi	r24, 0xF8	; 248
     dac:	90 70       	andi	r25, 0x00	; 0
     dae:	88 32       	cpi	r24, 0x28	; 40
     db0:	91 05       	cpc	r25, r1
     db2:	11 f0       	breq	.+4      	; 0xdb8 <MTWI_MasterWriteDataByte+0x46>
        Local_ErrorState = MasterWriteDataErr;
     db4:	85 e0       	ldi	r24, 0x05	; 5
     db6:	89 83       	std	Y+1, r24	; 0x01
    }

    return Local_ErrorState;
     db8:	89 81       	ldd	r24, Y+1	; 0x01
}
     dba:	0f 90       	pop	r0
     dbc:	0f 90       	pop	r0
     dbe:	cf 91       	pop	r28
     dc0:	df 91       	pop	r29
     dc2:	08 95       	ret

00000dc4 <MTWI_SLaveReading>:

// Function to perform slave reading during an I2C communication
TWI_ErrStatus MTWI_SLaveReading(u8 *A_pu8RecievedData) {
     dc4:	df 93       	push	r29
     dc6:	cf 93       	push	r28
     dc8:	00 d0       	rcall	.+0      	; 0xdca <MTWI_SLaveReading+0x6>
     dca:	0f 92       	push	r0
     dcc:	cd b7       	in	r28, 0x3d	; 61
     dce:	de b7       	in	r29, 0x3e	; 62
     dd0:	9b 83       	std	Y+3, r25	; 0x03
     dd2:	8a 83       	std	Y+2, r24	; 0x02
    TWI_ErrStatus Local_ErrorState = NoError;
     dd4:	19 82       	std	Y+1, r1	; 0x01

    // Set Ack Bit
    SET_BIT(TWCR, 6);
     dd6:	a6 e5       	ldi	r26, 0x56	; 86
     dd8:	b0 e0       	ldi	r27, 0x00	; 0
     dda:	e6 e5       	ldi	r30, 0x56	; 86
     ddc:	f0 e0       	ldi	r31, 0x00	; 0
     dde:	80 81       	ld	r24, Z
     de0:	80 64       	ori	r24, 0x40	; 64
     de2:	8c 93       	st	X, r24

    // Clear The Interrupt Flag to start the previous operation
    SET_BIT(TWCR, 7);
     de4:	a6 e5       	ldi	r26, 0x56	; 86
     de6:	b0 e0       	ldi	r27, 0x00	; 0
     de8:	e6 e5       	ldi	r30, 0x56	; 86
     dea:	f0 e0       	ldi	r31, 0x00	; 0
     dec:	80 81       	ld	r24, Z
     dee:	80 68       	ori	r24, 0x80	; 128
     df0:	8c 93       	st	X, r24

    // Wait until the interrupt flag is fired and the previous operation is complete
    while (GET_BIT(TWCR, 7) == 0);
     df2:	e6 e5       	ldi	r30, 0x56	; 86
     df4:	f0 e0       	ldi	r31, 0x00	; 0
     df6:	80 81       	ld	r24, Z
     df8:	88 23       	and	r24, r24
     dfa:	dc f7       	brge	.-10     	; 0xdf2 <MTWI_SLaveReading+0x2e>

    if ((TWSR & 0xF8) != 0x60) {
     dfc:	e1 e2       	ldi	r30, 0x21	; 33
     dfe:	f0 e0       	ldi	r31, 0x00	; 0
     e00:	80 81       	ld	r24, Z
     e02:	88 2f       	mov	r24, r24
     e04:	90 e0       	ldi	r25, 0x00	; 0
     e06:	88 7f       	andi	r24, 0xF8	; 248
     e08:	90 70       	andi	r25, 0x00	; 0
     e0a:	80 36       	cpi	r24, 0x60	; 96
     e0c:	91 05       	cpc	r25, r1
     e0e:	11 f0       	breq	.+4      	; 0xe14 <MTWI_SLaveReading+0x50>
        Local_ErrorState = SlaveAdderessRecievedErr;
     e10:	86 e0       	ldi	r24, 0x06	; 6
     e12:	89 83       	std	Y+1, r24	; 0x01
    }

    // Set Ack Bit
    SET_BIT(TWCR, 6);
     e14:	a6 e5       	ldi	r26, 0x56	; 86
     e16:	b0 e0       	ldi	r27, 0x00	; 0
     e18:	e6 e5       	ldi	r30, 0x56	; 86
     e1a:	f0 e0       	ldi	r31, 0x00	; 0
     e1c:	80 81       	ld	r24, Z
     e1e:	80 64       	ori	r24, 0x40	; 64
     e20:	8c 93       	st	X, r24

    // Clear The Interrupt Flag to start the previous operation
    SET_BIT(TWCR, 7);
     e22:	a6 e5       	ldi	r26, 0x56	; 86
     e24:	b0 e0       	ldi	r27, 0x00	; 0
     e26:	e6 e5       	ldi	r30, 0x56	; 86
     e28:	f0 e0       	ldi	r31, 0x00	; 0
     e2a:	80 81       	ld	r24, Z
     e2c:	80 68       	ori	r24, 0x80	; 128
     e2e:	8c 93       	st	X, r24

    // Wait until the interrupt flag is fired and the previous operation is complete
    while (GET_BIT(TWCR, 7) == 0);
     e30:	e6 e5       	ldi	r30, 0x56	; 86
     e32:	f0 e0       	ldi	r31, 0x00	; 0
     e34:	80 81       	ld	r24, Z
     e36:	88 23       	and	r24, r24
     e38:	dc f7       	brge	.-10     	; 0xe30 <MTWI_SLaveReading+0x6c>

    if ((TWSR & 0xF8) != 0x80) {
     e3a:	e1 e2       	ldi	r30, 0x21	; 33
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	88 2f       	mov	r24, r24
     e42:	90 e0       	ldi	r25, 0x00	; 0
     e44:	88 7f       	andi	r24, 0xF8	; 248
     e46:	90 70       	andi	r25, 0x00	; 0
     e48:	80 38       	cpi	r24, 0x80	; 128
     e4a:	91 05       	cpc	r25, r1
     e4c:	19 f0       	breq	.+6      	; 0xe54 <MTWI_SLaveReading+0x90>
        Local_ErrorState = SlaveDataRecievedErr;
     e4e:	87 e0       	ldi	r24, 0x07	; 7
     e50:	89 83       	std	Y+1, r24	; 0x01
     e52:	06 c0       	rjmp	.+12     	; 0xe60 <MTWI_SLaveReading+0x9c>
    } else {
        *A_pu8RecievedData = TWDR;
     e54:	e3 e2       	ldi	r30, 0x23	; 35
     e56:	f0 e0       	ldi	r31, 0x00	; 0
     e58:	80 81       	ld	r24, Z
     e5a:	ea 81       	ldd	r30, Y+2	; 0x02
     e5c:	fb 81       	ldd	r31, Y+3	; 0x03
     e5e:	80 83       	st	Z, r24
    }

    return Local_ErrorState;
     e60:	89 81       	ldd	r24, Y+1	; 0x01
}
     e62:	0f 90       	pop	r0
     e64:	0f 90       	pop	r0
     e66:	0f 90       	pop	r0
     e68:	cf 91       	pop	r28
     e6a:	df 91       	pop	r29
     e6c:	08 95       	ret

00000e6e <MTWI_voidSendStopCondition>:

// Function to send a stop condition on the I2C bus
void MTWI_voidSendStopCondition() {
     e6e:	df 93       	push	r29
     e70:	cf 93       	push	r28
     e72:	cd b7       	in	r28, 0x3d	; 61
     e74:	de b7       	in	r29, 0x3e	; 62
    // Stop Condition on the bus
    SET_BIT(TWCR, 4);
     e76:	a6 e5       	ldi	r26, 0x56	; 86
     e78:	b0 e0       	ldi	r27, 0x00	; 0
     e7a:	e6 e5       	ldi	r30, 0x56	; 86
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	80 81       	ld	r24, Z
     e80:	80 61       	ori	r24, 0x10	; 16
     e82:	8c 93       	st	X, r24

    // Clear Interrupt Flag
    SET_BIT(TWCR, 7);
     e84:	a6 e5       	ldi	r26, 0x56	; 86
     e86:	b0 e0       	ldi	r27, 0x00	; 0
     e88:	e6 e5       	ldi	r30, 0x56	; 86
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	80 81       	ld	r24, Z
     e8e:	80 68       	ori	r24, 0x80	; 128
     e90:	8c 93       	st	X, r24
}
     e92:	cf 91       	pop	r28
     e94:	df 91       	pop	r29
     e96:	08 95       	ret

00000e98 <EEPROM_Init>:
#include <util/delay.h>
#include "../I2C/I2C_Interface.h"

#define EEPROM_ADDRESS 0b10100000 // EEPROM device address (24AA08)

void EEPROM_Init() {
     e98:	df 93       	push	r29
     e9a:	cf 93       	push	r28
     e9c:	cd b7       	in	r28, 0x3d	; 61
     e9e:	de b7       	in	r29, 0x3e	; 62
    // EEPROM initialization code can be added here if needed
}
     ea0:	cf 91       	pop	r28
     ea2:	df 91       	pop	r29
     ea4:	08 95       	ret

00000ea6 <EEPROM_WriteByte>:

TWI_ErrStatus EEPROM_WriteByte(uint16_t address, uint8_t data) {
     ea6:	df 93       	push	r29
     ea8:	cf 93       	push	r28
     eaa:	cd b7       	in	r28, 0x3d	; 61
     eac:	de b7       	in	r29, 0x3e	; 62
     eae:	62 97       	sbiw	r28, 0x12	; 18
     eb0:	0f b6       	in	r0, 0x3f	; 63
     eb2:	f8 94       	cli
     eb4:	de bf       	out	0x3e, r29	; 62
     eb6:	0f be       	out	0x3f, r0	; 63
     eb8:	cd bf       	out	0x3d, r28	; 61
     eba:	99 8b       	std	Y+17, r25	; 0x11
     ebc:	88 8b       	std	Y+16, r24	; 0x10
     ebe:	6a 8b       	std	Y+18, r22	; 0x12
    TWI_ErrStatus errorState = NoError;
     ec0:	1f 86       	std	Y+15, r1	; 0x0f

    // Send start condition
    if (MTWI_SendStartCondition() != NoError) {
     ec2:	0e 94 d1 05 	call	0xba2	; 0xba2 <MTWI_SendStartCondition>
     ec6:	88 23       	and	r24, r24
     ec8:	11 f0       	breq	.+4      	; 0xece <EEPROM_WriteByte+0x28>
        errorState = StartConditionErr;
     eca:	81 e0       	ldi	r24, 0x01	; 1
     ecc:	8f 87       	std	Y+15, r24	; 0x0f
    }

    // Send slave address with write operation
    if (MTWI_SendSlaveAdderssWithWrite(EEPROM_ADDRESS) != NoError) {
     ece:	80 ea       	ldi	r24, 0xA0	; 160
     ed0:	0e 94 fb 05 	call	0xbf6	; 0xbf6 <MTWI_SendSlaveAdderssWithWrite>
     ed4:	88 23       	and	r24, r24
     ed6:	11 f0       	breq	.+4      	; 0xedc <EEPROM_WriteByte+0x36>
        errorState = SlaveAdderssWithWriteErr;
     ed8:	82 e0       	ldi	r24, 0x02	; 2
     eda:	8f 87       	std	Y+15, r24	; 0x0f
    }

    // Send high-byte of memory address
    if (MTWI_MasterWriteDataByte((uint8_t)(address >> 8)) != NoError) {
     edc:	88 89       	ldd	r24, Y+16	; 0x10
     ede:	99 89       	ldd	r25, Y+17	; 0x11
     ee0:	89 2f       	mov	r24, r25
     ee2:	99 27       	eor	r25, r25
     ee4:	0e 94 b9 06 	call	0xd72	; 0xd72 <MTWI_MasterWriteDataByte>
     ee8:	88 23       	and	r24, r24
     eea:	11 f0       	breq	.+4      	; 0xef0 <EEPROM_WriteByte+0x4a>
        errorState = MasterWriteDataErr;
     eec:	85 e0       	ldi	r24, 0x05	; 5
     eee:	8f 87       	std	Y+15, r24	; 0x0f
    }

    // Send low-byte of memory address
    if (MTWI_MasterWriteDataByte((uint8_t)address) != NoError) {
     ef0:	88 89       	ldd	r24, Y+16	; 0x10
     ef2:	0e 94 b9 06 	call	0xd72	; 0xd72 <MTWI_MasterWriteDataByte>
     ef6:	88 23       	and	r24, r24
     ef8:	11 f0       	breq	.+4      	; 0xefe <EEPROM_WriteByte+0x58>
        errorState = MasterWriteDataErr;
     efa:	85 e0       	ldi	r24, 0x05	; 5
     efc:	8f 87       	std	Y+15, r24	; 0x0f
    }

    // Write data to EEPROM
    if (MTWI_MasterWriteDataByte(data) != NoError) {
     efe:	8a 89       	ldd	r24, Y+18	; 0x12
     f00:	0e 94 b9 06 	call	0xd72	; 0xd72 <MTWI_MasterWriteDataByte>
     f04:	88 23       	and	r24, r24
     f06:	11 f0       	breq	.+4      	; 0xf0c <EEPROM_WriteByte+0x66>
        errorState = MasterWriteDataErr;
     f08:	85 e0       	ldi	r24, 0x05	; 5
     f0a:	8f 87       	std	Y+15, r24	; 0x0f
    }

    // Send stop condition
    MTWI_voidSendStopCondition();
     f0c:	0e 94 37 07 	call	0xe6e	; 0xe6e <MTWI_voidSendStopCondition>
     f10:	80 e0       	ldi	r24, 0x00	; 0
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	a0 ea       	ldi	r26, 0xA0	; 160
     f16:	b0 e4       	ldi	r27, 0x40	; 64
     f18:	8b 87       	std	Y+11, r24	; 0x0b
     f1a:	9c 87       	std	Y+12, r25	; 0x0c
     f1c:	ad 87       	std	Y+13, r26	; 0x0d
     f1e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
     f20:	6b 85       	ldd	r22, Y+11	; 0x0b
     f22:	7c 85       	ldd	r23, Y+12	; 0x0c
     f24:	8d 85       	ldd	r24, Y+13	; 0x0d
     f26:	9e 85       	ldd	r25, Y+14	; 0x0e
     f28:	20 e0       	ldi	r18, 0x00	; 0
     f2a:	30 e0       	ldi	r19, 0x00	; 0
     f2c:	4a ef       	ldi	r20, 0xFA	; 250
     f2e:	54 e4       	ldi	r21, 0x44	; 68
     f30:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f34:	dc 01       	movw	r26, r24
     f36:	cb 01       	movw	r24, r22
     f38:	8f 83       	std	Y+7, r24	; 0x07
     f3a:	98 87       	std	Y+8, r25	; 0x08
     f3c:	a9 87       	std	Y+9, r26	; 0x09
     f3e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
     f40:	6f 81       	ldd	r22, Y+7	; 0x07
     f42:	78 85       	ldd	r23, Y+8	; 0x08
     f44:	89 85       	ldd	r24, Y+9	; 0x09
     f46:	9a 85       	ldd	r25, Y+10	; 0x0a
     f48:	20 e0       	ldi	r18, 0x00	; 0
     f4a:	30 e0       	ldi	r19, 0x00	; 0
     f4c:	40 e8       	ldi	r20, 0x80	; 128
     f4e:	5f e3       	ldi	r21, 0x3F	; 63
     f50:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
     f54:	88 23       	and	r24, r24
     f56:	2c f4       	brge	.+10     	; 0xf62 <EEPROM_WriteByte+0xbc>
		__ticks = 1;
     f58:	81 e0       	ldi	r24, 0x01	; 1
     f5a:	90 e0       	ldi	r25, 0x00	; 0
     f5c:	9e 83       	std	Y+6, r25	; 0x06
     f5e:	8d 83       	std	Y+5, r24	; 0x05
     f60:	3f c0       	rjmp	.+126    	; 0xfe0 <EEPROM_WriteByte+0x13a>
	else if (__tmp > 65535)
     f62:	6f 81       	ldd	r22, Y+7	; 0x07
     f64:	78 85       	ldd	r23, Y+8	; 0x08
     f66:	89 85       	ldd	r24, Y+9	; 0x09
     f68:	9a 85       	ldd	r25, Y+10	; 0x0a
     f6a:	20 e0       	ldi	r18, 0x00	; 0
     f6c:	3f ef       	ldi	r19, 0xFF	; 255
     f6e:	4f e7       	ldi	r20, 0x7F	; 127
     f70:	57 e4       	ldi	r21, 0x47	; 71
     f72:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
     f76:	18 16       	cp	r1, r24
     f78:	4c f5       	brge	.+82     	; 0xfcc <EEPROM_WriteByte+0x126>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
     f7a:	6b 85       	ldd	r22, Y+11	; 0x0b
     f7c:	7c 85       	ldd	r23, Y+12	; 0x0c
     f7e:	8d 85       	ldd	r24, Y+13	; 0x0d
     f80:	9e 85       	ldd	r25, Y+14	; 0x0e
     f82:	20 e0       	ldi	r18, 0x00	; 0
     f84:	30 e0       	ldi	r19, 0x00	; 0
     f86:	40 e2       	ldi	r20, 0x20	; 32
     f88:	51 e4       	ldi	r21, 0x41	; 65
     f8a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
     f8e:	dc 01       	movw	r26, r24
     f90:	cb 01       	movw	r24, r22
     f92:	bc 01       	movw	r22, r24
     f94:	cd 01       	movw	r24, r26
     f96:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     f9a:	dc 01       	movw	r26, r24
     f9c:	cb 01       	movw	r24, r22
     f9e:	9e 83       	std	Y+6, r25	; 0x06
     fa0:	8d 83       	std	Y+5, r24	; 0x05
     fa2:	0f c0       	rjmp	.+30     	; 0xfc2 <EEPROM_WriteByte+0x11c>
     fa4:	88 ec       	ldi	r24, 0xC8	; 200
     fa6:	90 e0       	ldi	r25, 0x00	; 0
     fa8:	9c 83       	std	Y+4, r25	; 0x04
     faa:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     fac:	8b 81       	ldd	r24, Y+3	; 0x03
     fae:	9c 81       	ldd	r25, Y+4	; 0x04
     fb0:	01 97       	sbiw	r24, 0x01	; 1
     fb2:	f1 f7       	brne	.-4      	; 0xfb0 <EEPROM_WriteByte+0x10a>
     fb4:	9c 83       	std	Y+4, r25	; 0x04
     fb6:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
     fb8:	8d 81       	ldd	r24, Y+5	; 0x05
     fba:	9e 81       	ldd	r25, Y+6	; 0x06
     fbc:	01 97       	sbiw	r24, 0x01	; 1
     fbe:	9e 83       	std	Y+6, r25	; 0x06
     fc0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
     fc2:	8d 81       	ldd	r24, Y+5	; 0x05
     fc4:	9e 81       	ldd	r25, Y+6	; 0x06
     fc6:	00 97       	sbiw	r24, 0x00	; 0
     fc8:	69 f7       	brne	.-38     	; 0xfa4 <EEPROM_WriteByte+0xfe>
     fca:	14 c0       	rjmp	.+40     	; 0xff4 <EEPROM_WriteByte+0x14e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
     fcc:	6f 81       	ldd	r22, Y+7	; 0x07
     fce:	78 85       	ldd	r23, Y+8	; 0x08
     fd0:	89 85       	ldd	r24, Y+9	; 0x09
     fd2:	9a 85       	ldd	r25, Y+10	; 0x0a
     fd4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
     fd8:	dc 01       	movw	r26, r24
     fda:	cb 01       	movw	r24, r22
     fdc:	9e 83       	std	Y+6, r25	; 0x06
     fde:	8d 83       	std	Y+5, r24	; 0x05
     fe0:	8d 81       	ldd	r24, Y+5	; 0x05
     fe2:	9e 81       	ldd	r25, Y+6	; 0x06
     fe4:	9a 83       	std	Y+2, r25	; 0x02
     fe6:	89 83       	std	Y+1, r24	; 0x01
     fe8:	89 81       	ldd	r24, Y+1	; 0x01
     fea:	9a 81       	ldd	r25, Y+2	; 0x02
     fec:	01 97       	sbiw	r24, 0x01	; 1
     fee:	f1 f7       	brne	.-4      	; 0xfec <EEPROM_WriteByte+0x146>
     ff0:	9a 83       	std	Y+2, r25	; 0x02
     ff2:	89 83       	std	Y+1, r24	; 0x01

    // Wait for EEPROM write cycle to complete (5 ms maximum)
    _delay_ms(5);

    return errorState;
     ff4:	8f 85       	ldd	r24, Y+15	; 0x0f
}
     ff6:	62 96       	adiw	r28, 0x12	; 18
     ff8:	0f b6       	in	r0, 0x3f	; 63
     ffa:	f8 94       	cli
     ffc:	de bf       	out	0x3e, r29	; 62
     ffe:	0f be       	out	0x3f, r0	; 63
    1000:	cd bf       	out	0x3d, r28	; 61
    1002:	cf 91       	pop	r28
    1004:	df 91       	pop	r29
    1006:	08 95       	ret

00001008 <EEPROM_ReadByte>:

TWI_ErrStatus EEPROM_ReadByte(u16 address, u8 *data) {
    1008:	df 93       	push	r29
    100a:	cf 93       	push	r28
    100c:	00 d0       	rcall	.+0      	; 0x100e <EEPROM_ReadByte+0x6>
    100e:	00 d0       	rcall	.+0      	; 0x1010 <EEPROM_ReadByte+0x8>
    1010:	0f 92       	push	r0
    1012:	cd b7       	in	r28, 0x3d	; 61
    1014:	de b7       	in	r29, 0x3e	; 62
    1016:	9b 83       	std	Y+3, r25	; 0x03
    1018:	8a 83       	std	Y+2, r24	; 0x02
    101a:	7d 83       	std	Y+5, r23	; 0x05
    101c:	6c 83       	std	Y+4, r22	; 0x04
    TWI_ErrStatus errorState = NoError;
    101e:	19 82       	std	Y+1, r1	; 0x01

    // Send start condition
    if (MTWI_SendStartCondition() != NoError) {
    1020:	0e 94 d1 05 	call	0xba2	; 0xba2 <MTWI_SendStartCondition>
    1024:	88 23       	and	r24, r24
    1026:	11 f0       	breq	.+4      	; 0x102c <EEPROM_ReadByte+0x24>
        errorState = StartConditionErr;
    1028:	81 e0       	ldi	r24, 0x01	; 1
    102a:	89 83       	std	Y+1, r24	; 0x01
    }

    // Send slave address with write operation
    if (MTWI_SendSlaveAdderssWithWrite(EEPROM_ADDRESS) != NoError) {
    102c:	80 ea       	ldi	r24, 0xA0	; 160
    102e:	0e 94 fb 05 	call	0xbf6	; 0xbf6 <MTWI_SendSlaveAdderssWithWrite>
    1032:	88 23       	and	r24, r24
    1034:	11 f0       	breq	.+4      	; 0x103a <EEPROM_ReadByte+0x32>
        errorState = SlaveAdderssWithWriteErr;
    1036:	82 e0       	ldi	r24, 0x02	; 2
    1038:	89 83       	std	Y+1, r24	; 0x01
    }

    // Send high-byte of memory address
    if (MTWI_MasterWriteDataByte((uint8_t)(address >> 8)) != NoError) {
    103a:	8a 81       	ldd	r24, Y+2	; 0x02
    103c:	9b 81       	ldd	r25, Y+3	; 0x03
    103e:	89 2f       	mov	r24, r25
    1040:	99 27       	eor	r25, r25
    1042:	0e 94 b9 06 	call	0xd72	; 0xd72 <MTWI_MasterWriteDataByte>
    1046:	88 23       	and	r24, r24
    1048:	11 f0       	breq	.+4      	; 0x104e <EEPROM_ReadByte+0x46>
        errorState = MasterWriteDataErr;
    104a:	85 e0       	ldi	r24, 0x05	; 5
    104c:	89 83       	std	Y+1, r24	; 0x01
    }

    // Send low-byte of memory address
    if (MTWI_MasterWriteDataByte((uint8_t)address) != NoError) {
    104e:	8a 81       	ldd	r24, Y+2	; 0x02
    1050:	0e 94 b9 06 	call	0xd72	; 0xd72 <MTWI_MasterWriteDataByte>
    1054:	88 23       	and	r24, r24
    1056:	11 f0       	breq	.+4      	; 0x105c <EEPROM_ReadByte+0x54>
        errorState = MasterWriteDataErr;
    1058:	85 e0       	ldi	r24, 0x05	; 5
    105a:	89 83       	std	Y+1, r24	; 0x01
    }

    // Send repeated start condition
    if (MTWI_SendStartCondition() != NoError) {
    105c:	0e 94 d1 05 	call	0xba2	; 0xba2 <MTWI_SendStartCondition>
    1060:	88 23       	and	r24, r24
    1062:	11 f0       	breq	.+4      	; 0x1068 <EEPROM_ReadByte+0x60>
        errorState = StartConditionErr;
    1064:	81 e0       	ldi	r24, 0x01	; 1
    1066:	89 83       	std	Y+1, r24	; 0x01
    }

    // Send slave address with read operation
    if (MTWI_SendSlaveAdderssWithRead(EEPROM_ADDRESS) != NoError) {
    1068:	80 ea       	ldi	r24, 0xA0	; 160
    106a:	0e 94 29 06 	call	0xc52	; 0xc52 <MTWI_SendSlaveAdderssWithRead>
    106e:	88 23       	and	r24, r24
    1070:	11 f0       	breq	.+4      	; 0x1076 <EEPROM_ReadByte+0x6e>
        errorState = SlaveAdderssWithReadErr;
    1072:	83 e0       	ldi	r24, 0x03	; 3
    1074:	89 83       	std	Y+1, r24	; 0x01
    }

    // Read data from EEPROM
    if (MTWI_MasterReadDataByte(data, 0) != NoError) {
    1076:	8c 81       	ldd	r24, Y+4	; 0x04
    1078:	9d 81       	ldd	r25, Y+5	; 0x05
    107a:	60 e0       	ldi	r22, 0x00	; 0
    107c:	0e 94 54 06 	call	0xca8	; 0xca8 <MTWI_MasterReadDataByte>
    1080:	88 23       	and	r24, r24
    1082:	11 f0       	breq	.+4      	; 0x1088 <EEPROM_ReadByte+0x80>
        errorState = MasterReadDataErr;
    1084:	84 e0       	ldi	r24, 0x04	; 4
    1086:	89 83       	std	Y+1, r24	; 0x01
    }

    // Send stop condition
    MTWI_voidSendStopCondition();
    1088:	0e 94 37 07 	call	0xe6e	; 0xe6e <MTWI_voidSendStopCondition>

    return errorState;
    108c:	89 81       	ldd	r24, Y+1	; 0x01
}
    108e:	0f 90       	pop	r0
    1090:	0f 90       	pop	r0
    1092:	0f 90       	pop	r0
    1094:	0f 90       	pop	r0
    1096:	0f 90       	pop	r0
    1098:	cf 91       	pop	r28
    109a:	df 91       	pop	r29
    109c:	08 95       	ret

0000109e <MDIO_voidSetPinDirection>:
#include<avr/io.h>
#include"DIO_Interface.h"



void  MDIO_voidSetPinDirection(u8 A_u8PortNumber, u8 A_u8PinNumber, u8 A_u8Dir){
    109e:	df 93       	push	r29
    10a0:	cf 93       	push	r28
    10a2:	cd b7       	in	r28, 0x3d	; 61
    10a4:	de b7       	in	r29, 0x3e	; 62
    10a6:	2d 97       	sbiw	r28, 0x0d	; 13
    10a8:	0f b6       	in	r0, 0x3f	; 63
    10aa:	f8 94       	cli
    10ac:	de bf       	out	0x3e, r29	; 62
    10ae:	0f be       	out	0x3f, r0	; 63
    10b0:	cd bf       	out	0x3d, r28	; 61
    10b2:	89 83       	std	Y+1, r24	; 0x01
    10b4:	6a 83       	std	Y+2, r22	; 0x02
    10b6:	4b 83       	std	Y+3, r20	; 0x03
	switch(A_u8PortNumber){
    10b8:	89 81       	ldd	r24, Y+1	; 0x01
    10ba:	28 2f       	mov	r18, r24
    10bc:	30 e0       	ldi	r19, 0x00	; 0
    10be:	3d 87       	std	Y+13, r19	; 0x0d
    10c0:	2c 87       	std	Y+12, r18	; 0x0c
    10c2:	8c 85       	ldd	r24, Y+12	; 0x0c
    10c4:	9d 85       	ldd	r25, Y+13	; 0x0d
    10c6:	82 34       	cpi	r24, 0x42	; 66
    10c8:	91 05       	cpc	r25, r1
    10ca:	09 f4       	brne	.+2      	; 0x10ce <MDIO_voidSetPinDirection+0x30>
    10cc:	50 c0       	rjmp	.+160    	; 0x116e <MDIO_voidSetPinDirection+0xd0>
    10ce:	2c 85       	ldd	r18, Y+12	; 0x0c
    10d0:	3d 85       	ldd	r19, Y+13	; 0x0d
    10d2:	23 34       	cpi	r18, 0x43	; 67
    10d4:	31 05       	cpc	r19, r1
    10d6:	34 f4       	brge	.+12     	; 0x10e4 <MDIO_voidSetPinDirection+0x46>
    10d8:	8c 85       	ldd	r24, Y+12	; 0x0c
    10da:	9d 85       	ldd	r25, Y+13	; 0x0d
    10dc:	81 34       	cpi	r24, 0x41	; 65
    10de:	91 05       	cpc	r25, r1
    10e0:	71 f0       	breq	.+28     	; 0x10fe <MDIO_voidSetPinDirection+0x60>
    10e2:	ec c0       	rjmp	.+472    	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
    10e4:	2c 85       	ldd	r18, Y+12	; 0x0c
    10e6:	3d 85       	ldd	r19, Y+13	; 0x0d
    10e8:	23 34       	cpi	r18, 0x43	; 67
    10ea:	31 05       	cpc	r19, r1
    10ec:	09 f4       	brne	.+2      	; 0x10f0 <MDIO_voidSetPinDirection+0x52>
    10ee:	77 c0       	rjmp	.+238    	; 0x11de <MDIO_voidSetPinDirection+0x140>
    10f0:	8c 85       	ldd	r24, Y+12	; 0x0c
    10f2:	9d 85       	ldd	r25, Y+13	; 0x0d
    10f4:	84 34       	cpi	r24, 0x44	; 68
    10f6:	91 05       	cpc	r25, r1
    10f8:	09 f4       	brne	.+2      	; 0x10fc <MDIO_voidSetPinDirection+0x5e>
    10fa:	a9 c0       	rjmp	.+338    	; 0x124e <MDIO_voidSetPinDirection+0x1b0>
    10fc:	df c0       	rjmp	.+446    	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
		case 'A':
			switch(A_u8Dir){
    10fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1100:	28 2f       	mov	r18, r24
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	3b 87       	std	Y+11, r19	; 0x0b
    1106:	2a 87       	std	Y+10, r18	; 0x0a
    1108:	8a 85       	ldd	r24, Y+10	; 0x0a
    110a:	9b 85       	ldd	r25, Y+11	; 0x0b
    110c:	00 97       	sbiw	r24, 0x00	; 0
    110e:	31 f0       	breq	.+12     	; 0x111c <MDIO_voidSetPinDirection+0x7e>
    1110:	2a 85       	ldd	r18, Y+10	; 0x0a
    1112:	3b 85       	ldd	r19, Y+11	; 0x0b
    1114:	21 30       	cpi	r18, 0x01	; 1
    1116:	31 05       	cpc	r19, r1
    1118:	b1 f0       	breq	.+44     	; 0x1146 <MDIO_voidSetPinDirection+0xa8>
    111a:	d0 c0       	rjmp	.+416    	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
				case 0:CLR_BIT(DDRA , A_u8PinNumber);break;
    111c:	aa e3       	ldi	r26, 0x3A	; 58
    111e:	b0 e0       	ldi	r27, 0x00	; 0
    1120:	ea e3       	ldi	r30, 0x3A	; 58
    1122:	f0 e0       	ldi	r31, 0x00	; 0
    1124:	80 81       	ld	r24, Z
    1126:	48 2f       	mov	r20, r24
    1128:	8a 81       	ldd	r24, Y+2	; 0x02
    112a:	28 2f       	mov	r18, r24
    112c:	30 e0       	ldi	r19, 0x00	; 0
    112e:	81 e0       	ldi	r24, 0x01	; 1
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	02 2e       	mov	r0, r18
    1134:	02 c0       	rjmp	.+4      	; 0x113a <MDIO_voidSetPinDirection+0x9c>
    1136:	88 0f       	add	r24, r24
    1138:	99 1f       	adc	r25, r25
    113a:	0a 94       	dec	r0
    113c:	e2 f7       	brpl	.-8      	; 0x1136 <MDIO_voidSetPinDirection+0x98>
    113e:	80 95       	com	r24
    1140:	84 23       	and	r24, r20
    1142:	8c 93       	st	X, r24
    1144:	bb c0       	rjmp	.+374    	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
				case 1: SET_BIT(DDRA, A_u8PinNumber); break;
    1146:	aa e3       	ldi	r26, 0x3A	; 58
    1148:	b0 e0       	ldi	r27, 0x00	; 0
    114a:	ea e3       	ldi	r30, 0x3A	; 58
    114c:	f0 e0       	ldi	r31, 0x00	; 0
    114e:	80 81       	ld	r24, Z
    1150:	48 2f       	mov	r20, r24
    1152:	8a 81       	ldd	r24, Y+2	; 0x02
    1154:	28 2f       	mov	r18, r24
    1156:	30 e0       	ldi	r19, 0x00	; 0
    1158:	81 e0       	ldi	r24, 0x01	; 1
    115a:	90 e0       	ldi	r25, 0x00	; 0
    115c:	02 2e       	mov	r0, r18
    115e:	02 c0       	rjmp	.+4      	; 0x1164 <MDIO_voidSetPinDirection+0xc6>
    1160:	88 0f       	add	r24, r24
    1162:	99 1f       	adc	r25, r25
    1164:	0a 94       	dec	r0
    1166:	e2 f7       	brpl	.-8      	; 0x1160 <MDIO_voidSetPinDirection+0xc2>
    1168:	84 2b       	or	r24, r20
    116a:	8c 93       	st	X, r24
    116c:	a7 c0       	rjmp	.+334    	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
			}
		break;
		case 'B':
			switch(A_u8Dir){
    116e:	8b 81       	ldd	r24, Y+3	; 0x03
    1170:	28 2f       	mov	r18, r24
    1172:	30 e0       	ldi	r19, 0x00	; 0
    1174:	39 87       	std	Y+9, r19	; 0x09
    1176:	28 87       	std	Y+8, r18	; 0x08
    1178:	88 85       	ldd	r24, Y+8	; 0x08
    117a:	99 85       	ldd	r25, Y+9	; 0x09
    117c:	00 97       	sbiw	r24, 0x00	; 0
    117e:	31 f0       	breq	.+12     	; 0x118c <MDIO_voidSetPinDirection+0xee>
    1180:	28 85       	ldd	r18, Y+8	; 0x08
    1182:	39 85       	ldd	r19, Y+9	; 0x09
    1184:	21 30       	cpi	r18, 0x01	; 1
    1186:	31 05       	cpc	r19, r1
    1188:	b1 f0       	breq	.+44     	; 0x11b6 <MDIO_voidSetPinDirection+0x118>
    118a:	98 c0       	rjmp	.+304    	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
				case 0:CLR_BIT(DDRB , A_u8PinNumber);break;
    118c:	a7 e3       	ldi	r26, 0x37	; 55
    118e:	b0 e0       	ldi	r27, 0x00	; 0
    1190:	e7 e3       	ldi	r30, 0x37	; 55
    1192:	f0 e0       	ldi	r31, 0x00	; 0
    1194:	80 81       	ld	r24, Z
    1196:	48 2f       	mov	r20, r24
    1198:	8a 81       	ldd	r24, Y+2	; 0x02
    119a:	28 2f       	mov	r18, r24
    119c:	30 e0       	ldi	r19, 0x00	; 0
    119e:	81 e0       	ldi	r24, 0x01	; 1
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	02 2e       	mov	r0, r18
    11a4:	02 c0       	rjmp	.+4      	; 0x11aa <MDIO_voidSetPinDirection+0x10c>
    11a6:	88 0f       	add	r24, r24
    11a8:	99 1f       	adc	r25, r25
    11aa:	0a 94       	dec	r0
    11ac:	e2 f7       	brpl	.-8      	; 0x11a6 <MDIO_voidSetPinDirection+0x108>
    11ae:	80 95       	com	r24
    11b0:	84 23       	and	r24, r20
    11b2:	8c 93       	st	X, r24
    11b4:	83 c0       	rjmp	.+262    	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
				case 1: SET_BIT(DDRB, A_u8PinNumber); break;
    11b6:	a7 e3       	ldi	r26, 0x37	; 55
    11b8:	b0 e0       	ldi	r27, 0x00	; 0
    11ba:	e7 e3       	ldi	r30, 0x37	; 55
    11bc:	f0 e0       	ldi	r31, 0x00	; 0
    11be:	80 81       	ld	r24, Z
    11c0:	48 2f       	mov	r20, r24
    11c2:	8a 81       	ldd	r24, Y+2	; 0x02
    11c4:	28 2f       	mov	r18, r24
    11c6:	30 e0       	ldi	r19, 0x00	; 0
    11c8:	81 e0       	ldi	r24, 0x01	; 1
    11ca:	90 e0       	ldi	r25, 0x00	; 0
    11cc:	02 2e       	mov	r0, r18
    11ce:	02 c0       	rjmp	.+4      	; 0x11d4 <MDIO_voidSetPinDirection+0x136>
    11d0:	88 0f       	add	r24, r24
    11d2:	99 1f       	adc	r25, r25
    11d4:	0a 94       	dec	r0
    11d6:	e2 f7       	brpl	.-8      	; 0x11d0 <MDIO_voidSetPinDirection+0x132>
    11d8:	84 2b       	or	r24, r20
    11da:	8c 93       	st	X, r24
    11dc:	6f c0       	rjmp	.+222    	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
			}
		break;
		case 'C':
			switch(A_u8Dir){
    11de:	8b 81       	ldd	r24, Y+3	; 0x03
    11e0:	28 2f       	mov	r18, r24
    11e2:	30 e0       	ldi	r19, 0x00	; 0
    11e4:	3f 83       	std	Y+7, r19	; 0x07
    11e6:	2e 83       	std	Y+6, r18	; 0x06
    11e8:	8e 81       	ldd	r24, Y+6	; 0x06
    11ea:	9f 81       	ldd	r25, Y+7	; 0x07
    11ec:	00 97       	sbiw	r24, 0x00	; 0
    11ee:	31 f0       	breq	.+12     	; 0x11fc <MDIO_voidSetPinDirection+0x15e>
    11f0:	2e 81       	ldd	r18, Y+6	; 0x06
    11f2:	3f 81       	ldd	r19, Y+7	; 0x07
    11f4:	21 30       	cpi	r18, 0x01	; 1
    11f6:	31 05       	cpc	r19, r1
    11f8:	b1 f0       	breq	.+44     	; 0x1226 <MDIO_voidSetPinDirection+0x188>
    11fa:	60 c0       	rjmp	.+192    	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
				case 0:CLR_BIT(DDRC , A_u8PinNumber);break;
    11fc:	a4 e3       	ldi	r26, 0x34	; 52
    11fe:	b0 e0       	ldi	r27, 0x00	; 0
    1200:	e4 e3       	ldi	r30, 0x34	; 52
    1202:	f0 e0       	ldi	r31, 0x00	; 0
    1204:	80 81       	ld	r24, Z
    1206:	48 2f       	mov	r20, r24
    1208:	8a 81       	ldd	r24, Y+2	; 0x02
    120a:	28 2f       	mov	r18, r24
    120c:	30 e0       	ldi	r19, 0x00	; 0
    120e:	81 e0       	ldi	r24, 0x01	; 1
    1210:	90 e0       	ldi	r25, 0x00	; 0
    1212:	02 2e       	mov	r0, r18
    1214:	02 c0       	rjmp	.+4      	; 0x121a <MDIO_voidSetPinDirection+0x17c>
    1216:	88 0f       	add	r24, r24
    1218:	99 1f       	adc	r25, r25
    121a:	0a 94       	dec	r0
    121c:	e2 f7       	brpl	.-8      	; 0x1216 <MDIO_voidSetPinDirection+0x178>
    121e:	80 95       	com	r24
    1220:	84 23       	and	r24, r20
    1222:	8c 93       	st	X, r24
    1224:	4b c0       	rjmp	.+150    	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
				case 1: SET_BIT(DDRC, A_u8PinNumber); break;
    1226:	a4 e3       	ldi	r26, 0x34	; 52
    1228:	b0 e0       	ldi	r27, 0x00	; 0
    122a:	e4 e3       	ldi	r30, 0x34	; 52
    122c:	f0 e0       	ldi	r31, 0x00	; 0
    122e:	80 81       	ld	r24, Z
    1230:	48 2f       	mov	r20, r24
    1232:	8a 81       	ldd	r24, Y+2	; 0x02
    1234:	28 2f       	mov	r18, r24
    1236:	30 e0       	ldi	r19, 0x00	; 0
    1238:	81 e0       	ldi	r24, 0x01	; 1
    123a:	90 e0       	ldi	r25, 0x00	; 0
    123c:	02 2e       	mov	r0, r18
    123e:	02 c0       	rjmp	.+4      	; 0x1244 <MDIO_voidSetPinDirection+0x1a6>
    1240:	88 0f       	add	r24, r24
    1242:	99 1f       	adc	r25, r25
    1244:	0a 94       	dec	r0
    1246:	e2 f7       	brpl	.-8      	; 0x1240 <MDIO_voidSetPinDirection+0x1a2>
    1248:	84 2b       	or	r24, r20
    124a:	8c 93       	st	X, r24
    124c:	37 c0       	rjmp	.+110    	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
			}
		break;
		case 'D':
			switch(A_u8Dir){
    124e:	8b 81       	ldd	r24, Y+3	; 0x03
    1250:	28 2f       	mov	r18, r24
    1252:	30 e0       	ldi	r19, 0x00	; 0
    1254:	3d 83       	std	Y+5, r19	; 0x05
    1256:	2c 83       	std	Y+4, r18	; 0x04
    1258:	8c 81       	ldd	r24, Y+4	; 0x04
    125a:	9d 81       	ldd	r25, Y+5	; 0x05
    125c:	00 97       	sbiw	r24, 0x00	; 0
    125e:	31 f0       	breq	.+12     	; 0x126c <MDIO_voidSetPinDirection+0x1ce>
    1260:	2c 81       	ldd	r18, Y+4	; 0x04
    1262:	3d 81       	ldd	r19, Y+5	; 0x05
    1264:	21 30       	cpi	r18, 0x01	; 1
    1266:	31 05       	cpc	r19, r1
    1268:	b1 f0       	breq	.+44     	; 0x1296 <MDIO_voidSetPinDirection+0x1f8>
    126a:	28 c0       	rjmp	.+80     	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
				case 0:CLR_BIT(DDRD , A_u8PinNumber);break;
    126c:	a1 e3       	ldi	r26, 0x31	; 49
    126e:	b0 e0       	ldi	r27, 0x00	; 0
    1270:	e1 e3       	ldi	r30, 0x31	; 49
    1272:	f0 e0       	ldi	r31, 0x00	; 0
    1274:	80 81       	ld	r24, Z
    1276:	48 2f       	mov	r20, r24
    1278:	8a 81       	ldd	r24, Y+2	; 0x02
    127a:	28 2f       	mov	r18, r24
    127c:	30 e0       	ldi	r19, 0x00	; 0
    127e:	81 e0       	ldi	r24, 0x01	; 1
    1280:	90 e0       	ldi	r25, 0x00	; 0
    1282:	02 2e       	mov	r0, r18
    1284:	02 c0       	rjmp	.+4      	; 0x128a <MDIO_voidSetPinDirection+0x1ec>
    1286:	88 0f       	add	r24, r24
    1288:	99 1f       	adc	r25, r25
    128a:	0a 94       	dec	r0
    128c:	e2 f7       	brpl	.-8      	; 0x1286 <MDIO_voidSetPinDirection+0x1e8>
    128e:	80 95       	com	r24
    1290:	84 23       	and	r24, r20
    1292:	8c 93       	st	X, r24
    1294:	13 c0       	rjmp	.+38     	; 0x12bc <MDIO_voidSetPinDirection+0x21e>
				case 1: SET_BIT(DDRD, A_u8PinNumber); break;
    1296:	a1 e3       	ldi	r26, 0x31	; 49
    1298:	b0 e0       	ldi	r27, 0x00	; 0
    129a:	e1 e3       	ldi	r30, 0x31	; 49
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	80 81       	ld	r24, Z
    12a0:	48 2f       	mov	r20, r24
    12a2:	8a 81       	ldd	r24, Y+2	; 0x02
    12a4:	28 2f       	mov	r18, r24
    12a6:	30 e0       	ldi	r19, 0x00	; 0
    12a8:	81 e0       	ldi	r24, 0x01	; 1
    12aa:	90 e0       	ldi	r25, 0x00	; 0
    12ac:	02 2e       	mov	r0, r18
    12ae:	02 c0       	rjmp	.+4      	; 0x12b4 <MDIO_voidSetPinDirection+0x216>
    12b0:	88 0f       	add	r24, r24
    12b2:	99 1f       	adc	r25, r25
    12b4:	0a 94       	dec	r0
    12b6:	e2 f7       	brpl	.-8      	; 0x12b0 <MDIO_voidSetPinDirection+0x212>
    12b8:	84 2b       	or	r24, r20
    12ba:	8c 93       	st	X, r24
			}
		break;
	}

}
    12bc:	2d 96       	adiw	r28, 0x0d	; 13
    12be:	0f b6       	in	r0, 0x3f	; 63
    12c0:	f8 94       	cli
    12c2:	de bf       	out	0x3e, r29	; 62
    12c4:	0f be       	out	0x3f, r0	; 63
    12c6:	cd bf       	out	0x3d, r28	; 61
    12c8:	cf 91       	pop	r28
    12ca:	df 91       	pop	r29
    12cc:	08 95       	ret

000012ce <MDIO_voidSetPinValue>:

void MDIO_voidSetPinValue(u8 A_u8PortNumber, u8 A_u8PinNumber, u8 A_u8PinValue){
    12ce:	df 93       	push	r29
    12d0:	cf 93       	push	r28
    12d2:	cd b7       	in	r28, 0x3d	; 61
    12d4:	de b7       	in	r29, 0x3e	; 62
    12d6:	2d 97       	sbiw	r28, 0x0d	; 13
    12d8:	0f b6       	in	r0, 0x3f	; 63
    12da:	f8 94       	cli
    12dc:	de bf       	out	0x3e, r29	; 62
    12de:	0f be       	out	0x3f, r0	; 63
    12e0:	cd bf       	out	0x3d, r28	; 61
    12e2:	89 83       	std	Y+1, r24	; 0x01
    12e4:	6a 83       	std	Y+2, r22	; 0x02
    12e6:	4b 83       	std	Y+3, r20	; 0x03

	switch(A_u8PortNumber){
    12e8:	89 81       	ldd	r24, Y+1	; 0x01
    12ea:	28 2f       	mov	r18, r24
    12ec:	30 e0       	ldi	r19, 0x00	; 0
    12ee:	3d 87       	std	Y+13, r19	; 0x0d
    12f0:	2c 87       	std	Y+12, r18	; 0x0c
    12f2:	8c 85       	ldd	r24, Y+12	; 0x0c
    12f4:	9d 85       	ldd	r25, Y+13	; 0x0d
    12f6:	82 34       	cpi	r24, 0x42	; 66
    12f8:	91 05       	cpc	r25, r1
    12fa:	09 f4       	brne	.+2      	; 0x12fe <MDIO_voidSetPinValue+0x30>
    12fc:	50 c0       	rjmp	.+160    	; 0x139e <MDIO_voidSetPinValue+0xd0>
    12fe:	2c 85       	ldd	r18, Y+12	; 0x0c
    1300:	3d 85       	ldd	r19, Y+13	; 0x0d
    1302:	23 34       	cpi	r18, 0x43	; 67
    1304:	31 05       	cpc	r19, r1
    1306:	34 f4       	brge	.+12     	; 0x1314 <MDIO_voidSetPinValue+0x46>
    1308:	8c 85       	ldd	r24, Y+12	; 0x0c
    130a:	9d 85       	ldd	r25, Y+13	; 0x0d
    130c:	81 34       	cpi	r24, 0x41	; 65
    130e:	91 05       	cpc	r25, r1
    1310:	71 f0       	breq	.+28     	; 0x132e <MDIO_voidSetPinValue+0x60>
    1312:	ec c0       	rjmp	.+472    	; 0x14ec <MDIO_voidSetPinValue+0x21e>
    1314:	2c 85       	ldd	r18, Y+12	; 0x0c
    1316:	3d 85       	ldd	r19, Y+13	; 0x0d
    1318:	23 34       	cpi	r18, 0x43	; 67
    131a:	31 05       	cpc	r19, r1
    131c:	09 f4       	brne	.+2      	; 0x1320 <MDIO_voidSetPinValue+0x52>
    131e:	77 c0       	rjmp	.+238    	; 0x140e <MDIO_voidSetPinValue+0x140>
    1320:	8c 85       	ldd	r24, Y+12	; 0x0c
    1322:	9d 85       	ldd	r25, Y+13	; 0x0d
    1324:	84 34       	cpi	r24, 0x44	; 68
    1326:	91 05       	cpc	r25, r1
    1328:	09 f4       	brne	.+2      	; 0x132c <MDIO_voidSetPinValue+0x5e>
    132a:	a9 c0       	rjmp	.+338    	; 0x147e <MDIO_voidSetPinValue+0x1b0>
    132c:	df c0       	rjmp	.+446    	; 0x14ec <MDIO_voidSetPinValue+0x21e>
		case 'A':
			switch(A_u8PinValue){
    132e:	8b 81       	ldd	r24, Y+3	; 0x03
    1330:	28 2f       	mov	r18, r24
    1332:	30 e0       	ldi	r19, 0x00	; 0
    1334:	3b 87       	std	Y+11, r19	; 0x0b
    1336:	2a 87       	std	Y+10, r18	; 0x0a
    1338:	8a 85       	ldd	r24, Y+10	; 0x0a
    133a:	9b 85       	ldd	r25, Y+11	; 0x0b
    133c:	00 97       	sbiw	r24, 0x00	; 0
    133e:	31 f0       	breq	.+12     	; 0x134c <MDIO_voidSetPinValue+0x7e>
    1340:	2a 85       	ldd	r18, Y+10	; 0x0a
    1342:	3b 85       	ldd	r19, Y+11	; 0x0b
    1344:	21 30       	cpi	r18, 0x01	; 1
    1346:	31 05       	cpc	r19, r1
    1348:	b1 f0       	breq	.+44     	; 0x1376 <MDIO_voidSetPinValue+0xa8>
    134a:	d0 c0       	rjmp	.+416    	; 0x14ec <MDIO_voidSetPinValue+0x21e>
				case 0: CLR_BIT(PORTA , A_u8PinNumber); break;
    134c:	ab e3       	ldi	r26, 0x3B	; 59
    134e:	b0 e0       	ldi	r27, 0x00	; 0
    1350:	eb e3       	ldi	r30, 0x3B	; 59
    1352:	f0 e0       	ldi	r31, 0x00	; 0
    1354:	80 81       	ld	r24, Z
    1356:	48 2f       	mov	r20, r24
    1358:	8a 81       	ldd	r24, Y+2	; 0x02
    135a:	28 2f       	mov	r18, r24
    135c:	30 e0       	ldi	r19, 0x00	; 0
    135e:	81 e0       	ldi	r24, 0x01	; 1
    1360:	90 e0       	ldi	r25, 0x00	; 0
    1362:	02 2e       	mov	r0, r18
    1364:	02 c0       	rjmp	.+4      	; 0x136a <MDIO_voidSetPinValue+0x9c>
    1366:	88 0f       	add	r24, r24
    1368:	99 1f       	adc	r25, r25
    136a:	0a 94       	dec	r0
    136c:	e2 f7       	brpl	.-8      	; 0x1366 <MDIO_voidSetPinValue+0x98>
    136e:	80 95       	com	r24
    1370:	84 23       	and	r24, r20
    1372:	8c 93       	st	X, r24
    1374:	bb c0       	rjmp	.+374    	; 0x14ec <MDIO_voidSetPinValue+0x21e>
				case 1:SET_BIT(PORTA, A_u8PinNumber); break;
    1376:	ab e3       	ldi	r26, 0x3B	; 59
    1378:	b0 e0       	ldi	r27, 0x00	; 0
    137a:	eb e3       	ldi	r30, 0x3B	; 59
    137c:	f0 e0       	ldi	r31, 0x00	; 0
    137e:	80 81       	ld	r24, Z
    1380:	48 2f       	mov	r20, r24
    1382:	8a 81       	ldd	r24, Y+2	; 0x02
    1384:	28 2f       	mov	r18, r24
    1386:	30 e0       	ldi	r19, 0x00	; 0
    1388:	81 e0       	ldi	r24, 0x01	; 1
    138a:	90 e0       	ldi	r25, 0x00	; 0
    138c:	02 2e       	mov	r0, r18
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <MDIO_voidSetPinValue+0xc6>
    1390:	88 0f       	add	r24, r24
    1392:	99 1f       	adc	r25, r25
    1394:	0a 94       	dec	r0
    1396:	e2 f7       	brpl	.-8      	; 0x1390 <MDIO_voidSetPinValue+0xc2>
    1398:	84 2b       	or	r24, r20
    139a:	8c 93       	st	X, r24
    139c:	a7 c0       	rjmp	.+334    	; 0x14ec <MDIO_voidSetPinValue+0x21e>
			}
		break;
		case 'B':
			switch(A_u8PinValue){
    139e:	8b 81       	ldd	r24, Y+3	; 0x03
    13a0:	28 2f       	mov	r18, r24
    13a2:	30 e0       	ldi	r19, 0x00	; 0
    13a4:	39 87       	std	Y+9, r19	; 0x09
    13a6:	28 87       	std	Y+8, r18	; 0x08
    13a8:	88 85       	ldd	r24, Y+8	; 0x08
    13aa:	99 85       	ldd	r25, Y+9	; 0x09
    13ac:	00 97       	sbiw	r24, 0x00	; 0
    13ae:	31 f0       	breq	.+12     	; 0x13bc <MDIO_voidSetPinValue+0xee>
    13b0:	28 85       	ldd	r18, Y+8	; 0x08
    13b2:	39 85       	ldd	r19, Y+9	; 0x09
    13b4:	21 30       	cpi	r18, 0x01	; 1
    13b6:	31 05       	cpc	r19, r1
    13b8:	b1 f0       	breq	.+44     	; 0x13e6 <MDIO_voidSetPinValue+0x118>
    13ba:	98 c0       	rjmp	.+304    	; 0x14ec <MDIO_voidSetPinValue+0x21e>
				case 0: CLR_BIT(PORTB , A_u8PinNumber); break;
    13bc:	a8 e3       	ldi	r26, 0x38	; 56
    13be:	b0 e0       	ldi	r27, 0x00	; 0
    13c0:	e8 e3       	ldi	r30, 0x38	; 56
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	80 81       	ld	r24, Z
    13c6:	48 2f       	mov	r20, r24
    13c8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ca:	28 2f       	mov	r18, r24
    13cc:	30 e0       	ldi	r19, 0x00	; 0
    13ce:	81 e0       	ldi	r24, 0x01	; 1
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	02 2e       	mov	r0, r18
    13d4:	02 c0       	rjmp	.+4      	; 0x13da <MDIO_voidSetPinValue+0x10c>
    13d6:	88 0f       	add	r24, r24
    13d8:	99 1f       	adc	r25, r25
    13da:	0a 94       	dec	r0
    13dc:	e2 f7       	brpl	.-8      	; 0x13d6 <MDIO_voidSetPinValue+0x108>
    13de:	80 95       	com	r24
    13e0:	84 23       	and	r24, r20
    13e2:	8c 93       	st	X, r24
    13e4:	83 c0       	rjmp	.+262    	; 0x14ec <MDIO_voidSetPinValue+0x21e>
				case 1:SET_BIT(PORTB, A_u8PinNumber); break;
    13e6:	a8 e3       	ldi	r26, 0x38	; 56
    13e8:	b0 e0       	ldi	r27, 0x00	; 0
    13ea:	e8 e3       	ldi	r30, 0x38	; 56
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	80 81       	ld	r24, Z
    13f0:	48 2f       	mov	r20, r24
    13f2:	8a 81       	ldd	r24, Y+2	; 0x02
    13f4:	28 2f       	mov	r18, r24
    13f6:	30 e0       	ldi	r19, 0x00	; 0
    13f8:	81 e0       	ldi	r24, 0x01	; 1
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	02 2e       	mov	r0, r18
    13fe:	02 c0       	rjmp	.+4      	; 0x1404 <MDIO_voidSetPinValue+0x136>
    1400:	88 0f       	add	r24, r24
    1402:	99 1f       	adc	r25, r25
    1404:	0a 94       	dec	r0
    1406:	e2 f7       	brpl	.-8      	; 0x1400 <MDIO_voidSetPinValue+0x132>
    1408:	84 2b       	or	r24, r20
    140a:	8c 93       	st	X, r24
    140c:	6f c0       	rjmp	.+222    	; 0x14ec <MDIO_voidSetPinValue+0x21e>
			}

		break;

		case 'C':
			switch(A_u8PinValue){
    140e:	8b 81       	ldd	r24, Y+3	; 0x03
    1410:	28 2f       	mov	r18, r24
    1412:	30 e0       	ldi	r19, 0x00	; 0
    1414:	3f 83       	std	Y+7, r19	; 0x07
    1416:	2e 83       	std	Y+6, r18	; 0x06
    1418:	8e 81       	ldd	r24, Y+6	; 0x06
    141a:	9f 81       	ldd	r25, Y+7	; 0x07
    141c:	00 97       	sbiw	r24, 0x00	; 0
    141e:	31 f0       	breq	.+12     	; 0x142c <MDIO_voidSetPinValue+0x15e>
    1420:	2e 81       	ldd	r18, Y+6	; 0x06
    1422:	3f 81       	ldd	r19, Y+7	; 0x07
    1424:	21 30       	cpi	r18, 0x01	; 1
    1426:	31 05       	cpc	r19, r1
    1428:	b1 f0       	breq	.+44     	; 0x1456 <MDIO_voidSetPinValue+0x188>
    142a:	60 c0       	rjmp	.+192    	; 0x14ec <MDIO_voidSetPinValue+0x21e>
				case 0: CLR_BIT(PORTC , A_u8PinNumber); break;
    142c:	a5 e3       	ldi	r26, 0x35	; 53
    142e:	b0 e0       	ldi	r27, 0x00	; 0
    1430:	e5 e3       	ldi	r30, 0x35	; 53
    1432:	f0 e0       	ldi	r31, 0x00	; 0
    1434:	80 81       	ld	r24, Z
    1436:	48 2f       	mov	r20, r24
    1438:	8a 81       	ldd	r24, Y+2	; 0x02
    143a:	28 2f       	mov	r18, r24
    143c:	30 e0       	ldi	r19, 0x00	; 0
    143e:	81 e0       	ldi	r24, 0x01	; 1
    1440:	90 e0       	ldi	r25, 0x00	; 0
    1442:	02 2e       	mov	r0, r18
    1444:	02 c0       	rjmp	.+4      	; 0x144a <MDIO_voidSetPinValue+0x17c>
    1446:	88 0f       	add	r24, r24
    1448:	99 1f       	adc	r25, r25
    144a:	0a 94       	dec	r0
    144c:	e2 f7       	brpl	.-8      	; 0x1446 <MDIO_voidSetPinValue+0x178>
    144e:	80 95       	com	r24
    1450:	84 23       	and	r24, r20
    1452:	8c 93       	st	X, r24
    1454:	4b c0       	rjmp	.+150    	; 0x14ec <MDIO_voidSetPinValue+0x21e>
				case 1:SET_BIT(PORTC, A_u8PinNumber); break;
    1456:	a5 e3       	ldi	r26, 0x35	; 53
    1458:	b0 e0       	ldi	r27, 0x00	; 0
    145a:	e5 e3       	ldi	r30, 0x35	; 53
    145c:	f0 e0       	ldi	r31, 0x00	; 0
    145e:	80 81       	ld	r24, Z
    1460:	48 2f       	mov	r20, r24
    1462:	8a 81       	ldd	r24, Y+2	; 0x02
    1464:	28 2f       	mov	r18, r24
    1466:	30 e0       	ldi	r19, 0x00	; 0
    1468:	81 e0       	ldi	r24, 0x01	; 1
    146a:	90 e0       	ldi	r25, 0x00	; 0
    146c:	02 2e       	mov	r0, r18
    146e:	02 c0       	rjmp	.+4      	; 0x1474 <MDIO_voidSetPinValue+0x1a6>
    1470:	88 0f       	add	r24, r24
    1472:	99 1f       	adc	r25, r25
    1474:	0a 94       	dec	r0
    1476:	e2 f7       	brpl	.-8      	; 0x1470 <MDIO_voidSetPinValue+0x1a2>
    1478:	84 2b       	or	r24, r20
    147a:	8c 93       	st	X, r24
    147c:	37 c0       	rjmp	.+110    	; 0x14ec <MDIO_voidSetPinValue+0x21e>
			}
		break;
		case 'D':
			switch(A_u8PinValue){
    147e:	8b 81       	ldd	r24, Y+3	; 0x03
    1480:	28 2f       	mov	r18, r24
    1482:	30 e0       	ldi	r19, 0x00	; 0
    1484:	3d 83       	std	Y+5, r19	; 0x05
    1486:	2c 83       	std	Y+4, r18	; 0x04
    1488:	8c 81       	ldd	r24, Y+4	; 0x04
    148a:	9d 81       	ldd	r25, Y+5	; 0x05
    148c:	00 97       	sbiw	r24, 0x00	; 0
    148e:	31 f0       	breq	.+12     	; 0x149c <MDIO_voidSetPinValue+0x1ce>
    1490:	2c 81       	ldd	r18, Y+4	; 0x04
    1492:	3d 81       	ldd	r19, Y+5	; 0x05
    1494:	21 30       	cpi	r18, 0x01	; 1
    1496:	31 05       	cpc	r19, r1
    1498:	b1 f0       	breq	.+44     	; 0x14c6 <MDIO_voidSetPinValue+0x1f8>
    149a:	28 c0       	rjmp	.+80     	; 0x14ec <MDIO_voidSetPinValue+0x21e>
				case 0: CLR_BIT(PORTD , A_u8PinNumber); break;
    149c:	a2 e3       	ldi	r26, 0x32	; 50
    149e:	b0 e0       	ldi	r27, 0x00	; 0
    14a0:	e2 e3       	ldi	r30, 0x32	; 50
    14a2:	f0 e0       	ldi	r31, 0x00	; 0
    14a4:	80 81       	ld	r24, Z
    14a6:	48 2f       	mov	r20, r24
    14a8:	8a 81       	ldd	r24, Y+2	; 0x02
    14aa:	28 2f       	mov	r18, r24
    14ac:	30 e0       	ldi	r19, 0x00	; 0
    14ae:	81 e0       	ldi	r24, 0x01	; 1
    14b0:	90 e0       	ldi	r25, 0x00	; 0
    14b2:	02 2e       	mov	r0, r18
    14b4:	02 c0       	rjmp	.+4      	; 0x14ba <MDIO_voidSetPinValue+0x1ec>
    14b6:	88 0f       	add	r24, r24
    14b8:	99 1f       	adc	r25, r25
    14ba:	0a 94       	dec	r0
    14bc:	e2 f7       	brpl	.-8      	; 0x14b6 <MDIO_voidSetPinValue+0x1e8>
    14be:	80 95       	com	r24
    14c0:	84 23       	and	r24, r20
    14c2:	8c 93       	st	X, r24
    14c4:	13 c0       	rjmp	.+38     	; 0x14ec <MDIO_voidSetPinValue+0x21e>
				case 1:SET_BIT(PORTD, A_u8PinNumber); break;
    14c6:	a2 e3       	ldi	r26, 0x32	; 50
    14c8:	b0 e0       	ldi	r27, 0x00	; 0
    14ca:	e2 e3       	ldi	r30, 0x32	; 50
    14cc:	f0 e0       	ldi	r31, 0x00	; 0
    14ce:	80 81       	ld	r24, Z
    14d0:	48 2f       	mov	r20, r24
    14d2:	8a 81       	ldd	r24, Y+2	; 0x02
    14d4:	28 2f       	mov	r18, r24
    14d6:	30 e0       	ldi	r19, 0x00	; 0
    14d8:	81 e0       	ldi	r24, 0x01	; 1
    14da:	90 e0       	ldi	r25, 0x00	; 0
    14dc:	02 2e       	mov	r0, r18
    14de:	02 c0       	rjmp	.+4      	; 0x14e4 <MDIO_voidSetPinValue+0x216>
    14e0:	88 0f       	add	r24, r24
    14e2:	99 1f       	adc	r25, r25
    14e4:	0a 94       	dec	r0
    14e6:	e2 f7       	brpl	.-8      	; 0x14e0 <MDIO_voidSetPinValue+0x212>
    14e8:	84 2b       	or	r24, r20
    14ea:	8c 93       	st	X, r24
			}
		break;
	}
}
    14ec:	2d 96       	adiw	r28, 0x0d	; 13
    14ee:	0f b6       	in	r0, 0x3f	; 63
    14f0:	f8 94       	cli
    14f2:	de bf       	out	0x3e, r29	; 62
    14f4:	0f be       	out	0x3f, r0	; 63
    14f6:	cd bf       	out	0x3d, r28	; 61
    14f8:	cf 91       	pop	r28
    14fa:	df 91       	pop	r29
    14fc:	08 95       	ret

000014fe <MDIO_voidSetPortDirection>:



void MDIO_voidSetPortDirection(u8 A_u8PortNumber, u8 A_u8PortDir){
    14fe:	df 93       	push	r29
    1500:	cf 93       	push	r28
    1502:	00 d0       	rcall	.+0      	; 0x1504 <MDIO_voidSetPortDirection+0x6>
    1504:	00 d0       	rcall	.+0      	; 0x1506 <MDIO_voidSetPortDirection+0x8>
    1506:	cd b7       	in	r28, 0x3d	; 61
    1508:	de b7       	in	r29, 0x3e	; 62
    150a:	89 83       	std	Y+1, r24	; 0x01
    150c:	6a 83       	std	Y+2, r22	; 0x02

	switch(A_u8PortNumber){
    150e:	89 81       	ldd	r24, Y+1	; 0x01
    1510:	28 2f       	mov	r18, r24
    1512:	30 e0       	ldi	r19, 0x00	; 0
    1514:	3c 83       	std	Y+4, r19	; 0x04
    1516:	2b 83       	std	Y+3, r18	; 0x03
    1518:	8b 81       	ldd	r24, Y+3	; 0x03
    151a:	9c 81       	ldd	r25, Y+4	; 0x04
    151c:	82 34       	cpi	r24, 0x42	; 66
    151e:	91 05       	cpc	r25, r1
    1520:	d9 f0       	breq	.+54     	; 0x1558 <MDIO_voidSetPortDirection+0x5a>
    1522:	2b 81       	ldd	r18, Y+3	; 0x03
    1524:	3c 81       	ldd	r19, Y+4	; 0x04
    1526:	23 34       	cpi	r18, 0x43	; 67
    1528:	31 05       	cpc	r19, r1
    152a:	34 f4       	brge	.+12     	; 0x1538 <MDIO_voidSetPortDirection+0x3a>
    152c:	8b 81       	ldd	r24, Y+3	; 0x03
    152e:	9c 81       	ldd	r25, Y+4	; 0x04
    1530:	81 34       	cpi	r24, 0x41	; 65
    1532:	91 05       	cpc	r25, r1
    1534:	61 f0       	breq	.+24     	; 0x154e <MDIO_voidSetPortDirection+0x50>
    1536:	1e c0       	rjmp	.+60     	; 0x1574 <MDIO_voidSetPortDirection+0x76>
    1538:	2b 81       	ldd	r18, Y+3	; 0x03
    153a:	3c 81       	ldd	r19, Y+4	; 0x04
    153c:	23 34       	cpi	r18, 0x43	; 67
    153e:	31 05       	cpc	r19, r1
    1540:	81 f0       	breq	.+32     	; 0x1562 <MDIO_voidSetPortDirection+0x64>
    1542:	8b 81       	ldd	r24, Y+3	; 0x03
    1544:	9c 81       	ldd	r25, Y+4	; 0x04
    1546:	84 34       	cpi	r24, 0x44	; 68
    1548:	91 05       	cpc	r25, r1
    154a:	81 f0       	breq	.+32     	; 0x156c <MDIO_voidSetPortDirection+0x6e>
    154c:	13 c0       	rjmp	.+38     	; 0x1574 <MDIO_voidSetPortDirection+0x76>
		case 'A': DDRA = A_u8PortDir; break;
    154e:	ea e3       	ldi	r30, 0x3A	; 58
    1550:	f0 e0       	ldi	r31, 0x00	; 0
    1552:	8a 81       	ldd	r24, Y+2	; 0x02
    1554:	80 83       	st	Z, r24
    1556:	0e c0       	rjmp	.+28     	; 0x1574 <MDIO_voidSetPortDirection+0x76>
		case 'B': DDRB = A_u8PortDir; break;
    1558:	e7 e3       	ldi	r30, 0x37	; 55
    155a:	f0 e0       	ldi	r31, 0x00	; 0
    155c:	8a 81       	ldd	r24, Y+2	; 0x02
    155e:	80 83       	st	Z, r24
    1560:	09 c0       	rjmp	.+18     	; 0x1574 <MDIO_voidSetPortDirection+0x76>
		case 'C': DDRC = A_u8PortDir; break;
    1562:	e4 e3       	ldi	r30, 0x34	; 52
    1564:	f0 e0       	ldi	r31, 0x00	; 0
    1566:	8a 81       	ldd	r24, Y+2	; 0x02
    1568:	80 83       	st	Z, r24
    156a:	04 c0       	rjmp	.+8      	; 0x1574 <MDIO_voidSetPortDirection+0x76>
		case 'D': DDRD = A_u8PortDir; break;
    156c:	e1 e3       	ldi	r30, 0x31	; 49
    156e:	f0 e0       	ldi	r31, 0x00	; 0
    1570:	8a 81       	ldd	r24, Y+2	; 0x02
    1572:	80 83       	st	Z, r24
	}
}
    1574:	0f 90       	pop	r0
    1576:	0f 90       	pop	r0
    1578:	0f 90       	pop	r0
    157a:	0f 90       	pop	r0
    157c:	cf 91       	pop	r28
    157e:	df 91       	pop	r29
    1580:	08 95       	ret

00001582 <MDIO_voidSetPortValue>:

void MDIO_voidSetPortValue(u8 A_u8PortNumber, u8 A_u8PortValue){
    1582:	df 93       	push	r29
    1584:	cf 93       	push	r28
    1586:	00 d0       	rcall	.+0      	; 0x1588 <MDIO_voidSetPortValue+0x6>
    1588:	00 d0       	rcall	.+0      	; 0x158a <MDIO_voidSetPortValue+0x8>
    158a:	cd b7       	in	r28, 0x3d	; 61
    158c:	de b7       	in	r29, 0x3e	; 62
    158e:	89 83       	std	Y+1, r24	; 0x01
    1590:	6a 83       	std	Y+2, r22	; 0x02

	switch(A_u8PortNumber){
    1592:	89 81       	ldd	r24, Y+1	; 0x01
    1594:	28 2f       	mov	r18, r24
    1596:	30 e0       	ldi	r19, 0x00	; 0
    1598:	3c 83       	std	Y+4, r19	; 0x04
    159a:	2b 83       	std	Y+3, r18	; 0x03
    159c:	8b 81       	ldd	r24, Y+3	; 0x03
    159e:	9c 81       	ldd	r25, Y+4	; 0x04
    15a0:	82 34       	cpi	r24, 0x42	; 66
    15a2:	91 05       	cpc	r25, r1
    15a4:	d9 f0       	breq	.+54     	; 0x15dc <MDIO_voidSetPortValue+0x5a>
    15a6:	2b 81       	ldd	r18, Y+3	; 0x03
    15a8:	3c 81       	ldd	r19, Y+4	; 0x04
    15aa:	23 34       	cpi	r18, 0x43	; 67
    15ac:	31 05       	cpc	r19, r1
    15ae:	34 f4       	brge	.+12     	; 0x15bc <MDIO_voidSetPortValue+0x3a>
    15b0:	8b 81       	ldd	r24, Y+3	; 0x03
    15b2:	9c 81       	ldd	r25, Y+4	; 0x04
    15b4:	81 34       	cpi	r24, 0x41	; 65
    15b6:	91 05       	cpc	r25, r1
    15b8:	61 f0       	breq	.+24     	; 0x15d2 <MDIO_voidSetPortValue+0x50>
    15ba:	1e c0       	rjmp	.+60     	; 0x15f8 <MDIO_voidSetPortValue+0x76>
    15bc:	2b 81       	ldd	r18, Y+3	; 0x03
    15be:	3c 81       	ldd	r19, Y+4	; 0x04
    15c0:	23 34       	cpi	r18, 0x43	; 67
    15c2:	31 05       	cpc	r19, r1
    15c4:	81 f0       	breq	.+32     	; 0x15e6 <MDIO_voidSetPortValue+0x64>
    15c6:	8b 81       	ldd	r24, Y+3	; 0x03
    15c8:	9c 81       	ldd	r25, Y+4	; 0x04
    15ca:	84 34       	cpi	r24, 0x44	; 68
    15cc:	91 05       	cpc	r25, r1
    15ce:	81 f0       	breq	.+32     	; 0x15f0 <MDIO_voidSetPortValue+0x6e>
    15d0:	13 c0       	rjmp	.+38     	; 0x15f8 <MDIO_voidSetPortValue+0x76>
		case 'A':PORTA = A_u8PortValue; break;
    15d2:	eb e3       	ldi	r30, 0x3B	; 59
    15d4:	f0 e0       	ldi	r31, 0x00	; 0
    15d6:	8a 81       	ldd	r24, Y+2	; 0x02
    15d8:	80 83       	st	Z, r24
    15da:	0e c0       	rjmp	.+28     	; 0x15f8 <MDIO_voidSetPortValue+0x76>
		case 'B':PORTB = A_u8PortValue; break;
    15dc:	e8 e3       	ldi	r30, 0x38	; 56
    15de:	f0 e0       	ldi	r31, 0x00	; 0
    15e0:	8a 81       	ldd	r24, Y+2	; 0x02
    15e2:	80 83       	st	Z, r24
    15e4:	09 c0       	rjmp	.+18     	; 0x15f8 <MDIO_voidSetPortValue+0x76>
		case 'C':PORTC = A_u8PortValue; break;
    15e6:	e5 e3       	ldi	r30, 0x35	; 53
    15e8:	f0 e0       	ldi	r31, 0x00	; 0
    15ea:	8a 81       	ldd	r24, Y+2	; 0x02
    15ec:	80 83       	st	Z, r24
    15ee:	04 c0       	rjmp	.+8      	; 0x15f8 <MDIO_voidSetPortValue+0x76>
		case 'D':PORTD = A_u8PortValue; break;
    15f0:	e2 e3       	ldi	r30, 0x32	; 50
    15f2:	f0 e0       	ldi	r31, 0x00	; 0
    15f4:	8a 81       	ldd	r24, Y+2	; 0x02
    15f6:	80 83       	st	Z, r24
	}
}
    15f8:	0f 90       	pop	r0
    15fa:	0f 90       	pop	r0
    15fc:	0f 90       	pop	r0
    15fe:	0f 90       	pop	r0
    1600:	cf 91       	pop	r28
    1602:	df 91       	pop	r29
    1604:	08 95       	ret

00001606 <MDIO_u8GetPinValue>:





u8 MDIO_u8GetPinValue(u8 A_u8PortNumber, u8 A_u8PinNumber){
    1606:	df 93       	push	r29
    1608:	cf 93       	push	r28
    160a:	00 d0       	rcall	.+0      	; 0x160c <MDIO_u8GetPinValue+0x6>
    160c:	00 d0       	rcall	.+0      	; 0x160e <MDIO_u8GetPinValue+0x8>
    160e:	0f 92       	push	r0
    1610:	cd b7       	in	r28, 0x3d	; 61
    1612:	de b7       	in	r29, 0x3e	; 62
    1614:	8a 83       	std	Y+2, r24	; 0x02
    1616:	6b 83       	std	Y+3, r22	; 0x03

	u8 Local_u8Result;

	if(A_u8PinNumber < 8){
    1618:	8b 81       	ldd	r24, Y+3	; 0x03
    161a:	88 30       	cpi	r24, 0x08	; 8
    161c:	08 f0       	brcs	.+2      	; 0x1620 <MDIO_u8GetPinValue+0x1a>
    161e:	68 c0       	rjmp	.+208    	; 0x16f0 <MDIO_u8GetPinValue+0xea>
		switch(A_u8PortNumber){
    1620:	8a 81       	ldd	r24, Y+2	; 0x02
    1622:	28 2f       	mov	r18, r24
    1624:	30 e0       	ldi	r19, 0x00	; 0
    1626:	3d 83       	std	Y+5, r19	; 0x05
    1628:	2c 83       	std	Y+4, r18	; 0x04
    162a:	4c 81       	ldd	r20, Y+4	; 0x04
    162c:	5d 81       	ldd	r21, Y+5	; 0x05
    162e:	42 34       	cpi	r20, 0x42	; 66
    1630:	51 05       	cpc	r21, r1
    1632:	41 f1       	breq	.+80     	; 0x1684 <MDIO_u8GetPinValue+0x7e>
    1634:	8c 81       	ldd	r24, Y+4	; 0x04
    1636:	9d 81       	ldd	r25, Y+5	; 0x05
    1638:	83 34       	cpi	r24, 0x43	; 67
    163a:	91 05       	cpc	r25, r1
    163c:	34 f4       	brge	.+12     	; 0x164a <MDIO_u8GetPinValue+0x44>
    163e:	2c 81       	ldd	r18, Y+4	; 0x04
    1640:	3d 81       	ldd	r19, Y+5	; 0x05
    1642:	21 34       	cpi	r18, 0x41	; 65
    1644:	31 05       	cpc	r19, r1
    1646:	61 f0       	breq	.+24     	; 0x1660 <MDIO_u8GetPinValue+0x5a>
    1648:	55 c0       	rjmp	.+170    	; 0x16f4 <MDIO_u8GetPinValue+0xee>
    164a:	4c 81       	ldd	r20, Y+4	; 0x04
    164c:	5d 81       	ldd	r21, Y+5	; 0x05
    164e:	43 34       	cpi	r20, 0x43	; 67
    1650:	51 05       	cpc	r21, r1
    1652:	51 f1       	breq	.+84     	; 0x16a8 <MDIO_u8GetPinValue+0xa2>
    1654:	8c 81       	ldd	r24, Y+4	; 0x04
    1656:	9d 81       	ldd	r25, Y+5	; 0x05
    1658:	84 34       	cpi	r24, 0x44	; 68
    165a:	91 05       	cpc	r25, r1
    165c:	b9 f1       	breq	.+110    	; 0x16cc <MDIO_u8GetPinValue+0xc6>
    165e:	4a c0       	rjmp	.+148    	; 0x16f4 <MDIO_u8GetPinValue+0xee>
			case 'A':Local_u8Result =  GET_BIT(PINA, A_u8PinNumber);break;
    1660:	e9 e3       	ldi	r30, 0x39	; 57
    1662:	f0 e0       	ldi	r31, 0x00	; 0
    1664:	80 81       	ld	r24, Z
    1666:	28 2f       	mov	r18, r24
    1668:	30 e0       	ldi	r19, 0x00	; 0
    166a:	8b 81       	ldd	r24, Y+3	; 0x03
    166c:	88 2f       	mov	r24, r24
    166e:	90 e0       	ldi	r25, 0x00	; 0
    1670:	a9 01       	movw	r20, r18
    1672:	02 c0       	rjmp	.+4      	; 0x1678 <MDIO_u8GetPinValue+0x72>
    1674:	55 95       	asr	r21
    1676:	47 95       	ror	r20
    1678:	8a 95       	dec	r24
    167a:	e2 f7       	brpl	.-8      	; 0x1674 <MDIO_u8GetPinValue+0x6e>
    167c:	ca 01       	movw	r24, r20
    167e:	81 70       	andi	r24, 0x01	; 1
    1680:	89 83       	std	Y+1, r24	; 0x01
    1682:	38 c0       	rjmp	.+112    	; 0x16f4 <MDIO_u8GetPinValue+0xee>
			case 'B':Local_u8Result =  GET_BIT(PINB, A_u8PinNumber); break;
    1684:	e6 e3       	ldi	r30, 0x36	; 54
    1686:	f0 e0       	ldi	r31, 0x00	; 0
    1688:	80 81       	ld	r24, Z
    168a:	28 2f       	mov	r18, r24
    168c:	30 e0       	ldi	r19, 0x00	; 0
    168e:	8b 81       	ldd	r24, Y+3	; 0x03
    1690:	88 2f       	mov	r24, r24
    1692:	90 e0       	ldi	r25, 0x00	; 0
    1694:	a9 01       	movw	r20, r18
    1696:	02 c0       	rjmp	.+4      	; 0x169c <MDIO_u8GetPinValue+0x96>
    1698:	55 95       	asr	r21
    169a:	47 95       	ror	r20
    169c:	8a 95       	dec	r24
    169e:	e2 f7       	brpl	.-8      	; 0x1698 <MDIO_u8GetPinValue+0x92>
    16a0:	ca 01       	movw	r24, r20
    16a2:	81 70       	andi	r24, 0x01	; 1
    16a4:	89 83       	std	Y+1, r24	; 0x01
    16a6:	26 c0       	rjmp	.+76     	; 0x16f4 <MDIO_u8GetPinValue+0xee>
			case 'C':Local_u8Result =  GET_BIT(PINC, A_u8PinNumber); break;
    16a8:	e3 e3       	ldi	r30, 0x33	; 51
    16aa:	f0 e0       	ldi	r31, 0x00	; 0
    16ac:	80 81       	ld	r24, Z
    16ae:	28 2f       	mov	r18, r24
    16b0:	30 e0       	ldi	r19, 0x00	; 0
    16b2:	8b 81       	ldd	r24, Y+3	; 0x03
    16b4:	88 2f       	mov	r24, r24
    16b6:	90 e0       	ldi	r25, 0x00	; 0
    16b8:	a9 01       	movw	r20, r18
    16ba:	02 c0       	rjmp	.+4      	; 0x16c0 <MDIO_u8GetPinValue+0xba>
    16bc:	55 95       	asr	r21
    16be:	47 95       	ror	r20
    16c0:	8a 95       	dec	r24
    16c2:	e2 f7       	brpl	.-8      	; 0x16bc <MDIO_u8GetPinValue+0xb6>
    16c4:	ca 01       	movw	r24, r20
    16c6:	81 70       	andi	r24, 0x01	; 1
    16c8:	89 83       	std	Y+1, r24	; 0x01
    16ca:	14 c0       	rjmp	.+40     	; 0x16f4 <MDIO_u8GetPinValue+0xee>
			case 'D':Local_u8Result =  GET_BIT(PIND, A_u8PinNumber); break;
    16cc:	e0 e3       	ldi	r30, 0x30	; 48
    16ce:	f0 e0       	ldi	r31, 0x00	; 0
    16d0:	80 81       	ld	r24, Z
    16d2:	28 2f       	mov	r18, r24
    16d4:	30 e0       	ldi	r19, 0x00	; 0
    16d6:	8b 81       	ldd	r24, Y+3	; 0x03
    16d8:	88 2f       	mov	r24, r24
    16da:	90 e0       	ldi	r25, 0x00	; 0
    16dc:	a9 01       	movw	r20, r18
    16de:	02 c0       	rjmp	.+4      	; 0x16e4 <MDIO_u8GetPinValue+0xde>
    16e0:	55 95       	asr	r21
    16e2:	47 95       	ror	r20
    16e4:	8a 95       	dec	r24
    16e6:	e2 f7       	brpl	.-8      	; 0x16e0 <MDIO_u8GetPinValue+0xda>
    16e8:	ca 01       	movw	r24, r20
    16ea:	81 70       	andi	r24, 0x01	; 1
    16ec:	89 83       	std	Y+1, r24	; 0x01
    16ee:	02 c0       	rjmp	.+4      	; 0x16f4 <MDIO_u8GetPinValue+0xee>
		}
	}
	else {
		Local_u8Result = 255;
    16f0:	8f ef       	ldi	r24, 0xFF	; 255
    16f2:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8Result;
    16f4:	89 81       	ldd	r24, Y+1	; 0x01
}
    16f6:	0f 90       	pop	r0
    16f8:	0f 90       	pop	r0
    16fa:	0f 90       	pop	r0
    16fc:	0f 90       	pop	r0
    16fe:	0f 90       	pop	r0
    1700:	cf 91       	pop	r28
    1702:	df 91       	pop	r29
    1704:	08 95       	ret

00001706 <motorReverse>:
#include"motorInterface.h"
#include<util/delay.h>
#include<avr/io.h>

void motorReverse(void)
{
    1706:	df 93       	push	r29
    1708:	cf 93       	push	r28
    170a:	cd b7       	in	r28, 0x3d	; 61
    170c:	de b7       	in	r29, 0x3e	; 62

	MDIO_voidSetPinValue(port,backwardPin,1);
    170e:	83 e4       	ldi	r24, 0x43	; 67
    1710:	61 e0       	ldi	r22, 0x01	; 1
    1712:	41 e0       	ldi	r20, 0x01	; 1
    1714:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>

}
    1718:	cf 91       	pop	r28
    171a:	df 91       	pop	r29
    171c:	08 95       	ret

0000171e <motorForward>:

void motorForward(void)
{
    171e:	df 93       	push	r29
    1720:	cf 93       	push	r28
    1722:	cd b7       	in	r28, 0x3d	; 61
    1724:	de b7       	in	r29, 0x3e	; 62

	MDIO_voidSetPinValue(port,forwardPin,1);
    1726:	83 e4       	ldi	r24, 0x43	; 67
    1728:	60 e0       	ldi	r22, 0x00	; 0
    172a:	41 e0       	ldi	r20, 0x01	; 1
    172c:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>

}
    1730:	cf 91       	pop	r28
    1732:	df 91       	pop	r29
    1734:	08 95       	ret

00001736 <motorStop>:

void motorStop(void)
{
    1736:	df 93       	push	r29
    1738:	cf 93       	push	r28
    173a:	cd b7       	in	r28, 0x3d	; 61
    173c:	de b7       	in	r29, 0x3e	; 62

	MDIO_voidSetPinValue(port,forwardPin,0);
    173e:	83 e4       	ldi	r24, 0x43	; 67
    1740:	60 e0       	ldi	r22, 0x00	; 0
    1742:	40 e0       	ldi	r20, 0x00	; 0
    1744:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>
	MDIO_voidSetPinValue(port,backwardPin,0);
    1748:	83 e4       	ldi	r24, 0x43	; 67
    174a:	61 e0       	ldi	r22, 0x01	; 1
    174c:	40 e0       	ldi	r20, 0x00	; 0
    174e:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>

}
    1752:	cf 91       	pop	r28
    1754:	df 91       	pop	r29
    1756:	08 95       	ret

00001758 <motorInit>:


void motorInit(void)
{
    1758:	df 93       	push	r29
    175a:	cf 93       	push	r28
    175c:	cd b7       	in	r28, 0x3d	; 61
    175e:	de b7       	in	r29, 0x3e	; 62


	MDIO_voidSetPortDirection(port,0xFF);
    1760:	83 e4       	ldi	r24, 0x43	; 67
    1762:	6f ef       	ldi	r22, 0xFF	; 255
    1764:	0e 94 7f 0a 	call	0x14fe	; 0x14fe <MDIO_voidSetPortDirection>

}
    1768:	cf 91       	pop	r28
    176a:	df 91       	pop	r29
    176c:	08 95       	ret

0000176e <HLCD_voidSendCommand>:
#include "../../MCAL/DIO/DIO_Interface.h"
#include"LCD.h"
#include<util/delay.h>

void HLCD_voidSendCommand(u8 A_u8Cmd)
{
    176e:	df 93       	push	r29
    1770:	cf 93       	push	r28
    1772:	cd b7       	in	r28, 0x3d	; 61
    1774:	de b7       	in	r29, 0x3e	; 62
    1776:	6d 97       	sbiw	r28, 0x1d	; 29
    1778:	0f b6       	in	r0, 0x3f	; 63
    177a:	f8 94       	cli
    177c:	de bf       	out	0x3e, r29	; 62
    177e:	0f be       	out	0x3f, r0	; 63
    1780:	cd bf       	out	0x3d, r28	; 61
    1782:	8d 8f       	std	Y+29, r24	; 0x1d
	//initialize control pins
	MDIO_voidSetPinValue('A', 0, 0);
    1784:	81 e4       	ldi	r24, 0x41	; 65
    1786:	60 e0       	ldi	r22, 0x00	; 0
    1788:	40 e0       	ldi	r20, 0x00	; 0
    178a:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>
	MDIO_voidSetPinValue('A', 1, 0);
    178e:	81 e4       	ldi	r24, 0x41	; 65
    1790:	61 e0       	ldi	r22, 0x01	; 1
    1792:	40 e0       	ldi	r20, 0x00	; 0
    1794:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>

	//Write command on data pins
	MDIO_voidSetPortValue('B', A_u8Cmd);
    1798:	82 e4       	ldi	r24, 0x42	; 66
    179a:	6d 8d       	ldd	r22, Y+29	; 0x1d
    179c:	0e 94 c1 0a 	call	0x1582	; 0x1582 <MDIO_voidSetPortValue>

	//pulse on enable pin 1.53ms 1
	MDIO_voidSetPinValue('A', 2, 1);
    17a0:	81 e4       	ldi	r24, 0x41	; 65
    17a2:	62 e0       	ldi	r22, 0x02	; 2
    17a4:	41 e0       	ldi	r20, 0x01	; 1
    17a6:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>
    17aa:	80 e0       	ldi	r24, 0x00	; 0
    17ac:	90 e0       	ldi	r25, 0x00	; 0
    17ae:	a0 e0       	ldi	r26, 0x00	; 0
    17b0:	b0 e4       	ldi	r27, 0x40	; 64
    17b2:	89 8f       	std	Y+25, r24	; 0x19
    17b4:	9a 8f       	std	Y+26, r25	; 0x1a
    17b6:	ab 8f       	std	Y+27, r26	; 0x1b
    17b8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    17ba:	69 8d       	ldd	r22, Y+25	; 0x19
    17bc:	7a 8d       	ldd	r23, Y+26	; 0x1a
    17be:	8b 8d       	ldd	r24, Y+27	; 0x1b
    17c0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    17c2:	20 e0       	ldi	r18, 0x00	; 0
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	4a ef       	ldi	r20, 0xFA	; 250
    17c8:	54 e4       	ldi	r21, 0x44	; 68
    17ca:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    17ce:	dc 01       	movw	r26, r24
    17d0:	cb 01       	movw	r24, r22
    17d2:	8d 8b       	std	Y+21, r24	; 0x15
    17d4:	9e 8b       	std	Y+22, r25	; 0x16
    17d6:	af 8b       	std	Y+23, r26	; 0x17
    17d8:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    17da:	6d 89       	ldd	r22, Y+21	; 0x15
    17dc:	7e 89       	ldd	r23, Y+22	; 0x16
    17de:	8f 89       	ldd	r24, Y+23	; 0x17
    17e0:	98 8d       	ldd	r25, Y+24	; 0x18
    17e2:	20 e0       	ldi	r18, 0x00	; 0
    17e4:	30 e0       	ldi	r19, 0x00	; 0
    17e6:	40 e8       	ldi	r20, 0x80	; 128
    17e8:	5f e3       	ldi	r21, 0x3F	; 63
    17ea:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    17ee:	88 23       	and	r24, r24
    17f0:	2c f4       	brge	.+10     	; 0x17fc <HLCD_voidSendCommand+0x8e>
		__ticks = 1;
    17f2:	81 e0       	ldi	r24, 0x01	; 1
    17f4:	90 e0       	ldi	r25, 0x00	; 0
    17f6:	9c 8b       	std	Y+20, r25	; 0x14
    17f8:	8b 8b       	std	Y+19, r24	; 0x13
    17fa:	3f c0       	rjmp	.+126    	; 0x187a <HLCD_voidSendCommand+0x10c>
	else if (__tmp > 65535)
    17fc:	6d 89       	ldd	r22, Y+21	; 0x15
    17fe:	7e 89       	ldd	r23, Y+22	; 0x16
    1800:	8f 89       	ldd	r24, Y+23	; 0x17
    1802:	98 8d       	ldd	r25, Y+24	; 0x18
    1804:	20 e0       	ldi	r18, 0x00	; 0
    1806:	3f ef       	ldi	r19, 0xFF	; 255
    1808:	4f e7       	ldi	r20, 0x7F	; 127
    180a:	57 e4       	ldi	r21, 0x47	; 71
    180c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1810:	18 16       	cp	r1, r24
    1812:	4c f5       	brge	.+82     	; 0x1866 <HLCD_voidSendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1814:	69 8d       	ldd	r22, Y+25	; 0x19
    1816:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1818:	8b 8d       	ldd	r24, Y+27	; 0x1b
    181a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    181c:	20 e0       	ldi	r18, 0x00	; 0
    181e:	30 e0       	ldi	r19, 0x00	; 0
    1820:	40 e2       	ldi	r20, 0x20	; 32
    1822:	51 e4       	ldi	r21, 0x41	; 65
    1824:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1828:	dc 01       	movw	r26, r24
    182a:	cb 01       	movw	r24, r22
    182c:	bc 01       	movw	r22, r24
    182e:	cd 01       	movw	r24, r26
    1830:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1834:	dc 01       	movw	r26, r24
    1836:	cb 01       	movw	r24, r22
    1838:	9c 8b       	std	Y+20, r25	; 0x14
    183a:	8b 8b       	std	Y+19, r24	; 0x13
    183c:	0f c0       	rjmp	.+30     	; 0x185c <HLCD_voidSendCommand+0xee>
    183e:	88 ec       	ldi	r24, 0xC8	; 200
    1840:	90 e0       	ldi	r25, 0x00	; 0
    1842:	9a 8b       	std	Y+18, r25	; 0x12
    1844:	89 8b       	std	Y+17, r24	; 0x11
    1846:	89 89       	ldd	r24, Y+17	; 0x11
    1848:	9a 89       	ldd	r25, Y+18	; 0x12
    184a:	01 97       	sbiw	r24, 0x01	; 1
    184c:	f1 f7       	brne	.-4      	; 0x184a <HLCD_voidSendCommand+0xdc>
    184e:	9a 8b       	std	Y+18, r25	; 0x12
    1850:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1852:	8b 89       	ldd	r24, Y+19	; 0x13
    1854:	9c 89       	ldd	r25, Y+20	; 0x14
    1856:	01 97       	sbiw	r24, 0x01	; 1
    1858:	9c 8b       	std	Y+20, r25	; 0x14
    185a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    185c:	8b 89       	ldd	r24, Y+19	; 0x13
    185e:	9c 89       	ldd	r25, Y+20	; 0x14
    1860:	00 97       	sbiw	r24, 0x00	; 0
    1862:	69 f7       	brne	.-38     	; 0x183e <HLCD_voidSendCommand+0xd0>
    1864:	14 c0       	rjmp	.+40     	; 0x188e <HLCD_voidSendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1866:	6d 89       	ldd	r22, Y+21	; 0x15
    1868:	7e 89       	ldd	r23, Y+22	; 0x16
    186a:	8f 89       	ldd	r24, Y+23	; 0x17
    186c:	98 8d       	ldd	r25, Y+24	; 0x18
    186e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1872:	dc 01       	movw	r26, r24
    1874:	cb 01       	movw	r24, r22
    1876:	9c 8b       	std	Y+20, r25	; 0x14
    1878:	8b 8b       	std	Y+19, r24	; 0x13
    187a:	8b 89       	ldd	r24, Y+19	; 0x13
    187c:	9c 89       	ldd	r25, Y+20	; 0x14
    187e:	98 8b       	std	Y+16, r25	; 0x10
    1880:	8f 87       	std	Y+15, r24	; 0x0f
    1882:	8f 85       	ldd	r24, Y+15	; 0x0f
    1884:	98 89       	ldd	r25, Y+16	; 0x10
    1886:	01 97       	sbiw	r24, 0x01	; 1
    1888:	f1 f7       	brne	.-4      	; 0x1886 <HLCD_voidSendCommand+0x118>
    188a:	98 8b       	std	Y+16, r25	; 0x10
    188c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	MDIO_voidSetPinValue('A', 2, 0);
    188e:	81 e4       	ldi	r24, 0x41	; 65
    1890:	62 e0       	ldi	r22, 0x02	; 2
    1892:	40 e0       	ldi	r20, 0x00	; 0
    1894:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>
    1898:	80 e0       	ldi	r24, 0x00	; 0
    189a:	90 e0       	ldi	r25, 0x00	; 0
    189c:	a0 e0       	ldi	r26, 0x00	; 0
    189e:	b0 e4       	ldi	r27, 0x40	; 64
    18a0:	8b 87       	std	Y+11, r24	; 0x0b
    18a2:	9c 87       	std	Y+12, r25	; 0x0c
    18a4:	ad 87       	std	Y+13, r26	; 0x0d
    18a6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18a8:	6b 85       	ldd	r22, Y+11	; 0x0b
    18aa:	7c 85       	ldd	r23, Y+12	; 0x0c
    18ac:	8d 85       	ldd	r24, Y+13	; 0x0d
    18ae:	9e 85       	ldd	r25, Y+14	; 0x0e
    18b0:	20 e0       	ldi	r18, 0x00	; 0
    18b2:	30 e0       	ldi	r19, 0x00	; 0
    18b4:	4a ef       	ldi	r20, 0xFA	; 250
    18b6:	54 e4       	ldi	r21, 0x44	; 68
    18b8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    18bc:	dc 01       	movw	r26, r24
    18be:	cb 01       	movw	r24, r22
    18c0:	8f 83       	std	Y+7, r24	; 0x07
    18c2:	98 87       	std	Y+8, r25	; 0x08
    18c4:	a9 87       	std	Y+9, r26	; 0x09
    18c6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    18c8:	6f 81       	ldd	r22, Y+7	; 0x07
    18ca:	78 85       	ldd	r23, Y+8	; 0x08
    18cc:	89 85       	ldd	r24, Y+9	; 0x09
    18ce:	9a 85       	ldd	r25, Y+10	; 0x0a
    18d0:	20 e0       	ldi	r18, 0x00	; 0
    18d2:	30 e0       	ldi	r19, 0x00	; 0
    18d4:	40 e8       	ldi	r20, 0x80	; 128
    18d6:	5f e3       	ldi	r21, 0x3F	; 63
    18d8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    18dc:	88 23       	and	r24, r24
    18de:	2c f4       	brge	.+10     	; 0x18ea <HLCD_voidSendCommand+0x17c>
		__ticks = 1;
    18e0:	81 e0       	ldi	r24, 0x01	; 1
    18e2:	90 e0       	ldi	r25, 0x00	; 0
    18e4:	9e 83       	std	Y+6, r25	; 0x06
    18e6:	8d 83       	std	Y+5, r24	; 0x05
    18e8:	3f c0       	rjmp	.+126    	; 0x1968 <HLCD_voidSendCommand+0x1fa>
	else if (__tmp > 65535)
    18ea:	6f 81       	ldd	r22, Y+7	; 0x07
    18ec:	78 85       	ldd	r23, Y+8	; 0x08
    18ee:	89 85       	ldd	r24, Y+9	; 0x09
    18f0:	9a 85       	ldd	r25, Y+10	; 0x0a
    18f2:	20 e0       	ldi	r18, 0x00	; 0
    18f4:	3f ef       	ldi	r19, 0xFF	; 255
    18f6:	4f e7       	ldi	r20, 0x7F	; 127
    18f8:	57 e4       	ldi	r21, 0x47	; 71
    18fa:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    18fe:	18 16       	cp	r1, r24
    1900:	4c f5       	brge	.+82     	; 0x1954 <HLCD_voidSendCommand+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1902:	6b 85       	ldd	r22, Y+11	; 0x0b
    1904:	7c 85       	ldd	r23, Y+12	; 0x0c
    1906:	8d 85       	ldd	r24, Y+13	; 0x0d
    1908:	9e 85       	ldd	r25, Y+14	; 0x0e
    190a:	20 e0       	ldi	r18, 0x00	; 0
    190c:	30 e0       	ldi	r19, 0x00	; 0
    190e:	40 e2       	ldi	r20, 0x20	; 32
    1910:	51 e4       	ldi	r21, 0x41	; 65
    1912:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1916:	dc 01       	movw	r26, r24
    1918:	cb 01       	movw	r24, r22
    191a:	bc 01       	movw	r22, r24
    191c:	cd 01       	movw	r24, r26
    191e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1922:	dc 01       	movw	r26, r24
    1924:	cb 01       	movw	r24, r22
    1926:	9e 83       	std	Y+6, r25	; 0x06
    1928:	8d 83       	std	Y+5, r24	; 0x05
    192a:	0f c0       	rjmp	.+30     	; 0x194a <HLCD_voidSendCommand+0x1dc>
    192c:	88 ec       	ldi	r24, 0xC8	; 200
    192e:	90 e0       	ldi	r25, 0x00	; 0
    1930:	9c 83       	std	Y+4, r25	; 0x04
    1932:	8b 83       	std	Y+3, r24	; 0x03
    1934:	8b 81       	ldd	r24, Y+3	; 0x03
    1936:	9c 81       	ldd	r25, Y+4	; 0x04
    1938:	01 97       	sbiw	r24, 0x01	; 1
    193a:	f1 f7       	brne	.-4      	; 0x1938 <HLCD_voidSendCommand+0x1ca>
    193c:	9c 83       	std	Y+4, r25	; 0x04
    193e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1940:	8d 81       	ldd	r24, Y+5	; 0x05
    1942:	9e 81       	ldd	r25, Y+6	; 0x06
    1944:	01 97       	sbiw	r24, 0x01	; 1
    1946:	9e 83       	std	Y+6, r25	; 0x06
    1948:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    194a:	8d 81       	ldd	r24, Y+5	; 0x05
    194c:	9e 81       	ldd	r25, Y+6	; 0x06
    194e:	00 97       	sbiw	r24, 0x00	; 0
    1950:	69 f7       	brne	.-38     	; 0x192c <HLCD_voidSendCommand+0x1be>
    1952:	14 c0       	rjmp	.+40     	; 0x197c <HLCD_voidSendCommand+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1954:	6f 81       	ldd	r22, Y+7	; 0x07
    1956:	78 85       	ldd	r23, Y+8	; 0x08
    1958:	89 85       	ldd	r24, Y+9	; 0x09
    195a:	9a 85       	ldd	r25, Y+10	; 0x0a
    195c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1960:	dc 01       	movw	r26, r24
    1962:	cb 01       	movw	r24, r22
    1964:	9e 83       	std	Y+6, r25	; 0x06
    1966:	8d 83       	std	Y+5, r24	; 0x05
    1968:	8d 81       	ldd	r24, Y+5	; 0x05
    196a:	9e 81       	ldd	r25, Y+6	; 0x06
    196c:	9a 83       	std	Y+2, r25	; 0x02
    196e:	89 83       	std	Y+1, r24	; 0x01
    1970:	89 81       	ldd	r24, Y+1	; 0x01
    1972:	9a 81       	ldd	r25, Y+2	; 0x02
    1974:	01 97       	sbiw	r24, 0x01	; 1
    1976:	f1 f7       	brne	.-4      	; 0x1974 <HLCD_voidSendCommand+0x206>
    1978:	9a 83       	std	Y+2, r25	; 0x02
    197a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    197c:	6d 96       	adiw	r28, 0x1d	; 29
    197e:	0f b6       	in	r0, 0x3f	; 63
    1980:	f8 94       	cli
    1982:	de bf       	out	0x3e, r29	; 62
    1984:	0f be       	out	0x3f, r0	; 63
    1986:	cd bf       	out	0x3d, r28	; 61
    1988:	cf 91       	pop	r28
    198a:	df 91       	pop	r29
    198c:	08 95       	ret

0000198e <HLCD_voidClearScreen>:

void HLCD_voidClearScreen() {
    198e:	df 93       	push	r29
    1990:	cf 93       	push	r28
    1992:	cd b7       	in	r28, 0x3d	; 61
    1994:	de b7       	in	r29, 0x3e	; 62
    1996:	2e 97       	sbiw	r28, 0x0e	; 14
    1998:	0f b6       	in	r0, 0x3f	; 63
    199a:	f8 94       	cli
    199c:	de bf       	out	0x3e, r29	; 62
    199e:	0f be       	out	0x3f, r0	; 63
    19a0:	cd bf       	out	0x3d, r28	; 61
    HLCD_voidSendCommand(0x01); // Send clear display command
    19a2:	81 e0       	ldi	r24, 0x01	; 1
    19a4:	0e 94 b7 0b 	call	0x176e	; 0x176e <HLCD_voidSendCommand>
    19a8:	80 e0       	ldi	r24, 0x00	; 0
    19aa:	90 e0       	ldi	r25, 0x00	; 0
    19ac:	a0 e0       	ldi	r26, 0x00	; 0
    19ae:	b0 e4       	ldi	r27, 0x40	; 64
    19b0:	8b 87       	std	Y+11, r24	; 0x0b
    19b2:	9c 87       	std	Y+12, r25	; 0x0c
    19b4:	ad 87       	std	Y+13, r26	; 0x0d
    19b6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    19b8:	6b 85       	ldd	r22, Y+11	; 0x0b
    19ba:	7c 85       	ldd	r23, Y+12	; 0x0c
    19bc:	8d 85       	ldd	r24, Y+13	; 0x0d
    19be:	9e 85       	ldd	r25, Y+14	; 0x0e
    19c0:	20 e0       	ldi	r18, 0x00	; 0
    19c2:	30 e0       	ldi	r19, 0x00	; 0
    19c4:	4a ef       	ldi	r20, 0xFA	; 250
    19c6:	54 e4       	ldi	r21, 0x44	; 68
    19c8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    19cc:	dc 01       	movw	r26, r24
    19ce:	cb 01       	movw	r24, r22
    19d0:	8f 83       	std	Y+7, r24	; 0x07
    19d2:	98 87       	std	Y+8, r25	; 0x08
    19d4:	a9 87       	std	Y+9, r26	; 0x09
    19d6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    19d8:	6f 81       	ldd	r22, Y+7	; 0x07
    19da:	78 85       	ldd	r23, Y+8	; 0x08
    19dc:	89 85       	ldd	r24, Y+9	; 0x09
    19de:	9a 85       	ldd	r25, Y+10	; 0x0a
    19e0:	20 e0       	ldi	r18, 0x00	; 0
    19e2:	30 e0       	ldi	r19, 0x00	; 0
    19e4:	40 e8       	ldi	r20, 0x80	; 128
    19e6:	5f e3       	ldi	r21, 0x3F	; 63
    19e8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    19ec:	88 23       	and	r24, r24
    19ee:	2c f4       	brge	.+10     	; 0x19fa <HLCD_voidClearScreen+0x6c>
		__ticks = 1;
    19f0:	81 e0       	ldi	r24, 0x01	; 1
    19f2:	90 e0       	ldi	r25, 0x00	; 0
    19f4:	9e 83       	std	Y+6, r25	; 0x06
    19f6:	8d 83       	std	Y+5, r24	; 0x05
    19f8:	3f c0       	rjmp	.+126    	; 0x1a78 <HLCD_voidClearScreen+0xea>
	else if (__tmp > 65535)
    19fa:	6f 81       	ldd	r22, Y+7	; 0x07
    19fc:	78 85       	ldd	r23, Y+8	; 0x08
    19fe:	89 85       	ldd	r24, Y+9	; 0x09
    1a00:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a02:	20 e0       	ldi	r18, 0x00	; 0
    1a04:	3f ef       	ldi	r19, 0xFF	; 255
    1a06:	4f e7       	ldi	r20, 0x7F	; 127
    1a08:	57 e4       	ldi	r21, 0x47	; 71
    1a0a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1a0e:	18 16       	cp	r1, r24
    1a10:	4c f5       	brge	.+82     	; 0x1a64 <HLCD_voidClearScreen+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1a12:	6b 85       	ldd	r22, Y+11	; 0x0b
    1a14:	7c 85       	ldd	r23, Y+12	; 0x0c
    1a16:	8d 85       	ldd	r24, Y+13	; 0x0d
    1a18:	9e 85       	ldd	r25, Y+14	; 0x0e
    1a1a:	20 e0       	ldi	r18, 0x00	; 0
    1a1c:	30 e0       	ldi	r19, 0x00	; 0
    1a1e:	40 e2       	ldi	r20, 0x20	; 32
    1a20:	51 e4       	ldi	r21, 0x41	; 65
    1a22:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a26:	dc 01       	movw	r26, r24
    1a28:	cb 01       	movw	r24, r22
    1a2a:	bc 01       	movw	r22, r24
    1a2c:	cd 01       	movw	r24, r26
    1a2e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a32:	dc 01       	movw	r26, r24
    1a34:	cb 01       	movw	r24, r22
    1a36:	9e 83       	std	Y+6, r25	; 0x06
    1a38:	8d 83       	std	Y+5, r24	; 0x05
    1a3a:	0f c0       	rjmp	.+30     	; 0x1a5a <HLCD_voidClearScreen+0xcc>
    1a3c:	88 ec       	ldi	r24, 0xC8	; 200
    1a3e:	90 e0       	ldi	r25, 0x00	; 0
    1a40:	9c 83       	std	Y+4, r25	; 0x04
    1a42:	8b 83       	std	Y+3, r24	; 0x03
    1a44:	8b 81       	ldd	r24, Y+3	; 0x03
    1a46:	9c 81       	ldd	r25, Y+4	; 0x04
    1a48:	01 97       	sbiw	r24, 0x01	; 1
    1a4a:	f1 f7       	brne	.-4      	; 0x1a48 <HLCD_voidClearScreen+0xba>
    1a4c:	9c 83       	std	Y+4, r25	; 0x04
    1a4e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a50:	8d 81       	ldd	r24, Y+5	; 0x05
    1a52:	9e 81       	ldd	r25, Y+6	; 0x06
    1a54:	01 97       	sbiw	r24, 0x01	; 1
    1a56:	9e 83       	std	Y+6, r25	; 0x06
    1a58:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a5a:	8d 81       	ldd	r24, Y+5	; 0x05
    1a5c:	9e 81       	ldd	r25, Y+6	; 0x06
    1a5e:	00 97       	sbiw	r24, 0x00	; 0
    1a60:	69 f7       	brne	.-38     	; 0x1a3c <HLCD_voidClearScreen+0xae>
    1a62:	14 c0       	rjmp	.+40     	; 0x1a8c <HLCD_voidClearScreen+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a64:	6f 81       	ldd	r22, Y+7	; 0x07
    1a66:	78 85       	ldd	r23, Y+8	; 0x08
    1a68:	89 85       	ldd	r24, Y+9	; 0x09
    1a6a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1a6c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a70:	dc 01       	movw	r26, r24
    1a72:	cb 01       	movw	r24, r22
    1a74:	9e 83       	std	Y+6, r25	; 0x06
    1a76:	8d 83       	std	Y+5, r24	; 0x05
    1a78:	8d 81       	ldd	r24, Y+5	; 0x05
    1a7a:	9e 81       	ldd	r25, Y+6	; 0x06
    1a7c:	9a 83       	std	Y+2, r25	; 0x02
    1a7e:	89 83       	std	Y+1, r24	; 0x01
    1a80:	89 81       	ldd	r24, Y+1	; 0x01
    1a82:	9a 81       	ldd	r25, Y+2	; 0x02
    1a84:	01 97       	sbiw	r24, 0x01	; 1
    1a86:	f1 f7       	brne	.-4      	; 0x1a84 <HLCD_voidClearScreen+0xf6>
    1a88:	9a 83       	std	Y+2, r25	; 0x02
    1a8a:	89 83       	std	Y+1, r24	; 0x01
    _delay_ms(2); // Wait for the clear display operation to complete
}
    1a8c:	2e 96       	adiw	r28, 0x0e	; 14
    1a8e:	0f b6       	in	r0, 0x3f	; 63
    1a90:	f8 94       	cli
    1a92:	de bf       	out	0x3e, r29	; 62
    1a94:	0f be       	out	0x3f, r0	; 63
    1a96:	cd bf       	out	0x3d, r28	; 61
    1a98:	cf 91       	pop	r28
    1a9a:	df 91       	pop	r29
    1a9c:	08 95       	ret

00001a9e <HLCD_voidSendData>:


void HLCD_voidSendData(u8 A_u8Data)
{
    1a9e:	df 93       	push	r29
    1aa0:	cf 93       	push	r28
    1aa2:	cd b7       	in	r28, 0x3d	; 61
    1aa4:	de b7       	in	r29, 0x3e	; 62
    1aa6:	6d 97       	sbiw	r28, 0x1d	; 29
    1aa8:	0f b6       	in	r0, 0x3f	; 63
    1aaa:	f8 94       	cli
    1aac:	de bf       	out	0x3e, r29	; 62
    1aae:	0f be       	out	0x3f, r0	; 63
    1ab0:	cd bf       	out	0x3d, r28	; 61
    1ab2:	8d 8f       	std	Y+29, r24	; 0x1d
	MDIO_voidSetPinValue('A',0,1);
    1ab4:	81 e4       	ldi	r24, 0x41	; 65
    1ab6:	60 e0       	ldi	r22, 0x00	; 0
    1ab8:	41 e0       	ldi	r20, 0x01	; 1
    1aba:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>
	MDIO_voidSetPinValue('A',1,0);
    1abe:	81 e4       	ldi	r24, 0x41	; 65
    1ac0:	61 e0       	ldi	r22, 0x01	; 1
    1ac2:	40 e0       	ldi	r20, 0x00	; 0
    1ac4:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>
	//Write data
	MDIO_voidSetPortValue('B',A_u8Data);
    1ac8:	82 e4       	ldi	r24, 0x42	; 66
    1aca:	6d 8d       	ldd	r22, Y+29	; 0x1d
    1acc:	0e 94 c1 0a 	call	0x1582	; 0x1582 <MDIO_voidSetPortValue>

	//pulse on enable pin
	MDIO_voidSetPinValue('A',2,1);
    1ad0:	81 e4       	ldi	r24, 0x41	; 65
    1ad2:	62 e0       	ldi	r22, 0x02	; 2
    1ad4:	41 e0       	ldi	r20, 0x01	; 1
    1ad6:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>
    1ada:	80 e0       	ldi	r24, 0x00	; 0
    1adc:	90 e0       	ldi	r25, 0x00	; 0
    1ade:	a0 e0       	ldi	r26, 0x00	; 0
    1ae0:	b0 e4       	ldi	r27, 0x40	; 64
    1ae2:	89 8f       	std	Y+25, r24	; 0x19
    1ae4:	9a 8f       	std	Y+26, r25	; 0x1a
    1ae6:	ab 8f       	std	Y+27, r26	; 0x1b
    1ae8:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1aea:	69 8d       	ldd	r22, Y+25	; 0x19
    1aec:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1aee:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1af0:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1af2:	20 e0       	ldi	r18, 0x00	; 0
    1af4:	30 e0       	ldi	r19, 0x00	; 0
    1af6:	4a ef       	ldi	r20, 0xFA	; 250
    1af8:	54 e4       	ldi	r21, 0x44	; 68
    1afa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1afe:	dc 01       	movw	r26, r24
    1b00:	cb 01       	movw	r24, r22
    1b02:	8d 8b       	std	Y+21, r24	; 0x15
    1b04:	9e 8b       	std	Y+22, r25	; 0x16
    1b06:	af 8b       	std	Y+23, r26	; 0x17
    1b08:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1b0a:	6d 89       	ldd	r22, Y+21	; 0x15
    1b0c:	7e 89       	ldd	r23, Y+22	; 0x16
    1b0e:	8f 89       	ldd	r24, Y+23	; 0x17
    1b10:	98 8d       	ldd	r25, Y+24	; 0x18
    1b12:	20 e0       	ldi	r18, 0x00	; 0
    1b14:	30 e0       	ldi	r19, 0x00	; 0
    1b16:	40 e8       	ldi	r20, 0x80	; 128
    1b18:	5f e3       	ldi	r21, 0x3F	; 63
    1b1a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1b1e:	88 23       	and	r24, r24
    1b20:	2c f4       	brge	.+10     	; 0x1b2c <HLCD_voidSendData+0x8e>
		__ticks = 1;
    1b22:	81 e0       	ldi	r24, 0x01	; 1
    1b24:	90 e0       	ldi	r25, 0x00	; 0
    1b26:	9c 8b       	std	Y+20, r25	; 0x14
    1b28:	8b 8b       	std	Y+19, r24	; 0x13
    1b2a:	3f c0       	rjmp	.+126    	; 0x1baa <HLCD_voidSendData+0x10c>
	else if (__tmp > 65535)
    1b2c:	6d 89       	ldd	r22, Y+21	; 0x15
    1b2e:	7e 89       	ldd	r23, Y+22	; 0x16
    1b30:	8f 89       	ldd	r24, Y+23	; 0x17
    1b32:	98 8d       	ldd	r25, Y+24	; 0x18
    1b34:	20 e0       	ldi	r18, 0x00	; 0
    1b36:	3f ef       	ldi	r19, 0xFF	; 255
    1b38:	4f e7       	ldi	r20, 0x7F	; 127
    1b3a:	57 e4       	ldi	r21, 0x47	; 71
    1b3c:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1b40:	18 16       	cp	r1, r24
    1b42:	4c f5       	brge	.+82     	; 0x1b96 <HLCD_voidSendData+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b44:	69 8d       	ldd	r22, Y+25	; 0x19
    1b46:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b48:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b4a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1b4c:	20 e0       	ldi	r18, 0x00	; 0
    1b4e:	30 e0       	ldi	r19, 0x00	; 0
    1b50:	40 e2       	ldi	r20, 0x20	; 32
    1b52:	51 e4       	ldi	r21, 0x41	; 65
    1b54:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b58:	dc 01       	movw	r26, r24
    1b5a:	cb 01       	movw	r24, r22
    1b5c:	bc 01       	movw	r22, r24
    1b5e:	cd 01       	movw	r24, r26
    1b60:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b64:	dc 01       	movw	r26, r24
    1b66:	cb 01       	movw	r24, r22
    1b68:	9c 8b       	std	Y+20, r25	; 0x14
    1b6a:	8b 8b       	std	Y+19, r24	; 0x13
    1b6c:	0f c0       	rjmp	.+30     	; 0x1b8c <HLCD_voidSendData+0xee>
    1b6e:	88 ec       	ldi	r24, 0xC8	; 200
    1b70:	90 e0       	ldi	r25, 0x00	; 0
    1b72:	9a 8b       	std	Y+18, r25	; 0x12
    1b74:	89 8b       	std	Y+17, r24	; 0x11
    1b76:	89 89       	ldd	r24, Y+17	; 0x11
    1b78:	9a 89       	ldd	r25, Y+18	; 0x12
    1b7a:	01 97       	sbiw	r24, 0x01	; 1
    1b7c:	f1 f7       	brne	.-4      	; 0x1b7a <HLCD_voidSendData+0xdc>
    1b7e:	9a 8b       	std	Y+18, r25	; 0x12
    1b80:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b82:	8b 89       	ldd	r24, Y+19	; 0x13
    1b84:	9c 89       	ldd	r25, Y+20	; 0x14
    1b86:	01 97       	sbiw	r24, 0x01	; 1
    1b88:	9c 8b       	std	Y+20, r25	; 0x14
    1b8a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b8c:	8b 89       	ldd	r24, Y+19	; 0x13
    1b8e:	9c 89       	ldd	r25, Y+20	; 0x14
    1b90:	00 97       	sbiw	r24, 0x00	; 0
    1b92:	69 f7       	brne	.-38     	; 0x1b6e <HLCD_voidSendData+0xd0>
    1b94:	14 c0       	rjmp	.+40     	; 0x1bbe <HLCD_voidSendData+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b96:	6d 89       	ldd	r22, Y+21	; 0x15
    1b98:	7e 89       	ldd	r23, Y+22	; 0x16
    1b9a:	8f 89       	ldd	r24, Y+23	; 0x17
    1b9c:	98 8d       	ldd	r25, Y+24	; 0x18
    1b9e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ba2:	dc 01       	movw	r26, r24
    1ba4:	cb 01       	movw	r24, r22
    1ba6:	9c 8b       	std	Y+20, r25	; 0x14
    1ba8:	8b 8b       	std	Y+19, r24	; 0x13
    1baa:	8b 89       	ldd	r24, Y+19	; 0x13
    1bac:	9c 89       	ldd	r25, Y+20	; 0x14
    1bae:	98 8b       	std	Y+16, r25	; 0x10
    1bb0:	8f 87       	std	Y+15, r24	; 0x0f
    1bb2:	8f 85       	ldd	r24, Y+15	; 0x0f
    1bb4:	98 89       	ldd	r25, Y+16	; 0x10
    1bb6:	01 97       	sbiw	r24, 0x01	; 1
    1bb8:	f1 f7       	brne	.-4      	; 0x1bb6 <HLCD_voidSendData+0x118>
    1bba:	98 8b       	std	Y+16, r25	; 0x10
    1bbc:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);
	MDIO_voidSetPinValue('A',2,0);
    1bbe:	81 e4       	ldi	r24, 0x41	; 65
    1bc0:	62 e0       	ldi	r22, 0x02	; 2
    1bc2:	40 e0       	ldi	r20, 0x00	; 0
    1bc4:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>
    1bc8:	80 e0       	ldi	r24, 0x00	; 0
    1bca:	90 e0       	ldi	r25, 0x00	; 0
    1bcc:	a0 e0       	ldi	r26, 0x00	; 0
    1bce:	b0 e4       	ldi	r27, 0x40	; 64
    1bd0:	8b 87       	std	Y+11, r24	; 0x0b
    1bd2:	9c 87       	std	Y+12, r25	; 0x0c
    1bd4:	ad 87       	std	Y+13, r26	; 0x0d
    1bd6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1bd8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1bda:	7c 85       	ldd	r23, Y+12	; 0x0c
    1bdc:	8d 85       	ldd	r24, Y+13	; 0x0d
    1bde:	9e 85       	ldd	r25, Y+14	; 0x0e
    1be0:	20 e0       	ldi	r18, 0x00	; 0
    1be2:	30 e0       	ldi	r19, 0x00	; 0
    1be4:	4a ef       	ldi	r20, 0xFA	; 250
    1be6:	54 e4       	ldi	r21, 0x44	; 68
    1be8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1bec:	dc 01       	movw	r26, r24
    1bee:	cb 01       	movw	r24, r22
    1bf0:	8f 83       	std	Y+7, r24	; 0x07
    1bf2:	98 87       	std	Y+8, r25	; 0x08
    1bf4:	a9 87       	std	Y+9, r26	; 0x09
    1bf6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1bf8:	6f 81       	ldd	r22, Y+7	; 0x07
    1bfa:	78 85       	ldd	r23, Y+8	; 0x08
    1bfc:	89 85       	ldd	r24, Y+9	; 0x09
    1bfe:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c00:	20 e0       	ldi	r18, 0x00	; 0
    1c02:	30 e0       	ldi	r19, 0x00	; 0
    1c04:	40 e8       	ldi	r20, 0x80	; 128
    1c06:	5f e3       	ldi	r21, 0x3F	; 63
    1c08:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1c0c:	88 23       	and	r24, r24
    1c0e:	2c f4       	brge	.+10     	; 0x1c1a <HLCD_voidSendData+0x17c>
		__ticks = 1;
    1c10:	81 e0       	ldi	r24, 0x01	; 1
    1c12:	90 e0       	ldi	r25, 0x00	; 0
    1c14:	9e 83       	std	Y+6, r25	; 0x06
    1c16:	8d 83       	std	Y+5, r24	; 0x05
    1c18:	3f c0       	rjmp	.+126    	; 0x1c98 <HLCD_voidSendData+0x1fa>
	else if (__tmp > 65535)
    1c1a:	6f 81       	ldd	r22, Y+7	; 0x07
    1c1c:	78 85       	ldd	r23, Y+8	; 0x08
    1c1e:	89 85       	ldd	r24, Y+9	; 0x09
    1c20:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c22:	20 e0       	ldi	r18, 0x00	; 0
    1c24:	3f ef       	ldi	r19, 0xFF	; 255
    1c26:	4f e7       	ldi	r20, 0x7F	; 127
    1c28:	57 e4       	ldi	r21, 0x47	; 71
    1c2a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1c2e:	18 16       	cp	r1, r24
    1c30:	4c f5       	brge	.+82     	; 0x1c84 <HLCD_voidSendData+0x1e6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c32:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c34:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c36:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c38:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c3a:	20 e0       	ldi	r18, 0x00	; 0
    1c3c:	30 e0       	ldi	r19, 0x00	; 0
    1c3e:	40 e2       	ldi	r20, 0x20	; 32
    1c40:	51 e4       	ldi	r21, 0x41	; 65
    1c42:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c46:	dc 01       	movw	r26, r24
    1c48:	cb 01       	movw	r24, r22
    1c4a:	bc 01       	movw	r22, r24
    1c4c:	cd 01       	movw	r24, r26
    1c4e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c52:	dc 01       	movw	r26, r24
    1c54:	cb 01       	movw	r24, r22
    1c56:	9e 83       	std	Y+6, r25	; 0x06
    1c58:	8d 83       	std	Y+5, r24	; 0x05
    1c5a:	0f c0       	rjmp	.+30     	; 0x1c7a <HLCD_voidSendData+0x1dc>
    1c5c:	88 ec       	ldi	r24, 0xC8	; 200
    1c5e:	90 e0       	ldi	r25, 0x00	; 0
    1c60:	9c 83       	std	Y+4, r25	; 0x04
    1c62:	8b 83       	std	Y+3, r24	; 0x03
    1c64:	8b 81       	ldd	r24, Y+3	; 0x03
    1c66:	9c 81       	ldd	r25, Y+4	; 0x04
    1c68:	01 97       	sbiw	r24, 0x01	; 1
    1c6a:	f1 f7       	brne	.-4      	; 0x1c68 <HLCD_voidSendData+0x1ca>
    1c6c:	9c 83       	std	Y+4, r25	; 0x04
    1c6e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c70:	8d 81       	ldd	r24, Y+5	; 0x05
    1c72:	9e 81       	ldd	r25, Y+6	; 0x06
    1c74:	01 97       	sbiw	r24, 0x01	; 1
    1c76:	9e 83       	std	Y+6, r25	; 0x06
    1c78:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c7a:	8d 81       	ldd	r24, Y+5	; 0x05
    1c7c:	9e 81       	ldd	r25, Y+6	; 0x06
    1c7e:	00 97       	sbiw	r24, 0x00	; 0
    1c80:	69 f7       	brne	.-38     	; 0x1c5c <HLCD_voidSendData+0x1be>
    1c82:	14 c0       	rjmp	.+40     	; 0x1cac <HLCD_voidSendData+0x20e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c84:	6f 81       	ldd	r22, Y+7	; 0x07
    1c86:	78 85       	ldd	r23, Y+8	; 0x08
    1c88:	89 85       	ldd	r24, Y+9	; 0x09
    1c8a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c8c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c90:	dc 01       	movw	r26, r24
    1c92:	cb 01       	movw	r24, r22
    1c94:	9e 83       	std	Y+6, r25	; 0x06
    1c96:	8d 83       	std	Y+5, r24	; 0x05
    1c98:	8d 81       	ldd	r24, Y+5	; 0x05
    1c9a:	9e 81       	ldd	r25, Y+6	; 0x06
    1c9c:	9a 83       	std	Y+2, r25	; 0x02
    1c9e:	89 83       	std	Y+1, r24	; 0x01
    1ca0:	89 81       	ldd	r24, Y+1	; 0x01
    1ca2:	9a 81       	ldd	r25, Y+2	; 0x02
    1ca4:	01 97       	sbiw	r24, 0x01	; 1
    1ca6:	f1 f7       	brne	.-4      	; 0x1ca4 <HLCD_voidSendData+0x206>
    1ca8:	9a 83       	std	Y+2, r25	; 0x02
    1caa:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
}
    1cac:	6d 96       	adiw	r28, 0x1d	; 29
    1cae:	0f b6       	in	r0, 0x3f	; 63
    1cb0:	f8 94       	cli
    1cb2:	de bf       	out	0x3e, r29	; 62
    1cb4:	0f be       	out	0x3f, r0	; 63
    1cb6:	cd bf       	out	0x3d, r28	; 61
    1cb8:	cf 91       	pop	r28
    1cba:	df 91       	pop	r29
    1cbc:	08 95       	ret

00001cbe <HLCD_voidInit>:

void HLCD_voidInit()
{
    1cbe:	df 93       	push	r29
    1cc0:	cf 93       	push	r28
    1cc2:	cd b7       	in	r28, 0x3d	; 61
    1cc4:	de b7       	in	r29, 0x3e	; 62
    1cc6:	e8 97       	sbiw	r28, 0x38	; 56
    1cc8:	0f b6       	in	r0, 0x3f	; 63
    1cca:	f8 94       	cli
    1ccc:	de bf       	out	0x3e, r29	; 62
    1cce:	0f be       	out	0x3f, r0	; 63
    1cd0:	cd bf       	out	0x3d, r28	; 61
    1cd2:	80 e0       	ldi	r24, 0x00	; 0
    1cd4:	90 e0       	ldi	r25, 0x00	; 0
    1cd6:	a0 e2       	ldi	r26, 0x20	; 32
    1cd8:	b2 e4       	ldi	r27, 0x42	; 66
    1cda:	8d ab       	std	Y+53, r24	; 0x35
    1cdc:	9e ab       	std	Y+54, r25	; 0x36
    1cde:	af ab       	std	Y+55, r26	; 0x37
    1ce0:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ce2:	6d a9       	ldd	r22, Y+53	; 0x35
    1ce4:	7e a9       	ldd	r23, Y+54	; 0x36
    1ce6:	8f a9       	ldd	r24, Y+55	; 0x37
    1ce8:	98 ad       	ldd	r25, Y+56	; 0x38
    1cea:	20 e0       	ldi	r18, 0x00	; 0
    1cec:	30 e0       	ldi	r19, 0x00	; 0
    1cee:	4a ef       	ldi	r20, 0xFA	; 250
    1cf0:	54 e4       	ldi	r21, 0x44	; 68
    1cf2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cf6:	dc 01       	movw	r26, r24
    1cf8:	cb 01       	movw	r24, r22
    1cfa:	89 ab       	std	Y+49, r24	; 0x31
    1cfc:	9a ab       	std	Y+50, r25	; 0x32
    1cfe:	ab ab       	std	Y+51, r26	; 0x33
    1d00:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1d02:	69 a9       	ldd	r22, Y+49	; 0x31
    1d04:	7a a9       	ldd	r23, Y+50	; 0x32
    1d06:	8b a9       	ldd	r24, Y+51	; 0x33
    1d08:	9c a9       	ldd	r25, Y+52	; 0x34
    1d0a:	20 e0       	ldi	r18, 0x00	; 0
    1d0c:	30 e0       	ldi	r19, 0x00	; 0
    1d0e:	40 e8       	ldi	r20, 0x80	; 128
    1d10:	5f e3       	ldi	r21, 0x3F	; 63
    1d12:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1d16:	88 23       	and	r24, r24
    1d18:	2c f4       	brge	.+10     	; 0x1d24 <HLCD_voidInit+0x66>
		__ticks = 1;
    1d1a:	81 e0       	ldi	r24, 0x01	; 1
    1d1c:	90 e0       	ldi	r25, 0x00	; 0
    1d1e:	98 ab       	std	Y+48, r25	; 0x30
    1d20:	8f a7       	std	Y+47, r24	; 0x2f
    1d22:	3f c0       	rjmp	.+126    	; 0x1da2 <HLCD_voidInit+0xe4>
	else if (__tmp > 65535)
    1d24:	69 a9       	ldd	r22, Y+49	; 0x31
    1d26:	7a a9       	ldd	r23, Y+50	; 0x32
    1d28:	8b a9       	ldd	r24, Y+51	; 0x33
    1d2a:	9c a9       	ldd	r25, Y+52	; 0x34
    1d2c:	20 e0       	ldi	r18, 0x00	; 0
    1d2e:	3f ef       	ldi	r19, 0xFF	; 255
    1d30:	4f e7       	ldi	r20, 0x7F	; 127
    1d32:	57 e4       	ldi	r21, 0x47	; 71
    1d34:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1d38:	18 16       	cp	r1, r24
    1d3a:	4c f5       	brge	.+82     	; 0x1d8e <HLCD_voidInit+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d3c:	6d a9       	ldd	r22, Y+53	; 0x35
    1d3e:	7e a9       	ldd	r23, Y+54	; 0x36
    1d40:	8f a9       	ldd	r24, Y+55	; 0x37
    1d42:	98 ad       	ldd	r25, Y+56	; 0x38
    1d44:	20 e0       	ldi	r18, 0x00	; 0
    1d46:	30 e0       	ldi	r19, 0x00	; 0
    1d48:	40 e2       	ldi	r20, 0x20	; 32
    1d4a:	51 e4       	ldi	r21, 0x41	; 65
    1d4c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d50:	dc 01       	movw	r26, r24
    1d52:	cb 01       	movw	r24, r22
    1d54:	bc 01       	movw	r22, r24
    1d56:	cd 01       	movw	r24, r26
    1d58:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d5c:	dc 01       	movw	r26, r24
    1d5e:	cb 01       	movw	r24, r22
    1d60:	98 ab       	std	Y+48, r25	; 0x30
    1d62:	8f a7       	std	Y+47, r24	; 0x2f
    1d64:	0f c0       	rjmp	.+30     	; 0x1d84 <HLCD_voidInit+0xc6>
    1d66:	88 ec       	ldi	r24, 0xC8	; 200
    1d68:	90 e0       	ldi	r25, 0x00	; 0
    1d6a:	9e a7       	std	Y+46, r25	; 0x2e
    1d6c:	8d a7       	std	Y+45, r24	; 0x2d
    1d6e:	8d a5       	ldd	r24, Y+45	; 0x2d
    1d70:	9e a5       	ldd	r25, Y+46	; 0x2e
    1d72:	01 97       	sbiw	r24, 0x01	; 1
    1d74:	f1 f7       	brne	.-4      	; 0x1d72 <HLCD_voidInit+0xb4>
    1d76:	9e a7       	std	Y+46, r25	; 0x2e
    1d78:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d7a:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d7c:	98 a9       	ldd	r25, Y+48	; 0x30
    1d7e:	01 97       	sbiw	r24, 0x01	; 1
    1d80:	98 ab       	std	Y+48, r25	; 0x30
    1d82:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d84:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d86:	98 a9       	ldd	r25, Y+48	; 0x30
    1d88:	00 97       	sbiw	r24, 0x00	; 0
    1d8a:	69 f7       	brne	.-38     	; 0x1d66 <HLCD_voidInit+0xa8>
    1d8c:	14 c0       	rjmp	.+40     	; 0x1db6 <HLCD_voidInit+0xf8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d8e:	69 a9       	ldd	r22, Y+49	; 0x31
    1d90:	7a a9       	ldd	r23, Y+50	; 0x32
    1d92:	8b a9       	ldd	r24, Y+51	; 0x33
    1d94:	9c a9       	ldd	r25, Y+52	; 0x34
    1d96:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d9a:	dc 01       	movw	r26, r24
    1d9c:	cb 01       	movw	r24, r22
    1d9e:	98 ab       	std	Y+48, r25	; 0x30
    1da0:	8f a7       	std	Y+47, r24	; 0x2f
    1da2:	8f a5       	ldd	r24, Y+47	; 0x2f
    1da4:	98 a9       	ldd	r25, Y+48	; 0x30
    1da6:	9c a7       	std	Y+44, r25	; 0x2c
    1da8:	8b a7       	std	Y+43, r24	; 0x2b
    1daa:	8b a5       	ldd	r24, Y+43	; 0x2b
    1dac:	9c a5       	ldd	r25, Y+44	; 0x2c
    1dae:	01 97       	sbiw	r24, 0x01	; 1
    1db0:	f1 f7       	brne	.-4      	; 0x1dae <HLCD_voidInit+0xf0>
    1db2:	9c a7       	std	Y+44, r25	; 0x2c
    1db4:	8b a7       	std	Y+43, r24	; 0x2b
	//Wait for more than 30 micros
	_delay_ms(40);

	//Function set 0b00111000
	HLCD_voidSendCommand(0b00111000);
    1db6:	88 e3       	ldi	r24, 0x38	; 56
    1db8:	0e 94 b7 0b 	call	0x176e	; 0x176e <HLCD_voidSendCommand>
    1dbc:	80 e0       	ldi	r24, 0x00	; 0
    1dbe:	90 e0       	ldi	r25, 0x00	; 0
    1dc0:	a0 e8       	ldi	r26, 0x80	; 128
    1dc2:	bf e3       	ldi	r27, 0x3F	; 63
    1dc4:	8f a3       	std	Y+39, r24	; 0x27
    1dc6:	98 a7       	std	Y+40, r25	; 0x28
    1dc8:	a9 a7       	std	Y+41, r26	; 0x29
    1dca:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1dcc:	6f a1       	ldd	r22, Y+39	; 0x27
    1dce:	78 a5       	ldd	r23, Y+40	; 0x28
    1dd0:	89 a5       	ldd	r24, Y+41	; 0x29
    1dd2:	9a a5       	ldd	r25, Y+42	; 0x2a
    1dd4:	20 e0       	ldi	r18, 0x00	; 0
    1dd6:	30 e0       	ldi	r19, 0x00	; 0
    1dd8:	4a ef       	ldi	r20, 0xFA	; 250
    1dda:	54 e4       	ldi	r21, 0x44	; 68
    1ddc:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1de0:	dc 01       	movw	r26, r24
    1de2:	cb 01       	movw	r24, r22
    1de4:	8b a3       	std	Y+35, r24	; 0x23
    1de6:	9c a3       	std	Y+36, r25	; 0x24
    1de8:	ad a3       	std	Y+37, r26	; 0x25
    1dea:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1dec:	6b a1       	ldd	r22, Y+35	; 0x23
    1dee:	7c a1       	ldd	r23, Y+36	; 0x24
    1df0:	8d a1       	ldd	r24, Y+37	; 0x25
    1df2:	9e a1       	ldd	r25, Y+38	; 0x26
    1df4:	20 e0       	ldi	r18, 0x00	; 0
    1df6:	30 e0       	ldi	r19, 0x00	; 0
    1df8:	40 e8       	ldi	r20, 0x80	; 128
    1dfa:	5f e3       	ldi	r21, 0x3F	; 63
    1dfc:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1e00:	88 23       	and	r24, r24
    1e02:	2c f4       	brge	.+10     	; 0x1e0e <HLCD_voidInit+0x150>
		__ticks = 1;
    1e04:	81 e0       	ldi	r24, 0x01	; 1
    1e06:	90 e0       	ldi	r25, 0x00	; 0
    1e08:	9a a3       	std	Y+34, r25	; 0x22
    1e0a:	89 a3       	std	Y+33, r24	; 0x21
    1e0c:	3f c0       	rjmp	.+126    	; 0x1e8c <HLCD_voidInit+0x1ce>
	else if (__tmp > 65535)
    1e0e:	6b a1       	ldd	r22, Y+35	; 0x23
    1e10:	7c a1       	ldd	r23, Y+36	; 0x24
    1e12:	8d a1       	ldd	r24, Y+37	; 0x25
    1e14:	9e a1       	ldd	r25, Y+38	; 0x26
    1e16:	20 e0       	ldi	r18, 0x00	; 0
    1e18:	3f ef       	ldi	r19, 0xFF	; 255
    1e1a:	4f e7       	ldi	r20, 0x7F	; 127
    1e1c:	57 e4       	ldi	r21, 0x47	; 71
    1e1e:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1e22:	18 16       	cp	r1, r24
    1e24:	4c f5       	brge	.+82     	; 0x1e78 <HLCD_voidInit+0x1ba>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1e26:	6f a1       	ldd	r22, Y+39	; 0x27
    1e28:	78 a5       	ldd	r23, Y+40	; 0x28
    1e2a:	89 a5       	ldd	r24, Y+41	; 0x29
    1e2c:	9a a5       	ldd	r25, Y+42	; 0x2a
    1e2e:	20 e0       	ldi	r18, 0x00	; 0
    1e30:	30 e0       	ldi	r19, 0x00	; 0
    1e32:	40 e2       	ldi	r20, 0x20	; 32
    1e34:	51 e4       	ldi	r21, 0x41	; 65
    1e36:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e3a:	dc 01       	movw	r26, r24
    1e3c:	cb 01       	movw	r24, r22
    1e3e:	bc 01       	movw	r22, r24
    1e40:	cd 01       	movw	r24, r26
    1e42:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e46:	dc 01       	movw	r26, r24
    1e48:	cb 01       	movw	r24, r22
    1e4a:	9a a3       	std	Y+34, r25	; 0x22
    1e4c:	89 a3       	std	Y+33, r24	; 0x21
    1e4e:	0f c0       	rjmp	.+30     	; 0x1e6e <HLCD_voidInit+0x1b0>
    1e50:	88 ec       	ldi	r24, 0xC8	; 200
    1e52:	90 e0       	ldi	r25, 0x00	; 0
    1e54:	98 a3       	std	Y+32, r25	; 0x20
    1e56:	8f 8f       	std	Y+31, r24	; 0x1f
    1e58:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1e5a:	98 a1       	ldd	r25, Y+32	; 0x20
    1e5c:	01 97       	sbiw	r24, 0x01	; 1
    1e5e:	f1 f7       	brne	.-4      	; 0x1e5c <HLCD_voidInit+0x19e>
    1e60:	98 a3       	std	Y+32, r25	; 0x20
    1e62:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e64:	89 a1       	ldd	r24, Y+33	; 0x21
    1e66:	9a a1       	ldd	r25, Y+34	; 0x22
    1e68:	01 97       	sbiw	r24, 0x01	; 1
    1e6a:	9a a3       	std	Y+34, r25	; 0x22
    1e6c:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e6e:	89 a1       	ldd	r24, Y+33	; 0x21
    1e70:	9a a1       	ldd	r25, Y+34	; 0x22
    1e72:	00 97       	sbiw	r24, 0x00	; 0
    1e74:	69 f7       	brne	.-38     	; 0x1e50 <HLCD_voidInit+0x192>
    1e76:	14 c0       	rjmp	.+40     	; 0x1ea0 <HLCD_voidInit+0x1e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e78:	6b a1       	ldd	r22, Y+35	; 0x23
    1e7a:	7c a1       	ldd	r23, Y+36	; 0x24
    1e7c:	8d a1       	ldd	r24, Y+37	; 0x25
    1e7e:	9e a1       	ldd	r25, Y+38	; 0x26
    1e80:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e84:	dc 01       	movw	r26, r24
    1e86:	cb 01       	movw	r24, r22
    1e88:	9a a3       	std	Y+34, r25	; 0x22
    1e8a:	89 a3       	std	Y+33, r24	; 0x21
    1e8c:	89 a1       	ldd	r24, Y+33	; 0x21
    1e8e:	9a a1       	ldd	r25, Y+34	; 0x22
    1e90:	9e 8f       	std	Y+30, r25	; 0x1e
    1e92:	8d 8f       	std	Y+29, r24	; 0x1d
    1e94:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1e96:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1e98:	01 97       	sbiw	r24, 0x01	; 1
    1e9a:	f1 f7       	brne	.-4      	; 0x1e98 <HLCD_voidInit+0x1da>
    1e9c:	9e 8f       	std	Y+30, r25	; 0x1e
    1e9e:	8d 8f       	std	Y+29, r24	; 0x1d

	//Wait for 40 ms
	_delay_ms(1);

	//Display ON/OFF  0b00001111
	HLCD_voidSendCommand(0b00001111);
    1ea0:	8f e0       	ldi	r24, 0x0F	; 15
    1ea2:	0e 94 b7 0b 	call	0x176e	; 0x176e <HLCD_voidSendCommand>
    1ea6:	80 e0       	ldi	r24, 0x00	; 0
    1ea8:	90 e0       	ldi	r25, 0x00	; 0
    1eaa:	a0 e8       	ldi	r26, 0x80	; 128
    1eac:	bf e3       	ldi	r27, 0x3F	; 63
    1eae:	89 8f       	std	Y+25, r24	; 0x19
    1eb0:	9a 8f       	std	Y+26, r25	; 0x1a
    1eb2:	ab 8f       	std	Y+27, r26	; 0x1b
    1eb4:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1eb6:	69 8d       	ldd	r22, Y+25	; 0x19
    1eb8:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1eba:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1ebc:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1ebe:	20 e0       	ldi	r18, 0x00	; 0
    1ec0:	30 e0       	ldi	r19, 0x00	; 0
    1ec2:	4a ef       	ldi	r20, 0xFA	; 250
    1ec4:	54 e4       	ldi	r21, 0x44	; 68
    1ec6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1eca:	dc 01       	movw	r26, r24
    1ecc:	cb 01       	movw	r24, r22
    1ece:	8d 8b       	std	Y+21, r24	; 0x15
    1ed0:	9e 8b       	std	Y+22, r25	; 0x16
    1ed2:	af 8b       	std	Y+23, r26	; 0x17
    1ed4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1ed6:	6d 89       	ldd	r22, Y+21	; 0x15
    1ed8:	7e 89       	ldd	r23, Y+22	; 0x16
    1eda:	8f 89       	ldd	r24, Y+23	; 0x17
    1edc:	98 8d       	ldd	r25, Y+24	; 0x18
    1ede:	20 e0       	ldi	r18, 0x00	; 0
    1ee0:	30 e0       	ldi	r19, 0x00	; 0
    1ee2:	40 e8       	ldi	r20, 0x80	; 128
    1ee4:	5f e3       	ldi	r21, 0x3F	; 63
    1ee6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1eea:	88 23       	and	r24, r24
    1eec:	2c f4       	brge	.+10     	; 0x1ef8 <HLCD_voidInit+0x23a>
		__ticks = 1;
    1eee:	81 e0       	ldi	r24, 0x01	; 1
    1ef0:	90 e0       	ldi	r25, 0x00	; 0
    1ef2:	9c 8b       	std	Y+20, r25	; 0x14
    1ef4:	8b 8b       	std	Y+19, r24	; 0x13
    1ef6:	3f c0       	rjmp	.+126    	; 0x1f76 <HLCD_voidInit+0x2b8>
	else if (__tmp > 65535)
    1ef8:	6d 89       	ldd	r22, Y+21	; 0x15
    1efa:	7e 89       	ldd	r23, Y+22	; 0x16
    1efc:	8f 89       	ldd	r24, Y+23	; 0x17
    1efe:	98 8d       	ldd	r25, Y+24	; 0x18
    1f00:	20 e0       	ldi	r18, 0x00	; 0
    1f02:	3f ef       	ldi	r19, 0xFF	; 255
    1f04:	4f e7       	ldi	r20, 0x7F	; 127
    1f06:	57 e4       	ldi	r21, 0x47	; 71
    1f08:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1f0c:	18 16       	cp	r1, r24
    1f0e:	4c f5       	brge	.+82     	; 0x1f62 <HLCD_voidInit+0x2a4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f10:	69 8d       	ldd	r22, Y+25	; 0x19
    1f12:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f14:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f16:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f18:	20 e0       	ldi	r18, 0x00	; 0
    1f1a:	30 e0       	ldi	r19, 0x00	; 0
    1f1c:	40 e2       	ldi	r20, 0x20	; 32
    1f1e:	51 e4       	ldi	r21, 0x41	; 65
    1f20:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f24:	dc 01       	movw	r26, r24
    1f26:	cb 01       	movw	r24, r22
    1f28:	bc 01       	movw	r22, r24
    1f2a:	cd 01       	movw	r24, r26
    1f2c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f30:	dc 01       	movw	r26, r24
    1f32:	cb 01       	movw	r24, r22
    1f34:	9c 8b       	std	Y+20, r25	; 0x14
    1f36:	8b 8b       	std	Y+19, r24	; 0x13
    1f38:	0f c0       	rjmp	.+30     	; 0x1f58 <HLCD_voidInit+0x29a>
    1f3a:	88 ec       	ldi	r24, 0xC8	; 200
    1f3c:	90 e0       	ldi	r25, 0x00	; 0
    1f3e:	9a 8b       	std	Y+18, r25	; 0x12
    1f40:	89 8b       	std	Y+17, r24	; 0x11
    1f42:	89 89       	ldd	r24, Y+17	; 0x11
    1f44:	9a 89       	ldd	r25, Y+18	; 0x12
    1f46:	01 97       	sbiw	r24, 0x01	; 1
    1f48:	f1 f7       	brne	.-4      	; 0x1f46 <HLCD_voidInit+0x288>
    1f4a:	9a 8b       	std	Y+18, r25	; 0x12
    1f4c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f4e:	8b 89       	ldd	r24, Y+19	; 0x13
    1f50:	9c 89       	ldd	r25, Y+20	; 0x14
    1f52:	01 97       	sbiw	r24, 0x01	; 1
    1f54:	9c 8b       	std	Y+20, r25	; 0x14
    1f56:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f58:	8b 89       	ldd	r24, Y+19	; 0x13
    1f5a:	9c 89       	ldd	r25, Y+20	; 0x14
    1f5c:	00 97       	sbiw	r24, 0x00	; 0
    1f5e:	69 f7       	brne	.-38     	; 0x1f3a <HLCD_voidInit+0x27c>
    1f60:	14 c0       	rjmp	.+40     	; 0x1f8a <HLCD_voidInit+0x2cc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f62:	6d 89       	ldd	r22, Y+21	; 0x15
    1f64:	7e 89       	ldd	r23, Y+22	; 0x16
    1f66:	8f 89       	ldd	r24, Y+23	; 0x17
    1f68:	98 8d       	ldd	r25, Y+24	; 0x18
    1f6a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f6e:	dc 01       	movw	r26, r24
    1f70:	cb 01       	movw	r24, r22
    1f72:	9c 8b       	std	Y+20, r25	; 0x14
    1f74:	8b 8b       	std	Y+19, r24	; 0x13
    1f76:	8b 89       	ldd	r24, Y+19	; 0x13
    1f78:	9c 89       	ldd	r25, Y+20	; 0x14
    1f7a:	98 8b       	std	Y+16, r25	; 0x10
    1f7c:	8f 87       	std	Y+15, r24	; 0x0f
    1f7e:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f80:	98 89       	ldd	r25, Y+16	; 0x10
    1f82:	01 97       	sbiw	r24, 0x01	; 1
    1f84:	f1 f7       	brne	.-4      	; 0x1f82 <HLCD_voidInit+0x2c4>
    1f86:	98 8b       	std	Y+16, r25	; 0x10
    1f88:	8f 87       	std	Y+15, r24	; 0x0f

	//Wait for 40 ms
	_delay_ms(1);

	//Clear Display 0b0000001 -----------
	HLCD_voidSendCommand(0b00000001);
    1f8a:	81 e0       	ldi	r24, 0x01	; 1
    1f8c:	0e 94 b7 0b 	call	0x176e	; 0x176e <HLCD_voidSendCommand>
    1f90:	80 e0       	ldi	r24, 0x00	; 0
    1f92:	90 e0       	ldi	r25, 0x00	; 0
    1f94:	a0 e0       	ldi	r26, 0x00	; 0
    1f96:	b0 e4       	ldi	r27, 0x40	; 64
    1f98:	8b 87       	std	Y+11, r24	; 0x0b
    1f9a:	9c 87       	std	Y+12, r25	; 0x0c
    1f9c:	ad 87       	std	Y+13, r26	; 0x0d
    1f9e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1fa0:	6b 85       	ldd	r22, Y+11	; 0x0b
    1fa2:	7c 85       	ldd	r23, Y+12	; 0x0c
    1fa4:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fa6:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fa8:	20 e0       	ldi	r18, 0x00	; 0
    1faa:	30 e0       	ldi	r19, 0x00	; 0
    1fac:	4a ef       	ldi	r20, 0xFA	; 250
    1fae:	54 e4       	ldi	r21, 0x44	; 68
    1fb0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1fb4:	dc 01       	movw	r26, r24
    1fb6:	cb 01       	movw	r24, r22
    1fb8:	8f 83       	std	Y+7, r24	; 0x07
    1fba:	98 87       	std	Y+8, r25	; 0x08
    1fbc:	a9 87       	std	Y+9, r26	; 0x09
    1fbe:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1fc0:	6f 81       	ldd	r22, Y+7	; 0x07
    1fc2:	78 85       	ldd	r23, Y+8	; 0x08
    1fc4:	89 85       	ldd	r24, Y+9	; 0x09
    1fc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fc8:	20 e0       	ldi	r18, 0x00	; 0
    1fca:	30 e0       	ldi	r19, 0x00	; 0
    1fcc:	40 e8       	ldi	r20, 0x80	; 128
    1fce:	5f e3       	ldi	r21, 0x3F	; 63
    1fd0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1fd4:	88 23       	and	r24, r24
    1fd6:	2c f4       	brge	.+10     	; 0x1fe2 <HLCD_voidInit+0x324>
		__ticks = 1;
    1fd8:	81 e0       	ldi	r24, 0x01	; 1
    1fda:	90 e0       	ldi	r25, 0x00	; 0
    1fdc:	9e 83       	std	Y+6, r25	; 0x06
    1fde:	8d 83       	std	Y+5, r24	; 0x05
    1fe0:	3f c0       	rjmp	.+126    	; 0x2060 <HLCD_voidInit+0x3a2>
	else if (__tmp > 65535)
    1fe2:	6f 81       	ldd	r22, Y+7	; 0x07
    1fe4:	78 85       	ldd	r23, Y+8	; 0x08
    1fe6:	89 85       	ldd	r24, Y+9	; 0x09
    1fe8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fea:	20 e0       	ldi	r18, 0x00	; 0
    1fec:	3f ef       	ldi	r19, 0xFF	; 255
    1fee:	4f e7       	ldi	r20, 0x7F	; 127
    1ff0:	57 e4       	ldi	r21, 0x47	; 71
    1ff2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1ff6:	18 16       	cp	r1, r24
    1ff8:	4c f5       	brge	.+82     	; 0x204c <HLCD_voidInit+0x38e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ffa:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ffc:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ffe:	8d 85       	ldd	r24, Y+13	; 0x0d
    2000:	9e 85       	ldd	r25, Y+14	; 0x0e
    2002:	20 e0       	ldi	r18, 0x00	; 0
    2004:	30 e0       	ldi	r19, 0x00	; 0
    2006:	40 e2       	ldi	r20, 0x20	; 32
    2008:	51 e4       	ldi	r21, 0x41	; 65
    200a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    200e:	dc 01       	movw	r26, r24
    2010:	cb 01       	movw	r24, r22
    2012:	bc 01       	movw	r22, r24
    2014:	cd 01       	movw	r24, r26
    2016:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    201a:	dc 01       	movw	r26, r24
    201c:	cb 01       	movw	r24, r22
    201e:	9e 83       	std	Y+6, r25	; 0x06
    2020:	8d 83       	std	Y+5, r24	; 0x05
    2022:	0f c0       	rjmp	.+30     	; 0x2042 <HLCD_voidInit+0x384>
    2024:	88 ec       	ldi	r24, 0xC8	; 200
    2026:	90 e0       	ldi	r25, 0x00	; 0
    2028:	9c 83       	std	Y+4, r25	; 0x04
    202a:	8b 83       	std	Y+3, r24	; 0x03
    202c:	8b 81       	ldd	r24, Y+3	; 0x03
    202e:	9c 81       	ldd	r25, Y+4	; 0x04
    2030:	01 97       	sbiw	r24, 0x01	; 1
    2032:	f1 f7       	brne	.-4      	; 0x2030 <HLCD_voidInit+0x372>
    2034:	9c 83       	std	Y+4, r25	; 0x04
    2036:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2038:	8d 81       	ldd	r24, Y+5	; 0x05
    203a:	9e 81       	ldd	r25, Y+6	; 0x06
    203c:	01 97       	sbiw	r24, 0x01	; 1
    203e:	9e 83       	std	Y+6, r25	; 0x06
    2040:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2042:	8d 81       	ldd	r24, Y+5	; 0x05
    2044:	9e 81       	ldd	r25, Y+6	; 0x06
    2046:	00 97       	sbiw	r24, 0x00	; 0
    2048:	69 f7       	brne	.-38     	; 0x2024 <HLCD_voidInit+0x366>
    204a:	14 c0       	rjmp	.+40     	; 0x2074 <HLCD_voidInit+0x3b6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    204c:	6f 81       	ldd	r22, Y+7	; 0x07
    204e:	78 85       	ldd	r23, Y+8	; 0x08
    2050:	89 85       	ldd	r24, Y+9	; 0x09
    2052:	9a 85       	ldd	r25, Y+10	; 0x0a
    2054:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2058:	dc 01       	movw	r26, r24
    205a:	cb 01       	movw	r24, r22
    205c:	9e 83       	std	Y+6, r25	; 0x06
    205e:	8d 83       	std	Y+5, r24	; 0x05
    2060:	8d 81       	ldd	r24, Y+5	; 0x05
    2062:	9e 81       	ldd	r25, Y+6	; 0x06
    2064:	9a 83       	std	Y+2, r25	; 0x02
    2066:	89 83       	std	Y+1, r24	; 0x01
    2068:	89 81       	ldd	r24, Y+1	; 0x01
    206a:	9a 81       	ldd	r25, Y+2	; 0x02
    206c:	01 97       	sbiw	r24, 0x01	; 1
    206e:	f1 f7       	brne	.-4      	; 0x206c <HLCD_voidInit+0x3ae>
    2070:	9a 83       	std	Y+2, r25	; 0x02
    2072:	89 83       	std	Y+1, r24	; 0x01

	//wait for 2ms
	_delay_ms(2);

	//Entry mode set 0b00000110
	HLCD_voidSendCommand(0b00000110);
    2074:	86 e0       	ldi	r24, 0x06	; 6
    2076:	0e 94 b7 0b 	call	0x176e	; 0x176e <HLCD_voidSendCommand>

}
    207a:	e8 96       	adiw	r28, 0x38	; 56
    207c:	0f b6       	in	r0, 0x3f	; 63
    207e:	f8 94       	cli
    2080:	de bf       	out	0x3e, r29	; 62
    2082:	0f be       	out	0x3f, r0	; 63
    2084:	cd bf       	out	0x3d, r28	; 61
    2086:	cf 91       	pop	r28
    2088:	df 91       	pop	r29
    208a:	08 95       	ret

0000208c <HLCD_voidGoTo>:

void HLCD_voidGoTo(u8 A_u8Row, u8 A_u8Col)
{
    208c:	df 93       	push	r29
    208e:	cf 93       	push	r28
    2090:	00 d0       	rcall	.+0      	; 0x2092 <HLCD_voidGoTo+0x6>
    2092:	0f 92       	push	r0
    2094:	cd b7       	in	r28, 0x3d	; 61
    2096:	de b7       	in	r29, 0x3e	; 62
    2098:	8a 83       	std	Y+2, r24	; 0x02
    209a:	6b 83       	std	Y+3, r22	; 0x03
	u8 L_u8DDRamAddress ;
	if(A_u8Row < 2 && A_u8Col < 16 )
    209c:	8a 81       	ldd	r24, Y+2	; 0x02
    209e:	82 30       	cpi	r24, 0x02	; 2
    20a0:	90 f4       	brcc	.+36     	; 0x20c6 <HLCD_voidGoTo+0x3a>
    20a2:	8b 81       	ldd	r24, Y+3	; 0x03
    20a4:	80 31       	cpi	r24, 0x10	; 16
    20a6:	78 f4       	brcc	.+30     	; 0x20c6 <HLCD_voidGoTo+0x3a>
	{
		if(A_u8Row == 0)
    20a8:	8a 81       	ldd	r24, Y+2	; 0x02
    20aa:	88 23       	and	r24, r24
    20ac:	19 f4       	brne	.+6      	; 0x20b4 <HLCD_voidGoTo+0x28>
		{
			L_u8DDRamAddress = 0x00+A_u8Col;
    20ae:	8b 81       	ldd	r24, Y+3	; 0x03
    20b0:	89 83       	std	Y+1, r24	; 0x01
    20b2:	03 c0       	rjmp	.+6      	; 0x20ba <HLCD_voidGoTo+0x2e>
		}
		else
		{
			L_u8DDRamAddress = 0x40+A_u8Col;
    20b4:	8b 81       	ldd	r24, Y+3	; 0x03
    20b6:	80 5c       	subi	r24, 0xC0	; 192
    20b8:	89 83       	std	Y+1, r24	; 0x01
		}
		SET_BIT(L_u8DDRamAddress, 7);
    20ba:	89 81       	ldd	r24, Y+1	; 0x01
    20bc:	80 68       	ori	r24, 0x80	; 128
    20be:	89 83       	std	Y+1, r24	; 0x01
		HLCD_voidSendCommand(L_u8DDRamAddress);
    20c0:	89 81       	ldd	r24, Y+1	; 0x01
    20c2:	0e 94 b7 0b 	call	0x176e	; 0x176e <HLCD_voidSendCommand>

	}
}
    20c6:	0f 90       	pop	r0
    20c8:	0f 90       	pop	r0
    20ca:	0f 90       	pop	r0
    20cc:	cf 91       	pop	r28
    20ce:	df 91       	pop	r29
    20d0:	08 95       	ret

000020d2 <HLCD_voidSendString>:



void HLCD_voidSendString(u8 *String){
    20d2:	df 93       	push	r29
    20d4:	cf 93       	push	r28
    20d6:	00 d0       	rcall	.+0      	; 0x20d8 <HLCD_voidSendString+0x6>
    20d8:	0f 92       	push	r0
    20da:	cd b7       	in	r28, 0x3d	; 61
    20dc:	de b7       	in	r29, 0x3e	; 62
    20de:	9b 83       	std	Y+3, r25	; 0x03
    20e0:	8a 83       	std	Y+2, r24	; 0x02
	u8 i =0;
    20e2:	19 82       	std	Y+1, r1	; 0x01
    20e4:	0e c0       	rjmp	.+28     	; 0x2102 <HLCD_voidSendString+0x30>
	while(String[i] != '\0'){
		HLCD_voidSendData(String[i]);
    20e6:	89 81       	ldd	r24, Y+1	; 0x01
    20e8:	28 2f       	mov	r18, r24
    20ea:	30 e0       	ldi	r19, 0x00	; 0
    20ec:	8a 81       	ldd	r24, Y+2	; 0x02
    20ee:	9b 81       	ldd	r25, Y+3	; 0x03
    20f0:	fc 01       	movw	r30, r24
    20f2:	e2 0f       	add	r30, r18
    20f4:	f3 1f       	adc	r31, r19
    20f6:	80 81       	ld	r24, Z
    20f8:	0e 94 4f 0d 	call	0x1a9e	; 0x1a9e <HLCD_voidSendData>
		i++;
    20fc:	89 81       	ldd	r24, Y+1	; 0x01
    20fe:	8f 5f       	subi	r24, 0xFF	; 255
    2100:	89 83       	std	Y+1, r24	; 0x01



void HLCD_voidSendString(u8 *String){
	u8 i =0;
	while(String[i] != '\0'){
    2102:	89 81       	ldd	r24, Y+1	; 0x01
    2104:	28 2f       	mov	r18, r24
    2106:	30 e0       	ldi	r19, 0x00	; 0
    2108:	8a 81       	ldd	r24, Y+2	; 0x02
    210a:	9b 81       	ldd	r25, Y+3	; 0x03
    210c:	fc 01       	movw	r30, r24
    210e:	e2 0f       	add	r30, r18
    2110:	f3 1f       	adc	r31, r19
    2112:	80 81       	ld	r24, Z
    2114:	88 23       	and	r24, r24
    2116:	39 f7       	brne	.-50     	; 0x20e6 <HLCD_voidSendString+0x14>
		HLCD_voidSendData(String[i]);
		i++;
	}
}
    2118:	0f 90       	pop	r0
    211a:	0f 90       	pop	r0
    211c:	0f 90       	pop	r0
    211e:	cf 91       	pop	r28
    2120:	df 91       	pop	r29
    2122:	08 95       	ret

00002124 <HLCD_voidDisplayNumber>:



void HLCD_voidDisplayNumber(s32 A_s32Number)
{
    2124:	ef 92       	push	r14
    2126:	ff 92       	push	r15
    2128:	0f 93       	push	r16
    212a:	1f 93       	push	r17
    212c:	df 93       	push	r29
    212e:	cf 93       	push	r28
    2130:	cd b7       	in	r28, 0x3d	; 61
    2132:	de b7       	in	r29, 0x3e	; 62
    2134:	28 97       	sbiw	r28, 0x08	; 8
    2136:	0f b6       	in	r0, 0x3f	; 63
    2138:	f8 94       	cli
    213a:	de bf       	out	0x3e, r29	; 62
    213c:	0f be       	out	0x3f, r0	; 63
    213e:	cd bf       	out	0x3d, r28	; 61
    2140:	6d 83       	std	Y+5, r22	; 0x05
    2142:	7e 83       	std	Y+6, r23	; 0x06
    2144:	8f 83       	std	Y+7, r24	; 0x07
    2146:	98 87       	std	Y+8, r25	; 0x08
	u32 local_u32Number=1;
    2148:	81 e0       	ldi	r24, 0x01	; 1
    214a:	90 e0       	ldi	r25, 0x00	; 0
    214c:	a0 e0       	ldi	r26, 0x00	; 0
    214e:	b0 e0       	ldi	r27, 0x00	; 0
    2150:	89 83       	std	Y+1, r24	; 0x01
    2152:	9a 83       	std	Y+2, r25	; 0x02
    2154:	ab 83       	std	Y+3, r26	; 0x03
    2156:	bc 83       	std	Y+4, r27	; 0x04
	if (A_s32Number==0)
    2158:	8d 81       	ldd	r24, Y+5	; 0x05
    215a:	9e 81       	ldd	r25, Y+6	; 0x06
    215c:	af 81       	ldd	r26, Y+7	; 0x07
    215e:	b8 85       	ldd	r27, Y+8	; 0x08
    2160:	00 97       	sbiw	r24, 0x00	; 0
    2162:	a1 05       	cpc	r26, r1
    2164:	b1 05       	cpc	r27, r1
    2166:	19 f4       	brne	.+6      	; 0x216e <HLCD_voidDisplayNumber+0x4a>
	{
		HLCD_voidSendData('0');
    2168:	80 e3       	ldi	r24, 0x30	; 48
    216a:	0e 94 4f 0d 	call	0x1a9e	; 0x1a9e <HLCD_voidSendData>
	}
	if (A_s32Number<0)
    216e:	8d 81       	ldd	r24, Y+5	; 0x05
    2170:	9e 81       	ldd	r25, Y+6	; 0x06
    2172:	af 81       	ldd	r26, Y+7	; 0x07
    2174:	b8 85       	ldd	r27, Y+8	; 0x08
    2176:	bb 23       	and	r27, r27
    2178:	0c f0       	brlt	.+2      	; 0x217c <HLCD_voidDisplayNumber+0x58>
    217a:	49 c0       	rjmp	.+146    	; 0x220e <HLCD_voidDisplayNumber+0xea>
	{
		HLCD_voidSendData('-');
    217c:	8d e2       	ldi	r24, 0x2D	; 45
    217e:	0e 94 4f 0d 	call	0x1a9e	; 0x1a9e <HLCD_voidSendData>
		A_s32Number *=-1;
    2182:	8d 81       	ldd	r24, Y+5	; 0x05
    2184:	9e 81       	ldd	r25, Y+6	; 0x06
    2186:	af 81       	ldd	r26, Y+7	; 0x07
    2188:	b8 85       	ldd	r27, Y+8	; 0x08
    218a:	b0 95       	com	r27
    218c:	a0 95       	com	r26
    218e:	90 95       	com	r25
    2190:	81 95       	neg	r24
    2192:	9f 4f       	sbci	r25, 0xFF	; 255
    2194:	af 4f       	sbci	r26, 0xFF	; 255
    2196:	bf 4f       	sbci	r27, 0xFF	; 255
    2198:	8d 83       	std	Y+5, r24	; 0x05
    219a:	9e 83       	std	Y+6, r25	; 0x06
    219c:	af 83       	std	Y+7, r26	; 0x07
    219e:	b8 87       	std	Y+8, r27	; 0x08
    21a0:	36 c0       	rjmp	.+108    	; 0x220e <HLCD_voidDisplayNumber+0xea>
	}
	while (A_s32Number!=0)
	{
		local_u32Number = ((local_u32Number * 10)+(A_s32Number % 10));
    21a2:	89 81       	ldd	r24, Y+1	; 0x01
    21a4:	9a 81       	ldd	r25, Y+2	; 0x02
    21a6:	ab 81       	ldd	r26, Y+3	; 0x03
    21a8:	bc 81       	ldd	r27, Y+4	; 0x04
    21aa:	2a e0       	ldi	r18, 0x0A	; 10
    21ac:	30 e0       	ldi	r19, 0x00	; 0
    21ae:	40 e0       	ldi	r20, 0x00	; 0
    21b0:	50 e0       	ldi	r21, 0x00	; 0
    21b2:	bc 01       	movw	r22, r24
    21b4:	cd 01       	movw	r24, r26
    21b6:	0e 94 1e 12 	call	0x243c	; 0x243c <__mulsi3>
    21ba:	7b 01       	movw	r14, r22
    21bc:	8c 01       	movw	r16, r24
    21be:	8d 81       	ldd	r24, Y+5	; 0x05
    21c0:	9e 81       	ldd	r25, Y+6	; 0x06
    21c2:	af 81       	ldd	r26, Y+7	; 0x07
    21c4:	b8 85       	ldd	r27, Y+8	; 0x08
    21c6:	2a e0       	ldi	r18, 0x0A	; 10
    21c8:	30 e0       	ldi	r19, 0x00	; 0
    21ca:	40 e0       	ldi	r20, 0x00	; 0
    21cc:	50 e0       	ldi	r21, 0x00	; 0
    21ce:	bc 01       	movw	r22, r24
    21d0:	cd 01       	movw	r24, r26
    21d2:	0e 94 5f 12 	call	0x24be	; 0x24be <__divmodsi4>
    21d6:	dc 01       	movw	r26, r24
    21d8:	cb 01       	movw	r24, r22
    21da:	8e 0d       	add	r24, r14
    21dc:	9f 1d       	adc	r25, r15
    21de:	a0 1f       	adc	r26, r16
    21e0:	b1 1f       	adc	r27, r17
    21e2:	89 83       	std	Y+1, r24	; 0x01
    21e4:	9a 83       	std	Y+2, r25	; 0x02
    21e6:	ab 83       	std	Y+3, r26	; 0x03
    21e8:	bc 83       	std	Y+4, r27	; 0x04
		A_s32Number = A_s32Number /10;
    21ea:	8d 81       	ldd	r24, Y+5	; 0x05
    21ec:	9e 81       	ldd	r25, Y+6	; 0x06
    21ee:	af 81       	ldd	r26, Y+7	; 0x07
    21f0:	b8 85       	ldd	r27, Y+8	; 0x08
    21f2:	2a e0       	ldi	r18, 0x0A	; 10
    21f4:	30 e0       	ldi	r19, 0x00	; 0
    21f6:	40 e0       	ldi	r20, 0x00	; 0
    21f8:	50 e0       	ldi	r21, 0x00	; 0
    21fa:	bc 01       	movw	r22, r24
    21fc:	cd 01       	movw	r24, r26
    21fe:	0e 94 5f 12 	call	0x24be	; 0x24be <__divmodsi4>
    2202:	da 01       	movw	r26, r20
    2204:	c9 01       	movw	r24, r18
    2206:	8d 83       	std	Y+5, r24	; 0x05
    2208:	9e 83       	std	Y+6, r25	; 0x06
    220a:	af 83       	std	Y+7, r26	; 0x07
    220c:	b8 87       	std	Y+8, r27	; 0x08
	if (A_s32Number<0)
	{
		HLCD_voidSendData('-');
		A_s32Number *=-1;
	}
	while (A_s32Number!=0)
    220e:	8d 81       	ldd	r24, Y+5	; 0x05
    2210:	9e 81       	ldd	r25, Y+6	; 0x06
    2212:	af 81       	ldd	r26, Y+7	; 0x07
    2214:	b8 85       	ldd	r27, Y+8	; 0x08
    2216:	00 97       	sbiw	r24, 0x00	; 0
    2218:	a1 05       	cpc	r26, r1
    221a:	b1 05       	cpc	r27, r1
    221c:	11 f6       	brne	.-124    	; 0x21a2 <HLCD_voidDisplayNumber+0x7e>
    221e:	23 c0       	rjmp	.+70     	; 0x2266 <HLCD_voidDisplayNumber+0x142>
		local_u32Number = ((local_u32Number * 10)+(A_s32Number % 10));
		A_s32Number = A_s32Number /10;
	}
	while (local_u32Number!=1)
	{
		HLCD_voidSendData((local_u32Number%10)+48);
    2220:	89 81       	ldd	r24, Y+1	; 0x01
    2222:	9a 81       	ldd	r25, Y+2	; 0x02
    2224:	ab 81       	ldd	r26, Y+3	; 0x03
    2226:	bc 81       	ldd	r27, Y+4	; 0x04
    2228:	2a e0       	ldi	r18, 0x0A	; 10
    222a:	30 e0       	ldi	r19, 0x00	; 0
    222c:	40 e0       	ldi	r20, 0x00	; 0
    222e:	50 e0       	ldi	r21, 0x00	; 0
    2230:	bc 01       	movw	r22, r24
    2232:	cd 01       	movw	r24, r26
    2234:	0e 94 3d 12 	call	0x247a	; 0x247a <__udivmodsi4>
    2238:	dc 01       	movw	r26, r24
    223a:	cb 01       	movw	r24, r22
    223c:	80 5d       	subi	r24, 0xD0	; 208
    223e:	0e 94 4f 0d 	call	0x1a9e	; 0x1a9e <HLCD_voidSendData>
		local_u32Number=local_u32Number/10;
    2242:	89 81       	ldd	r24, Y+1	; 0x01
    2244:	9a 81       	ldd	r25, Y+2	; 0x02
    2246:	ab 81       	ldd	r26, Y+3	; 0x03
    2248:	bc 81       	ldd	r27, Y+4	; 0x04
    224a:	2a e0       	ldi	r18, 0x0A	; 10
    224c:	30 e0       	ldi	r19, 0x00	; 0
    224e:	40 e0       	ldi	r20, 0x00	; 0
    2250:	50 e0       	ldi	r21, 0x00	; 0
    2252:	bc 01       	movw	r22, r24
    2254:	cd 01       	movw	r24, r26
    2256:	0e 94 3d 12 	call	0x247a	; 0x247a <__udivmodsi4>
    225a:	da 01       	movw	r26, r20
    225c:	c9 01       	movw	r24, r18
    225e:	89 83       	std	Y+1, r24	; 0x01
    2260:	9a 83       	std	Y+2, r25	; 0x02
    2262:	ab 83       	std	Y+3, r26	; 0x03
    2264:	bc 83       	std	Y+4, r27	; 0x04
	while (A_s32Number!=0)
	{
		local_u32Number = ((local_u32Number * 10)+(A_s32Number % 10));
		A_s32Number = A_s32Number /10;
	}
	while (local_u32Number!=1)
    2266:	89 81       	ldd	r24, Y+1	; 0x01
    2268:	9a 81       	ldd	r25, Y+2	; 0x02
    226a:	ab 81       	ldd	r26, Y+3	; 0x03
    226c:	bc 81       	ldd	r27, Y+4	; 0x04
    226e:	81 30       	cpi	r24, 0x01	; 1
    2270:	91 05       	cpc	r25, r1
    2272:	a1 05       	cpc	r26, r1
    2274:	b1 05       	cpc	r27, r1
    2276:	a1 f6       	brne	.-88     	; 0x2220 <HLCD_voidDisplayNumber+0xfc>
	{
		HLCD_voidSendData((local_u32Number%10)+48);
		local_u32Number=local_u32Number/10;
	}
}
    2278:	28 96       	adiw	r28, 0x08	; 8
    227a:	0f b6       	in	r0, 0x3f	; 63
    227c:	f8 94       	cli
    227e:	de bf       	out	0x3e, r29	; 62
    2280:	0f be       	out	0x3f, r0	; 63
    2282:	cd bf       	out	0x3d, r28	; 61
    2284:	cf 91       	pop	r28
    2286:	df 91       	pop	r29
    2288:	1f 91       	pop	r17
    228a:	0f 91       	pop	r16
    228c:	ff 90       	pop	r15
    228e:	ef 90       	pop	r14
    2290:	08 95       	ret

00002292 <HKPD_u8GetPressedKey>:
/*
 *
 *
 * */

u8 HKPD_u8GetPressedKey(){
    2292:	df 93       	push	r29
    2294:	cf 93       	push	r28
    2296:	00 d0       	rcall	.+0      	; 0x2298 <HKPD_u8GetPressedKey+0x6>
    2298:	00 d0       	rcall	.+0      	; 0x229a <HKPD_u8GetPressedKey+0x8>
    229a:	0f 92       	push	r0
    229c:	cd b7       	in	r28, 0x3d	; 61
    229e:	de b7       	in	r29, 0x3e	; 62
	u8 Local_u8PressedKey=255, Col, Row;
    22a0:	8f ef       	ldi	r24, 0xFF	; 255
    22a2:	8c 83       	std	Y+4, r24	; 0x04

	for(Col = 0; Col<4; Col++){
    22a4:	1b 82       	std	Y+3, r1	; 0x03
    22a6:	3e c0       	rjmp	.+124    	; 0x2324 <HKPD_u8GetPressedKey+0x92>
		/*Activate Current Col*/
		MDIO_voidSetPinValue('D',Col ,0);
    22a8:	84 e4       	ldi	r24, 0x44	; 68
    22aa:	6b 81       	ldd	r22, Y+3	; 0x03
    22ac:	40 e0       	ldi	r20, 0x00	; 0
    22ae:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>

		for(Row = 0; Row<4; Row++){
    22b2:	1a 82       	std	Y+2, r1	; 0x02
    22b4:	2c c0       	rjmp	.+88     	; 0x230e <HKPD_u8GetPressedKey+0x7c>

			u8 L_u8PinValue = MDIO_u8GetPinValue('D', (Row+4));
    22b6:	8a 81       	ldd	r24, Y+2	; 0x02
    22b8:	98 2f       	mov	r25, r24
    22ba:	9c 5f       	subi	r25, 0xFC	; 252
    22bc:	84 e4       	ldi	r24, 0x44	; 68
    22be:	69 2f       	mov	r22, r25
    22c0:	0e 94 03 0b 	call	0x1606	; 0x1606 <MDIO_u8GetPinValue>
    22c4:	89 83       	std	Y+1, r24	; 0x01

			/*Check If Key Is Pressed*/
			if(L_u8PinValue == 0){
    22c6:	89 81       	ldd	r24, Y+1	; 0x01
    22c8:	88 23       	and	r24, r24
    22ca:	f1 f4       	brne	.+60     	; 0x2308 <HKPD_u8GetPressedKey+0x76>
				Local_u8PressedKey = G_u8KPDButtons[Row][Col];
    22cc:	8a 81       	ldd	r24, Y+2	; 0x02
    22ce:	48 2f       	mov	r20, r24
    22d0:	50 e0       	ldi	r21, 0x00	; 0
    22d2:	8b 81       	ldd	r24, Y+3	; 0x03
    22d4:	28 2f       	mov	r18, r24
    22d6:	30 e0       	ldi	r19, 0x00	; 0
    22d8:	ca 01       	movw	r24, r20
    22da:	88 0f       	add	r24, r24
    22dc:	99 1f       	adc	r25, r25
    22de:	88 0f       	add	r24, r24
    22e0:	99 1f       	adc	r25, r25
    22e2:	82 0f       	add	r24, r18
    22e4:	93 1f       	adc	r25, r19
    22e6:	fc 01       	movw	r30, r24
    22e8:	e8 59       	subi	r30, 0x98	; 152
    22ea:	ff 4f       	sbci	r31, 0xFF	; 255
    22ec:	80 81       	ld	r24, Z
    22ee:	8c 83       	std	Y+4, r24	; 0x04

				while(MDIO_u8GetPinValue('D', (Row+4)) == 0);
    22f0:	8a 81       	ldd	r24, Y+2	; 0x02
    22f2:	98 2f       	mov	r25, r24
    22f4:	9c 5f       	subi	r25, 0xFC	; 252
    22f6:	84 e4       	ldi	r24, 0x44	; 68
    22f8:	69 2f       	mov	r22, r25
    22fa:	0e 94 03 0b 	call	0x1606	; 0x1606 <MDIO_u8GetPinValue>
    22fe:	88 23       	and	r24, r24
    2300:	b9 f3       	breq	.-18     	; 0x22f0 <HKPD_u8GetPressedKey+0x5e>

				return Local_u8PressedKey;
    2302:	8c 81       	ldd	r24, Y+4	; 0x04
    2304:	8d 83       	std	Y+5, r24	; 0x05
    2306:	14 c0       	rjmp	.+40     	; 0x2330 <HKPD_u8GetPressedKey+0x9e>

	for(Col = 0; Col<4; Col++){
		/*Activate Current Col*/
		MDIO_voidSetPinValue('D',Col ,0);

		for(Row = 0; Row<4; Row++){
    2308:	8a 81       	ldd	r24, Y+2	; 0x02
    230a:	8f 5f       	subi	r24, 0xFF	; 255
    230c:	8a 83       	std	Y+2, r24	; 0x02
    230e:	8a 81       	ldd	r24, Y+2	; 0x02
    2310:	84 30       	cpi	r24, 0x04	; 4
    2312:	88 f2       	brcs	.-94     	; 0x22b6 <HKPD_u8GetPressedKey+0x24>

				return Local_u8PressedKey;
			}
		}
		/*Deactivate Current Col*/
		MDIO_voidSetPinValue('D',Col ,1);
    2314:	84 e4       	ldi	r24, 0x44	; 68
    2316:	6b 81       	ldd	r22, Y+3	; 0x03
    2318:	41 e0       	ldi	r20, 0x01	; 1
    231a:	0e 94 67 09 	call	0x12ce	; 0x12ce <MDIO_voidSetPinValue>
 * */

u8 HKPD_u8GetPressedKey(){
	u8 Local_u8PressedKey=255, Col, Row;

	for(Col = 0; Col<4; Col++){
    231e:	8b 81       	ldd	r24, Y+3	; 0x03
    2320:	8f 5f       	subi	r24, 0xFF	; 255
    2322:	8b 83       	std	Y+3, r24	; 0x03
    2324:	8b 81       	ldd	r24, Y+3	; 0x03
    2326:	84 30       	cpi	r24, 0x04	; 4
    2328:	08 f4       	brcc	.+2      	; 0x232c <HKPD_u8GetPressedKey+0x9a>
    232a:	be cf       	rjmp	.-132    	; 0x22a8 <HKPD_u8GetPressedKey+0x16>
			}
		}
		/*Deactivate Current Col*/
		MDIO_voidSetPinValue('D',Col ,1);
	}
	return Local_u8PressedKey;
    232c:	8c 81       	ldd	r24, Y+4	; 0x04
    232e:	8d 83       	std	Y+5, r24	; 0x05
    2330:	8d 81       	ldd	r24, Y+5	; 0x05

}
    2332:	0f 90       	pop	r0
    2334:	0f 90       	pop	r0
    2336:	0f 90       	pop	r0
    2338:	0f 90       	pop	r0
    233a:	0f 90       	pop	r0
    233c:	cf 91       	pop	r28
    233e:	df 91       	pop	r29
    2340:	08 95       	ret

00002342 <main>:





int main() {
    2342:	df 93       	push	r29
    2344:	cf 93       	push	r28
    2346:	cd b7       	in	r28, 0x3d	; 61
    2348:	de b7       	in	r29, 0x3e	; 62
    234a:	2e 97       	sbiw	r28, 0x0e	; 14
    234c:	0f b6       	in	r0, 0x3f	; 63
    234e:	f8 94       	cli
    2350:	de bf       	out	0x3e, r29	; 62
    2352:	0f be       	out	0x3f, r0	; 63
    2354:	cd bf       	out	0x3d, r28	; 61
    2356:	80 e0       	ldi	r24, 0x00	; 0
    2358:	90 e0       	ldi	r25, 0x00	; 0
    235a:	aa e7       	ldi	r26, 0x7A	; 122
    235c:	b4 e4       	ldi	r27, 0x44	; 68
    235e:	8b 87       	std	Y+11, r24	; 0x0b
    2360:	9c 87       	std	Y+12, r25	; 0x0c
    2362:	ad 87       	std	Y+13, r26	; 0x0d
    2364:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2366:	6b 85       	ldd	r22, Y+11	; 0x0b
    2368:	7c 85       	ldd	r23, Y+12	; 0x0c
    236a:	8d 85       	ldd	r24, Y+13	; 0x0d
    236c:	9e 85       	ldd	r25, Y+14	; 0x0e
    236e:	20 e0       	ldi	r18, 0x00	; 0
    2370:	30 e0       	ldi	r19, 0x00	; 0
    2372:	4a ef       	ldi	r20, 0xFA	; 250
    2374:	54 e4       	ldi	r21, 0x44	; 68
    2376:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    237a:	dc 01       	movw	r26, r24
    237c:	cb 01       	movw	r24, r22
    237e:	8f 83       	std	Y+7, r24	; 0x07
    2380:	98 87       	std	Y+8, r25	; 0x08
    2382:	a9 87       	std	Y+9, r26	; 0x09
    2384:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2386:	6f 81       	ldd	r22, Y+7	; 0x07
    2388:	78 85       	ldd	r23, Y+8	; 0x08
    238a:	89 85       	ldd	r24, Y+9	; 0x09
    238c:	9a 85       	ldd	r25, Y+10	; 0x0a
    238e:	20 e0       	ldi	r18, 0x00	; 0
    2390:	30 e0       	ldi	r19, 0x00	; 0
    2392:	40 e8       	ldi	r20, 0x80	; 128
    2394:	5f e3       	ldi	r21, 0x3F	; 63
    2396:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    239a:	88 23       	and	r24, r24
    239c:	2c f4       	brge	.+10     	; 0x23a8 <main+0x66>
		__ticks = 1;
    239e:	81 e0       	ldi	r24, 0x01	; 1
    23a0:	90 e0       	ldi	r25, 0x00	; 0
    23a2:	9e 83       	std	Y+6, r25	; 0x06
    23a4:	8d 83       	std	Y+5, r24	; 0x05
    23a6:	3f c0       	rjmp	.+126    	; 0x2426 <main+0xe4>
	else if (__tmp > 65535)
    23a8:	6f 81       	ldd	r22, Y+7	; 0x07
    23aa:	78 85       	ldd	r23, Y+8	; 0x08
    23ac:	89 85       	ldd	r24, Y+9	; 0x09
    23ae:	9a 85       	ldd	r25, Y+10	; 0x0a
    23b0:	20 e0       	ldi	r18, 0x00	; 0
    23b2:	3f ef       	ldi	r19, 0xFF	; 255
    23b4:	4f e7       	ldi	r20, 0x7F	; 127
    23b6:	57 e4       	ldi	r21, 0x47	; 71
    23b8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    23bc:	18 16       	cp	r1, r24
    23be:	4c f5       	brge	.+82     	; 0x2412 <main+0xd0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23c0:	6b 85       	ldd	r22, Y+11	; 0x0b
    23c2:	7c 85       	ldd	r23, Y+12	; 0x0c
    23c4:	8d 85       	ldd	r24, Y+13	; 0x0d
    23c6:	9e 85       	ldd	r25, Y+14	; 0x0e
    23c8:	20 e0       	ldi	r18, 0x00	; 0
    23ca:	30 e0       	ldi	r19, 0x00	; 0
    23cc:	40 e2       	ldi	r20, 0x20	; 32
    23ce:	51 e4       	ldi	r21, 0x41	; 65
    23d0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    23d4:	dc 01       	movw	r26, r24
    23d6:	cb 01       	movw	r24, r22
    23d8:	bc 01       	movw	r22, r24
    23da:	cd 01       	movw	r24, r26
    23dc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    23e0:	dc 01       	movw	r26, r24
    23e2:	cb 01       	movw	r24, r22
    23e4:	9e 83       	std	Y+6, r25	; 0x06
    23e6:	8d 83       	std	Y+5, r24	; 0x05
    23e8:	0f c0       	rjmp	.+30     	; 0x2408 <main+0xc6>
    23ea:	88 ec       	ldi	r24, 0xC8	; 200
    23ec:	90 e0       	ldi	r25, 0x00	; 0
    23ee:	9c 83       	std	Y+4, r25	; 0x04
    23f0:	8b 83       	std	Y+3, r24	; 0x03
    23f2:	8b 81       	ldd	r24, Y+3	; 0x03
    23f4:	9c 81       	ldd	r25, Y+4	; 0x04
    23f6:	01 97       	sbiw	r24, 0x01	; 1
    23f8:	f1 f7       	brne	.-4      	; 0x23f6 <main+0xb4>
    23fa:	9c 83       	std	Y+4, r25	; 0x04
    23fc:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    23fe:	8d 81       	ldd	r24, Y+5	; 0x05
    2400:	9e 81       	ldd	r25, Y+6	; 0x06
    2402:	01 97       	sbiw	r24, 0x01	; 1
    2404:	9e 83       	std	Y+6, r25	; 0x06
    2406:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2408:	8d 81       	ldd	r24, Y+5	; 0x05
    240a:	9e 81       	ldd	r25, Y+6	; 0x06
    240c:	00 97       	sbiw	r24, 0x00	; 0
    240e:	69 f7       	brne	.-38     	; 0x23ea <main+0xa8>
    2410:	a2 cf       	rjmp	.-188    	; 0x2356 <main+0x14>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2412:	6f 81       	ldd	r22, Y+7	; 0x07
    2414:	78 85       	ldd	r23, Y+8	; 0x08
    2416:	89 85       	ldd	r24, Y+9	; 0x09
    2418:	9a 85       	ldd	r25, Y+10	; 0x0a
    241a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    241e:	dc 01       	movw	r26, r24
    2420:	cb 01       	movw	r24, r22
    2422:	9e 83       	std	Y+6, r25	; 0x06
    2424:	8d 83       	std	Y+5, r24	; 0x05
    2426:	8d 81       	ldd	r24, Y+5	; 0x05
    2428:	9e 81       	ldd	r25, Y+6	; 0x06
    242a:	9a 83       	std	Y+2, r25	; 0x02
    242c:	89 83       	std	Y+1, r24	; 0x01
    242e:	89 81       	ldd	r24, Y+1	; 0x01
    2430:	9a 81       	ldd	r25, Y+2	; 0x02
    2432:	01 97       	sbiw	r24, 0x01	; 1
    2434:	f1 f7       	brne	.-4      	; 0x2432 <main+0xf0>
    2436:	9a 83       	std	Y+2, r25	; 0x02
    2438:	89 83       	std	Y+1, r24	; 0x01
    243a:	8d cf       	rjmp	.-230    	; 0x2356 <main+0x14>

0000243c <__mulsi3>:
    243c:	62 9f       	mul	r22, r18
    243e:	d0 01       	movw	r26, r0
    2440:	73 9f       	mul	r23, r19
    2442:	f0 01       	movw	r30, r0
    2444:	82 9f       	mul	r24, r18
    2446:	e0 0d       	add	r30, r0
    2448:	f1 1d       	adc	r31, r1
    244a:	64 9f       	mul	r22, r20
    244c:	e0 0d       	add	r30, r0
    244e:	f1 1d       	adc	r31, r1
    2450:	92 9f       	mul	r25, r18
    2452:	f0 0d       	add	r31, r0
    2454:	83 9f       	mul	r24, r19
    2456:	f0 0d       	add	r31, r0
    2458:	74 9f       	mul	r23, r20
    245a:	f0 0d       	add	r31, r0
    245c:	65 9f       	mul	r22, r21
    245e:	f0 0d       	add	r31, r0
    2460:	99 27       	eor	r25, r25
    2462:	72 9f       	mul	r23, r18
    2464:	b0 0d       	add	r27, r0
    2466:	e1 1d       	adc	r30, r1
    2468:	f9 1f       	adc	r31, r25
    246a:	63 9f       	mul	r22, r19
    246c:	b0 0d       	add	r27, r0
    246e:	e1 1d       	adc	r30, r1
    2470:	f9 1f       	adc	r31, r25
    2472:	bd 01       	movw	r22, r26
    2474:	cf 01       	movw	r24, r30
    2476:	11 24       	eor	r1, r1
    2478:	08 95       	ret

0000247a <__udivmodsi4>:
    247a:	a1 e2       	ldi	r26, 0x21	; 33
    247c:	1a 2e       	mov	r1, r26
    247e:	aa 1b       	sub	r26, r26
    2480:	bb 1b       	sub	r27, r27
    2482:	fd 01       	movw	r30, r26
    2484:	0d c0       	rjmp	.+26     	; 0x24a0 <__udivmodsi4_ep>

00002486 <__udivmodsi4_loop>:
    2486:	aa 1f       	adc	r26, r26
    2488:	bb 1f       	adc	r27, r27
    248a:	ee 1f       	adc	r30, r30
    248c:	ff 1f       	adc	r31, r31
    248e:	a2 17       	cp	r26, r18
    2490:	b3 07       	cpc	r27, r19
    2492:	e4 07       	cpc	r30, r20
    2494:	f5 07       	cpc	r31, r21
    2496:	20 f0       	brcs	.+8      	; 0x24a0 <__udivmodsi4_ep>
    2498:	a2 1b       	sub	r26, r18
    249a:	b3 0b       	sbc	r27, r19
    249c:	e4 0b       	sbc	r30, r20
    249e:	f5 0b       	sbc	r31, r21

000024a0 <__udivmodsi4_ep>:
    24a0:	66 1f       	adc	r22, r22
    24a2:	77 1f       	adc	r23, r23
    24a4:	88 1f       	adc	r24, r24
    24a6:	99 1f       	adc	r25, r25
    24a8:	1a 94       	dec	r1
    24aa:	69 f7       	brne	.-38     	; 0x2486 <__udivmodsi4_loop>
    24ac:	60 95       	com	r22
    24ae:	70 95       	com	r23
    24b0:	80 95       	com	r24
    24b2:	90 95       	com	r25
    24b4:	9b 01       	movw	r18, r22
    24b6:	ac 01       	movw	r20, r24
    24b8:	bd 01       	movw	r22, r26
    24ba:	cf 01       	movw	r24, r30
    24bc:	08 95       	ret

000024be <__divmodsi4>:
    24be:	97 fb       	bst	r25, 7
    24c0:	09 2e       	mov	r0, r25
    24c2:	05 26       	eor	r0, r21
    24c4:	0e d0       	rcall	.+28     	; 0x24e2 <__divmodsi4_neg1>
    24c6:	57 fd       	sbrc	r21, 7
    24c8:	04 d0       	rcall	.+8      	; 0x24d2 <__divmodsi4_neg2>
    24ca:	d7 df       	rcall	.-82     	; 0x247a <__udivmodsi4>
    24cc:	0a d0       	rcall	.+20     	; 0x24e2 <__divmodsi4_neg1>
    24ce:	00 1c       	adc	r0, r0
    24d0:	38 f4       	brcc	.+14     	; 0x24e0 <__divmodsi4_exit>

000024d2 <__divmodsi4_neg2>:
    24d2:	50 95       	com	r21
    24d4:	40 95       	com	r20
    24d6:	30 95       	com	r19
    24d8:	21 95       	neg	r18
    24da:	3f 4f       	sbci	r19, 0xFF	; 255
    24dc:	4f 4f       	sbci	r20, 0xFF	; 255
    24de:	5f 4f       	sbci	r21, 0xFF	; 255

000024e0 <__divmodsi4_exit>:
    24e0:	08 95       	ret

000024e2 <__divmodsi4_neg1>:
    24e2:	f6 f7       	brtc	.-4      	; 0x24e0 <__divmodsi4_exit>
    24e4:	90 95       	com	r25
    24e6:	80 95       	com	r24
    24e8:	70 95       	com	r23
    24ea:	61 95       	neg	r22
    24ec:	7f 4f       	sbci	r23, 0xFF	; 255
    24ee:	8f 4f       	sbci	r24, 0xFF	; 255
    24f0:	9f 4f       	sbci	r25, 0xFF	; 255
    24f2:	08 95       	ret

000024f4 <__prologue_saves__>:
    24f4:	2f 92       	push	r2
    24f6:	3f 92       	push	r3
    24f8:	4f 92       	push	r4
    24fa:	5f 92       	push	r5
    24fc:	6f 92       	push	r6
    24fe:	7f 92       	push	r7
    2500:	8f 92       	push	r8
    2502:	9f 92       	push	r9
    2504:	af 92       	push	r10
    2506:	bf 92       	push	r11
    2508:	cf 92       	push	r12
    250a:	df 92       	push	r13
    250c:	ef 92       	push	r14
    250e:	ff 92       	push	r15
    2510:	0f 93       	push	r16
    2512:	1f 93       	push	r17
    2514:	cf 93       	push	r28
    2516:	df 93       	push	r29
    2518:	cd b7       	in	r28, 0x3d	; 61
    251a:	de b7       	in	r29, 0x3e	; 62
    251c:	ca 1b       	sub	r28, r26
    251e:	db 0b       	sbc	r29, r27
    2520:	0f b6       	in	r0, 0x3f	; 63
    2522:	f8 94       	cli
    2524:	de bf       	out	0x3e, r29	; 62
    2526:	0f be       	out	0x3f, r0	; 63
    2528:	cd bf       	out	0x3d, r28	; 61
    252a:	09 94       	ijmp

0000252c <__epilogue_restores__>:
    252c:	2a 88       	ldd	r2, Y+18	; 0x12
    252e:	39 88       	ldd	r3, Y+17	; 0x11
    2530:	48 88       	ldd	r4, Y+16	; 0x10
    2532:	5f 84       	ldd	r5, Y+15	; 0x0f
    2534:	6e 84       	ldd	r6, Y+14	; 0x0e
    2536:	7d 84       	ldd	r7, Y+13	; 0x0d
    2538:	8c 84       	ldd	r8, Y+12	; 0x0c
    253a:	9b 84       	ldd	r9, Y+11	; 0x0b
    253c:	aa 84       	ldd	r10, Y+10	; 0x0a
    253e:	b9 84       	ldd	r11, Y+9	; 0x09
    2540:	c8 84       	ldd	r12, Y+8	; 0x08
    2542:	df 80       	ldd	r13, Y+7	; 0x07
    2544:	ee 80       	ldd	r14, Y+6	; 0x06
    2546:	fd 80       	ldd	r15, Y+5	; 0x05
    2548:	0c 81       	ldd	r16, Y+4	; 0x04
    254a:	1b 81       	ldd	r17, Y+3	; 0x03
    254c:	aa 81       	ldd	r26, Y+2	; 0x02
    254e:	b9 81       	ldd	r27, Y+1	; 0x01
    2550:	ce 0f       	add	r28, r30
    2552:	d1 1d       	adc	r29, r1
    2554:	0f b6       	in	r0, 0x3f	; 63
    2556:	f8 94       	cli
    2558:	de bf       	out	0x3e, r29	; 62
    255a:	0f be       	out	0x3f, r0	; 63
    255c:	cd bf       	out	0x3d, r28	; 61
    255e:	ed 01       	movw	r28, r26
    2560:	08 95       	ret

00002562 <_exit>:
    2562:	f8 94       	cli

00002564 <__stop_program>:
    2564:	ff cf       	rjmp	.-2      	; 0x2564 <__stop_program>
