Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  5 14:27 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                   5 input_data =  3, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  35 input_data =  3, next = 1, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  45 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  95 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 115 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data = 32, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 165 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 185 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 235 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 255 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 305 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 325 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 375 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 395 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 445 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 465 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 515 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 535 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 585 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 605 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 655 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 675 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 725 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 745 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 795 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 815 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 865 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 885 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 935 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 955 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1005 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1025 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1075 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1095 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1145 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1165 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1215 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1235 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1285 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1305 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1355 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1375 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1405 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1425 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1445 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1475 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1495 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1515 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1545 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1565 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1615 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1635 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1685 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1705 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1755 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1775 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1825 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1845 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1895 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1915 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1935 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1965 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1985 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2005 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2035 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2055 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2105 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2125 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2175 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2195 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2245 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2265 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2285 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2315 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2335 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2355 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                2375 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2415 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2435 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2485 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2505 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2555 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2575 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2625 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2645 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2695 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

error

                2715 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2765 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2785 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2835 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2855 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2905 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2925 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2975 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2995 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                3045 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

error

                3065 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                3115 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                3135 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                3185 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                3205 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                3255 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                3275 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 550.
$finish at simulation time                 3326
Simulation complete, time is 3326.
0
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3326
CPU Time:      0.920 seconds;       Data structure size:   0.0Mb
Fri May  5 14:29:43 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Fri May  5 14:29:44 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'

Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 24
  Second declaration for identifier 'next_state_out' ignored
  Identifier 'next_state_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 25
  Second declaration for identifier 'tape_addr_out' ignored
  Identifier 'tape_addr_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'tape_reg_out' ignored
  Identifier 'tape_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'data_reg_out' ignored
  Identifier 'data_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'display_in' ignored
  Identifier 'display_in' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 87
  Second declaration for identifier 'currState' ignored
  Identifier 'currState' previously declared as output port. 
  [TuringMachine.sv, 85]

Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       DFlipFlop
       Synchronizer
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 31
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 41
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 6-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
TuringMachine.sv, 106
FSM, "nextState = currState;"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type logic [3:0] is incompatible with the declared enum
  Expression: currState
  Use the static cast operator to convert the expression to enum type.

Starting vcs inline pass...

3 modules and 0 UDP read.
	However, due to incremental compilation, no re-compilation is necessary.
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _68026_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .342 seconds to compile + .355 seconds to elab + .226 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  5 14:29 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                   5 input_data =  3, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  35 input_data =  3, next = 1, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  45 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  95 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 115 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 165 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 185 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 235 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 255 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 305 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 325 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 375 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 395 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 445 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 465 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 515 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 535 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 585 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 605 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 655 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 675 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 725 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 745 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 795 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 815 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 865 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 885 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 935 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 955 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1005 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1025 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1075 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1095 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1145 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1165 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1215 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1235 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1285 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1305 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1355 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1375 input_data =  3, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1395 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1415 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1445 input_data = 32, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1465 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1485 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1515 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1535 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1585 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1605 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1655 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1675 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1725 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1745 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1795 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1815 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1865 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1885 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1905 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1935 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1955 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1975 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2005 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2025 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2075 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2095 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2145 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2165 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2215 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2235 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2255 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2325 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                2345 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2455 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2475 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2595 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2665 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

error

                2685 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2735 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2755 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2805 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2875 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                3015 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

error

                3035 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                3085 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                3105 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                3155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                3175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                3225 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                3245 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

$finish called from file "TuringMachine_test.sv", line 546.
$finish at simulation time                 3296
Simulation complete, time is 3296.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3296
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Fri May  5 14:31:26 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Fri May  5 14:31:27 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'

Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 24
  Second declaration for identifier 'next_state_out' ignored
  Identifier 'next_state_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 25
  Second declaration for identifier 'tape_addr_out' ignored
  Identifier 'tape_addr_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'tape_reg_out' ignored
  Identifier 'tape_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'data_reg_out' ignored
  Identifier 'data_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'display_in' ignored
  Identifier 'display_in' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 87
  Second declaration for identifier 'currState' ignored
  Identifier 'currState' previously declared as output port. 
  [TuringMachine.sv, 85]

Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       DFlipFlop
       Synchronizer
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 31
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 41
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 6-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
TuringMachine.sv, 107
FSM, "nextState = currState;"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type logic [3:0] is incompatible with the declared enum
  Expression: currState
  Use the static cast operator to convert the expression to enum type.

Starting vcs inline pass...

3 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _68895_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .414 seconds to compile + .357 seconds to elab + .227 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  5 14:31 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                   5 input_data =  3, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  35 input_data =  3, next = 1, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  45 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  95 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 115 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 165 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 185 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 235 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 255 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 305 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 325 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 375 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 395 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 445 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 465 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 515 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 535 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 585 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 605 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 655 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 675 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 725 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 745 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 795 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 815 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 865 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 885 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 935 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 955 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1005 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1025 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1075 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1095 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1145 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1165 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1215 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1235 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1285 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1305 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1355 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1375 input_data =  3, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1395 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1415 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1445 input_data = 32, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1465 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1485 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1515 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1535 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1585 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1605 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1655 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1675 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1725 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1745 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1795 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1815 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1865 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1885 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1905 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1935 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1955 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1975 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2005 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2025 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2075 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2095 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2145 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2165 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2215 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2235 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2255 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2325 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                2345 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2455 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2475 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

                2565 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 1

error

                2595 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 1

                2605 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 1

                2615 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

error

                2665 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 1

error

                2685 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

error

                2735 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 1

                2755 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

                2785 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 1

error

                2805 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 1

                2815 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 1

                2825 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

error

                2875 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 1

                2895 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

error

                2945 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 1

                2965 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

error

                3015 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 1

error

                3035 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

error

                3085 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 1

                3105 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

error

                3155 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 1

                3175 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

error

                3225 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 1

                3245 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

error

$finish called from file "TuringMachine_test.sv", line 546.
$finish at simulation time                 3296
Simulation complete, time is 3296.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3296
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Fri May  5 14:38:07 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Fri May  5 14:38:08 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'

Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 24
  Second declaration for identifier 'next_state_out' ignored
  Identifier 'next_state_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 25
  Second declaration for identifier 'tape_addr_out' ignored
  Identifier 'tape_addr_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'tape_reg_out' ignored
  Identifier 'tape_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'data_reg_out' ignored
  Identifier 'data_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'display_in' ignored
  Identifier 'display_in' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 87
  Second declaration for identifier 'currState' ignored
  Identifier 'currState' previously declared as output port. 
  [TuringMachine.sv, 85]

Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       DFlipFlop
       Synchronizer
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 31
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 41
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 6-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
TuringMachine.sv, 107
FSM, "nextState = currState;"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type logic [3:0] is incompatible with the declared enum
  Expression: currState
  Use the static cast operator to convert the expression to enum type.

Starting vcs inline pass...

3 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _70884_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .421 seconds to compile + .355 seconds to elab + .224 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  5 14:38 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                   5 input_data =  3, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  35 input_data =  3, next = 1, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  45 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  95 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 115 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 165 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 185 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 235 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 255 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 305 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 325 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 375 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 395 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 445 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 465 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 515 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 535 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 585 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 605 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 655 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 675 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 725 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 745 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 795 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 815 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 865 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 885 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 935 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 955 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1005 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1025 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1075 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1095 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1145 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1165 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1215 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1235 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1285 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1305 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1355 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1375 input_data =  3, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1395 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1415 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1445 input_data = 32, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1465 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1485 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1515 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1535 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1585 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1605 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1655 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1675 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1725 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1745 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1795 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1815 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1865 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1885 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1905 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1935 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1955 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1975 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2005 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2025 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2075 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2095 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2145 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2165 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2215 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2235 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2255 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2285 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2305 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2325 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                2345 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2385 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2405 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2455 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2475 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2525 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

                2565 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 1

error

                2595 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 1

                2615 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 1

                2645 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 1

error

                2665 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 1

error

                2685 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 1

                2715 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 1

error

                2735 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 1

                2755 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 1

                2785 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 1

error

                2805 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 1

                2825 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 1

                2855 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 1

error

                2875 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 1

                2885 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 1

                2895 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 1

                2925 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 1

error

                2945 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 1

                2965 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 1

                2995 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 1

error

                3015 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 1

error

                3035 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 1

                3065 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 1

error

                3085 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 1

                3105 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 1

                3135 input_data =  0, next = 0, done = 0, display = 00111111111, Compute_done = 1

error

                3155 input_data =  0, next = 1, done = 0, display = 00111111111, Compute_done = 1

                3175 input_data =  0, next = 0, done = 0, display = 00111111111, Compute_done = 1

                3205 input_data =  0, next = 0, done = 0, display = 01111111110, Compute_done = 1

error

                3225 input_data =  0, next = 1, done = 0, display = 01111111110, Compute_done = 1

                3245 input_data =  0, next = 0, done = 0, display = 01111111110, Compute_done = 1

                3275 input_data =  0, next = 0, done = 0, display = 00111111111, Compute_done = 1

error

$finish called from file "TuringMachine_test.sv", line 546.
$finish at simulation time                 3296
Simulation complete, time is 3296.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3296
CPU Time:      0.140 seconds;       Data structure size:   0.0Mb
Fri May  5 14:40:20 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Fri May  5 14:40:20 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'

Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 24
  Second declaration for identifier 'next_state_out' ignored
  Identifier 'next_state_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 25
  Second declaration for identifier 'tape_addr_out' ignored
  Identifier 'tape_addr_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'tape_reg_out' ignored
  Identifier 'tape_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'data_reg_out' ignored
  Identifier 'data_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'display_in' ignored
  Identifier 'display_in' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 87
  Second declaration for identifier 'currState' ignored
  Identifier 'currState' previously declared as output port. 
  [TuringMachine.sv, 85]

Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       DFlipFlop
       Synchronizer
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 31
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 41
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 6-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
TuringMachine.sv, 107
FSM, "nextState = currState;"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type logic [3:0] is incompatible with the declared enum
  Expression: currState
  Use the static cast operator to convert the expression to enum type.

Starting vcs inline pass...

3 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _72408_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .411 seconds to compile + .355 seconds to elab + .226 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  5 14:40 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                   5 input_data =  3, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  35 input_data =  3, next = 1, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  45 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  95 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 115 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 165 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 185 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 235 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 255 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 305 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 325 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 375 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 395 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 445 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 465 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 515 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 535 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 585 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 605 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 655 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 675 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 725 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 745 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 795 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 815 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 865 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 885 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 935 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 955 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1005 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1025 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1075 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1095 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1145 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1165 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1215 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1235 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1285 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1305 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1355 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1375 input_data =  3, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1395 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1415 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1445 input_data = 32, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1465 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1485 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1515 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1535 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1585 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1605 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1655 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1675 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1725 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1745 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1765 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1795 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1815 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1835 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1865 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1885 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1935 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1955 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2005 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2025 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2045 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2075 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2095 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2115 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                2135 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2175 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2195 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2245 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2265 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

error

                2315 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2335 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2365 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

error

                2385 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 1

                2405 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 1

                2435 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 1

error

                2455 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 1

error

                2475 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 1

                2505 input_data =  0, next = 0, done = 0, display = 00000000110, Compute_done = 1

error

                2525 input_data =  0, next = 1, done = 0, display = 00000000110, Compute_done = 1

                2535 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 1

                2545 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 1

                2575 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 1

error

                2595 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 1

                2615 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 1

                2645 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 1

error

                2665 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 1

                2685 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 1

                2715 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 1

error

                2735 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 1

                2755 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 1

                2785 input_data =  0, next = 0, done = 0, display = 00001111110, Compute_done = 1

error

                2805 input_data =  0, next = 1, done = 0, display = 00001111110, Compute_done = 1

error

                2825 input_data =  0, next = 0, done = 0, display = 00001111110, Compute_done = 1

                2855 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 1

error

                2875 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 1

                2885 input_data =  0, next = 1, done = 0, display = 00000111110, Compute_done = 1

                2895 input_data =  0, next = 0, done = 0, display = 00000111110, Compute_done = 1

error

                2945 input_data =  0, next = 1, done = 0, display = 00000111110, Compute_done = 1

                2965 input_data =  0, next = 0, done = 0, display = 00000111110, Compute_done = 1

error

                3015 input_data =  0, next = 1, done = 0, display = 00000111110, Compute_done = 1

                3035 input_data =  0, next = 0, done = 0, display = 00000111110, Compute_done = 1

error

$finish called from file "TuringMachine_test.sv", line 513.
$finish at simulation time                 3086
Simulation complete, time is 3086.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3086
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Fri May  5 14:45:32 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Fri May  5 14:45:33 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'

Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 24
  Second declaration for identifier 'next_state_out' ignored
  Identifier 'next_state_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 25
  Second declaration for identifier 'tape_addr_out' ignored
  Identifier 'tape_addr_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'tape_reg_out' ignored
  Identifier 'tape_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'data_reg_out' ignored
  Identifier 'data_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'display_in' ignored
  Identifier 'display_in' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 87
  Second declaration for identifier 'currState' ignored
  Identifier 'currState' previously declared as output port. 
  [TuringMachine.sv, 85]

Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       DFlipFlop
       Synchronizer
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 31
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 41
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 6-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
TuringMachine.sv, 107
FSM, "nextState = currState;"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type logic [3:0] is incompatible with the declared enum
  Expression: currState
  Use the static cast operator to convert the expression to enum type.

Starting vcs inline pass...

3 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _74233_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .423 seconds to compile + .355 seconds to elab + .227 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  5 14:45 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                   5 input_data =  3, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  35 input_data =  3, next = 1, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  45 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  95 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 115 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 165 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 185 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 235 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 255 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 305 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 325 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 375 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 395 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 445 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 465 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 515 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 535 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 585 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 605 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 655 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 675 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 725 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 745 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 795 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 815 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 865 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 885 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 935 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 955 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1005 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1025 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1075 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1095 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1145 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1165 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1215 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1235 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1285 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1305 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1355 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1375 input_data =  3, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1395 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1595 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1625 input_data = 32, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1645 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1695 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1765 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1835 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1905 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1975 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1995 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2015 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2045 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2065 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2115 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2135 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2185 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2205 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2255 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2275 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2295 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                2315 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2545 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

error

                2555 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 1

                2565 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 1

                2575 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 1

                2605 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 1

error

                2625 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 1

                2645 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 1

                2675 input_data =  0, next = 0, done = 0, display = 00000000110, Compute_done = 1

error

                2695 input_data =  0, next = 1, done = 0, display = 00000000110, Compute_done = 1

                2705 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 1

                2715 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 1

                2745 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 1

error

                2765 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 1

                2785 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 1

                2815 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 1

error

                2835 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 1

error

                2855 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 1

                2885 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 1

error

                2905 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 1

                2925 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 1

                2955 input_data =  0, next = 0, done = 0, display = 00001111110, Compute_done = 1

error

                2975 input_data =  0, next = 1, done = 0, display = 00001111110, Compute_done = 1

                2995 input_data =  0, next = 0, done = 0, display = 00001111110, Compute_done = 1

                3025 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 1

error

                3045 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 1

                3055 input_data =  0, next = 1, done = 0, display = 00000111110, Compute_done = 1

                3065 input_data =  0, next = 0, done = 0, display = 00000111110, Compute_done = 1

error

                3115 input_data =  0, next = 1, done = 0, display = 00000111110, Compute_done = 1

                3135 input_data =  0, next = 0, done = 0, display = 00000111110, Compute_done = 1

error

                3185 input_data =  0, next = 1, done = 0, display = 00000111110, Compute_done = 1

error

                3205 input_data =  0, next = 0, done = 0, display = 00000111110, Compute_done = 1

error

                3255 input_data =  0, next = 1, done = 0, display = 00000111110, Compute_done = 1

                3275 input_data =  0, next = 0, done = 0, display = 00000111110, Compute_done = 1

error

                3325 input_data =  0, next = 1, done = 0, display = 00000111110, Compute_done = 1

                3345 input_data =  0, next = 0, done = 0, display = 00000111110, Compute_done = 1

error

                3395 input_data =  0, next = 1, done = 0, display = 00000111110, Compute_done = 1

                3415 input_data =  0, next = 0, done = 0, display = 00000111110, Compute_done = 1

error

$finish called from file "TuringMachine_test.sv", line 551.
$finish at simulation time                 3466
Simulation complete, time is 3466.
           V C S   S i m u l a t i o n   R e p o r t 
Time: 3466
CPU Time:      0.130 seconds;       Data structure size:   0.0Mb
Fri May  5 14:49:53 2023

Warning-[DEBUG_DEP] Option will be deprecated
  The option '-debug' will be deprecated in a future release.  Please use 
  '-debug_acc+pp+f+dmptf -debug_region+cell+encrypt' instead.

                         Chronologic VCS (TM)
         Version T-2022.06_Full64 -- Fri May  5 14:49:54 2023

                    Copyright (c) 1991 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

Parsing design file 'TuringMachine_test.sv'
Parsing design file 'TuringMachine.sv'

Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 24
  Second declaration for identifier 'next_state_out' ignored
  Identifier 'next_state_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 25
  Second declaration for identifier 'tape_addr_out' ignored
  Identifier 'tape_addr_out' previously declared as output port. 
  [TuringMachine.sv, 12]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'tape_reg_out' ignored
  Identifier 'tape_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'data_reg_out' ignored
  Identifier 'data_reg_out' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 28
  Second declaration for identifier 'display_in' ignored
  Identifier 'display_in' previously declared as output port. 
  [TuringMachine.sv, 11]


Warning-[IPDW] Identifier previously declared
TuringMachine.sv, 87
  Second declaration for identifier 'currState' ignored
  Identifier 'currState' previously declared as output port. 
  [TuringMachine.sv, 85]

Parsing design file 'library.sv'
Top Level Modules:
       TuringMachine_test
       DFlipFlop
       Synchronizer
No TimeScale specified

Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 31
"Mux2to1 #(dw) mux_input_calculate( .I0 (data_reg_out),  .I1 (input_data),  .S (ReadInput),  .Y (write_data));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_input_calculate".
  Expression: data_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 41
"Mux2to1 #(aw) mux_next_state( .I0 (next_state_prep),  .I1 (1'b1),  .S (Init),  .Y (next_state_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_next_state".
  Expression: 1'b1
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y0" of module 
  "Demux1to4", instance "demux".
  Expression: data_reg_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 2-bit expression is connected to 6-bit port "Y1" of module 
  "Demux1to4", instance "demux".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 53
"Demux1to4 #(dw) demux( .I (read_data),  .S (Data_sel),  .Y0 (data_reg_in),  .Y1 (direction_in),  .Y2 (next_state_prep),  .Y3 (tape_in));"
  The following 1-bit expression is connected to 6-bit port "Y3" of module 
  "Demux1to4", instance "demux".
  Expression: tape_in
  Instantiated module defined at: "library.sv", 3
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I0" of module 
  "Mux2to1", instance "mux_display".
  Expression: tape_reg_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "I1" of module 
  "Mux2to1", instance "mux_display".
  Expression: prev_tape_out
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 61
"Mux2to1 #(aw) mux_display( .I0 (tape_reg_out),  .I1 (prev_tape_out),  .S (Left),  .Y (display_in));"
  The following 1-bit expression is connected to 6-bit port "Y" of module 
  "Mux2to1", instance "mux_display".
  Expression: display_in
  Instantiated module defined at: "library.sv", 22
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "D" of module 
  "Register", instance "direction_reg".
  Expression: direction_in
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[PCWM-W] Port connection width mismatch
TuringMachine.sv, 67
"Register #(aw) direction_reg( .en (Direction_en),  .clear (Init),  .D (direction_in),  .Q (direction_out),  .clock (clock));"
  The following 2-bit expression is connected to 6-bit port "Q" of module 
  "Register", instance "direction_reg".
  Expression: direction_out
  Instantiated module defined at: "library.sv", 65
  Use +lint=PCWM for more details.


Warning-[ENUMASSIGN] Illegal assignment to enum variable
TuringMachine.sv, 107
FSM, "nextState = currState;"
  Only expressions of the enum type can be assigned to an enum variable. 
  The type logic [3:0] is incompatible with the declared enum
  Expression: currState
  Use the static cast operator to convert the expression to enum type.

Starting vcs inline pass...

3 modules and 0 UDP read.
recompiling module TuringMachine_test
	However, due to incremental compilation, only 1 module needs to be compiled. 
rm -f _cuarc*.so _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared  -Bsymbolic   -o .//../simv.daidir//_cuarc0.so objs/amcQw_d.o 
rm -f _cuarc0.so
if [ -x ../simv ]; then chmod a-x ../simv; fi
g++  -o ../simv      -rdynamic  -Wl,-rpath='$ORIGIN'/simv.daidir -Wl,-rpath=./simv.daidir -Wl,-rpath=/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib -L/afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib  -Wl,-rpath-link=./     _76001_archive_1.so _prev_archive_1.so _cuarc0.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o rmar_llvm_0_0.o           -lnuma -lvirsim -lerrorinf -lsnpsmalloc -lvfs    -lvcsnew -lsimprofile -luclinative /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_tls.o   -Wl,-whole-archive  -lvcsucli    -Wl,-no-whole-archive          /afs/ece.cmu.edu/support/synopsys/synopsys.release/T-Foundation/vcs/T-2022.06/linux64/lib/vcs_save_restore_new.o -ldl  -lc -lm -lpthread -ldl 
../simv up to date
CPU time: .416 seconds to compile + .353 seconds to elab + .226 seconds to link
Finished rebuilding the design.
Chronologic VCS simulator copyright 1991-2022
Contains Synopsys proprietary information.
Compiler version T-2022.06_Full64; Runtime version T-2022.06_Full64;  May  5 14:49 2023
VCD+ Writer T-2022.06_Full64 Copyright (c) 1991-2022 by Synopsys Inc.
The file '/afs/andrew.cmu.edu/usr1/zhiyingm/private/18224/tiny-tapeout/TuringMachine/inter.vpd' was opened successfully.
                   0 input_data =  x, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                   5 input_data =  3, next = 0, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  35 input_data =  3, next = 1, done = 0, display = xxxxxxxxxxx, Compute_done = x

                  45 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                  95 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 115 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 145 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 165 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 185 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 215 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 235 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 255 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 285 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 305 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 325 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 355 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 375 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 395 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 425 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 445 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 465 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 495 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 515 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 535 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 565 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 585 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 605 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 635 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 655 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 675 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 705 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 725 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 745 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 775 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 795 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 815 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 845 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 865 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 885 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 915 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                 935 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 955 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                 985 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1005 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1025 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1055 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1075 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1095 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1125 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1145 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1165 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1195 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1215 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1235 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1265 input_data =  2, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1285 input_data =  2, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1305 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1335 input_data =  3, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1355 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1375 input_data =  3, next = 0, done = 1, display = 00000000000, Compute_done = 0

                1395 input_data =  3, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1415 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1445 input_data = 32, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1465 input_data = 32, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1665 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1695 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1715 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1765 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1785 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1835 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1855 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1905 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1925 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1945 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                1975 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                1995 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2015 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2045 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2065 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2115 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2135 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2185 input_data =  1, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2205 input_data =  1, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2225 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2255 input_data =  0, next = 1, done = 0, display = 00000000000, Compute_done = 0

                2275 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2295 input_data =  0, next = 0, done = 1, display = 00000000000, Compute_done = 0

                2315 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 0

                2525 input_data =  0, next = 0, done = 0, display = 00000000000, Compute_done = 1

                2545 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 1

error

                2555 input_data =  0, next = 1, done = 0, display = 00000000001, Compute_done = 1

                2575 input_data =  0, next = 0, done = 0, display = 00000000001, Compute_done = 1

                2605 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 1

error

                2625 input_data =  0, next = 1, done = 0, display = 00000000011, Compute_done = 1

                2645 input_data =  0, next = 0, done = 0, display = 00000000011, Compute_done = 1

                2675 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 1

error

                2695 input_data =  0, next = 1, done = 0, display = 00000000111, Compute_done = 1

                2715 input_data =  0, next = 0, done = 0, display = 00000000111, Compute_done = 1

                2745 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 1

error

                2765 input_data =  0, next = 1, done = 0, display = 00000001111, Compute_done = 1

                2785 input_data =  0, next = 0, done = 0, display = 00000001111, Compute_done = 1

                2815 input_data =  0, next = 0, done = 0, display = 00000011110, Compute_done = 1

error

                2835 input_data =  0, next = 1, done = 0, display = 00000011110, Compute_done = 1

                2845 input_data =  0, next = 1, done = 0, display = 00000011111, Compute_done = 1

error

                2855 input_data =  0, next = 0, done = 0, display = 00000011111, Compute_done = 1

                2885 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 1

error

                2905 input_data =  0, next = 1, done = 0, display = 00000111111, Compute_done = 1

                2925 input_data =  0, next = 0, done = 0, display = 00000111111, Compute_done = 1

                2955 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 1

error

                2975 input_data =  0, next = 1, done = 0, display = 00001111111, Compute_done = 1

                2995 input_data =  0, next = 0, done = 0, display = 00001111111, Compute_done = 1

                3025 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 1

error

                3045 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 1

                3065 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 1

                3095 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 1

error

                3115 input_data =  0, next = 1, done = 0, display = 00111111110, Compute_done = 1

                3135 input_data =  0, next = 0, done = 0, display = 00111111110, Compute_done = 1

                3165 input_data =  0, next = 0, done = 0, display = 00011111111, Compute_done = 1

error

                3185 input_data =  0, next = 1, done = 0, display = 00011111111, Compute_done = 1

                3195 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 1

error

                3205 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 1

                3255 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 1

                3275 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 1

                3325 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 1

                3345 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 1

                3395 input_data =  0, next = 1, done = 0, display = 00011111110, Compute_done = 1

                3415 input_data =  0, next = 0, done = 0, display = 00011111110, Compute_done = 1

$finish called from file "TuringMachine_test.sv", line 551.
$finish at simulation time                 3466
Simulation complete, time is 3466.
