INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faridaais/Downloads/Lab4_Exp3/Lab4_Exp3.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faridaais/Downloads/Lab4_Exp3/Lab4_Exp3.srcs/sim_1/new/CU_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CU_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/faridaais/Downloads/Lab4_Exp3/Lab4_Exp3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
