#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc99761a5d0 .scope module, "tb_ADDER" "tb_ADDER" 2 94;
 .timescale -9 -9;
P_0x7fc9976189e0 .param/l "CP" 0 2 96, +C4<00000000000000000000000000010100>;
v0x7fc9976315f0_0 .var "A", 3 0;
v0x7fc9976316a0_0 .var "B", 3 0;
v0x7fc997631730_0 .var "CI", 0 0;
v0x7fc9976317e0_0 .net "CO", 0 0, L_0x7fc997632df0;  1 drivers
v0x7fc9976318b0_0 .net "S", 3 0, L_0x7fc997633320;  1 drivers
v0x7fc997631980_0 .var/i "i", 31 0;
S_0x7fc997618b00 .scope module, "u0" "ADDER" 2 105, 2 2 0, S_0x7fc99761a5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 1 "CI"
    .port_info 3 /OUTPUT 4 "S"
    .port_info 4 /OUTPUT 1 "CO"
v0x7fc997631030_0 .net "A", 3 0, v0x7fc9976315f0_0;  1 drivers
v0x7fc9976310f0_0 .net "B", 3 0, v0x7fc9976316a0_0;  1 drivers
v0x7fc997631190_0 .net "CI", 0 0, v0x7fc997631730_0;  1 drivers
v0x7fc997631260_0 .net "CO", 0 0, L_0x7fc997632df0;  alias, 1 drivers
v0x7fc9976312f0_0 .net "S", 3 0, L_0x7fc997633320;  alias, 1 drivers
v0x7fc9976313c0_0 .net "wire_u0_CO", 0 0, L_0x7fc997631a10;  1 drivers
v0x7fc997631450_0 .net "wire_u1_CO", 0 0, L_0x7fc997632100;  1 drivers
v0x7fc9976314e0_0 .net "wire_u2_CO", 0 0, L_0x7fc997632730;  1 drivers
L_0x7fc997631ec0 .part v0x7fc9976315f0_0, 0, 1;
L_0x7fc997631fe0 .part v0x7fc9976316a0_0, 0, 1;
L_0x7fc9976324f0 .part v0x7fc9976315f0_0, 1, 1;
L_0x7fc997632610 .part v0x7fc9976316a0_0, 1, 1;
L_0x7fc997632ab0 .part v0x7fc9976315f0_0, 2, 1;
L_0x7fc997632c50 .part v0x7fc9976316a0_0, 2, 1;
L_0x7fc9976330e0 .part v0x7fc9976315f0_0, 3, 1;
L_0x7fc997633200 .part v0x7fc9976316a0_0, 3, 1;
L_0x7fc997633320 .concat8 [ 1 1 1 1], L_0x7fc997631ca0, L_0x7fc997632350, L_0x7fc997632910, L_0x7fc997632f40;
S_0x7fc99761e220 .scope module, "u0" "FULL_ADDER" 2 14, 2 49 0, S_0x7fc997618b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "CI"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "CO"
L_0x7fc997631a10 .functor OR 1, L_0x7fc997631c30, L_0x7fc997631e50, C4<0>, C4<0>;
v0x7fc99762d3b0_0 .net "A", 0 0, L_0x7fc997631ec0;  1 drivers
v0x7fc99762d450_0 .net "B", 0 0, L_0x7fc997631fe0;  1 drivers
v0x7fc99762d500_0 .net "CI", 0 0, v0x7fc997631730_0;  alias, 1 drivers
v0x7fc99762d5d0_0 .net "CO", 0 0, L_0x7fc997631a10;  alias, 1 drivers
v0x7fc99762d660_0 .net "S", 0 0, L_0x7fc997631ca0;  1 drivers
v0x7fc99762d730_0 .net "wire_u0_co", 0 0, L_0x7fc997631c30;  1 drivers
v0x7fc99762d7e0_0 .net "wire_u0_s", 0 0, L_0x7fc997631b40;  1 drivers
v0x7fc99762d8b0_0 .net "wire_u1_co", 0 0, L_0x7fc997631e50;  1 drivers
S_0x7fc99761c420 .scope module, "u0" "half_adder" 2 63, 2 80 0, S_0x7fc99761e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "co"
L_0x7fc997631b40 .functor XOR 1, L_0x7fc997631ec0, L_0x7fc997631fe0, C4<0>, C4<0>;
L_0x7fc997631c30 .functor AND 1, L_0x7fc997631ec0, L_0x7fc997631fe0, C4<1>, C4<1>;
v0x7fc9976191f0_0 .net "a", 0 0, L_0x7fc997631ec0;  alias, 1 drivers
v0x7fc99762cc50_0 .net "b", 0 0, L_0x7fc997631fe0;  alias, 1 drivers
v0x7fc99762ccf0_0 .net "co", 0 0, L_0x7fc997631c30;  alias, 1 drivers
v0x7fc99762cda0_0 .net "s", 0 0, L_0x7fc997631b40;  alias, 1 drivers
S_0x7fc99762cea0 .scope module, "u1" "half_adder" 2 70, 2 80 0, S_0x7fc99761e220;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "co"
L_0x7fc997631ca0 .functor XOR 1, L_0x7fc997631b40, v0x7fc997631730_0, C4<0>, C4<0>;
L_0x7fc997631e50 .functor AND 1, L_0x7fc997631b40, v0x7fc997631730_0, C4<1>, C4<1>;
v0x7fc99762d0c0_0 .net "a", 0 0, L_0x7fc997631b40;  alias, 1 drivers
v0x7fc99762d170_0 .net "b", 0 0, v0x7fc997631730_0;  alias, 1 drivers
v0x7fc99762d200_0 .net "co", 0 0, L_0x7fc997631e50;  alias, 1 drivers
v0x7fc99762d2b0_0 .net "s", 0 0, L_0x7fc997631ca0;  alias, 1 drivers
S_0x7fc99762d970 .scope module, "u1" "FULL_ADDER" 2 22, 2 49 0, S_0x7fc997618b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "CI"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "CO"
L_0x7fc997632100 .functor OR 1, L_0x7fc9976322e0, L_0x7fc997632480, C4<0>, C4<0>;
v0x7fc99762e5e0_0 .net "A", 0 0, L_0x7fc9976324f0;  1 drivers
v0x7fc99762e680_0 .net "B", 0 0, L_0x7fc997632610;  1 drivers
v0x7fc99762e730_0 .net "CI", 0 0, L_0x7fc997631a10;  alias, 1 drivers
v0x7fc99762e820_0 .net "CO", 0 0, L_0x7fc997632100;  alias, 1 drivers
v0x7fc99762e8b0_0 .net "S", 0 0, L_0x7fc997632350;  1 drivers
v0x7fc99762e980_0 .net "wire_u0_co", 0 0, L_0x7fc9976322e0;  1 drivers
v0x7fc99762ea10_0 .net "wire_u0_s", 0 0, L_0x7fc9976321f0;  1 drivers
v0x7fc99762eae0_0 .net "wire_u1_co", 0 0, L_0x7fc997632480;  1 drivers
S_0x7fc99762dba0 .scope module, "u0" "half_adder" 2 63, 2 80 0, S_0x7fc99762d970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "co"
L_0x7fc9976321f0 .functor XOR 1, L_0x7fc9976324f0, L_0x7fc997632610, C4<0>, C4<0>;
L_0x7fc9976322e0 .functor AND 1, L_0x7fc9976324f0, L_0x7fc997632610, C4<1>, C4<1>;
v0x7fc99762ddd0_0 .net "a", 0 0, L_0x7fc9976324f0;  alias, 1 drivers
v0x7fc99762de80_0 .net "b", 0 0, L_0x7fc997632610;  alias, 1 drivers
v0x7fc99762df20_0 .net "co", 0 0, L_0x7fc9976322e0;  alias, 1 drivers
v0x7fc99762dfd0_0 .net "s", 0 0, L_0x7fc9976321f0;  alias, 1 drivers
S_0x7fc99762e0d0 .scope module, "u1" "half_adder" 2 70, 2 80 0, S_0x7fc99762d970;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "co"
L_0x7fc997632350 .functor XOR 1, L_0x7fc9976321f0, L_0x7fc997631a10, C4<0>, C4<0>;
L_0x7fc997632480 .functor AND 1, L_0x7fc9976321f0, L_0x7fc997631a10, C4<1>, C4<1>;
v0x7fc99762e2f0_0 .net "a", 0 0, L_0x7fc9976321f0;  alias, 1 drivers
v0x7fc99762e3a0_0 .net "b", 0 0, L_0x7fc997631a10;  alias, 1 drivers
v0x7fc99762e450_0 .net "co", 0 0, L_0x7fc997632480;  alias, 1 drivers
v0x7fc99762e500_0 .net "s", 0 0, L_0x7fc997632350;  alias, 1 drivers
S_0x7fc99762eba0 .scope module, "u2" "FULL_ADDER" 2 30, 2 49 0, S_0x7fc997618b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "CI"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "CO"
L_0x7fc997632730 .functor OR 1, L_0x7fc9976328a0, L_0x7fc997632a40, C4<0>, C4<0>;
v0x7fc99762f830_0 .net "A", 0 0, L_0x7fc997632ab0;  1 drivers
v0x7fc99762f8d0_0 .net "B", 0 0, L_0x7fc997632c50;  1 drivers
v0x7fc99762f980_0 .net "CI", 0 0, L_0x7fc997632100;  alias, 1 drivers
v0x7fc99762fa70_0 .net "CO", 0 0, L_0x7fc997632730;  alias, 1 drivers
v0x7fc99762fb00_0 .net "S", 0 0, L_0x7fc997632910;  1 drivers
v0x7fc99762fbd0_0 .net "wire_u0_co", 0 0, L_0x7fc9976328a0;  1 drivers
v0x7fc99762fc60_0 .net "wire_u0_s", 0 0, L_0x7fc997632260;  1 drivers
v0x7fc99762fd30_0 .net "wire_u1_co", 0 0, L_0x7fc997632a40;  1 drivers
S_0x7fc99762edf0 .scope module, "u0" "half_adder" 2 63, 2 80 0, S_0x7fc99762eba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "co"
L_0x7fc997632260 .functor XOR 1, L_0x7fc997632ab0, L_0x7fc997632c50, C4<0>, C4<0>;
L_0x7fc9976328a0 .functor AND 1, L_0x7fc997632ab0, L_0x7fc997632c50, C4<1>, C4<1>;
v0x7fc99762f020_0 .net "a", 0 0, L_0x7fc997632ab0;  alias, 1 drivers
v0x7fc99762f0d0_0 .net "b", 0 0, L_0x7fc997632c50;  alias, 1 drivers
v0x7fc99762f170_0 .net "co", 0 0, L_0x7fc9976328a0;  alias, 1 drivers
v0x7fc99762f220_0 .net "s", 0 0, L_0x7fc997632260;  alias, 1 drivers
S_0x7fc99762f320 .scope module, "u1" "half_adder" 2 70, 2 80 0, S_0x7fc99762eba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "co"
L_0x7fc997632910 .functor XOR 1, L_0x7fc997632260, L_0x7fc997632100, C4<0>, C4<0>;
L_0x7fc997632a40 .functor AND 1, L_0x7fc997632260, L_0x7fc997632100, C4<1>, C4<1>;
v0x7fc99762f540_0 .net "a", 0 0, L_0x7fc997632260;  alias, 1 drivers
v0x7fc99762f5f0_0 .net "b", 0 0, L_0x7fc997632100;  alias, 1 drivers
v0x7fc99762f6a0_0 .net "co", 0 0, L_0x7fc997632a40;  alias, 1 drivers
v0x7fc99762f750_0 .net "s", 0 0, L_0x7fc997632910;  alias, 1 drivers
S_0x7fc99762fdf0 .scope module, "u3" "FULL_ADDER" 2 38, 2 49 0, S_0x7fc997618b00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "CI"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "CO"
L_0x7fc997632df0 .functor OR 1, L_0x7fc997632ed0, L_0x7fc997633070, C4<0>, C4<0>;
v0x7fc997630a70_0 .net "A", 0 0, L_0x7fc9976330e0;  1 drivers
v0x7fc997630b10_0 .net "B", 0 0, L_0x7fc997633200;  1 drivers
v0x7fc997630bc0_0 .net "CI", 0 0, L_0x7fc997632730;  alias, 1 drivers
v0x7fc997630cb0_0 .net "CO", 0 0, L_0x7fc997632df0;  alias, 1 drivers
v0x7fc997630d40_0 .net "S", 0 0, L_0x7fc997632f40;  1 drivers
v0x7fc997630e10_0 .net "wire_u0_co", 0 0, L_0x7fc997632ed0;  1 drivers
v0x7fc997630ea0_0 .net "wire_u0_s", 0 0, L_0x7fc997632e60;  1 drivers
v0x7fc997630f70_0 .net "wire_u1_co", 0 0, L_0x7fc997633070;  1 drivers
S_0x7fc997630020 .scope module, "u0" "half_adder" 2 63, 2 80 0, S_0x7fc99762fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "co"
L_0x7fc997632e60 .functor XOR 1, L_0x7fc9976330e0, L_0x7fc997633200, C4<0>, C4<0>;
L_0x7fc997632ed0 .functor AND 1, L_0x7fc9976330e0, L_0x7fc997633200, C4<1>, C4<1>;
v0x7fc997630260_0 .net "a", 0 0, L_0x7fc9976330e0;  alias, 1 drivers
v0x7fc997630310_0 .net "b", 0 0, L_0x7fc997633200;  alias, 1 drivers
v0x7fc9976303b0_0 .net "co", 0 0, L_0x7fc997632ed0;  alias, 1 drivers
v0x7fc997630460_0 .net "s", 0 0, L_0x7fc997632e60;  alias, 1 drivers
S_0x7fc997630560 .scope module, "u1" "half_adder" 2 70, 2 80 0, S_0x7fc99762fdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 1 "b"
    .port_info 2 /OUTPUT 1 "s"
    .port_info 3 /OUTPUT 1 "co"
L_0x7fc997632f40 .functor XOR 1, L_0x7fc997632e60, L_0x7fc997632730, C4<0>, C4<0>;
L_0x7fc997633070 .functor AND 1, L_0x7fc997632e60, L_0x7fc997632730, C4<1>, C4<1>;
v0x7fc997630780_0 .net "a", 0 0, L_0x7fc997632e60;  alias, 1 drivers
v0x7fc997630830_0 .net "b", 0 0, L_0x7fc997632730;  alias, 1 drivers
v0x7fc9976308e0_0 .net "co", 0 0, L_0x7fc997633070;  alias, 1 drivers
v0x7fc997630990_0 .net "s", 0 0, L_0x7fc997632f40;  alias, 1 drivers
    .scope S_0x7fc99761a5d0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc9976315f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc9976316a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc997631730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc997631980_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x7fc997631980_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %delay 20, 0;
    %load/vec4 v0x7fc997631980_0;
    %pad/s 4;
    %store/vec4 v0x7fc9976315f0_0, 0, 4;
    %load/vec4 v0x7fc997631980_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 4;
    %store/vec4 v0x7fc9976316a0_0, 0, 4;
    %load/vec4 v0x7fc997631980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc997631980_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc9976315f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc9976316a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc997631730_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc997631980_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x7fc997631980_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_0.3, 5;
    %delay 20, 0;
    %load/vec4 v0x7fc997631980_0;
    %pushi/vec4 8, 0, 32;
    %mod/s;
    %pad/s 4;
    %store/vec4 v0x7fc9976315f0_0, 0, 4;
    %load/vec4 v0x7fc997631980_0;
    %pad/s 4;
    %store/vec4 v0x7fc9976316a0_0, 0, 4;
    %load/vec4 v0x7fc997631980_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fc997631980_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %delay 20, 0;
    %vpi_call 2 127 "$display", "Simulation End." {0 0 0};
    %vpi_call 2 128 "$stop" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ADDER.v";
