-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Lenet_HW_calculateLayer3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    Layer2_Weights_stream_TVALID : IN STD_LOGIC;
    Layer2_Neurons_CPU_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Layer2_Neurons_CPU_ce0 : OUT STD_LOGIC;
    Layer2_Neurons_CPU_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    Layer2_Neurons_CPU_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
    Layer2_Neurons_CPU_ce1 : OUT STD_LOGIC;
    Layer2_Neurons_CPU_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    Layer2_Weights_stream_TDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    Layer2_Weights_stream_TREADY : OUT STD_LOGIC;
    Layer3_Neurons_CPU_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    Layer3_Neurons_CPU_ce0 : OUT STD_LOGIC;
    Layer3_Neurons_CPU_we0 : OUT STD_LOGIC;
    Layer3_Neurons_CPU_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_285_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_285_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_285_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_285_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_285_p_ce : OUT STD_LOGIC;
    grp_fu_289_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_289_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_289_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_289_p_ce : OUT STD_LOGIC;
    grp_fu_163_p_din0 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_163_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_163_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_163_p_ce : OUT STD_LOGIC;
    grp_generic_tanh_double_s_fu_146_p_din1 : OUT STD_LOGIC_VECTOR (63 downto 0);
    grp_generic_tanh_double_s_fu_146_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_generic_tanh_double_s_fu_146_p_ce : OUT STD_LOGIC;
    grp_generic_tanh_double_s_fu_146_p_start : OUT STD_LOGIC;
    grp_generic_tanh_double_s_fu_146_p_ready : IN STD_LOGIC;
    grp_generic_tanh_double_s_fu_146_p_done : IN STD_LOGIC;
    grp_generic_tanh_double_s_fu_146_p_idle : IN STD_LOGIC );
end;


architecture behav of Lenet_HW_calculateLayer3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000001000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000010000000";
    constant ap_ST_fsm_pp0_stage8 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000100000000";
    constant ap_ST_fsm_pp0_stage9 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000001000000000";
    constant ap_ST_fsm_pp0_stage10 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000010000000000";
    constant ap_ST_fsm_pp0_stage11 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000100000000000";
    constant ap_ST_fsm_pp0_stage12 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000001000000000000";
    constant ap_ST_fsm_pp0_stage13 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000010000000000000";
    constant ap_ST_fsm_pp0_stage14 : STD_LOGIC_VECTOR (25 downto 0) := "00000000000100000000000000";
    constant ap_ST_fsm_pp0_stage15 : STD_LOGIC_VECTOR (25 downto 0) := "00000000001000000000000000";
    constant ap_ST_fsm_pp0_stage16 : STD_LOGIC_VECTOR (25 downto 0) := "00000000010000000000000000";
    constant ap_ST_fsm_pp0_stage17 : STD_LOGIC_VECTOR (25 downto 0) := "00000000100000000000000000";
    constant ap_ST_fsm_pp0_stage18 : STD_LOGIC_VECTOR (25 downto 0) := "00000001000000000000000000";
    constant ap_ST_fsm_pp0_stage19 : STD_LOGIC_VECTOR (25 downto 0) := "00000010000000000000000000";
    constant ap_ST_fsm_pp0_stage20 : STD_LOGIC_VECTOR (25 downto 0) := "00000100000000000000000000";
    constant ap_ST_fsm_pp0_stage21 : STD_LOGIC_VECTOR (25 downto 0) := "00001000000000000000000000";
    constant ap_ST_fsm_pp0_stage22 : STD_LOGIC_VECTOR (25 downto 0) := "00010000000000000000000000";
    constant ap_ST_fsm_pp0_stage23 : STD_LOGIC_VECTOR (25 downto 0) := "00100000000000000000000000";
    constant ap_ST_fsm_pp0_stage24 : STD_LOGIC_VECTOR (25 downto 0) := "01000000000000000000000000";
    constant ap_ST_fsm_pp0_stage25 : STD_LOGIC_VECTOR (25 downto 0) := "10000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv64_A8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010101000";
    constant ap_const_lv64_A7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100111";
    constant ap_const_lv64_A6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100110";
    constant ap_const_lv64_A5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100101";
    constant ap_const_lv64_A4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100100";
    constant ap_const_lv64_A3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100011";
    constant ap_const_lv64_A2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100010";
    constant ap_const_lv64_A1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100001";
    constant ap_const_lv64_A0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000010100000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv64_3FE55555571F7693 : STD_LOGIC_VECTOR (63 downto 0) := "0011111111100101010101010101010101010111000111110111011010010011";
    constant ap_const_lv64_3FFB74538EF34D6A : STD_LOGIC_VECTOR (63 downto 0) := "0011111111111011011101000101001110001110111100110100110101101010";
    constant ap_const_lv11_4E2 : STD_LOGIC_VECTOR (10 downto 0) := "10011100010";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv6_19 : STD_LOGIC_VECTOR (5 downto 0) := "011001";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv8_1A : STD_LOGIC_VECTOR (7 downto 0) := "00011010";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv7_D : STD_LOGIC_VECTOR (6 downto 0) := "0001101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv8_27 : STD_LOGIC_VECTOR (7 downto 0) := "00100111";
    constant ap_const_lv8_34 : STD_LOGIC_VECTOR (7 downto 0) := "00110100";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv11_19 : STD_LOGIC_VECTOR (10 downto 0) := "00000011001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (25 downto 0) := "00000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage25 : signal is "none";
    signal icmp_ln76_reg_1572 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state26_pp0_stage25_iter0 : BOOLEAN;
    signal ap_block_pp0_stage25_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage25 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal Layer2_Weights_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal icmp_ln76_fu_593_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage8 : signal is "none";
    signal ap_block_pp0_stage8 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage9 : signal is "none";
    signal ap_block_pp0_stage9 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage10 : signal is "none";
    signal ap_block_pp0_stage10 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage11 : signal is "none";
    signal ap_block_pp0_stage11 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage12 : signal is "none";
    signal ap_block_pp0_stage12 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage13 : signal is "none";
    signal ap_block_pp0_stage13 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage14 : signal is "none";
    signal ap_block_pp0_stage14 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage15 : signal is "none";
    signal ap_block_pp0_stage15 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage16 : signal is "none";
    signal ap_block_pp0_stage16 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage17 : signal is "none";
    signal ap_block_pp0_stage17 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage18 : signal is "none";
    signal ap_block_pp0_stage18 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage19 : signal is "none";
    signal ap_block_pp0_stage19 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage20 : signal is "none";
    signal ap_block_pp0_stage20 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage21 : signal is "none";
    signal ap_block_pp0_stage21 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage22 : signal is "none";
    signal ap_block_pp0_stage22 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage23 : signal is "none";
    signal ap_block_pp0_stage23 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage24 : signal is "none";
    signal ap_block_pp0_stage24 : BOOLEAN;
    signal ap_block_pp0_stage25 : BOOLEAN;
    signal reg_481 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0 : BOOLEAN;
    signal ap_block_pp0_stage8_11001 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0 : BOOLEAN;
    signal ap_block_pp0_stage9_11001 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0 : BOOLEAN;
    signal ap_block_pp0_stage10_11001 : BOOLEAN;
    signal ap_block_state12_pp0_stage11_iter0 : BOOLEAN;
    signal ap_block_pp0_stage11_11001 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0 : BOOLEAN;
    signal ap_block_pp0_stage12_11001 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0 : BOOLEAN;
    signal ap_block_pp0_stage13_11001 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0 : BOOLEAN;
    signal ap_block_pp0_stage14_11001 : BOOLEAN;
    signal ap_block_state16_pp0_stage15_iter0 : BOOLEAN;
    signal ap_block_pp0_stage15_11001 : BOOLEAN;
    signal ap_block_state17_pp0_stage16_iter0 : BOOLEAN;
    signal ap_block_pp0_stage16_11001 : BOOLEAN;
    signal ap_block_state18_pp0_stage17_iter0 : BOOLEAN;
    signal ap_block_pp0_stage17_11001 : BOOLEAN;
    signal ap_block_state19_pp0_stage18_iter0 : BOOLEAN;
    signal ap_block_pp0_stage18_11001 : BOOLEAN;
    signal ap_block_state20_pp0_stage19_iter0 : BOOLEAN;
    signal ap_block_pp0_stage19_11001 : BOOLEAN;
    signal ap_block_state21_pp0_stage20_iter0 : BOOLEAN;
    signal ap_block_pp0_stage20_11001 : BOOLEAN;
    signal ap_block_state22_pp0_stage21_iter0 : BOOLEAN;
    signal ap_block_pp0_stage21_11001 : BOOLEAN;
    signal ap_block_state23_pp0_stage22_iter0 : BOOLEAN;
    signal ap_block_pp0_stage22_11001 : BOOLEAN;
    signal ap_block_state24_pp0_stage23_iter0 : BOOLEAN;
    signal ap_block_pp0_stage23_11001 : BOOLEAN;
    signal ap_block_state25_pp0_stage24_iter0 : BOOLEAN;
    signal ap_block_pp0_stage24_11001 : BOOLEAN;
    signal ap_block_pp0_stage25_11001 : BOOLEAN;
    signal reg_485 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal reg_489 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_494 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_499 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_504 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_509 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_514 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_519 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_524 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_529 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_539 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_544 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_550_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln76_reg_1572_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln76_reg_1572_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_reg_1576 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_reg_1576_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_reg_1576_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_reg_1576_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln73_1_fu_658_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln73_1_reg_1581 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln73_1_reg_1581_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln73_1_reg_1581_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln73_1_reg_1581_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln77_fu_666_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln77_reg_1586 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln77_reg_1586_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln77_reg_1586_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln77_reg_1586_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_31_fu_678_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_31_reg_1592 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_32_fu_684_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_32_reg_1599 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_8_fu_688_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_8_reg_1607 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln87_1_fu_696_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln87_1_reg_1615 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln87_fu_711_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal or_ln87_reg_1625 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln87_2_fu_781_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln87_2_reg_1635 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln87_7_fu_786_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln87_7_reg_1640 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln87_4_fu_800_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln87_4_reg_1650 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_34_fu_819_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal empty_34_reg_1660 : STD_LOGIC_VECTOR (6 downto 0);
    signal bitcast_ln88_fu_824_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_6_fu_839_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln87_6_reg_1676 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_cast6_fu_868_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_cast6_reg_1691 : STD_LOGIC_VECTOR (7 downto 0);
    signal somme_fu_871_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln87_3_fu_876_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln87_3_reg_1702 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln88_1_fu_879_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_1_fu_884_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_2_fu_914_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln87_9_fu_919_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln87_9_reg_1734 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_2_fu_922_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln87_12_fu_932_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln87_12_reg_1746 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_35_fu_955_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_35_reg_1763 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln87_fu_960_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln87_reg_1770 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln88_3_fu_963_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln87_6_fu_989_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln87_6_reg_1791 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln88_4_fu_992_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_4_fu_997_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_36_fu_1026_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_36_reg_1817 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln88_5_fu_1031_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_5_fu_1036_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer2_Neurons_CPU_load_13_reg_1835 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_33_fu_1065_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_33_reg_1850 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln88_6_fu_1070_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_6_fu_1075_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer2_Neurons_CPU_load_15_reg_1868 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_25_fu_1103_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_25_reg_1883 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln88_7_fu_1108_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer2_Neurons_CPU_load_17_reg_1893 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln87_23_fu_1131_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_23_reg_1908 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_24_fu_1135_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_24_reg_1913 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_26_fu_1139_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_26_reg_1918 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_27_fu_1143_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_27_reg_1923 : STD_LOGIC_VECTOR (7 downto 0);
    signal bitcast_ln88_8_fu_1147_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_8_fu_1152_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer2_Neurons_CPU_load_19_reg_1938 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_1_3_reg_1953 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_9_fu_1170_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_9_fu_1175_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer2_Neurons_CPU_load_21_reg_1968 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_10_fu_1193_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_10_fu_1198_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal Layer2_Neurons_CPU_load_23_reg_1993 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_2_reg_2003 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_11_fu_1212_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_11_fu_1217_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_12_fu_1227_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_12_fu_1232_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_2_2_reg_2028 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_13_fu_1241_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_13_fu_1246_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_14_fu_1256_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_14_fu_1261_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_2_4_reg_2053 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_15_fu_1270_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_3_reg_2063 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_16_fu_1275_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_16_fu_1280_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_3_1_reg_2078 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_17_fu_1289_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_17_fu_1294_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_3_2_reg_2093 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_18_fu_1304_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_18_fu_1309_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_3_3_reg_2108 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_19_fu_1318_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_19_fu_1323_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_3_4_reg_2123 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_20_fu_1333_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_20_fu_1338_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_4_reg_2138 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_21_fu_1347_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_21_fu_1352_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_4_1_reg_2153 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_22_fu_1362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_22_fu_1367_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_4_2_reg_2168 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_23_fu_1376_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_23_fu_1381_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_4_3_reg_2183 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_0_fu_1391_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln88_24_fu_1401_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul31_4_4_reg_2198 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_fu_472_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_reg_2203 : STD_LOGIC_VECTOR (63 downto 0);
    signal x_assign_reg_2208 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_reg_2218 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul2_reg_2228 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal conv_buff_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv_buff_ce0 : STD_LOGIC;
    signal conv_buff_we0 : STD_LOGIC;
    signal conv_buff_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal conv_buff_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_generic_tanh_double_s_fu_448_ap_ready : STD_LOGIC;
    signal grp_generic_tanh_double_s_fu_448_ap_ce : STD_LOGIC;
    signal ap_block_state7_pp0_stage6_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage6_11001_ignoreCallOp463 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage7_11001_ignoreCallOp464 : BOOLEAN;
    signal ap_block_state9_pp0_stage8_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage8_11001_ignoreCallOp465 : BOOLEAN;
    signal ap_block_state10_pp0_stage9_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage9_11001_ignoreCallOp466 : BOOLEAN;
    signal ap_block_state11_pp0_stage10_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage10_11001_ignoreCallOp467 : BOOLEAN;
    signal ap_block_state12_pp0_stage11_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage11_11001_ignoreCallOp468 : BOOLEAN;
    signal ap_block_state13_pp0_stage12_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage12_11001_ignoreCallOp469 : BOOLEAN;
    signal ap_block_state14_pp0_stage13_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage13_11001_ignoreCallOp470 : BOOLEAN;
    signal ap_block_state15_pp0_stage14_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage14_11001_ignoreCallOp471 : BOOLEAN;
    signal ap_block_state16_pp0_stage15_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage15_11001_ignoreCallOp472 : BOOLEAN;
    signal ap_block_state17_pp0_stage16_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage16_11001_ignoreCallOp473 : BOOLEAN;
    signal ap_block_state18_pp0_stage17_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage17_11001_ignoreCallOp474 : BOOLEAN;
    signal ap_block_state19_pp0_stage18_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage18_11001_ignoreCallOp475 : BOOLEAN;
    signal ap_block_state20_pp0_stage19_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage19_11001_ignoreCallOp476 : BOOLEAN;
    signal ap_block_state21_pp0_stage20_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage20_11001_ignoreCallOp477 : BOOLEAN;
    signal ap_block_state22_pp0_stage21_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage21_11001_ignoreCallOp478 : BOOLEAN;
    signal ap_block_state23_pp0_stage22_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage22_11001_ignoreCallOp479 : BOOLEAN;
    signal ap_block_state24_pp0_stage23_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage23_11001_ignoreCallOp480 : BOOLEAN;
    signal ap_block_state25_pp0_stage24_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage24_11001_ignoreCallOp481 : BOOLEAN;
    signal ap_block_state26_pp0_stage25_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage25_11001_ignoreCallOp482 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage1_11001_ignoreCallOp484 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage2_11001_ignoreCallOp485 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage3_11001_ignoreCallOp491 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call276 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp483 : BOOLEAN;
    signal grp_generic_tanh_double_s_fu_448_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln87_2_fu_706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_5_fu_727_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_8_fu_795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_11_fu_814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_14_fu_853_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_15_fu_863_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_16_fu_900_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_17_fu_909_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_18_fu_940_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_19_fu_950_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_20_fu_974_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_21_fu_984_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_22_fu_1012_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_23_fu_1021_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_24_fu_1050_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_25_fu_1060_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_26_fu_1089_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_27_fu_1098_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_28_fu_1117_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_29_fu_1126_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_30_fu_1162_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_31_fu_1166_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_32_fu_1185_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_33_fu_1189_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln87_34_fu_1208_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln91_1_fu_1459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal k_fu_116 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal add_ln78_fu_732_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_k_load : STD_LOGIC_VECTOR (2 downto 0);
    signal j_fu_120 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    signal ap_sig_allocacmp_j_load : STD_LOGIC_VECTOR (2 downto 0);
    signal indvar_flatten_fu_124 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal select_ln77_1_fu_744_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (5 downto 0);
    signal i_fu_128 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal select_ln76_fu_1415_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal indvar_flatten12_fu_132 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal add_ln76_fu_599_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten12_load : STD_LOGIC_VECTOR (10 downto 0);
    signal conv1_fu_468_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_459_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_459_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_463_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_463_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_475_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_475_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln78_fu_634_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln73_fu_628_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln73_fu_620_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal and_ln73_fu_640_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_fu_652_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln77_fu_646_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_31_fu_678_p0 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_31_fu_678_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln87_fu_700_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln87_4_fu_717_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln87_1_fu_721_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln77_1_fu_738_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal add_ln87_3_fu_790_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln87_10_fu_805_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln87_5_fu_809_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln87_13_fu_844_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln87_7_fu_848_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln87_8_fu_858_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln87_9_fu_894_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_10_fu_905_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln87_11_fu_935_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_12_fu_945_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_13_fu_968_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_14_fu_979_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_15_fu_1007_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_16_fu_1017_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_17_fu_1046_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_18_fu_1055_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_19_fu_1085_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_20_fu_1094_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_21_fu_1113_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln87_22_fu_1122_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln76_1_fu_1409_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_fu_1437_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln77_1_fu_1434_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln91_1_fu_1444_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1464_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln91_fu_1450_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln91_fu_1454_p2 : STD_LOGIC_VECTOR (10 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of add_ln91_fu_1454_p2 : signal is "no";
    signal grp_fu_1464_p0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_1464_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1464_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_459_ce : STD_LOGIC;
    signal grp_fu_463_ce : STD_LOGIC;
    signal grp_fu_475_ce : STD_LOGIC;
    signal grp_fu_1464_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter2_stage6 : STD_LOGIC;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to3 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal ap_block_pp0_stage8_subdone : BOOLEAN;
    signal ap_block_pp0_stage9_subdone : BOOLEAN;
    signal ap_block_pp0_stage10_subdone : BOOLEAN;
    signal ap_block_pp0_stage11_subdone : BOOLEAN;
    signal ap_block_pp0_stage12_subdone : BOOLEAN;
    signal ap_block_pp0_stage13_subdone : BOOLEAN;
    signal ap_block_pp0_stage14_subdone : BOOLEAN;
    signal ap_block_pp0_stage15_subdone : BOOLEAN;
    signal ap_block_pp0_stage16_subdone : BOOLEAN;
    signal ap_block_pp0_stage17_subdone : BOOLEAN;
    signal ap_block_pp0_stage18_subdone : BOOLEAN;
    signal ap_block_pp0_stage19_subdone : BOOLEAN;
    signal ap_block_pp0_stage20_subdone : BOOLEAN;
    signal ap_block_pp0_stage21_subdone : BOOLEAN;
    signal ap_block_pp0_stage22_subdone : BOOLEAN;
    signal ap_block_pp0_stage23_subdone : BOOLEAN;
    signal ap_block_pp0_stage24_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage5_00001 : BOOLEAN;
    signal ap_block_pp0_stage7_00001 : BOOLEAN;
    signal ap_block_pp0_stage9_00001 : BOOLEAN;
    signal ap_block_pp0_stage11_00001 : BOOLEAN;
    signal ap_block_pp0_stage13_00001 : BOOLEAN;
    signal ap_block_pp0_stage15_00001 : BOOLEAN;
    signal ap_block_pp0_stage17_00001 : BOOLEAN;
    signal ap_block_pp0_stage19_00001 : BOOLEAN;
    signal ap_block_pp0_stage21_00001 : BOOLEAN;
    signal ap_block_pp0_stage23_00001 : BOOLEAN;
    signal ap_block_pp0_stage25_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage8_00001 : BOOLEAN;
    signal ap_block_pp0_stage10_00001 : BOOLEAN;
    signal ap_block_pp0_stage12_00001 : BOOLEAN;
    signal ap_block_pp0_stage14_00001 : BOOLEAN;
    signal ap_block_pp0_stage16_00001 : BOOLEAN;
    signal ap_block_pp0_stage18_00001 : BOOLEAN;
    signal ap_block_pp0_stage20_00001 : BOOLEAN;
    signal ap_block_pp0_stage22_00001 : BOOLEAN;
    signal ap_block_pp0_stage24_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal empty_31_fu_678_p00 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1464_p00 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_fu_1464_p20 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component Lenet_HW_generic_tanh_double_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        t_in : IN STD_LOGIC_VECTOR (63 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Lenet_HW_fadd_32ns_32ns_32_2_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Lenet_HW_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Lenet_HW_fptrunc_64ns_32_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Lenet_HW_fpext_32ns_64_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Lenet_HW_dmul_64ns_64ns_64_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Lenet_HW_mul_3ns_6ns_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (2 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component Lenet_HW_mac_muladd_6ns_5ns_3ns_11_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (5 downto 0);
        din1 : IN STD_LOGIC_VECTOR (4 downto 0);
        din2 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (10 downto 0) );
    end component;


    component Lenet_HW_calculateLayer3_conv_buff_SHIFTREG_AUTO_0R0W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Lenet_HW_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    conv_buff_U : component Lenet_HW_calculateLayer3_conv_buff_SHIFTREG_AUTO_0R0W
    generic map (
        DataWidth => 32,
        AddressRange => 169,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => conv_buff_address0,
        ce0 => conv_buff_ce0,
        we0 => conv_buff_we0,
        d0 => conv_buff_d0,
        q0 => conv_buff_q0);

    fptrunc_64ns_32_1_no_dsp_1_U47 : component Lenet_HW_fptrunc_64ns_32_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 64,
        dout_WIDTH => 32)
    port map (
        din0 => mul2_reg_2228,
        dout => conv1_fu_468_p1);

    fpext_32ns_64_1_no_dsp_1_U48 : component Lenet_HW_fpext_32ns_64_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        din0 => reg_544,
        dout => conv_fu_472_p1);

    mul_3ns_6ns_8_1_1_U50 : component Lenet_HW_mul_3ns_6ns_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 3,
        din1_WIDTH => 6,
        dout_WIDTH => 8)
    port map (
        din0 => empty_31_fu_678_p0,
        din1 => empty_31_fu_678_p1,
        dout => empty_31_fu_678_p2);

    mac_muladd_6ns_5ns_3ns_11_4_1_U51 : component Lenet_HW_mac_muladd_6ns_5ns_3ns_11_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 6,
        din1_WIDTH => 5,
        din2_WIDTH => 3,
        dout_WIDTH => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1464_p0,
        din1 => grp_fu_1464_p1,
        din2 => grp_fu_1464_p2,
        ce => grp_fu_1464_ce,
        dout => grp_fu_1464_p3);

    flow_control_loop_pipe_sequential_init_U : component Lenet_HW_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage25,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage25)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage25_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage25_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage25_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    grp_generic_tanh_double_s_fu_448_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_generic_tanh_double_s_fu_448_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    grp_generic_tanh_double_s_fu_448_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_generic_tanh_double_s_fu_448_ap_ready = ap_const_logic_1)) then 
                    grp_generic_tanh_double_s_fu_448_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage6))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage6))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    i_fu_128_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                i_fu_128 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                i_fu_128 <= select_ln76_fu_1415_p3;
            end if; 
        end if;
    end process;

    indvar_flatten12_fu_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln76_fu_593_p2 = ap_const_lv1_0))) then 
                    indvar_flatten12_fu_132 <= add_ln76_fu_599_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten12_fu_132 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_124_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln76_fu_593_p2 = ap_const_lv1_0))) then 
                    indvar_flatten_fu_124 <= select_ln77_1_fu_744_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_124 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    j_fu_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln76_fu_593_p2 = ap_const_lv1_0))) then 
                    j_fu_120 <= select_ln77_fu_666_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_fu_120 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;

    k_fu_116_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln76_fu_593_p2 = ap_const_lv1_0))) then 
                    k_fu_116 <= add_ln78_fu_732_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    k_fu_116 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;

    reg_489_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
                reg_489 <= Layer2_Neurons_CPU_q1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                reg_489 <= Layer2_Neurons_CPU_q0;
            end if; 
        end if;
    end process;

    reg_494_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
                reg_494 <= Layer2_Neurons_CPU_q1;
            elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)))) then 
                reg_494 <= Layer2_Neurons_CPU_q0;
            end if; 
        end if;
    end process;

    reg_504_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
                reg_504 <= Layer2_Neurons_CPU_q1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                reg_504 <= Layer2_Neurons_CPU_q0;
            end if; 
        end if;
    end process;

    reg_514_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                    reg_514 <= Layer2_Neurons_CPU_q1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    reg_514 <= Layer2_Neurons_CPU_q0;
                end if;
            end if; 
        end if;
    end process;

    reg_524_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                    reg_524 <= Layer2_Neurons_CPU_q1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                    reg_524 <= Layer2_Neurons_CPU_q0;
                end if;
            end if; 
        end if;
    end process;

    reg_529_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                    reg_529 <= Layer2_Neurons_CPU_q1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    reg_529 <= Layer2_Neurons_CPU_q0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                Layer2_Neurons_CPU_load_13_reg_1835 <= Layer2_Neurons_CPU_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                Layer2_Neurons_CPU_load_15_reg_1868 <= Layer2_Neurons_CPU_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                Layer2_Neurons_CPU_load_17_reg_1893 <= Layer2_Neurons_CPU_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then
                Layer2_Neurons_CPU_load_19_reg_1938 <= Layer2_Neurons_CPU_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then
                Layer2_Neurons_CPU_load_21_reg_1968 <= Layer2_Neurons_CPU_q0;
                mul31_1_3_reg_1953 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then
                Layer2_Neurons_CPU_load_23_reg_1993 <= Layer2_Neurons_CPU_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then
                add_ln87_23_reg_1908 <= add_ln87_23_fu_1131_p2;
                add_ln87_24_reg_1913 <= add_ln87_24_fu_1135_p2;
                add_ln87_26_reg_1918 <= add_ln87_26_fu_1139_p2;
                add_ln87_27_reg_1923 <= add_ln87_27_fu_1143_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then
                add_ln87_25_reg_1883 <= add_ln87_25_fu_1103_p2;
                empty_33_reg_1850 <= empty_33_fu_1065_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                    add_ln87_2_reg_1635(3 downto 1) <= add_ln87_2_fu_781_p2(3 downto 1);
                    add_ln87_4_reg_1650(3 downto 1) <= add_ln87_4_fu_800_p2(3 downto 1);
                    zext_ln87_7_reg_1640(3 downto 1) <= zext_ln87_7_fu_786_p1(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                    add_ln87_6_reg_1676(3 downto 1) <= add_ln87_6_fu_839_p2(3 downto 1);
                conv_reg_2203 <= conv_fu_472_p1;
                empty_34_reg_1660 <= empty_34_fu_819_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_31_reg_1592 <= empty_31_fu_678_p2;
                empty_32_reg_1599 <= empty_32_fu_684_p1;
                icmp_ln76_reg_1572 <= icmp_ln76_fu_593_p2;
                icmp_ln76_reg_1572_pp0_iter1_reg <= icmp_ln76_reg_1572;
                icmp_ln76_reg_1572_pp0_iter2_reg <= icmp_ln76_reg_1572_pp0_iter1_reg;
                icmp_ln77_reg_1576 <= icmp_ln77_fu_614_p2;
                icmp_ln77_reg_1576_pp0_iter1_reg <= icmp_ln77_reg_1576;
                icmp_ln77_reg_1576_pp0_iter2_reg <= icmp_ln77_reg_1576_pp0_iter1_reg;
                icmp_ln77_reg_1576_pp0_iter3_reg <= icmp_ln77_reg_1576_pp0_iter2_reg;
                    or_ln87_reg_1625(3 downto 1) <= or_ln87_fu_711_p2(3 downto 1);
                select_ln73_1_reg_1581 <= select_ln73_1_fu_658_p3;
                select_ln73_1_reg_1581_pp0_iter1_reg <= select_ln73_1_reg_1581;
                select_ln73_1_reg_1581_pp0_iter2_reg <= select_ln73_1_reg_1581_pp0_iter1_reg;
                select_ln73_1_reg_1581_pp0_iter3_reg <= select_ln73_1_reg_1581_pp0_iter2_reg;
                select_ln77_reg_1586 <= select_ln77_fu_666_p3;
                select_ln77_reg_1586_pp0_iter1_reg <= select_ln77_reg_1586;
                select_ln77_reg_1586_pp0_iter2_reg <= select_ln77_reg_1586_pp0_iter1_reg;
                select_ln77_reg_1586_pp0_iter3_reg <= select_ln77_reg_1586_pp0_iter2_reg;
                    tmp_8_reg_1607(3 downto 1) <= tmp_8_fu_688_p3(3 downto 1);
                    zext_ln87_1_reg_1615(3 downto 1) <= zext_ln87_1_fu_696_p1(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                empty_35_reg_1763 <= empty_35_fu_955_p2;
                    zext_ln87_reg_1770(3 downto 1) <= zext_ln87_fu_960_p1(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                empty_36_reg_1817 <= empty_36_fu_1026_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                mul2_reg_2228 <= grp_fu_163_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then
                mul31_2_2_reg_2028 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then
                mul31_2_4_reg_2053 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then
                mul31_2_reg_2003 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then
                mul31_3_1_reg_2078 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then
                mul31_3_2_reg_2093 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then
                mul31_3_3_reg_2108 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then
                mul31_3_4_reg_2123 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then
                mul31_3_reg_2063 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then
                mul31_4_1_reg_2153 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then
                mul31_4_2_reg_2168 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                mul31_4_3_reg_2183 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                mul31_4_4_reg_2198 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then
                mul31_4_reg_2138 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                    p_cast6_reg_1691(6 downto 0) <= p_cast6_fu_868_p1(6 downto 0);
                tmp_reg_2218 <= grp_generic_tanh_double_s_fu_146_p_dout0;
                    zext_ln87_3_reg_1702(3 downto 1) <= zext_ln87_3_fu_876_p1(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 
    = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_481 <= Layer2_Weights_stream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then
                reg_485 <= Layer2_Weights_stream_TDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then
                reg_499 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then
                reg_509 <= grp_fu_285_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_519 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then
                reg_534 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)))) then
                reg_539 <= grp_fu_289_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then
                reg_544 <= grp_fu_285_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                x_assign_reg_2208 <= grp_fu_163_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                    zext_ln87_12_reg_1746(3 downto 1) <= zext_ln87_12_fu_932_p1(3 downto 1);
                    zext_ln87_9_reg_1734(3 downto 1) <= zext_ln87_9_fu_919_p1(3 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                    zext_ln87_6_reg_1791(3 downto 1) <= zext_ln87_6_fu_989_p1(3 downto 1);
            end if;
        end if;
    end process;
    tmp_8_reg_1607(0) <= '0';
    zext_ln87_1_reg_1615(0) <= '0';
    zext_ln87_1_reg_1615(6 downto 4) <= "000";
    or_ln87_reg_1625(0) <= '1';
    add_ln87_2_reg_1635(0) <= '0';
    zext_ln87_7_reg_1640(0) <= '0';
    zext_ln87_7_reg_1640(6 downto 4) <= "000";
    add_ln87_4_reg_1650(0) <= '1';
    add_ln87_6_reg_1676(0) <= '0';
    p_cast6_reg_1691(7) <= '0';
    zext_ln87_3_reg_1702(0) <= '1';
    zext_ln87_3_reg_1702(7 downto 4) <= "0000";
    zext_ln87_9_reg_1734(0) <= '1';
    zext_ln87_9_reg_1734(7 downto 4) <= "0000";
    zext_ln87_12_reg_1746(0) <= '0';
    zext_ln87_12_reg_1746(7 downto 4) <= "0000";
    zext_ln87_reg_1770(0) <= '0';
    zext_ln87_reg_1770(7 downto 4) <= "0000";
    zext_ln87_6_reg_1791(0) <= '0';
    zext_ln87_6_reg_1791(7 downto 4) <= "0000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage25_subdone, ap_block_pp0_stage6_subdone, ap_condition_exit_pp0_iter2_stage6, ap_idle_pp0_0to1, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to3, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage7_subdone, ap_block_pp0_stage8_subdone, ap_block_pp0_stage9_subdone, ap_block_pp0_stage10_subdone, ap_block_pp0_stage11_subdone, ap_block_pp0_stage12_subdone, ap_block_pp0_stage13_subdone, ap_block_pp0_stage14_subdone, ap_block_pp0_stage15_subdone, ap_block_pp0_stage16_subdone, ap_block_pp0_stage17_subdone, ap_block_pp0_stage18_subdone, ap_block_pp0_stage19_subdone, ap_block_pp0_stage20_subdone, ap_block_pp0_stage21_subdone, ap_block_pp0_stage22_subdone, ap_block_pp0_stage23_subdone, ap_block_pp0_stage24_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to3 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if (((ap_idle_pp0_0to1 = ap_const_logic_1) and (ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage6))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when ap_ST_fsm_pp0_stage8 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage8_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage8;
                end if;
            when ap_ST_fsm_pp0_stage9 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage9_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage9;
                end if;
            when ap_ST_fsm_pp0_stage10 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage10_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage10;
                end if;
            when ap_ST_fsm_pp0_stage11 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage11_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage11;
                end if;
            when ap_ST_fsm_pp0_stage12 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage12_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage12;
                end if;
            when ap_ST_fsm_pp0_stage13 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage13_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage13;
                end if;
            when ap_ST_fsm_pp0_stage14 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage14_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage14;
                end if;
            when ap_ST_fsm_pp0_stage15 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage15_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage15;
                end if;
            when ap_ST_fsm_pp0_stage16 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage16_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage16;
                end if;
            when ap_ST_fsm_pp0_stage17 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage17_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage17;
                end if;
            when ap_ST_fsm_pp0_stage18 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage18_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage18;
                end if;
            when ap_ST_fsm_pp0_stage19 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage19_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage19;
                end if;
            when ap_ST_fsm_pp0_stage20 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage20_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage20;
                end if;
            when ap_ST_fsm_pp0_stage21 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage21_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage21;
                end if;
            when ap_ST_fsm_pp0_stage22 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage22_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage22;
                end if;
            when ap_ST_fsm_pp0_stage23 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage23_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage23;
                end if;
            when ap_ST_fsm_pp0_stage24 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage24_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage24;
                end if;
            when ap_ST_fsm_pp0_stage25 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage25_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage25;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    Layer2_Neurons_CPU_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, zext_ln87_5_fu_727_p1, zext_ln87_11_fu_814_p1, zext_ln87_15_fu_863_p1, zext_ln87_17_fu_909_p1, zext_ln87_19_fu_950_p1, zext_ln87_21_fu_984_p1, zext_ln87_23_fu_1021_p1, zext_ln87_25_fu_1060_p1, zext_ln87_27_fu_1098_p1, zext_ln87_29_fu_1126_p1, zext_ln87_31_fu_1166_p1, zext_ln87_33_fu_1189_p1, zext_ln87_34_fu_1208_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_34_fu_1208_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_33_fu_1189_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_31_fu_1166_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_29_fu_1126_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_27_fu_1098_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_25_fu_1060_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_23_fu_1021_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_21_fu_984_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_19_fu_950_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_17_fu_909_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_15_fu_863_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_11_fu_814_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                Layer2_Neurons_CPU_address0 <= zext_ln87_5_fu_727_p1(10 - 1 downto 0);
            else 
                Layer2_Neurons_CPU_address0 <= "XXXXXXXXXX";
            end if;
        else 
            Layer2_Neurons_CPU_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Layer2_Neurons_CPU_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, zext_ln87_2_fu_706_p1, zext_ln87_8_fu_795_p1, zext_ln87_14_fu_853_p1, zext_ln87_16_fu_900_p1, zext_ln87_18_fu_940_p1, zext_ln87_20_fu_974_p1, zext_ln87_22_fu_1012_p1, zext_ln87_24_fu_1050_p1, zext_ln87_26_fu_1089_p1, zext_ln87_28_fu_1117_p1, zext_ln87_30_fu_1162_p1, zext_ln87_32_fu_1185_p1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_32_fu_1185_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_30_fu_1162_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_28_fu_1117_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_26_fu_1089_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_24_fu_1050_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_22_fu_1012_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_20_fu_974_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_18_fu_940_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_16_fu_900_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_14_fu_853_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_8_fu_795_p1(10 - 1 downto 0);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                Layer2_Neurons_CPU_address1 <= zext_ln87_2_fu_706_p1(10 - 1 downto 0);
            else 
                Layer2_Neurons_CPU_address1 <= "XXXXXXXXXX";
            end if;
        else 
            Layer2_Neurons_CPU_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    Layer2_Neurons_CPU_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage0_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            Layer2_Neurons_CPU_ce0 <= ap_const_logic_1;
        else 
            Layer2_Neurons_CPU_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Layer2_Neurons_CPU_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage0_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            Layer2_Neurons_CPU_ce1 <= ap_const_logic_1;
        else 
            Layer2_Neurons_CPU_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Layer2_Weights_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage25, Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572, ap_block_pp0_stage0, icmp_ln76_fu_593_p2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_block_pp0_stage25)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage25) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and 
    (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and 
    (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage3) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln76_fu_593_p2 = ap_const_lv1_0)))) then 
            Layer2_Weights_stream_TDATA_blk_n <= Layer2_Weights_stream_TVALID;
        else 
            Layer2_Weights_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    Layer2_Weights_stream_TREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage25, icmp_ln76_reg_1572, icmp_ln76_fu_593_p2, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage0_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (icmp_ln76_reg_1572 
    = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage11_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln76_fu_593_p2 = ap_const_lv1_0)))) then 
            Layer2_Weights_stream_TREADY <= ap_const_logic_1;
        else 
            Layer2_Weights_stream_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    Layer3_Neurons_CPU_address0 <= zext_ln91_1_fu_1459_p1(11 - 1 downto 0);

    Layer3_Neurons_CPU_ce0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            Layer3_Neurons_CPU_ce0 <= ap_const_logic_1;
        else 
            Layer3_Neurons_CPU_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    Layer3_Neurons_CPU_d0 <= conv1_fu_468_p1;

    Layer3_Neurons_CPU_we0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            Layer3_Neurons_CPU_we0 <= ap_const_logic_1;
        else 
            Layer3_Neurons_CPU_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln76_1_fu_1409_p2 <= std_logic_vector(unsigned(i_fu_128) + unsigned(ap_const_lv6_1));
    add_ln76_fu_599_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten12_load) + unsigned(ap_const_lv11_1));
    add_ln77_1_fu_738_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv6_1));
    add_ln77_fu_646_p2 <= std_logic_vector(unsigned(select_ln73_fu_620_p3) + unsigned(ap_const_lv3_1));
    add_ln78_fu_732_p2 <= std_logic_vector(unsigned(select_ln73_1_fu_658_p3) + unsigned(ap_const_lv3_1));
    add_ln87_10_fu_905_p2 <= std_logic_vector(unsigned(zext_ln87_7_reg_1640) + unsigned(empty_34_reg_1660));
    add_ln87_11_fu_935_p2 <= std_logic_vector(unsigned(zext_ln87_9_fu_919_p1) + unsigned(p_cast6_reg_1691));
    add_ln87_12_fu_945_p2 <= std_logic_vector(unsigned(zext_ln87_12_fu_932_p1) + unsigned(p_cast6_reg_1691));
    add_ln87_13_fu_968_p2 <= std_logic_vector(unsigned(zext_ln87_fu_960_p1) + unsigned(empty_35_fu_955_p2));
    add_ln87_14_fu_979_p2 <= std_logic_vector(unsigned(zext_ln87_3_reg_1702) + unsigned(empty_35_fu_955_p2));
    add_ln87_15_fu_1007_p2 <= std_logic_vector(unsigned(zext_ln87_6_fu_989_p1) + unsigned(empty_35_reg_1763));
    add_ln87_16_fu_1017_p2 <= std_logic_vector(unsigned(zext_ln87_9_reg_1734) + unsigned(empty_35_reg_1763));
    add_ln87_17_fu_1046_p2 <= std_logic_vector(unsigned(zext_ln87_12_reg_1746) + unsigned(empty_35_reg_1763));
    add_ln87_18_fu_1055_p2 <= std_logic_vector(unsigned(zext_ln87_reg_1770) + unsigned(empty_36_fu_1026_p2));
    add_ln87_19_fu_1085_p2 <= std_logic_vector(unsigned(zext_ln87_3_reg_1702) + unsigned(empty_36_reg_1817));
    add_ln87_1_fu_721_p2 <= std_logic_vector(unsigned(zext_ln87_4_fu_717_p1) + unsigned(empty_32_fu_684_p1));
    add_ln87_20_fu_1094_p2 <= std_logic_vector(unsigned(zext_ln87_6_reg_1791) + unsigned(empty_36_reg_1817));
    add_ln87_21_fu_1113_p2 <= std_logic_vector(unsigned(zext_ln87_9_reg_1734) + unsigned(empty_36_reg_1817));
    add_ln87_22_fu_1122_p2 <= std_logic_vector(unsigned(zext_ln87_12_reg_1746) + unsigned(empty_36_reg_1817));
    add_ln87_23_fu_1131_p2 <= std_logic_vector(unsigned(zext_ln87_reg_1770) + unsigned(empty_33_reg_1850));
    add_ln87_24_fu_1135_p2 <= std_logic_vector(unsigned(zext_ln87_3_reg_1702) + unsigned(empty_33_reg_1850));
    add_ln87_25_fu_1103_p2 <= std_logic_vector(unsigned(zext_ln87_6_reg_1791) + unsigned(empty_33_fu_1065_p2));
    add_ln87_26_fu_1139_p2 <= std_logic_vector(unsigned(zext_ln87_9_reg_1734) + unsigned(empty_33_reg_1850));
    add_ln87_27_fu_1143_p2 <= std_logic_vector(unsigned(zext_ln87_12_reg_1746) + unsigned(empty_33_reg_1850));
    add_ln87_2_fu_781_p2 <= std_logic_vector(unsigned(tmp_8_reg_1607) + unsigned(ap_const_lv4_2));
    add_ln87_3_fu_790_p2 <= std_logic_vector(unsigned(zext_ln87_7_fu_786_p1) + unsigned(empty_32_reg_1599));
    add_ln87_4_fu_800_p2 <= std_logic_vector(unsigned(tmp_8_reg_1607) + unsigned(ap_const_lv4_3));
    add_ln87_5_fu_809_p2 <= std_logic_vector(unsigned(zext_ln87_10_fu_805_p1) + unsigned(empty_32_reg_1599));
    add_ln87_6_fu_839_p2 <= std_logic_vector(unsigned(tmp_8_reg_1607) + unsigned(ap_const_lv4_4));
    add_ln87_7_fu_848_p2 <= std_logic_vector(unsigned(zext_ln87_13_fu_844_p1) + unsigned(empty_32_reg_1599));
    add_ln87_8_fu_858_p2 <= std_logic_vector(unsigned(zext_ln87_1_reg_1615) + unsigned(empty_34_fu_819_p2));
    add_ln87_9_fu_894_p2 <= std_logic_vector(unsigned(zext_ln87_3_fu_876_p1) + unsigned(p_cast6_fu_868_p1));
    add_ln87_fu_700_p2 <= std_logic_vector(unsigned(zext_ln87_1_fu_696_p1) + unsigned(empty_32_fu_684_p1));
    add_ln91_1_fu_1444_p2 <= std_logic_vector(unsigned(p_shl_fu_1437_p3) + unsigned(zext_ln77_1_fu_1434_p1));
    add_ln91_fu_1454_p2 <= std_logic_vector(unsigned(grp_fu_1464_p3) + unsigned(zext_ln91_fu_1450_p1));
    and_ln73_fu_640_p2 <= (xor_ln73_fu_628_p2 and icmp_ln78_fu_634_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage10 <= ap_CS_fsm(10);
    ap_CS_fsm_pp0_stage11 <= ap_CS_fsm(11);
    ap_CS_fsm_pp0_stage12 <= ap_CS_fsm(12);
    ap_CS_fsm_pp0_stage13 <= ap_CS_fsm(13);
    ap_CS_fsm_pp0_stage14 <= ap_CS_fsm(14);
    ap_CS_fsm_pp0_stage15 <= ap_CS_fsm(15);
    ap_CS_fsm_pp0_stage16 <= ap_CS_fsm(16);
    ap_CS_fsm_pp0_stage17 <= ap_CS_fsm(17);
    ap_CS_fsm_pp0_stage18 <= ap_CS_fsm(18);
    ap_CS_fsm_pp0_stage19 <= ap_CS_fsm(19);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage20 <= ap_CS_fsm(20);
    ap_CS_fsm_pp0_stage21 <= ap_CS_fsm(21);
    ap_CS_fsm_pp0_stage22 <= ap_CS_fsm(22);
    ap_CS_fsm_pp0_stage23 <= ap_CS_fsm(23);
    ap_CS_fsm_pp0_stage24 <= ap_CS_fsm(24);
    ap_CS_fsm_pp0_stage25 <= ap_CS_fsm(25);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
    ap_CS_fsm_pp0_stage8 <= ap_CS_fsm(8);
    ap_CS_fsm_pp0_stage9 <= ap_CS_fsm(9);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp483_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state1_pp0_stage0_iter0_ignore_call276)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp483 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state1_pp0_stage0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state1_pp0_stage0_iter0));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage10 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage10_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state11_pp0_stage10_iter0)
    begin
                ap_block_pp0_stage10_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage10_iter0));
    end process;


    ap_block_pp0_stage10_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state11_pp0_stage10_iter0)
    begin
                ap_block_pp0_stage10_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage10_iter0));
    end process;


    ap_block_pp0_stage10_11001_ignoreCallOp467_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state11_pp0_stage10_iter0_ignore_call276)
    begin
                ap_block_pp0_stage10_11001_ignoreCallOp467 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage10_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage10_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state11_pp0_stage10_iter0)
    begin
                ap_block_pp0_stage10_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state11_pp0_stage10_iter0));
    end process;

        ap_block_pp0_stage11 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage11_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state12_pp0_stage11_iter0)
    begin
                ap_block_pp0_stage11_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage11_iter0));
    end process;


    ap_block_pp0_stage11_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state12_pp0_stage11_iter0)
    begin
                ap_block_pp0_stage11_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage11_iter0));
    end process;


    ap_block_pp0_stage11_11001_ignoreCallOp468_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state12_pp0_stage11_iter0_ignore_call276)
    begin
                ap_block_pp0_stage11_11001_ignoreCallOp468 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage11_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage11_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state12_pp0_stage11_iter0)
    begin
                ap_block_pp0_stage11_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state12_pp0_stage11_iter0));
    end process;

        ap_block_pp0_stage12 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage12_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state13_pp0_stage12_iter0)
    begin
                ap_block_pp0_stage12_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage12_iter0));
    end process;


    ap_block_pp0_stage12_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state13_pp0_stage12_iter0)
    begin
                ap_block_pp0_stage12_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage12_iter0));
    end process;


    ap_block_pp0_stage12_11001_ignoreCallOp469_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state13_pp0_stage12_iter0_ignore_call276)
    begin
                ap_block_pp0_stage12_11001_ignoreCallOp469 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage12_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage12_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state13_pp0_stage12_iter0)
    begin
                ap_block_pp0_stage12_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state13_pp0_stage12_iter0));
    end process;

        ap_block_pp0_stage13 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage13_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state14_pp0_stage13_iter0)
    begin
                ap_block_pp0_stage13_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage13_iter0));
    end process;


    ap_block_pp0_stage13_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state14_pp0_stage13_iter0)
    begin
                ap_block_pp0_stage13_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage13_iter0));
    end process;


    ap_block_pp0_stage13_11001_ignoreCallOp470_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state14_pp0_stage13_iter0_ignore_call276)
    begin
                ap_block_pp0_stage13_11001_ignoreCallOp470 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage13_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage13_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state14_pp0_stage13_iter0)
    begin
                ap_block_pp0_stage13_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state14_pp0_stage13_iter0));
    end process;

        ap_block_pp0_stage14 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage14_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state15_pp0_stage14_iter0)
    begin
                ap_block_pp0_stage14_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage14_iter0));
    end process;


    ap_block_pp0_stage14_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state15_pp0_stage14_iter0)
    begin
                ap_block_pp0_stage14_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage14_iter0));
    end process;


    ap_block_pp0_stage14_11001_ignoreCallOp471_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state15_pp0_stage14_iter0_ignore_call276)
    begin
                ap_block_pp0_stage14_11001_ignoreCallOp471 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage14_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage14_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state15_pp0_stage14_iter0)
    begin
                ap_block_pp0_stage14_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state15_pp0_stage14_iter0));
    end process;

        ap_block_pp0_stage15 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage15_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state16_pp0_stage15_iter0)
    begin
                ap_block_pp0_stage15_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage15_iter0));
    end process;


    ap_block_pp0_stage15_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state16_pp0_stage15_iter0)
    begin
                ap_block_pp0_stage15_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage15_iter0));
    end process;


    ap_block_pp0_stage15_11001_ignoreCallOp472_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state16_pp0_stage15_iter0_ignore_call276)
    begin
                ap_block_pp0_stage15_11001_ignoreCallOp472 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage15_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage15_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state16_pp0_stage15_iter0)
    begin
                ap_block_pp0_stage15_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state16_pp0_stage15_iter0));
    end process;

        ap_block_pp0_stage16 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage16_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state17_pp0_stage16_iter0)
    begin
                ap_block_pp0_stage16_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage16_iter0));
    end process;


    ap_block_pp0_stage16_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state17_pp0_stage16_iter0)
    begin
                ap_block_pp0_stage16_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage16_iter0));
    end process;


    ap_block_pp0_stage16_11001_ignoreCallOp473_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state17_pp0_stage16_iter0_ignore_call276)
    begin
                ap_block_pp0_stage16_11001_ignoreCallOp473 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage16_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage16_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state17_pp0_stage16_iter0)
    begin
                ap_block_pp0_stage16_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state17_pp0_stage16_iter0));
    end process;

        ap_block_pp0_stage17 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage17_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state18_pp0_stage17_iter0)
    begin
                ap_block_pp0_stage17_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage17_iter0));
    end process;


    ap_block_pp0_stage17_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state18_pp0_stage17_iter0)
    begin
                ap_block_pp0_stage17_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage17_iter0));
    end process;


    ap_block_pp0_stage17_11001_ignoreCallOp474_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state18_pp0_stage17_iter0_ignore_call276)
    begin
                ap_block_pp0_stage17_11001_ignoreCallOp474 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage17_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage17_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state18_pp0_stage17_iter0)
    begin
                ap_block_pp0_stage17_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_pp0_stage17_iter0));
    end process;

        ap_block_pp0_stage18 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage18_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state19_pp0_stage18_iter0)
    begin
                ap_block_pp0_stage18_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage18_iter0));
    end process;


    ap_block_pp0_stage18_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state19_pp0_stage18_iter0)
    begin
                ap_block_pp0_stage18_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage18_iter0));
    end process;


    ap_block_pp0_stage18_11001_ignoreCallOp475_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state19_pp0_stage18_iter0_ignore_call276)
    begin
                ap_block_pp0_stage18_11001_ignoreCallOp475 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage18_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage18_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state19_pp0_stage18_iter0)
    begin
                ap_block_pp0_stage18_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_pp0_stage18_iter0));
    end process;

        ap_block_pp0_stage19 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage19_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state20_pp0_stage19_iter0)
    begin
                ap_block_pp0_stage19_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage19_iter0));
    end process;


    ap_block_pp0_stage19_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state20_pp0_stage19_iter0)
    begin
                ap_block_pp0_stage19_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage19_iter0));
    end process;


    ap_block_pp0_stage19_11001_ignoreCallOp476_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state20_pp0_stage19_iter0_ignore_call276)
    begin
                ap_block_pp0_stage19_11001_ignoreCallOp476 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage19_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage19_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state20_pp0_stage19_iter0)
    begin
                ap_block_pp0_stage19_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage19_iter0));
    end process;


    ap_block_pp0_stage1_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0));
    end process;


    ap_block_pp0_stage1_11001_ignoreCallOp484_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0_ignore_call276)
    begin
                ap_block_pp0_stage1_11001_ignoreCallOp484 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state2_pp0_stage1_iter0)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_pp0_stage1_iter0));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage20 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage20_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state21_pp0_stage20_iter0)
    begin
                ap_block_pp0_stage20_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_pp0_stage20_iter0));
    end process;


    ap_block_pp0_stage20_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state21_pp0_stage20_iter0)
    begin
                ap_block_pp0_stage20_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_pp0_stage20_iter0));
    end process;


    ap_block_pp0_stage20_11001_ignoreCallOp477_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state21_pp0_stage20_iter0_ignore_call276)
    begin
                ap_block_pp0_stage20_11001_ignoreCallOp477 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_pp0_stage20_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage20_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state21_pp0_stage20_iter0)
    begin
                ap_block_pp0_stage20_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state21_pp0_stage20_iter0));
    end process;

        ap_block_pp0_stage21 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage21_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state22_pp0_stage21_iter0)
    begin
                ap_block_pp0_stage21_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage21_iter0));
    end process;


    ap_block_pp0_stage21_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state22_pp0_stage21_iter0)
    begin
                ap_block_pp0_stage21_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage21_iter0));
    end process;


    ap_block_pp0_stage21_11001_ignoreCallOp478_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state22_pp0_stage21_iter0_ignore_call276)
    begin
                ap_block_pp0_stage21_11001_ignoreCallOp478 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage21_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage21_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state22_pp0_stage21_iter0)
    begin
                ap_block_pp0_stage21_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state22_pp0_stage21_iter0));
    end process;

        ap_block_pp0_stage22 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage22_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state23_pp0_stage22_iter0)
    begin
                ap_block_pp0_stage22_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage22_iter0));
    end process;


    ap_block_pp0_stage22_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state23_pp0_stage22_iter0)
    begin
                ap_block_pp0_stage22_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage22_iter0));
    end process;


    ap_block_pp0_stage22_11001_ignoreCallOp479_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state23_pp0_stage22_iter0_ignore_call276)
    begin
                ap_block_pp0_stage22_11001_ignoreCallOp479 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage22_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage22_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state23_pp0_stage22_iter0)
    begin
                ap_block_pp0_stage22_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state23_pp0_stage22_iter0));
    end process;

        ap_block_pp0_stage23 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage23_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state24_pp0_stage23_iter0)
    begin
                ap_block_pp0_stage23_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage23_iter0));
    end process;


    ap_block_pp0_stage23_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state24_pp0_stage23_iter0)
    begin
                ap_block_pp0_stage23_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage23_iter0));
    end process;


    ap_block_pp0_stage23_11001_ignoreCallOp480_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state24_pp0_stage23_iter0_ignore_call276)
    begin
                ap_block_pp0_stage23_11001_ignoreCallOp480 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage23_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage23_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state24_pp0_stage23_iter0)
    begin
                ap_block_pp0_stage23_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage23_iter0));
    end process;

        ap_block_pp0_stage24 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage24_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state25_pp0_stage24_iter0)
    begin
                ap_block_pp0_stage24_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage24_iter0));
    end process;


    ap_block_pp0_stage24_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state25_pp0_stage24_iter0)
    begin
                ap_block_pp0_stage24_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage24_iter0));
    end process;


    ap_block_pp0_stage24_11001_ignoreCallOp481_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state25_pp0_stage24_iter0_ignore_call276)
    begin
                ap_block_pp0_stage24_11001_ignoreCallOp481 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage24_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage24_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state25_pp0_stage24_iter0)
    begin
                ap_block_pp0_stage24_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage24_iter0));
    end process;

        ap_block_pp0_stage25 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage25_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state26_pp0_stage25_iter0)
    begin
                ap_block_pp0_stage25_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage25_iter0));
    end process;


    ap_block_pp0_stage25_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state26_pp0_stage25_iter0)
    begin
                ap_block_pp0_stage25_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage25_iter0));
    end process;


    ap_block_pp0_stage25_11001_ignoreCallOp482_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state26_pp0_stage25_iter0_ignore_call276)
    begin
                ap_block_pp0_stage25_11001_ignoreCallOp482 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage25_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage25_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state26_pp0_stage25_iter0)
    begin
                ap_block_pp0_stage25_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state26_pp0_stage25_iter0));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;


    ap_block_pp0_stage2_11001_ignoreCallOp485_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0_ignore_call276)
    begin
                ap_block_pp0_stage2_11001_ignoreCallOp485 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state3_pp0_stage2_iter0)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage2_iter0));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_pp0_stage3_iter0)
    begin
                ap_block_pp0_stage3_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_pp0_stage3_iter0)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0));
    end process;


    ap_block_pp0_stage3_11001_ignoreCallOp491_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_pp0_stage3_iter0_ignore_call276)
    begin
                ap_block_pp0_stage3_11001_ignoreCallOp491 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state4_pp0_stage3_iter0)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state4_pp0_stage3_iter0));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_pp0_stage4_iter0)
    begin
                ap_block_pp0_stage4_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage4_iter0));
    end process;


    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_pp0_stage4_iter0)
    begin
                ap_block_pp0_stage4_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage4_iter0));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state5_pp0_stage4_iter0)
    begin
                ap_block_pp0_stage4_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state5_pp0_stage4_iter0));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state6_pp0_stage5_iter0)
    begin
                ap_block_pp0_stage5_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage5_iter0));
    end process;


    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state6_pp0_stage5_iter0)
    begin
                ap_block_pp0_stage5_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage5_iter0));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state6_pp0_stage5_iter0)
    begin
                ap_block_pp0_stage5_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state6_pp0_stage5_iter0));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state7_pp0_stage6_iter0)
    begin
                ap_block_pp0_stage6_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage6_iter0));
    end process;


    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state7_pp0_stage6_iter0)
    begin
                ap_block_pp0_stage6_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage6_iter0));
    end process;


    ap_block_pp0_stage6_11001_ignoreCallOp463_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state7_pp0_stage6_iter0_ignore_call276)
    begin
                ap_block_pp0_stage6_11001_ignoreCallOp463 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage6_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state7_pp0_stage6_iter0)
    begin
                ap_block_pp0_stage6_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state7_pp0_stage6_iter0));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state8_pp0_stage7_iter0)
    begin
                ap_block_pp0_stage7_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage7_iter0));
    end process;


    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state8_pp0_stage7_iter0)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage7_iter0));
    end process;


    ap_block_pp0_stage7_11001_ignoreCallOp464_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state8_pp0_stage7_iter0_ignore_call276)
    begin
                ap_block_pp0_stage7_11001_ignoreCallOp464 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage7_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state8_pp0_stage7_iter0)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state8_pp0_stage7_iter0));
    end process;

        ap_block_pp0_stage8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage8_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state9_pp0_stage8_iter0)
    begin
                ap_block_pp0_stage8_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_pp0_stage8_iter0));
    end process;


    ap_block_pp0_stage8_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state9_pp0_stage8_iter0)
    begin
                ap_block_pp0_stage8_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_pp0_stage8_iter0));
    end process;


    ap_block_pp0_stage8_11001_ignoreCallOp465_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state9_pp0_stage8_iter0_ignore_call276)
    begin
                ap_block_pp0_stage8_11001_ignoreCallOp465 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_pp0_stage8_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage8_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state9_pp0_stage8_iter0)
    begin
                ap_block_pp0_stage8_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state9_pp0_stage8_iter0));
    end process;

        ap_block_pp0_stage9 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage9_00001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state10_pp0_stage9_iter0)
    begin
                ap_block_pp0_stage9_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage9_iter0));
    end process;


    ap_block_pp0_stage9_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state10_pp0_stage9_iter0)
    begin
                ap_block_pp0_stage9_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage9_iter0));
    end process;


    ap_block_pp0_stage9_11001_ignoreCallOp466_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state10_pp0_stage9_iter0_ignore_call276)
    begin
                ap_block_pp0_stage9_11001_ignoreCallOp466 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage9_iter0_ignore_call276));
    end process;


    ap_block_pp0_stage9_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_block_state10_pp0_stage9_iter0)
    begin
                ap_block_pp0_stage9_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage9_iter0));
    end process;


    ap_block_state10_pp0_stage9_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state10_pp0_stage9_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state10_pp0_stage9_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state10_pp0_stage9_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state11_pp0_stage10_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state11_pp0_stage10_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state11_pp0_stage10_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state11_pp0_stage10_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state12_pp0_stage11_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state12_pp0_stage11_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state12_pp0_stage11_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state12_pp0_stage11_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state13_pp0_stage12_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state13_pp0_stage12_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state13_pp0_stage12_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state13_pp0_stage12_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state14_pp0_stage13_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state14_pp0_stage13_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state14_pp0_stage13_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state14_pp0_stage13_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state15_pp0_stage14_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state15_pp0_stage14_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state15_pp0_stage14_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state15_pp0_stage14_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state16_pp0_stage15_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state16_pp0_stage15_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state16_pp0_stage15_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state16_pp0_stage15_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state17_pp0_stage16_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state17_pp0_stage16_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state17_pp0_stage16_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state17_pp0_stage16_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state18_pp0_stage17_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state18_pp0_stage17_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state18_pp0_stage17_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state18_pp0_stage17_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state19_pp0_stage18_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state19_pp0_stage18_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state19_pp0_stage18_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state19_pp0_stage18_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_fu_593_p2)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_const_logic_0 = Layer2_Weights_stream_TVALID) and (icmp_ln76_fu_593_p2 = ap_const_lv1_0));
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_fu_593_p2)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call276 <= ((ap_const_logic_0 = Layer2_Weights_stream_TVALID) and (icmp_ln76_fu_593_p2 = ap_const_lv1_0));
    end process;


    ap_block_state20_pp0_stage19_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state20_pp0_stage19_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state20_pp0_stage19_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state20_pp0_stage19_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state21_pp0_stage20_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state21_pp0_stage20_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state21_pp0_stage20_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state21_pp0_stage20_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state22_pp0_stage21_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state22_pp0_stage21_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state22_pp0_stage21_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state22_pp0_stage21_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state23_pp0_stage22_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state23_pp0_stage22_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state23_pp0_stage22_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state23_pp0_stage22_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state24_pp0_stage23_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state24_pp0_stage23_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state24_pp0_stage23_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state24_pp0_stage23_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state25_pp0_stage24_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state25_pp0_stage24_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state25_pp0_stage24_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state25_pp0_stage24_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state26_pp0_stage25_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state26_pp0_stage25_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state26_pp0_stage25_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state26_pp0_stage25_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state2_pp0_stage1_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state2_pp0_stage1_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state3_pp0_stage2_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state3_pp0_stage2_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state4_pp0_stage3_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state4_pp0_stage3_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state4_pp0_stage3_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state5_pp0_stage4_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state6_pp0_stage5_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state7_pp0_stage6_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state7_pp0_stage6_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state7_pp0_stage6_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state7_pp0_stage6_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state8_pp0_stage7_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state8_pp0_stage7_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state8_pp0_stage7_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state8_pp0_stage7_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state9_pp0_stage8_iter0_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state9_pp0_stage8_iter0 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_block_state9_pp0_stage8_iter0_ignore_call276_assign_proc : process(Layer2_Weights_stream_TVALID, icmp_ln76_reg_1572)
    begin
                ap_block_state9_pp0_stage8_iter0_ignore_call276 <= ((icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_const_logic_0 = Layer2_Weights_stream_TVALID));
    end process;


    ap_condition_exit_pp0_iter0_stage25_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage25, icmp_ln76_reg_1572, ap_block_pp0_stage25_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage25_subdone) and (icmp_ln76_reg_1572 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            ap_condition_exit_pp0_iter0_stage25 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage25 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage6, icmp_ln76_reg_1572_pp0_iter2_reg, ap_block_pp0_stage6_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (icmp_ln76_reg_1572_pp0_iter2_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            ap_condition_exit_pp0_iter2_stage6 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to3_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to3 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to3 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage25;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage25_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage25_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten12_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten12_fu_132)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten12_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten12_load <= indvar_flatten12_fu_132;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_124)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_124;
        end if; 
    end process;


    ap_sig_allocacmp_j_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, j_fu_120)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_j_load <= j_fu_120;
        end if; 
    end process;


    ap_sig_allocacmp_k_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, k_fu_116, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_k_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_k_load <= k_fu_116;
        end if; 
    end process;

    bitcast_ln88_10_fu_1193_p1 <= reg_481;
    bitcast_ln88_11_fu_1212_p1 <= reg_481;
    bitcast_ln88_12_fu_1227_p1 <= reg_481;
    bitcast_ln88_13_fu_1241_p1 <= reg_481;
    bitcast_ln88_14_fu_1256_p1 <= reg_481;
    bitcast_ln88_15_fu_1270_p1 <= reg_481;
    bitcast_ln88_16_fu_1275_p1 <= reg_481;
    bitcast_ln88_17_fu_1289_p1 <= reg_481;
    bitcast_ln88_18_fu_1304_p1 <= reg_481;
    bitcast_ln88_19_fu_1318_p1 <= reg_481;
    bitcast_ln88_1_fu_879_p1 <= reg_485;
    bitcast_ln88_20_fu_1333_p1 <= reg_481;
    bitcast_ln88_21_fu_1347_p1 <= reg_481;
    bitcast_ln88_22_fu_1362_p1 <= reg_481;
    bitcast_ln88_23_fu_1376_p1 <= reg_481;
    bitcast_ln88_24_fu_1401_p1 <= reg_481;
    bitcast_ln88_2_fu_914_p1 <= reg_481;
    bitcast_ln88_3_fu_963_p1 <= reg_481;
    bitcast_ln88_4_fu_992_p1 <= reg_481;
    bitcast_ln88_5_fu_1031_p1 <= reg_481;
    bitcast_ln88_6_fu_1070_p1 <= reg_481;
    bitcast_ln88_7_fu_1108_p1 <= reg_481;
    bitcast_ln88_8_fu_1147_p1 <= reg_481;
    bitcast_ln88_9_fu_1170_p1 <= reg_481;
    bitcast_ln88_fu_824_p1 <= reg_485;

    conv_buff_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage25, icmp_ln76_reg_1572, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_block_pp0_stage25)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            conv_buff_address0 <= ap_const_lv64_A0(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage25) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage21) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)))) then 
            conv_buff_address0 <= ap_const_lv64_A1(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage24) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage20) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage16) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)))) then 
            conv_buff_address0 <= ap_const_lv64_A2(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage23) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage19) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)))) then 
            conv_buff_address0 <= ap_const_lv64_A3(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage22) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage18) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage10) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            conv_buff_address0 <= ap_const_lv64_A4(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage12) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            conv_buff_address0 <= ap_const_lv64_A6(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage7) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            conv_buff_address0 <= ap_const_lv64_A7(8 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            conv_buff_address0 <= ap_const_lv64_A8(8 - 1 downto 0);
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage17) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            conv_buff_address0 <= ap_const_lv64_A5(8 - 1 downto 0);
        else 
            conv_buff_address0 <= "XXXXXXXX";
        end if; 
    end process;


    conv_buff_ce0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage25, icmp_ln76_reg_1572, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (icmp_ln76_reg_1572 
    = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage11_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            conv_buff_ce0 <= ap_const_logic_1;
        else 
            conv_buff_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    conv_buff_d0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage25, icmp_ln76_reg_1572, Layer2_Neurons_CPU_q1, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, reg_489, reg_494, reg_504, reg_514, reg_524, reg_529, Layer2_Neurons_CPU_load_13_reg_1835, Layer2_Neurons_CPU_load_15_reg_1868, Layer2_Neurons_CPU_load_17_reg_1893, Layer2_Neurons_CPU_load_19_reg_1938, Layer2_Neurons_CPU_load_21_reg_1968, Layer2_Neurons_CPU_load_23_reg_1993)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            conv_buff_d0 <= Layer2_Neurons_CPU_load_23_reg_1993;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            conv_buff_d0 <= Layer2_Neurons_CPU_load_21_reg_1968;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            conv_buff_d0 <= Layer2_Neurons_CPU_load_19_reg_1938;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            conv_buff_d0 <= Layer2_Neurons_CPU_load_17_reg_1893;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            conv_buff_d0 <= Layer2_Neurons_CPU_load_15_reg_1868;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            conv_buff_d0 <= Layer2_Neurons_CPU_load_13_reg_1835;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)))) then 
            conv_buff_d0 <= reg_529;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)))) then 
            conv_buff_d0 <= reg_524;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)))) then 
            conv_buff_d0 <= reg_514;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            conv_buff_d0 <= reg_504;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            conv_buff_d0 <= reg_494;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            conv_buff_d0 <= Layer2_Neurons_CPU_q1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            conv_buff_d0 <= reg_489;
        else 
            conv_buff_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    conv_buff_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage25, icmp_ln76_reg_1572, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (icmp_ln76_reg_1572 
    = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage11_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) 
    and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln76_reg_1572 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            conv_buff_we0 <= ap_const_logic_1;
        else 
            conv_buff_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_31_fu_678_p0 <= empty_31_fu_678_p00(3 - 1 downto 0);
    empty_31_fu_678_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln77_fu_666_p3),8));
    empty_31_fu_678_p1 <= ap_const_lv8_1A(6 - 1 downto 0);
    empty_32_fu_684_p1 <= empty_31_fu_678_p2(7 - 1 downto 0);
    empty_33_fu_1065_p2 <= std_logic_vector(unsigned(empty_31_reg_1592) + unsigned(ap_const_lv8_34));
    empty_34_fu_819_p2 <= std_logic_vector(unsigned(empty_32_reg_1599) + unsigned(ap_const_lv7_D));
    empty_35_fu_955_p2 <= std_logic_vector(unsigned(empty_31_reg_1592) + unsigned(ap_const_lv8_1A));
    empty_36_fu_1026_p2 <= std_logic_vector(unsigned(empty_31_reg_1592) + unsigned(ap_const_lv8_27));

    grp_fu_1464_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_1464_ce <= ap_const_logic_1;
        else 
            grp_fu_1464_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1464_p0 <= grp_fu_1464_p00(6 - 1 downto 0);
    grp_fu_1464_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln76_fu_1415_p3),11));
    grp_fu_1464_p1 <= ap_const_lv11_19(5 - 1 downto 0);
    grp_fu_1464_p2 <= grp_fu_1464_p20(3 - 1 downto 0);
    grp_fu_1464_p20 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln73_1_reg_1581_pp0_iter3_reg),11));
    grp_fu_163_p_ce <= grp_fu_475_ce;
    grp_fu_163_p_din0 <= grp_fu_475_p0;
    grp_fu_163_p_din1 <= grp_fu_475_p1;
    grp_fu_285_p_ce <= grp_fu_459_ce;
    grp_fu_285_p_din0 <= grp_fu_459_p0;
    grp_fu_285_p_din1 <= grp_fu_459_p1;
    grp_fu_285_p_opcode <= ap_const_lv2_0;
    grp_fu_289_p_ce <= grp_fu_463_ce;
    grp_fu_289_p_din0 <= grp_fu_463_p0;
    grp_fu_289_p_din1 <= grp_fu_463_p1;

    grp_fu_459_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage0_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_459_ce <= ap_const_logic_1;
        else 
            grp_fu_459_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_459_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_block_pp0_stage25, reg_509, reg_544, somme_fu_871_p1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_459_p0 <= reg_544;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_459_p0 <= reg_509;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_459_p0 <= somme_fu_871_p1;
        else 
            grp_fu_459_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_459_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_block_pp0_stage25, reg_499, reg_519, reg_534, reg_539, mul31_1_3_reg_1953, mul31_2_reg_2003, mul31_2_2_reg_2028, mul31_2_4_reg_2053, mul31_3_reg_2063, mul31_3_1_reg_2078, mul31_3_2_reg_2093, mul31_3_3_reg_2108, mul31_3_4_reg_2123, mul31_4_reg_2138, mul31_4_1_reg_2153, mul31_4_2_reg_2168, mul31_4_3_reg_2183, mul31_4_4_reg_2198, grp_fu_289_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_459_p1 <= mul31_4_4_reg_2198;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            grp_fu_459_p1 <= mul31_4_3_reg_2183;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            grp_fu_459_p1 <= mul31_4_2_reg_2168;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            grp_fu_459_p1 <= mul31_4_1_reg_2153;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            grp_fu_459_p1 <= mul31_4_reg_2138;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            grp_fu_459_p1 <= mul31_3_4_reg_2123;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_459_p1 <= mul31_3_3_reg_2108;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_459_p1 <= mul31_3_2_reg_2093;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_459_p1 <= mul31_3_1_reg_2078;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_459_p1 <= mul31_3_reg_2063;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_459_p1 <= mul31_2_4_reg_2053;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_459_p1 <= mul31_2_2_reg_2028;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            grp_fu_459_p1 <= mul31_2_reg_2003;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            grp_fu_459_p1 <= mul31_1_3_reg_1953;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_459_p1 <= reg_539;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)))) then 
            grp_fu_459_p1 <= reg_534;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)))) then 
            grp_fu_459_p1 <= reg_519;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_459_p1 <= reg_499;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_459_p1 <= grp_fu_289_p_dout0;
        else 
            grp_fu_459_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_463_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage0_11001, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001, ap_block_pp0_stage8_11001, ap_block_pp0_stage9_11001, ap_block_pp0_stage10_11001, ap_block_pp0_stage11_11001, ap_block_pp0_stage12_11001, ap_block_pp0_stage13_11001, ap_block_pp0_stage14_11001, ap_block_pp0_stage15_11001, ap_block_pp0_stage16_11001, ap_block_pp0_stage17_11001, ap_block_pp0_stage18_11001, ap_block_pp0_stage19_11001, ap_block_pp0_stage20_11001, ap_block_pp0_stage21_11001, ap_block_pp0_stage22_11001, ap_block_pp0_stage23_11001, ap_block_pp0_stage24_11001, ap_block_pp0_stage25_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage17_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_463_ce <= ap_const_logic_1;
        else 
            grp_fu_463_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_463_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_block_pp0_stage25, grp_fu_550_p4, p_1_fu_884_p4, p_2_fu_922_p4, p_4_fu_997_p4, p_5_fu_1036_p4, p_6_fu_1075_p4, p_8_fu_1152_p4, p_9_fu_1175_p4, p_10_fu_1198_p4, p_11_fu_1217_p4, p_12_fu_1232_p4, p_13_fu_1246_p4, p_14_fu_1261_p4, p_16_fu_1280_p4, p_17_fu_1294_p4, p_18_fu_1309_p4, p_19_fu_1323_p4, p_20_fu_1338_p4, p_21_fu_1352_p4, p_22_fu_1367_p4, p_23_fu_1381_p4, p_0_fu_1391_p4, conv_buff_q0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_463_p0 <= p_0_fu_1391_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            grp_fu_463_p0 <= p_23_fu_1381_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            grp_fu_463_p0 <= p_22_fu_1367_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            grp_fu_463_p0 <= p_21_fu_1352_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            grp_fu_463_p0 <= p_20_fu_1338_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            grp_fu_463_p0 <= p_19_fu_1323_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            grp_fu_463_p0 <= p_18_fu_1309_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            grp_fu_463_p0 <= p_17_fu_1294_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            grp_fu_463_p0 <= p_16_fu_1280_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            grp_fu_463_p0 <= p_14_fu_1261_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_463_p0 <= p_13_fu_1246_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_463_p0 <= p_12_fu_1232_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_fu_463_p0 <= p_11_fu_1217_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_463_p0 <= p_10_fu_1198_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_463_p0 <= p_9_fu_1175_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_463_p0 <= p_8_fu_1152_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_463_p0 <= p_6_fu_1075_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_463_p0 <= p_5_fu_1036_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_463_p0 <= p_4_fu_997_p4;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_463_p0 <= grp_fu_550_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_463_p0 <= p_2_fu_922_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_463_p0 <= p_1_fu_884_p4;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_463_p0 <= conv_buff_q0;
        else 
            grp_fu_463_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_463_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage25, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_block_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_block_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_block_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_block_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_block_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_block_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_block_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_block_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_block_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_block_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_block_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_block_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_block_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_block_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_block_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_block_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage24, ap_block_pp0_stage25, bitcast_ln88_fu_824_p1, bitcast_ln88_1_fu_879_p1, bitcast_ln88_2_fu_914_p1, bitcast_ln88_3_fu_963_p1, bitcast_ln88_4_fu_992_p1, bitcast_ln88_5_fu_1031_p1, bitcast_ln88_6_fu_1070_p1, bitcast_ln88_7_fu_1108_p1, bitcast_ln88_8_fu_1147_p1, bitcast_ln88_9_fu_1170_p1, bitcast_ln88_10_fu_1193_p1, bitcast_ln88_11_fu_1212_p1, bitcast_ln88_12_fu_1227_p1, bitcast_ln88_13_fu_1241_p1, bitcast_ln88_14_fu_1256_p1, bitcast_ln88_15_fu_1270_p1, bitcast_ln88_16_fu_1275_p1, bitcast_ln88_17_fu_1289_p1, bitcast_ln88_18_fu_1304_p1, bitcast_ln88_19_fu_1318_p1, bitcast_ln88_20_fu_1333_p1, bitcast_ln88_21_fu_1347_p1, bitcast_ln88_22_fu_1362_p1, bitcast_ln88_23_fu_1376_p1, bitcast_ln88_24_fu_1401_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_463_p1 <= bitcast_ln88_24_fu_1401_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage25) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25))) then 
            grp_fu_463_p1 <= bitcast_ln88_23_fu_1376_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage24) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24))) then 
            grp_fu_463_p1 <= bitcast_ln88_22_fu_1362_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage23) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23))) then 
            grp_fu_463_p1 <= bitcast_ln88_21_fu_1347_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage22) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22))) then 
            grp_fu_463_p1 <= bitcast_ln88_20_fu_1333_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage21) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage21))) then 
            grp_fu_463_p1 <= bitcast_ln88_19_fu_1318_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage20) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20))) then 
            grp_fu_463_p1 <= bitcast_ln88_18_fu_1304_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage19) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19))) then 
            grp_fu_463_p1 <= bitcast_ln88_17_fu_1289_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage18) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18))) then 
            grp_fu_463_p1 <= bitcast_ln88_16_fu_1275_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage17) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17))) then 
            grp_fu_463_p1 <= bitcast_ln88_15_fu_1270_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage16) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16))) then 
            grp_fu_463_p1 <= bitcast_ln88_14_fu_1256_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage15) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15))) then 
            grp_fu_463_p1 <= bitcast_ln88_13_fu_1241_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage14) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14))) then 
            grp_fu_463_p1 <= bitcast_ln88_12_fu_1227_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage13) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13))) then 
            grp_fu_463_p1 <= bitcast_ln88_11_fu_1212_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage12) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12))) then 
            grp_fu_463_p1 <= bitcast_ln88_10_fu_1193_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage11) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11))) then 
            grp_fu_463_p1 <= bitcast_ln88_9_fu_1170_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage10) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10))) then 
            grp_fu_463_p1 <= bitcast_ln88_8_fu_1147_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage9) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9))) then 
            grp_fu_463_p1 <= bitcast_ln88_7_fu_1108_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage8) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8))) then 
            grp_fu_463_p1 <= bitcast_ln88_6_fu_1070_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            grp_fu_463_p1 <= bitcast_ln88_5_fu_1031_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_463_p1 <= bitcast_ln88_4_fu_992_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_463_p1 <= bitcast_ln88_3_fu_963_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_463_p1 <= bitcast_ln88_2_fu_914_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_463_p1 <= bitcast_ln88_1_fu_879_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_463_p1 <= bitcast_ln88_fu_824_p1;
        else 
            grp_fu_463_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_475_ce_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage3_11001, ap_block_pp0_stage4_11001, ap_block_pp0_stage5_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_475_ce <= ap_const_logic_1;
        else 
            grp_fu_475_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_475_p0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, conv_reg_2203, tmp_reg_2218)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_475_p0 <= tmp_reg_2218;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_475_p0 <= conv_reg_2203;
        else 
            grp_fu_475_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_475_p1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_475_p1 <= ap_const_lv64_3FFB74538EF34D6A;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_475_p1 <= ap_const_lv64_3FE55555571F7693;
        else 
            grp_fu_475_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_550_p4 <= conv_buff_q0;
    grp_generic_tanh_double_s_fu_146_p_ce <= grp_generic_tanh_double_s_fu_448_ap_ce;
    grp_generic_tanh_double_s_fu_146_p_din1 <= x_assign_reg_2208;
    grp_generic_tanh_double_s_fu_146_p_start <= grp_generic_tanh_double_s_fu_448_ap_start_reg;

    grp_generic_tanh_double_s_fu_448_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage25, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage7, ap_CS_fsm_pp0_stage8, ap_CS_fsm_pp0_stage9, ap_CS_fsm_pp0_stage10, ap_CS_fsm_pp0_stage11, ap_CS_fsm_pp0_stage12, ap_CS_fsm_pp0_stage13, ap_CS_fsm_pp0_stage14, ap_CS_fsm_pp0_stage15, ap_CS_fsm_pp0_stage16, ap_CS_fsm_pp0_stage17, ap_CS_fsm_pp0_stage18, ap_CS_fsm_pp0_stage19, ap_CS_fsm_pp0_stage20, ap_CS_fsm_pp0_stage21, ap_CS_fsm_pp0_stage22, ap_CS_fsm_pp0_stage23, ap_CS_fsm_pp0_stage24, ap_block_pp0_stage6_11001_ignoreCallOp463, ap_block_pp0_stage7_11001_ignoreCallOp464, ap_block_pp0_stage8_11001_ignoreCallOp465, ap_block_pp0_stage9_11001_ignoreCallOp466, ap_block_pp0_stage10_11001_ignoreCallOp467, ap_block_pp0_stage11_11001_ignoreCallOp468, ap_block_pp0_stage12_11001_ignoreCallOp469, ap_block_pp0_stage13_11001_ignoreCallOp470, ap_block_pp0_stage14_11001_ignoreCallOp471, ap_block_pp0_stage15_11001_ignoreCallOp472, ap_block_pp0_stage16_11001_ignoreCallOp473, ap_block_pp0_stage17_11001_ignoreCallOp474, ap_block_pp0_stage18_11001_ignoreCallOp475, ap_block_pp0_stage19_11001_ignoreCallOp476, ap_block_pp0_stage20_11001_ignoreCallOp477, ap_block_pp0_stage21_11001_ignoreCallOp478, ap_block_pp0_stage22_11001_ignoreCallOp479, ap_block_pp0_stage23_11001_ignoreCallOp480, ap_block_pp0_stage24_11001_ignoreCallOp481, ap_block_pp0_stage25_11001_ignoreCallOp482, ap_block_pp0_stage1_11001_ignoreCallOp484, ap_block_pp0_stage2_11001_ignoreCallOp485, ap_block_pp0_stage3_11001_ignoreCallOp491, ap_block_pp0_stage0_11001_ignoreCallOp483)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001_ignoreCallOp491) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001_ignoreCallOp485) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001_ignoreCallOp484) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp483) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage25_11001_ignoreCallOp482) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage25)) or ((ap_const_boolean_0 = ap_block_pp0_stage24_11001_ignoreCallOp481) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage24)) or ((ap_const_boolean_0 = ap_block_pp0_stage23_11001_ignoreCallOp480) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage23)) or ((ap_const_boolean_0 = ap_block_pp0_stage22_11001_ignoreCallOp479) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage22)) or ((ap_const_boolean_0 = ap_block_pp0_stage21_11001_ignoreCallOp478) and (ap_const_logic_1 
    = ap_CS_fsm_pp0_stage21)) or ((ap_const_boolean_0 = ap_block_pp0_stage20_11001_ignoreCallOp477) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage20)) or ((ap_const_boolean_0 = ap_block_pp0_stage19_11001_ignoreCallOp476) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage19)) or ((ap_const_boolean_0 = ap_block_pp0_stage18_11001_ignoreCallOp475) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage18)) or ((ap_const_boolean_0 = ap_block_pp0_stage17_11001_ignoreCallOp474) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage17)) or ((ap_const_boolean_0 = ap_block_pp0_stage16_11001_ignoreCallOp473) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage16)) or ((ap_const_boolean_0 = ap_block_pp0_stage15_11001_ignoreCallOp472) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage15)) or ((ap_const_boolean_0 = ap_block_pp0_stage14_11001_ignoreCallOp471) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage14)) or ((ap_const_boolean_0 = ap_block_pp0_stage13_11001_ignoreCallOp470) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage13)) or ((ap_const_boolean_0 = ap_block_pp0_stage12_11001_ignoreCallOp469) 
    and (ap_const_logic_1 = ap_CS_fsm_pp0_stage12)) or ((ap_const_boolean_0 = ap_block_pp0_stage11_11001_ignoreCallOp468) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage11)) or ((ap_const_boolean_0 = ap_block_pp0_stage10_11001_ignoreCallOp467) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage10)) or ((ap_const_boolean_0 = ap_block_pp0_stage9_11001_ignoreCallOp466) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage9)) or ((ap_const_boolean_0 = ap_block_pp0_stage8_11001_ignoreCallOp465) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage8)) or ((ap_const_boolean_0 = ap_block_pp0_stage7_11001_ignoreCallOp464) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001_ignoreCallOp463) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_generic_tanh_double_s_fu_448_ap_ce <= ap_const_logic_1;
        else 
            grp_generic_tanh_double_s_fu_448_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_generic_tanh_double_s_fu_448_ap_ready <= grp_generic_tanh_double_s_fu_146_p_ready;
    icmp_ln76_fu_593_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten12_load = ap_const_lv11_4E2) else "0";
    icmp_ln77_fu_614_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv6_19) else "0";
    icmp_ln78_fu_634_p2 <= "1" when (ap_sig_allocacmp_k_load = ap_const_lv3_5) else "0";
    or_ln73_fu_652_p2 <= (icmp_ln77_fu_614_p2 or and_ln73_fu_640_p2);
    or_ln87_fu_711_p2 <= (tmp_8_fu_688_p3 or ap_const_lv4_1);
    p_0_fu_1391_p4 <= conv_buff_q0;
    p_10_fu_1198_p4 <= conv_buff_q0;
    p_11_fu_1217_p4 <= conv_buff_q0;
    p_12_fu_1232_p4 <= conv_buff_q0;
    p_13_fu_1246_p4 <= conv_buff_q0;
    p_14_fu_1261_p4 <= conv_buff_q0;
    p_16_fu_1280_p4 <= conv_buff_q0;
    p_17_fu_1294_p4 <= conv_buff_q0;
    p_18_fu_1309_p4 <= conv_buff_q0;
    p_19_fu_1323_p4 <= conv_buff_q0;
    p_1_fu_884_p4 <= conv_buff_q0;
    p_20_fu_1338_p4 <= conv_buff_q0;
    p_21_fu_1352_p4 <= conv_buff_q0;
    p_22_fu_1367_p4 <= conv_buff_q0;
    p_23_fu_1381_p4 <= conv_buff_q0;
    p_2_fu_922_p4 <= conv_buff_q0;
    p_4_fu_997_p4 <= conv_buff_q0;
    p_5_fu_1036_p4 <= conv_buff_q0;
    p_6_fu_1075_p4 <= conv_buff_q0;
    p_8_fu_1152_p4 <= conv_buff_q0;
    p_9_fu_1175_p4 <= conv_buff_q0;
    p_cast6_fu_868_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_34_reg_1660),8));
    p_shl_fu_1437_p3 <= (select_ln77_reg_1586_pp0_iter3_reg & ap_const_lv2_0);
    select_ln73_1_fu_658_p3 <= 
        ap_const_lv3_0 when (or_ln73_fu_652_p2(0) = '1') else 
        ap_sig_allocacmp_k_load;
    select_ln73_fu_620_p3 <= 
        ap_const_lv3_0 when (icmp_ln77_fu_614_p2(0) = '1') else 
        ap_sig_allocacmp_j_load;
    select_ln76_fu_1415_p3 <= 
        add_ln76_1_fu_1409_p2 when (icmp_ln77_reg_1576_pp0_iter3_reg(0) = '1') else 
        i_fu_128;
    select_ln77_1_fu_744_p3 <= 
        ap_const_lv6_1 when (icmp_ln77_fu_614_p2(0) = '1') else 
        add_ln77_1_fu_738_p2;
    select_ln77_fu_666_p3 <= 
        add_ln77_fu_646_p2 when (and_ln73_fu_640_p2(0) = '1') else 
        select_ln73_fu_620_p3;
    somme_fu_871_p1 <= reg_481;
    tmp_8_fu_688_p3 <= (select_ln73_1_fu_658_p3 & ap_const_lv1_0);
    xor_ln73_fu_628_p2 <= (icmp_ln77_fu_614_p2 xor ap_const_lv1_1);
    zext_ln77_1_fu_1434_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln77_reg_1586_pp0_iter3_reg),5));
    zext_ln87_10_fu_805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_4_fu_800_p2),7));
    zext_ln87_11_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_5_fu_809_p2),64));
    zext_ln87_12_fu_932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_6_reg_1676),8));
    zext_ln87_13_fu_844_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_6_fu_839_p2),7));
    zext_ln87_14_fu_853_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_7_fu_848_p2),64));
    zext_ln87_15_fu_863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_8_fu_858_p2),64));
    zext_ln87_16_fu_900_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_9_fu_894_p2),64));
    zext_ln87_17_fu_909_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_10_fu_905_p2),64));
    zext_ln87_18_fu_940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_11_fu_935_p2),64));
    zext_ln87_19_fu_950_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_12_fu_945_p2),64));
    zext_ln87_1_fu_696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_fu_688_p3),7));
    zext_ln87_20_fu_974_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_13_fu_968_p2),64));
    zext_ln87_21_fu_984_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_14_fu_979_p2),64));
    zext_ln87_22_fu_1012_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_15_fu_1007_p2),64));
    zext_ln87_23_fu_1021_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_16_fu_1017_p2),64));
    zext_ln87_24_fu_1050_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_17_fu_1046_p2),64));
    zext_ln87_25_fu_1060_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_18_fu_1055_p2),64));
    zext_ln87_26_fu_1089_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_19_fu_1085_p2),64));
    zext_ln87_27_fu_1098_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_20_fu_1094_p2),64));
    zext_ln87_28_fu_1117_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_21_fu_1113_p2),64));
    zext_ln87_29_fu_1126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_22_fu_1122_p2),64));
    zext_ln87_2_fu_706_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_fu_700_p2),64));
    zext_ln87_30_fu_1162_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_23_reg_1908),64));
    zext_ln87_31_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_24_reg_1913),64));
    zext_ln87_32_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_25_reg_1883),64));
    zext_ln87_33_fu_1189_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_26_reg_1918),64));
    zext_ln87_34_fu_1208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_27_reg_1923),64));
    zext_ln87_3_fu_876_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln87_reg_1625),8));
    zext_ln87_4_fu_717_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln87_fu_711_p2),7));
    zext_ln87_5_fu_727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_1_fu_721_p2),64));
    zext_ln87_6_fu_989_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_2_reg_1635),8));
    zext_ln87_7_fu_786_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_2_fu_781_p2),7));
    zext_ln87_8_fu_795_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_3_fu_790_p2),64));
    zext_ln87_9_fu_919_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln87_4_reg_1650),8));
    zext_ln87_fu_960_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_8_reg_1607),8));
    zext_ln91_1_fu_1459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln91_fu_1454_p2),64));
    zext_ln91_fu_1450_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln91_1_fu_1444_p2),11));
end behav;
