add_input_file {"C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/control_operation_fsm.vhd"} -format {VHDL} -work UART
add_input_file {"C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/cpu_interface_intconx.vhd"} -format {VHDL} -work UART
add_input_file {"C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/clock_divider_flow.vhd"} -format {VHDL} -work UART
add_input_file {"C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/address_decode_tbl.vhd"} -format {VHDL} -work UART
add_input_file {"C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/xmit_rcv_control_fsm.vhd"} -format {VHDL} -work UART
add_input_file {"C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/status_registers_spec.vhd"} -format {VHDL} -work UART
add_input_file {"C:/d_drive/Builds/HDS/hds_aeshak_GIT_HDS_Main_hint_2020.2_4316671_hint/examples/uart/hdl/serial_interface_struct.vhd"} -format {VHDL} -work UART
add_input_file {"C:/d_drive/Work/HDS_work/Projects/GIT/GIT_workspaces/repo3_from_hds/cloned_files/repo1/git_UART_GUI/hdl/uart_top_struct.vhd"} -format {VHDL} -work git_UART_GUI
setup_design -design uart_top
setup_design -architecture struct
