{"Source Block": ["hdl/library/intel/util_clkdiv/util_clkdiv.v@56:68@HdlStmProcess", "\nalways @(posedge clk) begin\n  reset_d1 <= reset;\nend\n\nalways @(posedge clk) begin\n  enable <= ~enable;\nend\n\ngenerate if (SIM_DEVICE == \"CYCLONE5\") begin\n\tcyclonev_clkena #(\n\t\t.clock_type (\"Global Clock\"),\n\t\t.ena_register_mode (\"falling edge\"),\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[61, "always @(posedge clk) begin\n"], [62, "  enable <= ~enable;\n"], [63, "end\n"]], "Add": [[63, "  always @(posedge clk) begin\n"], [63, "    enable <= ~enable;\n"], [63, "  end\n"]]}}