// Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Altera and sold by Altera or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.


// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE22F17C6,
// with speed grade 6, core voltage 1.2V, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (VHDL) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "m68hc11")
  (DATE "03/30/2020 12:45:18")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Flag_Z\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1055:1055:1055) (1079:1079:1079))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Flag_N\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1255:1255:1255) (1266:1266:1266))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1666:1666:1666) (1647:1647:1647))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2148:2148:2148) (2140:2140:2140))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (839:839:839) (876:876:876))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1409:1409:1409) (1403:1403:1403))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1100:1100:1100) (1124:1124:1124))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2026:2026:2026) (2043:2043:2043))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1723:1723:1723) (1743:1743:1743))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\ACCB_D\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1293:1293:1293) (1320:1320:1320))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1928:1928:1928) (1927:1927:1927))
        (IOPATH i o (3420:3420:3420) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (454:454:454) (457:457:457))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (447:447:447) (448:448:448))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (456:456:456) (458:458:458))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (509:509:509) (512:512:512))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (331:331:331) (360:360:360))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (450:450:450) (452:452:452))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Q\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (325:325:325) (351:351:351))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1928:1928:1928) (1927:1927:1927))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (331:331:331) (360:360:360))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (441:441:441) (443:443:443))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (491:491:491) (500:500:500))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (449:449:449) (450:450:450))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (324:324:324) (352:352:352))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (454:454:454) (455:455:455))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Debug_Yupa\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (325:325:325) (351:351:351))
        (IOPATH i o (2206:2206:2206) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2053:2053:2053) (1974:1974:1974))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1429:1429:1429) (1408:1408:1408))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1304:1304:1304) (1293:1293:1293))
        (IOPATH i o (2206:2206:2206) (2201:2201:2201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1494:1494:1494) (1465:1465:1465))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1524:1524:1524) (1492:1492:1492))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1932:1932:1932) (1959:1959:1959))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1742:1742:1742) (1693:1693:1693))
        (IOPATH i o (3420:3420:3420) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1720:1720:1720) (1683:1683:1683))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1838:1838:1838) (1839:1839:1839))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1515:1515:1515) (1508:1508:1508))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1737:1737:1737) (1637:1637:1637))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\Edo_Pres\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1580:1580:1580) (1584:1584:1584))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[15\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1150:1150:1150) (1168:1168:1168))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[14\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1870:1870:1870) (1798:1798:1798))
        (IOPATH i o (2311:2311:2311) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[13\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1610:1610:1610) (1618:1618:1618))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[12\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2474:2474:2474) (2505:2505:2505))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[11\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2326:2326:2326) (2366:2366:2366))
        (IOPATH i o (3420:3420:3420) (3430:3430:3430))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[10\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2299:2299:2299) (2292:2292:2292))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[9\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1875:1875:1875) (1923:1923:1923))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[8\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2107:2107:2107) (2140:2140:2140))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[7\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1999:1999:1999) (2075:2075:2075))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[6\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2428:2428:2428) (2504:2504:2504))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[5\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2252:2252:2252) (2272:2272:2272))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[4\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2305:2305:2305) (2337:2337:2337))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[3\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1276:1276:1276) (1382:1382:1382))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[2\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (1943:1943:1943) (2034:2034:2034))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[1\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2022:2022:2022) (2037:2037:2037))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE \\PC_D\[0\]\~output\\)
    (DELAY
      (ABSOLUTE
        (PORT i (2337:2337:2337) (2349:2349:2349))
        (IOPATH i o (2276:2276:2276) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\CLK\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (499:499:499) (643:643:643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\CLK\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (133:133:133) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[0\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (228:228:228))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE \\RESET\~input\\)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (499:499:499) (643:643:643))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\RESET\~inputclkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (133:133:133) (124:124:124))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|B4\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (474:474:474) (502:502:502))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst3\|SELECTOR\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (256:256:256) (339:339:339))
        (PORT datac (213:213:213) (280:280:280))
        (PORT datad (229:229:229) (292:292:292))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (331:331:331) (349:349:349))
        (PORT datab (226:226:226) (262:262:262))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[1\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (292:292:292))
        (PORT datab (421:421:421) (454:454:454))
        (PORT datac (559:559:559) (578:578:578))
        (PORT datad (575:575:575) (600:600:600))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (553:553:553) (558:558:558))
        (PORT datad (569:569:569) (563:563:563))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (536:536:536) (536:536:536))
        (PORT datab (541:541:541) (540:540:540))
        (PORT datac (546:546:546) (551:551:551))
        (PORT datad (160:160:160) (179:179:179))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (553:553:553) (552:552:552))
        (PORT datab (537:537:537) (538:538:538))
        (PORT datac (182:182:182) (217:217:217))
        (PORT datad (528:528:528) (524:524:524))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (611:611:611))
        (PORT datab (547:547:547) (531:531:531))
        (PORT datac (175:175:175) (206:206:206))
        (PORT datad (293:293:293) (301:301:301))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|liga\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[2\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (231:231:231) (309:309:309))
        (PORT datab (371:371:371) (388:388:388))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[3\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (220:220:220) (254:254:254))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[3\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (601:601:601) (620:620:620))
        (PORT datab (220:220:220) (288:288:288))
        (PORT datac (329:329:329) (335:335:335))
        (PORT datad (549:549:549) (535:535:535))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[4\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (528:528:528) (521:521:521))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[5\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (565:565:565) (555:555:555))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (539:539:539))
        (PORT datab (539:539:539) (538:538:538))
        (PORT datac (554:554:554) (550:550:550))
        (PORT datad (530:530:530) (516:516:516))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (572:572:572) (562:562:562))
        (PORT datac (182:182:182) (216:216:216))
        (PORT datad (854:854:854) (865:865:865))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (590:590:590) (587:587:587))
        (PORT datac (365:365:365) (372:372:372))
        (PORT datad (166:166:166) (190:190:190))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|nCRI\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst7\|inst2\|nCRI\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1357:1357:1357) (1409:1409:1409))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (574:574:574) (581:581:581))
        (PORT datab (220:220:220) (254:254:254))
        (PORT datac (554:554:554) (560:560:560))
        (PORT datad (571:571:571) (567:567:567))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (580:580:580) (583:583:583))
        (PORT datab (581:581:581) (586:586:586))
        (PORT datac (511:511:511) (510:510:510))
        (PORT datad (568:568:568) (563:563:563))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (555:555:555) (551:551:551))
        (PORT datab (538:538:538) (535:535:535))
        (PORT datac (549:549:549) (552:552:552))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (221:221:221))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (316:316:316) (322:322:322))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|nCBD\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE \\inst7\|inst2\|nCBD\~clkctrl\\)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1329:1329:1329) (1361:1361:1361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (210:210:210) (253:253:253))
        (PORT datad (189:189:189) (220:220:220))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (352:352:352) (372:372:372))
        (PORT datab (202:202:202) (234:234:234))
        (PORT datac (156:156:156) (186:186:186))
        (PORT datad (183:183:183) (208:208:208))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (532:532:532) (536:536:536))
        (PORT datab (590:590:590) (589:589:589))
        (PORT datac (363:363:363) (372:372:372))
        (PORT datad (167:167:167) (191:191:191))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (267:267:267) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|PC\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[0\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (255:255:255) (325:325:325))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[1\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (407:407:407) (457:457:457))
        (PORT datab (743:743:743) (813:813:813))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[2\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (365:365:365) (417:417:417))
        (PORT datab (742:742:742) (814:814:814))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[3\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (240:240:240) (313:313:313))
        (PORT datab (741:741:741) (815:815:815))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (374:374:374) (426:426:426))
        (PORT datab (741:741:741) (817:817:817))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[5\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (PORT datab (742:742:742) (816:816:816))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[6\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (241:241:241) (315:315:315))
        (PORT datab (743:743:743) (821:821:821))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[7\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1004:1004:1004))
        (PORT datab (240:240:240) (310:310:310))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[8\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (561:561:561) (596:596:596))
        (PORT datab (746:746:746) (818:818:818))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[9\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (944:944:944) (1007:1007:1007))
        (PORT datab (240:240:240) (310:310:310))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[10\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (1009:1009:1009))
        (PORT datab (241:241:241) (310:310:310))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[11\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (945:945:945) (1007:1007:1007))
        (PORT datab (380:380:380) (438:438:438))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[12\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (946:946:946) (1006:1006:1006))
        (PORT datab (240:240:240) (309:309:309))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[13\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (947:947:947) (1006:1006:1006))
        (PORT datab (397:397:397) (449:449:449))
        (IOPATH dataa combout (307:307:307) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[13\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[14\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (948:948:948) (1007:1007:1007))
        (PORT datab (257:257:257) (327:327:327))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[14\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|address_reg_b\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (424:424:424) (471:471:471))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|address_reg_b\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\PC\|data_out\[15\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (259:259:259) (333:333:333))
        (PORT datab (749:749:749) (821:821:821))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\PC\|data_out\[15\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (PORT ena (1495:1495:1495) (1552:1552:1552))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|address_reg_b\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1375:1375:1375))
        (PORT asdata (745:745:745) (798:798:798))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|address_reg_b\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1375:1375:1375))
        (PORT asdata (866:866:866) (888:888:888))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1133:1133:1133) (1162:1162:1162))
        (PORT datad (822:822:822) (880:880:880))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode739w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (460:460:460) (504:504:504))
        (PORT datac (439:439:439) (501:501:501))
        (PORT datad (423:423:423) (474:474:474))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1415:1415:1415) (1470:1470:1470))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1386:1386:1386))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1398:1398:1398) (1371:1371:1371))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1420:1420:1420) (1514:1514:1514))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1385:1385:1385))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1397:1397:1397) (1370:1370:1370))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1687:1687:1687) (1767:1767:1767))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1385:1385:1385))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1397:1397:1397) (1371:1371:1371))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (914:914:914) (967:967:967))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1364:1364:1364) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1386:1386:1386) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1460:1460:1460) (1548:1548:1548))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1374:1374:1374))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1205:1205:1205) (1267:1267:1267))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1376:1376:1376) (1386:1386:1386))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1398:1398:1398) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[6\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1631:1631:1631) (1656:1656:1656))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1373:1373:1373))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1359:1359:1359))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (623:623:623) (659:659:659))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1446:1446:1446) (1529:1529:1529))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1374:1374:1374))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1360:1360:1360))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1626:1626:1626) (1664:1664:1664))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1375:1375:1375) (1386:1386:1386))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1397:1397:1397) (1372:1372:1372))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1162:1162:1162) (1213:1213:1213))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1353:1353:1353))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[11\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (1889:1889:1889) (1968:1968:1968))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1377:1377:1377) (1387:1387:1387))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1399:1399:1399) (1373:1373:1373))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst\|valor_interno\[12\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (1093:1093:1093) (1148:1148:1148))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst\|valor_interno\[12\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1380:1380:1380) (1353:1353:1353))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1246:1246:1246) (1249:1249:1249))
        (PORT clk (1665:1665:1665) (1693:1693:1693))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (973:973:973) (1018:1018:1018))
        (PORT d[1] (696:696:696) (734:734:734))
        (PORT d[2] (999:999:999) (1060:1060:1060))
        (PORT d[3] (1242:1242:1242) (1330:1330:1330))
        (PORT d[4] (2650:2650:2650) (2770:2770:2770))
        (PORT d[5] (1248:1248:1248) (1302:1302:1302))
        (PORT d[6] (1829:1829:1829) (1926:1926:1926))
        (PORT d[7] (1755:1755:1755) (1833:1833:1833))
        (PORT d[8] (2522:2522:2522) (2593:2593:2593))
        (PORT d[9] (1199:1199:1199) (1252:1252:1252))
        (PORT d[10] (1921:1921:1921) (1959:1959:1959))
        (PORT d[11] (1327:1327:1327) (1316:1316:1316))
        (PORT d[12] (1557:1557:1557) (1618:1618:1618))
        (PORT clk (1662:1662:1662) (1691:1691:1691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1665:1665:1665) (1693:1693:1693))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1694:1694:1694))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1868:1868:1868) (1947:1947:1947))
        (PORT d[1] (1742:1742:1742) (1819:1819:1819))
        (PORT d[2] (2004:2004:2004) (2112:2112:2112))
        (PORT d[3] (1811:1811:1811) (1896:1896:1896))
        (PORT d[4] (1780:1780:1780) (1856:1856:1856))
        (PORT d[5] (1788:1788:1788) (1854:1854:1854))
        (PORT d[6] (1777:1777:1777) (1853:1853:1853))
        (PORT d[7] (2142:2142:2142) (2273:2273:2273))
        (PORT d[8] (1839:1839:1839) (1920:1920:1920))
        (PORT d[9] (1783:1783:1783) (1864:1864:1864))
        (PORT d[10] (1833:1833:1833) (1910:1910:1910))
        (PORT d[11] (1969:1969:1969) (2030:2030:2030))
        (PORT d[12] (1962:1962:1962) (2002:2002:2002))
        (PORT clk (1633:1633:1633) (1623:1623:1623))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1633:1633:1633) (1623:1623:1623))
        (PORT d[0] (1329:1329:1329) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a49\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1624:1624:1624))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode717w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (389:389:389) (438:438:438))
        (PORT datac (389:389:389) (438:438:438))
        (PORT datad (389:389:389) (431:431:431))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1342:1342:1342) (1344:1344:1344))
        (PORT clk (1663:1663:1663) (1691:1691:1691))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (941:941:941) (994:994:994))
        (PORT d[1] (931:931:931) (976:976:976))
        (PORT d[2] (758:758:758) (836:836:836))
        (PORT d[3] (1259:1259:1259) (1346:1346:1346))
        (PORT d[4] (2380:2380:2380) (2500:2500:2500))
        (PORT d[5] (978:978:978) (1026:1026:1026))
        (PORT d[6] (1582:1582:1582) (1672:1672:1672))
        (PORT d[7] (1700:1700:1700) (1772:1772:1772))
        (PORT d[8] (2655:2655:2655) (2770:2770:2770))
        (PORT d[9] (967:967:967) (1023:1023:1023))
        (PORT d[10] (1932:1932:1932) (1963:1963:1963))
        (PORT d[11] (1397:1397:1397) (1449:1449:1449))
        (PORT d[12] (1558:1558:1558) (1623:1623:1623))
        (PORT clk (1660:1660:1660) (1689:1689:1689))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1663:1663:1663) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1692:1692:1692))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1664:1664:1664) (1692:1692:1692))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1882:1882:1882) (1961:1961:1961))
        (PORT d[1] (1755:1755:1755) (1832:1832:1832))
        (PORT d[2] (1980:1980:1980) (2058:2058:2058))
        (PORT d[3] (1782:1782:1782) (1858:1858:1858))
        (PORT d[4] (1765:1765:1765) (1832:1832:1832))
        (PORT d[5] (1798:1798:1798) (1864:1864:1864))
        (PORT d[6] (1776:1776:1776) (1858:1858:1858))
        (PORT d[7] (2106:2106:2106) (2237:2237:2237))
        (PORT d[8] (1813:1813:1813) (1895:1895:1895))
        (PORT d[9] (1804:1804:1804) (1884:1884:1884))
        (PORT d[10] (1863:1863:1863) (1944:1944:1944))
        (PORT d[11] (1777:1777:1777) (1860:1860:1860))
        (PORT d[12] (1821:1821:1821) (1906:1906:1906))
        (PORT clk (1631:1631:1631) (1621:1621:1621))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1621:1621:1621))
        (PORT d[0] (1046:1046:1046) (1031:1031:1031))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a33\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1632:1632:1632) (1622:1622:1622))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~46\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (739:739:739) (839:839:839))
        (PORT datab (208:208:208) (246:246:246))
        (PORT datac (1385:1385:1385) (1384:1384:1384))
        (PORT datad (1369:1369:1369) (1362:1362:1362))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode706w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (447:447:447) (503:503:503))
        (PORT datac (437:437:437) (493:493:493))
        (PORT datad (416:416:416) (461:461:461))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1373:1373:1373) (1349:1349:1349))
        (PORT clk (1659:1659:1659) (1688:1688:1688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (968:968:968) (1024:1024:1024))
        (PORT d[1] (951:951:951) (992:992:992))
        (PORT d[2] (743:743:743) (798:798:798))
        (PORT d[3] (978:978:978) (1056:1056:1056))
        (PORT d[4] (2388:2388:2388) (2506:2506:2506))
        (PORT d[5] (1206:1206:1206) (1263:1263:1263))
        (PORT d[6] (1584:1584:1584) (1675:1675:1675))
        (PORT d[7] (1499:1499:1499) (1576:1576:1576))
        (PORT d[8] (2540:2540:2540) (2625:2625:2625))
        (PORT d[9] (1241:1241:1241) (1302:1302:1302))
        (PORT d[10] (1710:1710:1710) (1794:1794:1794))
        (PORT d[11] (1636:1636:1636) (1687:1687:1687))
        (PORT d[12] (1521:1521:1521) (1572:1572:1572))
        (PORT clk (1656:1656:1656) (1686:1686:1686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1659:1659:1659) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1660:1660:1660) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1660:1660:1660) (1689:1689:1689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1660:1660:1660) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1660:1660:1660) (1689:1689:1689))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1584:1584:1584) (1660:1660:1660))
        (PORT d[1] (1481:1481:1481) (1544:1544:1544))
        (PORT d[2] (1993:1993:1993) (2084:2084:2084))
        (PORT d[3] (1543:1543:1543) (1620:1620:1620))
        (PORT d[4] (1571:1571:1571) (1650:1650:1650))
        (PORT d[5] (1276:1276:1276) (1334:1334:1334))
        (PORT d[6] (1816:1816:1816) (1899:1899:1899))
        (PORT d[7] (1489:1489:1489) (1561:1561:1561))
        (PORT d[8] (1552:1552:1552) (1632:1632:1632))
        (PORT d[9] (1535:1535:1535) (1621:1621:1621))
        (PORT d[10] (1799:1799:1799) (1879:1879:1879))
        (PORT d[11] (1530:1530:1530) (1611:1611:1611))
        (PORT d[12] (1541:1541:1541) (1625:1625:1625))
        (PORT clk (1628:1628:1628) (1617:1617:1617))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1617:1617:1617))
        (PORT d[0] (1232:1232:1232) (1207:1207:1207))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1629:1629:1629) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1629:1629:1629) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a25\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1629:1629:1629) (1618:1618:1618))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode684w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (448:448:448) (502:502:502))
        (PORT datac (435:435:435) (493:493:493))
        (PORT datad (417:417:417) (460:460:460))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (886:886:886) (880:880:880))
        (PORT clk (1647:1647:1647) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1750:1750:1750) (1823:1823:1823))
        (PORT d[1] (1859:1859:1859) (1986:1986:1986))
        (PORT d[2] (1930:1930:1930) (2056:2056:2056))
        (PORT d[3] (1370:1370:1370) (1422:1422:1422))
        (PORT d[4] (2328:2328:2328) (2428:2428:2428))
        (PORT d[5] (2123:2123:2123) (2168:2168:2168))
        (PORT d[6] (2186:2186:2186) (2251:2251:2251))
        (PORT d[7] (1131:1131:1131) (1183:1183:1183))
        (PORT d[8] (1938:1938:1938) (2024:2024:2024))
        (PORT d[9] (1381:1381:1381) (1427:1427:1427))
        (PORT d[10] (1716:1716:1716) (1790:1790:1790))
        (PORT d[11] (1920:1920:1920) (1967:1967:1967))
        (PORT d[12] (1769:1769:1769) (1838:1838:1838))
        (PORT clk (1644:1644:1644) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1482:1482:1482) (1509:1509:1509))
        (PORT d[1] (1591:1591:1591) (1689:1689:1689))
        (PORT d[2] (1683:1683:1683) (1726:1726:1726))
        (PORT d[3] (1210:1210:1210) (1287:1287:1287))
        (PORT d[4] (1744:1744:1744) (1796:1796:1796))
        (PORT d[5] (1205:1205:1205) (1262:1262:1262))
        (PORT d[6] (1514:1514:1514) (1571:1571:1571))
        (PORT d[7] (1429:1429:1429) (1494:1494:1494))
        (PORT d[8] (1385:1385:1385) (1447:1447:1447))
        (PORT d[9] (1152:1152:1152) (1212:1212:1212))
        (PORT d[10] (1244:1244:1244) (1293:1293:1293))
        (PORT d[11] (1443:1443:1443) (1481:1481:1481))
        (PORT d[12] (1447:1447:1447) (1512:1512:1512))
        (PORT clk (1616:1616:1616) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1605:1605:1605))
        (PORT d[0] (1012:1012:1012) (973:973:973))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a9\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~43\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (836:836:836))
        (PORT datac (1094:1094:1094) (1114:1114:1114))
        (PORT datad (765:765:765) (743:743:743))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode666w\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (452:452:452) (507:507:507))
        (PORT datac (441:441:441) (499:499:499))
        (PORT datad (421:421:421) (465:465:465))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (844:844:844) (836:836:836))
        (PORT clk (1655:1655:1655) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1883:1883:1883))
        (PORT d[1] (1557:1557:1557) (1662:1662:1662))
        (PORT d[2] (1622:1622:1622) (1718:1718:1718))
        (PORT d[3] (750:750:750) (821:821:821))
        (PORT d[4] (2079:2079:2079) (2161:2161:2161))
        (PORT d[5] (1724:1724:1724) (1791:1791:1791))
        (PORT d[6] (1909:1909:1909) (2007:2007:2007))
        (PORT d[7] (945:945:945) (1001:1001:1001))
        (PORT d[8] (1857:1857:1857) (1955:1955:1955))
        (PORT d[9] (1502:1502:1502) (1570:1570:1570))
        (PORT d[10] (1629:1629:1629) (1720:1720:1720))
        (PORT d[11] (1827:1827:1827) (1917:1917:1917))
        (PORT d[12] (1266:1266:1266) (1317:1317:1317))
        (PORT clk (1652:1652:1652) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (980:980:980) (1024:1024:1024))
        (PORT d[1] (985:985:985) (1040:1040:1040))
        (PORT d[2] (1192:1192:1192) (1257:1257:1257))
        (PORT d[3] (972:972:972) (1024:1024:1024))
        (PORT d[4] (996:996:996) (1044:1044:1044))
        (PORT d[5] (1471:1471:1471) (1515:1515:1515))
        (PORT d[6] (1164:1164:1164) (1212:1212:1212))
        (PORT d[7] (1007:1007:1007) (1068:1068:1068))
        (PORT d[8] (983:983:983) (1038:1038:1038))
        (PORT d[9] (993:993:993) (1052:1052:1052))
        (PORT d[10] (1472:1472:1472) (1518:1518:1518))
        (PORT d[11] (1154:1154:1154) (1194:1194:1194))
        (PORT d[12] (969:969:969) (1019:1019:1019))
        (PORT clk (1624:1624:1624) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1613:1613:1613))
        (PORT d[0] (794:794:794) (768:768:768))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a1\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode695w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (453:453:453) (500:500:500))
        (PORT datac (433:433:433) (497:497:497))
        (PORT datad (418:418:418) (470:470:470))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1463:1463:1463))
        (PORT clk (1656:1656:1656) (1685:1685:1685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1167:1167:1167) (1206:1206:1206))
        (PORT d[1] (1449:1449:1449) (1502:1502:1502))
        (PORT d[2] (1333:1333:1333) (1421:1421:1421))
        (PORT d[3] (1935:1935:1935) (1993:1993:1993))
        (PORT d[4] (2717:2717:2717) (2851:2851:2851))
        (PORT d[5] (1505:1505:1505) (1577:1577:1577))
        (PORT d[6] (2703:2703:2703) (2764:2764:2764))
        (PORT d[7] (1849:1849:1849) (1909:1909:1909))
        (PORT d[8] (2756:2756:2756) (2869:2869:2869))
        (PORT d[9] (1341:1341:1341) (1346:1346:1346))
        (PORT d[10] (1871:1871:1871) (1978:1978:1978))
        (PORT d[11] (1383:1383:1383) (1436:1436:1436))
        (PORT d[12] (1678:1678:1678) (1731:1731:1731))
        (PORT clk (1653:1653:1653) (1683:1683:1683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2228:2228:2228) (2271:2271:2271))
        (PORT d[1] (1910:1910:1910) (2012:2012:2012))
        (PORT d[2] (2207:2207:2207) (2268:2268:2268))
        (PORT d[3] (2151:2151:2151) (2260:2260:2260))
        (PORT d[4] (2231:2231:2231) (2318:2318:2318))
        (PORT d[5] (2015:2015:2015) (2099:2099:2099))
        (PORT d[6] (1905:1905:1905) (2020:2020:2020))
        (PORT d[7] (1962:1962:1962) (2072:2072:2072))
        (PORT d[8] (1760:1760:1760) (1834:1834:1834))
        (PORT d[9] (2010:2010:2010) (2117:2117:2117))
        (PORT d[10] (2056:2056:2056) (2129:2129:2129))
        (PORT d[11] (1995:1995:1995) (2088:2088:2088))
        (PORT d[12] (1939:1939:1939) (1978:1978:1978))
        (PORT clk (1625:1625:1625) (1614:1614:1614))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (PORT d[0] (1309:1309:1309) (1282:1282:1282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a17\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1615:1615:1615))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~44\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (841:841:841))
        (PORT datab (855:855:855) (836:836:836))
        (PORT datad (1345:1345:1345) (1355:1355:1355))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~45\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (863:863:863) (917:917:917))
        (PORT datab (1120:1120:1120) (1154:1154:1154))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst6\|mem\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1673:1673:1673))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (669:669:669) (716:716:716))
        (PORT datad (234:234:234) (291:291:291))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (553:553:553) (585:585:585))
        (PORT datad (1071:1071:1071) (1078:1078:1078))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode728w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (449:449:449) (512:512:512))
        (PORT datac (440:440:440) (502:502:502))
        (PORT datad (419:419:419) (469:469:469))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1166:1166:1166) (1168:1168:1168))
        (PORT clk (1643:1643:1643) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1710:1710:1710) (1759:1759:1759))
        (PORT d[1] (1553:1553:1553) (1673:1673:1673))
        (PORT d[2] (1622:1622:1622) (1747:1747:1747))
        (PORT d[3] (1389:1389:1389) (1426:1426:1426))
        (PORT d[4] (2787:2787:2787) (2955:2955:2955))
        (PORT d[5] (1866:1866:1866) (1908:1908:1908))
        (PORT d[6] (2469:2469:2469) (2553:2553:2553))
        (PORT d[7] (1382:1382:1382) (1448:1448:1448))
        (PORT d[8] (2212:2212:2212) (2309:2309:2309))
        (PORT d[9] (1673:1673:1673) (1721:1721:1721))
        (PORT d[10] (1716:1716:1716) (1818:1818:1818))
        (PORT d[11] (1892:1892:1892) (1931:1931:1931))
        (PORT d[12] (1722:1722:1722) (1779:1779:1779))
        (PORT clk (1640:1640:1640) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1703:1703:1703) (1738:1738:1738))
        (PORT d[1] (1579:1579:1579) (1696:1696:1696))
        (PORT d[2] (1950:1950:1950) (1991:1991:1991))
        (PORT d[3] (1638:1638:1638) (1736:1736:1736))
        (PORT d[4] (1662:1662:1662) (1701:1701:1701))
        (PORT d[5] (1491:1491:1491) (1553:1553:1553))
        (PORT d[6] (1835:1835:1835) (1933:1933:1933))
        (PORT d[7] (1672:1672:1672) (1738:1738:1738))
        (PORT d[8] (1641:1641:1641) (1709:1709:1709))
        (PORT d[9] (1743:1743:1743) (1821:1821:1821))
        (PORT d[10] (1504:1504:1504) (1561:1561:1561))
        (PORT d[11] (1693:1693:1693) (1743:1743:1743))
        (PORT d[12] (1440:1440:1440) (1518:1518:1518))
        (PORT clk (1613:1613:1613) (1601:1601:1601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1601:1601:1601))
        (PORT d[0] (1291:1291:1291) (1255:1255:1255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a41\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|rden_decode_b\|w_anode750w\[3\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (445:445:445) (506:506:506))
        (PORT datac (434:434:434) (496:496:496))
        (PORT datad (415:415:415) (464:464:464))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1657:1657:1657) (1667:1667:1667))
        (PORT clk (1654:1654:1654) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1188:1188:1188) (1244:1244:1244))
        (PORT d[1] (1194:1194:1194) (1261:1261:1261))
        (PORT d[2] (1313:1313:1313) (1412:1412:1412))
        (PORT d[3] (1655:1655:1655) (1717:1717:1717))
        (PORT d[4] (2774:2774:2774) (2943:2943:2943))
        (PORT d[5] (1611:1611:1611) (1645:1645:1645))
        (PORT d[6] (2702:2702:2702) (2742:2742:2742))
        (PORT d[7] (1972:1972:1972) (2058:2058:2058))
        (PORT d[8] (2711:2711:2711) (2813:2813:2813))
        (PORT d[9] (1326:1326:1326) (1337:1337:1337))
        (PORT d[10] (1718:1718:1718) (1821:1821:1821))
        (PORT d[11] (1188:1188:1188) (1241:1241:1241))
        (PORT d[12] (1718:1718:1718) (1764:1764:1764))
        (PORT clk (1651:1651:1651) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2340:2340:2340))
        (PORT d[1] (1892:1892:1892) (2004:2004:2004))
        (PORT d[2] (1970:1970:1970) (2061:2061:2061))
        (PORT d[3] (2151:2151:2151) (2266:2266:2266))
        (PORT d[4] (2227:2227:2227) (2307:2307:2307))
        (PORT d[5] (2023:2023:2023) (2093:2093:2093))
        (PORT d[6] (1881:1881:1881) (1966:1966:1966))
        (PORT d[7] (1961:1961:1961) (2062:2062:2062))
        (PORT d[8] (1772:1772:1772) (1844:1844:1844))
        (PORT d[9] (2009:2009:2009) (2116:2116:2116))
        (PORT d[10] (1959:1959:1959) (2063:2063:2063))
        (PORT d[11] (1970:1970:1970) (2049:2049:2049))
        (PORT d[12] (1984:1984:1984) (2044:2044:2044))
        (PORT clk (1624:1624:1624) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1612:1612:1612))
        (PORT d[0] (1317:1317:1317) (1296:1296:1296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a57\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~47\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (841:841:841))
        (PORT datab (1544:1544:1544) (1525:1525:1525))
        (PORT datac (990:990:990) (982:982:982))
        (PORT datad (1483:1483:1483) (1462:1462:1462))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[1\]\~48\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (221:221:221))
        (PORT datab (182:182:182) (215:215:215))
        (PORT datac (368:368:368) (374:374:374))
        (PORT datad (159:159:159) (181:181:181))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[5\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (204:204:204) (229:229:229))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[5\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (242:242:242) (288:288:288))
        (PORT datab (351:351:351) (399:399:399))
        (PORT datac (334:334:334) (377:377:377))
        (PORT datad (198:198:198) (230:230:230))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[6\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (384:384:384) (388:388:388))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1441:1441:1441) (1430:1430:1430))
        (PORT clk (1651:1651:1651) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1164:1164:1164) (1219:1219:1219))
        (PORT d[1] (1200:1200:1200) (1252:1252:1252))
        (PORT d[2] (1385:1385:1385) (1498:1498:1498))
        (PORT d[3] (1678:1678:1678) (1734:1734:1734))
        (PORT d[4] (2763:2763:2763) (2915:2915:2915))
        (PORT d[5] (1583:1583:1583) (1617:1617:1617))
        (PORT d[6] (2700:2700:2700) (2789:2789:2789))
        (PORT d[7] (1702:1702:1702) (1782:1782:1782))
        (PORT d[8] (2488:2488:2488) (2595:2595:2595))
        (PORT d[9] (1362:1362:1362) (1410:1410:1410))
        (PORT d[10] (1714:1714:1714) (1815:1815:1815))
        (PORT d[11] (1701:1701:1701) (1770:1770:1770))
        (PORT d[12] (1755:1755:1755) (1825:1825:1825))
        (PORT clk (1648:1648:1648) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2035:2035:2035) (2081:2081:2081))
        (PORT d[1] (1909:1909:1909) (2029:2029:2029))
        (PORT d[2] (2247:2247:2247) (2334:2334:2334))
        (PORT d[3] (1770:1770:1770) (1861:1861:1861))
        (PORT d[4] (2022:2022:2022) (2085:2085:2085))
        (PORT d[5] (1764:1764:1764) (1837:1837:1837))
        (PORT d[6] (1863:1863:1863) (1967:1967:1967))
        (PORT d[7] (1733:1733:1733) (1836:1836:1836))
        (PORT d[8] (1750:1750:1750) (1822:1822:1822))
        (PORT d[9] (1730:1730:1730) (1821:1821:1821))
        (PORT d[10] (1818:1818:1818) (1890:1890:1890))
        (PORT d[11] (1975:1975:1975) (2019:2019:2019))
        (PORT d[12] (1993:1993:1993) (2067:2067:2067))
        (PORT clk (1620:1620:1620) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1609:1609:1609))
        (PORT d[0] (1318:1318:1318) (1290:1290:1290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a58\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1396:1396:1396))
        (PORT clk (1644:1644:1644) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1435:1435:1435) (1505:1505:1505))
        (PORT d[1] (1513:1513:1513) (1569:1569:1569))
        (PORT d[2] (1615:1615:1615) (1720:1720:1720))
        (PORT d[3] (1385:1385:1385) (1437:1437:1437))
        (PORT d[4] (2773:2773:2773) (2929:2929:2929))
        (PORT d[5] (1647:1647:1647) (1667:1667:1667))
        (PORT d[6] (1880:1880:1880) (2003:2003:2003))
        (PORT d[7] (1671:1671:1671) (1738:1738:1738))
        (PORT d[8] (2459:2459:2459) (2561:2561:2561))
        (PORT d[9] (1584:1584:1584) (1615:1615:1615))
        (PORT d[10] (1575:1575:1575) (1669:1669:1669))
        (PORT d[11] (1424:1424:1424) (1482:1482:1482))
        (PORT d[12] (1734:1734:1734) (1793:1793:1793))
        (PORT clk (1641:1641:1641) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2022:2022:2022) (2056:2056:2056))
        (PORT d[1] (1849:1849:1849) (1957:1957:1957))
        (PORT d[2] (2222:2222:2222) (2269:2269:2269))
        (PORT d[3] (1888:1888:1888) (1997:1997:1997))
        (PORT d[4] (1997:1997:1997) (2054:2054:2054))
        (PORT d[5] (1754:1754:1754) (1830:1830:1830))
        (PORT d[6] (1845:1845:1845) (1922:1922:1922))
        (PORT d[7] (1653:1653:1653) (1725:1725:1725))
        (PORT d[8] (1947:1947:1947) (2031:2031:2031))
        (PORT d[9] (1648:1648:1648) (1707:1707:1707))
        (PORT d[10] (1808:1808:1808) (1870:1870:1870))
        (PORT d[11] (1668:1668:1668) (1746:1746:1746))
        (PORT d[12] (1734:1734:1734) (1817:1817:1817))
        (PORT clk (1614:1614:1614) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1602:1602:1602))
        (PORT d[0] (1305:1305:1305) (1301:1301:1301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a42\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~41\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (737:737:737) (836:836:836))
        (PORT datab (1541:1541:1541) (1521:1521:1521))
        (PORT datac (1298:1298:1298) (1288:1288:1288))
        (PORT datad (1239:1239:1239) (1221:1221:1221))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1445:1445:1445) (1455:1455:1455))
        (PORT clk (1658:1658:1658) (1687:1687:1687))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1431:1431:1431) (1489:1489:1489))
        (PORT d[1] (1138:1138:1138) (1177:1177:1177))
        (PORT d[2] (1342:1342:1342) (1448:1448:1448))
        (PORT d[3] (1912:1912:1912) (1970:1970:1970))
        (PORT d[4] (3172:3172:3172) (3294:3294:3294))
        (PORT d[5] (1412:1412:1412) (1445:1445:1445))
        (PORT d[6] (2710:2710:2710) (2761:2761:2761))
        (PORT d[7] (2230:2230:2230) (2323:2323:2323))
        (PORT d[8] (1739:1739:1739) (1806:1806:1806))
        (PORT d[9] (1328:1328:1328) (1344:1344:1344))
        (PORT d[10] (1878:1878:1878) (1948:1948:1948))
        (PORT d[11] (1395:1395:1395) (1459:1459:1459))
        (PORT d[12] (1652:1652:1652) (1683:1683:1683))
        (PORT clk (1655:1655:1655) (1685:1685:1685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1659:1659:1659) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1659:1659:1659) (1688:1688:1688))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1659:1659:1659) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1659:1659:1659) (1688:1688:1688))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2292:2292:2292) (2333:2333:2333))
        (PORT d[1] (2145:2145:2145) (2251:2251:2251))
        (PORT d[2] (2198:2198:2198) (2266:2266:2266))
        (PORT d[3] (1797:1797:1797) (1884:1884:1884))
        (PORT d[4] (2234:2234:2234) (2323:2323:2323))
        (PORT d[5] (2020:2020:2020) (2106:2106:2106))
        (PORT d[6] (1917:1917:1917) (2030:2030:2030))
        (PORT d[7] (1973:1973:1973) (2082:2082:2082))
        (PORT d[8] (2203:2203:2203) (2247:2247:2247))
        (PORT d[9] (2217:2217:2217) (2315:2315:2315))
        (PORT d[10] (2203:2203:2203) (2319:2319:2319))
        (PORT d[11] (1977:1977:1977) (2072:2072:2072))
        (PORT d[12] (1698:1698:1698) (1773:1773:1773))
        (PORT clk (1627:1627:1627) (1616:1616:1616))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1616:1616:1616))
        (PORT d[0] (1335:1335:1335) (1317:1317:1317))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a50\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1628:1628:1628) (1617:1617:1617))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1128:1128:1128))
        (PORT clk (1666:1666:1666) (1694:1694:1694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (912:912:912) (951:951:951))
        (PORT d[1] (904:904:904) (940:940:940))
        (PORT d[2] (1221:1221:1221) (1276:1276:1276))
        (PORT d[3] (1268:1268:1268) (1361:1361:1361))
        (PORT d[4] (2646:2646:2646) (2767:2767:2767))
        (PORT d[5] (953:953:953) (991:991:991))
        (PORT d[6] (1594:1594:1594) (1679:1679:1679))
        (PORT d[7] (1986:1986:1986) (2068:2068:2068))
        (PORT d[8] (1763:1763:1763) (1811:1811:1811))
        (PORT d[9] (931:931:931) (968:968:968))
        (PORT d[10] (1922:1922:1922) (1949:1949:1949))
        (PORT d[11] (1111:1111:1111) (1113:1113:1113))
        (PORT d[12] (1498:1498:1498) (1560:1560:1560))
        (PORT clk (1663:1663:1663) (1692:1692:1692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2125:2125:2125) (2200:2200:2200))
        (PORT d[1] (1955:1955:1955) (2031:2031:2031))
        (PORT d[2] (2001:2001:2001) (2082:2082:2082))
        (PORT d[3] (1816:1816:1816) (1904:1904:1904))
        (PORT d[4] (1789:1789:1789) (1866:1866:1866))
        (PORT d[5] (1544:1544:1544) (1600:1600:1600))
        (PORT d[6] (1741:1741:1741) (1802:1802:1802))
        (PORT d[7] (2120:2120:2120) (2251:2251:2251))
        (PORT d[8] (2074:2074:2074) (2160:2160:2160))
        (PORT d[9] (2090:2090:2090) (2169:2169:2169))
        (PORT d[10] (1629:1629:1629) (1709:1709:1709))
        (PORT d[11] (2199:2199:2199) (2242:2242:2242))
        (PORT d[12] (1812:1812:1812) (1902:1902:1902))
        (PORT clk (1634:1634:1634) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1624:1624:1624))
        (PORT d[0] (1068:1068:1068) (1048:1048:1048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a34\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~40\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (840:840:840))
        (PORT datab (208:208:208) (246:246:246))
        (PORT datac (1417:1417:1417) (1436:1436:1436))
        (PORT datad (1556:1556:1556) (1533:1533:1533))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1118:1118:1118) (1116:1116:1116))
        (PORT clk (1655:1655:1655) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1251:1251:1251) (1307:1307:1307))
        (PORT d[1] (992:992:992) (1027:1027:1027))
        (PORT d[2] (1046:1046:1046) (1111:1111:1111))
        (PORT d[3] (958:958:958) (1031:1031:1031))
        (PORT d[4] (2184:2184:2184) (2303:2303:2303))
        (PORT d[5] (1234:1234:1234) (1285:1285:1285))
        (PORT d[6] (1580:1580:1580) (1680:1680:1680))
        (PORT d[7] (1473:1473:1473) (1546:1546:1546))
        (PORT d[8] (2395:2395:2395) (2506:2506:2506))
        (PORT d[9] (1233:1233:1233) (1275:1275:1275))
        (PORT d[10] (1721:1721:1721) (1766:1766:1766))
        (PORT d[11] (1668:1668:1668) (1721:1721:1721))
        (PORT d[12] (1560:1560:1560) (1617:1617:1617))
        (PORT clk (1652:1652:1652) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1593:1593:1593) (1663:1663:1663))
        (PORT d[1] (1452:1452:1452) (1514:1514:1514))
        (PORT d[2] (1755:1755:1755) (1827:1827:1827))
        (PORT d[3] (1535:1535:1535) (1609:1609:1609))
        (PORT d[4] (1539:1539:1539) (1604:1604:1604))
        (PORT d[5] (1511:1511:1511) (1555:1555:1555))
        (PORT d[6] (1789:1789:1789) (1865:1865:1865))
        (PORT d[7] (2166:2166:2166) (2305:2305:2305))
        (PORT d[8] (1527:1527:1527) (1593:1593:1593))
        (PORT d[9] (1518:1518:1518) (1598:1598:1598))
        (PORT d[10] (1790:1790:1790) (1860:1860:1860))
        (PORT d[11] (1520:1520:1520) (1598:1598:1598))
        (PORT d[12] (1582:1582:1582) (1667:1667:1667))
        (PORT clk (1624:1624:1624) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1613:1613:1613))
        (PORT d[0] (1267:1267:1267) (1240:1240:1240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a10\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1339:1339:1339) (1325:1325:1325))
        (PORT clk (1661:1661:1661) (1690:1690:1690))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (987:987:987) (1044:1044:1044))
        (PORT d[1] (987:987:987) (1054:1054:1054))
        (PORT d[2] (1033:1033:1033) (1119:1119:1119))
        (PORT d[3] (999:999:999) (1078:1078:1078))
        (PORT d[4] (2393:2393:2393) (2512:2512:2512))
        (PORT d[5] (1227:1227:1227) (1277:1277:1277))
        (PORT d[6] (1848:1848:1848) (1919:1919:1919))
        (PORT d[7] (1739:1739:1739) (1799:1799:1799))
        (PORT d[8] (2524:2524:2524) (2602:2602:2602))
        (PORT d[9] (1180:1180:1180) (1206:1206:1206))
        (PORT d[10] (1762:1762:1762) (1821:1821:1821))
        (PORT d[11] (1658:1658:1658) (1694:1694:1694))
        (PORT d[12] (1597:1597:1597) (1659:1659:1659))
        (PORT clk (1658:1658:1658) (1688:1688:1688))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1661:1661:1661) (1690:1690:1690))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1662:1662:1662) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1662:1662:1662) (1691:1691:1691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1662:1662:1662) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1662:1662:1662) (1691:1691:1691))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1873:1873:1873) (1942:1942:1942))
        (PORT d[1] (1460:1460:1460) (1523:1523:1523))
        (PORT d[2] (1770:1770:1770) (1848:1848:1848))
        (PORT d[3] (1540:1540:1540) (1617:1617:1617))
        (PORT d[4] (1527:1527:1527) (1600:1600:1600))
        (PORT d[5] (1561:1561:1561) (1604:1604:1604))
        (PORT d[6] (1796:1796:1796) (1878:1878:1878))
        (PORT d[7] (1545:1545:1545) (1605:1605:1605))
        (PORT d[8] (1805:1805:1805) (1889:1889:1889))
        (PORT d[9] (1831:1831:1831) (1904:1904:1904))
        (PORT d[10] (1843:1843:1843) (1924:1924:1924))
        (PORT d[11] (1901:1901:1901) (1953:1953:1953))
        (PORT d[12] (1542:1542:1542) (1627:1627:1627))
        (PORT clk (1630:1630:1630) (1619:1619:1619))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1630:1630:1630) (1619:1619:1619))
        (PORT d[0] (1280:1280:1280) (1257:1257:1257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a26\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1631:1631:1631) (1620:1620:1620))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~37\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (736:736:736) (835:835:835))
        (PORT datac (1291:1291:1291) (1267:1267:1267))
        (PORT datad (1334:1334:1334) (1308:1308:1308))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1099:1099:1099) (1094:1094:1094))
        (PORT clk (1652:1652:1652) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1219:1219:1219) (1283:1283:1283))
        (PORT d[1] (1251:1251:1251) (1311:1311:1311))
        (PORT d[2] (1063:1063:1063) (1128:1128:1128))
        (PORT d[3] (976:976:976) (1048:1048:1048))
        (PORT d[4] (2391:2391:2391) (2501:2501:2501))
        (PORT d[5] (1232:1232:1232) (1283:1283:1283))
        (PORT d[6] (1576:1576:1576) (1674:1674:1674))
        (PORT d[7] (1442:1442:1442) (1508:1508:1508))
        (PORT d[8] (2402:2402:2402) (2523:2523:2523))
        (PORT d[9] (1517:1517:1517) (1576:1576:1576))
        (PORT d[10] (1421:1421:1421) (1492:1492:1492))
        (PORT d[11] (1642:1642:1642) (1696:1696:1696))
        (PORT d[12] (1578:1578:1578) (1619:1619:1619))
        (PORT clk (1649:1649:1649) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1613:1613:1613) (1683:1683:1683))
        (PORT d[1] (1470:1470:1470) (1519:1519:1519))
        (PORT d[2] (1977:1977:1977) (2053:2053:2053))
        (PORT d[3] (1506:1506:1506) (1570:1570:1570))
        (PORT d[4] (1527:1527:1527) (1607:1607:1607))
        (PORT d[5] (1554:1554:1554) (1599:1599:1599))
        (PORT d[6] (1780:1780:1780) (1860:1860:1860))
        (PORT d[7] (1456:1456:1456) (1519:1519:1519))
        (PORT d[8] (1546:1546:1546) (1623:1623:1623))
        (PORT d[9] (1542:1542:1542) (1618:1618:1618))
        (PORT d[10] (1808:1808:1808) (1874:1874:1874))
        (PORT d[11] (1534:1534:1534) (1609:1609:1609))
        (PORT d[12] (1540:1540:1540) (1625:1625:1625))
        (PORT clk (1621:1621:1621) (1610:1610:1610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1610:1610:1610))
        (PORT d[0] (1209:1209:1209) (1177:1177:1177))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a2\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1129:1129:1129) (1116:1116:1116))
        (PORT clk (1666:1666:1666) (1694:1694:1694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (949:949:949))
        (PORT d[1] (905:905:905) (930:930:930))
        (PORT d[2] (1250:1250:1250) (1311:1311:1311))
        (PORT d[3] (1469:1469:1469) (1535:1535:1535))
        (PORT d[4] (2674:2674:2674) (2797:2797:2797))
        (PORT d[5] (1239:1239:1239) (1307:1307:1307))
        (PORT d[6] (1978:1978:1978) (2035:2035:2035))
        (PORT d[7] (2010:2010:2010) (2095:2095:2095))
        (PORT d[8] (1525:1525:1525) (1588:1588:1588))
        (PORT d[9] (1128:1128:1128) (1174:1174:1174))
        (PORT d[10] (1628:1628:1628) (1676:1676:1676))
        (PORT d[11] (1664:1664:1664) (1721:1721:1721))
        (PORT d[12] (1695:1695:1695) (1737:1737:1737))
        (PORT clk (1663:1663:1663) (1692:1692:1692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2133:2133:2133) (2221:2221:2221))
        (PORT d[1] (1935:1935:1935) (2019:2019:2019))
        (PORT d[2] (1966:1966:1966) (2036:2036:2036))
        (PORT d[3] (1972:1972:1972) (2043:2043:2043))
        (PORT d[4] (1955:1955:1955) (2019:2019:2019))
        (PORT d[5] (1574:1574:1574) (1651:1651:1651))
        (PORT d[6] (1716:1716:1716) (1784:1784:1784))
        (PORT d[7] (2145:2145:2145) (2283:2283:2283))
        (PORT d[8] (2101:2101:2101) (2185:2185:2185))
        (PORT d[9] (2043:2043:2043) (2123:2123:2123))
        (PORT d[10] (1760:1760:1760) (1806:1806:1806))
        (PORT d[11] (1796:1796:1796) (1883:1883:1883))
        (PORT d[12] (2178:2178:2178) (2208:2208:2208))
        (PORT clk (1634:1634:1634) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1624:1624:1624))
        (PORT d[0] (1439:1439:1439) (1380:1380:1380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a18\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~38\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (735:735:735) (836:836:836))
        (PORT datac (1275:1275:1275) (1245:1245:1245))
        (PORT datad (1584:1584:1584) (1574:1574:1574))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~39\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (868:868:868) (922:922:922))
        (PORT datab (1119:1119:1119) (1153:1153:1153))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[2\]\~42\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (184:184:184) (220:220:220))
        (PORT datab (182:182:182) (216:216:216))
        (PORT datac (369:369:369) (376:376:376))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1375:1375:1375))
        (PORT asdata (646:646:646) (648:648:648))
        (PORT clrn (1387:1387:1387) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[6\]\~5\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (243:243:243) (293:293:293))
        (PORT datab (382:382:382) (420:420:420))
        (PORT datac (530:530:530) (552:552:552))
        (PORT datad (197:197:197) (229:229:229))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[7\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (542:542:542) (544:544:544))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~26\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (262:262:262) (345:345:345))
        (PORT datab (870:870:870) (882:882:882))
        (PORT datac (789:789:789) (822:822:822))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1360:1360:1360) (1366:1366:1366))
        (PORT clk (1653:1653:1653) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2433:2433:2433) (2570:2570:2570))
        (PORT d[1] (1890:1890:1890) (2009:2009:2009))
        (PORT d[2] (2264:2264:2264) (2432:2432:2432))
        (PORT d[3] (1862:1862:1862) (1989:1989:1989))
        (PORT d[4] (947:947:947) (992:992:992))
        (PORT d[5] (2434:2434:2434) (2563:2563:2563))
        (PORT d[6] (679:679:679) (712:712:712))
        (PORT d[7] (1531:1531:1531) (1585:1585:1585))
        (PORT d[8] (998:998:998) (1044:1044:1044))
        (PORT d[9] (1538:1538:1538) (1615:1615:1615))
        (PORT d[10] (1231:1231:1231) (1284:1284:1284))
        (PORT d[11] (1893:1893:1893) (2011:2011:2011))
        (PORT d[12] (1295:1295:1295) (1358:1358:1358))
        (PORT clk (1650:1650:1650) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1577:1577:1577) (1652:1652:1652))
        (PORT d[1] (1756:1756:1756) (1828:1828:1828))
        (PORT d[2] (1489:1489:1489) (1557:1557:1557))
        (PORT d[3] (1551:1551:1551) (1630:1630:1630))
        (PORT d[4] (1565:1565:1565) (1652:1652:1652))
        (PORT d[5] (1503:1503:1503) (1576:1576:1576))
        (PORT d[6] (1735:1735:1735) (1789:1789:1789))
        (PORT d[7] (1842:1842:1842) (1915:1915:1915))
        (PORT d[8] (1771:1771:1771) (1836:1836:1836))
        (PORT d[9] (1513:1513:1513) (1573:1573:1573))
        (PORT d[10] (1794:1794:1794) (1845:1845:1845))
        (PORT d[11] (1577:1577:1577) (1653:1653:1653))
        (PORT d[12] (1524:1524:1524) (1590:1590:1590))
        (PORT clk (1621:1621:1621) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1611:1611:1611))
        (PORT d[0] (1236:1236:1236) (1201:1201:1201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a35\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (915:915:915) (901:901:901))
        (PORT clk (1655:1655:1655) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2059:2059:2059) (2153:2153:2153))
        (PORT d[1] (1382:1382:1382) (1492:1492:1492))
        (PORT d[2] (1662:1662:1662) (1786:1786:1786))
        (PORT d[3] (1020:1020:1020) (1095:1095:1095))
        (PORT d[4] (1785:1785:1785) (1853:1853:1853))
        (PORT d[5] (1995:1995:1995) (2078:2078:2078))
        (PORT d[6] (1623:1623:1623) (1706:1706:1706))
        (PORT d[7] (944:944:944) (998:998:998))
        (PORT d[8] (1563:1563:1563) (1637:1637:1637))
        (PORT d[9] (1766:1766:1766) (1842:1842:1842))
        (PORT d[10] (1328:1328:1328) (1393:1393:1393))
        (PORT d[11] (2196:2196:2196) (2245:2245:2245))
        (PORT d[12] (1286:1286:1286) (1348:1348:1348))
        (PORT clk (1652:1652:1652) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (997:997:997) (1041:1041:1041))
        (PORT d[1] (967:967:967) (1019:1019:1019))
        (PORT d[2] (931:931:931) (981:981:981))
        (PORT d[3] (944:944:944) (990:990:990))
        (PORT d[4] (1270:1270:1270) (1330:1330:1330))
        (PORT d[5] (975:975:975) (1028:1028:1028))
        (PORT d[6] (1000:1000:1000) (1049:1049:1049))
        (PORT d[7] (1043:1043:1043) (1106:1106:1106))
        (PORT d[8] (1179:1179:1179) (1215:1215:1215))
        (PORT d[9] (1289:1289:1289) (1359:1359:1359))
        (PORT d[10] (987:987:987) (1035:1035:1035))
        (PORT d[11] (1741:1741:1741) (1782:1782:1782))
        (PORT d[12] (946:946:946) (996:996:996))
        (PORT clk (1624:1624:1624) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1613:1613:1613))
        (PORT d[0] (742:742:742) (710:710:710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a51\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~34\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (716:716:716) (774:774:774))
        (PORT datab (511:511:511) (502:502:502))
        (PORT datac (1316:1316:1316) (1307:1307:1307))
        (PORT datad (1039:1039:1039) (998:998:998))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~15\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (872:872:872) (885:885:885))
        (PORT datac (234:234:234) (314:314:314))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (922:922:922) (924:924:924))
        (PORT clk (1654:1654:1654) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2039:2039:2039) (2143:2143:2143))
        (PORT d[1] (1552:1552:1552) (1647:1647:1647))
        (PORT d[2] (1632:1632:1632) (1746:1746:1746))
        (PORT d[3] (1023:1023:1023) (1115:1115:1115))
        (PORT d[4] (1505:1505:1505) (1570:1570:1570))
        (PORT d[5] (2091:2091:2091) (2191:2191:2191))
        (PORT d[6] (1605:1605:1605) (1683:1683:1683))
        (PORT d[7] (948:948:948) (1007:1007:1007))
        (PORT d[8] (1451:1451:1451) (1501:1501:1501))
        (PORT d[9] (1557:1557:1557) (1641:1641:1641))
        (PORT d[10] (1001:1001:1001) (1053:1053:1053))
        (PORT d[11] (2443:2443:2443) (2508:2508:2508))
        (PORT d[12] (1031:1031:1031) (1085:1085:1085))
        (PORT clk (1651:1651:1651) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1268:1268:1268) (1301:1301:1301))
        (PORT d[1] (946:946:946) (996:996:996))
        (PORT d[2] (979:979:979) (1030:1030:1030))
        (PORT d[3] (1205:1205:1205) (1243:1243:1243))
        (PORT d[4] (948:948:948) (985:985:985))
        (PORT d[5] (976:976:976) (1031:1031:1031))
        (PORT d[6] (1257:1257:1257) (1287:1287:1287))
        (PORT d[7] (1057:1057:1057) (1122:1122:1122))
        (PORT d[8] (1164:1164:1164) (1194:1194:1194))
        (PORT d[9] (993:993:993) (1043:1043:1043))
        (PORT d[10] (999:999:999) (1053:1053:1053))
        (PORT d[11] (1450:1450:1450) (1450:1450:1450))
        (PORT d[12] (975:975:975) (1021:1021:1021))
        (PORT clk (1624:1624:1624) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1612:1612:1612))
        (PORT d[0] (742:742:742) (710:710:710))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a11\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1192:1192:1192) (1194:1194:1194))
        (PORT clk (1647:1647:1647) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2464:2464:2464) (2617:2617:2617))
        (PORT d[1] (1893:1893:1893) (1989:1989:1989))
        (PORT d[2] (2309:2309:2309) (2487:2487:2487))
        (PORT d[3] (1593:1593:1593) (1709:1709:1709))
        (PORT d[4] (1125:1125:1125) (1173:1173:1173))
        (PORT d[5] (2503:2503:2503) (2615:2615:2615))
        (PORT d[6] (1032:1032:1032) (1090:1090:1090))
        (PORT d[7] (1235:1235:1235) (1311:1311:1311))
        (PORT d[8] (1253:1253:1253) (1303:1303:1303))
        (PORT d[9] (1796:1796:1796) (1851:1851:1851))
        (PORT d[10] (940:940:940) (993:993:993))
        (PORT d[11] (2689:2689:2689) (2765:2765:2765))
        (PORT d[12] (990:990:990) (1040:1040:1040))
        (PORT clk (1644:1644:1644) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1581:1581:1581) (1642:1642:1642))
        (PORT d[1] (1533:1533:1533) (1570:1570:1570))
        (PORT d[2] (1456:1456:1456) (1513:1513:1513))
        (PORT d[3] (1517:1517:1517) (1580:1580:1580))
        (PORT d[4] (1669:1669:1669) (1718:1718:1718))
        (PORT d[5] (1539:1539:1539) (1606:1606:1606))
        (PORT d[6] (1481:1481:1481) (1535:1535:1535))
        (PORT d[7] (1556:1556:1556) (1634:1634:1634))
        (PORT d[8] (1503:1503:1503) (1549:1549:1549))
        (PORT d[9] (1501:1501:1501) (1564:1564:1564))
        (PORT d[10] (1489:1489:1489) (1549:1549:1549))
        (PORT d[11] (1541:1541:1541) (1618:1618:1618))
        (PORT d[12] (1733:1733:1733) (1791:1791:1791))
        (PORT clk (1616:1616:1616) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1605:1605:1605))
        (PORT d[0] (1283:1283:1283) (1240:1240:1240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a27\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (714:714:714) (771:771:771))
        (PORT datac (883:883:883) (866:866:866))
        (PORT datad (1126:1126:1126) (1118:1118:1118))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (833:833:833) (825:825:825))
        (PORT clk (1655:1655:1655) (1685:1685:1685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1820:1820:1820) (1919:1919:1919))
        (PORT d[1] (1583:1583:1583) (1695:1695:1695))
        (PORT d[2] (1639:1639:1639) (1755:1755:1755))
        (PORT d[3] (718:718:718) (792:792:792))
        (PORT d[4] (1820:1820:1820) (1883:1883:1883))
        (PORT d[5] (2031:2031:2031) (2116:2116:2116))
        (PORT d[6] (1521:1521:1521) (1594:1594:1594))
        (PORT d[7] (955:955:955) (1002:1002:1002))
        (PORT d[8] (1847:1847:1847) (1939:1939:1939))
        (PORT d[9] (1532:1532:1532) (1611:1611:1611))
        (PORT d[10] (1309:1309:1309) (1382:1382:1382))
        (PORT d[11] (2419:2419:2419) (2483:2483:2483))
        (PORT d[12] (1281:1281:1281) (1343:1343:1343))
        (PORT clk (1652:1652:1652) (1683:1683:1683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (716:716:716) (749:749:749))
        (PORT d[1] (722:722:722) (763:763:763))
        (PORT d[2] (1205:1205:1205) (1265:1265:1265))
        (PORT d[3] (938:938:938) (958:958:958))
        (PORT d[4] (1239:1239:1239) (1300:1300:1300))
        (PORT d[5] (691:691:691) (727:727:727))
        (PORT d[6] (923:923:923) (945:945:945))
        (PORT d[7] (742:742:742) (783:783:783))
        (PORT d[8] (910:910:910) (929:929:929))
        (PORT d[9] (1263:1263:1263) (1331:1331:1331))
        (PORT d[10] (1451:1451:1451) (1483:1483:1483))
        (PORT d[11] (1458:1458:1458) (1516:1516:1516))
        (PORT d[12] (699:699:699) (744:744:744))
        (PORT clk (1625:1625:1625) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (PORT d[0] (446:446:446) (408:408:408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a19\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (865:865:865) (873:873:873))
        (PORT clk (1653:1653:1653) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2084:2084:2084) (2186:2186:2186))
        (PORT d[1] (1323:1323:1323) (1425:1425:1425))
        (PORT d[2] (1636:1636:1636) (1747:1747:1747))
        (PORT d[3] (1306:1306:1306) (1408:1408:1408))
        (PORT d[4] (1527:1527:1527) (1586:1586:1586))
        (PORT d[5] (2241:2241:2241) (2327:2327:2327))
        (PORT d[6] (1292:1292:1292) (1357:1357:1357))
        (PORT d[7] (1000:1000:1000) (1069:1069:1069))
        (PORT d[8] (1558:1558:1558) (1630:1630:1630))
        (PORT d[9] (1811:1811:1811) (1880:1880:1880))
        (PORT d[10] (1000:1000:1000) (1052:1052:1052))
        (PORT d[11] (2060:2060:2060) (2144:2144:2144))
        (PORT d[12] (1005:1005:1005) (1056:1056:1056))
        (PORT clk (1650:1650:1650) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1006:1006:1006) (1051:1051:1051))
        (PORT d[1] (1249:1249:1249) (1299:1299:1299))
        (PORT d[2] (951:951:951) (1002:1002:1002))
        (PORT d[3] (991:991:991) (1043:1043:1043))
        (PORT d[4] (959:959:959) (1008:1008:1008))
        (PORT d[5] (965:965:965) (1018:1018:1018))
        (PORT d[6] (958:958:958) (1015:1015:1015))
        (PORT d[7] (1058:1058:1058) (1123:1123:1123))
        (PORT d[8] (1165:1165:1165) (1195:1195:1195))
        (PORT d[9] (994:994:994) (1044:1044:1044))
        (PORT d[10] (1280:1280:1280) (1333:1333:1333))
        (PORT d[11] (1744:1744:1744) (1781:1781:1781))
        (PORT d[12] (995:995:995) (1048:1048:1048))
        (PORT clk (1621:1621:1621) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1611:1611:1611))
        (PORT d[0] (994:994:994) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a3\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~32\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (849:849:849) (832:832:832))
        (PORT datab (667:667:667) (710:710:710))
        (PORT datad (1004:1004:1004) (980:980:980))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~33\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (373:373:373))
        (PORT datab (607:607:607) (650:650:650))
        (PORT datac (157:157:157) (186:186:186))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~28\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (260:260:260) (342:342:342))
        (PORT datab (869:869:869) (880:880:880))
        (PORT datac (790:790:790) (820:820:820))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (893:893:893) (896:896:896))
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (1922:1922:1922))
        (PORT d[1] (1560:1560:1560) (1685:1685:1685))
        (PORT d[2] (1656:1656:1656) (1790:1790:1790))
        (PORT d[3] (1665:1665:1665) (1734:1734:1734))
        (PORT d[4] (2043:2043:2043) (2127:2127:2127))
        (PORT d[5] (2424:2424:2424) (2491:2491:2491))
        (PORT d[6] (1860:1860:1860) (1912:1912:1912))
        (PORT d[7] (1399:1399:1399) (1457:1457:1457))
        (PORT d[8] (1658:1658:1658) (1730:1730:1730))
        (PORT d[9] (1894:1894:1894) (1942:1942:1942))
        (PORT d[10] (1437:1437:1437) (1524:1524:1524))
        (PORT d[11] (2232:2232:2232) (2307:2307:2307))
        (PORT d[12] (1466:1466:1466) (1501:1501:1501))
        (PORT clk (1644:1644:1644) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1224:1224:1224) (1247:1247:1247))
        (PORT d[1] (1306:1306:1306) (1389:1389:1389))
        (PORT d[2] (1342:1342:1342) (1366:1366:1366))
        (PORT d[3] (1525:1525:1525) (1615:1615:1615))
        (PORT d[4] (2002:2002:2002) (2084:2084:2084))
        (PORT d[5] (1158:1158:1158) (1178:1178:1178))
        (PORT d[6] (1123:1123:1123) (1158:1158:1158))
        (PORT d[7] (1122:1122:1122) (1172:1172:1172))
        (PORT d[8] (1130:1130:1130) (1171:1171:1171))
        (PORT d[9] (1131:1131:1131) (1178:1178:1178))
        (PORT d[10] (1187:1187:1187) (1212:1212:1212))
        (PORT d[11] (1713:1713:1713) (1765:1765:1765))
        (PORT d[12] (1480:1480:1480) (1554:1554:1554))
        (PORT clk (1617:1617:1617) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1605:1605:1605))
        (PORT d[0] (1208:1208:1208) (1168:1168:1168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a43\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1460:1460:1460))
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (2183:2183:2183))
        (PORT d[1] (2085:2085:2085) (2189:2189:2189))
        (PORT d[2] (1958:1958:1958) (2089:2089:2089))
        (PORT d[3] (2411:2411:2411) (2497:2497:2497))
        (PORT d[4] (1497:1497:1497) (1547:1547:1547))
        (PORT d[5] (2280:2280:2280) (2371:2371:2371))
        (PORT d[6] (1338:1338:1338) (1354:1354:1354))
        (PORT d[7] (1942:1942:1942) (2021:2021:2021))
        (PORT d[8] (1099:1099:1099) (1124:1124:1124))
        (PORT d[9] (1875:1875:1875) (1918:1918:1918))
        (PORT d[10] (1401:1401:1401) (1459:1459:1459))
        (PORT d[11] (2762:2762:2762) (2861:2861:2861))
        (PORT d[12] (1375:1375:1375) (1410:1410:1410))
        (PORT clk (1644:1644:1644) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2185:2185:2185) (2203:2203:2203))
        (PORT d[1] (1610:1610:1610) (1721:1721:1721))
        (PORT d[2] (2267:2267:2267) (2317:2317:2317))
        (PORT d[3] (1647:1647:1647) (1742:1742:1742))
        (PORT d[4] (2180:2180:2180) (2235:2235:2235))
        (PORT d[5] (1977:1977:1977) (2044:2044:2044))
        (PORT d[6] (1889:1889:1889) (1934:1934:1934))
        (PORT d[7] (1595:1595:1595) (1671:1671:1671))
        (PORT d[8] (1890:1890:1890) (1970:1970:1970))
        (PORT d[9] (1896:1896:1896) (1950:1950:1950))
        (PORT d[10] (1956:1956:1956) (2000:2000:2000))
        (PORT d[11] (1880:1880:1880) (1932:1932:1932))
        (PORT d[12] (1959:1959:1959) (2027:2027:2027))
        (PORT clk (1617:1617:1617) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1605:1605:1605))
        (PORT d[0] (1271:1271:1271) (1203:1203:1203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a59\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~35\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (338:338:338) (362:362:362))
        (PORT datab (669:669:669) (711:711:711))
        (PORT datac (744:744:744) (718:718:718))
        (PORT datad (1304:1304:1304) (1286:1286:1286))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[3\]\~36\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (184:184:184) (217:217:217))
        (PORT datac (668:668:668) (722:722:722))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (205:205:205) (230:230:230))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (PORT datab (627:627:627) (672:672:672))
        (PORT datac (588:588:588) (636:636:636))
        (PORT datad (553:553:553) (539:539:539))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[8\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (560:560:560) (550:550:550))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1410:1410:1410) (1388:1388:1388))
        (PORT clk (1655:1655:1655) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2455:2455:2455) (2601:2601:2601))
        (PORT d[1] (1865:1865:1865) (1967:1967:1967))
        (PORT d[2] (2227:2227:2227) (2378:2378:2378))
        (PORT d[3] (1873:1873:1873) (1996:1996:1996))
        (PORT d[4] (1238:1238:1238) (1300:1300:1300))
        (PORT d[5] (2425:2425:2425) (2594:2594:2594))
        (PORT d[6] (923:923:923) (965:965:965))
        (PORT d[7] (1827:1827:1827) (1900:1900:1900))
        (PORT d[8] (962:962:962) (983:983:983))
        (PORT d[9] (1748:1748:1748) (1808:1808:1808))
        (PORT d[10] (1222:1222:1222) (1286:1286:1286))
        (PORT d[11] (2147:2147:2147) (2265:2265:2265))
        (PORT d[12] (1289:1289:1289) (1348:1348:1348))
        (PORT clk (1652:1652:1652) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1835:1835:1835) (1908:1908:1908))
        (PORT d[1] (1750:1750:1750) (1815:1815:1815))
        (PORT d[2] (1728:1728:1728) (1799:1799:1799))
        (PORT d[3] (1773:1773:1773) (1855:1855:1855))
        (PORT d[4] (1743:1743:1743) (1805:1805:1805))
        (PORT d[5] (1837:1837:1837) (1924:1924:1924))
        (PORT d[6] (2064:2064:2064) (2152:2152:2152))
        (PORT d[7] (1845:1845:1845) (1928:1928:1928))
        (PORT d[8] (1781:1781:1781) (1858:1858:1858))
        (PORT d[9] (1696:1696:1696) (1754:1754:1754))
        (PORT d[10] (1749:1749:1749) (1806:1806:1806))
        (PORT d[11] (1881:1881:1881) (1949:1949:1949))
        (PORT d[12] (1716:1716:1716) (1782:1782:1782))
        (PORT clk (1624:1624:1624) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1613:1613:1613))
        (PORT d[0] (983:983:983) (936:936:936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a60\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1423:1423:1423))
        (PORT clk (1639:1639:1639) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1900:1900:1900) (2015:2015:2015))
        (PORT d[1] (1853:1853:1853) (1985:1985:1985))
        (PORT d[2] (2634:2634:2634) (2672:2672:2672))
        (PORT d[3] (1915:1915:1915) (1993:1993:1993))
        (PORT d[4] (1458:1458:1458) (1523:1523:1523))
        (PORT d[5] (2385:2385:2385) (2440:2440:2440))
        (PORT d[6] (1668:1668:1668) (1711:1711:1711))
        (PORT d[7] (1384:1384:1384) (1448:1448:1448))
        (PORT d[8] (1402:1402:1402) (1471:1471:1471))
        (PORT d[9] (1681:1681:1681) (1747:1747:1747))
        (PORT d[10] (1321:1321:1321) (1354:1354:1354))
        (PORT d[11] (2246:2246:2246) (2335:2335:2335))
        (PORT d[12] (896:896:896) (925:925:925))
        (PORT clk (1636:1636:1636) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1528:1528:1528) (1574:1574:1574))
        (PORT d[1] (1586:1586:1586) (1685:1685:1685))
        (PORT d[2] (1897:1897:1897) (1933:1933:1933))
        (PORT d[3] (1844:1844:1844) (1943:1943:1943))
        (PORT d[4] (1686:1686:1686) (1744:1744:1744))
        (PORT d[5] (1454:1454:1454) (1509:1509:1509))
        (PORT d[6] (1399:1399:1399) (1445:1445:1445))
        (PORT d[7] (1415:1415:1415) (1487:1487:1487))
        (PORT d[8] (1603:1603:1603) (1663:1663:1663))
        (PORT d[9] (1890:1890:1890) (1954:1954:1954))
        (PORT d[10] (1712:1712:1712) (1733:1733:1733))
        (PORT d[11] (1369:1369:1369) (1419:1419:1419))
        (PORT d[12] (1399:1399:1399) (1447:1447:1447))
        (PORT clk (1609:1609:1609) (1597:1597:1597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1597:1597:1597))
        (PORT d[0] (1224:1224:1224) (1191:1191:1191))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a44\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (336:336:336) (360:360:360))
        (PORT datab (670:670:670) (709:709:709))
        (PORT datac (1517:1517:1517) (1508:1508:1508))
        (PORT datad (1214:1214:1214) (1198:1198:1198))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1359:1359:1359) (1341:1341:1341))
        (PORT clk (1649:1649:1649) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2531:2531:2531) (2698:2698:2698))
        (PORT d[1] (1887:1887:1887) (1991:1991:1991))
        (PORT d[2] (2301:2301:2301) (2472:2472:2472))
        (PORT d[3] (1597:1597:1597) (1708:1708:1708))
        (PORT d[4] (1196:1196:1196) (1243:1243:1243))
        (PORT d[5] (2448:2448:2448) (2519:2519:2519))
        (PORT d[6] (1048:1048:1048) (1099:1099:1099))
        (PORT d[7] (1583:1583:1583) (1676:1676:1676))
        (PORT d[8] (937:937:937) (982:982:982))
        (PORT d[9] (1745:1745:1745) (1814:1814:1814))
        (PORT d[10] (945:945:945) (1000:1000:1000))
        (PORT d[11] (2684:2684:2684) (2732:2732:2732))
        (PORT d[12] (997:997:997) (1050:1050:1050))
        (PORT clk (1646:1646:1646) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1570:1570:1570) (1642:1642:1642))
        (PORT d[1] (1775:1775:1775) (1822:1822:1822))
        (PORT d[2] (1718:1718:1718) (1788:1788:1788))
        (PORT d[3] (1506:1506:1506) (1578:1578:1578))
        (PORT d[4] (1534:1534:1534) (1617:1617:1617))
        (PORT d[5] (1549:1549:1549) (1624:1624:1624))
        (PORT d[6] (1489:1489:1489) (1555:1555:1555))
        (PORT d[7] (1580:1580:1580) (1644:1644:1644))
        (PORT d[8] (1532:1532:1532) (1601:1601:1601))
        (PORT d[9] (1502:1502:1502) (1565:1565:1565))
        (PORT d[10] (1815:1815:1815) (1875:1875:1875))
        (PORT d[11] (1854:1854:1854) (1938:1938:1938))
        (PORT d[12] (1518:1518:1518) (1578:1578:1578))
        (PORT clk (1619:1619:1619) (1607:1607:1607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1607:1607:1607))
        (PORT d[0] (1256:1256:1256) (1226:1226:1226))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a52\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1386:1386:1386) (1362:1362:1362))
        (PORT clk (1655:1655:1655) (1685:1685:1685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2434:2434:2434) (2582:2582:2582))
        (PORT d[1] (1653:1653:1653) (1756:1756:1756))
        (PORT d[2] (2277:2277:2277) (2461:2461:2461))
        (PORT d[3] (1843:1843:1843) (1970:1970:1970))
        (PORT d[4] (1218:1218:1218) (1285:1285:1285))
        (PORT d[5] (2336:2336:2336) (2475:2475:2475))
        (PORT d[6] (924:924:924) (968:968:968))
        (PORT d[7] (1501:1501:1501) (1550:1550:1550))
        (PORT d[8] (968:968:968) (998:998:998))
        (PORT d[9] (1551:1551:1551) (1624:1624:1624))
        (PORT d[10] (1248:1248:1248) (1315:1315:1315))
        (PORT d[11] (1924:1924:1924) (2038:2038:2038))
        (PORT d[12] (1315:1315:1315) (1377:1377:1377))
        (PORT clk (1652:1652:1652) (1683:1683:1683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1859:1859:1859) (1945:1945:1945))
        (PORT d[1] (1727:1727:1727) (1804:1804:1804))
        (PORT d[2] (1759:1759:1759) (1824:1824:1824))
        (PORT d[3] (1802:1802:1802) (1885:1885:1885))
        (PORT d[4] (1731:1731:1731) (1791:1791:1791))
        (PORT d[5] (1779:1779:1779) (1858:1858:1858))
        (PORT d[6] (2307:2307:2307) (2372:2372:2372))
        (PORT d[7] (1838:1838:1838) (1917:1917:1917))
        (PORT d[8] (1779:1779:1779) (1847:1847:1847))
        (PORT d[9] (1938:1938:1938) (1974:1974:1974))
        (PORT d[10] (1762:1762:1762) (1822:1822:1822))
        (PORT d[11] (1870:1870:1870) (1947:1947:1947))
        (PORT d[12] (1990:1990:1990) (2050:2050:2050))
        (PORT clk (1625:1625:1625) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (PORT d[0] (1272:1272:1272) (1250:1250:1250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a36\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (769:769:769))
        (PORT datab (509:509:509) (501:501:501))
        (PORT datac (1373:1373:1373) (1366:1366:1366))
        (PORT datad (1578:1578:1578) (1546:1546:1546))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1139:1139:1139) (1121:1121:1121))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1905:1905:1905))
        (PORT d[1] (1879:1879:1879) (1994:1994:1994))
        (PORT d[2] (1907:1907:1907) (2020:2020:2020))
        (PORT d[3] (1911:1911:1911) (1985:1985:1985))
        (PORT d[4] (1759:1759:1759) (1829:1829:1829))
        (PORT d[5] (2018:2018:2018) (2125:2125:2125))
        (PORT d[6] (1609:1609:1609) (1637:1637:1637))
        (PORT d[7] (1379:1379:1379) (1434:1434:1434))
        (PORT d[8] (1664:1664:1664) (1727:1727:1727))
        (PORT d[9] (1938:1938:1938) (2000:2000:2000))
        (PORT d[10] (1714:1714:1714) (1808:1808:1808))
        (PORT d[11] (2234:2234:2234) (2319:2319:2319))
        (PORT d[12] (1125:1125:1125) (1152:1152:1152))
        (PORT clk (1642:1642:1642) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1227:1227:1227) (1260:1260:1260))
        (PORT d[1] (1321:1321:1321) (1415:1415:1415))
        (PORT d[2] (1917:1917:1917) (1943:1943:1943))
        (PORT d[3] (1609:1609:1609) (1716:1716:1716))
        (PORT d[4] (1960:1960:1960) (2024:2024:2024))
        (PORT d[5] (1184:1184:1184) (1229:1229:1229))
        (PORT d[6] (1563:1563:1563) (1642:1642:1642))
        (PORT d[7] (1317:1317:1317) (1402:1402:1402))
        (PORT d[8] (1148:1148:1148) (1201:1201:1201))
        (PORT d[9] (1394:1394:1394) (1441:1441:1441))
        (PORT d[10] (1200:1200:1200) (1235:1235:1235))
        (PORT d[11] (1653:1653:1653) (1720:1720:1720))
        (PORT d[12] (1141:1141:1141) (1178:1178:1178))
        (PORT clk (1614:1614:1614) (1603:1603:1603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1603:1603:1603))
        (PORT d[0] (1031:1031:1031) (982:982:982))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a20\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1413:1413:1413) (1392:1392:1392))
        (PORT clk (1639:1639:1639) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2106:2106:2106) (2242:2242:2242))
        (PORT d[1] (2070:2070:2070) (2168:2168:2168))
        (PORT d[2] (1943:1943:1943) (2087:2087:2087))
        (PORT d[3] (2216:2216:2216) (2278:2278:2278))
        (PORT d[4] (1187:1187:1187) (1242:1242:1242))
        (PORT d[5] (2245:2245:2245) (2344:2344:2344))
        (PORT d[6] (1358:1358:1358) (1390:1390:1390))
        (PORT d[7] (1434:1434:1434) (1509:1509:1509))
        (PORT d[8] (1414:1414:1414) (1473:1473:1473))
        (PORT d[9] (1956:1956:1956) (2015:2015:2015))
        (PORT d[10] (1152:1152:1152) (1204:1204:1204))
        (PORT d[11] (2506:2506:2506) (2602:2602:2602))
        (PORT d[12] (1287:1287:1287) (1329:1329:1329))
        (PORT clk (1636:1636:1636) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1639:1639:1639) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1782:1782:1782) (1832:1832:1832))
        (PORT d[1] (1611:1611:1611) (1729:1729:1729))
        (PORT d[2] (1920:1920:1920) (1954:1954:1954))
        (PORT d[3] (1626:1626:1626) (1727:1727:1727))
        (PORT d[4] (1884:1884:1884) (1942:1942:1942))
        (PORT d[5] (1743:1743:1743) (1800:1800:1800))
        (PORT d[6] (1720:1720:1720) (1786:1786:1786))
        (PORT d[7] (1733:1733:1733) (1797:1797:1797))
        (PORT d[8] (1617:1617:1617) (1689:1689:1689))
        (PORT d[9] (1670:1670:1670) (1728:1728:1728))
        (PORT d[10] (1713:1713:1713) (1752:1752:1752))
        (PORT d[11] (1622:1622:1622) (1665:1665:1665))
        (PORT d[12] (1672:1672:1672) (1709:1709:1709))
        (PORT clk (1609:1609:1609) (1597:1597:1597))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1597:1597:1597))
        (PORT d[0] (1380:1380:1380) (1367:1367:1367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a4\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1598:1598:1598))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~24\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (712:712:712) (767:767:767))
        (PORT datac (1046:1046:1046) (1016:1016:1016))
        (PORT datad (1189:1189:1189) (1156:1156:1156))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1416:1416:1416) (1369:1369:1369))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1925:1925:1925) (2045:2045:2045))
        (PORT d[1] (2105:2105:2105) (2236:2236:2236))
        (PORT d[2] (2191:2191:2191) (2317:2317:2317))
        (PORT d[3] (2454:2454:2454) (2540:2540:2540))
        (PORT d[4] (1456:1456:1456) (1503:1503:1503))
        (PORT d[5] (2346:2346:2346) (2454:2454:2454))
        (PORT d[6] (1099:1099:1099) (1118:1118:1118))
        (PORT d[7] (1707:1707:1707) (1794:1794:1794))
        (PORT d[8] (1133:1133:1133) (1179:1179:1179))
        (PORT d[9] (1723:1723:1723) (1790:1790:1790))
        (PORT d[10] (1412:1412:1412) (1454:1454:1454))
        (PORT d[11] (2785:2785:2785) (2869:2869:2869))
        (PORT d[12] (1518:1518:1518) (1568:1568:1568))
        (PORT clk (1642:1642:1642) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2183:2183:2183) (2198:2198:2198))
        (PORT d[1] (1600:1600:1600) (1694:1694:1694))
        (PORT d[2] (2286:2286:2286) (2341:2341:2341))
        (PORT d[3] (1635:1635:1635) (1747:1747:1747))
        (PORT d[4] (2154:2154:2154) (2223:2223:2223))
        (PORT d[5] (1709:1709:1709) (1766:1766:1766))
        (PORT d[6] (1934:1934:1934) (1974:1974:1974))
        (PORT d[7] (1822:1822:1822) (1898:1898:1898))
        (PORT d[8] (1886:1886:1886) (1963:1963:1963))
        (PORT d[9] (1660:1660:1660) (1732:1732:1732))
        (PORT d[10] (1757:1757:1757) (1800:1800:1800))
        (PORT d[11] (2111:2111:2111) (2167:2167:2167))
        (PORT d[12] (1700:1700:1700) (1760:1760:1760))
        (PORT clk (1614:1614:1614) (1603:1603:1603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1603:1603:1603))
        (PORT d[0] (1365:1365:1365) (1368:1368:1368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a28\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1100:1100:1100) (1098:1098:1098))
        (PORT clk (1643:1643:1643) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2501:2501:2501) (2635:2635:2635))
        (PORT d[1] (1771:1771:1771) (1880:1880:1880))
        (PORT d[2] (2280:2280:2280) (2446:2446:2446))
        (PORT d[3] (1586:1586:1586) (1701:1701:1701))
        (PORT d[4] (1240:1240:1240) (1286:1286:1286))
        (PORT d[5] (2546:2546:2546) (2625:2625:2625))
        (PORT d[6] (1013:1013:1013) (1070:1070:1070))
        (PORT d[7] (1286:1286:1286) (1354:1354:1354))
        (PORT d[8] (1283:1283:1283) (1342:1342:1342))
        (PORT d[9] (1827:1827:1827) (1883:1883:1883))
        (PORT d[10] (952:952:952) (995:995:995))
        (PORT d[11] (2652:2652:2652) (2686:2686:2686))
        (PORT d[12] (1006:1006:1006) (1047:1047:1047))
        (PORT clk (1640:1640:1640) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1643:1643:1643) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1284:1284:1284) (1341:1341:1341))
        (PORT d[1] (1750:1750:1750) (1792:1792:1792))
        (PORT d[2] (1218:1218:1218) (1278:1278:1278))
        (PORT d[3] (1268:1268:1268) (1330:1330:1330))
        (PORT d[4] (1212:1212:1212) (1265:1265:1265))
        (PORT d[5] (1470:1470:1470) (1514:1514:1514))
        (PORT d[6] (1226:1226:1226) (1292:1292:1292))
        (PORT d[7] (1323:1323:1323) (1388:1388:1388))
        (PORT d[8] (1510:1510:1510) (1573:1573:1573))
        (PORT d[9] (1256:1256:1256) (1314:1314:1314))
        (PORT d[10] (1526:1526:1526) (1574:1574:1574))
        (PORT d[11] (1864:1864:1864) (1944:1944:1944))
        (PORT d[12] (1742:1742:1742) (1811:1811:1811))
        (PORT clk (1614:1614:1614) (1601:1601:1601))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1601:1601:1601))
        (PORT d[0] (1001:1001:1001) (969:969:969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a12\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1602:1602:1602))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~23\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (713:713:713) (770:770:770))
        (PORT datac (1405:1405:1405) (1453:1453:1453))
        (PORT datad (1101:1101:1101) (1095:1095:1095))
        (IOPATH dataa combout (307:307:307) (306:306:306))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~25\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (355:355:355) (377:377:377))
        (PORT datab (607:607:607) (653:653:653))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[4\]\~30\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (223:223:223))
        (PORT datab (183:183:183) (217:217:217))
        (PORT datac (668:668:668) (724:724:724))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[8\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (226:226:226))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[8\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[8\]\~3\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (539:539:539) (542:542:542))
        (PORT datab (581:581:581) (601:601:601))
        (PORT datac (625:625:625) (681:681:681))
        (PORT datad (553:553:553) (538:538:538))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[9\]\~27\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (550:550:550) (553:553:553))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH dataa cout (376:376:376) (275:275:275))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1132:1132:1132) (1140:1140:1140))
        (PORT clk (1646:1646:1646) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1803:1803:1803) (1862:1862:1862))
        (PORT d[1] (1811:1811:1811) (1915:1915:1915))
        (PORT d[2] (1689:1689:1689) (1822:1822:1822))
        (PORT d[3] (1644:1644:1644) (1711:1711:1711))
        (PORT d[4] (1780:1780:1780) (1852:1852:1852))
        (PORT d[5] (2120:2120:2120) (2167:2167:2167))
        (PORT d[6] (1634:1634:1634) (1743:1743:1743))
        (PORT d[7] (1100:1100:1100) (1163:1163:1163))
        (PORT d[8] (1664:1664:1664) (1740:1740:1740))
        (PORT d[9] (1920:1920:1920) (1984:1984:1984))
        (PORT d[10] (1386:1386:1386) (1431:1431:1431))
        (PORT d[11] (2244:2244:2244) (2326:2326:2326))
        (PORT d[12] (1127:1127:1127) (1171:1171:1171))
        (PORT clk (1643:1643:1643) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1247:1247:1247) (1282:1282:1282))
        (PORT d[1] (1321:1321:1321) (1414:1414:1414))
        (PORT d[2] (1623:1623:1623) (1655:1655:1655))
        (PORT d[3] (1789:1789:1789) (1888:1888:1888))
        (PORT d[4] (1961:1961:1961) (2031:2031:2031))
        (PORT d[5] (1208:1208:1208) (1257:1257:1257))
        (PORT d[6] (1553:1553:1553) (1618:1618:1618))
        (PORT d[7] (1134:1134:1134) (1195:1195:1195))
        (PORT d[8] (1327:1327:1327) (1352:1352:1352))
        (PORT d[9] (1124:1124:1124) (1183:1183:1183))
        (PORT d[10] (1199:1199:1199) (1234:1234:1234))
        (PORT d[11] (1632:1632:1632) (1693:1693:1693))
        (PORT d[12] (1631:1631:1631) (1686:1686:1686))
        (PORT clk (1616:1616:1616) (1604:1604:1604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1604:1604:1604))
        (PORT d[0] (962:962:962) (932:932:932))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a53\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1218:1218:1218) (1197:1197:1197))
        (PORT clk (1644:1644:1644) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1871:1871:1871) (1974:1974:1974))
        (PORT d[1] (1796:1796:1796) (1914:1914:1914))
        (PORT d[2] (1919:1919:1919) (2050:2050:2050))
        (PORT d[3] (1932:1932:1932) (2010:2010:2010))
        (PORT d[4] (1753:1753:1753) (1822:1822:1822))
        (PORT d[5] (2661:2661:2661) (2742:2742:2742))
        (PORT d[6] (1661:1661:1661) (1702:1702:1702))
        (PORT d[7] (1410:1410:1410) (1480:1480:1480))
        (PORT d[8] (1384:1384:1384) (1448:1448:1448))
        (PORT d[9] (1697:1697:1697) (1771:1771:1771))
        (PORT d[10] (1068:1068:1068) (1099:1099:1099))
        (PORT d[11] (2242:2242:2242) (2328:2328:2328))
        (PORT d[12] (1111:1111:1111) (1142:1142:1142))
        (PORT clk (1641:1641:1641) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1514:1514:1514) (1548:1548:1548))
        (PORT d[1] (1596:1596:1596) (1706:1706:1706))
        (PORT d[2] (1655:1655:1655) (1686:1686:1686))
        (PORT d[3] (1879:1879:1879) (1970:1970:1970))
        (PORT d[4] (1957:1957:1957) (2024:2024:2024))
        (PORT d[5] (1448:1448:1448) (1502:1502:1502))
        (PORT d[6] (1445:1445:1445) (1503:1503:1503))
        (PORT d[7] (1401:1401:1401) (1461:1461:1461))
        (PORT d[8] (1394:1394:1394) (1428:1428:1428))
        (PORT d[9] (1392:1392:1392) (1426:1426:1426))
        (PORT d[10] (1758:1758:1758) (1817:1817:1817))
        (PORT d[11] (1653:1653:1653) (1706:1706:1706))
        (PORT d[12] (1382:1382:1382) (1413:1413:1413))
        (PORT clk (1613:1613:1613) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1602:1602:1602))
        (PORT d[0] (1203:1203:1203) (1133:1133:1133))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a61\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (818:818:818) (858:858:858))
        (PORT datab (835:835:835) (861:861:861))
        (PORT datac (980:980:980) (959:959:959))
        (PORT datad (965:965:965) (944:944:944))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~19\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (873:873:873) (887:887:887))
        (PORT datac (232:232:232) (311:311:311))
        (IOPATH datab combout (308:308:308) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (909:909:909) (916:916:916))
        (PORT clk (1652:1652:1652) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2065:2065:2065) (2171:2171:2171))
        (PORT d[1] (1591:1591:1591) (1681:1681:1681))
        (PORT d[2] (1629:1629:1629) (1752:1752:1752))
        (PORT d[3] (1314:1314:1314) (1418:1418:1418))
        (PORT d[4] (1534:1534:1534) (1584:1584:1584))
        (PORT d[5] (2249:2249:2249) (2348:2348:2348))
        (PORT d[6] (1291:1291:1291) (1356:1356:1356))
        (PORT d[7] (1252:1252:1252) (1310:1310:1310))
        (PORT d[8] (1545:1545:1545) (1607:1607:1607))
        (PORT d[9] (1782:1782:1782) (1859:1859:1859))
        (PORT d[10] (1036:1036:1036) (1083:1083:1083))
        (PORT d[11] (2123:2123:2123) (2220:2220:2220))
        (PORT d[12] (1003:1003:1003) (1054:1054:1054))
        (PORT clk (1649:1649:1649) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1335:1335:1335))
        (PORT d[1] (1227:1227:1227) (1292:1292:1292))
        (PORT d[2] (1175:1175:1175) (1224:1224:1224))
        (PORT d[3] (1255:1255:1255) (1304:1304:1304))
        (PORT d[4] (1489:1489:1489) (1539:1539:1539))
        (PORT d[5] (1266:1266:1266) (1322:1322:1322))
        (PORT d[6] (1208:1208:1208) (1261:1261:1261))
        (PORT d[7] (1289:1289:1289) (1357:1357:1357))
        (PORT d[8] (1232:1232:1232) (1293:1293:1293))
        (PORT d[9] (1267:1267:1267) (1310:1310:1310))
        (PORT d[10] (1226:1226:1226) (1289:1289:1289))
        (PORT d[11] (1464:1464:1464) (1484:1484:1484))
        (PORT d[12] (1220:1220:1220) (1272:1272:1272))
        (PORT clk (1621:1621:1621) (1610:1610:1610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1610:1610:1610))
        (PORT d[0] (1133:1133:1133) (1076:1076:1076))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a45\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1200:1200:1200) (1190:1190:1190))
        (PORT clk (1649:1649:1649) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2332:2332:2332) (2438:2438:2438))
        (PORT d[1] (1603:1603:1603) (1702:1702:1702))
        (PORT d[2] (2013:2013:2013) (2173:2173:2173))
        (PORT d[3] (1316:1316:1316) (1415:1415:1415))
        (PORT d[4] (1493:1493:1493) (1548:1548:1548))
        (PORT d[5] (2253:2253:2253) (2348:2348:2348))
        (PORT d[6] (1326:1326:1326) (1390:1390:1390))
        (PORT d[7] (1255:1255:1255) (1322:1322:1322))
        (PORT d[8] (1247:1247:1247) (1301:1301:1301))
        (PORT d[9] (1799:1799:1799) (1884:1884:1884))
        (PORT d[10] (1225:1225:1225) (1266:1266:1266))
        (PORT d[11] (2062:2062:2062) (2157:2157:2157))
        (PORT d[12] (735:735:735) (762:762:762))
        (PORT clk (1646:1646:1646) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1650:1650:1650) (1680:1680:1680))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1278:1278:1278) (1332:1332:1332))
        (PORT d[1] (1293:1293:1293) (1362:1362:1362))
        (PORT d[2] (1448:1448:1448) (1511:1511:1511))
        (PORT d[3] (1223:1223:1223) (1280:1280:1280))
        (PORT d[4] (1220:1220:1220) (1267:1267:1267))
        (PORT d[5] (1245:1245:1245) (1307:1307:1307))
        (PORT d[6] (1216:1216:1216) (1270:1270:1270))
        (PORT d[7] (1317:1317:1317) (1381:1381:1381))
        (PORT d[8] (1269:1269:1269) (1329:1329:1329))
        (PORT d[9] (1201:1201:1201) (1258:1258:1258))
        (PORT d[10] (1246:1246:1246) (1301:1301:1301))
        (PORT d[11] (1554:1554:1554) (1628:1628:1628))
        (PORT d[12] (1254:1254:1254) (1312:1312:1312))
        (PORT clk (1619:1619:1619) (1607:1607:1607))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1607:1607:1607))
        (PORT d[0] (1000:1000:1000) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a37\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1608:1608:1608))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~21\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (819:819:819) (854:854:854))
        (PORT datab (902:902:902) (891:891:891))
        (PORT datac (628:628:628) (658:658:658))
        (PORT datad (1135:1135:1135) (1123:1123:1123))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (662:662:662) (663:663:663))
        (PORT clk (1655:1655:1655) (1685:1685:1685))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1801:1801:1801) (1897:1897:1897))
        (PORT d[1] (1580:1580:1580) (1692:1692:1692))
        (PORT d[2] (1577:1577:1577) (1697:1697:1697))
        (PORT d[3] (991:991:991) (1058:1058:1058))
        (PORT d[4] (1792:1792:1792) (1862:1862:1862))
        (PORT d[5] (1968:1968:1968) (2051:2051:2051))
        (PORT d[6] (1599:1599:1599) (1679:1679:1679))
        (PORT d[7] (673:673:673) (722:722:722))
        (PORT d[8] (1815:1815:1815) (1888:1888:1888))
        (PORT d[9] (1758:1758:1758) (1822:1822:1822))
        (PORT d[10] (1331:1331:1331) (1401:1401:1401))
        (PORT d[11] (2411:2411:2411) (2464:2464:2464))
        (PORT d[12] (1284:1284:1284) (1344:1344:1344))
        (PORT clk (1652:1652:1652) (1683:1683:1683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1686:1686:1686))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1040:1040:1040))
        (PORT d[1] (1189:1189:1189) (1245:1245:1245))
        (PORT d[2] (1196:1196:1196) (1245:1245:1245))
        (PORT d[3] (976:976:976) (1012:1012:1012))
        (PORT d[4] (1288:1288:1288) (1351:1351:1351))
        (PORT d[5] (991:991:991) (1034:1034:1034))
        (PORT d[6] (993:993:993) (1042:1042:1042))
        (PORT d[7] (1033:1033:1033) (1085:1085:1085))
        (PORT d[8] (1144:1144:1144) (1167:1167:1167))
        (PORT d[9] (971:971:971) (1009:1009:1009))
        (PORT d[10] (1005:1005:1005) (1054:1054:1054))
        (PORT d[11] (1742:1742:1742) (1783:1783:1783))
        (PORT d[12] (956:956:956) (998:998:998))
        (PORT clk (1625:1625:1625) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (PORT d[0] (781:781:781) (733:733:733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a29\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1153:1153:1153) (1115:1115:1115))
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1824:1824:1824) (1873:1873:1873))
        (PORT d[1] (1602:1602:1602) (1728:1728:1728))
        (PORT d[2] (1887:1887:1887) (2005:2005:2005))
        (PORT d[3] (1621:1621:1621) (1689:1689:1689))
        (PORT d[4] (1752:1752:1752) (1834:1834:1834))
        (PORT d[5] (2144:2144:2144) (2195:2195:2195))
        (PORT d[6] (1901:1901:1901) (1954:1954:1954))
        (PORT d[7] (1393:1393:1393) (1418:1418:1418))
        (PORT d[8] (1657:1657:1657) (1729:1729:1729))
        (PORT d[9] (1894:1894:1894) (1954:1954:1954))
        (PORT d[10] (1366:1366:1366) (1410:1410:1410))
        (PORT d[11] (1978:1978:1978) (2057:2057:2057))
        (PORT d[12] (1153:1153:1153) (1201:1201:1201))
        (PORT clk (1644:1644:1644) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1235:1235:1235) (1267:1267:1267))
        (PORT d[1] (1323:1323:1323) (1406:1406:1406))
        (PORT d[2] (1652:1652:1652) (1674:1674:1674))
        (PORT d[3] (1622:1622:1622) (1718:1718:1718))
        (PORT d[4] (1349:1349:1349) (1368:1368:1368))
        (PORT d[5] (1162:1162:1162) (1198:1198:1198))
        (PORT d[6] (1491:1491:1491) (1546:1546:1546))
        (PORT d[7] (1156:1156:1156) (1217:1217:1217))
        (PORT d[8] (1110:1110:1110) (1146:1146:1146))
        (PORT d[9] (1129:1129:1129) (1162:1162:1162))
        (PORT d[10] (1196:1196:1196) (1228:1228:1228))
        (PORT d[11] (1739:1739:1739) (1795:1795:1795))
        (PORT d[12] (1481:1481:1481) (1555:1555:1555))
        (PORT clk (1617:1617:1617) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1605:1605:1605))
        (PORT d[0] (1018:1018:1018) (969:969:969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a21\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~16\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (821:821:821) (853:853:853))
        (PORT datab (838:838:838) (865:865:865))
        (PORT datac (612:612:612) (596:596:596))
        (PORT datad (993:993:993) (956:956:956))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (944:944:944) (945:945:945))
        (PORT clk (1655:1655:1655) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1742:1742:1742) (1828:1828:1828))
        (PORT d[1] (1365:1365:1365) (1467:1467:1467))
        (PORT d[2] (1650:1650:1650) (1759:1759:1759))
        (PORT d[3] (985:985:985) (1040:1040:1040))
        (PORT d[4] (2093:2093:2093) (2174:2174:2174))
        (PORT d[5] (2019:2019:2019) (2083:2083:2083))
        (PORT d[6] (1902:1902:1902) (1998:1998:1998))
        (PORT d[7] (937:937:937) (999:999:999))
        (PORT d[8] (1831:1831:1831) (1926:1926:1926))
        (PORT d[9] (1528:1528:1528) (1606:1606:1606))
        (PORT d[10] (1293:1293:1293) (1367:1367:1367))
        (PORT d[11] (1624:1624:1624) (1719:1719:1719))
        (PORT d[12] (1310:1310:1310) (1376:1376:1376))
        (PORT clk (1652:1652:1652) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (973:973:973) (1012:1012:1012))
        (PORT d[1] (998:998:998) (1051:1051:1051))
        (PORT d[2] (1232:1232:1232) (1300:1300:1300))
        (PORT d[3] (945:945:945) (989:989:989))
        (PORT d[4] (1021:1021:1021) (1074:1074:1074))
        (PORT d[5] (1247:1247:1247) (1278:1278:1278))
        (PORT d[6] (1219:1219:1219) (1268:1268:1268))
        (PORT d[7] (1182:1182:1182) (1203:1203:1203))
        (PORT d[8] (976:976:976) (1023:1023:1023))
        (PORT d[9] (1254:1254:1254) (1308:1308:1308))
        (PORT d[10] (1243:1243:1243) (1295:1295:1295))
        (PORT d[11] (997:997:997) (1052:1052:1052))
        (PORT d[12] (949:949:949) (988:988:988))
        (PORT clk (1624:1624:1624) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1613:1613:1613))
        (PORT d[0] (790:790:790) (752:752:752))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a5\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1179:1179:1179) (1187:1187:1187))
        (PORT clk (1647:1647:1647) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2324:2324:2324) (2433:2433:2433))
        (PORT d[1] (1843:1843:1843) (1939:1939:1939))
        (PORT d[2] (2008:2008:2008) (2176:2176:2176))
        (PORT d[3] (1300:1300:1300) (1405:1405:1405))
        (PORT d[4] (1241:1241:1241) (1303:1303:1303))
        (PORT d[5] (2275:2275:2275) (2380:2380:2380))
        (PORT d[6] (1315:1315:1315) (1383:1383:1383))
        (PORT d[7] (1252:1252:1252) (1326:1326:1326))
        (PORT d[8] (1265:1265:1265) (1326:1326:1326))
        (PORT d[9] (1534:1534:1534) (1618:1618:1618))
        (PORT d[10] (698:698:698) (741:741:741))
        (PORT d[11] (1916:1916:1916) (2033:2033:2033))
        (PORT d[12] (750:750:750) (782:782:782))
        (PORT clk (1644:1644:1644) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1290:1290:1290) (1343:1343:1343))
        (PORT d[1] (1233:1233:1233) (1295:1295:1295))
        (PORT d[2] (1441:1441:1441) (1491:1491:1491))
        (PORT d[3] (1245:1245:1245) (1294:1294:1294))
        (PORT d[4] (1221:1221:1221) (1279:1279:1279))
        (PORT d[5] (1406:1406:1406) (1448:1448:1448))
        (PORT d[6] (1246:1246:1246) (1302:1302:1302))
        (PORT d[7] (1317:1317:1317) (1382:1382:1382))
        (PORT d[8] (1244:1244:1244) (1302:1302:1302))
        (PORT d[9] (1397:1397:1397) (1424:1424:1424))
        (PORT d[10] (1271:1271:1271) (1333:1333:1333))
        (PORT d[11] (1788:1788:1788) (1860:1860:1860))
        (PORT d[12] (1284:1284:1284) (1346:1346:1346))
        (PORT clk (1616:1616:1616) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1605:1605:1605))
        (PORT d[0] (1000:1000:1000) (968:968:968))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a13\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (820:820:820) (852:852:852))
        (PORT datab (889:889:889) (895:895:895))
        (PORT datac (625:625:625) (655:655:655))
        (PORT datad (1079:1079:1079) (1064:1064:1064))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (186:186:186) (224:224:224))
        (PORT datab (202:202:202) (237:237:237))
        (PORT datac (686:686:686) (747:747:747))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[5\]\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (185:185:185) (222:222:222))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (161:161:161) (183:183:183))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (308:308:308) (324:324:324))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[9\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (195:195:195) (227:227:227))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[9\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[9\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (538:538:538) (543:543:543))
        (PORT datab (524:524:524) (555:555:555))
        (PORT datac (615:615:615) (666:666:666))
        (PORT datad (553:553:553) (539:539:539))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[10\]\~29\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (383:383:383) (388:388:388))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datab cout (385:385:385) (280:280:280))
        (IOPATH datad combout (119:119:119) (106:106:106))
        (IOPATH cin combout (408:408:408) (387:387:387))
        (IOPATH cin cout (50:50:50) (50:50:50))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (914:914:914) (907:907:907))
        (PORT clk (1653:1653:1653) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1485:1485:1485) (1563:1563:1563))
        (PORT d[1] (1590:1590:1590) (1701:1701:1701))
        (PORT d[2] (1333:1333:1333) (1400:1400:1400))
        (PORT d[3] (724:724:724) (778:778:778))
        (PORT d[4] (2115:2115:2115) (2242:2242:2242))
        (PORT d[5] (1554:1554:1554) (1638:1638:1638))
        (PORT d[6] (2176:2176:2176) (2280:2280:2280))
        (PORT d[7] (1212:1212:1212) (1277:1277:1277))
        (PORT d[8] (1978:1978:1978) (2044:2044:2044))
        (PORT d[9] (1764:1764:1764) (1825:1825:1825))
        (PORT d[10] (1553:1553:1553) (1630:1630:1630))
        (PORT d[11] (1875:1875:1875) (1971:1971:1971))
        (PORT d[12] (1282:1282:1282) (1359:1359:1359))
        (PORT clk (1650:1650:1650) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1324:1324:1324) (1384:1384:1384))
        (PORT d[1] (1269:1269:1269) (1335:1335:1335))
        (PORT d[2] (1504:1504:1504) (1576:1576:1576))
        (PORT d[3] (1226:1226:1226) (1277:1277:1277))
        (PORT d[4] (1295:1295:1295) (1363:1363:1363))
        (PORT d[5] (1480:1480:1480) (1495:1495:1495))
        (PORT d[6] (1415:1415:1415) (1448:1448:1448))
        (PORT d[7] (1282:1282:1282) (1332:1332:1332))
        (PORT d[8] (1508:1508:1508) (1575:1575:1575))
        (PORT d[9] (1275:1275:1275) (1334:1334:1334))
        (PORT d[10] (1814:1814:1814) (1895:1895:1895))
        (PORT d[11] (1260:1260:1260) (1322:1322:1322))
        (PORT d[12] (1268:1268:1268) (1328:1328:1328))
        (PORT clk (1622:1622:1622) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1611:1611:1611))
        (PORT d[0] (1034:1034:1034) (999:999:999))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a38\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1131:1131:1131) (1127:1127:1127))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1707:1707:1707) (1782:1782:1782))
        (PORT d[1] (1708:1708:1708) (1788:1788:1788))
        (PORT d[2] (1663:1663:1663) (1792:1792:1792))
        (PORT d[3] (1125:1125:1125) (1169:1169:1169))
        (PORT d[4] (2355:2355:2355) (2458:2458:2458))
        (PORT d[5] (1582:1582:1582) (1611:1611:1611))
        (PORT d[6] (2453:2453:2453) (2534:2534:2534))
        (PORT d[7] (1384:1384:1384) (1437:1437:1437))
        (PORT d[8] (2200:2200:2200) (2296:2296:2296))
        (PORT d[9] (1664:1664:1664) (1716:1716:1716))
        (PORT d[10] (1716:1716:1716) (1819:1819:1819))
        (PORT d[11] (1707:1707:1707) (1764:1764:1764))
        (PORT d[12] (1731:1731:1731) (1799:1799:1799))
        (PORT clk (1642:1642:1642) (1672:1672:1672))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1700:1700:1700) (1710:1710:1710))
        (PORT d[1] (1591:1591:1591) (1695:1695:1695))
        (PORT d[2] (1949:1949:1949) (1990:1990:1990))
        (PORT d[3] (1617:1617:1617) (1713:1713:1713))
        (PORT d[4] (1730:1730:1730) (1784:1784:1784))
        (PORT d[5] (1482:1482:1482) (1547:1547:1547))
        (PORT d[6] (1528:1528:1528) (1597:1597:1597))
        (PORT d[7] (1663:1663:1663) (1722:1722:1722))
        (PORT d[8] (1653:1653:1653) (1713:1713:1713))
        (PORT d[9] (1701:1701:1701) (1778:1778:1778))
        (PORT d[10] (1520:1520:1520) (1570:1570:1570))
        (PORT d[11] (1693:1693:1693) (1742:1742:1742))
        (PORT d[12] (1460:1460:1460) (1538:1538:1538))
        (PORT clk (1614:1614:1614) (1603:1603:1603))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1603:1603:1603))
        (PORT d[0] (1276:1276:1276) (1265:1265:1265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a54\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1604:1604:1604))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (591:591:591) (610:610:610))
        (PORT datab (1196:1196:1196) (1230:1230:1230))
        (PORT datac (574:574:574) (558:558:558))
        (PORT datad (698:698:698) (673:673:673))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (923:923:923) (906:906:906))
        (PORT clk (1654:1654:1654) (1683:1683:1683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1530:1530:1530) (1607:1607:1607))
        (PORT d[1] (1320:1320:1320) (1415:1415:1415))
        (PORT d[2] (1322:1322:1322) (1392:1392:1392))
        (PORT d[3] (656:656:656) (694:694:694))
        (PORT d[4] (2105:2105:2105) (2192:2192:2192))
        (PORT d[5] (1697:1697:1697) (1770:1770:1770))
        (PORT d[6] (1294:1294:1294) (1377:1377:1377))
        (PORT d[7] (1218:1218:1218) (1266:1266:1266))
        (PORT d[8] (2123:2123:2123) (2230:2230:2230))
        (PORT d[9] (1217:1217:1217) (1279:1279:1279))
        (PORT d[10] (1398:1398:1398) (1451:1451:1451))
        (PORT d[11] (1625:1625:1625) (1726:1726:1726))
        (PORT d[12] (1534:1534:1534) (1597:1597:1597))
        (PORT clk (1651:1651:1651) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (988:988:988) (1033:1033:1033))
        (PORT d[1] (991:991:991) (1048:1048:1048))
        (PORT d[2] (1481:1481:1481) (1555:1555:1555))
        (PORT d[3] (980:980:980) (1031:1031:1031))
        (PORT d[4] (1006:1006:1006) (1063:1063:1063))
        (PORT d[5] (1201:1201:1201) (1245:1245:1245))
        (PORT d[6] (1394:1394:1394) (1427:1427:1427))
        (PORT d[7] (1522:1522:1522) (1592:1592:1592))
        (PORT d[8] (1482:1482:1482) (1543:1543:1543))
        (PORT d[9] (1538:1538:1538) (1584:1584:1584))
        (PORT d[10] (1469:1469:1469) (1520:1520:1520))
        (PORT d[11] (1399:1399:1399) (1435:1435:1435))
        (PORT d[12] (961:961:961) (1021:1021:1021))
        (PORT clk (1623:1623:1623) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1612:1612:1612))
        (PORT d[0] (943:943:943) (910:910:910))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a6\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1196:1196:1196) (1194:1194:1194))
        (PORT clk (1647:1647:1647) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1552:1552:1552) (1635:1635:1635))
        (PORT d[1] (1828:1828:1828) (1948:1948:1948))
        (PORT d[2] (1659:1659:1659) (1777:1777:1777))
        (PORT d[3] (1372:1372:1372) (1415:1415:1415))
        (PORT d[4] (2298:2298:2298) (2387:2387:2387))
        (PORT d[5] (1865:1865:1865) (1898:1898:1898))
        (PORT d[6] (2193:2193:2193) (2266:2266:2266))
        (PORT d[7] (1097:1097:1097) (1148:1148:1148))
        (PORT d[8] (1937:1937:1937) (2023:2023:2023))
        (PORT d[9] (1590:1590:1590) (1611:1611:1611))
        (PORT d[10] (1639:1639:1639) (1693:1693:1693))
        (PORT d[11] (1955:1955:1955) (2015:2015:2015))
        (PORT d[12] (1436:1436:1436) (1496:1496:1496))
        (PORT clk (1644:1644:1644) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1437:1437:1437) (1464:1464:1464))
        (PORT d[1] (1304:1304:1304) (1408:1408:1408))
        (PORT d[2] (1647:1647:1647) (1680:1680:1680))
        (PORT d[3] (1341:1341:1341) (1425:1425:1425))
        (PORT d[4] (1753:1753:1753) (1816:1816:1816))
        (PORT d[5] (1198:1198:1198) (1252:1252:1252))
        (PORT d[6] (1272:1272:1272) (1326:1326:1326))
        (PORT d[7] (1393:1393:1393) (1457:1457:1457))
        (PORT d[8] (1348:1348:1348) (1386:1386:1386))
        (PORT d[9] (1125:1125:1125) (1161:1161:1161))
        (PORT d[10] (1218:1218:1218) (1262:1262:1262))
        (PORT d[11] (1190:1190:1190) (1233:1233:1233))
        (PORT d[12] (1169:1169:1169) (1230:1230:1230))
        (PORT clk (1616:1616:1616) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1605:1605:1605))
        (PORT d[0] (969:969:969) (907:907:907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a22\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (718:718:718) (815:815:815))
        (PORT datac (785:785:785) (762:762:762))
        (PORT datad (993:993:993) (972:972:972))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (946:946:946) (936:936:936))
        (PORT clk (1651:1651:1651) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1479:1479:1479) (1524:1524:1524))
        (PORT d[1] (1352:1352:1352) (1456:1456:1456))
        (PORT d[2] (1352:1352:1352) (1428:1428:1428))
        (PORT d[3] (916:916:916) (943:943:943))
        (PORT d[4] (2403:2403:2403) (2527:2527:2527))
        (PORT d[5] (1454:1454:1454) (1533:1533:1533))
        (PORT d[6] (2160:2160:2160) (2265:2265:2265))
        (PORT d[7] (1238:1238:1238) (1309:1309:1309))
        (PORT d[8] (2134:2134:2134) (2245:2245:2245))
        (PORT d[9] (1545:1545:1545) (1618:1618:1618))
        (PORT d[10] (1719:1719:1719) (1807:1807:1807))
        (PORT d[11] (1922:1922:1922) (1979:1979:1979))
        (PORT d[12] (1533:1533:1533) (1596:1596:1596))
        (PORT clk (1648:1648:1648) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1651:1651:1651) (1680:1680:1680))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1681:1681:1681))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1318:1318:1318) (1380:1380:1380))
        (PORT d[1] (1299:1299:1299) (1361:1361:1361))
        (PORT d[2] (1464:1464:1464) (1540:1540:1540))
        (PORT d[3] (1255:1255:1255) (1318:1318:1318))
        (PORT d[4] (1271:1271:1271) (1334:1334:1334))
        (PORT d[5] (1263:1263:1263) (1315:1315:1315))
        (PORT d[6] (1479:1479:1479) (1535:1535:1535))
        (PORT d[7] (1255:1255:1255) (1316:1316:1316))
        (PORT d[8] (1289:1289:1289) (1353:1353:1353))
        (PORT d[9] (1313:1313:1313) (1386:1386:1386))
        (PORT d[10] (1829:1829:1829) (1919:1919:1919))
        (PORT d[11] (1233:1233:1233) (1303:1303:1303))
        (PORT d[12] (1298:1298:1298) (1372:1372:1372))
        (PORT clk (1620:1620:1620) (1609:1609:1609))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1620:1620:1620) (1609:1609:1609))
        (PORT d[0] (1019:1019:1019) (994:994:994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a14\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1610:1610:1610))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1185:1185:1185) (1193:1193:1193))
        (PORT clk (1640:1640:1640) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1465:1465:1465) (1540:1540:1540))
        (PORT d[1] (1526:1526:1526) (1583:1583:1583))
        (PORT d[2] (1662:1662:1662) (1778:1778:1778))
        (PORT d[3] (1391:1391:1391) (1437:1437:1437))
        (PORT d[4] (2787:2787:2787) (2954:2954:2954))
        (PORT d[5] (1870:1870:1870) (1921:1921:1921))
        (PORT d[6] (1870:1870:1870) (1997:1997:1997))
        (PORT d[7] (1414:1414:1414) (1480:1480:1480))
        (PORT d[8] (2213:2213:2213) (2310:2310:2310))
        (PORT d[9] (1603:1603:1603) (1656:1656:1656))
        (PORT d[10] (1758:1758:1758) (1861:1861:1861))
        (PORT d[11] (1658:1658:1658) (1705:1705:1705))
        (PORT d[12] (1440:1440:1440) (1501:1501:1501))
        (PORT clk (1637:1637:1637) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1752:1752:1752) (1785:1785:1785))
        (PORT d[1] (1865:1865:1865) (1969:1969:1969))
        (PORT d[2] (2210:2210:2210) (2253:2253:2253))
        (PORT d[3] (1500:1500:1500) (1573:1573:1573))
        (PORT d[4] (1667:1667:1667) (1707:1707:1707))
        (PORT d[5] (1478:1478:1478) (1545:1545:1545))
        (PORT d[6] (1858:1858:1858) (1942:1942:1942))
        (PORT d[7] (1701:1701:1701) (1772:1772:1772))
        (PORT d[8] (1666:1666:1666) (1738:1738:1738))
        (PORT d[9] (1392:1392:1392) (1463:1463:1463))
        (PORT d[10] (1530:1530:1530) (1591:1591:1591))
        (PORT d[11] (1710:1710:1710) (1754:1754:1754))
        (PORT d[12] (1723:1723:1723) (1809:1809:1809))
        (PORT clk (1611:1611:1611) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1598:1598:1598))
        (PORT d[0] (1259:1259:1259) (1231:1231:1231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1599:1599:1599))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1599:1599:1599))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a30\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1599:1599:1599))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~9\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (813:813:813))
        (PORT datac (865:865:865) (874:874:874))
        (PORT datad (1011:1011:1011) (973:973:973))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (860:860:860) (913:913:913))
        (PORT datab (655:655:655) (722:722:722))
        (PORT datac (156:156:156) (187:187:187))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (299:299:299) (304:304:304))
        (IOPATH datab combout (300:300:300) (312:312:312))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1101:1101:1101) (1061:1061:1061))
        (PORT clk (1655:1655:1655) (1683:1683:1683))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1843:1843:1843))
        (PORT d[1] (1566:1566:1566) (1678:1678:1678))
        (PORT d[2] (1295:1295:1295) (1370:1370:1370))
        (PORT d[3] (721:721:721) (773:773:773))
        (PORT d[4] (2084:2084:2084) (2168:2168:2168))
        (PORT d[5] (1804:1804:1804) (1892:1892:1892))
        (PORT d[6] (1889:1889:1889) (1986:1986:1986))
        (PORT d[7] (951:951:951) (1020:1020:1020))
        (PORT d[8] (2107:2107:2107) (2197:2197:2197))
        (PORT d[9] (1540:1540:1540) (1600:1600:1600))
        (PORT d[10] (1694:1694:1694) (1741:1741:1741))
        (PORT d[11] (1833:1833:1833) (1923:1923:1923))
        (PORT d[12] (1565:1565:1565) (1643:1643:1643))
        (PORT clk (1652:1652:1652) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1656:1656:1656) (1684:1684:1684))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1008:1008:1008) (1054:1054:1054))
        (PORT d[1] (1010:1010:1010) (1069:1069:1069))
        (PORT d[2] (1472:1472:1472) (1533:1533:1533))
        (PORT d[3] (972:972:972) (1031:1031:1031))
        (PORT d[4] (1030:1030:1030) (1094:1094:1094))
        (PORT d[5] (1189:1189:1189) (1226:1226:1226))
        (PORT d[6] (1193:1193:1193) (1242:1242:1242))
        (PORT d[7] (1518:1518:1518) (1589:1589:1589))
        (PORT d[8] (1020:1020:1020) (1074:1074:1074))
        (PORT d[9] (990:990:990) (1055:1055:1055))
        (PORT d[10] (1498:1498:1498) (1547:1547:1547))
        (PORT d[11] (990:990:990) (1046:1046:1046))
        (PORT d[12] (957:957:957) (1009:1009:1009))
        (PORT clk (1623:1623:1623) (1613:1613:1613))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1613:1613:1613))
        (PORT d[0] (955:955:955) (904:904:904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a46\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1614:1614:1614))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (926:926:926) (916:916:916))
        (PORT clk (1648:1648:1648) (1678:1678:1678))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1245:1245:1245) (1313:1313:1313))
        (PORT d[1] (1241:1241:1241) (1298:1298:1298))
        (PORT d[2] (1029:1029:1029) (1094:1094:1094))
        (PORT d[3] (719:719:719) (784:784:784))
        (PORT d[4] (2137:2137:2137) (2259:2259:2259))
        (PORT d[5] (1450:1450:1450) (1528:1528:1528))
        (PORT d[6] (2161:2161:2161) (2266:2266:2266))
        (PORT d[7] (1230:1230:1230) (1292:1292:1292))
        (PORT d[8] (2398:2398:2398) (2507:2507:2507))
        (PORT d[9] (1545:1545:1545) (1617:1617:1617))
        (PORT d[10] (1428:1428:1428) (1477:1477:1477))
        (PORT d[11] (1933:1933:1933) (1987:1987:1987))
        (PORT d[12] (1289:1289:1289) (1358:1358:1358))
        (PORT clk (1645:1645:1645) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1679:1679:1679))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1679:1679:1679))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1679:1679:1679))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1679:1679:1679))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1319:1319:1319) (1381:1381:1381))
        (PORT d[1] (1216:1216:1216) (1270:1270:1270))
        (PORT d[2] (1979:1979:1979) (2086:2086:2086))
        (PORT d[3] (1255:1255:1255) (1326:1326:1326))
        (PORT d[4] (1311:1311:1311) (1391:1391:1391))
        (PORT d[5] (1783:1783:1783) (1840:1840:1840))
        (PORT d[6] (1447:1447:1447) (1492:1492:1492))
        (PORT d[7] (1234:1234:1234) (1310:1310:1310))
        (PORT d[8] (1300:1300:1300) (1368:1368:1368))
        (PORT d[9] (1266:1266:1266) (1344:1344:1344))
        (PORT d[10] (1815:1815:1815) (1891:1891:1891))
        (PORT d[11] (1256:1256:1256) (1324:1324:1324))
        (PORT d[12] (1280:1280:1280) (1354:1354:1354))
        (PORT clk (1618:1618:1618) (1606:1606:1606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (PORT d[0] (990:990:990) (956:956:956))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a62\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1619:1619:1619) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~13\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (785:785:785) (806:806:806))
        (PORT datab (886:886:886) (948:948:948))
        (PORT datac (577:577:577) (566:566:566))
        (PORT datad (846:846:846) (840:840:840))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[6\]\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (593:593:593))
        (PORT datab (220:220:220) (254:254:254))
        (PORT datac (559:559:559) (556:556:556))
        (PORT datad (490:490:490) (469:469:469))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (220:220:220) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[10\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (218:218:218))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[10\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1365:1365:1365) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1387:1387:1387) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[10\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (639:639:639) (676:676:676))
        (PORT datab (222:222:222) (262:262:262))
        (PORT datac (510:510:510) (529:529:529))
        (PORT datad (218:218:218) (254:254:254))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst4\|valor_interno\[11\]\~31\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (968:968:968) (978:978:978))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH cin combout (408:408:408) (387:387:387))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1681:1681:1681) (1700:1700:1700))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (873:873:873) (876:876:876))
        (PORT clk (1648:1648:1648) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1265:1265:1265) (1333:1333:1333))
        (PORT d[1] (1280:1280:1280) (1324:1324:1324))
        (PORT d[2] (1036:1036:1036) (1097:1097:1097))
        (PORT d[3] (719:719:719) (785:785:785))
        (PORT d[4] (2121:2121:2121) (2243:2243:2243))
        (PORT d[5] (1442:1442:1442) (1511:1511:1511))
        (PORT d[6] (1568:1568:1568) (1658:1658:1658))
        (PORT d[7] (1482:1482:1482) (1550:1550:1550))
        (PORT d[8] (2392:2392:2392) (2493:2493:2493))
        (PORT d[9] (1527:1527:1527) (1596:1596:1596))
        (PORT d[10] (1709:1709:1709) (1782:1782:1782))
        (PORT d[11] (1933:1933:1933) (1974:1974:1974))
        (PORT d[12] (1543:1543:1543) (1621:1621:1621))
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1649:1649:1649) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1601:1601:1601) (1672:1672:1672))
        (PORT d[1] (1227:1227:1227) (1286:1286:1286))
        (PORT d[2] (2020:2020:2020) (2119:2119:2119))
        (PORT d[3] (1262:1262:1262) (1327:1327:1327))
        (PORT d[4] (1266:1266:1266) (1335:1335:1335))
        (PORT d[5] (1582:1582:1582) (1651:1651:1651))
        (PORT d[6] (1771:1771:1771) (1840:1840:1840))
        (PORT d[7] (1265:1265:1265) (1329:1329:1329))
        (PORT d[8] (1275:1275:1275) (1341:1341:1341))
        (PORT d[9] (1519:1519:1519) (1594:1594:1594))
        (PORT d[10] (1770:1770:1770) (1836:1836:1836))
        (PORT d[11] (1502:1502:1502) (1570:1570:1570))
        (PORT d[12] (1261:1261:1261) (1334:1334:1334))
        (PORT clk (1616:1616:1616) (1606:1606:1606))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1606:1606:1606))
        (PORT d[0] (1012:1012:1012) (1000:1000:1000))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a55\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1607:1607:1607))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1419:1419:1419))
        (PORT clk (1666:1666:1666) (1694:1694:1694))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (701:701:701) (728:728:728))
        (PORT d[1] (905:905:905) (933:933:933))
        (PORT d[2] (1252:1252:1252) (1307:1307:1307))
        (PORT d[3] (1264:1264:1264) (1352:1352:1352))
        (PORT d[4] (2630:2630:2630) (2749:2749:2749))
        (PORT d[5] (934:934:934) (988:988:988))
        (PORT d[6] (1828:1828:1828) (1901:1901:1901))
        (PORT d[7] (1701:1701:1701) (1774:1774:1774))
        (PORT d[8] (1757:1757:1757) (1813:1813:1813))
        (PORT d[9] (965:965:965) (1017:1017:1017))
        (PORT d[10] (1714:1714:1714) (1756:1756:1756))
        (PORT d[11] (1699:1699:1699) (1761:1761:1761))
        (PORT d[12] (1808:1808:1808) (1854:1854:1854))
        (PORT clk (1663:1663:1663) (1692:1692:1692))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1666:1666:1666) (1694:1694:1694))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1667:1667:1667) (1695:1695:1695))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1869:1869:1869) (1948:1948:1948))
        (PORT d[1] (1734:1734:1734) (1817:1817:1817))
        (PORT d[2] (1765:1765:1765) (1845:1845:1845))
        (PORT d[3] (1761:1761:1761) (1840:1840:1840))
        (PORT d[4] (1937:1937:1937) (1992:1992:1992))
        (PORT d[5] (1541:1541:1541) (1601:1601:1601))
        (PORT d[6] (1778:1778:1778) (1847:1847:1847))
        (PORT d[7] (2112:2112:2112) (2231:2231:2231))
        (PORT d[8] (2090:2090:2090) (2164:2164:2164))
        (PORT d[9] (1783:1783:1783) (1867:1867:1867))
        (PORT d[10] (1782:1782:1782) (1843:1843:1843))
        (PORT d[11] (1944:1944:1944) (1999:1999:1999))
        (PORT d[12] (1837:1837:1837) (1920:1920:1920))
        (PORT clk (1634:1634:1634) (1624:1624:1624))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1634:1634:1634) (1624:1624:1624))
        (PORT d[0] (1299:1299:1299) (1274:1274:1274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a39\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1625:1625:1625))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~4\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (720:720:720) (813:813:813))
        (PORT datab (607:607:607) (615:615:615))
        (PORT datac (879:879:879) (871:871:871))
        (PORT datad (1114:1114:1114) (1135:1135:1135))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1130:1130:1130) (1133:1133:1133))
        (PORT clk (1640:1640:1640) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1504:1504:1504))
        (PORT d[1] (1526:1526:1526) (1582:1582:1582))
        (PORT d[2] (1632:1632:1632) (1739:1739:1739))
        (PORT d[3] (1387:1387:1387) (1434:1434:1434))
        (PORT d[4] (2783:2783:2783) (2948:2948:2948))
        (PORT d[5] (1880:1880:1880) (1907:1907:1907))
        (PORT d[6] (2450:2450:2450) (2532:2532:2532))
        (PORT d[7] (1672:1672:1672) (1731:1731:1731))
        (PORT d[8] (2498:2498:2498) (2599:2599:2599))
        (PORT d[9] (1627:1627:1627) (1675:1675:1675))
        (PORT d[10] (1765:1765:1765) (1843:1843:1843))
        (PORT d[11] (1668:1668:1668) (1698:1698:1698))
        (PORT d[12] (1461:1461:1461) (1521:1521:1521))
        (PORT clk (1637:1637:1637) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1640:1640:1640) (1669:1669:1669))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1670:1670:1670))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1758:1758:1758) (1797:1797:1797))
        (PORT d[1] (1715:1715:1715) (1792:1792:1792))
        (PORT d[2] (2219:2219:2219) (2269:2269:2269))
        (PORT d[3] (1903:1903:1903) (2006:2006:2006))
        (PORT d[4] (1732:1732:1732) (1796:1796:1796))
        (PORT d[5] (1479:1479:1479) (1546:1546:1546))
        (PORT d[6] (1837:1837:1837) (1939:1939:1939))
        (PORT d[7] (1701:1701:1701) (1772:1772:1772))
        (PORT d[8] (1646:1646:1646) (1717:1717:1717))
        (PORT d[9] (1691:1691:1691) (1750:1750:1750))
        (PORT d[10] (1510:1510:1510) (1570:1570:1570))
        (PORT d[11] (1694:1694:1694) (1750:1750:1750))
        (PORT d[12] (1755:1755:1755) (1845:1845:1845))
        (PORT clk (1609:1609:1609) (1598:1598:1598))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1609:1609:1609) (1598:1598:1598))
        (PORT d[0] (1273:1273:1273) (1246:1246:1246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1599:1599:1599))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1599:1599:1599))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a47\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1610:1610:1610) (1599:1599:1599))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1142:1142:1142) (1126:1126:1126))
        (PORT clk (1647:1647:1647) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1568:1568:1568) (1660:1660:1660))
        (PORT d[1] (1555:1555:1555) (1656:1656:1656))
        (PORT d[2] (1925:1925:1925) (2051:2051:2051))
        (PORT d[3] (1362:1362:1362) (1416:1416:1416))
        (PORT d[4] (2269:2269:2269) (2334:2334:2334))
        (PORT d[5] (2160:2160:2160) (2192:2192:2192))
        (PORT d[6] (2173:2173:2173) (2240:2240:2240))
        (PORT d[7] (1404:1404:1404) (1453:1453:1453))
        (PORT d[8] (1941:1941:1941) (2029:2029:2029))
        (PORT d[9] (1623:1623:1623) (1669:1669:1669))
        (PORT d[10] (1552:1552:1552) (1643:1643:1643))
        (PORT d[11] (1976:1976:1976) (2047:2047:2047))
        (PORT d[12] (1410:1410:1410) (1466:1466:1466))
        (PORT clk (1644:1644:1644) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1421:1421:1421) (1427:1427:1427))
        (PORT d[1] (1318:1318:1318) (1417:1417:1417))
        (PORT d[2] (1659:1659:1659) (1695:1695:1695))
        (PORT d[3] (1495:1495:1495) (1577:1577:1577))
        (PORT d[4] (1734:1734:1734) (1801:1801:1801))
        (PORT d[5] (1191:1191:1191) (1237:1237:1237))
        (PORT d[6] (1515:1515:1515) (1582:1582:1582))
        (PORT d[7] (1385:1385:1385) (1442:1442:1442))
        (PORT d[8] (1372:1372:1372) (1427:1427:1427))
        (PORT d[9] (1358:1358:1358) (1384:1384:1384))
        (PORT d[10] (1235:1235:1235) (1276:1276:1276))
        (PORT d[11] (1716:1716:1716) (1759:1759:1759))
        (PORT d[12] (1456:1456:1456) (1517:1517:1517))
        (PORT clk (1616:1616:1616) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1605:1605:1605))
        (PORT d[0] (997:997:997) (935:935:935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a63\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (719:719:719) (814:814:814))
        (PORT datab (1546:1546:1546) (1511:1511:1511))
        (PORT datac (1025:1025:1025) (1008:1008:1008))
        (PORT datad (1005:1005:1005) (984:984:984))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1414:1414:1414) (1410:1410:1410))
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1438:1438:1438) (1485:1485:1485))
        (PORT d[1] (1472:1472:1472) (1554:1554:1554))
        (PORT d[2] (1349:1349:1349) (1463:1463:1463))
        (PORT d[3] (1641:1641:1641) (1689:1689:1689))
        (PORT d[4] (2484:2484:2484) (2648:2648:2648))
        (PORT d[5] (1453:1453:1453) (1531:1531:1531))
        (PORT d[6] (2693:2693:2693) (2738:2738:2738))
        (PORT d[7] (1698:1698:1698) (1777:1777:1777))
        (PORT d[8] (2487:2487:2487) (2594:2594:2594))
        (PORT d[9] (1590:1590:1590) (1635:1635:1635))
        (PORT d[10] (1705:1705:1705) (1799:1799:1799))
        (PORT d[11] (1646:1646:1646) (1703:1703:1703))
        (PORT d[12] (1478:1478:1478) (1542:1542:1542))
        (PORT clk (1644:1644:1644) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1978:1978:1978) (2004:2004:2004))
        (PORT d[1] (2130:2130:2130) (2239:2239:2239))
        (PORT d[2] (2223:2223:2223) (2276:2276:2276))
        (PORT d[3] (1888:1888:1888) (1992:1992:1992))
        (PORT d[4] (1924:1924:1924) (2006:2006:2006))
        (PORT d[5] (1745:1745:1745) (1822:1822:1822))
        (PORT d[6] (1815:1815:1815) (1890:1890:1890))
        (PORT d[7] (1674:1674:1674) (1733:1733:1733))
        (PORT d[8] (1952:1952:1952) (2030:2030:2030))
        (PORT d[9] (1671:1671:1671) (1747:1747:1747))
        (PORT d[10] (1791:1791:1791) (1861:1861:1861))
        (PORT d[11] (1720:1720:1720) (1800:1800:1800))
        (PORT d[12] (1715:1715:1715) (1803:1803:1803))
        (PORT clk (1617:1617:1617) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1605:1605:1605))
        (PORT d[0] (1333:1333:1333) (1312:1312:1312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a15\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1424:1424:1424) (1426:1426:1426))
        (PORT clk (1653:1653:1653) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1175:1175:1175) (1220:1220:1220))
        (PORT d[1] (1238:1238:1238) (1323:1323:1323))
        (PORT d[2] (1355:1355:1355) (1455:1455:1455))
        (PORT d[3] (1655:1655:1655) (1705:1705:1705))
        (PORT d[4] (2751:2751:2751) (2916:2916:2916))
        (PORT d[5] (1473:1473:1473) (1544:1544:1544))
        (PORT d[6] (2722:2722:2722) (2812:2812:2812))
        (PORT d[7] (1938:1938:1938) (1998:1998:1998))
        (PORT d[8] (2768:2768:2768) (2877:2877:2877))
        (PORT d[9] (1856:1856:1856) (1862:1862:1862))
        (PORT d[10] (1743:1743:1743) (1839:1839:1839))
        (PORT d[11] (1658:1658:1658) (1726:1726:1726))
        (PORT d[12] (1781:1781:1781) (1854:1854:1854))
        (PORT clk (1650:1650:1650) (1680:1680:1680))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1683:1683:1683))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1683:1683:1683))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2023:2023:2023) (2059:2059:2059))
        (PORT d[1] (2165:2165:2165) (2264:2264:2264))
        (PORT d[2] (1945:1945:1945) (2041:2041:2041))
        (PORT d[3] (2167:2167:2167) (2275:2275:2275))
        (PORT d[4] (1982:1982:1982) (2066:2066:2066))
        (PORT d[5] (1752:1752:1752) (1830:1830:1830))
        (PORT d[6] (1861:1861:1861) (1962:1962:1962))
        (PORT d[7] (1709:1709:1709) (1812:1812:1812))
        (PORT d[8] (2002:2002:2002) (2058:2058:2058))
        (PORT d[9] (1975:1975:1975) (2068:2068:2068))
        (PORT d[10] (1798:1798:1798) (1870:1870:1870))
        (PORT d[11] (1955:1955:1955) (2015:2015:2015))
        (PORT d[12] (1993:1993:1993) (2067:2067:2067))
        (PORT clk (1622:1622:1622) (1611:1611:1611))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1611:1611:1611))
        (PORT d[0] (1415:1415:1415) (1417:1417:1417))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a31\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1623:1623:1623) (1612:1612:1612))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (722:722:722) (816:816:816))
        (PORT datac (1242:1242:1242) (1215:1215:1215))
        (PORT datad (1239:1239:1239) (1217:1217:1217))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (884:884:884) (884:884:884))
        (PORT clk (1646:1646:1646) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1549:1549:1549) (1631:1631:1631))
        (PORT d[1] (1782:1782:1782) (1846:1846:1846))
        (PORT d[2] (1894:1894:1894) (2003:2003:2003))
        (PORT d[3] (1396:1396:1396) (1428:1428:1428))
        (PORT d[4] (2334:2334:2334) (2436:2436:2436))
        (PORT d[5] (2123:2123:2123) (2167:2167:2167))
        (PORT d[6] (2176:2176:2176) (2249:2249:2249))
        (PORT d[7] (1388:1388:1388) (1433:1433:1433))
        (PORT d[8] (2223:2223:2223) (2313:2313:2313))
        (PORT d[9] (1678:1678:1678) (1724:1724:1724))
        (PORT d[10] (1462:1462:1462) (1558:1558:1558))
        (PORT d[11] (1876:1876:1876) (1916:1916:1916))
        (PORT d[12] (1768:1768:1768) (1838:1838:1838))
        (PORT clk (1643:1643:1643) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1675:1675:1675))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1676:1676:1676))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1481:1481:1481) (1509:1509:1509))
        (PORT d[1] (1569:1569:1569) (1665:1665:1665))
        (PORT d[2] (1937:1937:1937) (1977:1977:1977))
        (PORT d[3] (1626:1626:1626) (1721:1721:1721))
        (PORT d[4] (1469:1469:1469) (1522:1522:1522))
        (PORT d[5] (1206:1206:1206) (1263:1263:1263))
        (PORT d[6] (1860:1860:1860) (1959:1959:1959))
        (PORT d[7] (1677:1677:1677) (1772:1772:1772))
        (PORT d[8] (1411:1411:1411) (1476:1476:1476))
        (PORT d[9] (1701:1701:1701) (1778:1778:1778))
        (PORT d[10] (1224:1224:1224) (1272:1272:1272))
        (PORT d[11] (1428:1428:1428) (1477:1477:1477))
        (PORT d[12] (1477:1477:1477) (1556:1556:1556))
        (PORT clk (1615:1615:1615) (1604:1604:1604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1615:1615:1615) (1604:1604:1604))
        (PORT d[0] (992:992:992) (954:954:954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a7\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1603:1603:1603) (1617:1617:1617))
        (PORT clk (1657:1657:1657) (1686:1686:1686))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1428:1428:1428) (1483:1483:1483))
        (PORT d[1] (1478:1478:1478) (1545:1545:1545))
        (PORT d[2] (1595:1595:1595) (1681:1681:1681))
        (PORT d[3] (1884:1884:1884) (1939:1939:1939))
        (PORT d[4] (3151:3151:3151) (3271:3271:3271))
        (PORT d[5] (1365:1365:1365) (1403:1403:1403))
        (PORT d[6] (2010:2010:2010) (2070:2070:2070))
        (PORT d[7] (1963:1963:1963) (2042:2042:2042))
        (PORT d[8] (2756:2756:2756) (2870:2870:2870))
        (PORT d[9] (1341:1341:1341) (1355:1355:1355))
        (PORT d[10] (1699:1699:1699) (1775:1775:1775))
        (PORT d[11] (1439:1439:1439) (1494:1494:1494))
        (PORT d[12] (2060:2060:2060) (2131:2131:2131))
        (PORT clk (1654:1654:1654) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1657:1657:1657) (1686:1686:1686))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1687:1687:1687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1658:1658:1658) (1687:1687:1687))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2304:2304:2304) (2354:2354:2354))
        (PORT d[1] (2096:2096:2096) (2195:2195:2195))
        (PORT d[2] (2087:2087:2087) (2191:2191:2191))
        (PORT d[3] (1821:1821:1821) (1935:1935:1935))
        (PORT d[4] (1995:1995:1995) (2067:2067:2067))
        (PORT d[5] (2020:2020:2020) (2105:2105:2105))
        (PORT d[6] (1916:1916:1916) (2029:2029:2029))
        (PORT d[7] (1972:1972:1972) (2081:2081:2081))
        (PORT d[8] (2012:2012:2012) (2084:2084:2084))
        (PORT d[9] (1990:1990:1990) (2097:2097:2097))
        (PORT d[10] (2207:2207:2207) (2311:2311:2311))
        (PORT d[11] (1979:1979:1979) (2078:2078:2078))
        (PORT d[12] (1740:1740:1740) (1808:1808:1808))
        (PORT clk (1626:1626:1626) (1615:1615:1615))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1626:1626:1626) (1615:1615:1615))
        (PORT d[0] (1385:1385:1385) (1397:1397:1397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a23\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1627:1627:1627) (1616:1616:1616))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (723:723:723) (812:812:812))
        (PORT datac (732:732:732) (705:705:705))
        (PORT datad (1488:1488:1488) (1464:1464:1464))
        (IOPATH dataa combout (318:318:318) (327:327:327))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (857:857:857) (909:909:909))
        (PORT datab (657:657:657) (723:723:723))
        (PORT datac (155:155:155) (185:185:185))
        (PORT datad (159:159:159) (180:180:180))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (325:325:325) (332:332:332))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[7\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (182:182:182) (219:219:219))
        (PORT datab (181:181:181) (214:214:214))
        (PORT datac (158:158:158) (190:190:190))
        (PORT datad (514:514:514) (496:496:496))
        (IOPATH dataa combout (272:272:272) (269:269:269))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[11\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1366:1366:1366) (1375:1375:1375))
        (PORT asdata (859:859:859) (849:849:849))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[11\]\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (244:244:244) (293:293:293))
        (PORT datab (346:346:346) (393:393:393))
        (PORT datac (333:333:333) (372:372:372))
        (PORT datad (197:197:197) (226:226:226))
        (IOPATH dataa combout (329:329:329) (332:332:332))
        (IOPATH datab combout (319:319:319) (307:307:307))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~14\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (209:209:209) (251:251:251))
        (PORT datab (213:213:213) (252:252:252))
        (PORT datac (325:325:325) (355:355:355))
        (PORT datad (187:187:187) (212:212:212))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~17\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (203:203:203) (237:237:237))
        (PORT datac (517:517:517) (501:501:501))
        (PORT datad (519:519:519) (509:509:509))
        (IOPATH datab combout (273:273:273) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|instruccion\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst3\|SELECTOR\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (254:254:254) (336:336:336))
        (PORT datad (230:230:230) (292:292:292))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst4\|valor_interno\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1419:1419:1419))
        (PORT clk (1646:1646:1646) (1676:1676:1676))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1870:1870:1870) (1966:1966:1966))
        (PORT d[1] (1893:1893:1893) (2018:2018:2018))
        (PORT d[2] (2225:2225:2225) (2363:2363:2363))
        (PORT d[3] (2430:2430:2430) (2515:2515:2515))
        (PORT d[4] (900:900:900) (935:935:935))
        (PORT d[5] (2339:2339:2339) (2440:2440:2440))
        (PORT d[6] (1331:1331:1331) (1335:1335:1335))
        (PORT d[7] (1687:1687:1687) (1774:1774:1774))
        (PORT d[8] (867:867:867) (905:905:905))
        (PORT d[9] (1695:1695:1695) (1759:1759:1759))
        (PORT d[10] (1425:1425:1425) (1481:1481:1481))
        (PORT d[11] (2772:2772:2772) (2867:2867:2867))
        (PORT d[12] (1519:1519:1519) (1569:1569:1569))
        (PORT clk (1643:1643:1643) (1674:1674:1674))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1646:1646:1646) (1676:1676:1676))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2444:2444:2444) (2449:2449:2449))
        (PORT d[1] (1608:1608:1608) (1716:1716:1716))
        (PORT d[2] (2004:2004:2004) (2070:2070:2070))
        (PORT d[3] (1887:1887:1887) (1990:1990:1990))
        (PORT d[4] (2176:2176:2176) (2246:2246:2246))
        (PORT d[5] (2000:2000:2000) (2070:2070:2070))
        (PORT d[6] (1987:1987:1987) (2050:2050:2050))
        (PORT d[7] (1627:1627:1627) (1719:1719:1719))
        (PORT d[8] (1889:1889:1889) (1969:1969:1969))
        (PORT d[9] (2127:2127:2127) (2183:2183:2183))
        (PORT d[10] (2027:2027:2027) (2074:2074:2074))
        (PORT d[11] (2131:2131:2131) (2171:2171:2171))
        (PORT d[12] (1969:1969:1969) (2039:2039:2039))
        (PORT clk (1616:1616:1616) (1604:1604:1604))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1616:1616:1616) (1604:1604:1604))
        (PORT d[0] (1301:1301:1301) (1269:1269:1269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a56\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1605:1605:1605))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1393:1393:1393) (1377:1377:1377))
        (PORT clk (1641:1641:1641) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2153:2153:2153) (2261:2261:2261))
        (PORT d[1] (1831:1831:1831) (1955:1955:1955))
        (PORT d[2] (1978:1978:1978) (2114:2114:2114))
        (PORT d[3] (1887:1887:1887) (1962:1962:1962))
        (PORT d[4] (1518:1518:1518) (1600:1600:1600))
        (PORT d[5] (2410:2410:2410) (2458:2458:2458))
        (PORT d[6] (1660:1660:1660) (1701:1701:1701))
        (PORT d[7] (1366:1366:1366) (1436:1436:1436))
        (PORT d[8] (1403:1403:1403) (1472:1472:1472))
        (PORT d[9] (1916:1916:1916) (1953:1953:1953))
        (PORT d[10] (1119:1119:1119) (1149:1149:1149))
        (PORT d[11] (2238:2238:2238) (2325:2325:2325))
        (PORT d[12] (865:865:865) (890:890:890))
        (PORT clk (1638:1638:1638) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1523:1523:1523) (1567:1567:1567))
        (PORT d[1] (1594:1594:1594) (1707:1707:1707))
        (PORT d[2] (1906:1906:1906) (1943:1943:1943))
        (PORT d[3] (1595:1595:1595) (1708:1708:1708))
        (PORT d[4] (1949:1949:1949) (2003:2003:2003))
        (PORT d[5] (1478:1478:1478) (1536:1536:1536))
        (PORT d[6] (1541:1541:1541) (1621:1621:1621))
        (PORT d[7] (1435:1435:1435) (1508:1508:1508))
        (PORT d[8] (1339:1339:1339) (1399:1399:1399))
        (PORT d[9] (1912:1912:1912) (1976:1976:1976))
        (PORT d[10] (1734:1734:1734) (1789:1789:1789))
        (PORT d[11] (1695:1695:1695) (1754:1754:1754))
        (PORT d[12] (1382:1382:1382) (1438:1438:1438))
        (PORT clk (1611:1611:1611) (1599:1599:1599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1599:1599:1599))
        (PORT d[0] (1249:1249:1249) (1217:1217:1217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1600:1600:1600))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1600:1600:1600))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a40\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1600:1600:1600))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~53\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (404:404:404) (461:461:461))
        (PORT datab (605:605:605) (597:597:597))
        (PORT datac (1465:1465:1465) (1435:1435:1435))
        (PORT datad (1251:1251:1251) (1230:1230:1230))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1407:1407:1407) (1413:1413:1413))
        (PORT clk (1644:1644:1644) (1673:1673:1673))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2104:2104:2104) (2211:2211:2211))
        (PORT d[1] (2098:2098:2098) (2234:2234:2234))
        (PORT d[2] (1969:1969:1969) (2111:2111:2111))
        (PORT d[3] (2159:2159:2159) (2232:2232:2232))
        (PORT d[4] (1179:1179:1179) (1230:1230:1230))
        (PORT d[5] (2642:2642:2642) (2699:2699:2699))
        (PORT d[6] (1342:1342:1342) (1361:1361:1361))
        (PORT d[7] (1681:1681:1681) (1766:1766:1766))
        (PORT d[8] (1116:1116:1116) (1170:1170:1170))
        (PORT d[9] (1887:1887:1887) (1989:1989:1989))
        (PORT d[10] (1132:1132:1132) (1184:1184:1184))
        (PORT d[11] (2514:2514:2514) (2610:2610:2610))
        (PORT d[12] (1541:1541:1541) (1582:1582:1582))
        (PORT clk (1641:1641:1641) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1644:1644:1644) (1673:1673:1673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1645:1645:1645) (1674:1674:1674))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2162:2162:2162) (2175:2175:2175))
        (PORT d[1] (1587:1587:1587) (1703:1703:1703))
        (PORT d[2] (2015:2015:2015) (2083:2083:2083))
        (PORT d[3] (1629:1629:1629) (1743:1743:1743))
        (PORT d[4] (2158:2158:2158) (2215:2215:2215))
        (PORT d[5] (1732:1732:1732) (1792:1792:1792))
        (PORT d[6] (1650:1650:1650) (1696:1696:1696))
        (PORT d[7] (1852:1852:1852) (1946:1946:1946))
        (PORT d[8] (1877:1877:1877) (1947:1947:1947))
        (PORT d[9] (2139:2139:2139) (2204:2204:2204))
        (PORT d[10] (1984:1984:1984) (2017:2017:2017))
        (PORT d[11] (1623:1623:1623) (1659:1659:1659))
        (PORT d[12] (1666:1666:1666) (1724:1724:1724))
        (PORT clk (1613:1613:1613) (1602:1602:1602))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1613:1613:1613) (1602:1602:1602))
        (PORT d[0] (1311:1311:1311) (1334:1334:1334))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a48\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1614:1614:1614) (1603:1603:1603))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1214:1214:1214) (1232:1232:1232))
        (PORT clk (1654:1654:1654) (1684:1684:1684))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2257:2257:2257) (2399:2399:2399))
        (PORT d[1] (1632:1632:1632) (1751:1751:1751))
        (PORT d[2] (2293:2293:2293) (2470:2470:2470))
        (PORT d[3] (1860:1860:1860) (1979:1979:1979))
        (PORT d[4] (678:678:678) (712:712:712))
        (PORT d[5] (2417:2417:2417) (2553:2553:2553))
        (PORT d[6] (695:695:695) (730:730:730))
        (PORT d[7] (1542:1542:1542) (1622:1622:1622))
        (PORT d[8] (693:693:693) (717:717:717))
        (PORT d[9] (1530:1530:1530) (1602:1602:1602))
        (PORT d[10] (1219:1219:1219) (1280:1280:1280))
        (PORT d[11] (2181:2181:2181) (2288:2288:2288))
        (PORT d[12] (1285:1285:1285) (1346:1346:1346))
        (PORT clk (1651:1651:1651) (1682:1682:1682))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1654:1654:1654) (1684:1684:1684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1655:1655:1655) (1685:1685:1685))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1827:1827:1827) (1893:1893:1893))
        (PORT d[1] (1760:1760:1760) (1804:1804:1804))
        (PORT d[2] (1756:1756:1756) (1804:1804:1804))
        (PORT d[3] (1792:1792:1792) (1870:1870:1870))
        (PORT d[4] (1564:1564:1564) (1631:1631:1631))
        (PORT d[5] (2039:2039:2039) (2086:2086:2086))
        (PORT d[6] (2063:2063:2063) (2151:2151:2151))
        (PORT d[7] (1816:1816:1816) (1874:1874:1874))
        (PORT d[8] (1780:1780:1780) (1858:1858:1858))
        (PORT d[9] (1783:1783:1783) (1852:1852:1852))
        (PORT d[10] (1738:1738:1738) (1798:1798:1798))
        (PORT d[11] (1871:1871:1871) (1938:1938:1938))
        (PORT d[12] (1706:1706:1706) (1761:1761:1761))
        (PORT clk (1624:1624:1624) (1612:1612:1612))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1624:1624:1624) (1612:1612:1612))
        (PORT d[0] (1292:1292:1292) (1264:1264:1264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a32\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1625:1625:1625) (1613:1613:1613))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~52\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (405:405:405) (461:461:461))
        (PORT datab (805:805:805) (772:772:772))
        (PORT datac (1502:1502:1502) (1486:1486:1486))
        (PORT datad (1456:1456:1456) (1444:1444:1444))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (919:919:919) (892:892:892))
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1786:1786:1786) (1850:1850:1850))
        (PORT d[1] (1844:1844:1844) (1958:1958:1958))
        (PORT d[2] (1654:1654:1654) (1777:1777:1777))
        (PORT d[3] (1665:1665:1665) (1733:1733:1733))
        (PORT d[4] (2046:2046:2046) (2135:2135:2135))
        (PORT d[5] (2127:2127:2127) (2169:2169:2169))
        (PORT d[6] (1928:1928:1928) (2041:2041:2041))
        (PORT d[7] (1389:1389:1389) (1452:1452:1452))
        (PORT d[8] (1936:1936:1936) (2023:2023:2023))
        (PORT d[9] (1653:1653:1653) (1709:1709:1709))
        (PORT d[10] (1697:1697:1697) (1803:1803:1803))
        (PORT d[11] (1989:1989:1989) (2063:2063:2063))
        (PORT d[12] (1428:1428:1428) (1478:1478:1478))
        (PORT clk (1644:1644:1644) (1675:1675:1675))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1647:1647:1647) (1677:1677:1677))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1648:1648:1648) (1678:1678:1678))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (916:916:916) (944:944:944))
        (PORT d[1] (1226:1226:1226) (1294:1294:1294))
        (PORT d[2] (1648:1648:1648) (1666:1666:1666))
        (PORT d[3] (1504:1504:1504) (1591:1591:1591))
        (PORT d[4] (1994:1994:1994) (2069:2069:2069))
        (PORT d[5] (935:935:935) (965:965:965))
        (PORT d[6] (1530:1530:1530) (1586:1586:1586))
        (PORT d[7] (862:862:862) (912:912:912))
        (PORT d[8] (833:833:833) (875:875:875))
        (PORT d[9] (1106:1106:1106) (1138:1138:1138))
        (PORT d[10] (943:943:943) (983:983:983))
        (PORT d[11] (1701:1701:1701) (1758:1758:1758))
        (PORT d[12] (1447:1447:1447) (1523:1523:1523))
        (PORT clk (1617:1617:1617) (1605:1605:1605))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1617:1617:1617) (1605:1605:1605))
        (PORT d[0] (728:728:728) (684:684:684))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a8\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1618:1618:1618) (1606:1606:1606))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1440:1440:1440) (1425:1425:1425))
        (PORT clk (1652:1652:1652) (1681:1681:1681))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2506:2506:2506) (2673:2673:2673))
        (PORT d[1] (1872:1872:1872) (1999:1999:1999))
        (PORT d[2] (2296:2296:2296) (2474:2474:2474))
        (PORT d[3] (1579:1579:1579) (1697:1697:1697))
        (PORT d[4] (966:966:966) (1007:1007:1007))
        (PORT d[5] (2534:2534:2534) (2647:2647:2647))
        (PORT d[6] (1002:1002:1002) (1056:1056:1056))
        (PORT d[7] (1595:1595:1595) (1687:1687:1687))
        (PORT d[8] (1009:1009:1009) (1064:1064:1064))
        (PORT d[9] (1553:1553:1553) (1636:1636:1636))
        (PORT d[10] (971:971:971) (1029:1029:1029))
        (PORT d[11] (1907:1907:1907) (2029:2029:2029))
        (PORT d[12] (1019:1019:1019) (1072:1072:1072))
        (PORT clk (1649:1649:1649) (1679:1679:1679))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1652:1652:1652) (1681:1681:1681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1653:1653:1653) (1682:1682:1682))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1813:1813:1813) (1868:1868:1868))
        (PORT d[1] (1474:1474:1474) (1550:1550:1550))
        (PORT d[2] (1710:1710:1710) (1768:1768:1768))
        (PORT d[3] (1759:1759:1759) (1833:1833:1833))
        (PORT d[4] (1480:1480:1480) (1545:1545:1545))
        (PORT d[5] (1527:1527:1527) (1605:1605:1605))
        (PORT d[6] (2095:2095:2095) (2175:2175:2175))
        (PORT d[7] (1588:1588:1588) (1670:1670:1670))
        (PORT d[8] (1507:1507:1507) (1574:1574:1574))
        (PORT d[9] (1652:1652:1652) (1684:1684:1684))
        (PORT d[10] (1741:1741:1741) (1791:1791:1791))
        (PORT d[11] (1797:1797:1797) (1870:1870:1870))
        (PORT d[12] (1724:1724:1724) (1760:1760:1760))
        (PORT clk (1621:1621:1621) (1610:1610:1610))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1621:1621:1621) (1610:1610:1610))
        (PORT d[0] (1295:1295:1295) (1270:1270:1270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a24\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1622:1622:1622) (1611:1611:1611))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~49\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (768:768:768) (735:735:735))
        (PORT datab (612:612:612) (648:648:648))
        (PORT datad (1448:1448:1448) (1465:1465:1465))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1402:1402:1402) (1427:1427:1427))
        (PORT clk (1635:1635:1635) (1667:1667:1667))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2103:2103:2103) (2196:2196:2196))
        (PORT d[1] (1828:1828:1828) (1957:1957:1957))
        (PORT d[2] (2172:2172:2172) (2309:2309:2309))
        (PORT d[3] (2191:2191:2191) (2272:2272:2272))
        (PORT d[4] (1435:1435:1435) (1489:1489:1489))
        (PORT d[5] (2108:2108:2108) (2226:2226:2226))
        (PORT d[6] (1379:1379:1379) (1413:1413:1413))
        (PORT d[7] (1379:1379:1379) (1441:1441:1441))
        (PORT d[8] (1398:1398:1398) (1463:1463:1463))
        (PORT d[9] (1941:1941:1941) (1993:1993:1993))
        (PORT d[10] (1139:1139:1139) (1178:1178:1178))
        (PORT d[11] (2503:2503:2503) (2596:2596:2596))
        (PORT d[12] (1506:1506:1506) (1548:1548:1548))
        (PORT clk (1632:1632:1632) (1665:1665:1665))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1635:1635:1635) (1667:1667:1667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1668:1668:1668))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1636:1636:1636) (1668:1668:1668))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1508:1508:1508) (1554:1554:1554))
        (PORT d[1] (1601:1601:1601) (1702:1702:1702))
        (PORT d[2] (2014:2014:2014) (2075:2075:2075))
        (PORT d[3] (1876:1876:1876) (1976:1976:1976))
        (PORT d[4] (1953:1953:1953) (2006:2006:2006))
        (PORT d[5] (1447:1447:1447) (1501:1501:1501))
        (PORT d[6] (1719:1719:1719) (1785:1785:1785))
        (PORT d[7] (1416:1416:1416) (1487:1487:1487))
        (PORT d[8] (1612:1612:1612) (1682:1682:1682))
        (PORT d[9] (1392:1392:1392) (1460:1460:1460))
        (PORT d[10] (1533:1533:1533) (1575:1575:1575))
        (PORT d[11] (1411:1411:1411) (1467:1467:1467))
        (PORT d[12] (1423:1423:1423) (1477:1477:1477))
        (PORT clk (1607:1607:1607) (1593:1593:1593))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1607:1607:1607) (1593:1593:1593))
        (PORT d[0] (1285:1285:1285) (1236:1236:1236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a16\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1608:1608:1608) (1594:1594:1594))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1448:1448:1448) (1481:1481:1481))
        (PORT clk (1641:1641:1641) (1671:1671:1671))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1865:1865:1865) (1969:1969:1969))
        (PORT d[1] (1827:1827:1827) (1960:1960:1960))
        (PORT d[2] (2205:2205:2205) (2331:2331:2331))
        (PORT d[3] (2153:2153:2153) (2220:2220:2220))
        (PORT d[4] (1218:1218:1218) (1286:1286:1286))
        (PORT d[5] (2669:2669:2669) (2724:2724:2724))
        (PORT d[6] (1397:1397:1397) (1432:1432:1432))
        (PORT d[7] (1693:1693:1693) (1770:1770:1770))
        (PORT d[8] (1122:1122:1122) (1178:1178:1178))
        (PORT d[9] (1721:1721:1721) (1796:1796:1796))
        (PORT d[10] (1132:1132:1132) (1183:1183:1183))
        (PORT d[11] (2513:2513:2513) (2609:2609:2609))
        (PORT d[12] (1066:1066:1066) (1095:1095:1095))
        (PORT clk (1638:1638:1638) (1669:1669:1669))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1641:1641:1641) (1671:1671:1671))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (1851:1851:1851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1672:1672:1672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1642:1642:1642) (1672:1672:1672))
        (IOPATH (posedge clk) pulse (0:0:0) (2360:2360:2360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2446:2446:2446) (2465:2465:2465))
        (PORT d[1] (1610:1610:1610) (1728:1728:1728))
        (PORT d[2] (2012:2012:2012) (2081:2081:2081))
        (PORT d[3] (1845:1845:1845) (1966:1966:1966))
        (PORT d[4] (2163:2163:2163) (2222:2222:2222))
        (PORT d[5] (1718:1718:1718) (1782:1782:1782))
        (PORT d[6] (1970:1970:1970) (2032:2032:2032))
        (PORT d[7] (1832:1832:1832) (1925:1925:1925))
        (PORT d[8] (1618:1618:1618) (1690:1690:1690))
        (PORT d[9] (1648:1648:1648) (1701:1701:1701))
        (PORT d[10] (1742:1742:1742) (1777:1777:1777))
        (PORT d[11] (1630:1630:1630) (1665:1665:1665))
        (PORT d[12] (1647:1647:1647) (1710:1710:1710))
        (PORT clk (1611:1611:1611) (1599:1599:1599))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (169:169:169))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1611:1611:1611) (1599:1599:1599))
        (PORT d[0] (1276:1276:1276) (1271:1271:1271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1600:1600:1600))
        (IOPATH (posedge clk) pulse (0:0:0) (2229:2229:2229))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1600:1600:1600))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE \\inst6\|mem_rtl_0\|auto_generated\|ram_block1a0\\.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1612:1612:1612) (1600:1600:1600))
        (IOPATH (posedge clk) pulse (0:0:0) (2386:2386:2386))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~50\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1294:1294:1294) (1282:1282:1282))
        (PORT datab (610:610:610) (647:647:647))
        (PORT datad (1476:1476:1476) (1455:1455:1455))
        (IOPATH dataa combout (300:300:300) (323:323:323))
        (IOPATH datab combout (306:306:306) (324:324:324))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~51\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (590:590:590) (592:592:592))
        (PORT datab (551:551:551) (581:581:581))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (159:159:159) (179:179:179))
        (IOPATH dataa combout (290:290:290) (306:306:306))
        (IOPATH datab combout (295:295:295) (300:300:300))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst6\|data\[0\]\~54\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (183:183:183) (219:219:219))
        (PORT datab (181:181:181) (213:213:213))
        (PORT datac (634:634:634) (691:691:691))
        (PORT datad (158:158:158) (178:178:178))
        (IOPATH dataa combout (307:307:307) (280:280:280))
        (IOPATH datab combout (308:308:308) (281:281:281))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst8\|valor_interno\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (198:198:198) (220:220:220))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst8\|valor_interno\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[4\]\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (540:540:540) (540:540:540))
        (PORT datab (600:600:600) (650:650:650))
        (PORT datac (527:527:527) (512:512:512))
        (PORT datad (588:588:588) (640:640:640))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[2\]\~10\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (229:229:229) (305:305:305))
        (PORT datab (421:421:421) (457:457:457))
        (PORT datac (559:559:559) (579:579:579))
        (PORT datad (575:575:575) (601:601:601))
        (IOPATH dataa combout (318:318:318) (307:307:307))
        (IOPATH datab combout (336:336:336) (337:337:337))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~6\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (175:175:175) (207:207:207))
        (PORT datad (196:196:196) (219:219:219))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~7\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (203:203:203) (241:241:241))
        (PORT datab (202:202:202) (236:236:236))
        (PORT datac (471:471:471) (457:457:457))
        (PORT datad (160:160:160) (181:181:181))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~11\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (257:257:257))
        (PORT datac (319:319:319) (333:333:333))
        (PORT datad (528:528:528) (516:516:516))
        (IOPATH datab combout (295:295:295) (285:285:285))
        (IOPATH datac combout (220:220:220) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (607:607:607) (597:597:597))
        (PORT datab (355:355:355) (386:386:386))
        (PORT datac (871:871:871) (876:876:876))
        (PORT datad (162:162:162) (183:183:183))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|instruccion\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[0\]\~8\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (255:255:255) (337:337:337))
        (PORT datad (228:228:228) (289:289:289))
        (IOPATH dataa combout (287:287:287) (280:280:280))
        (IOPATH datac combout (312:312:312) (325:325:325))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~20\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (637:637:637) (664:664:664))
        (PORT datab (356:356:356) (387:387:387))
        (PORT datac (324:324:324) (339:339:339))
        (PORT datad (561:561:561) (554:554:554))
        (IOPATH dataa combout (265:265:265) (269:269:269))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|liga\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst5\|\$00000\|auto_generated\|result_node\[0\]\~12\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (293:293:293))
        (PORT datab (359:359:359) (363:363:363))
        (PORT datac (344:344:344) (359:359:359))
        (PORT datad (532:532:532) (554:554:554))
        (IOPATH dataa combout (318:318:318) (323:323:323))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~18\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (659:659:659))
        (PORT datab (354:354:354) (385:385:385))
        (PORT datac (323:323:323) (336:336:336))
        (PORT datad (560:560:560) (549:549:549))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datab combout (275:275:275) (275:275:275))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|CZ\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[7\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (599:599:599) (613:613:613))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst7\|inst1\|mem\~22\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (636:636:636) (663:663:663))
        (PORT datab (353:353:353) (384:384:384))
        (PORT datac (322:322:322) (336:336:336))
        (PORT datad (559:559:559) (551:551:551))
        (IOPATH dataa combout (273:273:273) (269:269:269))
        (IOPATH datab combout (295:295:295) (294:294:294))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|EB\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[7\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1201:1201:1201) (1252:1252:1252))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[4\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1630:1630:1630) (1629:1629:1629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT asdata (847:847:847) (835:835:835))
        (PORT ena (1630:1630:1630) (1629:1629:1629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[3\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (202:202:202) (226:226:226))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1630:1630:1630) (1629:1629:1629))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT asdata (683:683:683) (688:688:688))
        (PORT ena (1089:1089:1089) (1085:1085:1085))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|inst10\|output\~1\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (410:410:410) (447:447:447))
        (PORT datab (364:364:364) (412:412:412))
        (PORT datac (374:374:374) (415:415:415))
        (PORT datad (627:627:627) (681:681:681))
        (IOPATH dataa combout (309:309:309) (326:326:326))
        (IOPATH datab combout (309:309:309) (328:328:328))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[0\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datac (382:382:382) (394:394:394))
        (IOPATH datac combout (220:220:220) (216:216:216))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1201:1201:1201) (1252:1252:1252))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[2\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (197:197:197) (219:219:219))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1089:1089:1089) (1085:1085:1085))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\ACCB\|data_out\[1\]\~feeder\\)
    (DELAY
      (ABSOLUTE
        (PORT datad (203:203:203) (226:226:226))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\ACCB\|data_out\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1368:1368:1368))
        (PORT d (67:67:67) (78:78:78))
        (PORT ena (1089:1089:1089) (1085:1085:1085))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
      (HOLD ena (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|inst10\|output\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (622:622:622) (657:657:657))
        (PORT datab (701:701:701) (751:751:751))
        (PORT datac (641:641:641) (691:691:691))
        (PORT datad (618:618:618) (670:670:670))
        (IOPATH dataa combout (265:265:265) (273:273:273))
        (IOPATH datab combout (265:265:265) (275:275:275))
        (IOPATH datac combout (218:218:218) (215:215:215))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|inst10\|output\~2\\)
    (DELAY
      (ABSOLUTE
        (PORT dataa (434:434:434) (474:474:474))
        (PORT datac (158:158:158) (189:189:189))
        (PORT datad (160:160:160) (180:180:180))
        (IOPATH dataa combout (287:287:287) (289:289:289))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|inst2\|valor_interno\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1167:1167:1167) (1131:1131:1131))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst7\|inst2\|CN\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1352:1352:1352) (1369:1369:1369))
        (PORT asdata (473:473:473) (502:502:502))
        (PORT clrn (1388:1388:1388) (1361:1361:1361))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Banderas\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1353:1353:1353) (1370:1370:1370))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE \\inst5\|inst11\|output\~0\\)
    (DELAY
      (ABSOLUTE
        (PORT datab (394:394:394) (434:434:434))
        (PORT datac (236:236:236) (305:305:305))
        (PORT datad (644:644:644) (696:696:696))
        (IOPATH datab combout (319:319:319) (324:324:324))
        (IOPATH datac combout (218:218:218) (216:216:216))
        (IOPATH datad combout (119:119:119) (106:106:106))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst5\|inst3\|valor_interno\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1165:1165:1165) (1135:1135:1135))
        (PORT d (67:67:67) (78:78:78))
        (PORT clrn (1389:1389:1389) (1362:1362:1362))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
        (IOPATH (negedge clrn) q (173:173:173) (173:173:173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1357:1357:1357) (1374:1374:1374))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1363:1363:1363) (1378:1378:1378))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1360:1360:1360) (1376:1376:1376))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1351:1351:1351) (1367:1367:1367))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1343:1343:1343) (1361:1361:1361))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Q\[0\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1346:1346:1346) (1363:1363:1363))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[6\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1356:1356:1356) (1372:1372:1372))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[5\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1367:1367:1367) (1383:1383:1383))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[4\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1358:1358:1358) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[3\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1348:1348:1348) (1365:1365:1365))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[2\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1342:1342:1342) (1359:1359:1359))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE \\inst1\|Yupa_interno\[1\]\\)
    (DELAY
      (ABSOLUTE
        (PORT clk (1359:1359:1359) (1375:1375:1375))
        (PORT d (67:67:67) (78:78:78))
        (IOPATH (posedge clk) q (180:180:180) (180:180:180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (144:144:144))
    )
  )
)
