// Seed: 2668901723
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output tri id_1,
    input id_2,
    input id_3,
    output logic id_4,
    input id_5,
    input id_6,
    output reg id_7
);
  type_19(
      id_3, id_1
  );
  initial begin
    id_7 <= #1 id_5;
  end
  logic id_8 = id_3[("")];
  logic id_9;
  assign id_1[1'b0] = id_8;
  logic id_10;
  assign id_4 = 1'b0;
  logic id_11;
  logic id_12;
  type_0 id_13 (
      .id_0(1'b0),
      .id_1(id_4),
      .id_2(id_2[0] - id_11)
  );
  logic id_14;
  logic id_15;
endmodule
