#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Tue Nov 28 17:58:42 2023
# Process ID: 73696
# Current directory: C:/Users/32081/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent73252 C:\Users\32081\Desktop\project_1\project_1.xpr
# Log file: C:/Users/32081/Desktop/project_1/vivado.log
# Journal file: C:/Users/32081/Desktop/project_1\vivado.jou
# Running On: def, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 14, Host memory: 16858 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/32081/Desktop/project_1/project_1.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'E:/8to1/8to1.srcs/sources_1/new'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/8to1/8to1.srcs/sources_1/new'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'mux81_0' is locked:
* IP definition 'mux81 (1.0)' for IP 'mux81_0' (customized with software release 2019.2) was not found in the IP Catalog.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1519.488 ; gain = 360.629
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1555.859 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/32081/Desktop/project_1/project_1.runs/impl_1/whole_work.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/32081/Desktop/project_1/project_1.runs/impl_1/whole_work.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
close_hw_manager
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcsg324-3
Top: whole_work
INFO: [Device 21-403] Loading part xc7a35tcsg324-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 57020
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2434.379 ; gain = 426.973
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'clk_hand', assumed default net type 'wire' [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:83]
WARNING: [Synth 8-8895] 'clk_hand' is already implicitly declared on line 83 [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:92]
WARNING: [Synth 8-6901] identifier 'reset1' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:98]
WARNING: [Synth 8-6901] identifier 'reset2' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:99]
WARNING: [Synth 8-6901] identifier 'mode2' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:105]
WARNING: [Synth 8-6901] identifier 'mode1' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:110]
WARNING: [Synth 8-6901] identifier 'mode1' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:115]
WARNING: [Synth 8-6901] identifier 'mode2' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:116]
WARNING: [Synth 8-6901] identifier 'mode1' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:120]
WARNING: [Synth 8-6901] identifier 'mode2' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:121]
WARNING: [Synth 8-6901] identifier 'mode1' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:126]
WARNING: [Synth 8-6901] identifier 'mode2' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:127]
WARNING: [Synth 8-6901] identifier 'mode1' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:152]
WARNING: [Synth 8-6901] identifier 'reset1' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:153]
WARNING: [Synth 8-6901] identifier 'mode1' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:156]
WARNING: [Synth 8-6901] identifier 'reset1' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:157]
WARNING: [Synth 8-6901] identifier 'mode1' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:160]
WARNING: [Synth 8-6901] identifier 'reset1' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:161]
WARNING: [Synth 8-6901] identifier 'mode2' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:168]
WARNING: [Synth 8-6901] identifier 'reset2' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:169]
WARNING: [Synth 8-6901] identifier 'mode2' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:172]
WARNING: [Synth 8-6901] identifier 'reset2' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:173]
WARNING: [Synth 8-6901] identifier 'mode2' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:176]
WARNING: [Synth 8-6901] identifier 'reset2' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:177]
WARNING: [Synth 8-6901] identifier 'add_data' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:207]
WARNING: [Synth 8-6901] identifier 'km_data' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:207]
WARNING: [Synth 8-6901] identifier 'reset0' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:209]
WARNING: [Synth 8-6901] identifier 'reset0' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:212]
WARNING: [Synth 8-6901] identifier 'mode0' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:213]
WARNING: [Synth 8-6901] identifier 'add_data' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:219]
WARNING: [Synth 8-6901] identifier 'wait_data' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:219]
WARNING: [Synth 8-6901] identifier 'reset0' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:221]
WARNING: [Synth 8-6901] identifier 'reset0' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:224]
WARNING: [Synth 8-6901] identifier 'mode0' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:225]
WARNING: [Synth 8-6901] identifier 'reset0' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:231]
WARNING: [Synth 8-6901] identifier 'mode0' is used before its declaration [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:232]
INFO: [Synth 8-11241] undeclared symbol 'clk8', assumed default net type 'wire' [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:714]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'seg' is not allowed [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:777]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'seg1' is not allowed [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:778]
WARNING: [Synth 8-11121] redeclaration of ANSI port 'an' is not allowed [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:779]
INFO: [Synth 8-6157] synthesizing module 'whole_work' [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:22]
INFO: [Synth 8-6157] synthesizing module 'fare_meter' [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:51]
INFO: [Synth 8-6157] synthesizing module 'Decimal_Counter' [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:629]
INFO: [Synth 8-6157] synthesizing module 'mode10_IP_0' [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:720]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:736]
INFO: [Synth 8-6155] done synthesizing module 'mode10_IP_0' (0#1) [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:720]
INFO: [Synth 8-6155] done synthesizing module 'Decimal_Counter' (0#1) [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:629]
WARNING: [Synth 8-6090] variable 'reset4' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:145]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:134]
WARNING: [Synth 8-6090] variable 'reset1' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:161]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:150]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:166]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:182]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:131]
WARNING: [Synth 8-6090] variable 'count_clk' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:238]
WARNING: [Synth 8-6090] variable 'clk_2' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:239]
INFO: [Synth 8-6155] done synthesizing module 'fare_meter' (0#1) [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:51]
INFO: [Synth 8-6157] synthesizing module 'v_smg_1' [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:768]
INFO: [Synth 8-226] default block is never used [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:800]
WARNING: [Synth 8-567] referenced signal 'an' should be on the sensitivity list [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:848]
INFO: [Synth 8-6155] done synthesizing module 'v_smg_1' (0#1) [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:768]
INFO: [Synth 8-6155] done synthesizing module 'whole_work' (0#1) [C:/Users/32081/Desktop/project_1/project_1.srcs/sources_1/new/srbj.v:22]
WARNING: [Synth 8-7129] Port sw[20] in module v_smg_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2543.980 ; gain = 536.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2543.980 ; gain = 536.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2543.980 ; gain = 536.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2543.980 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/32081/Desktop/project_1/project_1.srcs/constrs_1/new/screen.xdc]
Finished Parsing XDC File [C:/Users/32081/Desktop/project_1/project_1.srcs/constrs_1/new/screen.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2638.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2677.949 ; gain = 670.543
25 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 2677.949 ; gain = 786.766
reset_run synth_1
launch_runs synth_1 -jobs 20
[Tue Nov 28 22:50:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/32081/Desktop/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 20
[Tue Nov 28 22:52:09 2023] Launched impl_1...
Run output will be captured here: C:/Users/32081/Desktop/project_1/project_1.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Nov 28 22:54:08 2023] Launched impl_1...
Run output will be captured here: C:/Users/32081/Desktop/project_1/project_1.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。

****** Xilinx hw_server v2023.2
  **** Build date : Oct 13 2023 at 21:31:40
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:0
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:
ECHO 处于关闭状态。
ECHO 处于关闭状态。


******** Xilinx cs_server v2023.2.0
  ****** Build date   : Oct 10 2023-12:01:56
    **** Build number : 2023.2.1696910516
      ** Copyright 2017-2022 Xilinx, Inc. All Rights Reserved.
      ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:17 . Memory (MB): peak = 2688.141 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {C:/Users/32081/Desktop/project_1/project_1.runs/impl_1/whole_work.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/32081/Desktop/project_1/project_1.runs/impl_1/whole_work.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 28 22:59:37 2023...
