Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr  2 17:40:44 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_counter_up_down_timing_summary_routed.rpt -pb top_counter_up_down_timing_summary_routed.pb -rpx top_counter_up_down_timing_summary_routed.rpx -warn_on_violation
| Design       : top_counter_up_down
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (24)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (2)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (24)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: u_uart_tx/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_uart_tx/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: uuart/u_uart_fsm/rx_done_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.223        0.000                      0                  163        0.174        0.000                      0                  163        4.500        0.000                       0                   129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.223        0.000                      0                  163        0.174        0.000                      0                  163        4.500        0.000                       0                   129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.749ns  (logic 1.188ns (25.018%)  route 3.561ns (74.982%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.632     5.153    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.801     7.410    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.562 f  U_Counter/U_Counter_Up_Down/counter[13]_i_12/O
                         net (fo=1, routed)           0.429     7.991    U_Counter/U_Counter_Up_Down/counter[13]_i_12_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I0_O)        0.332     8.323 r  U_Counter/U_Counter_Up_Down/counter[13]_i_8/O
                         net (fo=1, routed)           0.444     8.767    U_Counter/U_Counter_Up_Down/counter[13]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.891 r  U_Counter/U_Counter_Up_Down/counter[13]_i_3/O
                         net (fo=14, routed)          0.887     9.778    U_Counter/U_Counter_Up_Down/counter[13]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.902 r  U_Counter/U_Counter_Up_Down/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     9.902    U_Counter/U_Counter_Up_Down/p_1_in[10]
    SLICE_X61Y14         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.513    14.854    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y14         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[10]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.032    15.125    U_Counter/U_Counter_Up_Down/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -9.902    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.745ns  (logic 1.188ns (25.036%)  route 3.557ns (74.964%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.632     5.153    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.801     7.410    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.562 r  U_Counter/U_Counter_Up_Down/counter[13]_i_12/O
                         net (fo=1, routed)           0.429     7.991    U_Counter/U_Counter_Up_Down/counter[13]_i_12_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I0_O)        0.332     8.323 f  U_Counter/U_Counter_Up_Down/counter[13]_i_8/O
                         net (fo=1, routed)           0.444     8.767    U_Counter/U_Counter_Up_Down/counter[13]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.891 f  U_Counter/U_Counter_Up_Down/counter[13]_i_3/O
                         net (fo=14, routed)          0.883     9.774    U_Counter/U_Counter_Up_Down/counter[13]_i_3_n_0
    SLICE_X61Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.898 r  U_Counter/U_Counter_Up_Down/counter[12]_i_1/O
                         net (fo=1, routed)           0.000     9.898    U_Counter/U_Counter_Up_Down/p_1_in[12]
    SLICE_X61Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.513    14.854    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[12]/C
                         clock pessimism              0.299    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X61Y13         FDCE (Setup_fdce_C_D)        0.029    15.147    U_Counter/U_Counter_Up_Down/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.898    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.747ns  (logic 1.076ns (22.666%)  route 3.671ns (77.334%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.635     5.156    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.261    U_Counter/U_Clk_Div_10Hz/div_counter[22]
    SLICE_X63Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.385 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.816    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.940 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.511    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.210    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.334 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.445     9.779    U_Counter/U_Clk_Div_10Hz/tick_0
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.903 r  U_Counter/U_Clk_Div_10Hz/div_counter[22]_i_1/O
                         net (fo=1, routed)           0.000     9.903    U_Counter/U_Clk_Div_10Hz/div_counter_1[22]
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.516    14.857    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X63Y11         FDCE (Setup_fdce_C_D)        0.031    15.152    U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.903    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.775ns  (logic 1.104ns (23.120%)  route 3.671ns (76.880%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.635     5.156    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.261    U_Counter/U_Clk_Div_10Hz/div_counter[22]
    SLICE_X63Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.385 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.816    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.940 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.511    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.210    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.334 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.445     9.779    U_Counter/U_Clk_Div_10Hz/tick_0
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.152     9.931 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.931    U_Counter/U_Clk_Div_10Hz/div_counter_1[23]
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.516    14.857    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[23]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X63Y11         FDCE (Setup_fdce_C_D)        0.075    15.196    U_Counter/U_Clk_Div_10Hz/div_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.436ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.534ns  (logic 1.502ns (33.126%)  route 3.032ns (66.874%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.632     5.153    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  U_Counter/U_Counter_Up_Down/counter_reg[12]/Q
                         net (fo=46, routed)          2.089     7.698    U_Counter/U_Counter_Up_Down/Q[12]
    SLICE_X59Y14         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     8.223 r  U_Counter/U_Counter_Up_Down/counter_reg[12]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.223    U_Counter/U_Counter_Up_Down/counter_reg[12]_i_3_n_0
    SLICE_X59Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.445 r  U_Counter/U_Counter_Up_Down/counter_reg[13]_i_6/O[0]
                         net (fo=1, routed)           0.944     9.389    U_Counter/U_Counter_Up_Down/counter_reg[13]_i_6_n_7
    SLICE_X61Y14         LUT6 (Prop_lut6_I5_O)        0.299     9.688 r  U_Counter/U_Counter_Up_Down/counter[13]_i_2/O
                         net (fo=1, routed)           0.000     9.688    U_Counter/U_Counter_Up_Down/p_1_in[13]
    SLICE_X61Y14         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.513    14.854    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y14         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[13]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.031    15.124    U_Counter/U_Counter_Up_Down/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.442ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.514ns  (logic 1.188ns (26.318%)  route 3.326ns (73.682%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.632     5.153    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 r  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.801     7.410    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.562 r  U_Counter/U_Counter_Up_Down/counter[13]_i_12/O
                         net (fo=1, routed)           0.429     7.991    U_Counter/U_Counter_Up_Down/counter[13]_i_12_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I0_O)        0.332     8.323 f  U_Counter/U_Counter_Up_Down/counter[13]_i_8/O
                         net (fo=1, routed)           0.444     8.767    U_Counter/U_Counter_Up_Down/counter[13]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.891 f  U_Counter/U_Counter_Up_Down/counter[13]_i_3/O
                         net (fo=14, routed)          0.652     9.543    U_Counter/U_Counter_Up_Down/counter[13]_i_3_n_0
    SLICE_X62Y13         LUT6 (Prop_lut6_I2_O)        0.124     9.667 r  U_Counter/U_Counter_Up_Down/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.667    U_Counter/U_Counter_Up_Down/p_1_in[5]
    SLICE_X62Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.514    14.855    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X62Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[5]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y13         FDCE (Setup_fdce_C_D)        0.029    15.109    U_Counter/U_Counter_Up_Down/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.109    
                         arrival time                          -9.667    
  -------------------------------------------------------------------
                         slack                                  5.442    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.503ns  (logic 1.188ns (26.384%)  route 3.315ns (73.616%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.632     5.153    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.801     7.410    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.562 f  U_Counter/U_Counter_Up_Down/counter[13]_i_12/O
                         net (fo=1, routed)           0.429     7.991    U_Counter/U_Counter_Up_Down/counter[13]_i_12_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I0_O)        0.332     8.323 r  U_Counter/U_Counter_Up_Down/counter[13]_i_8/O
                         net (fo=1, routed)           0.444     8.767    U_Counter/U_Counter_Up_Down/counter[13]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.891 r  U_Counter/U_Counter_Up_Down/counter[13]_i_3/O
                         net (fo=14, routed)          0.641     9.532    U_Counter/U_Counter_Up_Down/counter[13]_i_3_n_0
    SLICE_X62Y13         LUT5 (Prop_lut5_I2_O)        0.124     9.656 r  U_Counter/U_Counter_Up_Down/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     9.656    U_Counter/U_Counter_Up_Down/p_1_in[0]
    SLICE_X62Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.514    14.855    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X62Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[0]/C
                         clock pessimism              0.260    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X62Y13         FDCE (Setup_fdce_C_D)        0.031    15.111    U_Counter/U_Counter_Up_Down/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.111    
                         arrival time                          -9.656    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.525ns  (logic 1.076ns (23.778%)  route 3.449ns (76.222%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.635     5.156    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.261    U_Counter/U_Clk_Div_10Hz/div_counter[22]
    SLICE_X63Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.385 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.816    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.940 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.511    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.210    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.334 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.223     9.557    U_Counter/U_Clk_Div_10Hz/tick_0
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.124     9.681 r  U_Counter/U_Clk_Div_10Hz/div_counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.681    U_Counter/U_Clk_Div_10Hz/div_counter_1[18]
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.516    14.857    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[18]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X63Y11         FDCE (Setup_fdce_C_D)        0.029    15.150    U_Counter/U_Clk_Div_10Hz/div_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -9.681    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 U_Counter/U_Counter_Up_Down/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Counter_Up_Down/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.499ns  (logic 1.188ns (26.404%)  route 3.311ns (73.596%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.632     5.153    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y13         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDCE (Prop_fdce_C_Q)         0.456     5.609 f  U_Counter/U_Counter_Up_Down/counter_reg[7]/Q
                         net (fo=32, routed)          1.801     7.410    U_Counter/U_Counter_Up_Down/Q[7]
    SLICE_X58Y17         LUT2 (Prop_lut2_I1_O)        0.152     7.562 f  U_Counter/U_Counter_Up_Down/counter[13]_i_12/O
                         net (fo=1, routed)           0.429     7.991    U_Counter/U_Counter_Up_Down/counter[13]_i_12_n_0
    SLICE_X58Y16         LUT6 (Prop_lut6_I0_O)        0.332     8.323 r  U_Counter/U_Counter_Up_Down/counter[13]_i_8/O
                         net (fo=1, routed)           0.444     8.767    U_Counter/U_Counter_Up_Down/counter[13]_i_8_n_0
    SLICE_X62Y14         LUT6 (Prop_lut6_I5_O)        0.124     8.891 r  U_Counter/U_Counter_Up_Down/counter[13]_i_3/O
                         net (fo=14, routed)          0.637     9.529    U_Counter/U_Counter_Up_Down/counter[13]_i_3_n_0
    SLICE_X61Y14         LUT6 (Prop_lut6_I2_O)        0.124     9.653 r  U_Counter/U_Counter_Up_Down/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     9.653    U_Counter/U_Counter_Up_Down/p_1_in[9]
    SLICE_X61Y14         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.513    14.854    U_Counter/U_Counter_Up_Down/CLK
    SLICE_X61Y14         FDCE                                         r  U_Counter/U_Counter_Up_Down/counter_reg[9]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X61Y14         FDCE (Setup_fdce_C_D)        0.031    15.124    U_Counter/U_Counter_Up_Down/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.124    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.489ns  (required time - arrival time)
  Source:                 U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_Counter/U_Clk_Div_10Hz/div_counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.551ns  (logic 1.102ns (24.214%)  route 3.449ns (75.786%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.635     5.156    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[22]/Q
                         net (fo=2, routed)           0.649     6.261    U_Counter/U_Clk_Div_10Hz/div_counter[22]
    SLICE_X63Y11         LUT4 (Prop_lut4_I3_O)        0.124     6.385 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7/O
                         net (fo=1, routed)           0.431     6.816    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_7_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I4_O)        0.124     6.940 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6/O
                         net (fo=1, routed)           0.572     7.511    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_6_n_0
    SLICE_X63Y8          LUT6 (Prop_lut6_I5_O)        0.124     7.635 r  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3/O
                         net (fo=1, routed)           0.575     8.210    U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_3_n_0
    SLICE_X63Y6          LUT6 (Prop_lut6_I0_O)        0.124     8.334 f  U_Counter/U_Clk_Div_10Hz/div_counter[23]_i_2/O
                         net (fo=24, routed)          1.223     9.557    U_Counter/U_Clk_Div_10Hz/tick_0
    SLICE_X63Y11         LUT2 (Prop_lut2_I0_O)        0.150     9.707 r  U_Counter/U_Clk_Div_10Hz/div_counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.707    U_Counter/U_Clk_Div_10Hz/div_counter_1[21]
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         1.516    14.857    U_Counter/U_Clk_Div_10Hz/CLK
    SLICE_X63Y11         FDCE                                         r  U_Counter/U_Clk_Div_10Hz/div_counter_reg[21]/C
                         clock pessimism              0.299    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X63Y11         FDCE (Setup_fdce_C_D)        0.075    15.196    U_Counter/U_Clk_Div_10Hz/div_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -9.707    
  -------------------------------------------------------------------
                         slack                                  5.489    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 u_ASCII/clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cu/o_updown_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.752%)  route 0.125ns (40.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.592     1.475    u_ASCII/CLK
    SLICE_X59Y10         FDCE                                         r  u_ASCII/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_ASCII/clear_reg/Q
                         net (fo=4, routed)           0.125     1.741    u_cu/w_clear
    SLICE_X60Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.786 r  u_cu/o_updown_i_1/O
                         net (fo=1, routed)           0.000     1.786    u_cu/o_updown_i_1_n_0
    SLICE_X60Y10         FDCE                                         r  u_cu/o_updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.862     1.989    u_cu/CLK
    SLICE_X60Y10         FDCE                                         r  u_cu/o_updown_reg/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y10         FDCE (Hold_fdce_C_D)         0.121     1.612    u_cu/o_updown_reg
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_ASCII/clear_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cu/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.186ns (59.371%)  route 0.127ns (40.629%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.592     1.475    u_ASCII/CLK
    SLICE_X59Y10         FDCE                                         r  u_ASCII/clear_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 f  u_ASCII/clear_reg/Q
                         net (fo=4, routed)           0.127     1.743    u_cu/w_clear
    SLICE_X60Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.788 r  u_cu/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.788    u_cu/FSM_onehot_state[1]_i_1_n_0
    SLICE_X60Y10         FDCE                                         r  u_cu/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.862     1.989    u_cu/CLK
    SLICE_X60Y10         FDCE                                         r  u_cu/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y10         FDCE (Hold_fdce_C_D)         0.121     1.612    u_cu/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_ASCII/run_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_cu/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.158%)  route 0.145ns (43.842%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.592     1.475    u_ASCII/CLK
    SLICE_X59Y10         FDCE                                         r  u_ASCII/run_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y10         FDCE (Prop_fdce_C_Q)         0.141     1.616 r  u_ASCII/run_reg/Q
                         net (fo=2, routed)           0.145     1.761    u_cu/w_run
    SLICE_X60Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.806 r  u_cu/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    u_cu/FSM_onehot_state[0]_i_1_n_0
    SLICE_X60Y10         FDPE                                         r  u_cu/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.862     1.989    u_cu/CLK
    SLICE_X60Y10         FDPE                                         r  u_cu/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.498     1.491    
    SLICE_X60Y10         FDPE (Hold_fdpe_C_D)         0.121     1.612    u_cu/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uuart/u_uart_fsm/data_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/u_uart_fsm/data_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.894%)  route 0.087ns (26.106%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.567     1.450    uuart/u_uart_fsm/CLK
    SLICE_X56Y9          FDCE                                         r  uuart/u_uart_fsm/data_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y9          FDCE (Prop_fdce_C_Q)         0.148     1.598 r  uuart/u_uart_fsm/data_count_reg[3]/Q
                         net (fo=5, routed)           0.087     1.685    uuart/u_uart_fsm/data_count_reg_n_0_[3]
    SLICE_X56Y9          LUT6 (Prop_lut6_I3_O)        0.098     1.783 r  uuart/u_uart_fsm/data_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.783    uuart/u_uart_fsm/data_count[4]_i_2_n_0
    SLICE_X56Y9          FDCE                                         r  uuart/u_uart_fsm/data_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.836     1.963    uuart/u_uart_fsm/CLK
    SLICE_X56Y9          FDCE                                         r  uuart/u_uart_fsm/data_count_reg[4]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X56Y9          FDCE (Hold_fdce_C_D)         0.121     1.571    uuart/u_uart_fsm/data_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.783    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uuart/u_uart_fsm/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/u_uart_fsm/tick_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.213ns (62.551%)  route 0.128ns (37.449%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.565     1.448    uuart/u_uart_fsm/CLK
    SLICE_X54Y9          FDCE                                         r  uuart/u_uart_fsm/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  uuart/u_uart_fsm/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.128     1.740    uuart/u_uart_fsm/tick_count[0]
    SLICE_X55Y9          LUT5 (Prop_lut5_I2_O)        0.049     1.789 r  uuart/u_uart_fsm/tick_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.789    uuart/u_uart_fsm/tick_count[3]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  uuart/u_uart_fsm/tick_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.836     1.963    uuart/u_uart_fsm/CLK
    SLICE_X55Y9          FDCE                                         r  uuart/u_uart_fsm/tick_count_reg[3]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X55Y9          FDCE (Hold_fdce_C_D)         0.107     1.568    uuart/u_uart_fsm/tick_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 uuart/u_uart_fsm/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/u_uart_fsm/tick_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.565     1.448    uuart/u_uart_fsm/CLK
    SLICE_X54Y9          FDCE                                         r  uuart/u_uart_fsm/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.164     1.612 r  uuart/u_uart_fsm/tick_count_reg[0]/Q
                         net (fo=8, routed)           0.128     1.740    uuart/u_uart_fsm/tick_count[0]
    SLICE_X55Y9          LUT4 (Prop_lut4_I3_O)        0.045     1.785 r  uuart/u_uart_fsm/tick_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.785    uuart/u_uart_fsm/tick_count[2]_i_1_n_0
    SLICE_X55Y9          FDCE                                         r  uuart/u_uart_fsm/tick_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.836     1.963    uuart/u_uart_fsm/CLK
    SLICE_X55Y9          FDCE                                         r  uuart/u_uart_fsm/tick_count_reg[2]/C
                         clock pessimism             -0.502     1.461    
    SLICE_X55Y9          FDCE (Hold_fdce_C_D)         0.092     1.553    uuart/u_uart_fsm/tick_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 uuart/u_uart_fsm/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uuart/u_uart_fsm/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.212ns (55.625%)  route 0.169ns (44.375%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.566     1.449    uuart/u_uart_fsm/CLK
    SLICE_X56Y10         FDCE                                         r  uuart/u_uart_fsm/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.164     1.613 r  uuart/u_uart_fsm/data_count_reg[0]/Q
                         net (fo=14, routed)          0.169     1.782    uuart/u_uart_fsm/data_count_reg_n_0_[0]
    SLICE_X56Y9          LUT5 (Prop_lut5_I1_O)        0.048     1.830 r  uuart/u_uart_fsm/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.830    uuart/u_uart_fsm/data_count[3]_i_1_n_0
    SLICE_X56Y9          FDCE                                         r  uuart/u_uart_fsm/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.836     1.963    uuart/u_uart_fsm/CLK
    SLICE_X56Y9          FDCE                                         r  uuart/u_uart_fsm/data_count_reg[3]/C
                         clock pessimism             -0.497     1.466    
    SLICE_X56Y9          FDCE (Hold_fdce_C_D)         0.131     1.597    uuart/u_uart_fsm/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 u_uart_tx/tick_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_uart_tx/tick_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.430%)  route 0.144ns (43.570%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.567     1.450    u_uart_tx/CLK
    SLICE_X57Y8          FDCE                                         r  u_uart_tx/tick_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y8          FDCE (Prop_fdce_C_Q)         0.141     1.591 f  u_uart_tx/tick_count_reg[0]/Q
                         net (fo=6, routed)           0.144     1.735    u_uart_tx/tick_count[0]
    SLICE_X57Y8          LUT6 (Prop_lut6_I2_O)        0.045     1.780 r  u_uart_tx/tick_count[4]_i_2__0/O
                         net (fo=1, routed)           0.000     1.780    u_uart_tx/tick_count[4]_i_2__0_n_0
    SLICE_X57Y8          FDCE                                         r  u_uart_tx/tick_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.836     1.963    u_uart_tx/CLK
    SLICE_X57Y8          FDCE                                         r  u_uart_tx/tick_count_reg[4]/C
                         clock pessimism             -0.513     1.450    
    SLICE_X57Y8          FDCE (Hold_fdce_C_D)         0.092     1.542    u_uart_tx/tick_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 uuart/u_uart_fsm/rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ASCII/updown_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.447%)  route 0.171ns (47.553%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.593     1.476    uuart/u_uart_fsm/CLK
    SLICE_X58Y9          FDCE                                         r  uuart/u_uart_fsm/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uuart/u_uart_fsm/rx_data_reg[4]/Q
                         net (fo=6, routed)           0.171     1.788    uuart/u_uart_fsm/rx_data_reg[4]_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I1_O)        0.048     1.836 r  uuart/u_uart_fsm/updown_i_1/O
                         net (fo=1, routed)           0.000     1.836    u_ASCII/updown_next0_out
    SLICE_X59Y10         FDCE                                         r  u_ASCII/updown_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.862     1.989    u_ASCII/CLK
    SLICE_X59Y10         FDCE                                         r  u_ASCII/updown_reg/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.107     1.598    u_ASCII/updown_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 uuart/u_uart_fsm/rx_data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_ASCII/stop_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.190ns (52.434%)  route 0.172ns (47.566%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.593     1.476    uuart/u_uart_fsm/CLK
    SLICE_X58Y9          FDCE                                         r  uuart/u_uart_fsm/rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y9          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  uuart/u_uart_fsm/rx_data_reg[4]/Q
                         net (fo=6, routed)           0.172     1.789    uuart/u_uart_fsm/rx_data_reg[4]_0
    SLICE_X59Y10         LUT5 (Prop_lut5_I0_O)        0.049     1.838 r  uuart/u_uart_fsm/stop_i_1/O
                         net (fo=1, routed)           0.000     1.838    u_ASCII/stop_next2_out
    SLICE_X59Y10         FDCE                                         r  u_ASCII/stop_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=128, routed)         0.862     1.989    u_ASCII/CLK
    SLICE_X59Y10         FDCE                                         r  u_ASCII/stop_reg/C
                         clock pessimism             -0.498     1.491    
    SLICE_X59Y10         FDCE (Hold_fdce_C_D)         0.107     1.598    u_ASCII/stop_reg
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_Counter/U_Counter_Up_Down/counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_Counter/U_Counter_Up_Down/counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y12   U_Counter/U_Counter_Up_Down/counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_Counter/U_Counter_Up_Down/counter_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y13   U_Counter/U_Counter_Up_Down/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y12   U_Counter/U_Counter_Up_Down/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y13   U_Counter/U_Counter_Up_Down/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y13   U_Counter/U_Counter_Up_Down/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y20   U_FndController/U_Conter_2big/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_FndController/U_Conter_2big/count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   uuart/u_clk_div_a/div_counter_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   uuart/u_clk_div_a/div_counter_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   uuart/u_clk_div_a/div_counter_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   uuart/u_clk_div_a/div_counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   uuart/u_clk_div_a/div_counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   U_FndController/U_Conter_2big/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y13   uuart/u_clk_div_a/div_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   uuart/u_clk_div_a/div_counter_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y14   uuart/u_clk_div_a/div_counter_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   uuart/u_clk_div_a/div_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   uuart/u_clk_div_a/div_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   uuart/u_clk_div_a/div_counter_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   uuart/u_clk_div_a/div_counter_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   uuart/u_clk_div_a/div_counter_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   uuart/u_clk_div_a/div_counter_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   uuart/u_clk_div_a/div_counter_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y11   uuart/u_clk_div_a/div_counter_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y10   uuart/u_clk_div_a/tick_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X57Y9    uuart/u_uart_fsm/FSM_sequential_state_reg[0]/C



