{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1434522090905 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1434522090905 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 16 23:21:30 2015 " "Processing started: Tue Jun 16 23:21:30 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1434522090905 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1434522090905 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_LPC_FPGA -c top_HMC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_LPC_FPGA -c top_HMC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1434522090906 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1434522098325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/LPC_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/LPC_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys " "Found entity 1: LPC_qsys" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2 " "Found entity 1: LPC_qsys_mm_interconnect_2" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LPC_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120323 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_rsp_mux " "Found entity 1: LPC_qsys_mm_interconnect_2_rsp_mux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_rsp_demux " "Found entity 1: LPC_qsys_mm_interconnect_2_rsp_demux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_cmd_mux " "Found entity 1: LPC_qsys_mm_interconnect_2_cmd_mux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_cmd_demux " "Found entity 1: LPC_qsys_mm_interconnect_2_cmd_demux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120328 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120334 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120339 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_mm_interconnect_2_router_001.sv(48) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120340 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_mm_interconnect_2_router_001.sv(49) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_router_001_default_decode " "Found entity 1: LPC_qsys_mm_interconnect_2_router_001_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120341 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_mm_interconnect_2_router_001 " "Found entity 2: LPC_qsys_mm_interconnect_2_router_001" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120341 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_2_router_default_decode " "Found entity 1: LPC_qsys_mm_interconnect_2_router_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120343 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_mm_interconnect_2_router " "Found entity 2: LPC_qsys_mm_interconnect_2_router" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120347 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_1 " "Found entity 1: LPC_qsys_mm_interconnect_1" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: LPC_qsys_mm_interconnect_0_rsp_mux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: LPC_qsys_mm_interconnect_0_cmd_mux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: LPC_qsys_mm_interconnect_0_cmd_demux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120371 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120372 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_1_router_001_default_decode " "Found entity 1: LPC_qsys_mm_interconnect_1_router_001_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120373 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_mm_interconnect_1_router_001 " "Found entity 2: LPC_qsys_mm_interconnect_1_router_001" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120373 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120374 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: LPC_qsys_mm_interconnect_0_router_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120375 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_mm_interconnect_0_router " "Found entity 2: LPC_qsys_mm_interconnect_0_router" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_0 " "Found entity 1: LPC_qsys_mm_interconnect_0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120379 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LPC_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: LPC_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120381 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_mm_interconnect_0_router_001 " "Found entity 2: LPC_qsys_mm_interconnect_0_router_001" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120382 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "null read_master.v(44) " "Verilog HDL Declaration warning at read_master.v(44): \"null\" is SystemVerilog-2005 keyword" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 44 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1434522120383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master " "Found entity 1: LPC_qsys_JTAG_master" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master_p2b_adapter " "Found entity 1: LPC_qsys_JTAG_master_p2b_adapter" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master_b2p_adapter " "Found entity 1: LPC_qsys_JTAG_master_b2p_adapter" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120392 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120392 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120392 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120392 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120392 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120392 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_JTAG_master_timing_adt " "Found entity 1: LPC_qsys_JTAG_master_timing_adt" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120401 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120401 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface " "Found entity 1: LPC_qsys_DDR3_interface" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_mm_interconnect_1 " "Found entity 1: LPC_qsys_DDR3_interface_mm_interconnect_1" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0 " "Found entity 1: LPC_qsys_DDR3_interface_s0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120454 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120454 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001 " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "LPC_qsys/synthesis/submodules/sequencer_reg_file.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_simple_avalon_mm_bridge " "Found entity 1: altera_mem_if_simple_avalon_mm_bridge" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_simple_avalon_mm_bridge.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120462 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120465 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router " "Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_irq_mapper " "Found entity 1: LPC_qsys_DDR3_interface_s0_irq_mapper" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_irq_mapper.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120473 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004 " "Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120474 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120475 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003 " "Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001 " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0 " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120499 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002 " "Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120501 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006 " "Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120505 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120506 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1434522120506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120507 ""} { "Info" "ISGN_ENTITY_NAME" "2 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001 " "Found entity 2: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0_clock_pair_generator " "Found entity 1: LPC_qsys_DDR3_interface_p0_clock_pair_generator" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_clock_pair_generator.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads " "Found entity 1: LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0_acv_hard_memphy " "Found entity 1: LPC_qsys_DDR3_interface_p0_acv_hard_memphy" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0_acv_ldc " "Found entity 1: LPC_qsys_DDR3_interface_p0_acv_ldc" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_ldc.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0_acv_hard_io_pads " "Found entity 1: LPC_qsys_DDR3_interface_p0_acv_hard_io_pads" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0_generic_ddio " "Found entity 1: LPC_qsys_DDR3_interface_p0_generic_ddio" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_generic_ddio.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120576 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0_reset " "Found entity 1: LPC_qsys_DDR3_interface_p0_reset" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0_reset_sync " "Found entity 1: LPC_qsys_DDR3_interface_p0_reset_sync" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset_sync.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0_phy_csr " "Found entity 1: LPC_qsys_DDR3_interface_p0_phy_csr" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_phy_csr.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0_iss_probe " "Found entity 1: LPC_qsys_DDR3_interface_p0_iss_probe" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_iss_probe.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0 " "Found entity 1: LPC_qsys_DDR3_interface_p0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_p0_altdqdqs " "Found entity 1: LPC_qsys_DDR3_interface_p0_altdqdqs" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "LPC_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LPC_qsys_DDR3_interface_pll0 " "Found entity 1: LPC_qsys_DDR3_interface_pll0" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/LinearPrediction.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/LinearPrediction.v" { { "Info" "ISGN_ENTITY_NAME" "1 LinearPrediction " "Found entity 1: LinearPrediction" {  } { { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522120597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522120597 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "start write_master.v(47) " "Verilog HDL Implicit Net warning at write_master.v(47): created implicit net for \"start\"" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522120599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset write_master.v(49) " "Verilog HDL Implicit Net warning at write_master.v(49): created implicit net for \"reset\"" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522120599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset read_master.v(58) " "Verilog HDL Implicit Net warning at read_master.v(58): created implicit net for \"reset\"" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522120599 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tatus_local_cal_success LinearPrediction.v(48) " "Verilog HDL Implicit Net warning at LinearPrediction.v(48): created implicit net for \"tatus_local_cal_success\"" {  } { { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522120599 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "LinearPrediction " "Elaborating entity \"LinearPrediction\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1434522120846 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "status_local_cal_success LinearPrediction.v(20) " "Output port \"status_local_cal_success\" at LinearPrediction.v(20) has no driver" {  } { { "verilog/LinearPrediction.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1434522120849 "|LinearPrediction"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys LPC_qsys:LPC_qsys " "Elaborating entity \"LPC_qsys\" for hierarchy \"LPC_qsys:LPC_qsys\"" {  } { { "verilog/LinearPrediction.v" "LPC_qsys" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/verilog/LinearPrediction.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522120862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface " "Elaborating entity \"LPC_qsys_DDR3_interface\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "ddr3_interface" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522120910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_pll0 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_pll0:pll0 " "Elaborating entity \"LPC_qsys_DDR3_interface_pll0\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_pll0:pll0\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" "pll0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121003 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular pll emif simulation models LPC_qsys_DDR3_interface_pll0.sv(157) " "Verilog HDL Display System Task info at LPC_qsys_DDR3_interface_pll0.sv(157): Using Regular pll emif simulation models" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_pll0.sv" 157 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1434522121006 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_pll0:pll0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0 " "Elaborating entity \"LPC_qsys_DDR3_interface_p0\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" "p0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121043 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models LPC_qsys_DDR3_interface_p0.sv(405) " "Verilog HDL Display System Task info at LPC_qsys_DDR3_interface_p0.sv(405): Using Regular core emif simulation models" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Quartus II" 0 -1 1434522121047 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_acv_hard_memphy LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_acv_hard_memphy\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv" "umemphy" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121117 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "seq_calib_init_reg LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v(436) " "Verilog HDL or VHDL warning at LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v(436): object \"seq_calib_init_reg\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" 436 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434522121123 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522121124 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_reset LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_reset:ureset " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_reset\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_reset:ureset\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" "ureset" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_reset_sync LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_reset:ureset\|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_afi_clk " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_reset_sync\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_reset:ureset\|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_afi_clk\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v" "ureset_afi_clk" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_reset_sync LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_reset:ureset\|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_ctl_reset_clk " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_reset_sync\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_reset:ureset\|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_ctl_reset_clk\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v" "ureset_ctl_reset_clk" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_reset_sync LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_reset:ureset\|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_addr_cmd_clk " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_reset_sync\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_reset:ureset\|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_addr_cmd_clk\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v" "ureset_addr_cmd_clk" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_reset_sync LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_reset:ureset\|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_avl_clk " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_reset_sync\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_reset:ureset\|LPC_qsys_DDR3_interface_p0_reset_sync:ureset_avl_clk\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v" "ureset_avl_clk" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_reset.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_acv_ldc LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_ldc:memphy_ldc " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_acv_ldc\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_ldc:memphy_ldc\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_acv_hard_io_pads LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_acv_hard_io_pads\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" "uio_pads" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121362 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..68\] LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[179..68\]\" at LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1434522121379 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v(192) " "Output port \"ddio_phy_dqdin\[35..32\]\" at LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v(192) has no driver" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1434522121379 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_DDR3_interface_p0:p0|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_generic_ddio LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPC_qsys_DDR3_interface_p0_generic_ddio:uaddress_pad " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_generic_ddio\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPC_qsys_DDR3_interface_p0_generic_ddio:uaddress_pad\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_generic_ddio LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPC_qsys_DDR3_interface_p0_generic_ddio:ubank_pad " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_generic_ddio\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPC_qsys_DDR3_interface_p0_generic_ddio:ubank_pad\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_generic_ddio LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPC_qsys_DDR3_interface_p0_generic_ddio:ucmd_pad " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_generic_ddio\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPC_qsys_DDR3_interface_p0_generic_ddio:ucmd_pad\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_generic_ddio LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPC_qsys_DDR3_interface_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_generic_ddio\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPC_qsys_DDR3_interface_p0_generic_ddio:ureset_n_pad\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522121686 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121687 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121687 ""}  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434522121687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522121743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522121743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_clock_pair_generator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPC_qsys_DDR3_interface_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_clock_pair_generator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|LPC_qsys_DDR3_interface_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_p0_altdqdqs LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"LPC_qsys_DDR3_interface_p0_altdqdqs\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_p0:p0\|LPC_qsys_DDR3_interface_p0_acv_hard_memphy:umemphy\|LPC_qsys_DDR3_interface_p0_acv_hard_io_pads:uio_pads\|LPC_qsys_DDR3_interface_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_p0_altdqdqs.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522121783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" "s0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_rst LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst " "Elaborating entity \"altera_mem_if_sequencer_rst\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_rst:sequencer_rst\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" "sequencer_rst" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" "cpu_inst" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench\"" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 803 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\"" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "the_altsyncram" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522122393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEV " "Parameter \"intended_device_family\" = \"CYCLONEV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122394 ""}  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434522122394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mri1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mri1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mri1 " "Found entity 1: altsyncram_mri1" {  } { { "db/altsyncram_mri1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_mri1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522122469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522122469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mri1 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated " "Elaborating entity \"altsyncram_mri1\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_mri1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b " "Elaborating entity \"altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst\|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b\"" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" "altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_cpu_cv_synth_cpu_inst.v" 1288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_mgr LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst " "Elaborating entity \"sequencer_scc_mgr\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" "sequencer_scc_mgr_inst" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_reg_file LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst " "Elaborating entity \"sequencer_scc_reg_file\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\"" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_reg_file_inst" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv" 581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdpram LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborating entity \"altdpram\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v" "altdpram_component" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122752 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Elaborated megafunction instantiation \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\"" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522122772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component " "Instantiated megafunction \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr OFF " "Parameter \"indata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg INCLOCK " "Parameter \"indata_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix IV " "Parameter \"intended_device_family\" = \"Stratix IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altdpram " "Parameter \"lpm_type\" = \"altdpram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr OFF " "Parameter \"outdata_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg UNREGISTERED " "Parameter \"outdata_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_aclr OFF " "Parameter \"rdaddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdaddress_reg UNREGISTERED " "Parameter \"rdaddress_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr OFF " "Parameter \"rdcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg UNREGISTERED " "Parameter \"rdcontrol_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 19 " "Parameter \"width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad 6 " "Parameter \"widthad\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena 1 " "Parameter \"width_byteena\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_aclr OFF " "Parameter \"wraddress_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wraddress_reg INCLOCK " "Parameter \"wraddress_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr OFF " "Parameter \"wrcontrol_aclr\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_reg INCLOCK " "Parameter \"wrcontrol_reg\" = \"INCLOCK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122773 ""}  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_reg_file.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434522122773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_k3s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_k3s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_k3s1 " "Found entity 1: dpram_k3s1" {  } { { "db/dpram_k3s1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/dpram_k3s1.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522122835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522122835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_k3s1 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated " "Elaborating entity \"dpram_k3s1\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\"" {  } { { "altdpram.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/altdpram.tdf" 200 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522122931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522122931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/dpram_k3s1.tdf" "wr_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/dpram_k3s1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7hb " "Found entity 1: mux_7hb" {  } { { "db/mux_7hb.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/mux_7hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522122994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522122994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_7hb LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux " "Elaborating entity \"mux_7hb\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_reg_file:sequencer_scc_reg_file_inst\|altdpram:altdpram_component\|dpram_k3s1:auto_generated\|mux_7hb:rd_mux\"" {  } { { "db/dpram_k3s1.tdf" "rd_mux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/dpram_k3s1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522122996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_wrapper LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper " "Elaborating entity \"sequencer_scc_acv_wrapper\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\"" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv" "sequencer_scc_family_wrapper" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_mgr.sv" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_scc_acv_phase_decode LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst " "Elaborating entity \"sequencer_scc_acv_phase_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_scc_mgr:sequencer_scc_mgr_inst\|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper\|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst\"" {  } { { "LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "sequencer_scc_phase_decode_dqe_inst" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequencer_reg_file LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst " "Elaborating entity \"sequencer_reg_file\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" "sequencer_reg_file_inst" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPC_qsys/synthesis/submodules/sequencer_reg_file.sv" "altsyncram_component" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123049 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\"" {  } { { "LPC_qsys/synthesis/submodules/sequencer_reg_file.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522123067 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR0 " "Parameter \"address_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix III " "Parameter \"intended_device_family\" = \"Stratix III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123068 ""}  } { { "LPC_qsys/synthesis/submodules/sequencer_reg_file.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/sequencer_reg_file.sv" 134 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434522123068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c9v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c9v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c9v1 " "Found entity 1: altsyncram_c9v1" {  } { { "db/altsyncram_c9v1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_c9v1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522123134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522123134 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c9v1 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated " "Elaborating entity \"altsyncram_c9v1\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|sequencer_reg_file:sequencer_reg_file_inst\|altsyncram:altsyncram_component\|altsyncram_c9v1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_simple_avalon_mm_bridge LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge " "Elaborating entity \"altera_mem_if_simple_avalon_mm_bridge\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_simple_avalon_mm_bridge:hphy_bridge\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" "hphy_bridge" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_sequencer_mem_no_ifdef_params LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem " "Elaborating entity \"altera_mem_if_sequencer_mem_no_ifdef_params\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" "sequencer_mem" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "the_altsyncram" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123205 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\"" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 5888 " "Parameter \"maximum_depth\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 5888 " "Parameter \"numwords_a\" = \"5888\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file LPC_qsys_DDR3_interface_s0_sequencer_mem.hex " "Parameter \"init_file\" = \"LPC_qsys_DDR3_interface_s0_sequencer_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123221 ""}  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434522123221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_quk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_quk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_quk1 " "Found entity 1: altsyncram_quk1" {  } { { "db/altsyncram_quk1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/altsyncram_quk1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522123299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522123299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_quk1 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_quk1:auto_generated " "Elaborating entity \"altsyncram_quk1\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem\|altsyncram:the_altsyncram\|altsyncram_quk1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_bridge LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_avalon_mm_bridge:seq_bridge " "Elaborating entity \"altera_avalon_mm_bridge\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|altera_avalon_mm_bridge:seq_bridge\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" "seq_bridge" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" "mm_interconnect_0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522123708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_data_master_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "cpu_inst_data_master_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:seq_bridge_m0_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "seq_bridge_m0_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_inst_instruction_master_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:hphy_bridge_s0_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "hphy_bridge_s0_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_mem_s1_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "sequencer_mem_s1_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 727 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "sequencer_scc_mgr_inst_avl_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "sequencer_reg_file_inst_avl_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_data_master_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "cpu_inst_data_master_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 936 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:seq_bridge_m0_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "seq_bridge_m0_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_inst_instruction_master_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "cpu_inst_instruction_master_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:hphy_bridge_s0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:hphy_bridge_s0_agent_rsp_fifo\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "hphy_bridge_s0_agent_rsp_fifo" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "router" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router:router\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "router_001" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001:router_001\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002:router_002\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "router_002" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002:router_002\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002:router_002\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_003\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "router_003" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_003\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003:router_003\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004:router_004\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "router_004" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004:router_004\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004:router_004\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006:router_006\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "router_006" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006:router_006\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006:router_006\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:seq_bridge_m0_limiter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "seq_bridge_m0_limiter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "cmd_demux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "cmd_demux_002" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1835 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "cmd_mux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "cmd_mux_001" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1881 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001.sv" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "cmd_mux_003" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" "arb" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003.sv" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_cmd_mux_003:cmd_mux_003\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "rsp_demux_001" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 1967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "rsp_demux_003" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 2007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "rsp_mux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 2042 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "rsp_mux_002" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_s0_irq_mapper LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_irq_mapper:irq_mapper " "Elaborating entity \"LPC_qsys_DDR3_interface_s0_irq_mapper\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_s0:s0\|LPC_qsys_DDR3_interface_s0_irq_mapper:irq_mapper\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" "irq_mapper" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_s0.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster " "Elaborating entity \"LPC_qsys_JTAG_master\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" "dmaster" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522124997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125020 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522125025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125026 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125026 ""}  } { { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434522125026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125028 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522125729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125729 ""}  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434522125729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125833 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1434522125839 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125839 ""}  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1434522125839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master_timing_adt LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|LPC_qsys_JTAG_master_timing_adt:timing_adt " "Elaborating entity \"LPC_qsys_JTAG_master_timing_adt\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|LPC_qsys_JTAG_master_timing_adt:timing_adt\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "timing_adt" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125920 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready LPC_qsys_JTAG_master_timing_adt.sv(82) " "Verilog HDL or VHDL warning at LPC_qsys_JTAG_master_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434522125920 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|LPC_qsys_JTAG_master_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_sc_fifo:fifo\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "fifo" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "b2p" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "p2b" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_packets_to_master:transacto\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "transacto" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522125993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522126003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master_b2p_adapter LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter " "Elaborating entity \"LPC_qsys_JTAG_master_b2p_adapter\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "b2p_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522126088 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel LPC_qsys_JTAG_master_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at LPC_qsys_JTAG_master_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434522126088 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 LPC_qsys_JTAG_master_b2p_adapter.sv(90) " "Verilog HDL assignment warning at LPC_qsys_JTAG_master_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522126088 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|LPC_qsys_JTAG_master_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_JTAG_master_p2b_adapter LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|LPC_qsys_JTAG_master_p2b_adapter:p2b_adapter " "Elaborating entity \"LPC_qsys_JTAG_master_p2b_adapter\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|LPC_qsys_JTAG_master_p2b_adapter:p2b_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "p2b_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522126094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_reset_controller:rst_controller\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" "rst_controller" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_JTAG_master.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522126100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522126110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_JTAG_master:dmaster\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "LPC_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522126116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" "c0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" 925 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522126131 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (32)" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522126201 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (32)" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522126201 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 32 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (32)" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522126201 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522126202 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522126202 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522126202 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|altera_mem_if_oct_cyclonev:oct0 " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|altera_mem_if_oct_cyclonev:oct0\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" "oct0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" 933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522126958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|altera_mem_if_dll_cyclonev:dll0 " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|altera_mem_if_dll_cyclonev:dll0\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" "dll0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" 945 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522126982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_DDR3_interface_mm_interconnect_1 LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"LPC_qsys_DDR3_interface_mm_interconnect_1\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" "mm_interconnect_1" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface.v" 968 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522126990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dmaster_master_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v" "dmaster_master_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522127013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_DDR3_interface:ddr3_interface\|LPC_qsys_DDR3_interface_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:s0_seq_debug_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v" "s0_seq_debug_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_DDR3_interface_mm_interconnect_1.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522127032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_master LPC_qsys:LPC_qsys\|read_master:ddr3_read_master " "Elaborating entity \"read_master\" for hierarchy \"LPC_qsys:LPC_qsys\|read_master:ddr3_read_master\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "ddr3_read_master" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522127146 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "null read_master.v(44) " "Verilog HDL or VHDL warning at read_master.v(44): object \"null\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434522127147 "|LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_master.v(56) " "Verilog HDL assignment warning at read_master.v(56): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522127148 "|LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 read_master.v(58) " "Verilog HDL assignment warning at read_master.v(58): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/read_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/read_master.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522127148 "|LinearPrediction|LPC_qsys:LPC_qsys|read_master:ddr3_read_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_master LPC_qsys:LPC_qsys\|write_master:ddr3_write_master " "Elaborating entity \"write_master\" for hierarchy \"LPC_qsys:LPC_qsys\|write_master:ddr3_write_master\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "ddr3_write_master" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522127217 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start write_master.v(47) " "Verilog HDL or VHDL warning at write_master.v(47): object \"start\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434522127218 "|LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp write_master.v(37) " "Verilog HDL or VHDL warning at write_master.v(37): object \"tmp\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434522127218 "|LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 write_master.v(47) " "Verilog HDL assignment warning at write_master.v(47): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522127218 "|LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 write_master.v(49) " "Verilog HDL assignment warning at write_master.v(49): truncated value with size 32 to match size of target (1)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522127219 "|LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 write_master.v(55) " "Verilog HDL assignment warning at write_master.v(55): truncated value with size 32 to match size of target (16)" {  } { { "LPC_qsys/synthesis/submodules/write_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/write_master.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1434522127219 "|LinearPrediction|LPC_qsys:LPC_qsys|write_master:ddr3_write_master"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0 LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"LPC_qsys_mm_interconnect_0\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "mm_interconnect_0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522127264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ddr3_read_master_ddr3_avalon_master_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "ddr3_read_master_ddr3_avalon_master_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522127388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ddr3_interface_avl_1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ddr3_interface_avl_1_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "ddr3_interface_avl_1_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522127405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ddr3_read_master_ddr3_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ddr3_read_master_ddr3_avalon_master_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "ddr3_read_master_ddr3_avalon_master_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522127429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_interface_avl_1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_interface_avl_1_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "ddr3_interface_avl_1_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522127448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_interface_avl_1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:ddr3_interface_avl_1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522127479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:ddr3_interface_avl_1_agent_rsp_fifo\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "ddr3_interface_avl_1_agent_rsp_fifo" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522127504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0_router LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_router:router " "Elaborating entity \"LPC_qsys_mm_interconnect_0_router\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_router:router\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "router" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522128776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0_router_default_decode LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_router:router\|LPC_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_router:router\|LPC_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522128812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0_router_001 LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"LPC_qsys_mm_interconnect_0_router_001\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "router_001" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 488 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522128817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0_router_001_default_decode LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_router_001:router_001\|LPC_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_router_001:router_001\|LPC_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522128827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0_cmd_demux LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"LPC_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522128832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0_cmd_mux LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"LPC_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522128841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0_rsp_mux LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"LPC_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522128854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "ddr3_interface_avl_1_cmd_width_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522128866 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1434522128898 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ddr3_interface_avl_1_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522128954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:ddr3_interface_avl_1_rsp_width_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "ddr3_interface_avl_1_rsp_width_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522128984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0_avalon_st_adapter LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"LPC_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0.v" 717 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_0:mm_interconnect_0\|LPC_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|LPC_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_1 LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"LPC_qsys_mm_interconnect_1\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "mm_interconnect_1" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:ddr3_write_master_ddr3_avalon_master_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" "ddr3_write_master_ddr3_avalon_master_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_1_router_001 LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\|LPC_qsys_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"LPC_qsys_mm_interconnect_1_router_001\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\|LPC_qsys_mm_interconnect_1_router_001:router_001\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" "router_001" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_1_router_001_default_decode LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\|LPC_qsys_mm_interconnect_1_router_001:router_001\|LPC_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_mm_interconnect_1_router_001_default_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_1:mm_interconnect_1\|LPC_qsys_mm_interconnect_1_router_001:router_001\|LPC_qsys_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_1_router_001.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2 LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"LPC_qsys_mm_interconnect_2\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\"" {  } { { "LPC_qsys/synthesis/LPC_qsys.v" "mm_interconnect_2" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/LPC_qsys.v" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:ddr3_read_master_avalon_slave_0_translator\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "ddr3_read_master_avalon_slave_0_translator" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:jtag_master_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_master_agent:jtag_master_master_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "jtag_master_master_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ddr3_read_master_avalon_slave_0_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "ddr3_read_master_avalon_slave_0_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ddr3_interface_avl_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:ddr3_interface_avl_0_agent\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "ddr3_interface_avl_0_agent" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:ddr3_interface_avl_0_agent_rsp_fifo\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "ddr3_interface_avl_0_agent_rsp_fifo" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522129588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "router" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522130846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router_default_decode LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router\|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router_default_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router:router\|LPC_qsys_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522130884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router_001 LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001 " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router_001\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "router_001" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522130890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_router_001_default_decode LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001\|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode " "Elaborating entity \"LPC_qsys_mm_interconnect_2_router_001_default_decode\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_router_001:router_001\|LPC_qsys_mm_interconnect_2_router_001_default_decode:the_default_decode\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522130902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:jtag_master_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:jtag_master_master_limiter\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "jtag_master_master_limiter" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522130917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_cmd_demux LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_cmd_demux\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "cmd_demux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522130941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_cmd_mux LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_cmd_mux\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "cmd_mux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522130956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_rsp_demux LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_rsp_demux\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "rsp_demux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522130968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPC_qsys_mm_interconnect_2_rsp_mux LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"LPC_qsys_mm_interconnect_2_rsp_mux\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" "rsp_mux" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2.v" 1235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522130983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"LPC_qsys:LPC_qsys\|LPC_qsys_mm_interconnect_2:mm_interconnect_2\|LPC_qsys_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" "arb" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/LPC_qsys_mm_interconnect_2_rsp_mux.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1434522131011 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "ir_out node 1 3 " "Port \"ir_out\" on the entity instantiation of \"node\" is connected to a signal of width 1. The formal width of the signal in the module is 3.  The extra bits will be driven by GND." {  } { { "LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/LPC_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Quartus II" 0 -1 1434522134944 "|LinearPrediction|LPC_qsys:LPC_qsys|LPC_qsys_DDR3_interface:ddr3_interface|LPC_qsys_JTAG_master:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1434522137158 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.06.16.23:22:27 Progress: Loading sldf354bc01/alt_sld_fab_wrapper_hw.tcl " "2015.06.16.23:22:27 Progress: Loading sldf354bc01/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434522147625 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434522152017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434522152484 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434522153646 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434522153679 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434522153714 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434522153782 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434522153790 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1434522153791 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1434522154530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf354bc01/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf354bc01/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf354bc01/alt_sld_fab.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522154689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522154689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522154742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522154742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522154744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522154744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522154757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522154757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522154803 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522154803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522154803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/db/ip/sldf354bc01/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1434522154822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1434522154822 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "33 " "33 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1434522156989 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/top_HMC.map.smsg " "Generated suppressed messages file /home/eric/Documents/Verilog_stuff/LPC_FPGA/LPC_FPGA2/output_files/top_HMC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1434522157597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 31 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1685 " "Peak virtual memory: 1685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1434522157788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 16 23:22:37 2015 " "Processing ended: Tue Jun 16 23:22:37 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1434522157788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:07 " "Elapsed time: 00:01:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1434522157788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:08 " "Total CPU time (on all processors): 00:02:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1434522157788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1434522157788 ""}
