{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574710692712 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574710692722 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 12:38:12 2019 " "Processing started: Mon Nov 25 12:38:12 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574710692722 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710692722 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710692722 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574710693312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574710693312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file pong.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PONG-RTL " "Found design unit 1: PONG-RTL" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710703246 ""} { "Info" "ISGN_ENTITY_NAME" "1 PONG " "Found entity 1: PONG" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710703246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710703246 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710703246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pong " "Elaborating entity \"pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b2_r pong.vhdl(151) " "Verilog HDL or VHDL warning at pong.vhdl(151): object \"b2_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 151 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b2_g pong.vhdl(152) " "Verilog HDL or VHDL warning at pong.vhdl(152): object \"b2_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 152 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b2_b pong.vhdl(153) " "Verilog HDL or VHDL warning at pong.vhdl(153): object \"b2_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 153 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b3_r pong.vhdl(157) " "Verilog HDL or VHDL warning at pong.vhdl(157): object \"b3_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 157 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b3_g pong.vhdl(158) " "Verilog HDL or VHDL warning at pong.vhdl(158): object \"b3_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 158 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b3_b pong.vhdl(159) " "Verilog HDL or VHDL warning at pong.vhdl(159): object \"b3_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 159 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4_r pong.vhdl(163) " "Verilog HDL or VHDL warning at pong.vhdl(163): object \"b4_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 163 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4_g pong.vhdl(164) " "Verilog HDL or VHDL warning at pong.vhdl(164): object \"b4_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 164 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b4_b pong.vhdl(165) " "Verilog HDL or VHDL warning at pong.vhdl(165): object \"b4_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 165 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b5_r pong.vhdl(169) " "Verilog HDL or VHDL warning at pong.vhdl(169): object \"b5_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 169 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b5_g pong.vhdl(170) " "Verilog HDL or VHDL warning at pong.vhdl(170): object \"b5_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 170 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b5_b pong.vhdl(171) " "Verilog HDL or VHDL warning at pong.vhdl(171): object \"b5_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 171 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b6_r pong.vhdl(175) " "Verilog HDL or VHDL warning at pong.vhdl(175): object \"b6_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 175 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b6_g pong.vhdl(176) " "Verilog HDL or VHDL warning at pong.vhdl(176): object \"b6_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 176 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b6_b pong.vhdl(177) " "Verilog HDL or VHDL warning at pong.vhdl(177): object \"b6_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 177 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b7_r pong.vhdl(181) " "Verilog HDL or VHDL warning at pong.vhdl(181): object \"b7_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b7_g pong.vhdl(182) " "Verilog HDL or VHDL warning at pong.vhdl(182): object \"b7_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b7_b pong.vhdl(183) " "Verilog HDL or VHDL warning at pong.vhdl(183): object \"b7_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b8_r pong.vhdl(187) " "Verilog HDL or VHDL warning at pong.vhdl(187): object \"b8_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b8_g pong.vhdl(188) " "Verilog HDL or VHDL warning at pong.vhdl(188): object \"b8_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b8_b pong.vhdl(189) " "Verilog HDL or VHDL warning at pong.vhdl(189): object \"b8_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b9_r pong.vhdl(193) " "Verilog HDL or VHDL warning at pong.vhdl(193): object \"b9_r\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b9_g pong.vhdl(194) " "Verilog HDL or VHDL warning at pong.vhdl(194): object \"b9_g\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "b9_b pong.vhdl(195) " "Verilog HDL or VHDL warning at pong.vhdl(195): object \"b9_b\" assigned a value but never read" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "KEY pong.vhdl(222) " "VHDL Process Statement warning at pong.vhdl(222): signal \"KEY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "vga_en pong.vhdl(223) " "VHDL Process Statement warning at pong.vhdl(223): signal \"vga_en\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 223 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_num pong.vhdl(224) " "VHDL Process Statement warning at pong.vhdl(224): signal \"line_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 224 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_dir pong.vhdl(227) " "VHDL Process Statement warning at pong.vhdl(227): signal \"ball_dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 227 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(229) " "VHDL Process Statement warning at pong.vhdl(229): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 229 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(239) " "VHDL Process Statement warning at pong.vhdl(239): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 239 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(249) " "VHDL Process Statement warning at pong.vhdl(249): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 249 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(259) " "VHDL Process Statement warning at pong.vhdl(259): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 259 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(269) " "VHDL Process Statement warning at pong.vhdl(269): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 269 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(279) " "VHDL Process Statement warning at pong.vhdl(279): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 279 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(289) " "VHDL Process Statement warning at pong.vhdl(289): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 289 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(299) " "VHDL Process Statement warning at pong.vhdl(299): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 299 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(309) " "VHDL Process Statement warning at pong.vhdl(309): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 309 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(319) " "VHDL Process Statement warning at pong.vhdl(319): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 319 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(329) " "VHDL Process Statement warning at pong.vhdl(329): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 329 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(339) " "VHDL Process Statement warning at pong.vhdl(339): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 339 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(349) " "VHDL Process Statement warning at pong.vhdl(349): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 349 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ref pong.vhdl(359) " "VHDL Process Statement warning at pong.vhdl(359): signal \"ref\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 359 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(374) " "VHDL Process Statement warning at pong.vhdl(374): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 374 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(375) " "VHDL Process Statement warning at pong.vhdl(375): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 375 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(376) " "VHDL Process Statement warning at pong.vhdl(376): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 376 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(377) " "VHDL Process Statement warning at pong.vhdl(377): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 377 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703324 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(378) " "VHDL Process Statement warning at pong.vhdl(378): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 378 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(379) " "VHDL Process Statement warning at pong.vhdl(379): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 379 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(380) " "VHDL Process Statement warning at pong.vhdl(380): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 380 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(381) " "VHDL Process Statement warning at pong.vhdl(381): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 381 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(382) " "VHDL Process Statement warning at pong.vhdl(382): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 382 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(383) " "VHDL Process Statement warning at pong.vhdl(383): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 383 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(384) " "VHDL Process Statement warning at pong.vhdl(384): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 384 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(385) " "VHDL Process Statement warning at pong.vhdl(385): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 385 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(386) " "VHDL Process Statement warning at pong.vhdl(386): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 386 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(387) " "VHDL Process Statement warning at pong.vhdl(387): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 387 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_num pong.vhdl(397) " "VHDL Process Statement warning at pong.vhdl(397): signal \"line_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_num pong.vhdl(399) " "VHDL Process Statement warning at pong.vhdl(399): signal \"line_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 399 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "line_num pong.vhdl(401) " "VHDL Process Statement warning at pong.vhdl(401): signal \"line_num\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 401 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_pos pong.vhdl(418) " "VHDL Process Statement warning at pong.vhdl(418): signal \"ball_pos\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 418 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ball_dir pong.vhdl(419) " "VHDL Process Statement warning at pong.vhdl(419): signal \"ball_dir\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 419 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_dir pong.vhdl(218) " "VHDL Process Statement warning at pong.vhdl(218): inferring latch(es) for signal or variable \"new_dir\", which holds its previous value in one or more paths through the process" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "new_pos pong.vhdl(218) " "VHDL Process Statement warning at pong.vhdl(218): inferring latch(es) for signal or variable \"new_pos\", which holds its previous value in one or more paths through the process" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ball_pos pong.vhdl(218) " "VHDL Process Statement warning at pong.vhdl(218): inferring latch(es) for signal or variable \"ball_pos\", which holds its previous value in one or more paths through the process" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ball_dir pong.vhdl(218) " "VHDL Process Statement warning at pong.vhdl(218): inferring latch(es) for signal or variable \"ball_dir\", which holds its previous value in one or more paths through the process" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.NNW pong.vhdl(218) " "Inferred latch for \"ball_dir.NNW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.NW pong.vhdl(218) " "Inferred latch for \"ball_dir.NW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.WNW pong.vhdl(218) " "Inferred latch for \"ball_dir.WNW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.W pong.vhdl(218) " "Inferred latch for \"ball_dir.W\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.WSW pong.vhdl(218) " "Inferred latch for \"ball_dir.WSW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.SW pong.vhdl(218) " "Inferred latch for \"ball_dir.SW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.SSW pong.vhdl(218) " "Inferred latch for \"ball_dir.SSW\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.SSE pong.vhdl(218) " "Inferred latch for \"ball_dir.SSE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.SE pong.vhdl(218) " "Inferred latch for \"ball_dir.SE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.ESE pong.vhdl(218) " "Inferred latch for \"ball_dir.ESE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.E pong.vhdl(218) " "Inferred latch for \"ball_dir.E\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.ENE pong.vhdl(218) " "Inferred latch for \"ball_dir.ENE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.NE pong.vhdl(218) " "Inferred latch for \"ball_dir.NE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.NNE pong.vhdl(218) " "Inferred latch for \"ball_dir.NNE\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_dir.NO_DIR pong.vhdl(218) " "Inferred latch for \"ball_dir.NO_DIR\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[0\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[0\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[1\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[1\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[2\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[2\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[3\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[3\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[4\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[4\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[5\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[5\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[6\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[6\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[7\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[7\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.y\[8\] pong.vhdl(218) " "Inferred latch for \"ball_pos.y\[8\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[0\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[0\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[1\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[1\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[2\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[2\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[3\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[3\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[4\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[4\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[5\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[5\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[6\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[6\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[7\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[7\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[8\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[8\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball_pos.x\[9\] pong.vhdl(218) " "Inferred latch for \"ball_pos.x\[9\]\" at pong.vhdl(218)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 218 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[0\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[0\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[1\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[1\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[2\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[2\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703340 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[3\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[3\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[4\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[4\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[5\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[5\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[6\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[6\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[7\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[7\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.y\[8\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.y\[8\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[0\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[0\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[1\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[1\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[2\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[2\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[3\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[3\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[4\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[4\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[5\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[5\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[6\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[6\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[7\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[7\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[8\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[8\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_pos.x\[9\] pong.vhdl(222) " "Inferred latch for \"ball:new_pos.x\[9\]\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.NNW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.NNW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.NW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.NW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.WNW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.WNW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.W pong.vhdl(222) " "Inferred latch for \"ball:new_dir.W\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.WSW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.WSW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.SW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.SW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.SSW pong.vhdl(222) " "Inferred latch for \"ball:new_dir.SSW\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.SSE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.SSE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.SE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.SE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.ESE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.ESE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.E pong.vhdl(222) " "Inferred latch for \"ball:new_dir.E\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.ENE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.ENE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.NE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.NE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.NNE pong.vhdl(222) " "Inferred latch for \"ball:new_dir.NNE\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ball:new_dir.NO_DIR pong.vhdl(222) " "Inferred latch for \"ball:new_dir.NO_DIR\" at pong.vhdl(222)" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 222 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703355 "|pong"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "pong.vhdl" "pll_inst" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574710703402 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "altpll_component" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574710703449 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574710703449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000 " "Parameter \"clk0_divide_by\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 62937 " "Parameter \"clk0_multiply_by\" = \"62937\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 100000 " "Parameter \"inclk0_input_frequency\" = \"100000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710703449 ""}  } { { "pll.vhd" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pll.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574710703449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710703512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710703512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574710703512 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "pong.vhdl" "Div0" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1278 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574710704090 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574710704090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1278 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574710704152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710704152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 11 " "Parameter \"LPM_WIDTHD\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710704152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710704152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710704152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574710704152 ""}  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1278 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574710704152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sco.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sco.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sco " "Found entity 1: lpm_divide_sco" {  } { { "db/lpm_divide_sco.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/lpm_divide_sco.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710704199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710704199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_1dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_1dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_1dg " "Found entity 1: abs_divider_1dg" {  } { { "db/abs_divider_1dg.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/abs_divider_1dg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710704215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710704215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mke.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mke " "Found entity 1: alt_u_div_mke" {  } { { "db/alt_u_div_mke.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/alt_u_div_mke.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710704277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710704277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710704340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710704340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710704386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710704386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_5b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_5b9 " "Found entity 1: lpm_abs_5b9" {  } { { "db/lpm_abs_5b9.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/lpm_abs_5b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710704402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710704402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_8b9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_8b9 " "Found entity 1: lpm_abs_8b9" {  } { { "db/lpm_abs_8b9.tdf" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/lpm_abs_8b9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574710704418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710704418 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.NW_2785 " "Latch \\ball:new_dir.NW_2785 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA line_num\[8\] " "Ports D and ENA on the latch are fed by the same signal line_num\[8\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1216 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.W_2807 " "Latch \\ball:new_dir.W_2807 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA line_num\[8\] " "Ports D and ENA on the latch are fed by the same signal line_num\[8\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1216 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.SW_2829 " "Latch \\ball:new_dir.SW_2829 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.E_2884 " "Latch \\ball:new_dir.E_2884 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.SE_2862 " "Latch \\ball:new_dir.SE_2862 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.NE_2906 " "Latch \\ball:new_dir.NE_2906 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.NNE_2917 " "Latch \\ball:new_dir.NNE_2917 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.NNW_2774 " "Latch \\ball:new_dir.NNW_2774 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA line_num\[8\] " "Ports D and ENA on the latch are fed by the same signal line_num\[8\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1216 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.WNW_2796 " "Latch \\ball:new_dir.WNW_2796 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.WSW_2818 " "Latch \\ball:new_dir.WSW_2818 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.SSE_2851 " "Latch \\ball:new_dir.SSE_2851 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.ESE_2873 " "Latch \\ball:new_dir.ESE_2873 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.ENE_2895 " "Latch \\ball:new_dir.ENE_2895 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "\\ball:new_dir.SSW_2840 " "Latch \\ball:new_dir.SSW_2840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pixel_num\[5\] " "Ports D and ENA on the latch are fed by the same signal pixel_num\[5\]" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 1124 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574710704730 ""}  } {  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574710704730 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574710708714 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574710709682 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574710709682 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 23 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574710709854 "|PONG|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574710709854 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1626 " "Implemented 1626 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574710709854 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574710709854 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1608 " "Implemented 1608 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574710709854 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574710709854 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574710709854 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 96 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 96 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4828 " "Peak virtual memory: 4828 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574710709901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 12:38:29 2019 " "Processing ended: Mon Nov 25 12:38:29 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574710709901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574710709901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574710709901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574710709901 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574710711104 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574710711104 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 12:38:30 2019 " "Processing started: Mon Nov 25 12:38:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574710711104 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574710711104 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574710711104 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574710711260 ""}
{ "Info" "0" "" "Project  = pong" {  } {  } 0 0 "Project  = pong" 0 0 "Fitter" 0 0 1574710711260 ""}
{ "Info" "0" "" "Revision = pong" {  } {  } 0 0 "Revision = pong" 0 0 "Fitter" 0 0 1574710711260 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574710711354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574710711369 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "pong 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"pong\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574710711369 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574710711416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574710711416 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 73 29 0 0 " "Implementing clock multiplication of 73, clock division of 29, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1574710711479 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1574710711479 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574710711635 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574710711650 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574710711978 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574710711978 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 3063 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 3065 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 3067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 3069 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 3071 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 3073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 3075 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574710711978 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 3077 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574710711978 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574710711978 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574710711978 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574710711978 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574710711978 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1574710711978 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574710711978 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1574710712806 ""}
{ "Info" "ISTA_SDC_FOUND" "pong.SDC " "Reading SDC File: 'pong.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1574710712806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pong.sdc 10 MAX10_CLK1_50 port " "Ignored filter at pong.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574710712806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pong.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at pong.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574710712806 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574710712806 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pong.sdc 11 MAX10_CLK2_50 port " "Ignored filter at pong.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1574710712806 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pong.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at pong.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574710712806 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1574710712806 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 29 -multiply_by 73 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 29 -multiply_by 73 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574710712806 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1574710712806 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1574710712806 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "h_en " "Node: h_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ball_dir.SE_2467 h_en " "Latch ball_dir.SE_2467 is being clocked by h_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574710712806 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574710712806 "|PONG|h_en"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1574710712822 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1574710712822 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574710712822 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574710712822 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574710712822 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.726 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.726 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574710712822 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1574710712822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574710712884 ""}  } { { "db/pll_altpll.v" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/db/pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574710712884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "\\ball:new_pos.y\[8\]~2  " "Automatically promoted node \\ball:new_pos.y\[8\]~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574710712884 ""}  } { { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 3014 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574710712884 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_en  " "Automatically promoted node vga_en " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574710712884 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_G~1 " "Destination node VGA_G~1" {  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 27 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 1771 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574710712884 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574710712884 ""}  } { { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 207 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574710712884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574710713322 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574710713322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574710713322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574710713322 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574710713322 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574710713322 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574710713322 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574710713338 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574710713369 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574710713369 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574710713369 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[0\] " "Node \"ARDUINO_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[10\] " "Node \"ARDUINO_IO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[11\] " "Node \"ARDUINO_IO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[12\] " "Node \"ARDUINO_IO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[13\] " "Node \"ARDUINO_IO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[14\] " "Node \"ARDUINO_IO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[15\] " "Node \"ARDUINO_IO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[1\] " "Node \"ARDUINO_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[2\] " "Node \"ARDUINO_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[3\] " "Node \"ARDUINO_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[4\] " "Node \"ARDUINO_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[5\] " "Node \"ARDUINO_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[6\] " "Node \"ARDUINO_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[7\] " "Node \"ARDUINO_IO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[8\] " "Node \"ARDUINO_IO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_IO\[9\] " "Node \"ARDUINO_IO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ARDUINO_RESET_N " "Node \"ARDUINO_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK1_50 " "Node \"MAX10_CLK1_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "MAX10_CLK2_50 " "Node \"MAX10_CLK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1574710713494 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1574710713494 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574710713494 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574710713509 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574710714962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574710715243 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574710715275 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574710717883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574710717883 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574710718461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X33_Y22 X44_Y32 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32" {  } { { "loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X33_Y22 to location X44_Y32"} { { 12 { 0 ""} 33 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574710720136 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574710720136 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574710721870 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574710721870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574710721870 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.54 " "Total time spent on timing analysis during the Fitter is 0.54 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574710722073 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574710722089 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574710722729 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574710722729 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574710723573 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574710724276 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1574710724588 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "3 MAX 10 " "3 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574710724604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 23 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574710724604 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "pong.vhdl" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.vhdl" 22 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1574710724604 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1574710724604 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.fit.smsg " "Generated suppressed messages file C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574710724697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 31 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5652 " "Peak virtual memory: 5652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574710725416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 12:38:45 2019 " "Processing ended: Mon Nov 25 12:38:45 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574710725416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574710725416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574710725416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574710725416 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574710726431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574710726431 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 12:38:46 2019 " "Processing started: Mon Nov 25 12:38:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574710726431 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574710726431 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574710726431 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574710726760 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574710728431 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574710728556 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574710729509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 12:38:49 2019 " "Processing ended: Mon Nov 25 12:38:49 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574710729509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574710729509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574710729509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574710729509 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574710730149 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574710730727 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574710730727 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 25 12:38:50 2019 " "Processing started: Mon Nov 25 12:38:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574710730727 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574710730727 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pong -c pong " "Command: quartus_sta pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574710730727 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574710730868 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574710731258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574710731258 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574710731305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574710731305 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "66 " "The Timing Analyzer is analyzing 66 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574710731555 ""}
{ "Info" "ISTA_SDC_FOUND" "pong.SDC " "Reading SDC File: 'pong.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1574710731602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pong.sdc 10 MAX10_CLK1_50 port " "Ignored filter at pong.sdc(10): MAX10_CLK1_50 could not be matched with a port" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574710731602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pong.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at pong.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK1_50\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574710731602 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574710731602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "pong.sdc 11 MAX10_CLK2_50 port " "Ignored filter at pong.sdc(11): MAX10_CLK2_50 could not be matched with a port" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Timing Analyzer" 0 -1 1574710731602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock pong.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at pong.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\] " "create_clock -period \"50.0 MHz\" \[get_ports MAX10_CLK2_50\]" {  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1574710731602 ""}  } { { "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" "" { Text "C:/Users/Tarrin/Documents/VHDL/ECE5930/pong/pong.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1574710731602 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 29 -multiply_by 73 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 29 -multiply_by 73 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1574710731602 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574710731602 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1574710731602 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "h_en " "Node: h_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ball_dir.SE_2467 h_en " "Latch ball_dir.SE_2467 is being clocked by h_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574710731633 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574710731633 "|PONG|h_en"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574710731633 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574710731633 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574710731649 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1574710731649 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574710731664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -44.173 " "Worst-case setup slack is -44.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710731664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710731664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -44.173            -393.186 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -44.173            -393.186 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710731664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574710731664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.324 " "Worst-case hold slack is 0.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710731664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710731664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.324               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710731664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574710731664 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574710731680 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574710731680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.580 " "Worst-case minimum pulse width slack is 19.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710731696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710731696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.580               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.580               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710731696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.829               0.000 ADC_CLK_10  " "   49.829               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710731696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574710731696 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574710731711 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574710731727 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574710732742 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "h_en " "Node: h_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ball_dir.SE_2467 h_en " "Latch ball_dir.SE_2467 is being clocked by h_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574710732883 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574710732883 "|PONG|h_en"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574710732883 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1574710732914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -36.578 " "Worst-case setup slack is -36.578" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710732930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710732930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -36.578            -325.077 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -36.578            -325.077 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710732930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574710732930 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.291 " "Worst-case hold slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710732930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710732930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.291               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710732930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574710732930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574710732945 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574710732945 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.554 " "Worst-case minimum pulse width slack is 19.554" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710732961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710732961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.554               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.554               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710732961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.767               0.000 ADC_CLK_10  " "   49.767               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710732961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574710732961 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574710732977 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "h_en " "Node: h_en was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ball_dir.SE_2467 h_en " "Latch ball_dir.SE_2467 is being clocked by h_en" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574710733180 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574710733180 "|PONG|h_en"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574710733180 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.159 " "Worst-case setup slack is 5.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710733195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710733195 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.159               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.159               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710733195 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574710733195 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710733211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710733211 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.142               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710733211 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574710733211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574710733211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1574710733227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 19.614 " "Worst-case minimum pulse width slack is 19.614" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710733242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710733242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.614               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.614               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710733242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.528               0.000 ADC_CLK_10  " "   49.528               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574710733242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574710733242 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574710734055 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574710734055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 11 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4835 " "Peak virtual memory: 4835 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574710734148 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 25 12:38:54 2019 " "Processing ended: Mon Nov 25 12:38:54 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574710734148 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574710734148 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574710734148 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574710734148 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 139 s " "Quartus Prime Full Compilation was successful. 0 errors, 139 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574710734804 ""}
