library ieee;
use	ieee.std_logic_1164.all;
library std;
use	std.standard.all;
library work;
use 	work.all;

entity Master_SPI_SCL is
port(
);
end Master_SPI_SCL;

architecture main of Master_SPI_SCL is
begin
end main;