# Day 1

AXI4-Lite

![alt text](../img/AXI_protocol.png)
AXI Interconnect component - IP ì‚¬ìš©


### AXI_Protocol
ğŸ“ AXI í”„ë¡œí† ì½œì€ **ë²„ìŠ¤(bus) ì‚¬ì–‘ì´ ì•„ë‹ˆë¼ ì ëŒ€ì (point-to-point)** ë”°ë¼ì„œ ì¸í„°í˜ì´ìŠ¤ ê°„ì˜ ì‹ í˜¸ì™€ íƒ€ì´ë°ë§Œì„ ê¸°ìˆ .

ëª¨ë“  ì—°ê²°ì€ ìƒí˜¸ì—°ê²°ì„ í†µí•´ 1:1ë¡œ ì—°ê²°

### AXI_Channel
![alt text](../img/AXI_Channel.png)

```
AW for signals on the Write Address channel
AR for signals on the Read Address channel
W for signals on the Write Data channel
R for signals on the Read Data channel
B for signals on the Write Response channel
```

ë³„ë„ì˜ ì£¼ì†Œ ë° ë°ì´í„° ì±„ë„ì„ ì‚¬ìš©í•˜ê³  ì½ê¸° ë° ì“°ê¸° ì±„ë„ ê·¸ë£¹ ê°„ì— íƒ€ì´ë° ê´€ê³„ê°€ ì—†ìœ¼ë¯€ë¡œ ì¸í„°í˜ì´ìŠ¤ì˜ ëŒ€ì—­í­ì„ ê·¹ëŒ€í™”í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ì´ëŠ” ì½ê¸° ì‹œí€€ìŠ¤ê°€ ì“°ê¸° ì‹œí€€ìŠ¤ì™€ ë™ì‹œì— ì¼ì–´ë‚  ìˆ˜ ìˆìŒì„ ì˜ë¯¸í•©ë‹ˆë‹¤

CPU, DMA ê°€ ê°ê° ì½ê¸°, ì“°ê¸°ë¥¼ ì‹œë„í•˜ëŠ” ê²½ìš°ì—ëŠ” ë™ì‹œì— ë°œìƒ ê°€ëŠ¥

### AXI_HandShake

![alt text](../img/AXI_HandShake.png)
