

================================================================
== Vitis HLS Report for 'fft_stage_4'
================================================================
* Date:           Fri Jun 30 11:19:36 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        fft_baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      522|      522|  5.220 us|  5.220 us|  522|  522|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly_loop_dft_loop  |      520|      520|        10|          1|          1|   512|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.40>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%t = alloca i32 1"   --->   Operation 13 'alloca' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 14 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln43 = store i10 0, i10 %indvar_flatten" [fft_baseline/fft.cpp:43]   --->   Operation 16 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln43 = store i5 0, i5 %j" [fft_baseline/fft.cpp:43]   --->   Operation 17 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln43 = store i6 0, i6 %t" [fft_baseline/fft.cpp:43]   --->   Operation 18 'store' 'store_ln43' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc" [fft_baseline/fft.cpp:43]   --->   Operation 19 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_5 = load i5 %j"   --->   Operation 20 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i10 %indvar_flatten" [fft_baseline/fft.cpp:43]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%empty = trunc i5 %j_5"   --->   Operation 22 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty, i5 0"   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.76ns)   --->   "%icmp_ln43 = icmp_eq  i10 %indvar_flatten_load, i10 512" [fft_baseline/fft.cpp:43]   --->   Operation 24 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%add_ln43 = add i10 %indvar_flatten_load, i10 1" [fft_baseline/fft.cpp:43]   --->   Operation 25 'add' 'add_ln43' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc42, void %for.end44" [fft_baseline/fft.cpp:43]   --->   Operation 26 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%t_load = load i6 %t" [fft_baseline/fft.cpp:46]   --->   Operation 27 'load' 't_load' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.71ns)   --->   "%icmp_ln46 = icmp_eq  i6 %t_load, i6 32" [fft_baseline/fft.cpp:46]   --->   Operation 28 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.36ns)   --->   "%select_ln43 = select i1 %icmp_ln46, i6 0, i6 %t_load" [fft_baseline/fft.cpp:43]   --->   Operation 29 'select' 'select_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.82ns)   --->   "%add_ln43_5 = add i5 %j_5, i5 1" [fft_baseline/fft.cpp:43]   --->   Operation 30 'add' 'add_ln43_5' <Predicate = (!icmp_ln43)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%empty_17 = trunc i5 %add_ln43_5" [fft_baseline/fft.cpp:43]   --->   Operation 31 'trunc' 'empty_17' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_mid1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %empty_17, i5 0" [fft_baseline/fft.cpp:43]   --->   Operation 32 'bitconcatenate' 'p_mid1' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%select_ln43_10 = select i1 %icmp_ln46, i9 %p_mid1, i9 %tmp_s" [fft_baseline/fft.cpp:43]   --->   Operation 33 'select' 'select_ln43_10' <Predicate = (!icmp_ln43)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i9 %select_ln43_10" [fft_baseline/fft.cpp:43]   --->   Operation 34 'zext' 'zext_ln43' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%W_real11_addr = getelementptr i32 %W_real11, i64 0, i64 %zext_ln43" [fft_baseline/fft.cpp:43]   --->   Operation 35 'getelementptr' 'W_real11_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.29ns)   --->   "%W_real11_load = load i9 %W_real11_addr" [fft_baseline/fft.cpp:43]   --->   Operation 36 'load' 'W_real11_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%W_imag3_addr = getelementptr i32 %W_imag3, i64 0, i64 %zext_ln43" [fft_baseline/fft.cpp:43]   --->   Operation 37 'getelementptr' 'W_imag3_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.29ns)   --->   "%W_imag3_load = load i9 %W_imag3_addr" [fft_baseline/fft.cpp:43]   --->   Operation 38 'load' 'W_imag3_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 39 [1/1] (0.34ns)   --->   "%select_ln43_11 = select i1 %icmp_ln46, i5 %add_ln43_5, i5 %j_5" [fft_baseline/fft.cpp:43]   --->   Operation 39 'select' 'select_ln43_11' <Predicate = (!icmp_ln43)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln47 = trunc i6 %select_ln43" [fft_baseline/fft.cpp:47]   --->   Operation 40 'trunc' 'trunc_ln47' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln47, i5 %select_ln43_11" [fft_baseline/fft.cpp:47]   --->   Operation 41 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.93ns)   --->   "%add_ln53 = add i10 %or_ln, i10 16" [fft_baseline/fft.cpp:53]   --->   Operation 42 'add' 'add_ln53' <Predicate = (!icmp_ln43)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i10 %add_ln53" [fft_baseline/fft.cpp:54]   --->   Operation 43 'zext' 'zext_ln54' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%X_R_addr = getelementptr i32 %X_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 44 'getelementptr' 'X_R_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 45 [2/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 45 'load' 'X_R_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%X_I_addr = getelementptr i32 %X_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:54]   --->   Operation 46 'getelementptr' 'X_I_addr' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 47 'load' 'X_I_load' <Predicate = (!icmp_ln43)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 48 [1/1] (0.84ns)   --->   "%add_ln46 = add i6 %select_ln43, i6 1" [fft_baseline/fft.cpp:46]   --->   Operation 48 'add' 'add_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.46ns)   --->   "%store_ln46 = store i10 %add_ln43, i10 %indvar_flatten" [fft_baseline/fft.cpp:46]   --->   Operation 49 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>
ST_1 : Operation 50 [1/1] (0.46ns)   --->   "%store_ln46 = store i5 %select_ln43_11, i5 %j" [fft_baseline/fft.cpp:46]   --->   Operation 50 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln46 = store i6 %add_ln46, i6 %t" [fft_baseline/fft.cpp:46]   --->   Operation 51 'store' 'store_ln46' <Predicate = (!icmp_ln43)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 7.21>
ST_2 : Operation 52 [1/2] (1.29ns)   --->   "%W_real11_load = load i9 %W_real11_addr" [fft_baseline/fft.cpp:43]   --->   Operation 52 'load' 'W_real11_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 53 [1/2] (1.29ns)   --->   "%W_imag3_load = load i9 %W_imag3_addr" [fft_baseline/fft.cpp:43]   --->   Operation 53 'load' 'W_imag3_load' <Predicate = true> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 54 [1/2] (1.29ns)   --->   "%X_R_load = load i10 %X_R_addr" [fft_baseline/fft.cpp:54]   --->   Operation 54 'load' 'X_R_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 55 [2/2] (5.91ns)   --->   "%mul7 = fmul i32 %X_R_load, i32 %W_real11_load" [fft_baseline/fft.cpp:54]   --->   Operation 55 'fmul' 'mul7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/2] (1.29ns)   --->   "%X_I_load = load i10 %X_I_addr" [fft_baseline/fft.cpp:54]   --->   Operation 56 'load' 'X_I_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 57 [2/2] (5.91ns)   --->   "%mul8 = fmul i32 %X_I_load, i32 %W_imag3_load" [fft_baseline/fft.cpp:54]   --->   Operation 57 'fmul' 'mul8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [2/2] (5.91ns)   --->   "%mul = fmul i32 %X_I_load, i32 %W_real11_load" [fft_baseline/fft.cpp:55]   --->   Operation 58 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [2/2] (5.91ns)   --->   "%mul9 = fmul i32 %X_R_load, i32 %W_imag3_load" [fft_baseline/fft.cpp:55]   --->   Operation 59 'fmul' 'mul9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.91>
ST_3 : Operation 60 [1/2] (5.91ns)   --->   "%mul7 = fmul i32 %X_R_load, i32 %W_real11_load" [fft_baseline/fft.cpp:54]   --->   Operation 60 'fmul' 'mul7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/2] (5.91ns)   --->   "%mul8 = fmul i32 %X_I_load, i32 %W_imag3_load" [fft_baseline/fft.cpp:54]   --->   Operation 61 'fmul' 'mul8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/2] (5.91ns)   --->   "%mul = fmul i32 %X_I_load, i32 %W_real11_load" [fft_baseline/fft.cpp:55]   --->   Operation 62 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/2] (5.91ns)   --->   "%mul9 = fmul i32 %X_R_load, i32 %W_imag3_load" [fft_baseline/fft.cpp:55]   --->   Operation 63 'fmul' 'mul9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.29>
ST_4 : Operation 64 [3/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul7, i32 %mul8" [fft_baseline/fft.cpp:54]   --->   Operation 64 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [3/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul, i32 %mul9" [fft_baseline/fft.cpp:55]   --->   Operation 65 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %or_ln" [fft_baseline/fft.cpp:51]   --->   Operation 66 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [2/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul7, i32 %mul8" [fft_baseline/fft.cpp:54]   --->   Operation 67 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [2/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul, i32 %mul9" [fft_baseline/fft.cpp:55]   --->   Operation 68 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%X_R_addr_6 = getelementptr i32 %X_R, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:56]   --->   Operation 69 'getelementptr' 'X_R_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [2/2] (1.29ns)   --->   "%X_R_load_6 = load i10 %X_R_addr_6" [fft_baseline/fft.cpp:56]   --->   Operation 70 'load' 'X_R_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%X_I_addr_6 = getelementptr i32 %X_I, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:57]   --->   Operation 71 'getelementptr' 'X_I_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [2/2] (1.29ns)   --->   "%X_I_load_6 = load i10 %X_I_addr_6" [fft_baseline/fft.cpp:57]   --->   Operation 72 'load' 'X_I_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 73 [1/3] (7.29ns)   --->   "%temp_R = fsub i32 %mul7, i32 %mul8" [fft_baseline/fft.cpp:54]   --->   Operation 73 'fsub' 'temp_R' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/3] (7.29ns)   --->   "%temp_I = fadd i32 %mul, i32 %mul9" [fft_baseline/fft.cpp:55]   --->   Operation 74 'fadd' 'temp_I' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/2] (1.29ns)   --->   "%X_R_load_6 = load i10 %X_R_addr_6" [fft_baseline/fft.cpp:56]   --->   Operation 75 'load' 'X_R_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 76 [1/2] (1.29ns)   --->   "%X_I_load_6 = load i10 %X_I_addr_6" [fft_baseline/fft.cpp:57]   --->   Operation 76 'load' 'X_I_load_6' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 77 [3/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 77 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 78 [3/3] (7.29ns)   --->   "%sub6 = fsub i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 78 'fsub' 'sub6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [3/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 79 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 80 [3/3] (7.29ns)   --->   "%add6 = fadd i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 80 'fadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 81 [2/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 81 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 82 [2/3] (7.29ns)   --->   "%sub6 = fsub i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 82 'fsub' 'sub6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 83 [2/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 84 [2/3] (7.29ns)   --->   "%add6 = fadd i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 84 'fadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.29>
ST_9 : Operation 85 [1/3] (7.29ns)   --->   "%sub = fsub i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:56]   --->   Operation 85 'fsub' 'sub' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/3] (7.29ns)   --->   "%sub6 = fsub i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:57]   --->   Operation 86 'fsub' 'sub6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 87 [1/3] (7.29ns)   --->   "%add = fadd i32 %X_R_load_6, i32 %temp_R" [fft_baseline/fft.cpp:58]   --->   Operation 87 'fadd' 'add' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/3] (7.29ns)   --->   "%add6 = fadd i32 %X_I_load_6, i32 %temp_I" [fft_baseline/fft.cpp:59]   --->   Operation 88 'fadd' 'add6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [fft_baseline/fft.cpp:62]   --->   Operation 102 'ret' 'ret_ln62' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 1.29>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @butterfly_loop_dft_loop_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%empty_16 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512"   --->   Operation 90 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%specpipeline_ln49 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [fft_baseline/fft.cpp:49]   --->   Operation 91 'specpipeline' 'specpipeline_ln49' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [fft_baseline/fft.cpp:46]   --->   Operation 92 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%Out_R_addr = getelementptr i32 %Out_R, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:56]   --->   Operation 93 'getelementptr' 'Out_R_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (1.29ns)   --->   "%store_ln56 = store i32 %sub, i10 %Out_R_addr" [fft_baseline/fft.cpp:56]   --->   Operation 94 'store' 'store_ln56' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%Out_I_addr = getelementptr i32 %Out_I, i64 0, i64 %zext_ln54" [fft_baseline/fft.cpp:57]   --->   Operation 95 'getelementptr' 'Out_I_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (1.29ns)   --->   "%store_ln57 = store i32 %sub6, i10 %Out_I_addr" [fft_baseline/fft.cpp:57]   --->   Operation 96 'store' 'store_ln57' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%Out_R_addr_5 = getelementptr i32 %Out_R, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:58]   --->   Operation 97 'getelementptr' 'Out_R_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.29ns)   --->   "%store_ln58 = store i32 %add, i10 %Out_R_addr_5" [fft_baseline/fft.cpp:58]   --->   Operation 98 'store' 'store_ln58' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%Out_I_addr_5 = getelementptr i32 %Out_I, i64 0, i64 %zext_ln51" [fft_baseline/fft.cpp:59]   --->   Operation 99 'getelementptr' 'Out_I_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (1.29ns)   --->   "%store_ln59 = store i32 %add6, i10 %Out_I_addr_5" [fft_baseline/fft.cpp:59]   --->   Operation 100 'store' 'store_ln59' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln46 = br void %for.inc" [fft_baseline/fft.cpp:46]   --->   Operation 101 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.4ns
The critical path consists of the following:
	'alloca' operation ('j') [8]  (0 ns)
	'load' operation ('j') on local variable 'j' [15]  (0 ns)
	'add' operation ('add_ln43_5', fft_baseline/fft.cpp:43) [28]  (0.825 ns)
	'select' operation ('select_ln43_11', fft_baseline/fft.cpp:43) [37]  (0.345 ns)
	'add' operation ('add_ln53', fft_baseline/fft.cpp:53) [43]  (0.933 ns)
	'getelementptr' operation ('X_R_addr', fft_baseline/fft.cpp:54) [45]  (0 ns)
	'load' operation ('X_R_load', fft_baseline/fft.cpp:54) on array 'X_R' [46]  (1.3 ns)

 <State 2>: 7.21ns
The critical path consists of the following:
	'load' operation ('W_real11_load', fft_baseline/fft.cpp:43) on array 'W_real11' [34]  (1.3 ns)
	'fmul' operation ('mul7', fft_baseline/fft.cpp:54) [47]  (5.91 ns)

 <State 3>: 5.91ns
The critical path consists of the following:
	'fmul' operation ('mul7', fft_baseline/fft.cpp:54) [47]  (5.91 ns)

 <State 4>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fft_baseline/fft.cpp:54) [51]  (7.3 ns)

 <State 5>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fft_baseline/fft.cpp:54) [51]  (7.3 ns)

 <State 6>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('temp_R', fft_baseline/fft.cpp:54) [51]  (7.3 ns)

 <State 7>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('sub', fft_baseline/fft.cpp:56) [57]  (7.3 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('sub', fft_baseline/fft.cpp:56) [57]  (7.3 ns)

 <State 9>: 7.3ns
The critical path consists of the following:
	'fsub' operation ('sub', fft_baseline/fft.cpp:56) [57]  (7.3 ns)

 <State 10>: 1.3ns
The critical path consists of the following:
	'getelementptr' operation ('Out_R_addr', fft_baseline/fft.cpp:56) [58]  (0 ns)
	'store' operation ('store_ln56', fft_baseline/fft.cpp:56) of variable 'sub', fft_baseline/fft.cpp:56 on array 'Out_R' [59]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
