[{"name":"沈耀明","email":"ymshen@ntut.edu.tw","latestUpdate":"2007-10-22 13:47:39","objective":"瞭解組合邏輯與序向邏輯電路之分析，設計及簡化之方法，內容包含：\n１.數系：數位系統所使用之各種數系及其轉換之方法\n２.布氏代數：了解布氏代數的基本運算法和定律，及認識基本邏輯   及邏輯閘\n３.布氏代數之簡化：介紹各種布氏代數之簡化方法\n４.組合邏輯：據布氏代數及邏輯閘，計分析各種組合邏輯電路\n５.可程式邏輯陣列：介紹ＰＬＡ，ＰＡＬ，ＦＰＧＡ等之設計方法\n６.正反器：介紹各種正反器電路及了解其基特性\n７.同步與非同步序向電路：介紹各種同步與非同步序向電路分析與   設計之方法\n８.遞迴網路：介紹遞迴網路之設計方法\n９.ＶＨＤＬ：介紹如何使用ＶＨＤＬ語言設計數位電路","schedule":"1. 課程介紹, Ch1 Basic Principles of Digital Systems\n2. Ch2 Logic Functions and Gates\n3. Ch3 Boolean Algebra and Combinational Logic(a)\n4. Ch3 Boolean Algebra and Combinational Logic(b)\n5. Ch3 Boolean Algebra and Combinational Logic(c)\n6. Ch5 Introduction to VHDL\n7. Ch6 Combinational Logic Functions (a)\n8. Ch6 Combinational Logic Functions (b)\n9. Ch6 Combinational Logic Functions (c), 期中考\n10.Ch7 Digital Arithmetic and Arithmetic Circuits(a)\n11.Ch7 Digital Arithmetic and Arithmetic Circuits(b)\n12.Ch8 Introduction to Sequential Logic\n13.Ch9 Counters and Shift Registers (a)\n14.Ch9 Counters and Shift Registers (b)\n15.Ch10 State Machine Design\n16.Ch11 Logic Gate Circuitry\n17.Ch12 Interfacing Analog and Digital Circuits\n18.期末考","scorePolicy":"項&nbsp;目       百分比\n==================\n作業        20%\n期中考      30%\n期末考      40%\n平時成績    ±10%\n","materials":"ISBN: 140184030-2\nDigital Design with CPLD Applications and VHDL\n2nd Edition\nDueck\n代理商: 歐亞書局\n","foreignLanguageTextbooks":false}]
