###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       383035   # Number of WRITE/WRITEP commands
num_reads_done                 =       803491   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       611869   # Number of read row buffer hits
num_read_cmds                  =       803492   # Number of READ/READP commands
num_writes_done                =       383057   # Number of read requests issued
num_write_row_hits             =       301194   # Number of write row buffer hits
num_act_cmds                   =       274824   # Number of ACT commands
num_pre_cmds                   =       274793   # Number of PRE commands
num_ondemand_pres              =       250360   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9565377   # Cyles of rank active rank.0
rank_active_cycles.1           =      9304032   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       434623   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       695968   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1122803   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        11501   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3377   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2469   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3608   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5030   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         8037   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         6906   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          841   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          514   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21472   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           73   # Write cmd latency (cycles)
write_latency[20-39]           =         1028   # Write cmd latency (cycles)
write_latency[40-59]           =         1707   # Write cmd latency (cycles)
write_latency[60-79]           =         3462   # Write cmd latency (cycles)
write_latency[80-99]           =         6840   # Write cmd latency (cycles)
write_latency[100-119]         =         9101   # Write cmd latency (cycles)
write_latency[120-139]         =        12482   # Write cmd latency (cycles)
write_latency[140-159]         =        15155   # Write cmd latency (cycles)
write_latency[160-179]         =        18023   # Write cmd latency (cycles)
write_latency[180-199]         =        20064   # Write cmd latency (cycles)
write_latency[200-]            =       295100   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       276428   # Read request latency (cycles)
read_latency[40-59]            =        94482   # Read request latency (cycles)
read_latency[60-79]            =       114246   # Read request latency (cycles)
read_latency[80-99]            =        46743   # Read request latency (cycles)
read_latency[100-119]          =        35119   # Read request latency (cycles)
read_latency[120-139]          =        29379   # Read request latency (cycles)
read_latency[140-159]          =        20075   # Read request latency (cycles)
read_latency[160-179]          =        16259   # Read request latency (cycles)
read_latency[180-199]          =        13516   # Read request latency (cycles)
read_latency[200-]             =       157240   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.91211e+09   # Write energy
read_energy                    =  3.23968e+09   # Read energy
act_energy                     =  7.51918e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.08619e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.34065e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9688e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.80572e+09   # Active standby energy rank.1
average_read_latency           =      147.854   # Average read request latency (cycles)
average_interarrival           =      8.42772   # Average request interarrival latency (cycles)
total_energy                   =  1.89256e+10   # Total energy (pJ)
average_power                  =      1892.56   # Average power (mW)
average_bandwidth              =      10.1252   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       362275   # Number of WRITE/WRITEP commands
num_reads_done                 =       770347   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       579831   # Number of read row buffer hits
num_read_cmds                  =       770344   # Number of READ/READP commands
num_writes_done                =       362284   # Number of read requests issued
num_write_row_hits             =       282406   # Number of write row buffer hits
num_act_cmds                   =       271617   # Number of ACT commands
num_pre_cmds                   =       271588   # Number of PRE commands
num_ondemand_pres              =       247865   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9444812   # Cyles of rank active rank.0
rank_active_cycles.1           =      9426898   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       555188   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       573102   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1065678   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        14732   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3415   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2452   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         3538   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5016   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         7883   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7033   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          925   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          523   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        21439   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           83   # Write cmd latency (cycles)
write_latency[20-39]           =         1054   # Write cmd latency (cycles)
write_latency[40-59]           =         1727   # Write cmd latency (cycles)
write_latency[60-79]           =         3719   # Write cmd latency (cycles)
write_latency[80-99]           =         7478   # Write cmd latency (cycles)
write_latency[100-119]         =        10424   # Write cmd latency (cycles)
write_latency[120-139]         =        13807   # Write cmd latency (cycles)
write_latency[140-159]         =        16915   # Write cmd latency (cycles)
write_latency[160-179]         =        19897   # Write cmd latency (cycles)
write_latency[180-199]         =        21783   # Write cmd latency (cycles)
write_latency[200-]            =       265388   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            5   # Read request latency (cycles)
read_latency[20-39]            =       276757   # Read request latency (cycles)
read_latency[40-59]            =        92931   # Read request latency (cycles)
read_latency[60-79]            =       122005   # Read request latency (cycles)
read_latency[80-99]            =        44946   # Read request latency (cycles)
read_latency[100-119]          =        34195   # Read request latency (cycles)
read_latency[120-139]          =        28626   # Read request latency (cycles)
read_latency[140-159]          =        18503   # Read request latency (cycles)
read_latency[160-179]          =        14575   # Read request latency (cycles)
read_latency[180-199]          =        11769   # Read request latency (cycles)
read_latency[200-]             =       126035   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.80848e+09   # Write energy
read_energy                    =  3.10603e+09   # Read energy
act_energy                     =  7.43144e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.6649e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.75089e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.89356e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.88238e+09   # Active standby energy rank.1
average_read_latency           =      127.266   # Average read request latency (cycles)
average_interarrival           =      8.82896   # Average request interarrival latency (cycles)
total_energy                   =  1.86798e+10   # Total energy (pJ)
average_power                  =      1867.98   # Average power (mW)
average_bandwidth              =      9.66512   # Average bandwidth
