module bus(input logic[2:0] c, input logic[3:0] d, output logic y);

assign y = {
	c[2:1],
	{3{d[0]}},
	c[0],
	3'b101
};

endmodule;