{
  "module_name": "dma2_core_regs.h",
  "hash_id": "e9dc81c22b7bd5b9b9ffccee583d836f554d724da37871e86c957a437be68a00",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/gaudi/asic_reg/dma2_core_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_DMA2_CORE_REGS_H_\n#define ASIC_REG_DMA2_CORE_REGS_H_\n\n \n\n#define mmDMA2_CORE_CFG_0                                            0x540000\n\n#define mmDMA2_CORE_CFG_1                                            0x540004\n\n#define mmDMA2_CORE_LBW_MAX_OUTSTAND                                 0x540008\n\n#define mmDMA2_CORE_SRC_BASE_LO                                      0x540014\n\n#define mmDMA2_CORE_SRC_BASE_HI                                      0x540018\n\n#define mmDMA2_CORE_DST_BASE_LO                                      0x54001C\n\n#define mmDMA2_CORE_DST_BASE_HI                                      0x540020\n\n#define mmDMA2_CORE_SRC_TSIZE_1                                      0x54002C\n\n#define mmDMA2_CORE_SRC_STRIDE_1                                     0x540030\n\n#define mmDMA2_CORE_SRC_TSIZE_2                                      0x540034\n\n#define mmDMA2_CORE_SRC_STRIDE_2                                     0x540038\n\n#define mmDMA2_CORE_SRC_TSIZE_3                                      0x54003C\n\n#define mmDMA2_CORE_SRC_STRIDE_3                                     0x540040\n\n#define mmDMA2_CORE_SRC_TSIZE_4                                      0x540044\n\n#define mmDMA2_CORE_SRC_STRIDE_4                                     0x540048\n\n#define mmDMA2_CORE_SRC_TSIZE_0                                      0x54004C\n\n#define mmDMA2_CORE_DST_TSIZE_1                                      0x540054\n\n#define mmDMA2_CORE_DST_STRIDE_1                                     0x540058\n\n#define mmDMA2_CORE_DST_TSIZE_2                                      0x54005C\n\n#define mmDMA2_CORE_DST_STRIDE_2                                     0x540060\n\n#define mmDMA2_CORE_DST_TSIZE_3                                      0x540064\n\n#define mmDMA2_CORE_DST_STRIDE_3                                     0x540068\n\n#define mmDMA2_CORE_DST_TSIZE_4                                      0x54006C\n\n#define mmDMA2_CORE_DST_STRIDE_4                                     0x540070\n\n#define mmDMA2_CORE_DST_TSIZE_0                                      0x540074\n\n#define mmDMA2_CORE_COMMIT                                           0x540078\n\n#define mmDMA2_CORE_WR_COMP_WDATA                                    0x54007C\n\n#define mmDMA2_CORE_WR_COMP_ADDR_LO                                  0x540080\n\n#define mmDMA2_CORE_WR_COMP_ADDR_HI                                  0x540084\n\n#define mmDMA2_CORE_WR_COMP_AWUSER_31_11                             0x540088\n\n#define mmDMA2_CORE_TE_NUMROWS                                       0x540094\n\n#define mmDMA2_CORE_PROT                                             0x5400B8\n\n#define mmDMA2_CORE_SECURE_PROPS                                     0x5400F0\n\n#define mmDMA2_CORE_NON_SECURE_PROPS                                 0x5400F4\n\n#define mmDMA2_CORE_RD_MAX_OUTSTAND                                  0x540100\n\n#define mmDMA2_CORE_RD_MAX_SIZE                                      0x540104\n\n#define mmDMA2_CORE_RD_ARCACHE                                       0x540108\n\n#define mmDMA2_CORE_RD_ARUSER_31_11                                  0x540110\n\n#define mmDMA2_CORE_RD_INFLIGHTS                                     0x540114\n\n#define mmDMA2_CORE_WR_MAX_OUTSTAND                                  0x540120\n\n#define mmDMA2_CORE_WR_MAX_AWID                                      0x540124\n\n#define mmDMA2_CORE_WR_AWCACHE                                       0x540128\n\n#define mmDMA2_CORE_WR_AWUSER_31_11                                  0x540130\n\n#define mmDMA2_CORE_WR_INFLIGHTS                                     0x540134\n\n#define mmDMA2_CORE_RD_RATE_LIM_CFG_0                                0x540150\n\n#define mmDMA2_CORE_RD_RATE_LIM_CFG_1                                0x540154\n\n#define mmDMA2_CORE_WR_RATE_LIM_CFG_0                                0x540158\n\n#define mmDMA2_CORE_WR_RATE_LIM_CFG_1                                0x54015C\n\n#define mmDMA2_CORE_ERR_CFG                                          0x540160\n\n#define mmDMA2_CORE_ERR_CAUSE                                        0x540164\n\n#define mmDMA2_CORE_ERRMSG_ADDR_LO                                   0x540170\n\n#define mmDMA2_CORE_ERRMSG_ADDR_HI                                   0x540174\n\n#define mmDMA2_CORE_ERRMSG_WDATA                                     0x540178\n\n#define mmDMA2_CORE_STS0                                             0x540190\n\n#define mmDMA2_CORE_STS1                                             0x540194\n\n#define mmDMA2_CORE_RD_DBGMEM_ADD                                    0x540200\n\n#define mmDMA2_CORE_RD_DBGMEM_DATA_WR                                0x540204\n\n#define mmDMA2_CORE_RD_DBGMEM_DATA_RD                                0x540208\n\n#define mmDMA2_CORE_RD_DBGMEM_CTRL                                   0x54020C\n\n#define mmDMA2_CORE_RD_DBGMEM_RC                                     0x540210\n\n#define mmDMA2_CORE_DBG_HBW_AXI_AR_CNT                               0x540220\n\n#define mmDMA2_CORE_DBG_HBW_AXI_AW_CNT                               0x540224\n\n#define mmDMA2_CORE_DBG_LBW_AXI_AW_CNT                               0x540228\n\n#define mmDMA2_CORE_DBG_DESC_CNT                                     0x54022C\n\n#define mmDMA2_CORE_DBG_STS                                          0x540230\n\n#define mmDMA2_CORE_DBG_RD_DESC_ID                                   0x540234\n\n#define mmDMA2_CORE_DBG_WR_DESC_ID                                   0x540238\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}