INFO-FLOW: Workspace C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT opened at Fri Jan 06 17:10:53 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010-clg400-1 
Execute       create_platform xc7z010-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command       create_platform done; 0.346 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.469 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
Execute     config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.573 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.104 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
Execute   source ./mxu/CAT/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
Execute     set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
Execute     set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.055 seconds; current allocated memory: 85.930 MB.
INFO: [HLS 200-10] Analyzing design file 'mmult.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling mmult.cpp as C++
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang mmult.cpp -foptimization-record-file=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.cpp.clang.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.cpp.clang.err.log 
Command       ap_eval done; 0.193 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top mmult -name=mmult 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/clang.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.184 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/.systemc_flag -fix-errors C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/all.directive.json -fix-errors C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp.clang.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.934 seconds; current allocated memory: 86.824 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.g.bc -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.0.bc > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.43 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.432 sec.
Execute       run_link_or_opt -opt -out C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=mmult -reflow-float-conversion -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.918 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.921 sec.
Execute       run_link_or_opt -out C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=mmult -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=mmult -mllvm -hls-db-dir -mllvm C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_120.000000_DSP_80.000000_FF_35200.000000_LUT_17600.000000_SLICE_4400.000000_URAM_0.000000 -device-name-info=xc7z010clg400-1 > C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.257 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:19:2) has been inferred on bundle 'A_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:19:2)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:20:2) has been inferred on bundle 'B_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:20:2)
INFO: [HLS 214-115] Multiple burst writes of length 64 and bit width 32 in loop 'anonymous'(mmult.cpp:30:2) has been inferred on bundle 'C_port'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (mmult.cpp:30:2)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.905 seconds; current allocated memory: 88.441 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 88.441 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top mmult -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.0.bc -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 94.555 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.1.bc -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.2.prechk.bc -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 95.766 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.g.1.bc to C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.o.1.bc -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'mmult1' (mmult.cpp:23) in function 'mmult' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-5' in function 'mmult' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'mmult1' (mmult.cpp:23) in function 'mmult' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'mmult2' (mmult.cpp:25) in function 'mmult' completely with a factor of 8.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.o.1.tmp.bc -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'mmult' (mmult.cpp:6)...7 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.083 seconds; current allocated memory: 117.250 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.o.2.bc -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'mmult0' (mmult.cpp:22:17) in function 'mmult'.
INFO: [HLS 200-472] Inferring partial write operation for 'a_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'b_buffer' 
INFO: [HLS 200-472] Inferring partial write operation for 'c_buffer' (mmult.cpp:26:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.077 seconds; current allocated memory: 145.926 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.21 sec.
Command     elaborate done; 5.067 sec.
Execute     ap_eval exec zip -j C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'mmult' ...
Execute       ap_set_top_model mmult 
Execute       get_model_list mmult -filter all-wo-channel -topdown 
Execute       preproc_iomode -model mmult 
Execute       preproc_iomode -model mmult_Pipeline_4 
Execute       preproc_iomode -model mmult_Pipeline_mmult0_mmult1 
Execute       preproc_iomode -model mmult_Pipeline_2 
Execute       preproc_iomode -model mmult_Pipeline_1 
Execute       get_model_list mmult -filter all-wo-channel 
INFO-FLOW: Model list for configure: mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_mmult0_mmult1 mmult_Pipeline_4 mmult
INFO-FLOW: Configuring Module : mmult_Pipeline_1 ...
Execute       set_default_model mmult_Pipeline_1 
Execute       apply_spec_resource_limit mmult_Pipeline_1 
INFO-FLOW: Configuring Module : mmult_Pipeline_2 ...
Execute       set_default_model mmult_Pipeline_2 
Execute       apply_spec_resource_limit mmult_Pipeline_2 
INFO-FLOW: Configuring Module : mmult_Pipeline_mmult0_mmult1 ...
Execute       set_default_model mmult_Pipeline_mmult0_mmult1 
Execute       apply_spec_resource_limit mmult_Pipeline_mmult0_mmult1 
INFO-FLOW: Configuring Module : mmult_Pipeline_4 ...
Execute       set_default_model mmult_Pipeline_4 
Execute       apply_spec_resource_limit mmult_Pipeline_4 
INFO-FLOW: Configuring Module : mmult ...
Execute       set_default_model mmult 
Execute       apply_spec_resource_limit mmult 
INFO-FLOW: Model list for preprocess: mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_mmult0_mmult1 mmult_Pipeline_4 mmult
INFO-FLOW: Preprocessing Module: mmult_Pipeline_1 ...
Execute       set_default_model mmult_Pipeline_1 
Execute       cdfg_preprocess -model mmult_Pipeline_1 
Execute       rtl_gen_preprocess mmult_Pipeline_1 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_2 ...
Execute       set_default_model mmult_Pipeline_2 
Execute       cdfg_preprocess -model mmult_Pipeline_2 
Execute       rtl_gen_preprocess mmult_Pipeline_2 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_mmult0_mmult1 ...
Execute       set_default_model mmult_Pipeline_mmult0_mmult1 
Execute       cdfg_preprocess -model mmult_Pipeline_mmult0_mmult1 
Execute       rtl_gen_preprocess mmult_Pipeline_mmult0_mmult1 
INFO-FLOW: Preprocessing Module: mmult_Pipeline_4 ...
Execute       set_default_model mmult_Pipeline_4 
Execute       cdfg_preprocess -model mmult_Pipeline_4 
Execute       rtl_gen_preprocess mmult_Pipeline_4 
INFO-FLOW: Preprocessing Module: mmult ...
Execute       set_default_model mmult 
Execute       cdfg_preprocess -model mmult 
Execute       rtl_gen_preprocess mmult 
INFO-FLOW: Model list for synthesis: mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_mmult0_mmult1 mmult_Pipeline_4 mmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_1 
Execute       schedule -model mmult_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 150.324 MB.
Execute       syn_report -verbosereport -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_1.
Execute       set_default_model mmult_Pipeline_1 
Execute       bind -model mmult_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 151.559 MB.
Execute       syn_report -verbosereport -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_2 
Execute       schedule -model mmult_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 151.777 MB.
Execute       syn_report -verbosereport -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_2.
Execute       set_default_model mmult_Pipeline_2 
Execute       bind -model mmult_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.039 seconds; current allocated memory: 151.828 MB.
Execute       syn_report -verbosereport -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_mmult0_mmult1 
Execute       schedule -model mmult_Pipeline_mmult0_mmult1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'b_buffer'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'a_buffer'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mmult0_mmult1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'mmult0_mmult1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.128 seconds; current allocated memory: 153.461 MB.
Execute       syn_report -verbosereport -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_mmult0_mmult1.
Execute       set_default_model mmult_Pipeline_mmult0_mmult1 
Execute       bind -model mmult_Pipeline_mmult0_mmult1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.109 seconds; current allocated memory: 153.488 MB.
Execute       syn_report -verbosereport -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_mmult0_mmult1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult_Pipeline_4 
Execute       schedule -model mmult_Pipeline_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.156 seconds; current allocated memory: 153.684 MB.
Execute       syn_report -verbosereport -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4.sched.adb -f 
INFO-FLOW: Finish scheduling mmult_Pipeline_4.
Execute       set_default_model mmult_Pipeline_4 
Execute       bind -model mmult_Pipeline_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 153.691 MB.
Execute       syn_report -verbosereport -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4.bind.adb -f 
INFO-FLOW: Finish binding mmult_Pipeline_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model mmult 
Execute       schedule -model mmult 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 153.875 MB.
Execute       syn_report -verbosereport -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.sched.adb -f 
INFO-FLOW: Finish scheduling mmult.
Execute       set_default_model mmult 
Execute       bind -model mmult 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 154.152 MB.
Execute       syn_report -verbosereport -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.bind.adb -f 
INFO-FLOW: Finish binding mmult.
Execute       get_model_list mmult -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess mmult_Pipeline_1 
Execute       rtl_gen_preprocess mmult_Pipeline_2 
Execute       rtl_gen_preprocess mmult_Pipeline_mmult0_mmult1 
Execute       rtl_gen_preprocess mmult_Pipeline_4 
Execute       rtl_gen_preprocess mmult 
INFO-FLOW: Model list for RTL generation: mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_mmult0_mmult1 mmult_Pipeline_4 mmult
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mmult_Pipeline_1 -top_prefix mmult_ -sub_prefix mmult_ -mg_file C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_1/m_axi_A_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_1'.
Command       create_rtl_model done; 0.108 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 156.074 MB.
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_1 -style xilinx -f -lang vhdl -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/vhdl/mmult_mmult_Pipeline_1 
Execute       gen_rtl mmult_Pipeline_1 -style xilinx -f -lang vlog -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/verilog/mmult_mmult_Pipeline_1 
Execute       syn_report -csynth -model mmult_Pipeline_1 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/mmult_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mmult_Pipeline_1 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/mmult_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model mmult_Pipeline_1 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mmult_Pipeline_1 -f -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1.adb 
Execute       db_write -model mmult_Pipeline_1 -bindview -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_1 -p C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mmult_Pipeline_2 -top_prefix mmult_ -sub_prefix mmult_ -mg_file C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_2/m_axi_B_port_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_2'.
Command       create_rtl_model done; 0.111 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 157.918 MB.
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_2 -style xilinx -f -lang vhdl -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/vhdl/mmult_mmult_Pipeline_2 
Execute       gen_rtl mmult_Pipeline_2 -style xilinx -f -lang vlog -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/verilog/mmult_mmult_Pipeline_2 
Execute       syn_report -csynth -model mmult_Pipeline_2 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/mmult_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mmult_Pipeline_2 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/mmult_Pipeline_2_csynth.xml 
Execute       syn_report -verbosereport -model mmult_Pipeline_2 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mmult_Pipeline_2 -f -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2.adb 
Execute       db_write -model mmult_Pipeline_2 -bindview -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_2 -p C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_mmult0_mmult1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mmult_Pipeline_mmult0_mmult1 -top_prefix mmult_ -sub_prefix mmult_ -mg_file C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_mmult0_mmult1' pipeline 'mmult0_mmult1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_mmult0_mmult1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 159.773 MB.
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_mmult0_mmult1 -style xilinx -f -lang vhdl -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/vhdl/mmult_mmult_Pipeline_mmult0_mmult1 
Execute       gen_rtl mmult_Pipeline_mmult0_mmult1 -style xilinx -f -lang vlog -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/verilog/mmult_mmult_Pipeline_mmult0_mmult1 
Execute       syn_report -csynth -model mmult_Pipeline_mmult0_mmult1 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/mmult_Pipeline_mmult0_mmult1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mmult_Pipeline_mmult0_mmult1 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/mmult_Pipeline_mmult0_mmult1_csynth.xml 
Execute       syn_report -verbosereport -model mmult_Pipeline_mmult0_mmult1 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.129 sec.
Execute       db_write -model mmult_Pipeline_mmult0_mmult1 -f -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1.adb 
Execute       db_write -model mmult_Pipeline_mmult0_mmult1 -bindview -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_mmult0_mmult1 -p C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult_Pipeline_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mmult_Pipeline_4 -top_prefix mmult_ -sub_prefix mmult_ -mg_file C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'mmult_Pipeline_4' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'mmult_Pipeline_4/m_axi_C_port_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult_Pipeline_4'.
Command       create_rtl_model done; 0.12 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.588 seconds; current allocated memory: 161.875 MB.
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult_Pipeline_4 -style xilinx -f -lang vhdl -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/vhdl/mmult_mmult_Pipeline_4 
Execute       gen_rtl mmult_Pipeline_4 -style xilinx -f -lang vlog -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/verilog/mmult_mmult_Pipeline_4 
Execute       syn_report -csynth -model mmult_Pipeline_4 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/mmult_Pipeline_4_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mmult_Pipeline_4 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/mmult_Pipeline_4_csynth.xml 
Execute       syn_report -verbosereport -model mmult_Pipeline_4 -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model mmult_Pipeline_4 -f -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4.adb 
Execute       db_write -model mmult_Pipeline_4 -bindview -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult_Pipeline_4 -p C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'mmult' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model mmult -top_prefix  -sub_prefix mmult_ -mg_file C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C_port' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'mmult/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'mmult' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'A', 'B' and 'C' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'mmult'.
INFO: [RTMG 210-278] Implementing memory 'mmult_a_buffer_RAM_1WNR_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'mmult_c_buffer_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.153 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.243 seconds; current allocated memory: 165.277 MB.
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       gen_rtl mmult -istop -style xilinx -f -lang vhdl -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/vhdl/mmult 
Execute       gen_rtl mmult -istop -style xilinx -f -lang vlog -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/verilog/mmult 
Execute       syn_report -csynth -model mmult -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/mmult_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model mmult -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/mmult_csynth.xml 
Execute       syn_report -verbosereport -model mmult -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.103 sec.
Execute       db_write -model mmult -f -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.adb 
Execute       db_write -model mmult -bindview -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info mmult -p C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult 
Execute       export_constraint_db -f -tool general -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.constraint.tcl 
Execute       syn_report -designview -model mmult -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.design.xml 
Command       syn_report done; 0.101 sec.
Execute       syn_report -csynthDesign -model mmult -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model mmult -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model mmult -o C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.protoinst 
Execute       sc_get_clocks mmult 
Execute       sc_get_portdomain mmult 
INFO-FLOW: Model list for RTL component generation: mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_mmult0_mmult1 mmult_Pipeline_4 mmult
INFO-FLOW: Handling components in module [mmult_Pipeline_1] ... 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_Pipeline_2] ... 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_Pipeline_mmult0_mmult1] ... 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1.compgen.tcl 
INFO-FLOW: Found component mmult_mul_32s_32s_32_2_1.
INFO-FLOW: Append model mmult_mul_32s_32s_32_2_1
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult_Pipeline_4] ... 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4.compgen.tcl 
INFO-FLOW: Found component mmult_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [mmult] ... 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.compgen.tcl 
INFO-FLOW: Found component mmult_a_buffer_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model mmult_a_buffer_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component mmult_c_buffer_RAM_AUTO_1R1W.
INFO-FLOW: Append model mmult_c_buffer_RAM_AUTO_1R1W
INFO-FLOW: Found component mmult_A_port_m_axi.
INFO-FLOW: Append model mmult_A_port_m_axi
INFO-FLOW: Found component mmult_B_port_m_axi.
INFO-FLOW: Append model mmult_B_port_m_axi
INFO-FLOW: Found component mmult_C_port_m_axi.
INFO-FLOW: Append model mmult_C_port_m_axi
INFO-FLOW: Found component mmult_control_s_axi.
INFO-FLOW: Append model mmult_control_s_axi
INFO-FLOW: Append model mmult_Pipeline_1
INFO-FLOW: Append model mmult_Pipeline_2
INFO-FLOW: Append model mmult_Pipeline_mmult0_mmult1
INFO-FLOW: Append model mmult_Pipeline_4
INFO-FLOW: Append model mmult
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: mmult_flow_control_loop_pipe_sequential_init mmult_flow_control_loop_pipe_sequential_init mmult_mul_32s_32s_32_2_1 mmult_flow_control_loop_pipe_sequential_init mmult_flow_control_loop_pipe_sequential_init mmult_a_buffer_RAM_1WNR_AUTO_1R1W mmult_c_buffer_RAM_AUTO_1R1W mmult_A_port_m_axi mmult_B_port_m_axi mmult_C_port_m_axi mmult_control_s_axi mmult_Pipeline_1 mmult_Pipeline_2 mmult_Pipeline_mmult0_mmult1 mmult_Pipeline_4 mmult
INFO-FLOW: Generating C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_mul_32s_32s_32_2_1
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model mmult_a_buffer_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model mmult_c_buffer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model mmult_A_port_m_axi
INFO-FLOW: To file: write model mmult_B_port_m_axi
INFO-FLOW: To file: write model mmult_C_port_m_axi
INFO-FLOW: To file: write model mmult_control_s_axi
INFO-FLOW: To file: write model mmult_Pipeline_1
INFO-FLOW: To file: write model mmult_Pipeline_2
INFO-FLOW: To file: write model mmult_Pipeline_mmult0_mmult1
INFO-FLOW: To file: write model mmult_Pipeline_4
INFO-FLOW: To file: write model mmult
INFO-FLOW: Generating C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/vhdl' dstVlogDir='C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/vlog' tclDir='C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db' modelList='mmult_flow_control_loop_pipe_sequential_init
mmult_flow_control_loop_pipe_sequential_init
mmult_mul_32s_32s_32_2_1
mmult_flow_control_loop_pipe_sequential_init
mmult_flow_control_loop_pipe_sequential_init
mmult_a_buffer_RAM_1WNR_AUTO_1R1W
mmult_c_buffer_RAM_AUTO_1R1W
mmult_A_port_m_axi
mmult_B_port_m_axi
mmult_C_port_m_axi
mmult_control_s_axi
mmult_Pipeline_1
mmult_Pipeline_2
mmult_Pipeline_mmult0_mmult1
mmult_Pipeline_4
mmult
' expOnly='0'
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1.compgen.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2.compgen.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1.compgen.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4.compgen.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.compgen.tcl 
Execute         source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.614 seconds; current allocated memory: 170.641 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='mmult_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='mmult_flow_control_loop_pipe_sequential_init
mmult_flow_control_loop_pipe_sequential_init
mmult_mul_32s_32s_32_2_1
mmult_flow_control_loop_pipe_sequential_init
mmult_flow_control_loop_pipe_sequential_init
mmult_a_buffer_RAM_1WNR_AUTO_1R1W
mmult_c_buffer_RAM_AUTO_1R1W
mmult_A_port_m_axi
mmult_B_port_m_axi
mmult_C_port_m_axi
mmult_control_s_axi
mmult_Pipeline_1
mmult_Pipeline_2
mmult_Pipeline_mmult0_mmult1
mmult_Pipeline_4
mmult
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1.tbgen.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2.tbgen.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1.tbgen.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4.tbgen.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.constraint.tcl 
Execute       sc_get_clocks mmult 
Execute       source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME A_port_m_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME A_port DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME B_port_m_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME B_port DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME C_port_m_axi_U SOURCE {} VARIABLE {} MODULE mmult LOOP {} BUNDLEDNAME C_port DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST mmult MODULE2INSTS {mmult mmult mmult_Pipeline_1 grp_mmult_Pipeline_1_fu_130 mmult_Pipeline_2 grp_mmult_Pipeline_2_fu_138 mmult_Pipeline_mmult0_mmult1 grp_mmult_Pipeline_mmult0_mmult1_fu_146 mmult_Pipeline_4 grp_mmult_Pipeline_4_fu_153} INST2MODULE {mmult mmult grp_mmult_Pipeline_1_fu_130 mmult_Pipeline_1 grp_mmult_Pipeline_2_fu_138 mmult_Pipeline_2 grp_mmult_Pipeline_mmult0_mmult1_fu_146 mmult_Pipeline_mmult0_mmult1 grp_mmult_Pipeline_4_fu_153 mmult_Pipeline_4} INSTDATA {mmult {DEPTH 1 CHILDREN {grp_mmult_Pipeline_1_fu_130 grp_mmult_Pipeline_2_fu_138 grp_mmult_Pipeline_mmult0_mmult1_fu_146 grp_mmult_Pipeline_4_fu_153}} grp_mmult_Pipeline_1_fu_130 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_2_fu_138 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_mmult0_mmult1_fu_146 {DEPTH 2 CHILDREN {}} grp_mmult_Pipeline_4_fu_153 {DEPTH 2 CHILDREN {}}} MODULEDATA {mmult_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_23_fu_92_p2 SOURCE {} VARIABLE empty_23 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_21_fu_92_p2 SOURCE {} VARIABLE empty_21 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult_Pipeline_mmult0_mmult1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_1_fu_316_p2 SOURCE mmult.cpp:22 VARIABLE add_ln22_1 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln22_fu_325_p2 SOURCE mmult.cpp:22 VARIABLE add_ln22 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_621_p2 SOURCE mmult.cpp:24 VARIABLE add_ln24 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U7 SOURCE mmult.cpp:26 VARIABLE mul_ln26 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U8 SOURCE mmult.cpp:26 VARIABLE mul_ln26_1 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U9 SOURCE mmult.cpp:26 VARIABLE mul_ln26_2 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U10 SOURCE mmult.cpp:26 VARIABLE mul_ln26_3 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U11 SOURCE mmult.cpp:26 VARIABLE mul_ln26_4 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U12 SOURCE mmult.cpp:26 VARIABLE mul_ln26_5 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U13 SOURCE mmult.cpp:26 VARIABLE mul_ln26_6 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_32s_32s_32_2_1_U14 SOURCE mmult.cpp:26 VARIABLE mul_ln26_7 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_680_p2 SOURCE mmult.cpp:26 VARIABLE add_ln26 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_1_fu_684_p2 SOURCE mmult.cpp:26 VARIABLE add_ln26_1 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_4_fu_692_p2 SOURCE mmult.cpp:26 VARIABLE add_ln26_4 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_627_p2 SOURCE mmult.cpp:23 VARIABLE add_ln23 LOOP mmult0_mmult1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 24 BRAM 0 URAM 0}} mmult_Pipeline_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_19_fu_97_p2 SOURCE {} VARIABLE empty_19 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} mmult {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME a_buffer_U SOURCE mmult.cpp:15 VARIABLE a_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME b_buffer_U SOURCE mmult.cpp:16 VARIABLE b_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME c_buffer_U SOURCE mmult.cpp:17 VARIABLE c_buffer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 24 BRAM 29 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.969 seconds; current allocated memory: 177.906 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for mmult.
INFO: [VLOG 209-307] Generating Verilog RTL for mmult.
Execute       syn_report -model mmult -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 3.949 sec.
Command   csynth_design done; 9.097 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 9.097 seconds; current allocated memory: 91.992 MB.
Command ap_source done; 19.845 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT opened at Fri Jan 06 17:11:28 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010-clg400-1 
Execute       create_platform xc7z010-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command       create_platform done; 0.386 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.105 sec.
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.504 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
Execute     config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.614 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.113 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
Execute   source ./mxu/CAT/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
Execute     set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
Execute     set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     source run_sim.tcl 
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.909 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.909 seconds; current allocated memory: 0.336 MB.
Command ap_source done; 11.712 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT opened at Fri Jan 06 17:11:48 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010clg400-1 
Execute       create_platform xc7z010clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command       create_platform done; 0.372 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.475 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
Execute     config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.572 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.104 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog 
Execute   source ./mxu/CAT/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
Execute     set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
Execute     set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mmul_test.cpp C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/./sim/autowrap/testbench/mmul_test.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/./sim/autowrap/testbench/mmul_test.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/./sim/autowrap/testbench/mmul_test.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.321 sec.
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mmult.cpp C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/./sim/autowrap/testbench/mmult.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/./sim/autowrap/testbench/mmult.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/./sim/autowrap/testbench/mmult.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
ERROR: [COSIM 212-360] Aborting co-simulation: C TB simulation failed.
ERROR: [COSIM 212-320] C TB testing failed, stop generating test vectors. Please check C TB or re-run cosim.
Command     ap_source done; error code: 1; 
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
INFO-FLOW: Caught error in cosim_design: 
    while executing
"ap_internal_cosim_design "
Command   cosim_design done; error code: 2; 4.243 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 4.243 seconds; current allocated memory: 6.133 MB.
Command ap_source done; error code: 1; 14.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT opened at Fri Jan 06 17:13:24 +0100 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z010clg400-1 
Execute       create_platform xc7z010clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z010-clg400-1'
Command       create_platform done; 0.358 sec.
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xc7z010-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.471 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip
Execute     config_export -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 0.574 sec.
Execute   set_part xc7z010clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z010clg400-1 
Execute     create_platform xc7z010clg400-1 -board  
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xc7z010-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.107 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl verilog -vivado_clock 10 
Execute   source ./mxu/CAT/directives.tcl 
INFO: [HLS 200-1510] Running: source ./mxu/CAT/directives.tcl
Execute     set_directive_top -name mmult mmult 
INFO: [HLS 200-1510] Running: set_directive_top -name mmult mmult 
Execute     set_directive_pipeline mmult/mmult_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline mmult/mmult_label0 
Execute   export_design -flow syn -rtl verilog -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
INFO: [HLS 200-1510] Running: export_design -flow syn -rtl verilog -format ip_catalog -output C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip 
Execute     config_export -flow=syn -format=ip_catalog -output=C:/Users/krist/AppData/Roaming/Xilinx/Vitis/ip -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -flow syn -rtl verilog
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=mmult xml_exists=0
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to mmult
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=16 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='mmult_flow_control_loop_pipe_sequential_init
mmult_flow_control_loop_pipe_sequential_init
mmult_mul_32s_32s_32_2_1
mmult_flow_control_loop_pipe_sequential_init
mmult_flow_control_loop_pipe_sequential_init
mmult_a_buffer_RAM_1WNR_AUTO_1R1W
mmult_c_buffer_RAM_AUTO_1R1W
mmult_A_port_m_axi
mmult_B_port_m_axi
mmult_C_port_m_axi
mmult_control_s_axi
mmult_Pipeline_1
mmult_Pipeline_2
mmult_Pipeline_mmult0_mmult1
mmult_Pipeline_4
mmult
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_1.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_2.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_mmult0_mmult1.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult_Pipeline_4.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.constraint.tcl 
Execute     sc_get_clocks mmult 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to mmult
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.compgen.dataonly.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=mmult
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.rtl_wrap.cfg.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.constraint.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:   auto_impl: eval: -flow syn -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-flow syn -rtl verilog'
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.constraint.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/mmult.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/autopilot.rtl.models.tcl 
Execute     source C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z010-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z010-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: debug_in_auto_impl: vlog syn exec C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/verilog/implsyn.bat
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report topinfo_dict='RtlTopPrefix {} RtlSubPrefix mmult_ TopModuleNoPrefix mmult TopModuleWithPrefix mmult' export_design_flow='syn' impl_dir='C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl' lang='verilog' out_dir=''
INFO-FLOW: DBG:PUTS:     auto_impl_report: syn processing xml
Execute     ap_part_info -quiet -data family -name xc7z010-clg400-1 
INFO-FLOW: DBG:PUTS:     writing export xml file: C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/report/verilog/export_syn.xml
INFO-FLOW: DBG:PROC: ::HLSREPORTS::auto_impl_report_txt xml_root='domNode0000020FC08153BC' export_design_flow='syn' export_rpt='C:/Users/krist/AppData/Roaming/Xilinx/Vitis/mxu/CAT/impl/report/verilog/export_syn.rpt' rpt_txt_var=''
INFO-FLOW: DBG:PUTS:     wrote export rpt file: export_syn.rpt
Execute     send_msg_by_id INFO @200-802@%s ip/export.zip 
INFO: [HLS 200-802] Generated output file ip/export.zip
Command   export_design done; 176.857 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 176.857 seconds; current allocated memory: 11.434 MB.
Command ap_source done; 187.621 sec.
Execute cleanup_all 
