{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition " "Info: Version 8.0 Build 231 07/10/2008 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 25 11:51:51 2008 " "Info: Processing started: Sat Oct 25 11:51:51 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DigiComV32_NewInst -c DigiComV32_NewInst" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DigiComV32_NewInst.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file DigiComV32_NewInst.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DigiComV32_NewInst " "Info: Found entity 1: DigiComV32_NewInst" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "DigiComV32_NewInst " "Info: Elaborating entity \"DigiComV32_NewInst\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE ex1.mif " "Warning: Can't find a definition for parameter LPM_FILE -- assuming ex1.mif was intended to be a quoted string" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "DigiComV32_NewInst_BSF.vhd 3 1 " "Warning: Using design file DigiComV32_NewInst_BSF.vhd, which is not specified as a design file for the current project, but contains definitions for 3 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DigiComV32_NewInst_package " "Info: Found design unit 1: DigiComV32_NewInst_package" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 4 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DigiComV32_NewInst_BSF-design " "Info: Found design unit 2: DigiComV32_NewInst_BSF-design" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 75 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 DigiComV32_NewInst_BSF " "Info: Found entity 1: DigiComV32_NewInst_BSF" {  } { { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 41 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DigiComV32_NewInst_BSF DigiComV32_NewInst_BSF:inst " "Info: Elaborating entity \"DigiComV32_NewInst_BSF\" for hierarchy \"DigiComV32_NewInst_BSF:inst\"" {  } { { "DigiComV32_NewInst.bdf" "inst" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "simplecom_ro1.vqm 1 1 " "Warning: Using design file simplecom_ro1.vqm, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 simplecom_ro1 " "Info: Found entity 1: simplecom_ro1" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 21 22 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simplecom_ro1 DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst " "Info: Elaborating entity \"simplecom_ro1\" for hierarchy \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\"" {  } { { "DigiComV32_NewInst_BSF.vhd" "DC_inst" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "control.vhd 2 1 " "Warning: Using design file control.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control-control_arch " "Info: Found design unit 1: control-control_arch" {  } { { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 49 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 control " "Info: Found entity 1: control" {  } { { "control.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/control.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:inst1 " "Info: Elaborating entity \"control\" for hierarchy \"control:inst1\"" {  } { { "DigiComV32_NewInst.bdf" "inst1" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 1400 1568 608 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst2 " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst2\"" {  } { { "DigiComV32_NewInst.bdf" "inst2" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst2 " "Info: Instantiated megafunction \"LPM_RAM_IO:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ex1.mif " "Info: Parameter \"LPM_FILE\" = \"ex1.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 4096 " "Info: Parameter \"LPM_NUMWORDS\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Info: Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 12 " "Info: Parameter \"LPM_WIDTHAD\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst2\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices " "Warning: Assertion warning: altram does not support Cyclone device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Cyclone devices" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1024 1152 536 "inst2" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst2\|altram:sram LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst2 " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst2\"" {  } { { "altram.tdf" "" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 408 1032 1160 536 "inst2" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2891.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_2891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2891 " "Info: Found entity 1: altsyncram_2891" {  } { { "db/altsyncram_2891.tdf" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/db/altsyncram_2891.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2891 LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated " "Info: Elaborating entity \"altsyncram_2891\" for hierarchy \"LPM_RAM_IO:inst2\|altram:sram\|altsyncram:ram_block\|altsyncram_2891:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/80sp1/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[11\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[11\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2249 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[10\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[10\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2268 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[9\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[9\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2287 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[8\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[8\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2306 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[7\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[7\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2325 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[6\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[6\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2344 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[5\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[5\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2363 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[4\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[4\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2382 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[3\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[3\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2401 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[2\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[2\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2420 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[1\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[1\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2439 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[0\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[0\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2458 17 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[15\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[15\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2173 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[14\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[14\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2192 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[13\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[13\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2211 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[12\]~I " "Info: WYSIWYG I/O primitive \"DigiComV32_NewInst_BSF:inst\|simplecom_ro1:DC_inst\|cb\[12\]~I\" converted to equivalent logic" {  } { { "simplecom_ro1.vqm" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/simplecom_ro1.vqm" 2230 18 0 } } { "DigiComV32_NewInst_BSF.vhd" "" { Text "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst_BSF.vhd" 109 0 0 } } { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 0 640 896 672 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 0}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "segOut1\[0\] GND " "Warning (13410): Pin \"segOut1\[0\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 280 976 1152 296 "segOut1\[7..0\]" "" } { 272 896 976 288 "segOut1\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "segOut2\[0\] GND " "Warning (13410): Pin \"segOut2\[0\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 296 976 1152 312 "segOut2\[7..0\]" "" } { 288 896 976 304 "segOut2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[24\] GND " "Warning (13410): Pin \"selected_reg\[24\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[16\] GND " "Warning (13410): Pin \"selected_reg\[16\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[8\] GND " "Warning (13410): Pin \"selected_reg\[8\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0} { "Warning" "WOPT_MLS_STUCK_PIN" "selected_reg\[0\] GND " "Warning (13410): Pin \"selected_reg\[0\]\" is stuck at GND" {  } { { "DigiComV32_NewInst.bdf" "" { Schematic "G:/Work2008/NowWorking/compArch/DigiCom/DigiComV32_NewInst/DigiComV32_NewInst.bdf" { { 312 976 1165 328 "selected_reg\[31..0\]" "" } { 304 896 998 320 "selected_reg\[31..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "952 " "Info: Implemented 952 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Info: Implemented 24 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "127 " "Info: Implemented 127 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Info: Implemented 16 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "769 " "Info: Implemented 769 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Info: Implemented 16 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Info: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 25 11:52:03 2008 " "Info: Processing ended: Sat Oct 25 11:52:03 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
