$date
	Mon Oct 17 10:41:39 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module q1_tb $end
$var wire 8 ! Y [0:7] $end
$var reg 3 " D [2:0] $end
$var reg 1 # En $end
$scope module ex1 $end
$var wire 3 $ D [2:0] $end
$var wire 1 # En $end
$var wire 1 % g $end
$var wire 1 & h $end
$var wire 1 ' i $end
$var wire 8 ( Y [0:7] $end
$scope module stage0 $end
$var wire 2 ) D [1:0] $end
$var wire 1 & En $end
$var wire 3 * i [2:0] $end
$var reg 4 + Y [0:3] $end
$upscope $end
$scope module stage1 $end
$var wire 2 , D [1:0] $end
$var wire 1 ' En $end
$var wire 3 - i [2:0] $end
$var reg 4 . Y [0:3] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b0 ,
b1000 +
b100 *
b0 )
b10000000 (
0'
1&
1%
b0 $
1#
b0 "
b10000000 !
$end
#20
b1000000 !
b1000000 (
b100 +
b101 *
b1 )
b1 -
b1 ,
b1 "
b1 $
#40
b100000 !
b100000 (
b10 +
b110 *
b10 )
b10 -
b10 ,
b10 "
b10 $
#60
b10000 !
b10000 (
b1 +
b111 *
b11 )
b11 -
b11 ,
b11 "
b11 $
#80
0&
b1000 .
0%
1'
b1000 !
b1000 (
b0 +
b0 *
b0 )
b100 -
b0 ,
b100 "
b100 $
#100
b100 !
b100 (
b100 .
b1 *
b1 )
b101 -
b1 ,
b101 "
b101 $
#120
b10 !
b10 (
b10 .
b10 *
b10 )
b110 -
b10 ,
b110 "
b110 $
#140
b1 !
b1 (
b1 .
b11 *
b11 )
b111 -
b11 ,
b111 "
b111 $
#160
b0 !
b0 (
b0 .
b11 -
0'
0#
#180
