
*** Running vivado
    with args -log RAM_unit.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source RAM_unit.tcl -notrace


****** Vivado v2023.2.2 (64-bit)
  **** SW Build 4126759 on Thu Feb  8 23:52:05 MST 2024
  **** IP Build 4126054 on Fri Feb  9 11:39:09 MST 2024
  **** SharedData Build 4115275 on Tue Jan 30 00:40:57 MST 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source RAM_unit.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/y4/P1/applications02/vivado/arm_processor_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/y4/P1/applications02/vivado/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'Arm.com:user:DAPLink_to_Arty_shield:1.0'. The one found in IP location '/media/y4/P1/applications02/vivado/arm_processor_ip/AT426-r0p1-00rel0-1/AT426-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository/DAPLink_to_Arty_shield' will take precedence over the same IP in location /media/y4/P1/applications02/vivado/arm_processor_ip/AT472-r0p1-00rel0-1/AT472-BU-98000-r0p1-00rel0/vivado/Arm_ipi_repository/DAPLink_to_Arty_shield
Command: link_design -top RAM_unit -part xc7s25csga225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7s25csga225-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1606.996 ; gain = 0.000 ; free physical = 1291 ; free virtual = 53008
INFO: [Netlist 29-17] Analyzing 525 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'RAM_unit' is not ideal for floorplanning, since the cellview 'RAM_unit' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2023.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:8]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:8]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'btn[0]'. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:11]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'btn[1]'. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.srcs/constrs_1/Cmod-S7-25-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1743.547 ; gain = 0.000 ; free physical = 1189 ; free virtual = 52906
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

sh: 1: cannot create /home/y4/Documents/school/cyber-studies/final: Is a directory
10 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
link_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.44 . Memory (MB): peak = 1816.352 ; gain = 68.801 ; free physical = 1162 ; free virtual = 52885

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: f7e31618

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2214.133 ; gain = 397.781 ; free physical = 789 ; free virtual = 52499

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: f7e31618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.938 ; gain = 0.000 ; free physical = 504 ; free virtual = 52209

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: f7e31618

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.938 ; gain = 0.000 ; free physical = 503 ; free virtual = 52208
Phase 1 Initialization | Checksum: f7e31618

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2528.938 ; gain = 0.000 ; free physical = 503 ; free virtual = 52208

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: f7e31618

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2528.938 ; gain = 0.000 ; free physical = 503 ; free virtual = 52208

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: f7e31618

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2528.938 ; gain = 0.000 ; free physical = 503 ; free virtual = 52208
Phase 2 Timer Update And Timing Data Collection | Checksum: f7e31618

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2528.938 ; gain = 0.000 ; free physical = 503 ; free virtual = 52208

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: f7e31618

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2528.938 ; gain = 0.000 ; free physical = 503 ; free virtual = 52208
Retarget | Checksum: f7e31618
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: f7e31618

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2528.938 ; gain = 0.000 ; free physical = 503 ; free virtual = 52208
Constant propagation | Checksum: f7e31618
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: f7e31618

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2528.938 ; gain = 0.000 ; free physical = 503 ; free virtual = 52208
Sweep | Checksum: f7e31618
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: f7e31618

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2560.953 ; gain = 32.016 ; free physical = 503 ; free virtual = 52208
BUFG optimization | Checksum: f7e31618
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: f7e31618

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2560.953 ; gain = 32.016 ; free physical = 503 ; free virtual = 52208
Shift Register Optimization | Checksum: f7e31618
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: f7e31618

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2560.953 ; gain = 32.016 ; free physical = 503 ; free virtual = 52208
Post Processing Netlist | Checksum: f7e31618
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: f7e31618

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2560.953 ; gain = 32.016 ; free physical = 503 ; free virtual = 52208

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.953 ; gain = 0.000 ; free physical = 503 ; free virtual = 52208
Phase 9.2 Verifying Netlist Connectivity | Checksum: f7e31618

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2560.953 ; gain = 32.016 ; free physical = 503 ; free virtual = 52208
Phase 9 Finalization | Checksum: f7e31618

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2560.953 ; gain = 32.016 ; free physical = 503 ; free virtual = 52208
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: f7e31618

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2560.953 ; gain = 32.016 ; free physical = 503 ; free virtual = 52208
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.953 ; gain = 0.000 ; free physical = 502 ; free virtual = 52207

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: f7e31618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.953 ; gain = 0.000 ; free physical = 502 ; free virtual = 52207

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f7e31618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.953 ; gain = 0.000 ; free physical = 502 ; free virtual = 52207

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.953 ; gain = 0.000 ; free physical = 502 ; free virtual = 52207
Ending Netlist Obfuscation Task | Checksum: f7e31618

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2560.953 ; gain = 0.000 ; free physical = 502 ; free virtual = 52207
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 10 Warnings, 8 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_drc -file RAM_unit_drc_opted.rpt -pb RAM_unit_drc_opted.pb -rpx RAM_unit_drc_opted.rpx
Command: report_drc -file RAM_unit_drc_opted.rpt -pb RAM_unit_drc_opted.pb -rpx RAM_unit_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.runs/impl_1/RAM_unit_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 506 ; free virtual = 52211
INFO: [Common 17-1381] The checkpoint '/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.runs/impl_1/RAM_unit_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 6 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 488 ; free virtual = 52194
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 59d0f3e2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 488 ; free virtual = 52194
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 488 ; free virtual = 52194

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d1dcdc52

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 476 ; free virtual = 52182

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ceba1a8d

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 475 ; free virtual = 52182

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ceba1a8d

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 475 ; free virtual = 52182
Phase 1 Placer Initialization | Checksum: 1ceba1a8d

Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 475 ; free virtual = 52182

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ceba1a8d

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 475 ; free virtual = 52182

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ceba1a8d

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 475 ; free virtual = 52182

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ceba1a8d

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 475 ; free virtual = 52182

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 13cbdf506

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 464 ; free virtual = 52170
Phase 2 Global Placement | Checksum: 13cbdf506

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 464 ; free virtual = 52170

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13cbdf506

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.86 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 464 ; free virtual = 52170

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 17b21bc22

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.87 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 463 ; free virtual = 52170

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18e3b52b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 463 ; free virtual = 52170

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 18e3b52b1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.88 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 463 ; free virtual = 52170

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1439e27d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1439e27d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1439e27d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157
Phase 3 Detail Placement | Checksum: 1439e27d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1439e27d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1439e27d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1439e27d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157
Phase 4.3 Placer Reporting | Checksum: 1439e27d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1439e27d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157
Ending Placer Task | Checksum: c429959f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 450 ; free virtual = 52157
47 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_io -file RAM_unit_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 463 ; free virtual = 52170
INFO: [runtcl-4] Executing : report_utilization -file RAM_unit_utilization_placed.rpt -pb RAM_unit_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file RAM_unit_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 454 ; free virtual = 52161
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 467 ; free virtual = 52175
Wrote PlaceDB: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 460 ; free virtual = 52172
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 460 ; free virtual = 52172
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 460 ; free virtual = 52172
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 459 ; free virtual = 52172
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 457 ; free virtual = 52171
Write Physdb Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2576.961 ; gain = 0.000 ; free physical = 457 ; free virtual = 52171
INFO: [Common 17-1381] The checkpoint '/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.runs/impl_1/RAM_unit_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2646.012 ; gain = 0.000 ; free physical = 443 ; free virtual = 52152
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.012 ; gain = 0.000 ; free physical = 443 ; free virtual = 52152
Wrote PlaceDB: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2646.012 ; gain = 0.000 ; free physical = 433 ; free virtual = 52146
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.012 ; gain = 0.000 ; free physical = 433 ; free virtual = 52146
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.012 ; gain = 0.000 ; free physical = 432 ; free virtual = 52146
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2646.012 ; gain = 0.000 ; free physical = 432 ; free virtual = 52146
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2646.012 ; gain = 0.000 ; free physical = 431 ; free virtual = 52146
Write Physdb Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2646.012 ; gain = 0.000 ; free physical = 431 ; free virtual = 52146
INFO: [Common 17-1381] The checkpoint '/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.runs/impl_1/RAM_unit_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s25'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s25'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 6 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 6a58a1bd ConstDB: 0 ShapeSum: 59d0f3e2 RouteDB: 0
Post Restoration Checksum: NetGraph: 4d4b4dca | NumContArr: c515b9d6 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 297b2fcda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2679.566 ; gain = 0.000 ; free physical = 329 ; free virtual = 52060

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 297b2fcda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.559 ; gain = 18.992 ; free physical = 315 ; free virtual = 52046

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 297b2fcda

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.559 ; gain = 18.992 ; free physical = 314 ; free virtual = 52045
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1315
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1315
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 26c97b7de

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2709.559 ; gain = 29.992 ; free physical = 302 ; free virtual = 52033

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 26c97b7de

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2709.559 ; gain = 29.992 ; free physical = 302 ; free virtual = 52033

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 23dc9df1b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.559 ; gain = 38.992 ; free physical = 298 ; free virtual = 52028
Phase 3 Initial Routing | Checksum: 23dc9df1b

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2718.559 ; gain = 38.992 ; free physical = 298 ; free virtual = 52028

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 175
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 2f9f27e95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.559 ; gain = 38.992 ; free physical = 298 ; free virtual = 52028
Phase 4 Rip-up And Reroute | Checksum: 2f9f27e95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.559 ; gain = 38.992 ; free physical = 298 ; free virtual = 52028

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 2f9f27e95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.559 ; gain = 38.992 ; free physical = 297 ; free virtual = 52028

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 2f9f27e95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.559 ; gain = 38.992 ; free physical = 297 ; free virtual = 52028
Phase 6 Post Hold Fix | Checksum: 2f9f27e95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.559 ; gain = 38.992 ; free physical = 297 ; free virtual = 52028

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.34408 %
  Global Horizontal Routing Utilization  = 1.6241 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 38.2353%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 2f9f27e95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2718.559 ; gain = 38.992 ; free physical = 297 ; free virtual = 52028

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2f9f27e95

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.559 ; gain = 40.992 ; free physical = 295 ; free virtual = 52026

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28adf2d3f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.559 ; gain = 40.992 ; free physical = 295 ; free virtual = 52026
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 167ce89df

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.559 ; gain = 40.992 ; free physical = 295 ; free virtual = 52026
Ending Routing Task | Checksum: 167ce89df

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2720.559 ; gain = 40.992 ; free physical = 295 ; free virtual = 52026

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 11 Warnings, 8 Critical Warnings and 0 Errors encountered.
route_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
tcl.statsThreshold
INFO: [runtcl-4] Executing : report_drc -file RAM_unit_drc_routed.rpt -pb RAM_unit_drc_routed.pb -rpx RAM_unit_drc_routed.rpx
Command: report_drc -file RAM_unit_drc_routed.rpt -pb RAM_unit_drc_routed.pb -rpx RAM_unit_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.runs/impl_1/RAM_unit_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file RAM_unit_methodology_drc_routed.rpt -pb RAM_unit_methodology_drc_routed.pb -rpx RAM_unit_methodology_drc_routed.rpx
Command: report_methodology -file RAM_unit_methodology_drc_routed.rpt -pb RAM_unit_methodology_drc_routed.pb -rpx RAM_unit_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 6 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.runs/impl_1/RAM_unit_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file RAM_unit_power_routed.rpt -pb RAM_unit_power_summary_routed.pb -rpx RAM_unit_power_routed.rpx
Command: report_power -file RAM_unit_power_routed.rpt -pb RAM_unit_power_summary_routed.pb -rpx RAM_unit_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 12 Warnings, 8 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file RAM_unit_route_status.rpt -pb RAM_unit_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file RAM_unit_timing_summary_routed.rpt -pb RAM_unit_timing_summary_routed.pb -rpx RAM_unit_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file RAM_unit_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file RAM_unit_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file RAM_unit_bus_skew_routed.rpt -pb RAM_unit_bus_skew_routed.pb -rpx RAM_unit_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.312 ; gain = 0.000 ; free physical = 329 ; free virtual = 52056
Wrote PlaceDB: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2826.312 ; gain = 0.000 ; free physical = 329 ; free virtual = 52060
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.312 ; gain = 0.000 ; free physical = 329 ; free virtual = 52060
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2826.312 ; gain = 0.000 ; free physical = 329 ; free virtual = 52061
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.312 ; gain = 0.000 ; free physical = 329 ; free virtual = 52061
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.312 ; gain = 0.000 ; free physical = 328 ; free virtual = 52062
Write Physdb Complete: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2826.312 ; gain = 0.000 ; free physical = 328 ; free virtual = 52062
INFO: [Common 17-1381] The checkpoint '/home/y4/Documents/school/cyber-studies/final project/yuda_assembly/yuda_assembly01/yuda_assembly01.runs/impl_1/RAM_unit_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sun Mar 10 19:26:58 2024...
