#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Feb 24 13:32:14 2023
# Process ID: 29744
# Current directory: C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.runs/synth_1
# Command line: vivado.exe -log Clock.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Clock.tcl
# Log file: C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.runs/synth_1/Clock.vds
# Journal file: C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Clock.tcl -notrace
Command: synth_design -top Clock -part xc7a100ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100ti'
INFO: [Device 21-403] Loading part xc7a100ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 21272
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Clock' [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Clock.v:3]
INFO: [Synth 8-6157] synthesizing module 'button' [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/ajxd.v:3]
INFO: [Synth 8-6157] synthesizing module 'Fdiv' [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Fdiv.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Fdiv' (1#1) [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Fdiv.v:3]
INFO: [Synth 8-6155] done synthesizing module 'button' (2#1) [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/ajxd.v:3]
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Counter.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (3#1) [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Counter.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder' [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Translator.v:16]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (4#1) [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Translator.v:16]
INFO: [Synth 8-6157] synthesizing module 'scan_data' [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Tube.v:3]
INFO: [Synth 8-6157] synthesizing module 'show' [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Tube.v:39]
INFO: [Synth 8-226] default block is never used [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Tube.v:47]
INFO: [Synth 8-6155] done synthesizing module 'show' (5#1) [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Tube.v:39]
INFO: [Synth 8-6155] done synthesizing module 'scan_data' (6#1) [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Tube.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Clock' (7#1) [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Clock.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1012.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command '//CLK' is not supported in the xdc constraint file. [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:1]
CRITICAL WARNING: [Designutils 20-1307] Command '//按键' is not supported in the xdc constraint file. [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:3]
CRITICAL WARNING: [Designutils 20-1307] Command '//数字输入' is not supported in the xdc constraint file. [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:6]
CRITICAL WARNING: [Designutils 20-1307] Command '//开关' is not supported in the xdc constraint file. [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:15]
CRITICAL WARNING: [Designutils 20-1307] Command '//数码管' is not supported in the xdc constraint file. [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:19]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'LVCMOS19'. Default I/O Standard is used instead [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:37]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'LVCMOS20'. Default I/O Standard is used instead [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:38]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'LVCMOS21'. Default I/O Standard is used instead [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:39]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'LVCMOS22'. Default I/O Standard is used instead [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:40]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'LVCMOS23'. Default I/O Standard is used instead [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:41]
CRITICAL WARNING: [Common 17-69] Command failed: Invalid I/O Standard 'LVCMOS24'. Default I/O Standard is used instead [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:42]
CRITICAL WARNING: [Designutils 20-1307] Command '//' is not supported in the xdc constraint file. [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc:44]
Finished Parsing XDC File [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/constrs_1/new/CLK_HCS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Clock_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Clock_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'ST_reg' in module 'button'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                              000 |                              000
                 iSTATE0 |                              001 |                              001
                 iSTATE4 |                              010 |                              011
                 iSTATE3 |                              011 |                              100
                 iSTATE2 |                              100 |                              101
                  iSTATE |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ST_reg' using encoding 'sequential' in module 'button'
WARNING: [Synth 8-327] inferring latch for variable 'BCD_reg' [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Translator.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'prev_bin_reg' [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Translator.v:25]
WARNING: [Synth 8-327] inferring latch for variable 'LD2_reg' [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Clock.v:44]
WARNING: [Synth 8-327] inferring latch for variable 'LD_reg' [C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.srcs/sources_1/new/Clock.v:38]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 6     
	   2 Input    4 Bit       Adders := 66    
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
	   2 Input    1 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 43    
	   5 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 43    
	   6 Input    3 Bit        Muxes := 3     
	   2 Input    3 Bit        Muxes := 18    
	   2 Input    2 Bit        Muxes := 1     
	   6 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |IBUF  |     1|
|3     |OBUF  |    16|
|4     |OBUFT |     8|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.684 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1012.684 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1012.684 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1012.684 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 4 Warnings, 12 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1012.684 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/LAYSKY/VSCode/DC_1/digitcircuit/teamwork/project_1/project_1.runs/synth_1/Clock.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Clock_utilization_synth.rpt -pb Clock_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb 24 13:32:56 2023...
