Atwood, G. 2010. The evolution of phase-change memory. Micron's Innovations Blog, http://www.micronblogs.com/2010/08/what's-the-future-for-pcm/.
Bedeschi, F., Fackenthal, R., Resta, C., Donze, E., Jagasivamani, M., Buda, E., Pellizzer, F., Chow, D., Cabrini, A., Calvi, G., Faravelli, R., Fantini, A., Torelli, G., Mills, D., Gastaldi, R., and Casagrande, G. 2009. A bipolar-selected phase change memory featuring multi-level cell storage. IEEE J. Solid-State Circuits 44, 1, 217--227.
Bez, R., Bossi, S., Gleixner, B., Pellizzer, F., Pirovano, A., Servalli, G., and Tosi, M. 2010. Phase change memory development trends. In Proceedings of the IEEE International Memory Workshop (IMW'10). 1--4.
Simona Boboila , Peter Desnoyers, Write endurance in flash drives: measurements and analysis, Proceedings of the 8th USENIX conference on File and storage technologies, p.9-9, February 23-26, 2010, San Jose, California
Burr, G. W., Breitwisch, M. J., Franceschini, M., Garetto, D., Gopalakrishnan, K., Jackson, B., Kurdi, B., Lam, C., Lastras, L. A., Padilla, A., Rajendran, B., Raoux, S., and Shenoy, R. S. 2010. Phase change memory technology. J. Vacuum Sci. Technol. B: Microelectronics and Nanometer Structures 28, 2, 223--262.
Sangyeun Cho , Hyunjin Lee, Flip-N-Write: a simple deterministic technique to improve PRAM write performance, energy and endurance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669157]
Joel Coburn , Adrian M. Caulfield , Ameen Akel , Laura M. Grupp , Rajesh K. Gupta , Ranjit Jhala , Steven Swanson, NV-Heaps: making persistent objects fast and safe with next-generation, non-volatile memories, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950380]
Jeremy Condit , Edmund B. Nightingale , Christopher Frost , Engin Ipek , Benjamin Lee , Doug Burger , Derrick Coetzee, Better I/O through byte-addressable, persistent memory, Proceedings of the ACM SIGOPS 22nd symposium on Operating systems principles, October 11-14, 2009, Big Sky, Montana, USA[doi>10.1145/1629575.1629589]
Gaurav Dhiman , Raid Ayoub , Tajana Rosing, PDRAM: a hybrid PRAM and DRAM main memory system, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630086]
Xiangyu Dong , Yuan Xie, AdaMS: adaptive MLC/SLC phase-change memory design for file storage, Proceedings of the 16th Asia and South Pacific Design Automation Conference, p.31-36, January 25-28, 2011, Yokohama, Japan
Xiangyu Dong , Yuan Xie , Naveen Muralimanohar , Norman P. Jouppi, Hybrid checkpointing using emerging nonvolatile memories for future exascale systems, ACM Transactions on Architecture and Code Optimization (TACO), v.8 n.2, p.1-29, July 2011[doi>10.1145/1970386.1970387]
R. F. Freitas , W. W. Wilcke, Storage-class memory: the next storage system technology, IBM Journal of Research and Development, v.52 n.4, p.439-447, July 2008[doi>10.1147/rd.524.0439]
Xiaochen Guo , Engin Ipek , Tolga Soyata, Resistive computation: avoiding the power wall with low-leakage, STT-MRAM based computing, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816012]
Aayush Gupta , Youngjae Kim , Bhuvan Urgaonkar, DFTL: a flash translation layer employing demand-based selective caching of page-level address mappings, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508271]
J. Alex Halderman , Seth D. Schoen , Nadia Heninger , William Clarkson , William Paul , Joseph A. Calandrino , Ariel J. Feldman , Jacob Appelbaum , Edward W. Felten, Lest we remember: cold boot attacks on encryption keys, Proceedings of the 17th conference on Security symposium, p.45-60, July 28-August 01, 2008, San Jose, CA
Huai, Y. 2008. Spin-transfer torque MRAM (STT-MRAM) challenges and prospects. AAPPS Bulle. 18, 6, 33--40.
Ielmini, D., Lavizzari, S., Sharma, D., and Lacaita, A. 2007. Physical interpretation, modeling and impact on phase change memory (PCM) reliability of resistance drift due to chalcogenide structural relaxation. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'07).
Engin Ipek , Jeremy Condit , Edmund B. Nightingale , Doug Burger , Thomas Moscibroda, Dynamically replicated memory: building reliable systems from nanoscale resistive memories, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736023]
ITRS 2007. International Technology Roadmap for Semiconductors. Process integration, devices & structures. http://www.itrs.net.
Javanifard, J., Tanadi, T., Giduturi, H., Loe, K., Melcher, R., Khabiri, S., Hendrickson, N., Proescholdt, A., Ward, D., and Taylor, M. 2008. A 45nm self-aligned-contact process 1Gb NOR flash with 5MB/s program speed. In Proceedings of the IEEE International Solid-State Circuits Conference. (ISSCC'08. 424 --624.
Jin Kyu Kim , Hyung Gyu Lee , Shinho Choi , Kyoung Il Bahng, A PRAM and NAND flash hybrid architecture for high-performance embedded storage subsystems, Proceedings of the 8th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450058.1450064]
Kong, J. and Zhou, H. 2010. Improving privacy and lifetime of PCM-based main memory. In Proceedings of the IEEE/IFIP International Conference on Dependable Systems and Networks (DSN'10). 333--342.
Lai, S. 2003. Current status of the phase change memory and its future. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'03). 10.1.1--10.1.4.
Lam, C. 2007. Phase-change memory. In Proceedings of the 65th Annual Device Research Conference. 223--226.
Benjamin C. Lee , Engin Ipek , Onur Mutlu , Doug Burger, Architecting phase change memory as a scalable dram alternative, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555758]
Sang-Won Lee , Bongki Moon, Design of flash-based DBMS: an in-page logging approach, Proceedings of the 2007 ACM SIGMOD international conference on Management of data, June 11-14, 2007, Beijing, China[doi>10.1145/1247480.1247488]
Charles Lefurgy , Karthick Rajamani , Freeman Rawson , Wes Felter , Michael Kistler , Tom W. Keller, Energy Management for Commercial Servers, Computer, v.36 n.12, p.39-48, December 2003[doi>10.1109/MC.2003.1250880]
Li, J. and Lam, C. 2011. Phase change memory. Sci. China Inform. Sci. 54, 1061--1072.
Lin, J.-T., Liao, Y.-B., Chiang, M.-H., Chiu, I.-H., Lin, C.-L., Hsu, W.-C., Chiang, P.-C., Sheu, S.-S., Hsu, Y.-Y., Liu, W.-H., Su, K.-L., Kao, M.-J., and Tsai, M.-J. 2009. Design optimization in write speed of multi-level cell application for phase change memory. In Proceedings of the IEEE International Conference of Electron Devices and Solid-State Circuits (EDSSC'09). 525--528.
MicronFlash. 2008. Micron collaborates with Sun Microsystems to extend lifespan of flash-based storage, achieves one million write cycles. http://news.micron.com/releases.cfm.
MicronNumonyx. 2010. Numonyx introduces new phase change memory devices. http://investors.micron.com/releasedetail.cfm&quest;ReleaseID=466859.
Nirschl, T., Phipp, J., Happ, T., Burr, G., Rajendran, B., Lee, M.-H., Schrott, A., Yang, M., Breitwisch, M., Chen, C.-F., Joseph, E., Lamorey, M., Cheek, R., Chen, S.-H., Zaidi, S., Raoux, S., Chen, Y., Zhu, Y., Bergmann, R., Lung, H.-L., and Lam, C. 2007. Write strategies for 2 and 4-bit multi-level phase-change memory. In Proceedings of the IEEE International Electron Devices Meeting (IEDM'07). 461--464.
Nobunaga, D., Abedifard, E., Roohparvar, F., Lee, J., Yu, E., Vahidimowlavi, A., Abraham, M., Talreja, S., Sundaram, R., Rozman, R., Vu, L., Chen, C. L., Chandrasekhar, U., Bains, R., Viajedor, V., Mak, W., Choi, M., Udeshi, D., Luo, M., Qureshi, S., Tsai, J., Jaffin, F., Liu, Y., and Mancinelli, M. 2008. A 50nm 8Gb NAND flash memory with 100MB/s program throughput and 200MB/s DDR interface. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'08). 426--625.
Numonyx. 2008. The basics of phase change memory (PCM) technology. Technical White Paper. http://www.numonyx.com/Documents/WhitePapers/PCM_Basics_WP.pdf.
NumonyxOmneo. 2010. Numonyx Omneo P8P PCM - 128-mbit parallel phase change memory (NP8P128A13BSM60E datasheet). http://www.alldatasheet.com/datasheet-pdf/pdf/354464/NUMONYX/NP8P128A13BSM60E.html.
Ohta, T. 2011. Phase change memory and breakthrough technologies. IEEE Trans. Magnetics 47, 3, 613--619.
Ovshinsky, S. R. 1968. Reversible electrical switching phenomena in disordered structures. Physical Rev. Lett. 21, 20, 1450--1453.
Park, C., Talawar, P., Won, D., Jung, M., Im, J., Kim, S., and Choi, Y. 2006. A high performance controller for NAND flash-based solid state disk (NSSD). In Proceedings of the Non-Volatile Semiconductor Memory Workshop (IEEE NVSMW'06. 17--20.
Youngwoo Park , Seung-Ho Lim , Chul Lee , Kyu Ho Park, PFFS: a scalable flash memory file system for the hybrid architecture of phase-change RAM and NAND flash, Proceedings of the 2008 ACM symposium on Applied computing, March 16-20, 2008, Fortaleza, Ceara, Brazil[doi>10.1145/1363686.1364038]
Pirovano, A., Lacaita, A., Pellizzer, F., Kostylev, S., Benvenuti, A., and Bez, R. 2004a. Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials. IEEE Trans. Electron Devices 51, 5, 714--719.
Pirovano, A., Redaelli, A., Pellizzer, F., Ottogalli, F., Tosi, M., Ielmini, D., Lacaita, A., and Bez, R. 2004b. Reliability study of phase-change nonvolatile memories. IEEE Trans. Device Materials Reliab. 4, 3, 422--427.
Qureshi, M., Franceschini, M., and Lastras-Montano, L. 2010a. Improving read performance of phase change memories via write cancellation and write pausing. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture (HPCA'10). 1--11.
Moinuddin K. Qureshi , Michele M. Franceschini , Luis A. Lastras-Montaño , John P. Karidis, Morphable memory system: a robust architecture for exploiting multi-level phase change memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815981]
Moinuddin K. Qureshi , John Karidis , Michele Franceschini , Vijayalakshmi Srinivasan , Luis Lastras , Bulent Abali, Enhancing lifetime and security of PCM-based main memory with start-gap wear leveling, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669117]
Moinuddin K. Qureshi , Vijayalakshmi Srinivasan , Jude A. Rivers, Scalable high performance main memory system using phase-change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555760]
Luiz E. Ramos , Eugene Gorbatov , Ricardo Bianchini, Page placement in hybrid memory systems, Proceedings of the international conference on Supercomputing, May 31-June 04, 2011, Tucson, Arizona, USA[doi>10.1145/1995896.1995911]
Samsung. 2009. Samsung develops world's highest density DRAM chip (low-power 4Gb DDR3). http://www.samsung.com/global/business/semiconductor/newsView.do&quest;news_id=975.
Samsung. 2010. Samsung ships industry's first multi-chip package with a PRAM chip for handsets. http://www.samsung.com/us/news/newsRead.do&quest;news_seq=18828.
Samsung 2011. Samsung producing industry's highest density mobile DRAM, using 30nm-class technology. http://www.samsung.com/global/business/semiconductor/newsView.do&quest;news_id=1238.
Stuart Schechter , Gabriel H. Loh , Karin Straus , Doug Burger, Use ECP, not ECC, for hard failures in resistive memories, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1815980]
Nak Hee Seong , Dong Hyuk Woo , Hsien-Hsin S. Lee, Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping, Proceedings of the 37th annual international symposium on Computer architecture, June 19-23, 2010, Saint-Malo, France[doi>10.1145/1815961.1816014]
Nak Hee Seong , Dong Hyuk Woo , Vijayalakshmi Srinivasan , Jude A. Rivers , Hsien-Hsin S. Lee, SAFER: Stuck-At-Fault Error Recovery for Memories, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.115-124, December 04-08, 2010[doi>10.1109/MICRO.2010.46]
Andre Seznec, A Phase Change Memory as a Secure Main Memory, IEEE Computer Architecture Letters, v.9 n.1, p.5-8, January 2010[doi>10.1109/L-CA.2010.2]
Sun, G., Joo, Y., Chen, Y., Niu, D., Xie, Y., Chen, Y., and Li, H. 2010. A hybrid solid-state storage architecture for the performance, energy consumption, and lifetime improvement. In Proceedings of the IEEE 16th International Symposium on High Performance Computer Architecture (HPCA'10). 1--12.
Shyamkumar Thoziyoor , Jung Ho Ahn , Matteo Monchiero , Jay B. Brockman , Norman P. Jouppi, A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.51-62, June 21-25, 2008[doi>10.1109/ISCA.2008.16]
Toshiba. 2009. Toshiba announces world's first 512GB SSD laptop. http://news.cnet.com/8301-17938_105-10241140-1.html.
Haris Volos , Andres Jaan Tack , Michael M. Swift, Mnemosyne: lightweight persistent memory, Proceedings of the sixteenth international conference on Architectural support for programming languages and operating systems, March 05-11, 2011, Newport Beach, California, USA[doi>10.1145/1950365.1950379]
Wong, H., Raoux, S., Kim, S., Liang, J., Reifenberg, J., Rajendran, B., Asheghi, M., and Goodson, K. 2010. Phase change memory. Proc. IEEE.
Yang, B.-D., Lee, J.-E., Kim, J.-S., Cho, J., Lee, S.-Y., and Yu, B.-G. 2007. A low power phase-change random access memory using a data-comparison write scheme. In Proceedings of the IEEE International Symposium on Circuits and Systems (ISCAS'07). 3014--3017.
Doe Hyun Yoon , Naveen Muralimanohar , Jichuan Chang , Parthasarathy Ranganathan , Norman P. Jouppi , Mattan Erez, FREE-p: Protecting non-volatile memory against both hard and soft errors, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.466-477, February 12-16, 2011
Jin Hyuk Yoon , Eyee Hyun Nam , Yoon Jae Seong , Hongseok Kim , Bryan Kim , Sang Lyul Min , Yookun Cho, Chameleon: A High Performance Flash/FRAM Hybrid Solid State Disk Architecture, IEEE Computer Architecture Letters, v.7 n.1, p.17-20, January 2008[doi>10.1109/L-CA.2007.17]
Wangyuan Zhang , Tao Li, Exploring Phase Change Memory and 3D Die-Stacking for Power/Thermal Friendly, Fast and Durable Memory Architectures, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.101-112, September 12-16, 2009[doi>10.1109/PACT.2009.30]
Ping Zhou , Bo Zhao , Jun Yang , Youtao Zhang, A durable and energy efficient main memory using phase change memory technology, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555759]
