<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3691" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3691{left:775px;bottom:68px;letter-spacing:0.1px;}
#t2_3691{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_3691{left:244px;bottom:1141px;letter-spacing:-0.13px;}
#t4_3691{left:122px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.4px;}
#t5_3691{left:122px;bottom:1071px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t6_3691{left:122px;bottom:1054px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_3691{left:122px;bottom:1037px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_3691{left:96px;bottom:1013px;}
#t9_3691{left:122px;bottom:1013px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#ta_3691{left:122px;bottom:996px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tb_3691{left:96px;bottom:972px;}
#tc_3691{left:122px;bottom:972px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#td_3691{left:122px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3691{left:122px;bottom:938px;letter-spacing:-0.15px;}
#tf_3691{left:70px;bottom:912px;}
#tg_3691{left:96px;bottom:915px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#th_3691{left:96px;bottom:898px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ti_3691{left:96px;bottom:512px;}
#tj_3691{left:122px;bottom:512px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_3691{left:122px;bottom:495px;letter-spacing:-0.15px;word-spacing:-1.14px;}
#tl_3691{left:122px;bottom:478px;letter-spacing:-0.13px;word-spacing:-0.52px;}
#tm_3691{left:96px;bottom:454px;}
#tn_3691{left:122px;bottom:454px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#to_3691{left:122px;bottom:437px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tp_3691{left:122px;bottom:420px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tq_3691{left:122px;bottom:403px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tr_3691{left:122px;bottom:387px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ts_3691{left:96px;bottom:362px;}
#tt_3691{left:122px;bottom:362px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tu_3691{left:122px;bottom:345px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tv_3691{left:96px;bottom:321px;}
#tw_3691{left:122px;bottom:321px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tx_3691{left:122px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ty_3691{left:122px;bottom:287px;letter-spacing:-0.15px;}
#tz_3691{left:70px;bottom:263px;letter-spacing:-0.15px;word-spacing:-0.72px;}
#t10_3691{left:70px;bottom:246px;letter-spacing:-0.15px;word-spacing:-1.08px;}
#t11_3691{left:70px;bottom:229px;letter-spacing:-0.16px;word-spacing:-0.76px;}
#t12_3691{left:70px;bottom:213px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#t13_3691{left:70px;bottom:196px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t14_3691{left:70px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t15_3691{left:302px;bottom:565px;letter-spacing:0.11px;word-spacing:0.03px;}
#t16_3691{left:403px;bottom:565px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t17_3691{left:623px;bottom:643px;}
#t18_3691{left:401px;bottom:644px;letter-spacing:-0.25px;}
#t19_3691{left:218px;bottom:643px;letter-spacing:-0.25px;}
#t1a_3691{left:259px;bottom:831px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1b_3691{left:168px;bottom:627px;letter-spacing:0.14px;}
#t1c_3691{left:170px;bottom:698px;letter-spacing:0.14px;}
#t1d_3691{left:624px;bottom:713px;}
#t1e_3691{left:218px;bottom:713px;letter-spacing:-0.16px;}
#t1f_3691{left:415px;bottom:644px;letter-spacing:-0.16px;}
#t1g_3691{left:171px;bottom:750px;letter-spacing:0.15px;}
#t1h_3691{left:624px;bottom:765px;}
#t1i_3691{left:219px;bottom:765px;letter-spacing:-0.25px;}
#t1j_3691{left:294px;bottom:744px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t1k_3691{left:298px;bottom:622px;letter-spacing:-0.17px;}
#t1l_3691{left:467px;bottom:621px;letter-spacing:0.15px;}
#t1m_3691{left:624px;bottom:813px;}
#t1n_3691{left:526px;bottom:815px;}
#t1o_3691{left:218px;bottom:813px;letter-spacing:-0.16px;}
#t1p_3691{left:169px;bottom:797px;letter-spacing:0.15px;}
#t1q_3691{left:539px;bottom:815px;}
#t1r_3691{left:350px;bottom:793px;letter-spacing:-0.18px;}
#t1s_3691{left:554px;bottom:790px;letter-spacing:0.14px;}
#t1t_3691{left:295px;bottom:690px;letter-spacing:-0.17px;}
#t1u_3691{left:656px;bottom:662px;letter-spacing:-0.18px;}
#t1v_3691{left:606px;bottom:713px;}
#t1w_3691{left:591px;bottom:713px;}

.s1_3691{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3691{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3691{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3691{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3691{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3691{font-size:11px;font-family:Arial_b5v;color:#000;}
.s7_3691{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3691" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3691Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3691" style="-webkit-user-select: none;"><object width="935" height="1210" data="3691/3691.svg" type="image/svg+xml" id="pdf3691" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3691" class="t s1_3691">Vol. 3B </span><span id="t2_3691" class="t s1_3691">18-59 </span>
<span id="t3_3691" class="t s2_3691">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_3691" class="t s3_3691">integrated graphics engine or hardware units outside the processor core and have direct access to L3). Each </span>
<span id="t5_3691" class="t s3_3691">cleared bit within the length of the CBM indicates the corresponding allocation unit can be configured to </span>
<span id="t6_3691" class="t s3_3691">implement a priority-based allocation scheme chosen by an OS/VMM without interference with other </span>
<span id="t7_3691" class="t s3_3691">hardware agents in the system. Bits outside the length of the CBM are reserved. </span>
<span id="t8_3691" class="t s3_3691">— </span><span id="t9_3691" class="t s3_3691">CPUID.(EAX=10H, ECX=1):ECX.CDP[bit 2]: If 1, indicates L3 Code and Data Prioritization Technology is </span>
<span id="ta_3691" class="t s3_3691">supported (see Section 18.19.5). Other bits of CPUID.(EAX=10H, ECX=1):ECX are reserved. </span>
<span id="tb_3691" class="t s3_3691">— </span><span id="tc_3691" class="t s3_3691">CPUID.(EAX=10H, ECX=1):EDX[15:0] reports the maximum COS supported for the resource (COS are </span>
<span id="td_3691" class="t s3_3691">zero-referenced, meaning a reported value of '15' would indicate 16 total supported COS). Bits 31:16 are </span>
<span id="te_3691" class="t s3_3691">reserved. </span>
<span id="tf_3691" class="t s4_3691">• </span><span id="tg_3691" class="t s3_3691">CAT capability for L2 is enumerated by CPUID.(EAX=10H, ECX=2H), see Figure 18-33. The specific CAT </span>
<span id="th_3691" class="t s3_3691">capabilities reported by CPUID.(EAX=10H, ECX=2) are: </span>
<span id="ti_3691" class="t s3_3691">— </span><span id="tj_3691" class="t s3_3691">CPUID.(EAX=10H, ECX=ResID=2):EAX[4:0] reports the length of the capacity bitmask using minus-one </span>
<span id="tk_3691" class="t s3_3691">notation, e.g., a value of 15 corresponds to the capability bitmask having length of 16 bits. Bits 31:5 of EAX </span>
<span id="tl_3691" class="t s3_3691">are reserved. </span>
<span id="tm_3691" class="t s3_3691">— </span><span id="tn_3691" class="t s3_3691">CPUID.(EAX=10H, ECX=2):EBX[31:0] reports a bit mask. Each set bit within the length of the CBM </span>
<span id="to_3691" class="t s3_3691">indicates the corresponding unit of the L2 allocation may be used by other entities in the platform. Each </span>
<span id="tp_3691" class="t s3_3691">cleared bit within the length of the CBM indicates the corresponding allocation unit can be configured to </span>
<span id="tq_3691" class="t s3_3691">implement a priority-based allocation scheme chosen by an OS/VMM without interference with other </span>
<span id="tr_3691" class="t s3_3691">hardware agents in the system. Bits outside the length of the CBM are reserved. </span>
<span id="ts_3691" class="t s3_3691">— </span><span id="tt_3691" class="t s3_3691">CPUID.(EAX=10H, ECX=2):ECX.CDP[bit 2]: If 1, indicates L2 Code and Data Prioritization Technology is </span>
<span id="tu_3691" class="t s3_3691">supported (see Section 17.19.6). Other bits of CPUID.(EAX=10H, ECX=2):ECX are reserved. </span>
<span id="tv_3691" class="t s3_3691">— </span><span id="tw_3691" class="t s3_3691">CPUID.(EAX=10H, ECX=2):EDX[15:0] reports the maximum COS supported for the resource (COS are </span>
<span id="tx_3691" class="t s3_3691">zero-referenced, meaning a reported value of '15' would indicate 16 total supported COS). Bits 31:16 are </span>
<span id="ty_3691" class="t s3_3691">reserved. </span>
<span id="tz_3691" class="t s3_3691">A note on migration of Classes of Service (COS): Software should minimize migrations of COS across logical </span>
<span id="t10_3691" class="t s3_3691">processors (across threads or cores), as a reduction in the performance of the Cache Allocation Technology feature </span>
<span id="t11_3691" class="t s3_3691">may result if COS are migrated frequently. This is aligned with the industry-standard practice of minimizing unnec- </span>
<span id="t12_3691" class="t s3_3691">essary thread migrations across processor cores in order to avoid excessive time spent warming up processor </span>
<span id="t13_3691" class="t s3_3691">caches after a migration. In general, for best performance, minimize thread migration and COS migration across </span>
<span id="t14_3691" class="t s3_3691">processor logical threads and processor cores. </span>
<span id="t15_3691" class="t s5_3691">Figure 18-33. </span><span id="t16_3691" class="t s5_3691">L2 Cache Allocation Technology </span>
<span id="t17_3691" class="t s6_3691">0 </span><span id="t18_3691" class="t s6_3691">16 </span><span id="t19_3691" class="t s6_3691">31 </span>
<span id="t1a_3691" class="t s7_3691">CPUID.(EAX=10H, ECX=ResID=2) Output: </span>
<span id="t1b_3691" class="t s7_3691">EDX </span>
<span id="t1c_3691" class="t s7_3691">ECX </span>
<span id="t1d_3691" class="t s6_3691">0 </span><span id="t1e_3691" class="t s6_3691">31 </span>
<span id="t1f_3691" class="t s6_3691">15 </span>
<span id="t1g_3691" class="t s7_3691">EBX </span>
<span id="t1h_3691" class="t s6_3691">0 </span><span id="t1i_3691" class="t s6_3691">31 </span>
<span id="t1j_3691" class="t s6_3691">Bitmask of Shareable Resource with Other executing entities </span>
<span id="t1k_3691" class="t s6_3691">Reserved </span><span id="t1l_3691" class="t s7_3691">COS_MAX </span>
<span id="t1m_3691" class="t s6_3691">0 </span><span id="t1n_3691" class="t s6_3691">5 </span><span id="t1o_3691" class="t s6_3691">31 </span>
<span id="t1p_3691" class="t s7_3691">EAX </span>
<span id="t1q_3691" class="t s6_3691">4 </span>
<span id="t1r_3691" class="t s6_3691">Reserved </span>
<span id="t1s_3691" class="t s7_3691">CBM_LEN </span>
<span id="t1t_3691" class="t s6_3691">Reserved </span>
<span id="t1u_3691" class="t s6_3691">CDP </span>
<span id="t1v_3691" class="t s6_3691">1 </span><span id="t1w_3691" class="t s6_3691">2 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
