// Seed: 893637994
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output wand id_2,
    input wire id_3,
    input uwire id_4,
    input uwire id_5,
    input supply0 id_6,
    input wire id_7,
    input wand id_8,
    input uwire id_9,
    input supply1 id_10
);
endmodule
module module_1 (
    input tri id_0,
    input logic id_1,
    input wand id_2,
    output supply1 id_3,
    output logic id_4,
    input wand id_5,
    input wire id_6
);
  initial #1 id_4 <= id_1;
  module_0(
      id_0, id_5, id_3, id_2, id_5, id_0, id_5, id_0, id_2, id_5, id_0
  );
endmodule
