Analysis & Synthesis Status : Successful - Thu Apr 20 18:18:59 2023
Quartus II 64-Bit Version : 13.0.0 Build 156 04/24/2013 SJ Full Version
Revision Name : Verilog_Ip_ROM
Top-level Entity Name : Verilog_Ip_ROM
Family : Cyclone V
Logic utilization (in ALMs) : N/A
Total registers : 2
Total pins : 24
Total virtual pins : 0
Total block memory bits : 80,008
Total DSP Blocks : 0
Total HSSI RX PCSs : 0
Total HSSI PMA RX Deserializers : 0
Total HSSI PMA RX ATT Deserializers : 0
Total HSSI TX PCSs : 0
Total HSSI PMA TX Serializers : 0
Total HSSI PMA TX ATT Serializers : 0
Total PLLs : 0
Total DLLs : 0
