
*** Running vivado
    with args -log zynq_bd_axis_jtag_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zynq_bd_axis_jtag_0_0.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source zynq_bd_axis_jtag_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 464.539 ; gain = 183.164
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Dev/apollo_sm_vivado/ip_repo/axis_jtag'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: zynq_bd_axis_jtag_0_0
Command: synth_design -top zynq_bd_axis_jtag_0_0 -part xczu7ev-fbvb900-2-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-fbvb900-2-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2005.125 ; gain = 385.164
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zynq_bd_axis_jtag_0_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axis_jtag_0_0/synth/zynq_bd_axis_jtag_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'axis_jtag_v1_0' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/4532/axis_jtag_v1_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'jtag_fifo' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/4532/jtag_fifo.v:23]
INFO: [Synth 8-6155] done synthesizing module 'jtag_fifo' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/4532/jtag_fifo.v:23]
INFO: [Synth 8-6157] synthesizing module 'jtag_fifo_proc' [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/4532/jtag_fifo_proc.v:18]
INFO: [Synth 8-6155] done synthesizing module 'jtag_fifo_proc' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/4532/jtag_fifo_proc.v:18]
INFO: [Synth 8-6155] done synthesizing module 'axis_jtag_v1_0' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/4532/axis_jtag_v1_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'zynq_bd_axis_jtag_0_0' (0#1) [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ip/zynq_bd_axis_jtag_0_0/synth/zynq_bd_axis_jtag_0_0.v:53]
WARNING: [Synth 8-3301] Unused top level parameter/generic GLOBAL_DATE
WARNING: [Synth 8-3301] Unused top level parameter/generic GLOBAL_TIME
WARNING: [Synth 8-3301] Unused top level parameter/generic GLOBAL_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic GLOBAL_SHA
WARNING: [Synth 8-3301] Unused top level parameter/generic TOP_SHA
WARNING: [Synth 8-3301] Unused top level parameter/generic TOP_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic HOG_SHA
WARNING: [Synth 8-3301] Unused top level parameter/generic HOG_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic CON_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic CON_SHA
WARNING: [Synth 8-3301] Unused top level parameter/generic XML_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic XML_SHA
WARNING: [Synth 8-3301] Unused top level parameter/generic XIL_DEFAULTLIB_VER
WARNING: [Synth 8-3301] Unused top level parameter/generic XIL_DEFAULTLIB_SHA
WARNING: [Synth 8-6014] Unused sequential element tdo_capture_reg was removed.  [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/4532/jtag_fifo_proc.v:143]
WARNING: [Synth 8-3848] Net TDO in module/entity axis_jtag_v1_0 does not have driver. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/4532/axis_jtag_v1_0.v:55]
WARNING: [Synth 8-7129] Port TDO_VECTOR[31] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[30] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[29] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[28] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[27] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[26] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[25] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[24] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[23] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[22] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[21] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[20] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[19] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[18] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[17] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[16] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[15] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[14] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[13] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[12] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[11] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[10] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[9] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[8] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[7] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[6] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[5] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[4] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[3] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[2] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[1] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_VECTOR[0] in module jtag_fifo is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[7] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[6] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[5] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[4] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_0 in module axis_jtag_v1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_1 in module axis_jtag_v1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2123.766 ; gain = 503.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2123.766 ; gain = 503.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2123.766 ; gain = 503.805
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2123.766 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-548] Could not create 'PULL' constraint because invalid IO constraint value '2'b10' specified. 'PULL' is ignored by Vivado but preserved for implementation tool. [c:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.gen/sources_1/bd/zynq_bd/ipshared/4532/axis_jtag_v1_0.v:90]

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2199.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 2217.266 ; gain = 17.934
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 2217.266 ; gain = 597.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-fbvb900-2-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 2217.266 ; gain = 597.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 2217.266 ; gain = 597.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'jtag_fifo_proc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                               01 |                               01
                    PULL |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                              001 |                              001
                    TCKL |                              010 |                              010
                    TCKH |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'jtag_fifo_proc'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:30 . Memory (MB): peak = 2217.266 ; gain = 597.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 39    
+---Muxes : 
	   3 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   31 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 73    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port s_axis_tkeep[7] in module zynq_bd_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[6] in module zynq_bd_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[5] in module zynq_bd_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[4] in module zynq_bd_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[3] in module zynq_bd_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[2] in module zynq_bd_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[1] in module zynq_bd_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tkeep[0] in module zynq_bd_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_tlast in module zynq_bd_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_0 in module zynq_bd_axis_jtag_0_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port TDO_1 in module zynq_bd_axis_jtag_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:34 . Memory (MB): peak = 2217.266 ; gain = 597.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 2680.527 ; gain = 1060.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 2680.750 ; gain = 1060.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:57 . Memory (MB): peak = 2709.359 ; gain = 1089.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2709.359 ; gain = 1089.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2709.359 ; gain = 1089.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2709.359 ; gain = 1089.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2709.359 ; gain = 1089.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2709.359 ; gain = 1089.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2709.359 ; gain = 1089.398
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     4|
|2     |LUT1   |    31|
|3     |LUT2   |     8|
|4     |LUT3   |    13|
|5     |LUT4   |    14|
|6     |LUT5   |     8|
|7     |LUT6   |    68|
|8     |FDRE   |   172|
|9     |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2709.359 ; gain = 1089.398
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:56 . Memory (MB): peak = 2709.359 ; gain = 995.898
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:01:03 . Memory (MB): peak = 2709.359 ; gain = 1089.398
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2719.695 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2746.691 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

The system cannot find the path specified.
Synth Design complete | Checksum: 3601ba73
INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 72 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:01:21 . Memory (MB): peak = 2746.691 ; gain = 2231.730
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 2746.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/zynq_bd_axis_jtag_0_0_synth_1/zynq_bd_axis_jtag_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP zynq_bd_axis_jtag_0_0, cache-ID = 52806acb53ebce21
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2746.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Dev/apollo_sm_vivado/apollo_sm_xu8/apollo_sm_xu8.runs/zynq_bd_axis_jtag_0_0_synth_1/zynq_bd_axis_jtag_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file zynq_bd_axis_jtag_0_0_utilization_synth.rpt -pb zynq_bd_axis_jtag_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 16 12:32:12 2024...
