
---------- Begin Simulation Statistics ----------
final_tick                                 2017290750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 215541                       # Simulator instruction rate (inst/s)
host_mem_usage                                 798112                       # Number of bytes of host memory used
host_op_rate                                   331724                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    66.62                       # Real time elapsed on the host
host_tick_rate                               30281127                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14359035                       # Number of instructions simulated
sim_ops                                      22098997                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002017                       # Number of seconds simulated
sim_ticks                                  2017290750                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               264983                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               796                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            297806                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             262747                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          264983                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             2236                       # Number of indirect misses.
system.cpu.branchPred.lookups                  298542                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     277                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          438                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   1482694                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1710037                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               840                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     296372                       # Number of branches committed
system.cpu.commit.bw_lim_events               1975934                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls               8                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           26375                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             14359035                       # Number of instructions committed
system.cpu.commit.committedOps               22098997                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8011378                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.758451                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.336935                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2831807     35.35%     35.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2460320     30.71%     66.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9246      0.12%     66.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14636      0.18%     66.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       372726      4.65%     71.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        31718      0.40%     71.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        85626      1.07%     72.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       229365      2.86%     75.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1975934     24.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8011378                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                   14942508                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   88                       # Number of function calls committed.
system.cpu.commit.int_insts                  13677222                       # Number of committed integer instructions.
system.cpu.commit.loads                       4523573                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        33067      0.15%      0.15% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7055113     31.93%     32.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               5      0.00%     32.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               21      0.00%     32.07% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4194306     18.98%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              32      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             46      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     51.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2097152      9.49%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2097152      9.49%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     70.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           67099      0.30%     70.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1192      0.01%     70.34% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4456474     20.17%     90.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite      2097304      9.49%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          22098997                       # Class of committed instruction
system.cpu.commit.refs                        6622069                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                    14359035                       # Number of Instructions Simulated
system.cpu.committedOps                      22098997                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.561957                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.561957                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles               4601821                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               22138676                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   552901                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1577945                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    989                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               1281664                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     4870362                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            98                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     2099151                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            12                       # TLB misses on write requests
system.cpu.fetch.Branches                      298542                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1642635                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       6353617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   427                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       14387914                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   49                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           273                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    1978                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.036998                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            1660385                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             263024                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.783074                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8015320                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.762928                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.420660                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4408820     55.00%     55.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   121225      1.51%     56.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   336614      4.20%     60.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   199468      2.49%     63.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   326332      4.07%     67.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   120161      1.50%     68.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   467610      5.83%     74.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   239615      2.99%     77.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1795475     22.40%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8015320                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                  14681645                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 12847320                       # number of floating regfile writes
system.cpu.idleCycles                           53844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  986                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   296878                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.751026                       # Inst execution rate
system.cpu.iew.exec_refs                      6707643                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    2099150                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   24681                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4527075                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 29                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                29                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              2100285                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            22125349                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4608493                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2343                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              22198476                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    473                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                320306                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    989                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                321377                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           140                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              362                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        82820                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3502                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1789                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            164                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          713                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            273                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  19065600                       # num instructions consuming a value
system.cpu.iew.wb_count                      22114407                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.701907                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13382273                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.740607                       # insts written-back per cycle
system.cpu.iew.wb_sent                       22114781                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 24750691                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6837829                       # number of integer regfile writes
system.cpu.ipc                               1.779495                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.779495                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             33661      0.15%      0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7067618     31.83%     31.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     31.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    23      0.00%     31.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4196409     18.90%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   64      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   42      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  56      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     50.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2097276      9.45%     60.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.34% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2097378      9.45%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     69.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                68431      0.31%     70.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1901      0.01%     70.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4540550     20.45%     90.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        2097405      9.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               22200819                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                15052936                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            30082224                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     14944655                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           14954630                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       51705                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002329                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   27925     54.01%     54.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     54.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     54.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2804      5.42%     59.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     59.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     59.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     59.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     59.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     59.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     59.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     59.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     59.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     59.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      4      0.01%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      2      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     59.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            20905     40.43%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      7      0.01%     99.89% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    27      0.05%     99.94% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                24      0.05%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                7      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                7165927                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           22386801                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      7169752                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           7197233                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   22125288                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  22200819                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  61                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           26351                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               362                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             53                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        28913                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8015320                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.769798                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.102095                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1456440     18.17%     18.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1150070     14.35%     32.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1250948     15.61%     48.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1227637     15.32%     63.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1184810     14.78%     78.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              971402     12.12%     90.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              382329      4.77%     95.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              157754      1.97%     97.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              233930      2.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8015320                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.751316                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1642684                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            81                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads           2097500                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2087840                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4527075                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2100285                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7302523                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.numCycles                          8069164                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  353009                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21379197                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 292171                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1119691                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                3700848                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   455                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              48014384                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               22133950                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            21414808                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2292033                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   6650                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    989                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               4246821                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    35611                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups          14689175                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         24610528                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2777                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 22                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   7344479                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             17                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     28160816                       # The number of ROB reads
system.cpu.rob.rob_writes                    44254715                       # The number of ROB writes
system.cpu.timesIdled                             223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           10                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3581                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        30441                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           12                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        62135                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             12                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3479                       # Transaction distribution
system.membus.trans_dist::CleanEvict               10                       # Transaction distribution
system.membus.trans_dist::ReadExReq                92                       # Transaction distribution
system.membus.trans_dist::ReadExResp               92                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3479                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7152                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       228544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       228544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  228544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3571                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3571    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3571                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4347000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18057750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             31550                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13035                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          116                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           17312                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              143                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             143                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           345                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        31206                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        93023                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 93828                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        29440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2840576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2870016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              22                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            31716                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000410                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020242                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  31703     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     13      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              31716                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22109250                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          23511750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            258000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28101                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28122                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data               28101                       # number of overall hits
system.l2.overall_hits::total                   28122                       # number of overall hits
system.l2.demand_misses::.cpu.inst                324                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               3248                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3572                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               324                       # number of overall misses
system.l2.overall_misses::.cpu.data              3248                       # number of overall misses
system.l2.overall_misses::total                  3572                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     25919750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    271283500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        297203250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     25919750                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    271283500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       297203250                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              345                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            31349                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                31694                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             345                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           31349                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               31694                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.939130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.103608                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112703                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.939130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.103608                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112703                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79999.228395                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83523.245074                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83203.597424                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79999.228395                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83523.245074                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83203.597424                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           324                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          3248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3572                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          324                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         3248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3572                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     24304750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    255043500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    279348250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     24304750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    255043500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    279348250                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.939130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.103608                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112703                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.939130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.103608                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112703                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75014.660494                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78523.245074                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 78204.997200                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75014.660494                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78523.245074                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78204.997200                       # average overall mshr miss latency
system.l2.replacements                             22                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        13035                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            13035                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        13035                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        13035                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          116                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              116                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          116                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          116                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    51                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data              92                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  92                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      6852500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6852500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.643357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.643357                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74483.695652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74483.695652                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             92                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      6392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      6392500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.643357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.643357                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69483.695652                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69483.695652                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              324                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     25919750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     25919750                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            345                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.939130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.939130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79999.228395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79999.228395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          324                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     24304750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     24304750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.939130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.939130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75014.660494                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75014.660494                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         28050                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             28050                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         3156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3156                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    264431000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    264431000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        31206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         31206                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.101134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.101134                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83786.755387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83786.755387                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         3156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3156                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    248651000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    248651000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.101134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.101134                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 78786.755387                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78786.755387                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2573.205276                       # Cycle average of tags in use
system.l2.tags.total_refs                       62133                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3575                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.379860                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     84000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.002820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       290.019023                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2283.183433                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.070805                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.557418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.628224                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3553                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          824                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2684                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.867432                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    500647                       # Number of tag accesses
system.l2.tags.data_accesses                   500647                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          20672                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         207872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             228544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        20672                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         20672                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             323                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3571                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          10247407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         103045136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             113292543                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     10247407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         10247407                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         10247407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        103045136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            113292543                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       646.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000019000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000769500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               11122                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3571                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7142                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               436                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               492                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               476                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              418                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              402                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    153980500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   28568000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               289678500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     21559.86                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                40559.86                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5175                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  7142                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2816                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2836                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     654                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     639                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    116.132450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   107.587503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev    54.886323                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-63             6      0.31%      0.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          562     28.63%     28.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191         1329     67.70%     96.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           22      1.12%     97.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           12      0.61%     98.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383            8      0.41%     98.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            3      0.15%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511            1      0.05%     98.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575           20      1.02%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1963                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 228544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  228544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       113.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    113.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                       8000.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.42                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.42                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    2017208250                       # Total gap between requests
system.mem_ctrls.avgGap                     564886.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        20672                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       207872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 10247407.320932790637                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 103045136.156005263329                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          646                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6496                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     24215000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    265463500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     37484.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     40865.69                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    72.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1347758000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    134940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    534592750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      2017290750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1642182                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1642182                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1642182                       # number of overall hits
system.cpu.icache.overall_hits::total         1642182                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          453                       # number of overall misses
system.cpu.icache.overall_misses::total           453                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34309500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34309500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34309500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34309500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1642635                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1642635                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1642635                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1642635                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000276                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000276                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000276                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000276                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75738.410596                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75738.410596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75738.410596                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75738.410596                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          476                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          238                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          116                       # number of writebacks
system.cpu.icache.writebacks::total               116                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          108                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          108                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          108                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          345                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          345                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          345                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26291500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26291500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26291500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000210                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000210                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000210                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000210                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 76207.246377                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76207.246377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 76207.246377                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76207.246377                       # average overall mshr miss latency
system.cpu.icache.replacements                    116                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1642182                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1642182                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           453                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34309500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34309500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1642635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1642635                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000276                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75738.410596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75738.410596                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          108                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          345                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26291500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000210                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 76207.246377                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76207.246377                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           215.967229                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1642526                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               344                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4774.784884                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             89250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   215.967229                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.843622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.843622                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          228                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3285614                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3285614                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      6828497                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          6828497                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      6828497                       # number of overall hits
system.cpu.dcache.overall_hits::total         6828497                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        57135                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          57135                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        57135                       # number of overall misses
system.cpu.dcache.overall_misses::total         57135                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    738576499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    738576499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    738576499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    738576499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      6885632                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      6885632                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      6885632                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      6885632                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008298                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008298                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.008298                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008298                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 12926.866177                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12926.866177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 12926.866177                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12926.866177                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2199                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               156                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    14.096154                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        13035                       # number of writebacks
system.cpu.dcache.writebacks::total             13035                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        25786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        25786                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        25786                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        25786                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        31349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31349                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        31349                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        31349                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    445220999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    445220999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    445220999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    445220999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004553                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004553                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004553                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004553                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 14202.079779                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14202.079779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 14202.079779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14202.079779                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30325                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      4730147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4730147                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        56988                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         56988                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    730702500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    730702500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4787135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4787135                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 12822.041482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12822.041482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        25744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        25744                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        31244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        31244                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    438101250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    438101250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006527                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14021.932211                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14021.932211                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2098350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2098350                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          147                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7873999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7873999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2098497                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2098497                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000070                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53564.619048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53564.619048                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           42                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          105                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7119749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7119749                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67807.133333                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67807.133333                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2017290750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.952199                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             6859846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             31349                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            218.821844                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            170250                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   975.952199                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.953078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953078                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          193                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           97                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          490                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          244                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          13802613                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         13802613                       # Number of data accesses

---------- End Simulation Statistics   ----------
