[synthesis]
signal_width = 32
ext_addrwidth = 32
ext_datawidth = 512
single_clock = yes
io_lite = yes
if_type = axi
#if_type = avalon
#if_type = general
#output = out.v

[simulation]
sim_addrwidth = 27
hperiod_ulogic = 5
hperiod_cthread = 5
hperiod_bus = 5
