#define DOM_VOUT_SYSCONSAIF__SYSCFG_0_ADDR                 (U0_DOM_VOUT_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x0U)
#define U0_CDNS_DSITX_SCFG_SRAM_CONFIG_WIDTH               0x8U
#define U0_CDNS_DSITX_SCFG_SRAM_CONFIG_SHIFT               0x0U
#define U0_CDNS_DSITX_SCFG_SRAM_CONFIG_MASK                0xFFU
#define U0_CDNS_DSITX_DSI_TEST_GENERIC_CTRL_WIDTH          0x10U
#define U0_CDNS_DSITX_DSI_TEST_GENERIC_CTRL_SHIFT          0x8U
#define U0_CDNS_DSITX_DSI_TEST_GENERIC_CTRL_MASK           0xFFFF00U
#define DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR                 (U0_DOM_VOUT_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x4U)
#define U0_CDNS_DSITX_DSI_TEST_GENERIC_STATUS_WIDTH        0x10U
#define U0_CDNS_DSITX_DSI_TEST_GENERIC_STATUS_SHIFT        0x0U
#define U0_CDNS_DSITX_DSI_TEST_GENERIC_STATUS_MASK         0xFFFFU
#define U0_DC8200_CACTIVE_WIDTH                            0x1U
#define U0_DC8200_CACTIVE_SHIFT                            0x10U
#define U0_DC8200_CACTIVE_MASK                             0x10000U
#define U0_DC8200_CSYSACK_WIDTH                            0x1U
#define U0_DC8200_CSYSACK_SHIFT                            0x11U
#define U0_DC8200_CSYSACK_MASK                             0x20000U
#define U0_DC8200_CSYSREQ_WIDTH                            0x1U
#define U0_DC8200_CSYSREQ_SHIFT                            0x12U
#define U0_DC8200_CSYSREQ_MASK                             0x40000U
#define U0_DC8200_DISABLERAMCLOCKGATING_WIDTH              0x1U
#define U0_DC8200_DISABLERAMCLOCKGATING_SHIFT              0x13U
#define U0_DC8200_DISABLERAMCLOCKGATING_MASK               0x80000U
#define U0_DISPLAY_PANEL_MUX_PANEL_SEL_WIDTH               0x1U
#define U0_DISPLAY_PANEL_MUX_PANEL_SEL_SHIFT               0x14U
#define U0_DISPLAY_PANEL_MUX_PANEL_SEL_MASK                0x100000U
#define U0_DSITX_DATA_MAPPING_DP_MODE_WIDTH                0x3U
#define U0_DSITX_DATA_MAPPING_DP_MODE_SHIFT                0x15U
#define U0_DSITX_DATA_MAPPING_DP_MODE_MASK                 0xE00000U
#define U0_DSITX_DATA_MAPPING_DPI_DP_SEL_WIDTH             0x1U
#define U0_DSITX_DATA_MAPPING_DPI_DP_SEL_SHIFT             0x18U
#define U0_DSITX_DATA_MAPPING_DPI_DP_SEL_MASK              0x1000000U
#define U0_HDMI_DATA_MAPPING_DP_BIT_DEPTH_WIDTH            0x1U
#define U0_HDMI_DATA_MAPPING_DP_BIT_DEPTH_SHIFT            0x19U
#define U0_HDMI_DATA_MAPPING_DP_BIT_DEPTH_MASK             0x2000000U
#define U0_HDMI_DATA_MAPPING_DP_YUV_MODE_WIDTH             0x2U
#define U0_HDMI_DATA_MAPPING_DP_YUV_MODE_SHIFT             0x1AU
#define U0_HDMI_DATA_MAPPING_DP_YUV_MODE_MASK              0xC000000U
#define U0_HDMI_DATA_MAPPING_DPI_BIT_DEPTH_WIDTH           0x2U
#define U0_HDMI_DATA_MAPPING_DPI_BIT_DEPTH_SHIFT           0x1CU
#define U0_HDMI_DATA_MAPPING_DPI_BIT_DEPTH_MASK            0x30000000U
#define U0_HDMI_DATA_MAPPING_DPI_DP_SEL_WIDTH              0x1U
#define U0_HDMI_DATA_MAPPING_DPI_DP_SEL_SHIFT              0x1EU
#define U0_HDMI_DATA_MAPPING_DPI_DP_SEL_MASK               0x40000000U
#define DOM_VOUT_SYSCONSAIF__SYSCFG_8_ADDR                 (U0_DOM_VOUT_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x8U)
#define U0_LCD_DATA_MAPPING_DP_RGB_FMT_WIDTH               0x2U
#define U0_LCD_DATA_MAPPING_DP_RGB_FMT_SHIFT               0x0U
#define U0_LCD_DATA_MAPPING_DP_RGB_FMT_MASK                0x3U
#define U0_LCD_DATA_MAPPING_DPI_DP_SEL_WIDTH               0x1U
#define U0_LCD_DATA_MAPPING_DPI_DP_SEL_SHIFT               0x2U
#define U0_LCD_DATA_MAPPING_DPI_DP_SEL_MASK                0x4U
#define U1_DISPLAY_PANEL_MUX_PANEL_SEL_WIDTH               0x1U
#define U1_DISPLAY_PANEL_MUX_PANEL_SEL_SHIFT               0x3U
#define U1_DISPLAY_PANEL_MUX_PANEL_SEL_MASK                0x8U
#define U2_DISPLAY_PANEL_MUX_PANEL_SEL_WIDTH               0x1U
#define U2_DISPLAY_PANEL_MUX_PANEL_SEL_SHIFT               0x4U
#define U2_DISPLAY_PANEL_MUX_PANEL_SEL_MASK                0x10U
#define DOM_VOUT_SYSCONSAIF__SYSCFG_12_ADDR                (U0_DOM_VOUT_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0xcU)
#define VOUT_TEST_REG0_WIDTH                               0x20U
#define VOUT_TEST_REG0_SHIFT                               0x0U
#define VOUT_TEST_REG0_MASK                                0xFFFFFFFFU
#define DOM_VOUT_SYSCONSAIF__SYSCFG_16_ADDR                (U0_DOM_VOUT_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x10U)
#define VOUT_TEST_REG1_WIDTH                               0x20U
#define VOUT_TEST_REG1_SHIFT                               0x0U
#define VOUT_TEST_REG1_MASK                                0xFFFFFFFFU
#define DOM_VOUT_SYSCONSAIF__SYSCFG_20_ADDR                (U0_DOM_VOUT_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x14U)
#define VOUT_TEST_REG2_WIDTH                               0x20U
#define VOUT_TEST_REG2_SHIFT                               0x0U
#define VOUT_TEST_REG2_MASK                                0xFFFFFFFFU
#define DOM_VOUT_SYSCONSAIF__SYSCFG_24_ADDR                (U0_DOM_VOUT_SYSCON__SAIF_BD_APBS__BASE_ADDR + 0x18U)
#define VOUT_TEST_REG3_WIDTH                               0x20U
#define VOUT_TEST_REG3_SHIFT                               0x0U
#define VOUT_TEST_REG3_MASK                                0xFFFFFFFFU
#define GET_U0_CDNS_DSITX_SCFG_SRAM_CONFIG                 saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_0_ADDR,U0_CDNS_DSITX_SCFG_SRAM_CONFIG_SHIFT,U0_CDNS_DSITX_SCFG_SRAM_CONFIG_MASK)
#define SET_U0_CDNS_DSITX_SCFG_SRAM_CONFIG(data)           saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_0_ADDR,data,U0_CDNS_DSITX_SCFG_SRAM_CONFIG_SHIFT,U0_CDNS_DSITX_SCFG_SRAM_CONFIG_MASK)
#define GET_U0_CDNS_DSITX_DSI_TEST_GENERIC_CTRL            saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_0_ADDR,U0_CDNS_DSITX_DSI_TEST_GENERIC_CTRL_SHIFT,U0_CDNS_DSITX_DSI_TEST_GENERIC_CTRL_MASK)
#define GET_U0_CDNS_DSITX_DSI_TEST_GENERIC_STATUS          saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_CDNS_DSITX_DSI_TEST_GENERIC_STATUS_SHIFT,U0_CDNS_DSITX_DSI_TEST_GENERIC_STATUS_MASK)
#define SET_U0_CDNS_DSITX_DSI_TEST_GENERIC_STATUS(data)    saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,data,U0_CDNS_DSITX_DSI_TEST_GENERIC_STATUS_SHIFT,U0_CDNS_DSITX_DSI_TEST_GENERIC_STATUS_MASK)
#define GET_U0_DC8200_CACTIVE                              saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_DC8200_CACTIVE_SHIFT,U0_DC8200_CACTIVE_MASK)
#define GET_U0_DC8200_CSYSACK                              saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_DC8200_CSYSACK_SHIFT,U0_DC8200_CSYSACK_MASK)
#define GET_U0_DC8200_CSYSREQ                              saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_DC8200_CSYSREQ_SHIFT,U0_DC8200_CSYSREQ_MASK)
#define SET_U0_DC8200_CSYSREQ(data)                        saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,data,U0_DC8200_CSYSREQ_SHIFT,U0_DC8200_CSYSREQ_MASK)
#define GET_U0_DC8200_DISABLERAMCLOCKGATING                saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_DC8200_DISABLERAMCLOCKGATING_SHIFT,U0_DC8200_DISABLERAMCLOCKGATING_MASK)
#define SET_U0_DC8200_DISABLERAMCLOCKGATING(data)          saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,data,U0_DC8200_DISABLERAMCLOCKGATING_SHIFT,U0_DC8200_DISABLERAMCLOCKGATING_MASK)
#define GET_U0_DISPLAY_PANEL_MUX_PANEL_SEL                 saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_DISPLAY_PANEL_MUX_PANEL_SEL_SHIFT,U0_DISPLAY_PANEL_MUX_PANEL_SEL_MASK)
#define SET_U0_DISPLAY_PANEL_MUX_PANEL_SEL(data)           saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,data,U0_DISPLAY_PANEL_MUX_PANEL_SEL_SHIFT,U0_DISPLAY_PANEL_MUX_PANEL_SEL_MASK)
#define GET_U0_DSITX_DATA_MAPPING_DP_MODE                  saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_DSITX_DATA_MAPPING_DP_MODE_SHIFT,U0_DSITX_DATA_MAPPING_DP_MODE_MASK)
#define SET_U0_DSITX_DATA_MAPPING_DP_MODE(data)            saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,data,U0_DSITX_DATA_MAPPING_DP_MODE_SHIFT,U0_DSITX_DATA_MAPPING_DP_MODE_MASK)
#define GET_U0_DSITX_DATA_MAPPING_DPI_DP_SEL               saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_DSITX_DATA_MAPPING_DPI_DP_SEL_SHIFT,U0_DSITX_DATA_MAPPING_DPI_DP_SEL_MASK)
#define SET_U0_DSITX_DATA_MAPPING_DPI_DP_SEL(data)         saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,data,U0_DSITX_DATA_MAPPING_DPI_DP_SEL_SHIFT,U0_DSITX_DATA_MAPPING_DPI_DP_SEL_MASK)
#define GET_U0_HDMI_DATA_MAPPING_DP_BIT_DEPTH              saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_HDMI_DATA_MAPPING_DP_BIT_DEPTH_SHIFT,U0_HDMI_DATA_MAPPING_DP_BIT_DEPTH_MASK)
#define SET_U0_HDMI_DATA_MAPPING_DP_BIT_DEPTH(data)        saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,data,U0_HDMI_DATA_MAPPING_DP_BIT_DEPTH_SHIFT,U0_HDMI_DATA_MAPPING_DP_BIT_DEPTH_MASK)
#define GET_U0_HDMI_DATA_MAPPING_DP_YUV_MODE               saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_HDMI_DATA_MAPPING_DP_YUV_MODE_SHIFT,U0_HDMI_DATA_MAPPING_DP_YUV_MODE_MASK)
#define SET_U0_HDMI_DATA_MAPPING_DP_YUV_MODE(data)         saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,data,U0_HDMI_DATA_MAPPING_DP_YUV_MODE_SHIFT,U0_HDMI_DATA_MAPPING_DP_YUV_MODE_MASK)
#define GET_U0_HDMI_DATA_MAPPING_DPI_BIT_DEPTH             saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_HDMI_DATA_MAPPING_DPI_BIT_DEPTH_SHIFT,U0_HDMI_DATA_MAPPING_DPI_BIT_DEPTH_MASK)
#define SET_U0_HDMI_DATA_MAPPING_DPI_BIT_DEPTH(data)       saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,data,U0_HDMI_DATA_MAPPING_DPI_BIT_DEPTH_SHIFT,U0_HDMI_DATA_MAPPING_DPI_BIT_DEPTH_MASK)
#define GET_U0_HDMI_DATA_MAPPING_DPI_DP_SEL                saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,U0_HDMI_DATA_MAPPING_DPI_DP_SEL_SHIFT,U0_HDMI_DATA_MAPPING_DPI_DP_SEL_MASK)
#define SET_U0_HDMI_DATA_MAPPING_DPI_DP_SEL(data)          saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_4_ADDR,data,U0_HDMI_DATA_MAPPING_DPI_DP_SEL_SHIFT,U0_HDMI_DATA_MAPPING_DPI_DP_SEL_MASK)
#define GET_U0_LCD_DATA_MAPPING_DP_RGB_FMT                 saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_8_ADDR,U0_LCD_DATA_MAPPING_DP_RGB_FMT_SHIFT,U0_LCD_DATA_MAPPING_DP_RGB_FMT_MASK)
#define SET_U0_LCD_DATA_MAPPING_DP_RGB_FMT(data)           saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_8_ADDR,data,U0_LCD_DATA_MAPPING_DP_RGB_FMT_SHIFT,U0_LCD_DATA_MAPPING_DP_RGB_FMT_MASK)
#define GET_U0_LCD_DATA_MAPPING_DPI_DP_SEL                 saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_8_ADDR,U0_LCD_DATA_MAPPING_DPI_DP_SEL_SHIFT,U0_LCD_DATA_MAPPING_DPI_DP_SEL_MASK)
#define SET_U0_LCD_DATA_MAPPING_DPI_DP_SEL(data)           saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_8_ADDR,data,U0_LCD_DATA_MAPPING_DPI_DP_SEL_SHIFT,U0_LCD_DATA_MAPPING_DPI_DP_SEL_MASK)
#define GET_U1_DISPLAY_PANEL_MUX_PANEL_SEL                 saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_8_ADDR,U1_DISPLAY_PANEL_MUX_PANEL_SEL_SHIFT,U1_DISPLAY_PANEL_MUX_PANEL_SEL_MASK)
#define SET_U1_DISPLAY_PANEL_MUX_PANEL_SEL(data)           saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_8_ADDR,data,U1_DISPLAY_PANEL_MUX_PANEL_SEL_SHIFT,U1_DISPLAY_PANEL_MUX_PANEL_SEL_MASK)
#define GET_U2_DISPLAY_PANEL_MUX_PANEL_SEL                 saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_8_ADDR,U2_DISPLAY_PANEL_MUX_PANEL_SEL_SHIFT,U2_DISPLAY_PANEL_MUX_PANEL_SEL_MASK)
#define SET_U2_DISPLAY_PANEL_MUX_PANEL_SEL(data)           saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_8_ADDR,data,U2_DISPLAY_PANEL_MUX_PANEL_SEL_SHIFT,U2_DISPLAY_PANEL_MUX_PANEL_SEL_MASK)
#define GET_VOUT_TEST_REG0                                 saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_12_ADDR,VOUT_TEST_REG0_SHIFT,VOUT_TEST_REG0_MASK)
#define SET_VOUT_TEST_REG0(data)                           saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_12_ADDR,data,VOUT_TEST_REG0_SHIFT,VOUT_TEST_REG0_MASK)
#define GET_VOUT_TEST_REG1                                 saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_16_ADDR,VOUT_TEST_REG1_SHIFT,VOUT_TEST_REG1_MASK)
#define SET_VOUT_TEST_REG1(data)                           saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_16_ADDR,data,VOUT_TEST_REG1_SHIFT,VOUT_TEST_REG1_MASK)
#define GET_VOUT_TEST_REG2                                 saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_20_ADDR,VOUT_TEST_REG2_SHIFT,VOUT_TEST_REG2_MASK)
#define SET_VOUT_TEST_REG2(data)                           saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_20_ADDR,data,VOUT_TEST_REG2_SHIFT,VOUT_TEST_REG2_MASK)
#define GET_VOUT_TEST_REG3                                 saif_get_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_24_ADDR,VOUT_TEST_REG3_SHIFT,VOUT_TEST_REG3_MASK)
#define SET_VOUT_TEST_REG3(data)                           saif_set_reg(DOM_VOUT_SYSCONSAIF__SYSCFG_24_ADDR,data,VOUT_TEST_REG3_SHIFT,VOUT_TEST_REG3_MASK)
