<profile>

<section name = "Vitis HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_7u_config6_s'" level="0">
<item name = "Date">Wed Feb 11 16:58:10 2026
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">cnn_core_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">kintexuplus</item>
<item name = "Target device">xcku5p-ffvb676-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 0 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">0, 0, 0 ns, 0 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, -, -, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 63, -</column>
<column name="Register">-, -, -, -, -</column>
<specialColumn name="Available">960, 1824, 433920, 216960, 64</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o">9, 2, 16, 32</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o">9, 2, 16, 32</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o">9, 2, 16, 32</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o">9, 2, 16, 32</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o">9, 2, 16, 32</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o">9, 2, 16, 32</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_ready">out, 1, ap_ctrl_hs, shift_line_buffer&lt;array&lt;ap_fixed&lt;16, 6, 5, 3, 0&gt;, 7u&gt;, config6&gt;, return value</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
<column name="p_read1">in, 16, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 16, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 16, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 16, ap_none, p_read4, scalar</column>
<column name="p_read5">in, 16, ap_none, p_read5, scalar</column>
<column name="p_read6">in, 16, ap_none, p_read6, scalar</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_i">in, 16, ap_ovld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o">out, 16, ap_ovld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2_o_ap_vld">out, 1, ap_ovld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_2, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9">out, 16, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9_ap_vld">out, 1, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_9, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_i">in, 16, ap_ovld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o">out, 16, ap_ovld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1_o_ap_vld">out, 1, ap_ovld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_1, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8">out, 16, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8_ap_vld">out, 1, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_8, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_i">in, 16, ap_ovld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o">out, 16, ap_ovld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_o_ap_vld">out, 1, ap_ovld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7">out, 16, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7_ap_vld">out, 1, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_7, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_i">in, 16, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o">out, 16, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3_o_ap_vld">out, 1, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_3, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6">out, 16, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6_ap_vld">out, 1, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_6, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_i">in, 16, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o">out, 16, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2_o_ap_vld">out, 1, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_2, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5">out, 16, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5_ap_vld">out, 1, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_5, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_i">in, 16, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o">out, 16, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1_o_ap_vld">out, 1, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_1, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4">out, 16, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4_ap_vld">out, 1, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_4, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_i">in, 16, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o">out, 16, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap, pointer</column>
<column name="p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_ap_vld">out, 1, ap_ovld, p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3">out, 16, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3, pointer</column>
<column name="void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3_ap_vld">out, 1, ap_vld, void_compute_pool_buffer_2d_array_const_ap_shift_reg_n_filt_stream_kernel_3, pointer</column>
</table>
</item>
</section>
</profile>
