Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c8cf415cb9774e28b02a4072365dbdd1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_core_behav xil_defaultlib.tb_core xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'id_rsA' [D:/Files/schoolwork/198/processor/Baseline processor/core.v:360]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'id_rsB' [D:/Files/schoolwork/198/processor/Baseline processor/core.v:361]
WARNING: [VRFC 10-5021] port 'is_nop' is not connected on this instance [D:/Files/schoolwork/198/processor/Baseline processor/core.v:183]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sf_controller
Compiling module unisims_ver.BUFGCE
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.instmem
Compiling module xil_defaultlib.pipereg_if_id
Compiling module xil_defaultlib.controller1
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.shiftsignshuff
Compiling module xil_defaultlib.forwarding_unit
Compiling module xil_defaultlib.pipereg_id_exe
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.storeblock
Compiling module xil_defaultlib.pipereg_exe_mem
Compiling module xil_defaultlib.datamem
Compiling module xil_defaultlib.loadblock
Compiling module xil_defaultlib.pipereg_mem_wb
Compiling module xil_defaultlib.core
Compiling module xil_defaultlib.answerkey
Compiling module xil_defaultlib.tb_core
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_core_behav
