

================================================================
== Vitis HLS Report for 'Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1'
================================================================
* Date:           Sun Dec 21 23:34:17 2025

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        Hybrid_Model_test
* Solution:       hls (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.733 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4098|     4098|  20.490 us|  20.490 us|  4097|  4097|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_41_1  |     4096|     4096|         2|          1|          1|  4096|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       69|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       84|     -|
|Register             |        -|      -|       50|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       50|      153|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |            Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |hcmp_16ns_16ns_1_1_no_dsp_1_U1  |hcmp_16ns_16ns_1_1_no_dsp_1  |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                           |                             |        0|   0|  0|   0|    0|
    +--------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln41_fu_108_p2                     |         +|   0|  0|  31|          31|           1|
    |ap_block_pp0_stage0_00001_grp1         |       and|   0|  0|   2|           1|           1|
    |icmp_ln41_fu_118_p2                    |      icmp|   0|  0|  16|          32|          32|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |max_val_fu_146_p3                      |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  69|          67|          53|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_load  |  32|          2|   31|         62|
    |i_fu_60                  |  32|          2|   31|         62|
    |in_stream_TDATA_blk_n    |   1|          2|    1|          2|
    |max_bypass_stream_blk_n  |   1|          2|    1|          2|
    |x_fu_56                  |  16|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         14|   82|        164|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_60                  |  31|   0|   31|          0|
    |x_fu_56                  |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  50|   0|   50|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                 Source Object                |    C Type    |
+----------------------------------+-----+-----+------------+----------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  Loop_max_value_proc_Pipeline_VITIS_LOOP_41_1|  return value|
|in_stream_TVALID                  |   in|    1|        axis|                                     in_stream|       pointer|
|in_stream_TDATA                   |   in|   16|        axis|                                     in_stream|       pointer|
|in_stream_TREADY                  |  out|    1|        axis|                                     in_stream|       pointer|
|max_bypass_stream_din             |  out|   16|     ap_fifo|                             max_bypass_stream|       pointer|
|max_bypass_stream_full_n          |   in|    1|     ap_fifo|                             max_bypass_stream|       pointer|
|max_bypass_stream_write           |  out|    1|     ap_fifo|                             max_bypass_stream|       pointer|
|max_bypass_stream_num_data_valid  |   in|   15|     ap_fifo|                             max_bypass_stream|       pointer|
|max_bypass_stream_fifo_cap        |   in|   15|     ap_fifo|                             max_bypass_stream|       pointer|
|seq_len                           |   in|   32|     ap_none|                                       seq_len|        scalar|
|max_val_2_out                     |  out|   16|      ap_vld|                                 max_val_2_out|       pointer|
|max_val_2_out_ap_vld              |  out|    1|      ap_vld|                                 max_val_2_out|       pointer|
+----------------------------------+-----+-----+------------+----------------------------------------------+--------------+

