#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1d91320 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1da5d60 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1d98500 .functor NOT 1, L_0x1df42c0, C4<0>, C4<0>, C4<0>;
L_0x1df40a0 .functor XOR 2, L_0x1df3f60, L_0x1df4000, C4<00>, C4<00>;
L_0x1df41b0 .functor XOR 2, L_0x1df40a0, L_0x1df4110, C4<00>, C4<00>;
v0x1defd40_0 .net *"_ivl_10", 1 0, L_0x1df4110;  1 drivers
v0x1defe40_0 .net *"_ivl_12", 1 0, L_0x1df41b0;  1 drivers
v0x1deff20_0 .net *"_ivl_2", 1 0, L_0x1df3500;  1 drivers
v0x1deffe0_0 .net *"_ivl_4", 1 0, L_0x1df3f60;  1 drivers
v0x1df00c0_0 .net *"_ivl_6", 1 0, L_0x1df4000;  1 drivers
v0x1df01f0_0 .net *"_ivl_8", 1 0, L_0x1df40a0;  1 drivers
v0x1df02d0_0 .net "a", 0 0, v0x1decd10_0;  1 drivers
v0x1df0370_0 .net "b", 0 0, v0x1decdb0_0;  1 drivers
v0x1df0410_0 .net "c", 0 0, v0x1dece50_0;  1 drivers
v0x1df04b0_0 .var "clk", 0 0;
v0x1df0550_0 .net "d", 0 0, v0x1decf90_0;  1 drivers
v0x1df05f0_0 .net "out_pos_dut", 0 0, L_0x1df3d20;  1 drivers
v0x1df0690_0 .net "out_pos_ref", 0 0, L_0x1df1bc0;  1 drivers
v0x1df0730_0 .net "out_sop_dut", 0 0, L_0x1df2550;  1 drivers
v0x1df07d0_0 .net "out_sop_ref", 0 0, L_0x1dc7740;  1 drivers
v0x1df0870_0 .var/2u "stats1", 223 0;
v0x1df0910_0 .var/2u "strobe", 0 0;
v0x1df09b0_0 .net "tb_match", 0 0, L_0x1df42c0;  1 drivers
v0x1df0a80_0 .net "tb_mismatch", 0 0, L_0x1d98500;  1 drivers
v0x1df0b20_0 .net "wavedrom_enable", 0 0, v0x1ded260_0;  1 drivers
v0x1df0bf0_0 .net "wavedrom_title", 511 0, v0x1ded300_0;  1 drivers
L_0x1df3500 .concat [ 1 1 0 0], L_0x1df1bc0, L_0x1dc7740;
L_0x1df3f60 .concat [ 1 1 0 0], L_0x1df1bc0, L_0x1dc7740;
L_0x1df4000 .concat [ 1 1 0 0], L_0x1df3d20, L_0x1df2550;
L_0x1df4110 .concat [ 1 1 0 0], L_0x1df1bc0, L_0x1dc7740;
L_0x1df42c0 .cmp/eeq 2, L_0x1df3500, L_0x1df41b0;
S_0x1da5ef0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1da5d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1d988e0 .functor AND 1, v0x1dece50_0, v0x1decf90_0, C4<1>, C4<1>;
L_0x1d98cc0 .functor NOT 1, v0x1decd10_0, C4<0>, C4<0>, C4<0>;
L_0x1d990a0 .functor NOT 1, v0x1decdb0_0, C4<0>, C4<0>, C4<0>;
L_0x1d99320 .functor AND 1, L_0x1d98cc0, L_0x1d990a0, C4<1>, C4<1>;
L_0x1db09d0 .functor AND 1, L_0x1d99320, v0x1dece50_0, C4<1>, C4<1>;
L_0x1dc7740 .functor OR 1, L_0x1d988e0, L_0x1db09d0, C4<0>, C4<0>;
L_0x1df1040 .functor NOT 1, v0x1decdb0_0, C4<0>, C4<0>, C4<0>;
L_0x1df10b0 .functor OR 1, L_0x1df1040, v0x1decf90_0, C4<0>, C4<0>;
L_0x1df11c0 .functor AND 1, v0x1dece50_0, L_0x1df10b0, C4<1>, C4<1>;
L_0x1df1280 .functor NOT 1, v0x1decd10_0, C4<0>, C4<0>, C4<0>;
L_0x1df1350 .functor OR 1, L_0x1df1280, v0x1decdb0_0, C4<0>, C4<0>;
L_0x1df13c0 .functor AND 1, L_0x1df11c0, L_0x1df1350, C4<1>, C4<1>;
L_0x1df1540 .functor NOT 1, v0x1decdb0_0, C4<0>, C4<0>, C4<0>;
L_0x1df15b0 .functor OR 1, L_0x1df1540, v0x1decf90_0, C4<0>, C4<0>;
L_0x1df14d0 .functor AND 1, v0x1dece50_0, L_0x1df15b0, C4<1>, C4<1>;
L_0x1df1740 .functor NOT 1, v0x1decd10_0, C4<0>, C4<0>, C4<0>;
L_0x1df1840 .functor OR 1, L_0x1df1740, v0x1decf90_0, C4<0>, C4<0>;
L_0x1df1900 .functor AND 1, L_0x1df14d0, L_0x1df1840, C4<1>, C4<1>;
L_0x1df1ab0 .functor XNOR 1, L_0x1df13c0, L_0x1df1900, C4<0>, C4<0>;
v0x1d97e30_0 .net *"_ivl_0", 0 0, L_0x1d988e0;  1 drivers
v0x1d98230_0 .net *"_ivl_12", 0 0, L_0x1df1040;  1 drivers
v0x1d98610_0 .net *"_ivl_14", 0 0, L_0x1df10b0;  1 drivers
v0x1d989f0_0 .net *"_ivl_16", 0 0, L_0x1df11c0;  1 drivers
v0x1d98dd0_0 .net *"_ivl_18", 0 0, L_0x1df1280;  1 drivers
v0x1d991b0_0 .net *"_ivl_2", 0 0, L_0x1d98cc0;  1 drivers
v0x1d99430_0 .net *"_ivl_20", 0 0, L_0x1df1350;  1 drivers
v0x1deb280_0 .net *"_ivl_24", 0 0, L_0x1df1540;  1 drivers
v0x1deb360_0 .net *"_ivl_26", 0 0, L_0x1df15b0;  1 drivers
v0x1deb440_0 .net *"_ivl_28", 0 0, L_0x1df14d0;  1 drivers
v0x1deb520_0 .net *"_ivl_30", 0 0, L_0x1df1740;  1 drivers
v0x1deb600_0 .net *"_ivl_32", 0 0, L_0x1df1840;  1 drivers
v0x1deb6e0_0 .net *"_ivl_36", 0 0, L_0x1df1ab0;  1 drivers
L_0x7fb83a686018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1deb7a0_0 .net *"_ivl_38", 0 0, L_0x7fb83a686018;  1 drivers
v0x1deb880_0 .net *"_ivl_4", 0 0, L_0x1d990a0;  1 drivers
v0x1deb960_0 .net *"_ivl_6", 0 0, L_0x1d99320;  1 drivers
v0x1deba40_0 .net *"_ivl_8", 0 0, L_0x1db09d0;  1 drivers
v0x1debb20_0 .net "a", 0 0, v0x1decd10_0;  alias, 1 drivers
v0x1debbe0_0 .net "b", 0 0, v0x1decdb0_0;  alias, 1 drivers
v0x1debca0_0 .net "c", 0 0, v0x1dece50_0;  alias, 1 drivers
v0x1debd60_0 .net "d", 0 0, v0x1decf90_0;  alias, 1 drivers
v0x1debe20_0 .net "out_pos", 0 0, L_0x1df1bc0;  alias, 1 drivers
v0x1debee0_0 .net "out_sop", 0 0, L_0x1dc7740;  alias, 1 drivers
v0x1debfa0_0 .net "pos0", 0 0, L_0x1df13c0;  1 drivers
v0x1dec060_0 .net "pos1", 0 0, L_0x1df1900;  1 drivers
L_0x1df1bc0 .functor MUXZ 1, L_0x7fb83a686018, L_0x1df13c0, L_0x1df1ab0, C4<>;
S_0x1dec1e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1da5d60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1decd10_0 .var "a", 0 0;
v0x1decdb0_0 .var "b", 0 0;
v0x1dece50_0 .var "c", 0 0;
v0x1decef0_0 .net "clk", 0 0, v0x1df04b0_0;  1 drivers
v0x1decf90_0 .var "d", 0 0;
v0x1ded080_0 .var/2u "fail", 0 0;
v0x1ded120_0 .var/2u "fail1", 0 0;
v0x1ded1c0_0 .net "tb_match", 0 0, L_0x1df42c0;  alias, 1 drivers
v0x1ded260_0 .var "wavedrom_enable", 0 0;
v0x1ded300_0 .var "wavedrom_title", 511 0;
E_0x1da4620/0 .event negedge, v0x1decef0_0;
E_0x1da4620/1 .event posedge, v0x1decef0_0;
E_0x1da4620 .event/or E_0x1da4620/0, E_0x1da4620/1;
S_0x1dec510 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1dec1e0;
 .timescale -12 -12;
v0x1dec750_0 .var/2s "i", 31 0;
E_0x1da44c0 .event posedge, v0x1decef0_0;
S_0x1dec850 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1dec1e0;
 .timescale -12 -12;
v0x1deca50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1decb30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1dec1e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1ded4e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1da5d60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1df2370 .functor OR 1, L_0x1df2140, L_0x1df2280, C4<0>, C4<0>;
L_0x1df2550 .functor OR 1, L_0x1df2370, L_0x1df2480, C4<0>, C4<0>;
L_0x1df26b0 .functor NOT 1, v0x1decd10_0, C4<0>, C4<0>, C4<0>;
L_0x1df2830 .functor NOT 1, v0x1decdb0_0, C4<0>, C4<0>, C4<0>;
L_0x1df28d0 .functor OR 1, L_0x1df26b0, L_0x1df2830, C4<0>, C4<0>;
L_0x1df29e0 .functor NOT 1, v0x1dece50_0, C4<0>, C4<0>, C4<0>;
L_0x1df2a90 .functor OR 1, L_0x1df28d0, L_0x1df29e0, C4<0>, C4<0>;
L_0x1df2ba0 .functor NOT 1, v0x1decf90_0, C4<0>, C4<0>, C4<0>;
L_0x1df2c60 .functor OR 1, L_0x1df2a90, L_0x1df2ba0, C4<0>, C4<0>;
L_0x1df2d70 .functor OR 1, v0x1decd10_0, v0x1decdb0_0, C4<0>, C4<0>;
L_0x1df2e40 .functor NOT 1, v0x1dece50_0, C4<0>, C4<0>, C4<0>;
L_0x1df2eb0 .functor OR 1, L_0x1df2d70, L_0x1df2e40, C4<0>, C4<0>;
L_0x1df2fe0 .functor NOT 1, v0x1decf90_0, C4<0>, C4<0>, C4<0>;
L_0x1df3050 .functor OR 1, L_0x1df2eb0, L_0x1df2fe0, C4<0>, C4<0>;
L_0x1df2f70 .functor AND 1, L_0x1df2c60, L_0x1df3050, C4<1>, C4<1>;
L_0x1df3280 .functor NOT 1, v0x1decdb0_0, C4<0>, C4<0>, C4<0>;
L_0x1df3380 .functor OR 1, v0x1decd10_0, L_0x1df3280, C4<0>, C4<0>;
L_0x1df3440 .functor OR 1, L_0x1df3380, v0x1dece50_0, C4<0>, C4<0>;
L_0x1df35a0 .functor NOT 1, v0x1decf90_0, C4<0>, C4<0>, C4<0>;
L_0x1df3610 .functor OR 1, L_0x1df3440, L_0x1df35a0, C4<0>, C4<0>;
L_0x1df37d0 .functor AND 1, L_0x1df2f70, L_0x1df3610, C4<1>, C4<1>;
L_0x1df38e0 .functor OR 1, v0x1decd10_0, v0x1decdb0_0, C4<0>, C4<0>;
L_0x1df3a10 .functor OR 1, L_0x1df38e0, v0x1dece50_0, C4<0>, C4<0>;
L_0x1df3ad0 .functor NOT 1, v0x1decf90_0, C4<0>, C4<0>, C4<0>;
L_0x1df3c10 .functor OR 1, L_0x1df3a10, L_0x1df3ad0, C4<0>, C4<0>;
L_0x1df3d20 .functor AND 1, L_0x1df37d0, L_0x1df3c10, C4<1>, C4<1>;
v0x1ded6a0_0 .net *"_ivl_10", 0 0, L_0x1df2370;  1 drivers
L_0x7fb83a6860f0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1ded780_0 .net/2u *"_ivl_12", 3 0, L_0x7fb83a6860f0;  1 drivers
v0x1ded860_0 .net *"_ivl_14", 0 0, L_0x1df2480;  1 drivers
v0x1ded930_0 .net *"_ivl_18", 0 0, L_0x1df26b0;  1 drivers
L_0x7fb83a686060 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1deda10_0 .net/2u *"_ivl_2", 3 0, L_0x7fb83a686060;  1 drivers
v0x1dedb40_0 .net *"_ivl_20", 0 0, L_0x1df2830;  1 drivers
v0x1dedc20_0 .net *"_ivl_22", 0 0, L_0x1df28d0;  1 drivers
v0x1dedd00_0 .net *"_ivl_24", 0 0, L_0x1df29e0;  1 drivers
v0x1dedde0_0 .net *"_ivl_26", 0 0, L_0x1df2a90;  1 drivers
v0x1dedf50_0 .net *"_ivl_28", 0 0, L_0x1df2ba0;  1 drivers
v0x1dee030_0 .net *"_ivl_30", 0 0, L_0x1df2c60;  1 drivers
v0x1dee110_0 .net *"_ivl_32", 0 0, L_0x1df2d70;  1 drivers
v0x1dee1f0_0 .net *"_ivl_34", 0 0, L_0x1df2e40;  1 drivers
v0x1dee2d0_0 .net *"_ivl_36", 0 0, L_0x1df2eb0;  1 drivers
v0x1dee3b0_0 .net *"_ivl_38", 0 0, L_0x1df2fe0;  1 drivers
v0x1dee490_0 .net *"_ivl_4", 0 0, L_0x1df2140;  1 drivers
v0x1dee550_0 .net *"_ivl_40", 0 0, L_0x1df3050;  1 drivers
v0x1dee740_0 .net *"_ivl_42", 0 0, L_0x1df2f70;  1 drivers
v0x1dee820_0 .net *"_ivl_44", 0 0, L_0x1df3280;  1 drivers
v0x1dee900_0 .net *"_ivl_46", 0 0, L_0x1df3380;  1 drivers
v0x1dee9e0_0 .net *"_ivl_48", 0 0, L_0x1df3440;  1 drivers
v0x1deeac0_0 .net *"_ivl_50", 0 0, L_0x1df35a0;  1 drivers
v0x1deeba0_0 .net *"_ivl_52", 0 0, L_0x1df3610;  1 drivers
v0x1deec80_0 .net *"_ivl_54", 0 0, L_0x1df37d0;  1 drivers
v0x1deed60_0 .net *"_ivl_56", 0 0, L_0x1df38e0;  1 drivers
v0x1deee40_0 .net *"_ivl_58", 0 0, L_0x1df3a10;  1 drivers
L_0x7fb83a6860a8 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x1deef20_0 .net/2u *"_ivl_6", 3 0, L_0x7fb83a6860a8;  1 drivers
v0x1def000_0 .net *"_ivl_60", 0 0, L_0x1df3ad0;  1 drivers
v0x1def0e0_0 .net *"_ivl_62", 0 0, L_0x1df3c10;  1 drivers
v0x1def1c0_0 .net *"_ivl_8", 0 0, L_0x1df2280;  1 drivers
v0x1def280_0 .net "a", 0 0, v0x1decd10_0;  alias, 1 drivers
v0x1def320_0 .net "b", 0 0, v0x1decdb0_0;  alias, 1 drivers
v0x1def410_0 .net "c", 0 0, v0x1dece50_0;  alias, 1 drivers
v0x1def710_0 .net "d", 0 0, v0x1decf90_0;  alias, 1 drivers
v0x1def800_0 .net "inputs", 3 0, L_0x1df1d70;  1 drivers
v0x1def8e0_0 .net "out_pos", 0 0, L_0x1df3d20;  alias, 1 drivers
v0x1def9a0_0 .net "out_sop", 0 0, L_0x1df2550;  alias, 1 drivers
L_0x1df1d70 .concat [ 1 1 1 1], v0x1decf90_0, v0x1dece50_0, v0x1decdb0_0, v0x1decd10_0;
L_0x1df2140 .cmp/eq 4, L_0x1df1d70, L_0x7fb83a686060;
L_0x1df2280 .cmp/eq 4, L_0x1df1d70, L_0x7fb83a6860a8;
L_0x1df2480 .cmp/eq 4, L_0x1df1d70, L_0x7fb83a6860f0;
S_0x1defb20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1da5d60;
 .timescale -12 -12;
E_0x1d8d9f0 .event anyedge, v0x1df0910_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1df0910_0;
    %nor/r;
    %assign/vec4 v0x1df0910_0, 0;
    %wait E_0x1d8d9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dec1e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ded080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ded120_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1dec1e0;
T_4 ;
    %wait E_0x1da4620;
    %load/vec4 v0x1ded1c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ded080_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1dec1e0;
T_5 ;
    %wait E_0x1da44c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %wait E_0x1da44c0;
    %load/vec4 v0x1ded080_0;
    %store/vec4 v0x1ded120_0, 0, 1;
    %fork t_1, S_0x1dec510;
    %jmp t_0;
    .scope S_0x1dec510;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1dec750_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1dec750_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1da44c0;
    %load/vec4 v0x1dec750_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1dec750_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1dec750_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1dec1e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1da4620;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1decf90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1dece50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1decdb0_0, 0;
    %assign/vec4 v0x1decd10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1ded080_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1ded120_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1da5d60;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df04b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1df0910_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1da5d60;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1df04b0_0;
    %inv;
    %store/vec4 v0x1df04b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1da5d60;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1decef0_0, v0x1df0a80_0, v0x1df02d0_0, v0x1df0370_0, v0x1df0410_0, v0x1df0550_0, v0x1df07d0_0, v0x1df0730_0, v0x1df0690_0, v0x1df05f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1da5d60;
T_9 ;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1da5d60;
T_10 ;
    %wait E_0x1da4620;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df0870_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df0870_0, 4, 32;
    %load/vec4 v0x1df09b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df0870_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1df0870_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df0870_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1df07d0_0;
    %load/vec4 v0x1df07d0_0;
    %load/vec4 v0x1df0730_0;
    %xor;
    %load/vec4 v0x1df07d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df0870_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df0870_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1df0690_0;
    %load/vec4 v0x1df0690_0;
    %load/vec4 v0x1df05f0_0;
    %xor;
    %load/vec4 v0x1df0690_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df0870_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1df0870_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1df0870_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/human/ece241_2013_q2/iter0/response2/top_module.sv";
