
****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/pa.fromHdl.tcl}
# create_project -name ProjectDSF_BasicNLab_FPGA2 -dir "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/planAhead_run_2" -part xc6slx9tqg144-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "moduleLab07.ucf" [current_fileset -constrset]
Adding file 'C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/moduleLab07.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {COUNTER0_9.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {HEX_decoder.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Div200.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Div100k.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {counter0_5.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MUX4_1_4.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {DIsplay.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Counter.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Lab7.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {moduleLab07.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top moduleLab07 $srcset
# add_files [list {moduleLab07.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx9tqg144-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Parsing VHDL file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/MUX4_1_4.vhf" into library work
Parsing VHDL file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/Lab7.vhf" into library work
Parsing VHDL file "C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/moduleLab07.vhf" into library work
CRITICAL WARNING: [EDIF 20-96] Could not resolve non-primitive black box cell 'decoder' instantiated as 'XLXI_11' [C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/Lab7.vhf:577]
Resolution: File names need to match cell names: an EDIF definition will be found in decoder.edf; an HDL definition may be placed in any Verilog/VHDL file.
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/tqg144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/moduleLab07.ucf]
Finished Parsing UCF File [C:/Users/Peqch/Desktop/Digital system Fundamental/ISE/DSF_Project/ProjectDSF_BasicNLab_FPGA2/moduleLab07.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: abcff44a
open_rtl_design: Time (s): elapsed = 00:00:13 . Memory (MB): peak = 595.309 ; gain = 97.316
update_compile_order -fileset sim_1
startgroup
set_property package_pin P123 [get_ports CLKin_20MHz]
endgroup
startgroup
set_property package_pin P44 [get_ports Digit0]
endgroup
startgroup
set_property package_pin P43 [get_ports Digit1]
endgroup
startgroup
set_property package_pin P33 [get_ports Digit2]
endgroup
startgroup
set_property package_pin P30 [get_ports Digit3]
endgroup
startgroup
set_property package_pin P45 [get_ports PB1]
endgroup
startgroup
set_property package_pin P46 [get_ports PB2]
endgroup
startgroup
set_property package_pin P41 [get_ports SegmentA]
endgroup
startgroup
set_property package_pin P40 [get_ports SegmentB]
endgroup
startgroup
set_property package_pin P35 [get_ports SegmentC]
endgroup
startgroup
set_property package_pin P34 [get_ports SegmentD]
endgroup
startgroup
set_property package_pin P32 [get_ports SegmentDp]
endgroup
set_property package_pin "" [get_ports [list  SegmentE]]
startgroup
set_property package_pin P26 [get_ports SegmentDp]
endgroup
startgroup
set_property package_pin P32 [get_ports SegmentE]
endgroup
startgroup
set_property package_pin P29 [get_ports SegmentF]
endgroup
startgroup
set_property package_pin P27 [get_ports SegmentG]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Dec 11 22:46:48 2022...
INFO: [Common 17-83] Releasing license: PlanAhead
