\hypertarget{struct_f_s_m_c___bank1___type_def}{}\section{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___bank1___type_def}\index{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}}


Flexible Static Memory Controller.  




{\ttfamily \#include $<$stm32f4xx.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_f_s_m_c___bank1___type_def_a6d3aefd66a99e71ae4a22444a507a720}{B\+T\+CR} \mbox{[}8\mbox{]}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller. 

\subsection{Member Data Documentation}
\index{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}!B\+T\+CR@{B\+T\+CR}}
\index{B\+T\+CR@{B\+T\+CR}!F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def@{F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{B\+T\+CR}{BTCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t F\+S\+M\+C\+\_\+\+Bank1\+\_\+\+Type\+Def\+::\+B\+T\+CR\mbox{[}8\mbox{]}}\hypertarget{struct_f_s_m_c___bank1___type_def_a6d3aefd66a99e71ae4a22444a507a720}{}\label{struct_f_s_m_c___bank1___type_def_a6d3aefd66a99e71ae4a22444a507a720}
N\+O\+R/\+P\+S\+R\+AM chip-\/select control register(\+B\+C\+R) and chip-\/select timing register(\+B\+T\+R), Address offset\+: 0x00-\/1C 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
