<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="cpu_pc_if_id_itype.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ext.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ext.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ext.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="file_write.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="file_write_tb.fdo"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="pipe_mem.fdo"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ram.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ram.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ram.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_core.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_core.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_core.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_core.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_core.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="top_core.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_core.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_core.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_core.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_core.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_core.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_core.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_core.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_core.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_core.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_core.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_core.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_core.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_core.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_core.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_core.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_core.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_core.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_core.xst"/>
    <file xil_pn:fileType="FILE_BLIF" xil_pn:name="top_core_cs.blc"/>
    <file xil_pn:fileType="FILE_NGC" xil_pn:name="top_core_cs.ngc"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_core_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_core_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_core_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_core_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_core_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_core_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_core_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_core_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_core_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_core_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_core_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_core_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_core_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="top_core_tb.fdo"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_core_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_core_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="top_cpu.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="top_cpu.cmd_log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="top_cpu.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="top_cpu.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_cpu.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="top_cpu.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="top_cpu.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="top_cpu.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="top_cpu.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="top_cpu.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="top_cpu.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="top_cpu.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="top_cpu.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="top_cpu.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="top_cpu.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="top_cpu.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="top_cpu.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="top_cpu.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="top_cpu.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="top_cpu.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_cpu_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="top_cpu_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_cpu_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="top_cpu_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="top_cpu_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="top_cpu_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_cpu_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_cpu_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="top_cpu_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="top_cpu_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_cpu_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="top_cpu_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="top_cpu_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="top_cpu_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="top_cpu_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="top_itype_tb.fdo"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1367666560" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1367666560">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378519166" xil_pn:in_ck="-4420965077219635216" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1378519166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BEPU.v"/>
      <outfile xil_pn:name="FEPU.v"/>
      <outfile xil_pn:name="add.v"/>
      <outfile xil_pn:name="add1.v"/>
      <outfile xil_pn:name="addsub32.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="barrelshifter32.v"/>
      <outfile xil_pn:name="bshifter32_carry.v"/>
      <outfile xil_pn:name="bshifter32_carry_tb.v"/>
      <outfile xil_pn:name="bus_controller.v"/>
      <outfile xil_pn:name="cla_16.v"/>
      <outfile xil_pn:name="cla_2.v"/>
      <outfile xil_pn:name="cla_32.v"/>
      <outfile xil_pn:name="cla_4.v"/>
      <outfile xil_pn:name="cla_8.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="controlunit.v"/>
      <outfile xil_pn:name="dffe.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="ext_tb.v"/>
      <outfile xil_pn:name="file_write.v"/>
      <outfile xil_pn:name="file_write_regfiles.v"/>
      <outfile xil_pn:name="file_write_tb.v"/>
      <outfile xil_pn:name="g_p.v"/>
      <outfile xil_pn:name="global.v"/>
      <outfile xil_pn:name="led.v"/>
      <outfile xil_pn:name="led_controller.v"/>
      <outfile xil_pn:name="led_seg7.v"/>
      <outfile xil_pn:name="mux2x32.v"/>
      <outfile xil_pn:name="mux4x32.v"/>
      <outfile xil_pn:name="pipe_exe.v"/>
      <outfile xil_pn:name="pipe_id.v"/>
      <outfile xil_pn:name="pipe_if.v"/>
      <outfile xil_pn:name="pipe_mem.v"/>
      <outfile xil_pn:name="pipe_wb.v"/>
      <outfile xil_pn:name="ram.v"/>
      <outfile xil_pn:name="regfiles.v"/>
      <outfile xil_pn:name="segment_display_controller.v"/>
      <outfile xil_pn:name="slt.v"/>
      <outfile xil_pn:name="slt_tb.v"/>
      <outfile xil_pn:name="sltsltu_tb.v"/>
      <outfile xil_pn:name="top_cla_32.v"/>
      <outfile xil_pn:name="top_core.v"/>
      <outfile xil_pn:name="top_core_tb.v"/>
      <outfile xil_pn:name="top_cpu.v"/>
      <outfile xil_pn:name="top_itype_tb.v"/>
      <outfile xil_pn:name="top_segment_display.v"/>
      <outfile xil_pn:name="top_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1378519141" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4455698750786710631" xil_pn:start_ts="1378519141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378519141" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1390812575569595867" xil_pn:start_ts="1378519141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378519141" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="6817612954326409599" xil_pn:start_ts="1378519141">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378519166" xil_pn:in_ck="-4420965077219635216" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1378519166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BEPU.v"/>
      <outfile xil_pn:name="FEPU.v"/>
      <outfile xil_pn:name="add.v"/>
      <outfile xil_pn:name="add1.v"/>
      <outfile xil_pn:name="addsub32.v"/>
      <outfile xil_pn:name="alu.v"/>
      <outfile xil_pn:name="alu_tb.v"/>
      <outfile xil_pn:name="barrelshifter32.v"/>
      <outfile xil_pn:name="bshifter32_carry.v"/>
      <outfile xil_pn:name="bshifter32_carry_tb.v"/>
      <outfile xil_pn:name="bus_controller.v"/>
      <outfile xil_pn:name="cla_16.v"/>
      <outfile xil_pn:name="cla_2.v"/>
      <outfile xil_pn:name="cla_32.v"/>
      <outfile xil_pn:name="cla_4.v"/>
      <outfile xil_pn:name="cla_8.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="controlunit.v"/>
      <outfile xil_pn:name="dffe.v"/>
      <outfile xil_pn:name="ext.v"/>
      <outfile xil_pn:name="ext_tb.v"/>
      <outfile xil_pn:name="file_write.v"/>
      <outfile xil_pn:name="file_write_regfiles.v"/>
      <outfile xil_pn:name="file_write_tb.v"/>
      <outfile xil_pn:name="g_p.v"/>
      <outfile xil_pn:name="global.v"/>
      <outfile xil_pn:name="led.v"/>
      <outfile xil_pn:name="led_controller.v"/>
      <outfile xil_pn:name="led_seg7.v"/>
      <outfile xil_pn:name="mux2x32.v"/>
      <outfile xil_pn:name="mux4x32.v"/>
      <outfile xil_pn:name="pipe_exe.v"/>
      <outfile xil_pn:name="pipe_id.v"/>
      <outfile xil_pn:name="pipe_if.v"/>
      <outfile xil_pn:name="pipe_mem.v"/>
      <outfile xil_pn:name="pipe_wb.v"/>
      <outfile xil_pn:name="ram.v"/>
      <outfile xil_pn:name="regfiles.v"/>
      <outfile xil_pn:name="segment_display_controller.v"/>
      <outfile xil_pn:name="slt.v"/>
      <outfile xil_pn:name="slt_tb.v"/>
      <outfile xil_pn:name="sltsltu_tb.v"/>
      <outfile xil_pn:name="top_cla_32.v"/>
      <outfile xil_pn:name="top_core.v"/>
      <outfile xil_pn:name="top_core_tb.v"/>
      <outfile xil_pn:name="top_cpu.v"/>
      <outfile xil_pn:name="top_itype_tb.v"/>
      <outfile xil_pn:name="top_segment_display.v"/>
      <outfile xil_pn:name="top_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1378519167" xil_pn:in_ck="-4420965077219635216" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3622564406904091749" xil_pn:start_ts="1378519166">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="top_core_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1378525656" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1378525656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378525656" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4780747713867203216" xil_pn:start_ts="1378525656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378525656" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="6817612954326409599" xil_pn:start_ts="1378525656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378525656" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1378525656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378525656" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3773954269880146798" xil_pn:start_ts="1378525656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378525656" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1378525656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378525656" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="8760831069403233929" xil_pn:start_ts="1378525656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378531445" xil_pn:in_ck="6233044343992493149" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="7998985932972526683" xil_pn:start_ts="1378531401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="top_core.lso"/>
      <outfile xil_pn:name="top_core.ngc"/>
      <outfile xil_pn:name="top_core.ngr"/>
      <outfile xil_pn:name="top_core.prj"/>
      <outfile xil_pn:name="top_core.stx"/>
      <outfile xil_pn:name="top_core.syr"/>
      <outfile xil_pn:name="top_core.xst"/>
      <outfile xil_pn:name="top_core_xst.xrpt"/>
      <outfile xil_pn:name="top_cpu.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1378525710" xil_pn:in_ck="6665960101192350051" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="4784894232362137149" xil_pn:start_ts="1378525710">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1378531449" xil_pn:in_ck="-2797913069975136348" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5443172235276230176" xil_pn:start_ts="1378531445">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="top_core.bld"/>
      <outfile xil_pn:name="top_core.ngd"/>
      <outfile xil_pn:name="top_core_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1378531472" xil_pn:in_ck="-3544346027204815674" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1378531449">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="top_core.pcf"/>
      <outfile xil_pn:name="top_core_map.map"/>
      <outfile xil_pn:name="top_core_map.mrp"/>
      <outfile xil_pn:name="top_core_map.ncd"/>
      <outfile xil_pn:name="top_core_map.ngm"/>
      <outfile xil_pn:name="top_core_map.xrpt"/>
      <outfile xil_pn:name="top_core_summary.xml"/>
      <outfile xil_pn:name="top_core_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1378531496" xil_pn:in_ck="-6897019035677599208" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-1178055513630676559" xil_pn:start_ts="1378531472">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="top_core.ncd"/>
      <outfile xil_pn:name="top_core.pad"/>
      <outfile xil_pn:name="top_core.par"/>
      <outfile xil_pn:name="top_core.ptwx"/>
      <outfile xil_pn:name="top_core.unroutes"/>
      <outfile xil_pn:name="top_core.xpi"/>
      <outfile xil_pn:name="top_core_pad.csv"/>
      <outfile xil_pn:name="top_core_pad.txt"/>
      <outfile xil_pn:name="top_core_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1378531513" xil_pn:in_ck="-556369012324123845" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1378531496">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="top_core.bgn"/>
      <outfile xil_pn:name="top_core.bit"/>
      <outfile xil_pn:name="top_core.drc"/>
      <outfile xil_pn:name="top_core.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1378531277" xil_pn:in_ck="6038225685190191752" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="8482462020707587906" xil_pn:start_ts="1378530848">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1378531496" xil_pn:in_ck="2751083958565097278" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1378531491">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="top_core.twr"/>
      <outfile xil_pn:name="top_core.twx"/>
    </transform>
  </transforms>

</generated_project>
