// Seed: 137101041
module module_0 #(
    parameter id_3 = 32'd22
);
  wire id_1;
  wire id_2;
  wire _id_3;
  wire [id_3 : -1] id_4;
  assign module_2.id_8 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_2 (
    output supply0 id_0,
    input tri0 id_1,
    input wire id_2,
    input uwire id_3,
    output wire id_4,
    output tri0 id_5,
    input wor id_6,
    input supply1 id_7
    , id_15,
    input wand id_8,
    input wire id_9,
    input tri0 id_10,
    input wand id_11,
    input tri1 id_12,
    input tri0 id_13
);
  assign id_5 = id_1;
  logic [1 : 1] id_16 = id_16[1];
  nor primCall (
      id_0, id_1, id_10, id_11, id_12, id_13, id_15, id_16, id_2, id_3, id_6, id_7, id_8, id_9
  );
  module_0 modCall_1 ();
endmodule
