# EKF-ASIC: Extended Kalman Filter ASIC for Battery Management

A complete, modular SystemVerilog implementation of an Extended Kalman Filter (EKF) ASIC designed for battery management systems. Features redundant data paths and comprehensive I/O interfaces.

## ğŸ¯ Key Features

### Core EKF Algorithm
- **4-state EKF**: SOC (State of Charge), SOH (State of Health), Terminal Voltage, Pack Current
- **Fixed-point arithmetic**: Q16.16 format for optimal hardware implementation
- **Modular design**: Separate predict, update, and Jacobian computation modules
- **Optimized matrix operations**: Pipelined multiply-accumulate (MAC) units

### Communication Interfaces

#### Primary: SPI Digital Interface
- **Mode**: Slave mode, Mode 0 (CPOL=0, CPHA=0)
- **Data width**: 32-bit
- **Oversampling**: 4x for reliability
- **Protocol**: Command-based with optional CRC16
- **Use case**: Main communication with MCU

#### Backup: Sigma-Delta ADC Inputs
- **Channels**: 4 independent channels
- **Resolution**: 16-bit per channel
- **Sampling rate**: 78.125 kHz (20 MHz / 256 decimation)
- **Filter**: 3rd-order Sinc filter (existing `sinc3_filter.v`)
- **Use case**: Backup data source if SPI fails, voltage cross-check

#### Monitoring: PWM DAC Outputs
- **Channels**: 2
- **Resolution**: 10-bit (0.1% effective)
- **Frequency**: 20 kHz PWM (requires external RC filter)
- **Outputs**: SOC, Heartbeat
- **Use case**: Real-time monitoring, oscilloscope debugging, watchdog

### Redundancy & Fault Tolerance
- **Automatic failover**: Switches from SPI to ADC if communication fails
- **Voltage cross-checking**: Compares SPI and ADC readings
- **Fault detection**: Tracks SPI timeout, voltage mismatch, ADC failures
- **Transparent operation**: EKF core always receives valid data

## ğŸ“ Project Structure

```
EKF-ASIC/
â”œâ”€â”€ rtl/                          # RTL source files
â”‚   â”œâ”€â”€ top/
â”‚   â”‚   â””â”€â”€ ekf_top.sv           # Top-level integration
â”‚   â”œâ”€â”€ core/
â”‚   â”‚   â”œâ”€â”€ ekf_predict.sv       # Prediction step
â”‚   â”‚   â”œâ”€â”€ ekf_update.sv        # Update step
â”‚   â”‚   â”œâ”€â”€ ekf_control_fsm.sv   # Control state machine
â”‚   â”‚   â””â”€â”€ ekf_state_machine.sv
â”‚   â”œâ”€â”€ math/
â”‚   â”‚   â”œâ”€â”€ matrix_multiply.sv   # Pipelined matrix multiplier
â”‚   â”‚   â”œâ”€â”€ matrix_add.sv
â”‚   â”‚   â”œâ”€â”€ matrix_subtract.sv
â”‚   â”‚   â”œâ”€â”€ matrix_transpose.sv
â”‚   â”‚   â”œâ”€â”€ matrix_inverse_cholesky.sv
â”‚   â”‚   â”œâ”€â”€ jacobian_f.sv        # State transition Jacobian
â”‚   â”‚   â”œâ”€â”€ jacobian_h.sv        # Measurement Jacobian
â”‚   â”‚   â””â”€â”€ fixed_point_ops.sv
â”‚   â”œâ”€â”€ memory/
â”‚   â”‚   â”œâ”€â”€ dual_port_ram.sv     # Dual-port block RAM
â”‚   â”‚   â”œâ”€â”€ state_memory.sv
â”‚   â”‚   â””â”€â”€ memory_arbiter.sv
â”‚   â”œâ”€â”€ interfaces/
â”‚   â”‚   â”œâ”€â”€ spi/
â”‚   â”‚   â”‚   â”œâ”€â”€ spi_slave.sv     # SPI slave interface
â”‚   â”‚   â”‚   â”œâ”€â”€ spi_protocol.sv  # Packet protocol handler
â”‚   â”‚   â”‚   â””â”€â”€ spi_crc16.sv     # CRC computation
â”‚   â”‚   â”œâ”€â”€ adc/
â”‚   â”‚   â”‚   â”œâ”€â”€ sigma_delta_adc_wrapper.sv  # ADC top-level
â”‚   â”‚   â”‚   â”œâ”€â”€ sinc3_filter.sv  # Your existing filter
â”‚   â”‚   â”‚   â”œâ”€â”€ adc_mux.sv
â”‚   â”‚   â”‚   â””â”€â”€ data_source_arbiter.sv
â”‚   â”‚   â””â”€â”€ dac/
â”‚   â”‚       â”œâ”€â”€ pwm_dac.sv       # Simple PWM generator
â”‚   â”‚       â”œâ”€â”€ dac_controller.sv # Multi-channel controller
â”‚   â”‚       â””â”€â”€ dac_filter.sv
â”‚   â””â”€â”€ packages/
â”‚       â”œâ”€â”€ ekf_params_pkg.sv    # Parameters and types
â”‚       â”œâ”€â”€ fixed_point_pkg.sv   # Fixed-point math functions
â”‚       â””â”€â”€ interface_pkg.sv
â”œâ”€â”€ tb/                          # Testbenches
â”‚   â”œâ”€â”€ unit_tests/
â”‚   â”œâ”€â”€ integration/
â”‚   â””â”€â”€ testbench_utils/
â”œâ”€â”€ docs/                        # Documentation
â”‚   â”œâ”€â”€ PROJECT_STRUCTURE.md
â”‚   â”œâ”€â”€ ADC_DAC_REDUNDANCY.md
â”‚   â”œâ”€â”€ INTERFACE_SPEC.md
â”‚   â””â”€â”€ architecture.md
â”œâ”€â”€ sim/                         # Simulation scripts
â”œâ”€â”€ syn/                         # Synthesis scripts
â””â”€â”€ README.md                    # This file
```

## ğŸš€ Getting Started

### Prerequisites
- SystemVerilog-compatible simulator (ModelSim, Questa, VCS, or Verilator)
- Synthesis tool (Synopsys Design Compiler, Cadence Genus, or Yosys)
- Python 3.8+ (for testbench automation)

### Quick Start

1. **Clone the repository**
   ```bash
   git clone <repo-url>
   cd EKF-ASIC
   ```

2. **Run unit tests**
   ```bash
   cd tb/unit_tests
   ./run_tests.sh
   ```

3. **Simulate the full system**
   ```bash
   cd sim
   make sim_ekf_top
   ```

4. **Synthesize for ASIC**
   ```bash
   cd syn
   make synthesize TARGET=<your_process>
   ```

## ğŸ”§ Hardware Integration

### SPI Interface Connection (Primary Path)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                 â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚    MCU      â”‚                 â”‚  EKF-ASIC    â”‚
â”‚             â”‚                 â”‚              â”‚
â”‚  SPI_SCLK   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  spi_sclk    â”‚
â”‚  SPI_MOSI   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  spi_mosi    â”‚
â”‚  SPI_MISO   â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤  spi_miso    â”‚
â”‚  SPI_CS     â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚  spi_cs      â”‚
â”‚             â”‚                 â”‚              â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                 â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**SPI Configuration:**
- Mode 0 (CPOL=0, CPHA=0)
- Max clock: 5 MHz (with 20 MHz system clock and 4x oversampling)
- Data: MSB first, 32-bit words

### ADC Interface Connection (Backup Path)

```
Battery Pack (300V)
    â”‚
    â”œâ”€[100kÎ©]â”€â”¬â”€[1kÎ©]â”€â”€â”€â”€ (3.0V max) â”€â”€â”
    â”‚         â”‚                         â”‚
    â”‚       [TVS]                       â”‚
    â”‚         â”‚                         â”‚
    â”‚        GND                        â”‚
    â”‚                                   â”‚
    â”‚                              â”Œâ”€â”€â”€â”€â–¼â”€â”€â”€â”€â”€â”
    â”‚                              â”‚ Comparatorâ”‚
    â”‚                              â”‚  (Î£-Î”)    â”‚
    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤ -  â”‚  out â”œâ”€â”€â–º adc_vpack_raw
                                   â”‚ +  â”‚      â”‚
                           2.5V â”€â”€â”€â”¤    â”‚      â”‚
                           ref     â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**ADC Channels:**
- CH0: Pack voltage (0-360V â†’ 0-3.3V via resistor divider)
- CH1: Pack current (shunt voltage Ã— 330 gain)
- CH2: Temperature (thermistor â†’ voltage)
- CH3: 2.5V reference (for calibration)

### DAC Output Connection (Monitoring Path)

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”     RC Filter           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  EKF-ASIC    â”‚                         â”‚  Monitor  â”‚
â”‚              â”‚                         â”‚           â”‚
â”‚ dac_soc_out  â”œâ”€â”€[1kÎ©]â”€â”€â”¬â”€â”€[10ÂµF]â”€â”€â”€â”€â”€â–ºâ”‚ SOC Input â”‚
â”‚              â”‚          â”‚              â”‚           â”‚
â”‚              â”‚         GND             â”‚           â”‚
â”‚              â”‚                         â”‚           â”‚
â”‚ dac_heartbeatâ”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–ºâ”‚ Watchdog  â”‚
â”‚              â”‚                         â”‚           â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

**DAC Outputs:**
- SOC: 0-3.3V = 0-100% State of Charge
- SOH: 0-3.3V = 0-100% State of Health
- Fault: Voltage proportional to fault code
- Heartbeat: 1 Hz square wave when running

## ğŸ“Š Performance Specifications

| Parameter | Value |
|-----------|-------|
| System Clock | 20 MHz |
| SPI Max Clock | 5 MHz |
| ADC Sample Rate | 78.125 kHz (per channel) |
| ADC Resolution | 16 bits |
| DAC Resolution | 10 bits (effective) |
| DAC Update Rate | 100 Hz (for SOC/SOH) |
| EKF Predict Cycles | ~1000 (50 Âµs @ 20 MHz) |
| EKF Update Cycles | ~2000 (100 Âµs @ 20 MHz) |
| Full EKF Step | ~150 Âµs |
| Power Consumption | TBD (depends on process) |

## ğŸ§® Algorithm Details

### State Vector
The EKF estimates 4 states:

```
x = [SOC, SOH, V_terminal, I_pack]áµ€
```

- **SOC**: State of Charge (0.0 to 1.0)
- **SOH**: State of Health (0.0 to 1.0)
- **V_terminal**: Terminal voltage (V)
- **I_pack**: Pack current (A)

### Measurement Vector
Two measurements are available:

```
z = [V_measured, I_measured]áµ€
```

### Process Model
Simplified battery dynamics:

```
SOC(k+1) = SOC(k) - (I(k) * dt) / Capacity
SOH(k+1) = SOH(k)  (slowly varying)
V(k+1) = f(SOC, I, temperature)
I(k+1) = I(k)  (with process noise)
```

### Fixed-Point Format
- **Q16.16**: 16 integer bits, 16 fractional bits
- Range: -32768.0 to +32767.9999847
- Resolution: 0.0000152587890625 (1/65536)

## ğŸ› ï¸ Configuration

### Compile-Time Parameters

Edit `rtl/packages/ekf_params_pkg.sv`:

```systemverilog
parameter int STATE_DIM = 4;        // Number of states
parameter int MEAS_DIM = 2;         // Number of measurements
parameter int ADC_CHANNELS = 4;     // Number of ADC inputs
parameter int DAC_CHANNELS = 4;     // Number of DAC outputs
parameter int ADC_DECIMATION = 256; // ADC decimation rate
```

### Runtime Configuration (via SPI)

```python
# Example Python code for MCU
spi.send_command(CMD_SET_DT, dt=0.1)           # Set time step
spi.send_command(CMD_LOAD_Q, Q_matrix)         # Process noise
spi.send_command(CMD_LOAD_R, R_matrix)         # Measurement noise
spi.send_command(CMD_CALIBRATE_ADC, offsets)   # ADC calibration
```

## ğŸ“ˆ Usage Example

### Basic Operation

```python
from ekf_asic import EKF_ASIC

# Initialize
ekf = EKF_ASIC(spi_device="/dev/spidev0.0")

# Load initial state
ekf.load_state(soc=0.8, soh=1.0, voltage=300.0, current=0.0)

# Load covariance and noise matrices
ekf.load_covariance(P_init)
ekf.load_process_noise(Q)
ekf.load_measurement_noise(R)

# Main loop
while True:
    # Get measurements from BMS
    voltage, current = bms.read_measurements()
    
    # Send measurements to EKF
    ekf.load_measurements(voltage, current)
    
    # Run EKF step
    ekf.run_full_step()  # Predict + Update
    
    # Read results
    soc, soh = ekf.read_state()
    print(f"SOC: {soc*100:.1f}%, SOH: {soh*100:.1f}%")
    
    # Monitor via DAC outputs
    # - Oscilloscope on dac_soc_out shows real-time SOC
    # - Heartbeat output confirms EKF is running
    
    time.sleep(0.1)  # 10 Hz update rate
```

## ğŸ” Debugging

### Viewing DAC Outputs

Connect oscilloscope to DAC outputs:
- **CH1**: `dac_soc_out` â†’ Real-time SOC (0-3.3V)
- **CH2**: `dac_heartbeat_out` â†’ 1 Hz if running

### Fault Codes

| Voltage | Code | Meaning |
|---------|------|---------|
| 0.0V | 0x00 | No fault |
| ~0.5V | 0x10 | SPI timeout |
| ~1.0V | 0x20 | Voltage mismatch (SPI vs ADC) |
| ~1.5V | 0x30 | ADC failure |
| 3.3V | 0xFF | Both SPI and ADC failed |

### SPI Commands

```c
// Command definitions
#define CMD_LOAD_STATE     0x01
#define CMD_LOAD_COV       0x02
#define CMD_LOAD_MEAS      0x05
#define CMD_RUN_PREDICT    0x10
#define CMD_RUN_UPDATE     0x11
#define CMD_RUN_FULL_STEP  0x12
#define CMD_READ_STATE     0x20
#define CMD_READ_SOC       0x22
#define CMD_READ_STATUS    0xF0
```

## ğŸ§ª Testing

### Unit Tests
```bash
cd tb/unit_tests
./run_tb_matrix_multiply.sh   # Test matrix operations
./run_tb_predict.sh            # Test prediction step
./run_tb_adc_dac.sh            # Test ADC/DAC interfaces
```

### Integration Test
```bash
cd tb/integration
./run_tb_ekf_top.sh            # Full system test
```

### Hardware-in-the-Loop (HIL)
```bash
python3 scripts/hil_test.py --board=<your_board>
```

## ğŸ“ References

1. **Kalman Filtering**: 
   - Kalman, R. E. (1960). "A New Approach to Linear Filtering and Prediction Problems"
   
2. **Battery State Estimation**:
   - Plett, G. L. (2004). "Extended Kalman filtering for battery management systems"
   
3. **Fixed-Point Arithmetic**:
   - Yates, R. (2009). "Fixed-Point Arithmetic: An Introduction"
   
4. **Sigma-Delta ADC**:
   - Schreier, R., & Temes, G. C. (2005). "Understanding Delta-Sigma Data Converters"

## ğŸ¤ Contributing

1. Fork the repository
2. Create a feature branch (`git checkout -b feature/amazing-feature`)
3. Commit your changes (`git commit -m 'Add amazing feature'`)
4. Push to the branch (`git push origin feature/amazing-feature`)
5. Open a Pull Request

## ğŸ“„ License

This project is licensed under the MIT License - see the LICENSE file for details.

## âœ‰ï¸ Contact

For questions or support, please open an issue on GitHub.
