a4b9b1254a44993464fb8aa1b59f952dc33ebf5b
axi_ad9361/axi_dmac: Fix altrea AXI wrapper rid/wid handling
diff --git a/library/axi_ad9361/axi_ad9361_alt.v b/library/axi_ad9361/axi_ad9361_alt.v
index 9cb84542..f9555379 100644
--- a/library/axi_ad9361/axi_ad9361_alt.v
+++ b/library/axi_ad9361/axi_ad9361_alt.v
@@ -239,7 +239,7 @@ module axi_ad9361_alt (
   output                              s_axi_wready;
   output                              s_axi_bvalid;
   output  [  1:0]                     s_axi_bresp;
-  output  [(PCORE_AXI_ID_WIDTH-1):0]  s_axi_bid;
+  output reg [(PCORE_AXI_ID_WIDTH-1):0] s_axi_bid;
   input                               s_axi_bready;
   input                               s_axi_arvalid;
   input   [ 15:0]                     s_axi_araddr;
@@ -254,7 +254,7 @@ module axi_ad9361_alt (
   output                              s_axi_rvalid;
   output  [  1:0]                     s_axi_rresp;
   output  [ 31:0]                     s_axi_rdata;
-  output  [(PCORE_AXI_ID_WIDTH-1):0]  s_axi_rid;
+  output reg [(PCORE_AXI_ID_WIDTH-1):0] s_axi_rid;
   output                              s_axi_rlast;
   input                               s_axi_rready;
 
@@ -264,10 +264,16 @@ module axi_ad9361_alt (
   output [ 61:0]                      dev_l_dbg_data;
 
   // defaults
-
-  assign s_axi_bid = s_axi_awid;
-  assign s_axi_rid = s_axi_arid;
-  assign s_axi_rlast = 1'd0;
+  always @(posedge s_axi_aclk) begin
+    if (s_axi_awready)
+	    s_axi_bid <= s_axi_awid;
+  end
+  always @(posedge s_axi_aclk) begin
+    if (s_axi_arready)
+	    s_axi_rid <= s_axi_arid;
+  end
+
+  assign s_axi_rlast = 1'd1;
 
   // ad9361 lite version
 