vendor_name = ModelSim
source_file = 1, C:/Users/ANDRECLERIGO/Desktop/LSD/Aula2/Parte2/Mux2_1.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/17.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/ANDRECLERIGO/Desktop/LSD/Aula2/Parte2/db/Mux2_1Demo.cbx.xml
design_name = Mux2_1
instance = comp, \output~output\, output~output, Mux2_1, 1
instance = comp, \inputs[1]~input\, inputs[1]~input, Mux2_1, 1
instance = comp, \inputs[0]~input\, inputs[0]~input, Mux2_1, 1
instance = comp, \selector~input\, selector~input, Mux2_1, 1
instance = comp, \output~0\, output~0, Mux2_1, 1
