5 18 101 7 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (for2.vcd) 2 -o (for2.cdd) 2 -v (for2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 for2.v 1 37 1
2 1 3d 6 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u6
1 a 1 3 3080006 1 0 0 0 1 17 1 1 0 0 0 0
1 b 2 3 3080009 1 0 0 0 1 17 1 1 0 0 0 0
1 i 3 4 107000b 1 0 31 0 32 17 0 ffffffff 0 7 3 0
4 1 6 8 1 0 0 1
4 2 14 8 1 0 0 2
3 1 main.$u0 "main.$u0" 0 for2.v 0 12 1
2 3 3d 7 10004 1 5002 0 0 1 18 0 1 0 0 0 0 $u1
4 3 7 1 11 0 0 3
3 1 main.$u0.$u1 "main.$u0.$u1" 0 for2.v 0 11 1
2 4 3e 8 30005 1 5002 0 0 1 18 0 1 0 0 0 0 $u4
2 5 3e 10 c000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u5
2 6 3f 8 3000e 1 1002 0 0 1 18 0 1 0 0 0 0
4 6 8 3 0 0 0 4
4 4 8 3 11 5 5 4
4 5 10 12 0 6 6 4
3 1 main.$u0.$u1.$u2 "main.$u0.$u1.$u2" 0 for2.v 0 0 1
2 7 3e 8 8000a 1 5002 0 0 1 18 0 1 0 0 0 0 $u3
4 7 8 8 11 0 0 7
3 1 main.$u0.$u1.$u2.$u3 "main.$u0.$u1.$u2.$u3" 0 for2.v 8 8 1
2 8 0 8 a000a 1 1004 0 0 32 48 0 0
2 9 1 8 80008 0 1410 0 0 32 1 i
2 10 37 8 8000a 1 16 8 9
2 11 0 8 f000f 1 1008 0 0 32 48 5 0
2 12 1 8 d000d 5 100c 0 0 32 1 i
2 13 d 8 d000f 5 128a 11 12 1 18 0 1 0 1 0 0
2 14 1 9 e000e 4 1008 0 0 1 1 a
2 15 29 9 e000e 9 100a 14 0 1 18 0 1 0 0 0 0
2 16 0 8 160016 1 1008 0 0 32 48 1 0
2 17 1 8 140014 4 101c 0 0 32 1 i
2 18 6 8 140016 4 1298 16 17 32 18 0 ffffffff fffffffe 1 2 1
2 19 1 8 120012 0 1410 0 0 32 1 i
2 20 37 8 120016 4 3a 18 19
4 10 8 8 11 13 13 10
4 13 8 13 0 15 0 10
4 20 8 18 6 13 13 10
4 15 9 14 0 20 0 10
3 1 main.$u0.$u1.$u4 "main.$u0.$u1.$u4" 0 for2.v 8 8 1
2 21 3d 8 30005 1 5002 0 0 1 18 0 1 0 0 0 0 $u2
4 21 8 3 11 0 0 21
3 1 main.$u0.$u1.$u5 "main.$u0.$u1.$u5" 0 for2.v 10 10 1
2 22 1 10 c000c 1 1008 0 0 1 1 b
2 23 29 10 c000c 2 100a 22 0 1 18 0 1 0 0 0 0
4 23 10 12 11 0 0 23
3 1 main.$u6 "main.$u6" 0 for2.v 0 26 1
2 24 0 15 20003 1 1008 0 0 32 48 a 0
2 25 2c 15 10003 2 900a 24 0 32 18 0 ffffffff 0 0 0 0
2 26 3c 16 10003 1 1012 0 0 1 1 a
2 27 0 17 20003 1 1008 0 0 32 48 a 0
2 28 2c 17 10003 2 900a 27 0 32 18 0 ffffffff 0 0 0 0
2 29 3c 18 10003 1 1012 0 0 1 1 a
2 30 3c 19 10003 1 1012 0 0 1 1 b
2 31 0 20 20003 1 1008 0 0 32 48 a 0
2 32 2c 20 10003 2 900a 31 0 32 18 0 ffffffff 0 0 0 0
2 33 3c 21 10003 1 1012 0 0 1 1 a
2 34 0 22 20003 1 1008 0 0 32 48 a 0
2 35 2c 22 10003 2 900a 34 0 32 18 0 ffffffff 0 0 0 0
2 36 3c 23 10003 1 1012 0 0 1 1 a
2 37 3c 24 10003 1 1012 0 0 1 1 a
2 38 0 25 20003 1 1008 0 0 32 48 a 0
2 39 2c 25 10003 2 900a 38 0 32 18 0 ffffffff 0 0 0 0
4 25 15 1 11 26 0 25
4 26 16 1 0 28 28 25
4 28 17 1 0 29 0 25
4 29 18 1 0 30 30 25
4 30 19 1 0 32 32 25
4 32 20 1 0 33 0 25
4 33 21 1 0 35 35 25
4 35 22 1 0 36 0 25
4 36 23 1 0 37 37 25
4 37 24 1 0 39 39 25
4 39 25 1 0 0 0 25
3 1 main.$u7 "main.$u7" 0 for2.v 0 35 1
