Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Mar 27 14:58:33 2019
| Host         : jacoboffersen running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 206 register/latch pins with no clock driven by root clock pin: row_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 411 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.849        0.000                      0                 6667        0.028        0.000                      0                 6667        3.500        0.000                       0                  2638  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
clk_fpga_0   {0.000 5.000}        10.000          100.000         
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          4.028        0.000                      0                 5799        0.028        0.000                      0                 5799        3.750        0.000                       0                  2194  
sys_clk_pin         2.849        0.000                      0                  868        0.060        0.000                      0                  868        3.500        0.000                       0                   444  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.028ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.028ns  (required time - arrival time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.788ns  (logic 1.624ns (28.057%)  route 4.164ns (71.943%))
  Logic Levels:           6  (LUT2=2 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 12.736 - 10.000 ) 
    Source Clock Delay      (SCD):    3.026ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.718     3.026    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aclk
    SLICE_X1Y35          FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.456     3.482 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.r_state_reg[1]/Q
                         net (fo=75, routed)          0.658     4.140    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/gen_endpoint.r_state[1]
    SLICE_X2Y35          LUT2 (Prop_lut2_I0_O)        0.124     4.264 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_axi_arvalid_INST_0/O
                         net (fo=6, routed)           0.756     5.021    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/s_axi_arvalid
    SLICE_X5Y37          LUT2 (Prop_lut2_I0_O)        0.150     5.171 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_fifo.singleorder_fifo/m_axi_arvalid_INST_0/O
                         net (fo=8, routed)           1.003     6.174    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/s_axi_arvalid
    SLICE_X7Y34          LUT3 (Prop_lut3_I2_O)        0.320     6.494 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/fifoaddr[0]_i_2__2/O
                         net (fo=15, routed)          0.546     7.040    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/r_push
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.326     7.366 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[4]_i_5__0/O
                         net (fo=5, routed)           0.656     8.022    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr1__0
    SLICE_X5Y34          LUT6 (Prop_lut6_I0_O)        0.124     8.146 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_i_3/O
                         net (fo=1, routed)           0.544     8.690    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull0__3
    SLICE_X5Y33          LUT3 (Prop_lut3_I1_O)        0.124     8.814 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_i_1__1/O
                         net (fo=1, routed)           0.000     8.814    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_i_1__1_n_0
    SLICE_X5Y33          FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.544    12.736    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/aclk
    SLICE_X5Y33          FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_reg/C
                         clock pessimism              0.230    12.967    
                         clock uncertainty           -0.154    12.813    
    SLICE_X5Y33          FDRE (Setup_fdre_C_D)        0.029    12.842    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr_afull_reg
  -------------------------------------------------------------------
                         required time                         12.842    
                         arrival time                          -8.814    
  -------------------------------------------------------------------
                         slack                                  4.028    

Slack (MET) :             4.215ns  (required time - arrival time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.493ns  (logic 1.310ns (23.850%)  route 4.183ns (76.150%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.671     2.979    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X13Y52         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           1.074     4.509    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue_reg_0
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.633 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.670     5.303    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.124     5.427 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=25, routed)          1.078     6.506    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.150     6.656 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_6/O
                         net (fo=1, routed)           0.643     7.299    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_6_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.631 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_4/O
                         net (fo=2, routed)           0.717     8.348    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_4_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.472 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_1/O
                         net (fo=1, routed)           0.000     8.472    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_2
    SLICE_X15Y45         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.501    12.693    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X15Y45         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.031    12.686    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_rd.fifo_empty_r_reg
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -8.472    
  -------------------------------------------------------------------
                         slack                                  4.215    

Slack (MET) :             4.353ns  (required time - arrival time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.338ns  (logic 1.272ns (23.828%)  route 4.066ns (76.172%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.682     2.990    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_aclk
    SLICE_X13Y48         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/Q
                         net (fo=5, routed)           1.056     4.502    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_axi_wready
    SLICE_X13Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.626 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/mesg_reg[103]_i_1/O
                         net (fo=38, routed)          0.637     5.263    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]
    SLICE_X16Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.387 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset[3]_i_4/O
                         net (fo=7, routed)           0.773     6.159    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/m_xfer__0
    SLICE_X12Y58         LUT4 (Prop_lut4_I1_O)        0.116     6.275 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[0]_i_2/O
                         net (fo=9, routed)           0.971     7.246    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/m_ready_cmd__1
    SLICE_X11Y56         LUT5 (Prop_lut5_I0_O)        0.328     7.574 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__4/O
                         net (fo=4, routed)           0.630     8.204    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__4_n_0
    SLICE_X11Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.328 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__0/O
                         net (fo=1, routed)           0.000     8.328    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__0_n_0
    SLICE_X11Y55         FDSE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.497    12.689    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X11Y55         FDSE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[4]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X11Y55         FDSE (Setup_fdse_C_D)        0.031    12.682    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -8.328    
  -------------------------------------------------------------------
                         slack                                  4.353    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.367ns  (logic 1.502ns (27.984%)  route 3.865ns (72.016%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.682     2.990    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_aclk
    SLICE_X13Y48         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/Q
                         net (fo=5, routed)           1.056     4.502    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_axi_wready
    SLICE_X13Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.626 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/mesg_reg[103]_i_1/O
                         net (fo=38, routed)          0.637     5.263    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]
    SLICE_X16Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.387 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset[3]_i_4/O
                         net (fo=7, routed)           0.773     6.159    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/m_xfer__0
    SLICE_X12Y58         LUT4 (Prop_lut4_I1_O)        0.116     6.275 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[0]_i_2/O
                         net (fo=9, routed)           0.971     7.246    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/m_ready_cmd__1
    SLICE_X11Y56         LUT5 (Prop_lut5_I1_O)        0.356     7.602 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_i_5/O
                         net (fo=1, routed)           0.429     8.031    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr1__0
    SLICE_X10Y56         LUT5 (Prop_lut5_I3_O)        0.326     8.357 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_i_1__0/O
                         net (fo=1, routed)           0.000     8.357    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_i_1__0_n_0
    SLICE_X10Y56         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.497    12.689    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X10Y56         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X10Y56         FDRE (Setup_fdre_C_D)        0.077    12.728    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_afull_reg
  -------------------------------------------------------------------
                         required time                         12.728    
                         arrival time                          -8.357    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.312ns  (logic 1.272ns (23.945%)  route 4.040ns (76.055%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.682     2.990    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_aclk
    SLICE_X13Y48         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/Q
                         net (fo=5, routed)           1.056     4.502    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_axi_wready
    SLICE_X13Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.626 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/mesg_reg[103]_i_1/O
                         net (fo=38, routed)          0.637     5.263    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]
    SLICE_X16Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.387 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset[3]_i_4/O
                         net (fo=7, routed)           0.773     6.159    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/m_xfer__0
    SLICE_X12Y58         LUT4 (Prop_lut4_I1_O)        0.116     6.275 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[0]_i_2/O
                         net (fo=9, routed)           0.744     7.020    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/m_ready_cmd__1
    SLICE_X13Y54         LUT6 (Prop_lut6_I1_O)        0.328     7.348 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_3/O
                         net (fo=4, routed)           0.830     8.178    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_3_n_0
    SLICE_X11Y55         LUT4 (Prop_lut4_I0_O)        0.124     8.302 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[2]_i_1__0/O
                         net (fo=1, routed)           0.000     8.302    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[2]_i_1__0_n_0
    SLICE_X11Y55         FDSE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.497    12.689    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X11Y55         FDSE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X11Y55         FDSE (Setup_fdse_C_D)        0.031    12.682    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -8.302    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 1.300ns (24.344%)  route 4.040ns (75.656%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.682     2.990    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_aclk
    SLICE_X13Y48         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456     3.446 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/Q
                         net (fo=5, routed)           1.056     4.502    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_axi_wready
    SLICE_X13Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.626 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/mesg_reg[103]_i_1/O
                         net (fo=38, routed)          0.637     5.263    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]
    SLICE_X16Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.387 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset[3]_i_4/O
                         net (fo=7, routed)           0.773     6.159    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/m_xfer__0
    SLICE_X12Y58         LUT4 (Prop_lut4_I1_O)        0.116     6.275 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[0]_i_2/O
                         net (fo=9, routed)           0.744     7.020    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/m_ready_cmd__1
    SLICE_X13Y54         LUT6 (Prop_lut6_I1_O)        0.328     7.348 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_3/O
                         net (fo=4, routed)           0.830     8.178    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[4]_i_3_n_0
    SLICE_X11Y55         LUT5 (Prop_lut5_I1_O)        0.152     8.330 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0/O
                         net (fo=1, routed)           0.000     8.330    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0
    SLICE_X11Y55         FDSE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.497    12.689    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X11Y55         FDSE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X11Y55         FDSE (Setup_fdse_C_D)        0.075    12.726    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr_reg[3]
  -------------------------------------------------------------------
                         required time                         12.726    
                         arrival time                          -8.330    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.477ns  (required time - arrival time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 1.174ns (23.916%)  route 3.735ns (76.084%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.689ns = ( 12.689 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.682     2.990    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_aclk
    SLICE_X13Y48         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y48         FDRE (Prop_fdre_C_Q)         0.456     3.446 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/gen_pipe[1].pipe_reg[1][0]/Q
                         net (fo=5, routed)           1.056     4.502    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/m_axi_wready
    SLICE_X13Y52         LUT3 (Prop_lut3_I1_O)        0.124     4.626 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/mesg_reg[103]_i_1/O
                         net (fo=38, routed)          0.637     5.263    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]_0[0]
    SLICE_X16Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.387 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/read_offset[3]_i_4/O
                         net (fo=7, routed)           0.773     6.159    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/m_xfer__0
    SLICE_X12Y58         LUT4 (Prop_lut4_I1_O)        0.116     6.275 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[0]_i_2/O
                         net (fo=9, routed)           0.746     7.021    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/m_ready_cmd__1
    SLICE_X11Y56         LUT5 (Prop_lut5_I0_O)        0.354     7.375 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1/O
                         net (fo=1, routed)           0.523     7.899    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state[1]_i_1_n_0
    SLICE_X11Y56         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.497    12.689    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/aclk
    SLICE_X11Y56         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]/C
                         clock pessimism              0.116    12.805    
                         clock uncertainty           -0.154    12.651    
    SLICE_X11Y56         FDRE (Setup_fdre_C_D)       -0.275    12.376    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.376    
                         arrival time                          -7.899    
  -------------------------------------------------------------------
                         slack                                  4.477    

Slack (MET) :             4.497ns  (required time - arrival time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.211ns  (logic 1.310ns (25.141%)  route 3.901ns (74.859%))
  Logic Levels:           5  (LUT2=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.170ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.671     2.979    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X13Y52         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.456     3.435 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           1.074     4.509    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue_reg_0
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.633 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.670     5.303    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.124     5.427 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=25, routed)          1.078     6.506    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in
    SLICE_X13Y46         LUT5 (Prop_lut5_I1_O)        0.150     6.656 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_6/O
                         net (fo=1, routed)           0.643     7.299    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_6_n_0
    SLICE_X13Y45         LUT6 (Prop_lut6_I0_O)        0.332     7.631 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_4/O
                         net (fo=2, routed)           0.435     8.066    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_rd.fifo_empty_r_i_4_n_0
    SLICE_X15Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.190 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.full_r_inv_i_1/O
                         net (fo=1, routed)           0.000     8.190    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_1
    SLICE_X15Y45         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.501    12.693    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X15Y45         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv/C
                         clock pessimism              0.116    12.809    
                         clock uncertainty           -0.154    12.655    
    SLICE_X15Y45         FDRE (Setup_fdre_C_D)        0.031    12.686    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.full_r_reg_inv
  -------------------------------------------------------------------
                         required time                         12.686    
                         arrival time                          -8.190    
  -------------------------------------------------------------------
                         slack                                  4.497    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.275ns (24.513%)  route 3.926ns (75.487%))
  Logic Levels:           5  (LUT2=2 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    2.979ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.671     2.979    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/aclk
    SLICE_X13Y52         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y52         FDRE (Prop_fdre_C_Q)         0.456     3.435 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_valid_i_reg/Q
                         net (fo=5, routed)           1.074     4.509    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_no_wsplitter.gen_endpoint_woffset.w_burst_continue_reg_0
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.124     4.633 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/m_axi_wvalid_INST_0/O
                         net (fo=1, routed)           0.670     5.303    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_send[0]
    SLICE_X13Y52         LUT2 (Prop_lut2_I0_O)        0.124     5.427 f  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/count_r[5]_i_3/O
                         net (fo=25, routed)          0.821     6.249    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/p_0_in
    SLICE_X14Y45         LUT6 (Prop_lut6_I3_O)        0.124     6.373 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_12/O
                         net (fo=1, routed)           0.280     6.652    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_12_n_0
    SLICE_X14Y45         LUT3 (Prop_lut3_I2_O)        0.120     6.772 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_3/O
                         net (fo=1, routed)           1.081     7.853    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r2__23
    SLICE_X13Y47         LUT6 (Prop_lut6_I1_O)        0.327     8.180 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1/gen_wr.afull_r_i_1/O
                         net (fo=1, routed)           0.000     8.180    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.inst_wr_addra_p1_n_0
    SLICE_X13Y47         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.508    12.700    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/s_sc_aclk
    SLICE_X13Y47         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg/C
                         clock pessimism              0.116    12.816    
                         clock uncertainty           -0.154    12.662    
    SLICE_X13Y47         FDRE (Setup_fdre_C_D)        0.029    12.691    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_wr.afull_r_reg
  -------------------------------------------------------------------
                         required time                         12.691    
                         arrival time                          -8.180    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.532ns  (required time - arrival time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.284ns  (logic 1.272ns (24.072%)  route 4.012ns (75.928%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.025ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.717     3.025    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/aclk
    SLICE_X5Y31          FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y31          FDRE (Prop_fdre_C_Q)         0.456     3.481 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_active_reg/Q
                         net (fo=19, routed)          1.242     4.723    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/cmd_active_reg_0
    SLICE_X9Y32          LUT6 (Prop_lut6_I0_O)        0.124     4.847 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset[3]_i_7__0/O
                         net (fo=2, routed)           0.584     5.431    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg
    SLICE_X9Y33          LUT6 (Prop_lut6_I0_O)        0.124     5.555 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/read_offset[3]_i_4__0/O
                         net (fo=7, routed)           0.715     6.270    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_xfer__0
    SLICE_X5Y30          LUT4 (Prop_lut4_I1_O)        0.118     6.388 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[0]_i_2__0/O
                         net (fo=9, routed)           0.854     7.243    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_ready_cmd__1
    SLICE_X6Y32          LUT5 (Prop_lut5_I2_O)        0.326     7.569 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__5/O
                         net (fo=4, routed)           0.616     8.185    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_2__5_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I0_O)        0.124     8.309 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__3/O
                         net (fo=1, routed)           0.000     8.309    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[4]_i_1__3_n_0
    SLICE_X6Y30          FDSE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        1.495    12.688    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/aclk
    SLICE_X6Y30          FDSE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[4]/C
                         clock pessimism              0.230    12.918    
                         clock uncertainty           -0.154    12.764    
    SLICE_X6Y30          FDSE (Setup_fdse_C_D)        0.077    12.841    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr_reg[4]
  -------------------------------------------------------------------
                         required time                         12.841    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  4.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.632%)  route 0.159ns (55.368%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.559     0.900    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[12].axi_rdata_int_reg[12]/Q
                         net (fo=2, routed)           0.159     1.186    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[15]
    SLICE_X21Y41         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.829     1.199    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X21Y41         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1071]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X21Y41         FDRE (Hold_fdre_C_D)        -0.007     1.158    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1071]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.186    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.358%)  route 0.253ns (60.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.565     0.906    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/aclk
    SLICE_X10Y51         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y51         FDRE (Prop_fdre_C_Q)         0.164     1.070 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i_reg[1068]/Q
                         net (fo=1, routed)           0.253     1.322    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/DIC1
    SLICE_X16Y49         RAMD32                                       r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.832     1.202    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/WCLK
    SLICE_X16Y49         RAMD32                                       r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1/CLK
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y49         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.114     1.287    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.287    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1076]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.644%)  route 0.224ns (61.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.558     0.899    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X22Y38         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[17].axi_rdata_int_reg[17]/Q
                         net (fo=2, routed)           0.224     1.263    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[20]
    SLICE_X17Y39         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1076]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.829     1.199    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X17Y39         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1076]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X17Y39         FDRE (Hold_fdre_C_D)         0.047     1.212    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1076]
  -------------------------------------------------------------------
                         required time                         -1.212    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_d1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_wrap_burst_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.227ns (55.172%)  route 0.184ns (44.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.560     0.901    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X23Y43         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.128     1.029 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/aw_active_d1_reg/Q
                         net (fo=4, routed)           0.184     1.213    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/aw_active_d1_reg
    SLICE_X21Y43         LUT4 (Prop_lut4_I1_O)        0.099     1.312 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_wrap_burst_reg_i_1/O
                         net (fo=1, routed)           0.000     1.312    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST_n_15
    SLICE_X21Y43         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_wrap_burst_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.830     1.200    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X21Y43         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_wrap_burst_reg_reg/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y43         FDRE (Hold_fdre_C_D)         0.092     1.258    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/curr_wrap_burst_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.258    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1126]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.148ns (44.346%)  route 0.186ns (55.654%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.562     0.903    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X16Y51         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y51         FDRE (Prop_fdre_C_Q)         0.148     1.051 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/Q
                         net (fo=2, routed)           0.186     1.236    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/D[14]
    SLICE_X16Y48         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1126]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.832     1.202    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X16Y48         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1126]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X16Y48         FDRE (Hold_fdre_C_D)         0.009     1.182    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1126]
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1077]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.128ns (38.175%)  route 0.207ns (61.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.199ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.558     0.899    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/s_axi_aclk
    SLICE_X22Y38         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_fdre_C_Q)         0.128     1.026 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[18].axi_rdata_int_reg[18]/Q
                         net (fo=2, routed)           0.207     1.234    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/D[21]
    SLICE_X15Y39         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1077]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.829     1.199    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/aclk
    SLICE_X15Y39         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1077]/C
                         clock pessimism             -0.034     1.165    
    SLICE_X15Y39         FDRE (Hold_fdre_C_D)         0.012     1.177    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer_reg[1077]
  -------------------------------------------------------------------
                         required time                         -1.177    
                         arrival time                           1.234    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.562     0.903    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y50         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=39, routed)          0.242     1.285    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/ADDRD0
    SLICE_X16Y50         RAMD32                                       r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.831     1.201    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X16Y50         RAMD32                                       r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.285     0.916    
    SLICE_X16Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.562     0.903    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y50         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=39, routed)          0.242     1.285    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/ADDRD0
    SLICE_X16Y50         RAMD32                                       r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.831     1.201    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X16Y50         RAMD32                                       r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
                         clock pessimism             -0.285     0.916    
    SLICE_X16Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.562     0.903    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y50         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=39, routed)          0.242     1.285    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/ADDRD0
    SLICE_X16Y50         RAMD32                                       r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.831     1.201    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X16Y50         RAMD32                                       r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
                         clock pessimism             -0.285     0.916    
    SLICE_X16Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.840%)  route 0.242ns (63.160%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.562     0.903    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X17Y50         FDRE                                         r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[0]/Q
                         net (fo=39, routed)          0.242     1.285    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/ADDRD0
    SLICE_X16Y50         RAMD32                                       r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2194, routed)        0.831     1.201    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X16Y50         RAMD32                                       r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
                         clock pessimism             -0.285     0.916    
    SLICE_X16Y50         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.226    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X18Y45   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y45   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X18Y46   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y45   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.axi_wdata_full_reg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X23Y43   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.bram_en_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y45   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.clr_bram_we_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y42   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[0].bram_wrdata_int_reg[0]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X10Y41   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y42   led_matrix0/LED_RAM_wrapper0/LED_RAM_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.849ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.849ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.988ns  (logic 3.280ns (65.752%)  route 1.708ns (34.248%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.676     5.344    clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[2]/Q
                         net (fo=2, routed)           0.727     6.527    count_reg[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.651 r  counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.651    counter[7]_i_31_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  counter_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[7]_i_18_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.316    counter_reg[7]_i_9_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  counter_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.430    counter_reg[7]_i_3_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.587 f  counter_reg[7]_i_1/CO[1]
                         net (fo=40, routed)          0.980     8.567    count1
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.329     8.896 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.896    count[0]_i_6_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.428 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    count_reg[0]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    count_reg[4]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    count_reg[8]_i_1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.771    count_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    count_reg[16]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    count_reg[20]_i_1_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.333 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.333    count_reg[24]_i_1_n_6
    SLICE_X26Y52         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.487    12.878    clk_IBUF_BUFG
    SLICE_X26Y52         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.062    13.182    count_reg[25]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -10.333    
  -------------------------------------------------------------------
                         slack                                  2.849    

Slack (MET) :             2.944ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 3.185ns (65.087%)  route 1.708ns (34.913%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.676     5.344    clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[2]/Q
                         net (fo=2, routed)           0.727     6.527    count_reg[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.651 r  counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.651    counter[7]_i_31_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  counter_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[7]_i_18_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.316    counter_reg[7]_i_9_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  counter_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.430    counter_reg[7]_i_3_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.587 f  counter_reg[7]_i_1/CO[1]
                         net (fo=40, routed)          0.980     8.567    count1
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.329     8.896 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.896    count[0]_i_6_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.428 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    count_reg[0]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    count_reg[4]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    count_reg[8]_i_1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.771    count_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    count_reg[16]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    count_reg[20]_i_1_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.238 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.238    count_reg[24]_i_1_n_5
    SLICE_X26Y52         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.487    12.878    clk_IBUF_BUFG
    SLICE_X26Y52         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.062    13.182    count_reg[26]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -10.238    
  -------------------------------------------------------------------
                         slack                                  2.944    

Slack (MET) :             2.960ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.877ns  (logic 3.169ns (64.973%)  route 1.708ns (35.027%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.676     5.344    clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[2]/Q
                         net (fo=2, routed)           0.727     6.527    count_reg[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.651 r  counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.651    counter[7]_i_31_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  counter_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[7]_i_18_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.316    counter_reg[7]_i_9_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  counter_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.430    counter_reg[7]_i_3_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.587 f  counter_reg[7]_i_1/CO[1]
                         net (fo=40, routed)          0.980     8.567    count1
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.329     8.896 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.896    count[0]_i_6_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.428 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    count_reg[0]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    count_reg[4]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    count_reg[8]_i_1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.771    count_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    count_reg[16]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.999 r  count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.999    count_reg[20]_i_1_n_0
    SLICE_X26Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.222 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.222    count_reg[24]_i_1_n_7
    SLICE_X26Y52         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.487    12.878    clk_IBUF_BUFG
    SLICE_X26Y52         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.062    13.182    count_reg[24]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -10.222    
  -------------------------------------------------------------------
                         slack                                  2.960    

Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.874ns  (logic 3.166ns (64.951%)  route 1.708ns (35.049%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.676     5.344    clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[2]/Q
                         net (fo=2, routed)           0.727     6.527    count_reg[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.651 r  counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.651    counter[7]_i_31_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  counter_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[7]_i_18_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.316    counter_reg[7]_i_9_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  counter_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.430    counter_reg[7]_i_3_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.587 f  counter_reg[7]_i_1/CO[1]
                         net (fo=40, routed)          0.980     8.567    count1
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.329     8.896 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.896    count[0]_i_6_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.428 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    count_reg[0]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    count_reg[4]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    count_reg[8]_i_1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.771    count_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    count_reg[16]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.219 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.219    count_reg[20]_i_1_n_6
    SLICE_X26Y51         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.487    12.878    clk_IBUF_BUFG
    SLICE_X26Y51         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)        0.062    13.182    count_reg[21]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -10.219    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.853ns  (logic 3.145ns (64.799%)  route 1.708ns (35.200%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.676     5.344    clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[2]/Q
                         net (fo=2, routed)           0.727     6.527    count_reg[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.651 r  counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.651    counter[7]_i_31_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  counter_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[7]_i_18_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.316    counter_reg[7]_i_9_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  counter_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.430    counter_reg[7]_i_3_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.587 f  counter_reg[7]_i_1/CO[1]
                         net (fo=40, routed)          0.980     8.567    count1
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.329     8.896 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.896    count[0]_i_6_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.428 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    count_reg[0]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    count_reg[4]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    count_reg[8]_i_1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.771    count_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    count_reg[16]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.198 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.198    count_reg[20]_i_1_n_4
    SLICE_X26Y51         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.487    12.878    clk_IBUF_BUFG
    SLICE_X26Y51         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)        0.062    13.182    count_reg[23]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -10.198    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             3.058ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 3.071ns (64.254%)  route 1.708ns (35.745%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.676     5.344    clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[2]/Q
                         net (fo=2, routed)           0.727     6.527    count_reg[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.651 r  counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.651    counter[7]_i_31_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  counter_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[7]_i_18_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.316    counter_reg[7]_i_9_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  counter_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.430    counter_reg[7]_i_3_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.587 f  counter_reg[7]_i_1/CO[1]
                         net (fo=40, routed)          0.980     8.567    count1
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.329     8.896 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.896    count[0]_i_6_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.428 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    count_reg[0]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    count_reg[4]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    count_reg[8]_i_1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.771    count_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    count_reg[16]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.124 r  count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.124    count_reg[20]_i_1_n_5
    SLICE_X26Y51         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.487    12.878    clk_IBUF_BUFG
    SLICE_X26Y51         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)        0.062    13.182    count_reg[22]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -10.124    
  -------------------------------------------------------------------
                         slack                                  3.058    

Slack (MET) :             3.074ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 3.055ns (64.134%)  route 1.708ns (35.866%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.676     5.344    clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[2]/Q
                         net (fo=2, routed)           0.727     6.527    count_reg[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.651 r  counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.651    counter[7]_i_31_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  counter_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[7]_i_18_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.316    counter_reg[7]_i_9_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  counter_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.430    counter_reg[7]_i_3_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.587 f  counter_reg[7]_i_1/CO[1]
                         net (fo=40, routed)          0.980     8.567    count1
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.329     8.896 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.896    count[0]_i_6_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.428 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    count_reg[0]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    count_reg[4]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    count_reg[8]_i_1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.771    count_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.885 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.885    count_reg[16]_i_1_n_0
    SLICE_X26Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.108 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.108    count_reg[20]_i_1_n_7
    SLICE_X26Y51         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.487    12.878    clk_IBUF_BUFG
    SLICE_X26Y51         FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X26Y51         FDRE (Setup_fdre_C_D)        0.062    13.182    count_reg[20]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -10.108    
  -------------------------------------------------------------------
                         slack                                  3.074    

Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.760ns  (logic 3.052ns (64.112%)  route 1.708ns (35.888%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.676     5.344    clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[2]/Q
                         net (fo=2, routed)           0.727     6.527    count_reg[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.651 r  counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.651    counter[7]_i_31_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  counter_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[7]_i_18_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.316    counter_reg[7]_i_9_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  counter_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.430    counter_reg[7]_i_3_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.587 f  counter_reg[7]_i_1/CO[1]
                         net (fo=40, routed)          0.980     8.567    count1
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.329     8.896 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.896    count[0]_i_6_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.428 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    count_reg[0]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    count_reg[4]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    count_reg[8]_i_1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.771    count_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.105 r  count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.105    count_reg[16]_i_1_n_6
    SLICE_X26Y50         FDRE                                         r  count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.487    12.878    clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  count_reg[17]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.062    13.182    count_reg[17]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -10.105    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.098ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 3.031ns (63.953%)  route 1.708ns (36.047%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.676     5.344    clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[2]/Q
                         net (fo=2, routed)           0.727     6.527    count_reg[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.651 r  counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.651    counter[7]_i_31_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  counter_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[7]_i_18_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.316    counter_reg[7]_i_9_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  counter_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.430    counter_reg[7]_i_3_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.587 f  counter_reg[7]_i_1/CO[1]
                         net (fo=40, routed)          0.980     8.567    count1
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.329     8.896 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.896    count[0]_i_6_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.428 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    count_reg[0]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    count_reg[4]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    count_reg[8]_i_1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.771    count_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.084 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.084    count_reg[16]_i_1_n_4
    SLICE_X26Y50         FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.487    12.878    clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  count_reg[19]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.062    13.182    count_reg[19]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -10.084    
  -------------------------------------------------------------------
                         slack                                  3.098    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.665ns  (logic 2.957ns (63.381%)  route 1.708ns (36.619%))
  Logic Levels:           11  (CARRY4=9 LUT2=2)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.878ns = ( 12.878 - 8.000 ) 
    Source Clock Delay      (SCD):    5.344ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.676     5.344    clk_IBUF_BUFG
    SLICE_X26Y46         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDRE (Prop_fdre_C_Q)         0.456     5.800 r  count_reg[2]/Q
                         net (fo=2, routed)           0.727     6.527    count_reg[2]
    SLICE_X27Y48         LUT2 (Prop_lut2_I0_O)        0.124     6.651 r  counter[7]_i_31/O
                         net (fo=1, routed)           0.000     6.651    counter[7]_i_31_n_0
    SLICE_X27Y48         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.201 r  counter_reg[7]_i_18/CO[3]
                         net (fo=1, routed)           0.000     7.201    counter_reg[7]_i_18_n_0
    SLICE_X27Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.315 r  counter_reg[7]_i_9/CO[3]
                         net (fo=1, routed)           0.001     7.316    counter_reg[7]_i_9_n_0
    SLICE_X27Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.430 r  counter_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.430    counter_reg[7]_i_3_n_0
    SLICE_X27Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.587 f  counter_reg[7]_i_1/CO[1]
                         net (fo=40, routed)          0.980     8.567    count1
    SLICE_X26Y46         LUT2 (Prop_lut2_I1_O)        0.329     8.896 r  count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.896    count[0]_i_6_n_0
    SLICE_X26Y46         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.428 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.428    count_reg[0]_i_1_n_0
    SLICE_X26Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.542 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.542    count_reg[4]_i_1_n_0
    SLICE_X26Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.656 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.656    count_reg[8]_i_1_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.770 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     9.771    count_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.010 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.010    count_reg[16]_i_1_n_5
    SLICE_X26Y50         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         1.487    12.878    clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  count_reg[18]/C
                         clock pessimism              0.277    13.155    
                         clock uncertainty           -0.035    13.120    
    SLICE_X26Y50         FDRE (Setup_fdre_C_D)        0.062    13.182    count_reg[18]
  -------------------------------------------------------------------
                         required time                         13.182    
                         arrival time                         -10.010    
  -------------------------------------------------------------------
                         slack                                  3.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 led_matrix0/BRAM_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.164%)  route 0.158ns (52.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.563     1.475    led_matrix0/clk_IBUF_BUFG
    SLICE_X26Y39         FDRE                                         r  led_matrix0/BRAM_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  led_matrix0/BRAM_addr_reg[7]/Q
                         net (fo=2, routed)           0.158     1.774    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y7          RAMB36E1                                     r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.870     2.029    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.530    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.713    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 led_matrix0/BRAM_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.889%)  route 0.160ns (53.111%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.563     1.475    led_matrix0/clk_IBUF_BUFG
    SLICE_X26Y39         FDRE                                         r  led_matrix0/BRAM_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  led_matrix0/BRAM_addr_reg[5]/Q
                         net (fo=2, routed)           0.160     1.775    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[3]
    RAMB36_X1Y7          RAMB36E1                                     r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.870     2.029    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.530    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     1.713    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.713    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 led_matrix0/BRAM_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.983%)  route 0.221ns (61.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.563     1.475    led_matrix0/clk_IBUF_BUFG
    SLICE_X26Y39         FDRE                                         r  led_matrix0/BRAM_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  led_matrix0/BRAM_addr_reg[2]/Q
                         net (fo=2, routed)           0.221     1.836    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[0]
    RAMB36_X1Y8          RAMB36E1                                     r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.874     2.033    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.534    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.717    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 led_matrix0/bram_green_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_matrix0/green_test_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.141ns (73.465%)  route 0.051ns (26.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.565     1.477    led_matrix0/clk_IBUF_BUFG
    SLICE_X26Y43         FDRE                                         r  led_matrix0/bram_green_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  led_matrix0/bram_green_reg[57]/Q
                         net (fo=1, routed)           0.051     1.669    led_matrix0/bram_green[57]
    SLICE_X27Y43         FDRE                                         r  led_matrix0/green_test_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.833     1.992    led_matrix0/clk_IBUF_BUFG
    SLICE_X27Y43         FDRE                                         r  led_matrix0/green_test_reg[57]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X27Y43         FDRE (Hold_fdre_C_D)         0.047     1.537    led_matrix0/green_test_reg[57]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.669    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 led_matrix0/bram_red_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_matrix0/red_test_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.697%)  route 0.053ns (27.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.561     1.473    led_matrix0/clk_IBUF_BUFG
    SLICE_X26Y36         FDRE                                         r  led_matrix0/bram_red_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y36         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  led_matrix0/bram_red_reg[18]/Q
                         net (fo=1, routed)           0.053     1.667    led_matrix0/bram_red[18]
    SLICE_X27Y36         FDRE                                         r  led_matrix0/red_test_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.828     1.987    led_matrix0/clk_IBUF_BUFG
    SLICE_X27Y36         FDRE                                         r  led_matrix0/red_test_reg[18]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X27Y36         FDRE (Hold_fdre_C_D)         0.047     1.533    led_matrix0/red_test_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.667    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 led_matrix0/bram_blue_reg[40]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_matrix0/blue_test_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.101%)  route 0.115ns (44.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.564     1.476    led_matrix0/clk_IBUF_BUFG
    SLICE_X27Y42         FDRE                                         r  led_matrix0/bram_blue_reg[40]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y42         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  led_matrix0/bram_blue_reg[40]/Q
                         net (fo=1, routed)           0.115     1.732    led_matrix0/bram_blue_reg_n_0_[40]
    SLICE_X28Y42         FDRE                                         r  led_matrix0/blue_test_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.832     1.991    led_matrix0/clk_IBUF_BUFG
    SLICE_X28Y42         FDRE                                         r  led_matrix0/blue_test_reg[40]/C
                         clock pessimism             -0.480     1.511    
    SLICE_X28Y42         FDRE (Hold_fdre_C_D)         0.076     1.587    led_matrix0/blue_test_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 led_matrix0/bram_blue_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_matrix0/blue_test_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.565     1.477    led_matrix0/clk_IBUF_BUFG
    SLICE_X29Y43         FDRE                                         r  led_matrix0/bram_blue_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y43         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  led_matrix0/bram_blue_reg[19]/Q
                         net (fo=1, routed)           0.099     1.717    led_matrix0/bram_blue_reg_n_0_[19]
    SLICE_X30Y43         FDRE                                         r  led_matrix0/blue_test_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.833     1.992    led_matrix0/clk_IBUF_BUFG
    SLICE_X30Y43         FDRE                                         r  led_matrix0/blue_test_reg[19]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X30Y43         FDRE (Hold_fdre_C_D)         0.076     1.569    led_matrix0/blue_test_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 led_matrix0/bram_green_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_matrix0/green_test_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.926%)  route 0.120ns (46.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.565     1.477    led_matrix0/clk_IBUF_BUFG
    SLICE_X26Y45         FDRE                                         r  led_matrix0/bram_green_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDRE (Prop_fdre_C_Q)         0.141     1.618 r  led_matrix0/bram_green_reg[10]/Q
                         net (fo=1, routed)           0.120     1.738    led_matrix0/bram_green[10]
    SLICE_X28Y45         FDRE                                         r  led_matrix0/green_test_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.833     1.992    led_matrix0/clk_IBUF_BUFG
    SLICE_X28Y45         FDRE                                         r  led_matrix0/green_test_reg[10]/C
                         clock pessimism             -0.480     1.512    
    SLICE_X28Y45         FDRE (Hold_fdre_C_D)         0.075     1.587    led_matrix0/green_test_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 led_matrix0/BRAM_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.212%)  route 0.216ns (62.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.563     1.475    led_matrix0/clk_IBUF_BUFG
    SLICE_X26Y39         FDRE                                         r  led_matrix0/BRAM_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  led_matrix0/BRAM_addr_reg[4]/Q
                         net (fo=2, routed)           0.216     1.819    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X1Y7          RAMB36E1                                     r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.870     2.029    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism             -0.499     1.530    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.130     1.660    led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.355ns (67.269%)  route 0.173ns (32.731%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.566     1.478    clk_IBUF_BUFG
    SLICE_X26Y49         FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  count_reg[15]/Q
                         net (fo=3, routed)           0.172     1.791    count_reg[15]
    SLICE_X26Y49         LUT2 (Prop_lut2_I0_O)        0.045     1.836 r  count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.836    count[12]_i_2_n_0
    SLICE_X26Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     1.951 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.951    count_reg[12]_i_1_n_0
    SLICE_X26Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.005 r  count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.005    count_reg[16]_i_1_n_7
    SLICE_X26Y50         FDRE                                         r  count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=443, routed)         0.829     1.988    clk_IBUF_BUFG
    SLICE_X26Y50         FDRE                                         r  count_reg[16]/C
                         clock pessimism             -0.247     1.741    
    SLICE_X26Y50         FDRE (Hold_fdre_C_D)         0.105     1.846    count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y7     led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8     led_matrix0/LED_RAM_wrapper0/LED_RAM_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y46    count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y48    count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y48    count_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y49    count_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y49    count_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y49    count_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y49    count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y48    count_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y48    count_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y49    count_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y49    count_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y49    count_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y49    count_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y47    count_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y48    led_matrix0/green_test_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X29Y48    led_matrix0/green_test_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y47    count_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y46    count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y46    count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y48    count_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y48    count_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y49    count_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y49    count_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y49    count_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y49    count_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y50    count_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X26Y50    count_reg[17]/C



