# Reading C:/altera/15.0/modelsim_ase/tcl/vsim/pref.tcl
# do Generator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3d Lib Mapping Utility 2014.10 Oct  7 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/XuJing/Desktop/Generator/src {C:/Users/XuJing/Desktop/Generator/src/WaveController.v}
# Model Technology ModelSim ALTERA vlog 10.3d Compiler 2014.10 Oct  7 2014
# Start time: 19:42:18 on Apr 02,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/XuJing/Desktop/Generator/src" C:/Users/XuJing/Desktop/Generator/src/WaveController.v 
# -- Compiling module WaveController
# ** Error: C:/Users/XuJing/Desktop/Generator/src/WaveController.v(89): 'While' statement found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: C:/Users/XuJing/Desktop/Generator/src/WaveController.v(100): 'While' statement found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: C:/Users/XuJing/Desktop/Generator/src/WaveController.v(114): 'While' statement found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# ** Error: C:/Users/XuJing/Desktop/Generator/src/WaveController.v(123): 'While' statement found with an empty body.  This is permitted in SystemVerilog, but not permitted in Verilog.  Please look for any stray semicolons.
# End time: 19:42:18 on Apr 02,2017, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/altera/15.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./Generator_run_msim_rtl_verilog.do line 8
# C:/altera/15.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -vlog01compat -work work +incdir+C:/Users/XuJing/Desktop/Generator/src {C:/Users/XuJing/Desktop/Generator/src/WaveController.v}"
quit
