var searchData=
[
  ['q_0',['Q',['../group___c_m_s_i_s__core___debug_functions.html#ga22d10913489d24ab08bd83457daa88de',1,'APSR_Type::Q()'],['../group___c_m_s_i_s__core___debug_functions.html#gaebf336ed17f711353ef40d16b9fcc305',1,'APSR_Type::@0::Q()'],['../group___c_m_s_i_s__core___debug_functions.html#gadd7cbd2b0abd8954d62cd7831796ac7c',1,'xPSR_Type::Q()'],['../group___c_m_s_i_s__core___debug_functions.html#ga0713a6888c5b556e9050aa82d2c1b0e1',1,'xPSR_Type::@2::Q()']]],
  ['qspi_5fbase_1',['QSPI_BASE',['../group___peripheral__memory__map.html#ga4c3147bf44b5434facb53bb9aa88ca31',1,'stm32l476xx.h']]],
  ['qspi_5fr_5fbase_2',['QSPI_R_BASE',['../group___peripheral__memory__map.html#ga3b6b7d9c67dec50557fd634505198e9d',1,'stm32l476xx.h']]],
  ['quadspi_3',['QUADSPI',['../group___peripheral__declaration.html#gac7fb6e7a090282458855473a93385f66',1,'stm32l476xx.h']]],
  ['quadspi_5fabr_5falternate_4',['QUADSPI_ABR_ALTERNATE',['../group___peripheral___registers___bits___definition.html#gacec428dde9b33f356fb630b6944d9ab4',1,'stm32l476xx.h']]],
  ['quadspi_5fabr_5falternate_5fmsk_5',['QUADSPI_ABR_ALTERNATE_Msk',['../group___peripheral___registers___bits___definition.html#gaee28c0dbb70fc72098cc10d75edf6131',1,'stm32l476xx.h']]],
  ['quadspi_5fabr_5falternate_5fpos_6',['QUADSPI_ABR_ALTERNATE_Pos',['../group___peripheral___registers___bits___definition.html#gad8c3f5dab77feb8d1ebe9ed77d130317',1,'stm32l476xx.h']]],
  ['quadspi_5far_5faddress_7',['QUADSPI_AR_ADDRESS',['../group___peripheral___registers___bits___definition.html#gac204c686bdf36b5d6e848467d4ce3d86',1,'stm32l476xx.h']]],
  ['quadspi_5far_5faddress_5fmsk_8',['QUADSPI_AR_ADDRESS_Msk',['../group___peripheral___registers___bits___definition.html#gaaa0d5af1a1214bb00a732c7213a9e69c',1,'stm32l476xx.h']]],
  ['quadspi_5far_5faddress_5fpos_9',['QUADSPI_AR_ADDRESS_Pos',['../group___peripheral___registers___bits___definition.html#ga5d48725c60a2cbf975d609a9853f09e8',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fabmode_10',['QUADSPI_CCR_ABMODE',['../group___peripheral___registers___bits___definition.html#ga1f909348c71158503ac2c88920a83b47',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fabmode_5f0_11',['QUADSPI_CCR_ABMODE_0',['../group___peripheral___registers___bits___definition.html#ga3479cace0fc2a6484e4d8972a5f6527f',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fabmode_5f1_12',['QUADSPI_CCR_ABMODE_1',['../group___peripheral___registers___bits___definition.html#gad5152b4a6f79afebad47e48b3b00164c',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fabmode_5fmsk_13',['QUADSPI_CCR_ABMODE_Msk',['../group___peripheral___registers___bits___definition.html#gacf1a75ed248abae68c5c7886f935229b',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fabmode_5fpos_14',['QUADSPI_CCR_ABMODE_Pos',['../group___peripheral___registers___bits___definition.html#gabab875fb0da93019006b26543bc35e3e',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fabsize_15',['QUADSPI_CCR_ABSIZE',['../group___peripheral___registers___bits___definition.html#ga07e06ab4a72b1a656dc5109865c094cd',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fabsize_5f0_16',['QUADSPI_CCR_ABSIZE_0',['../group___peripheral___registers___bits___definition.html#gabc04385fd4c11faea9bfc69abdaeffd4',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fabsize_5f1_17',['QUADSPI_CCR_ABSIZE_1',['../group___peripheral___registers___bits___definition.html#ga9edfe20cd5f17adf58431043c60e8e4d',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fabsize_5fmsk_18',['QUADSPI_CCR_ABSIZE_Msk',['../group___peripheral___registers___bits___definition.html#gaf3e9a51af71674f5a81bf660f99d7f98',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fabsize_5fpos_19',['QUADSPI_CCR_ABSIZE_Pos',['../group___peripheral___registers___bits___definition.html#ga21f4a4ba928859b14f73a71e7c9a6e95',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fadmode_20',['QUADSPI_CCR_ADMODE',['../group___peripheral___registers___bits___definition.html#ga0f9864b837f30e0a71c01f2e0bdb2aca',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fadmode_5f0_21',['QUADSPI_CCR_ADMODE_0',['../group___peripheral___registers___bits___definition.html#gaf621124ab63b71e0eb81bd3f5de5a692',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fadmode_5f1_22',['QUADSPI_CCR_ADMODE_1',['../group___peripheral___registers___bits___definition.html#ga98b17d18d09eaa2d0b3964a8bba2987f',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fadmode_5fmsk_23',['QUADSPI_CCR_ADMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga3f8933f698cf4d1e2fe6be5c058c92ac',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fadmode_5fpos_24',['QUADSPI_CCR_ADMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga7245c5167d4021eaec2a6a24fbe2e50f',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fadsize_25',['QUADSPI_CCR_ADSIZE',['../group___peripheral___registers___bits___definition.html#ga8c1450a577fbd8a23f4eae6bacd19e0e',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fadsize_5f0_26',['QUADSPI_CCR_ADSIZE_0',['../group___peripheral___registers___bits___definition.html#gafa8bcf22a33048f216cb2f4cb04a804c',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fadsize_5f1_27',['QUADSPI_CCR_ADSIZE_1',['../group___peripheral___registers___bits___definition.html#gac494d4650497b178db83a0d2e2f76523',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fadsize_5fmsk_28',['QUADSPI_CCR_ADSIZE_Msk',['../group___peripheral___registers___bits___definition.html#gab1bb9e881487896c02827b587129cf09',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fadsize_5fpos_29',['QUADSPI_CCR_ADSIZE_Pos',['../group___peripheral___registers___bits___definition.html#ga8c560c1b4b48df4137694a3d7b16e985',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fdcyc_30',['QUADSPI_CCR_DCYC',['../group___peripheral___registers___bits___definition.html#ga668f5eab7fce95556ef4a5d963b816e5',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fdcyc_5fmsk_31',['QUADSPI_CCR_DCYC_Msk',['../group___peripheral___registers___bits___definition.html#gaea9d644c4058a425e82f939b37323005',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fdcyc_5fpos_32',['QUADSPI_CCR_DCYC_Pos',['../group___peripheral___registers___bits___definition.html#ga3951d005e9304f86907375ccb265432b',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fddrm_33',['QUADSPI_CCR_DDRM',['../group___peripheral___registers___bits___definition.html#ga884faae87510ac6026871e24a517f3d8',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fddrm_5fmsk_34',['QUADSPI_CCR_DDRM_Msk',['../group___peripheral___registers___bits___definition.html#gacd3446a45e544546887305d64341e245',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fddrm_5fpos_35',['QUADSPI_CCR_DDRM_Pos',['../group___peripheral___registers___bits___definition.html#gadc9b5a773e76bca5624ea07ef133e23a',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fdmode_36',['QUADSPI_CCR_DMODE',['../group___peripheral___registers___bits___definition.html#ga4c416cd5ebdbcf7ba0a4c909dc83d9b6',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fdmode_5f0_37',['QUADSPI_CCR_DMODE_0',['../group___peripheral___registers___bits___definition.html#ga1be8dd1cabe88ebfc68fec73a3323fda',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fdmode_5f1_38',['QUADSPI_CCR_DMODE_1',['../group___peripheral___registers___bits___definition.html#ga620fa9db75387cc03044997325b2c291',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fdmode_5fmsk_39',['QUADSPI_CCR_DMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga11cd83632f1d5c4e110d5c9bd1702466',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fdmode_5fpos_40',['QUADSPI_CCR_DMODE_Pos',['../group___peripheral___registers___bits___definition.html#ga7cb15a53e5664ec28d15c8b7d15df35c',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5ffmode_41',['QUADSPI_CCR_FMODE',['../group___peripheral___registers___bits___definition.html#gae8bc946580d9e262135bec9bd61deef0',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5ffmode_5f0_42',['QUADSPI_CCR_FMODE_0',['../group___peripheral___registers___bits___definition.html#ga9fffb292781550aa45bfa9c7794fd831',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5ffmode_5f1_43',['QUADSPI_CCR_FMODE_1',['../group___peripheral___registers___bits___definition.html#ga8ddd04f00327d4b6110472fc5627d7d0',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5ffmode_5fmsk_44',['QUADSPI_CCR_FMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga8b3c279c3e9cadbba9b29040eed3bedb',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5ffmode_5fpos_45',['QUADSPI_CCR_FMODE_Pos',['../group___peripheral___registers___bits___definition.html#gace4c51655ab27cf8d8c3430de26944ef',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fimode_46',['QUADSPI_CCR_IMODE',['../group___peripheral___registers___bits___definition.html#ga68f4596d166dc7ab94d2da7a5dd7539d',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fimode_5f0_47',['QUADSPI_CCR_IMODE_0',['../group___peripheral___registers___bits___definition.html#ga9ab695f13859f6781ad3e7628bf3a49e',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fimode_5f1_48',['QUADSPI_CCR_IMODE_1',['../group___peripheral___registers___bits___definition.html#ga823ea8041e96d5f07da42bab62eff812',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fimode_5fmsk_49',['QUADSPI_CCR_IMODE_Msk',['../group___peripheral___registers___bits___definition.html#gaa00234074a8f3c422b37b27c4018637c',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fimode_5fpos_50',['QUADSPI_CCR_IMODE_Pos',['../group___peripheral___registers___bits___definition.html#gad3aecdf1f1d220aa8b4bab90e5c15c0c',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5finstruction_51',['QUADSPI_CCR_INSTRUCTION',['../group___peripheral___registers___bits___definition.html#ga75ed7a5064224daa407ad9029eb42b28',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5finstruction_5fmsk_52',['QUADSPI_CCR_INSTRUCTION_Msk',['../group___peripheral___registers___bits___definition.html#ga4cefca385410f735408a014b4d2db8f0',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5finstruction_5fpos_53',['QUADSPI_CCR_INSTRUCTION_Pos',['../group___peripheral___registers___bits___definition.html#gab2db1d07b31f4fb545d8e7c2c9791ff2',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fsioo_54',['QUADSPI_CCR_SIOO',['../group___peripheral___registers___bits___definition.html#ga688f887b33af465540dbaf97ee924497',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fsioo_5fmsk_55',['QUADSPI_CCR_SIOO_Msk',['../group___peripheral___registers___bits___definition.html#gadb2acd179421e6fb0f74dfed3f9bb686',1,'stm32l476xx.h']]],
  ['quadspi_5fccr_5fsioo_5fpos_56',['QUADSPI_CCR_SIOO_Pos',['../group___peripheral___registers___bits___definition.html#gace6fad9f4152468b3e8e2042559d3efb',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fabort_57',['QUADSPI_CR_ABORT',['../group___peripheral___registers___bits___definition.html#gad099d47035fb63f8793169d7f0eb0ae3',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fabort_5fmsk_58',['QUADSPI_CR_ABORT_Msk',['../group___peripheral___registers___bits___definition.html#gad3943d288eb9c96ca27136a6bf897cd7',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fabort_5fpos_59',['QUADSPI_CR_ABORT_Pos',['../group___peripheral___registers___bits___definition.html#ga2251920f156f08110fd839eae45be031',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fapms_60',['QUADSPI_CR_APMS',['../group___peripheral___registers___bits___definition.html#ga7d623300af29d42d1233140873c43db6',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fapms_5fmsk_61',['QUADSPI_CR_APMS_Msk',['../group___peripheral___registers___bits___definition.html#ga96d5cbc8c43b952d08dd1211406d102e',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fapms_5fpos_62',['QUADSPI_CR_APMS_Pos',['../group___peripheral___registers___bits___definition.html#ga3106ef55e0687ff0b58e1cfdc1c888b8',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fdmaen_63',['QUADSPI_CR_DMAEN',['../group___peripheral___registers___bits___definition.html#gaf7806b1bf9954ff72139fd657f193732',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fdmaen_5fmsk_64',['QUADSPI_CR_DMAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga9fec485d7854f604b165a742784c302a',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fdmaen_5fpos_65',['QUADSPI_CR_DMAEN_Pos',['../group___peripheral___registers___bits___definition.html#gaba74bba7eb261b3c66801c676131ad6f',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fen_66',['QUADSPI_CR_EN',['../group___peripheral___registers___bits___definition.html#ga050f00e199825fdcbf074c6c1f8607e3',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fen_5fmsk_67',['QUADSPI_CR_EN_Msk',['../group___peripheral___registers___bits___definition.html#ga46cef7c03db0d2f56c0162e46f6d5b7e',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fen_5fpos_68',['QUADSPI_CR_EN_Pos',['../group___peripheral___registers___bits___definition.html#gafa4aa80b4905ec26d619b92e48fc854d',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ffthres_69',['QUADSPI_CR_FTHRES',['../group___peripheral___registers___bits___definition.html#ga082e8164b4758a9259244923b602b3ea',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ffthres_5fmsk_70',['QUADSPI_CR_FTHRES_Msk',['../group___peripheral___registers___bits___definition.html#ga65a4c063ab026506633d7fae01b756b9',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ffthres_5fpos_71',['QUADSPI_CR_FTHRES_Pos',['../group___peripheral___registers___bits___definition.html#gad404b7bd6a6bb81ce11eea0e2ea87b77',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fftie_72',['QUADSPI_CR_FTIE',['../group___peripheral___registers___bits___definition.html#ga2045af0479b1dac21baee49c33e8e42f',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fftie_5fmsk_73',['QUADSPI_CR_FTIE_Msk',['../group___peripheral___registers___bits___definition.html#ga25c42df9850be004b2a905418247d0ff',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fftie_5fpos_74',['QUADSPI_CR_FTIE_Pos',['../group___peripheral___registers___bits___definition.html#gad7418d4689c235ee57122975244060f9',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fpmm_75',['QUADSPI_CR_PMM',['../group___peripheral___registers___bits___definition.html#ga4ccf439c54bb374d15bb1407e3018e4a',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fpmm_5fmsk_76',['QUADSPI_CR_PMM_Msk',['../group___peripheral___registers___bits___definition.html#ga1f020bd6457b98962d55bd5bf198a944',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fpmm_5fpos_77',['QUADSPI_CR_PMM_Pos',['../group___peripheral___registers___bits___definition.html#ga7ef62b343fc5f2ea1a52439db51d02af',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fprescaler_78',['QUADSPI_CR_PRESCALER',['../group___peripheral___registers___bits___definition.html#ga114d302227e035a45dc61fdf1ac1b779',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fprescaler_5fmsk_79',['QUADSPI_CR_PRESCALER_Msk',['../group___peripheral___registers___bits___definition.html#ga62974bf5335f5adb1703e8cd978dbea9',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fprescaler_5fpos_80',['QUADSPI_CR_PRESCALER_Pos',['../group___peripheral___registers___bits___definition.html#ga12223b96eff7f01cf7d11066e81863dc',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fsmie_81',['QUADSPI_CR_SMIE',['../group___peripheral___registers___bits___definition.html#ga7f95f4be636467b6fde77aa7a5785459',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fsmie_5fmsk_82',['QUADSPI_CR_SMIE_Msk',['../group___peripheral___registers___bits___definition.html#gaa8269f74372f54434546644791504dfa',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fsmie_5fpos_83',['QUADSPI_CR_SMIE_Pos',['../group___peripheral___registers___bits___definition.html#gae533b752ad19cd488c045eb91f099ebb',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fsshift_84',['QUADSPI_CR_SSHIFT',['../group___peripheral___registers___bits___definition.html#gac649059660621f63f0fad2475c9054de',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fsshift_5fmsk_85',['QUADSPI_CR_SSHIFT_Msk',['../group___peripheral___registers___bits___definition.html#ga4750dc0e2b6b04adb40fae6401694a98',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fsshift_5fpos_86',['QUADSPI_CR_SSHIFT_Pos',['../group___peripheral___registers___bits___definition.html#ga7d599667cf72d71bf079f16f74996294',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ftcen_87',['QUADSPI_CR_TCEN',['../group___peripheral___registers___bits___definition.html#ga932b50af86c9c97f801efd75f342638a',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ftcen_5fmsk_88',['QUADSPI_CR_TCEN_Msk',['../group___peripheral___registers___bits___definition.html#ga76b5767d370f90eb6dbbbb4f11599ebc',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ftcen_5fpos_89',['QUADSPI_CR_TCEN_Pos',['../group___peripheral___registers___bits___definition.html#gae0cd4d3ed92f2bff76e300eb316b5dee',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ftcie_90',['QUADSPI_CR_TCIE',['../group___peripheral___registers___bits___definition.html#ga5b40d2fa562d560e20c1be773996e9ba',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ftcie_5fmsk_91',['QUADSPI_CR_TCIE_Msk',['../group___peripheral___registers___bits___definition.html#gaa50a2b833518483dfbfac21a5cba9c38',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ftcie_5fpos_92',['QUADSPI_CR_TCIE_Pos',['../group___peripheral___registers___bits___definition.html#ga4abb4567c3eb9de1377014633288b88e',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fteie_93',['QUADSPI_CR_TEIE',['../group___peripheral___registers___bits___definition.html#ga25e8a6f3a65548cd3507bb01e1d505c4',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fteie_5fmsk_94',['QUADSPI_CR_TEIE_Msk',['../group___peripheral___registers___bits___definition.html#ga74f93e9c1c1c20a032b6fbdff478db62',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5fteie_5fpos_95',['QUADSPI_CR_TEIE_Pos',['../group___peripheral___registers___bits___definition.html#ga14d6cf3a4073d3427b81fe6fefaa87ab',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ftoie_96',['QUADSPI_CR_TOIE',['../group___peripheral___registers___bits___definition.html#ga24de4f12fa1b925837252613f85e4c94',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ftoie_5fmsk_97',['QUADSPI_CR_TOIE_Msk',['../group___peripheral___registers___bits___definition.html#ga23a6933c16c6f2f599eb2400be00449c',1,'stm32l476xx.h']]],
  ['quadspi_5fcr_5ftoie_5fpos_98',['QUADSPI_CR_TOIE_Pos',['../group___peripheral___registers___bits___definition.html#ga0f3c13464a588f4f851bb0321a25edfa',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5fckmode_99',['QUADSPI_DCR_CKMODE',['../group___peripheral___registers___bits___definition.html#ga8832f18ae10c2d8d1406182e340561bf',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5fckmode_5fmsk_100',['QUADSPI_DCR_CKMODE_Msk',['../group___peripheral___registers___bits___definition.html#gaf08d28379992cc33a77c8b179eb2ed33',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5fckmode_5fpos_101',['QUADSPI_DCR_CKMODE_Pos',['../group___peripheral___registers___bits___definition.html#gac418d61b5a68a28febfbcfa3747ddea1',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5fcsht_102',['QUADSPI_DCR_CSHT',['../group___peripheral___registers___bits___definition.html#gabe63f0111a0ed3bcdcfabfd618da1909',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5fcsht_5f0_103',['QUADSPI_DCR_CSHT_0',['../group___peripheral___registers___bits___definition.html#gac912ef20933fcfb0a1618f78d4809a35',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5fcsht_5f1_104',['QUADSPI_DCR_CSHT_1',['../group___peripheral___registers___bits___definition.html#ga6964dc08cfe39a49142c172efec76c62',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5fcsht_5f2_105',['QUADSPI_DCR_CSHT_2',['../group___peripheral___registers___bits___definition.html#ga92c3f2d244cf216043f65940860f39ed',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5fcsht_5fmsk_106',['QUADSPI_DCR_CSHT_Msk',['../group___peripheral___registers___bits___definition.html#gaaffcf3d688615c78fd05559dc3d3ad03',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5fcsht_5fpos_107',['QUADSPI_DCR_CSHT_Pos',['../group___peripheral___registers___bits___definition.html#ga9a8121dc638582bb0d874f648d584cd2',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5ffsize_108',['QUADSPI_DCR_FSIZE',['../group___peripheral___registers___bits___definition.html#gaf584e24757c37b02f1dd151c03e20561',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5ffsize_5fmsk_109',['QUADSPI_DCR_FSIZE_Msk',['../group___peripheral___registers___bits___definition.html#ga368780b3973790e6ed38d4ec1f84d3c5',1,'stm32l476xx.h']]],
  ['quadspi_5fdcr_5ffsize_5fpos_110',['QUADSPI_DCR_FSIZE_Pos',['../group___peripheral___registers___bits___definition.html#ga8b6e4e51734616c4532811a8f945ad2b',1,'stm32l476xx.h']]],
  ['quadspi_5fdlr_5fdl_111',['QUADSPI_DLR_DL',['../group___peripheral___registers___bits___definition.html#ga59fb9f95ad0078959c752e92cde27249',1,'stm32l476xx.h']]],
  ['quadspi_5fdlr_5fdl_5fmsk_112',['QUADSPI_DLR_DL_Msk',['../group___peripheral___registers___bits___definition.html#gacb22282d2a69a2db801a310ccbbfea3f',1,'stm32l476xx.h']]],
  ['quadspi_5fdlr_5fdl_5fpos_113',['QUADSPI_DLR_DL_Pos',['../group___peripheral___registers___bits___definition.html#gabade7575444d8aee805a4f7a59750f27',1,'stm32l476xx.h']]],
  ['quadspi_5fdr_5fdata_114',['QUADSPI_DR_DATA',['../group___peripheral___registers___bits___definition.html#gae10dc21fda848c12e954e5627f73fb1c',1,'stm32l476xx.h']]],
  ['quadspi_5fdr_5fdata_5fmsk_115',['QUADSPI_DR_DATA_Msk',['../group___peripheral___registers___bits___definition.html#ga4e47d752f67a4d6a3fabf8c71da0426b',1,'stm32l476xx.h']]],
  ['quadspi_5fdr_5fdata_5fpos_116',['QUADSPI_DR_DATA_Pos',['../group___peripheral___registers___bits___definition.html#gae5ddd87bb24474452267a54e01a3009f',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fcsmf_117',['QUADSPI_FCR_CSMF',['../group___peripheral___registers___bits___definition.html#ga6e4a83d65aa38256bcfa4e88621bc514',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fcsmf_5fmsk_118',['QUADSPI_FCR_CSMF_Msk',['../group___peripheral___registers___bits___definition.html#ga0356f5d6bc4282392be36d2473ab61c9',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fcsmf_5fpos_119',['QUADSPI_FCR_CSMF_Pos',['../group___peripheral___registers___bits___definition.html#gae648aafacee44ee4ff7c5b3f50f848d7',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fctcf_120',['QUADSPI_FCR_CTCF',['../group___peripheral___registers___bits___definition.html#ga44c6130ef9224cad78ad7c8161782886',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fctcf_5fmsk_121',['QUADSPI_FCR_CTCF_Msk',['../group___peripheral___registers___bits___definition.html#gadf9137481f0934856da91f1c00395970',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fctcf_5fpos_122',['QUADSPI_FCR_CTCF_Pos',['../group___peripheral___registers___bits___definition.html#gabfdf17eb37e5519f927c08a7a798991e',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fctef_123',['QUADSPI_FCR_CTEF',['../group___peripheral___registers___bits___definition.html#ga4884ff79878b8b4a9bbf4cab3719b72f',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fctef_5fmsk_124',['QUADSPI_FCR_CTEF_Msk',['../group___peripheral___registers___bits___definition.html#ga63058292a090cdbe5e8549c26a874016',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fctef_5fpos_125',['QUADSPI_FCR_CTEF_Pos',['../group___peripheral___registers___bits___definition.html#gad99f47ba6f636bb4565bbf3e27870ff4',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fctof_126',['QUADSPI_FCR_CTOF',['../group___peripheral___registers___bits___definition.html#gad6694075780a7586b8a4dcaa97fd86dd',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fctof_5fmsk_127',['QUADSPI_FCR_CTOF_Msk',['../group___peripheral___registers___bits___definition.html#gabf086299045c80044206d34a27e5f20a',1,'stm32l476xx.h']]],
  ['quadspi_5ffcr_5fctof_5fpos_128',['QUADSPI_FCR_CTOF_Pos',['../group___peripheral___registers___bits___definition.html#ga30534930ced45ca0ec96028ad9ed7ae8',1,'stm32l476xx.h']]],
  ['quadspi_5firqn_129',['QUADSPI_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8a615a2f7413c59e89926c5e165b33262e',1,'stm32l476xx.h']]],
  ['quadspi_5flptr_5ftimeout_130',['QUADSPI_LPTR_TIMEOUT',['../group___peripheral___registers___bits___definition.html#gab18ac0dc4be5d70af1fbbfb7443d8c49',1,'stm32l476xx.h']]],
  ['quadspi_5flptr_5ftimeout_5fmsk_131',['QUADSPI_LPTR_TIMEOUT_Msk',['../group___peripheral___registers___bits___definition.html#gaad959445e1e5968ae309857547f79ba6',1,'stm32l476xx.h']]],
  ['quadspi_5flptr_5ftimeout_5fpos_132',['QUADSPI_LPTR_TIMEOUT_Pos',['../group___peripheral___registers___bits___definition.html#gac891fc743567990b23be011d0b8dd497',1,'stm32l476xx.h']]],
  ['quadspi_5fpir_5finterval_133',['QUADSPI_PIR_INTERVAL',['../group___peripheral___registers___bits___definition.html#ga79c199545122e685c22c56c3cb89cb22',1,'stm32l476xx.h']]],
  ['quadspi_5fpir_5finterval_5fmsk_134',['QUADSPI_PIR_INTERVAL_Msk',['../group___peripheral___registers___bits___definition.html#gafcec0ecb3086582dca75aebe34c421c0',1,'stm32l476xx.h']]],
  ['quadspi_5fpir_5finterval_5fpos_135',['QUADSPI_PIR_INTERVAL_Pos',['../group___peripheral___registers___bits___definition.html#gaaed028e3c1dba726689d8249bd2318a3',1,'stm32l476xx.h']]],
  ['quadspi_5fpsmar_5fmatch_136',['QUADSPI_PSMAR_MATCH',['../group___peripheral___registers___bits___definition.html#ga539a30463ce63b7e73fdf85292296d1c',1,'stm32l476xx.h']]],
  ['quadspi_5fpsmar_5fmatch_5fmsk_137',['QUADSPI_PSMAR_MATCH_Msk',['../group___peripheral___registers___bits___definition.html#gab20175d341b7f273f0d221424184bd52',1,'stm32l476xx.h']]],
  ['quadspi_5fpsmar_5fmatch_5fpos_138',['QUADSPI_PSMAR_MATCH_Pos',['../group___peripheral___registers___bits___definition.html#gad8c51920f068f0fdc6f1b72c49e9d465',1,'stm32l476xx.h']]],
  ['quadspi_5fpsmkr_5fmask_139',['QUADSPI_PSMKR_MASK',['../group___peripheral___registers___bits___definition.html#ga83b390cb9922c1fc26e0c2140f783806',1,'stm32l476xx.h']]],
  ['quadspi_5fpsmkr_5fmask_5fmsk_140',['QUADSPI_PSMKR_MASK_Msk',['../group___peripheral___registers___bits___definition.html#ga7258eb53f55c15e6c90a2b539d4e391d',1,'stm32l476xx.h']]],
  ['quadspi_5fpsmkr_5fmask_5fpos_141',['QUADSPI_PSMKR_MASK_Pos',['../group___peripheral___registers___bits___definition.html#gaa21b2669bd0c70f5e8c932fa9ee4ff65',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fbusy_142',['QUADSPI_SR_BUSY',['../group___peripheral___registers___bits___definition.html#ga27254c6ca941e4ca5d2f46e5bc7fdf0d',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fbusy_5fmsk_143',['QUADSPI_SR_BUSY_Msk',['../group___peripheral___registers___bits___definition.html#gade769c50d3921188ecf13db3619bd13d',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fbusy_5fpos_144',['QUADSPI_SR_BUSY_Pos',['../group___peripheral___registers___bits___definition.html#ga1d7786097c439ca79aab6f5a9ac4bfbd',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fflevel_145',['QUADSPI_SR_FLEVEL',['../group___peripheral___registers___bits___definition.html#ga1d4c03a504a1e187cdac3f993580f050',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fflevel_5fmsk_146',['QUADSPI_SR_FLEVEL_Msk',['../group___peripheral___registers___bits___definition.html#ga340ed2c87acf50c9a031fdd32039caad',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fflevel_5fpos_147',['QUADSPI_SR_FLEVEL_Pos',['../group___peripheral___registers___bits___definition.html#ga239f0e21dfc058591b82fae2112c43e2',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fftf_148',['QUADSPI_SR_FTF',['../group___peripheral___registers___bits___definition.html#gad96f31e896e12ca3a3f2e836a115bb09',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fftf_5fmsk_149',['QUADSPI_SR_FTF_Msk',['../group___peripheral___registers___bits___definition.html#ga45c9c43d86edbd0af2ef0acbbe1ee83d',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fftf_5fpos_150',['QUADSPI_SR_FTF_Pos',['../group___peripheral___registers___bits___definition.html#gaf82f87fa2af235ca3c6829ff9327db83',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fsmf_151',['QUADSPI_SR_SMF',['../group___peripheral___registers___bits___definition.html#ga33328be6c9c4f951ba6d04c80ed846a5',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fsmf_5fmsk_152',['QUADSPI_SR_SMF_Msk',['../group___peripheral___registers___bits___definition.html#ga85d593adbb4f4147a3a10328128817d6',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5fsmf_5fpos_153',['QUADSPI_SR_SMF_Pos',['../group___peripheral___registers___bits___definition.html#gab56e027eb8904a4167f5bdd2b928131a',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5ftcf_154',['QUADSPI_SR_TCF',['../group___peripheral___registers___bits___definition.html#ga5c813dad6149701606c0ff42663b64c9',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5ftcf_5fmsk_155',['QUADSPI_SR_TCF_Msk',['../group___peripheral___registers___bits___definition.html#gaacf5b7079925037717377eb190962cf3',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5ftcf_5fpos_156',['QUADSPI_SR_TCF_Pos',['../group___peripheral___registers___bits___definition.html#ga6f37bf69fe0c87e0e38a847456a8b462',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5ftef_157',['QUADSPI_SR_TEF',['../group___peripheral___registers___bits___definition.html#ga9cec647b2b62709c4518c4f82eb38b1d',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5ftef_5fmsk_158',['QUADSPI_SR_TEF_Msk',['../group___peripheral___registers___bits___definition.html#ga7f735f87bc58b45b805955787f44dc48',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5ftef_5fpos_159',['QUADSPI_SR_TEF_Pos',['../group___peripheral___registers___bits___definition.html#gaed448ce0713bd90101c9122a682da51a',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5ftof_160',['QUADSPI_SR_TOF',['../group___peripheral___registers___bits___definition.html#ga76452c78d891392aad440842dc2882f6',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5ftof_5fmsk_161',['QUADSPI_SR_TOF_Msk',['../group___peripheral___registers___bits___definition.html#ga9c908040b579907946bac113088a3bbf',1,'stm32l476xx.h']]],
  ['quadspi_5fsr_5ftof_5fpos_162',['QUADSPI_SR_TOF_Pos',['../group___peripheral___registers___bits___definition.html#ga6705486da5a51463ccce8338c502ec51',1,'stm32l476xx.h']]],
  ['quadspi_5ftypedef_163',['QUADSPI_TypeDef',['../struct_q_u_a_d_s_p_i___type_def.html',1,'']]]
];
