Summary
======
Overall execution cycle = 374516871
Total execution cycles per core:
- Processor 0 = 371557567
- Processor 1 = 370508696
- Processor 2 = 374516871
- Processor 3 = 372070050
======
Number of compute cycles per core:
- Processor 0 = 10430314
- Processor 1 = 10383276
- Processor 2 = 10430338
- Processor 3 = 10394904
======
Number of load/store instructions per core:
- Processor 0: Load = 1489888, Store = 1007461
- Processor 1: Load = 1485857, Store = 1004611
- Processor 2: Load = 1492629, Store = 1016428
- Processor 3: Load = 1493736, Store = 1009391
======
Number of idle cycles
- Processor 0 = 361127253
- Processor 1 = 360125420
- Processor 2 = 364086533
- Processor 3 = 361675146
======
Data cache miss rate for each core
- Processor 0 = 0.5461579458858173 (1363947/2497349)
- Processor 1 = 0.5462455249374816 (1360407/2490468)
- Processor 2 = 0.5487571625515084 (1376863/2509057)
- Processor 3 = 0.5463550191420571 (1367596/2503127)
======
Amount of Data traffic in bytes on the bus
= 9757200
======
Number of invalidations or updates on the bus
= 1008482
======
Distribution of accesses to private data versus shared data
- Cache 0: numPrivateAccess = 2069724, numSharedAccess = 427625
- Cache 1: numPrivateAccess = 2064231, numSharedAccess = 426237
- Cache 2: numPrivateAccess = 2084623, numSharedAccess = 424434
- Cache 3: numPrivateAccess = 2073916, numSharedAccess = 429211
======
Number of times each state is entered
- Cache 0: numO = 0
- Cache 1: numO = 0
- Cache 2: numO = 0
- Cache 3: numO = 0
