LIBRARY IEEE;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;


ENTITY MUX IS
	PORT (SW: IN STD_LOGIC_VECTOR(9 DOWNTO 0);
	LEDR: IN STD_LOGIC_VECTOR(9 DOWNTO 0);
	HEX0: OUT STD_LOGIC_VECTOR(0 TO 6);
	HEX1: OUT STD_LOGIC_VECTOR(0 TO 6);
	HEX2: OUT STD_LOGIC_VECTOR(0 TO 6);
	HEX3: OUT STD_LOGIC_VECTOR(0 TO 6);
	HEX4: OUT STD_LOGIC_VECTOR(0 TO 6);
	HEX5: OUT STD_LOGIC_VECTOR(0 TO 6));
	
END MUX;


ARCHITECTURE BEHAVIOR OF MUX IS

	COMPONENT FULLADDER
	END COMPONENT;
	
	COMPONENT MUX
	END COMPONENT;
	
	COMPONENT CIRCA
	END COMPONENT;
	
	COMPONENT COMPARATOR
	END COMPONENT;
	

BEGIN 

	LEDR <= SW;



END BEHAVIOR;