# //  ModelSim SE-64 10.7c Aug 17 2018Linux 3.10.0-957.10.1.el7.x86_64
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading project forkae-round
# reading /softs/mentor/modelsim/10.7c/linux_x86_64/../modelsim.ini
# Loading project f2
# Compile of branchadd.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of ff.vhd was successful.
# Compile of forkskinny.vhd was successful.
# Compile of keyexpansion.vhd was successful.
# Compile of keymixing.vhd was successful.
# Compile of mixcolumns.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of permutation.vhd was successful.
# Compile of rff.vhd was successful.
# Compile of round_counter.vhd was successful.
# Compile of roundfunction.vhd was successful.
# Compile of sbox.vhd was successful.
# Compile of shiftrows.vhd was successful.
# Compile of treg.vhd was successful.
# Compile of aead.vhd was successful.
# Compile of aead_controller.vhd was successful.
# Compile of xreg.vhd was successful.
# Compile of forkae_tb.vhd was successful.
# 19 compiles, 0 failed with no errors.
# Compile of branchadd.vhd was successful.
# Compile of controller.vhd was successful.
# Compile of ff.vhd was successful.
# Compile of forkskinny.vhd was successful.
# Compile of keyexpansion.vhd was successful.
# Compile of keymixing.vhd was successful.
# Compile of mixcolumns.vhd was successful.
# Compile of mux.vhd was successful.
# Compile of permutation.vhd was successful.
# Compile of rff.vhd was successful.
# Compile of round_counter.vhd was successful.
# Compile of roundfunction.vhd was successful.
# Compile of sbox.vhd was successful.
# Compile of shiftrows.vhd was successful.
# Compile of treg.vhd was successful.
# Compile of aead.vhd was successful.
# Compile of aead_controller.vhd was successful.
# Compile of xreg.vhd was successful.
# Compile of forkae_tb.vhd was successful.
# 19 compiles, 0 failed with no errors.
vsim work.forkae_tb(tb)
# vsim work.forkae_tb(tb) 
# Start time: 15:12:24 on Nov 01,2019
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading work.forkae_tb(tb)#1
# Loading work.forkskinny(structural)#1
# Loading work.keyexpansion(behaviour)#1
# Loading work.permutation(parallel)#1
# Loading work.sbox(parallel)#1
add wave -position insertpoint  \
sim:/forkae_tb/clk \
sim:/forkae_tb/reset \
sim:/forkae_tb/key \
sim:/forkae_tb/nonce \
sim:/forkae_tb/data \
sim:/forkae_tb/last_block \
sim:/forkae_tb/empty_ad \
sim:/forkae_tb/empty_msg \
sim:/forkae_tb/in_ready \
sim:/forkae_tb/out_ready \
sim:/forkae_tb/done \
sim:/forkae_tb/ciphertext \
sim:/forkae_tb/incomplete \
sim:/forkae_tb/clkphase \
sim:/forkae_tb/resetactivetime
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
run 1ms;
# ** Failure: does not match
#    Time: 14350 ns  Iteration: 0  Process: /forkae_tb/a File: /home/mballi/forkAE/round/test/forkae_tb.vhd
# Break in Process a at /home/mballi/forkAE/round/test/forkae_tb.vhd line 132
add wave -position insertpoint  \
sim:/forkae_tb/mut/skinny_core/TWEAKEY \
sim:/forkae_tb/mut/skinny_core/PLAINTEXT \
sim:/forkae_tb/mut/skinny_core/CIPHERTEXT
add wave -position insertpoint  \
sim:/forkae_tb/mut/skinny_core/CL1/counter_p
add wave -position insertpoint  \
sim:/forkae_tb/mut/controller/state_p
add wave -position insertpoint  \
sim:/forkae_tb/mut/skinny_core/CL1/counter_n
restart -f
# ** Note: (vsim-8009) Loading existing optimized design _opt
restart -f; run 1ms;
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Failure: does not match
#    Time: 14350 ns  Iteration: 0  Process: /forkae_tb/a File: /home/mballi/forkAE/round/test/forkae_tb.vhd
# Break in Process a at /home/mballi/forkAE/round/test/forkae_tb.vhd line 132
add wave -position insertpoint  \
sim:/forkae_tb/mut/domain
restart -f; run 1ms;
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Failure: does not match
#    Time: 14350 ns  Iteration: 0  Process: /forkae_tb/a File: /home/mballi/forkAE/round/test/forkae_tb.vhd
# Break in Process a at /home/mballi/forkAE/round/test/forkae_tb.vhd line 132
quit -sim
# End time: 15:19:23 on Nov 01,2019, Elapsed time: 0:06:59
# Errors: 1, Warnings: 0
quit
