Generating HDL for page 15.63.01.1 F CHANNEL I-O STORAGE at 9/26/2020 9:54:52 AM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_15_63_01_1_F_CHANNEL_I_O_STORAGE_tb.vhdl, generating default test bench code.
Note: DOT Function at 2B has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 5C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 2E has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 3A
Found combinatorial loop (need D FF) at output of gate at 2A
Found combinatorial loop (need D FF) at output of gate at 3E
Found combinatorial loop (need D FF) at output of gate at 2E
WARNING: During sheet edge merge, Logic block at 1C pin H outputs to two different signal names: -C INPUT OP TO 1301*F CH vs. -C INPUT OP TO 1405*F CH
WARNING: During sheet edge merge, Logic block at 1H pin H outputs to two different signal names: -C OUTPUT OP TO 1301*F CH vs. -C OUTPUT OP TO 1405*F CH
WARNING: During sheet edge merge, Logic block at 2B pin  outputs to two different signal names: -S F CH INPUT MODE *1301* vs. -S F CH INPUT MODE
Removed 19 outputs from Gate at 1B to ignored block(s) or identical signal names
Removed 18 outputs from Gate at 1F to ignored block(s) or identical signal names
Added LAMP signal LAMP_15A1E15
Added LAMP signal LAMP_15A1F15
Generating Statement for block at 3A with *latched* output pin(s) of OUT_3A_P_Latch, OUT_3A_P_Latch
	and inputs of MS_F_CH_RESET_1,OUT_2A_NoPin
	and logic function of NAND
Generating Statement for block at 2A with *latched* output pin(s) of OUT_2A_NoPin_Latch, OUT_2A_NoPin_Latch
	and inputs of OUT_3A_P,OUT_3D_D,MS_F_CH_STK_SEL_OP_CODE_STAR_1414_STAR
	and logic function of NAND
Generating Statement for block at 1A with output pin(s) of OUT_1A_B, OUT_1A_B, OUT_1A_B
	and inputs of OUT_2A_NoPin
	and logic function of NOT
Generating Statement for block at 5B with output pin(s) of OUT_5B_G
	and inputs of PS_I_RING_11_TIME,PS_LOGIC_GATE_F_1
	and logic function of NAND
Generating Statement for block at 3B with output pin(s) of OUT_3B_C
	and inputs of OUT_3A_P
	and logic function of NOT
Generating Statement for block at 2B with output pin(s) of OUT_2B_F
	and inputs of OUT_3B_C
	and logic function of NOT
Generating Statement for block at 1B with output pin(s) of OUT_1B_C, OUT_1B_C
	and inputs of OUT_DOT_2B
	and logic function of Special
Generating Statement for block at 5C with output pin(s) of OUT_5C_C
	and inputs of PS_M_OR_L_OP_CODES,PS_LOZENGE_OR_ASTERISK
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_C, OUT_4C_C
	and inputs of OUT_DOT_5C
	and logic function of NOT
Generating Statement for block at 2C with output pin(s) of OUT_2C_F
	and inputs of MS_F_CH_FILE_ADDRESS_TRF
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of OUT_1C_H, OUT_1C_H
	and inputs of OUT_1A_B
	and logic function of EQUAL
Generating Statement for block at 3D with output pin(s) of OUT_3D_D
	and inputs of OUT_4C_C,PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD,PS_2ND_CLOCK_PULSE_2
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_C
	and inputs of OUT_1A_B
	and logic function of NOT
Generating Statement for block at 1D with output pin(s) of 
	and inputs of OUT_2D_C
	and logic function of Lamp
Generating Statement for block at 3E with *latched* output pin(s) of OUT_3E_C_Latch, OUT_3E_C_Latch
	and inputs of OUT_DOT_2E,MS_F_CH_RESET_1
	and logic function of NAND
Generating Statement for block at 2E with *latched* output pin(s) of OUT_2E_C_Latch
	and inputs of OUT_3E_C,OUT_3F_E
	and logic function of NAND
Generating Statement for block at 1E with output pin(s) of OUT_1E_C, OUT_1E_C
	and inputs of OUT_DOT_2E
	and logic function of NOT
Generating Statement for block at 3F with output pin(s) of OUT_3F_E
	and inputs of OUT_4C_C,PS_2ND_CLOCK_PULSE_2,PS_W_OR_X_SYMBOL_OP_MODIFIER
	and logic function of NAND
Generating Statement for block at 1F with output pin(s) of OUT_1F_A
	and inputs of OUT_3E_C,OUT_1G_B
	and logic function of Special
Generating Statement for block at 1G with output pin(s) of OUT_1G_B
	and inputs of MS_F_CH_FILE_ADDRESS_TRF
	and logic function of NOT
Generating Statement for block at 5H with output pin(s) of OUT_5H_G
	and inputs of PS_I_RING_12_TIME_STAR_1311_STAR
	and logic function of NAND
Generating Statement for block at 1H with output pin(s) of OUT_1H_H, OUT_1H_H
	and inputs of OUT_1E_C
	and logic function of EQUAL
Generating Statement for block at 4I with output pin(s) of OUT_4I_C
	and inputs of OUT_1B_C,OUT_5H_G
	and logic function of NAND
Generating Statement for block at 2I with output pin(s) of OUT_2I_D
	and inputs of OUT_1E_C
	and logic function of NOT
Generating Statement for block at 1I with output pin(s) of 
	and inputs of OUT_2I_D
	and logic function of Lamp
Generating Statement for block at 2B with output pin(s) of OUT_DOT_2B, OUT_DOT_2B, OUT_DOT_2B
	and inputs of OUT_2B_F,OUT_2C_F
	and logic function of OR
Generating Statement for block at 5C with output pin(s) of OUT_DOT_5C
	and inputs of OUT_5B_G,OUT_5C_C
	and logic function of OR
Generating Statement for block at 2E with output pin(s) of OUT_DOT_2E, OUT_DOT_2E
	and inputs of OUT_2E_C,PS_F_CH_WRITE_LATCH_STAR_1414_STAR
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_INPUT_MODE_F_CH
	from gate output OUT_1A_B
Generating output sheet edge signal assignment to 
	signal PS_F_CH_INPUT_MODE
	from gate output OUT_1B_C
Generating output sheet edge signal assignment to 
	signal MC_INPUT_OP_TO_1405_STAR_F_CH
	from gate output OUT_1C_H
Generating output sheet edge signal assignment to 
	signal MC_INPUT_OP_TO_1301_STAR_F_CH
	from gate output OUT_1C_H
Generating output sheet edge signal assignment to 
	signal PS_F_CH_OUTPUT_MODE
	from gate output OUT_1F_A
Generating output sheet edge signal assignment to 
	signal MC_OUTPUT_OP_TO_1405_STAR_F_CH
	from gate output OUT_1H_H
Generating output sheet edge signal assignment to 
	signal MC_OUTPUT_OP_TO_1301_STAR_F_CH
	from gate output OUT_1H_H
Generating output sheet edge signal assignment to 
	signal MS_F_CH_INPUT_MODE_STAR_1311_STAR
	from gate output OUT_4I_C
Generating output sheet edge signal assignment to 
	signal MS_F_CH_INPUT_MODE
	from gate output OUT_DOT_2B
Generating output sheet edge signal assignment to 
	signal MS_F_CH_INPUT_MODE_STAR_1301_STAR
	from gate output OUT_DOT_2B
Generating D Flip Flop for block at 3A
Generating D Flip Flop for block at 2A
Generating D Flip Flop for block at 3E
Generating D Flip Flop for block at 2E
