
---------- Begin Simulation Statistics ----------
final_tick                               2542219301500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 233304                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   233302                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.00                       # Real time elapsed on the host
host_tick_rate                              678191333                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4200126                       # Number of instructions simulated
sim_ops                                       4200126                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012209                       # Number of seconds simulated
sim_ticks                                 12209456500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.561275                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  362270                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               795127                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2755                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            122577                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            878983                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              46273                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          286811                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           240538                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1094062                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   73552                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        30864                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4200126                       # Number of instructions committed
system.cpu.committedOps                       4200126                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.810609                       # CPI: cycles per instruction
system.cpu.discardedOps                        319752                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   625103                       # DTB accesses
system.cpu.dtb.data_acv                           130                       # DTB access violations
system.cpu.dtb.data_hits                      1485543                       # DTB hits
system.cpu.dtb.data_misses                       9325                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   422298                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       880188                       # DTB read hits
system.cpu.dtb.read_misses                       8334                       # DTB read misses
system.cpu.dtb.write_accesses                  202805                       # DTB write accesses
system.cpu.dtb.write_acv                           87                       # DTB write access violations
system.cpu.dtb.write_hits                      605355                       # DTB write hits
system.cpu.dtb.write_misses                       991                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18173                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3739083                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1193567                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           694338                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17137195                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.172099                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                 1005255                       # ITB accesses
system.cpu.itb.fetch_acv                          828                       # ITB acv
system.cpu.itb.fetch_hits                      997218                       # ITB hits
system.cpu.itb.fetch_misses                      8037                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.41%      9.41% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.82% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4231     69.39%     79.22% # number of callpals executed
system.cpu.kern.callpal::rdps                      50      0.82%     80.04% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.10% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.15% # number of callpals executed
system.cpu.kern.callpal::rti                      897     14.71%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.85%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6097                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14441                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2435     47.32%     47.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.42% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      13      0.25%     47.67% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2693     52.33%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5146                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2422     49.81%     49.81% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.92% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       13      0.27%     50.19% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2422     49.81%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4862                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              11267613500     92.26%     92.26% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9138000      0.07%     92.33% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                19842000      0.16%     92.49% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               916787500      7.51%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          12213381000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994661                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.899369                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.944812                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1471                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592114                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743809                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8182433500     67.00%     67.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           4030947500     33.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         24405291                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85460      2.03%      2.03% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2543791     60.56%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3684      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.88% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 840353     20.01%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                593263     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104920      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4200126                       # Class of committed instruction
system.cpu.quiesceCycles                        13622                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         7268096                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       158682                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        318971                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22780457                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22780457                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22780457                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22780457                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116822.856410                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116822.856410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116822.856410                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116822.856410                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13016492                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13016492                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13016492                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13016492                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66751.241026                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66751.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66751.241026                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66751.241026                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22430960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22430960                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116827.916667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116827.916667                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12816995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12816995                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66755.182292                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66755.182292                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.281844                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539713878000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.281844                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.205115                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.205115                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             131262                       # Transaction distribution
system.membus.trans_dist::WriteReq                100                       # Transaction distribution
system.membus.trans_dist::WriteResp               100                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34896                       # Transaction distribution
system.membus.trans_dist::WritebackClean        89166                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34600                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28946                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28946                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          89756                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         41400                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       268615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       268615                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          416                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       210014                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       210434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 479423                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11446976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11446976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          441                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6723904                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6724345                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                18182585                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            160517                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002760                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052462                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  160074     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     443      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              160517                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           838178038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          378458500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.1                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          475975500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5740352                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4501824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10242176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5740352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5740352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2233344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2233344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           89693                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           70341                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              160034                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34896                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470156227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         368716167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             838872394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470156227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470156227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      182919199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            182919199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      182919199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470156227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        368716167                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1021791592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    121777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     79625.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69840.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000196198750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7490                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7490                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              414976                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             114397                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      160034                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123839                       # Number of write requests accepted
system.mem_ctrls.readBursts                    160034                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123839                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10569                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2062                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8924                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6679                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             10235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9456                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10810                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8951                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13761                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5611                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9014                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              8095                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7951                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9917                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7727                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8041                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3213                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5806                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.71                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2049066750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  747325000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4851535500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13709.34                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32459.34                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   105784                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   82236                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.78                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                160034                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123839                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  136854                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    733                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    814                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7683                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        83197                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.630600                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.219949                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.067643                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        35312     42.44%     42.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24601     29.57%     72.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        10183     12.24%     84.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4788      5.76%     90.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2412      2.90%     92.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1472      1.77%     94.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          994      1.19%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          633      0.76%     96.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2802      3.37%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        83197                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7490                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.955007                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.362919                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.644612                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1359     18.14%     18.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5646     75.38%     93.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           301      4.02%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            82      1.09%     98.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            38      0.51%     99.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            25      0.33%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           13      0.17%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           10      0.13%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            6      0.08%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7490                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7490                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.255941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239730                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.758480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6635     88.58%     88.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               96      1.28%     89.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              524      7.00%     96.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.34%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      0.69%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7490                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9565760                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  676416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7792448                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10242176                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7925696                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       783.47                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       638.23                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    838.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    649.14                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.99                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   12209451500                       # Total gap between requests
system.mem_ctrls.avgGap                      43010.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      5096000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4469760                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7792448                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417381396.133398711681                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 366090005.726299107075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 638230538.763130068779                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        89693                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        70341                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       123839                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2590926500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2260609000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 299744341750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28886.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32137.86                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2420435.74                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            319165140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            169621320                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           569622060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314452800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     963755520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5339204820                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        192259200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7868080860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        644.425152                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    445678750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    407680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11356097750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            274897140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            146111295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           497558040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          321118740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     963755520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5282795340                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        239761920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7725997995                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        632.788036                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    571039500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    407680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  11230737000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 292                       # Transaction distribution
system.iobus.trans_dist::WriteResp                292                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          416                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          192                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          441                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12753                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                50500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              316000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy              999457                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              137000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               15000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     12202256500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1704546                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1704546                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1704546                       # number of overall hits
system.cpu.icache.overall_hits::total         1704546                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        89757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          89757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        89757                       # number of overall misses
system.cpu.icache.overall_misses::total         89757                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5526745500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5526745500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5526745500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5526745500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1794303                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1794303                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1794303                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1794303                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050023                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050023                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050023                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050023                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61574.534577                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61574.534577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61574.534577                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61574.534577                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        89166                       # number of writebacks
system.cpu.icache.writebacks::total             89166                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        89757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        89757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        89757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        89757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5436989500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5436989500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5436989500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5436989500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050023                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050023                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050023                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050023                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60574.545718                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60574.545718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60574.545718                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60574.545718                       # average overall mshr miss latency
system.cpu.icache.replacements                  89166                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1704546                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1704546                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        89757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         89757                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5526745500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5526745500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1794303                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1794303                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050023                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61574.534577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61574.534577                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        89757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        89757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5436989500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5436989500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050023                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60574.545718                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60574.545718                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.851804                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1759572                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             89244                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.716418                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.851804                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995804                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           74                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          350                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3678362                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3678362                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1341536                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1341536                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1341536                       # number of overall hits
system.cpu.dcache.overall_hits::total         1341536                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       106024                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         106024                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       106024                       # number of overall misses
system.cpu.dcache.overall_misses::total        106024                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6797453500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6797453500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6797453500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6797453500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1447560                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1447560                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1447560                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1447560                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.073243                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073243                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.073243                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.073243                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64112.403795                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64112.403795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64112.403795                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64112.403795                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34720                       # number of writebacks
system.cpu.dcache.writebacks::total             34720                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36548                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36548                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69476                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          208                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4424689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4424689000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4424689000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4424689000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.047995                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.047995                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.047995                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.047995                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63686.582417                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63686.582417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63686.582417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63686.582417                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 103846.153846                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  69317                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       809882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          809882                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49651                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3325440500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3325440500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       859533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       859533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.057765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.057765                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66976.304606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66976.304606                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9134                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9134                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40517                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2705130000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2705130000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.047138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047138                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66765.308389                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66765.308389                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       531654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         531654                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56373                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3472013000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3472013000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       588027                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       588027                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.095868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.095868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61589.998758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61589.998758                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27414                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27414                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        28959                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        28959                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          100                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719559000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719559000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049248                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59379.087676                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59379.087676                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10304                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     62509000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     62509000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.078849                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.078849                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70871.882086                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70871.882086                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          882                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     61627000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     61627000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.078849                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.078849                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69871.882086                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69871.882086                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11120                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11120                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2542219301500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.249977                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1402583                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             69317                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.234329                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.249977                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978760                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          749                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3010073                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3010073                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2552936957500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 684811                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744832                       # Number of bytes of host memory used
host_op_rate                                   684801                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    10.81                       # Real time elapsed on the host
host_tick_rate                              778592029                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     7402019                       # Number of instructions simulated
sim_ops                                       7402019                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008416                       # Number of seconds simulated
sim_ticks                                  8415816000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             37.471675                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  193645                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               516777                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               1714                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             63804                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            524627                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              32129                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          234219                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           202090                       # Number of indirect misses.
system.cpu.branchPred.lookups                  667781                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   55332                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        23210                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     2462679                       # Number of instructions committed
system.cpu.committedOps                       2462679                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.789115                       # CPI: cycles per instruction
system.cpu.discardedOps                        168895                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   168953                       # DTB accesses
system.cpu.dtb.data_acv                            70                       # DTB access violations
system.cpu.dtb.data_hits                       839598                       # DTB hits
system.cpu.dtb.data_misses                       3510                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   111470                       # DTB read accesses
system.cpu.dtb.read_acv                            25                       # DTB read access violations
system.cpu.dtb.read_hits                       497020                       # DTB read hits
system.cpu.dtb.read_misses                       3003                       # DTB read misses
system.cpu.dtb.write_accesses                   57483                       # DTB write accesses
system.cpu.dtb.write_acv                           45                       # DTB write access violations
system.cpu.dtb.write_hits                      342578                       # DTB write hits
system.cpu.dtb.write_misses                       507                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                4764                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2084468                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            630216                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           384004                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        12500644                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.147295                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  363694                       # ITB accesses
system.cpu.itb.fetch_acv                          263                       # ITB acv
system.cpu.itb.fetch_hits                      360309                       # ITB hits
system.cpu.itb.fetch_misses                      3385                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   305      4.79%      4.79% # number of callpals executed
system.cpu.kern.callpal::tbi                       15      0.24%      5.02% # number of callpals executed
system.cpu.kern.callpal::swpipl                  5101     80.05%     85.08% # number of callpals executed
system.cpu.kern.callpal::rdps                     158      2.48%     87.55% # number of callpals executed
system.cpu.kern.callpal::wrusp                      2      0.03%     87.59% # number of callpals executed
system.cpu.kern.callpal::rdusp                      2      0.03%     87.62% # number of callpals executed
system.cpu.kern.callpal::rti                      462      7.25%     94.87% # number of callpals executed
system.cpu.kern.callpal::callsys                   85      1.33%     96.20% # number of callpals executed
system.cpu.kern.callpal::imb                       16      0.25%     96.45% # number of callpals executed
system.cpu.kern.callpal::rdunique                 225      3.53%     99.98% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.02%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6372                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                       9954                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       75                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2315     41.26%     41.26% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      39      0.70%     41.95% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                       9      0.16%     42.11% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    3248     57.89%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5611                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2312     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       39      0.83%     50.32% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                        9      0.19%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2312     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4672                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0               6025599500     71.60%     71.60% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                68294500      0.81%     72.41% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                10226000      0.12%     72.53% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              2311659000     27.47%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total           8415779000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.998704                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.711823                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.832650                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 417                      
system.cpu.kern.mode_good::user                   417                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel               767                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 417                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.543677                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.704392                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7031266500     83.55%     83.55% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           1384512500     16.45%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      305                       # number of times the context was actually changed
system.cpu.numCycles                         16719412                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        75                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               43229      1.76%      1.76% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1523501     61.86%     63.62% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3572      0.15%     63.76% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     63.76% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  2273      0.09%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    36      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                    80      0.00%     63.86% # Class of committed instruction
system.cpu.op_class_0::FloatMult                  107      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     63.87% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                   287      0.01%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     63.88% # Class of committed instruction
system.cpu.op_class_0::MemRead                 485934     19.73%     83.61% # Class of committed instruction
system.cpu.op_class_0::MemWrite                339392     13.78%     97.39% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              2823      0.11%     97.50% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             2560      0.10%     97.61% # Class of committed instruction
system.cpu.op_class_0::IprAccess                58885      2.39%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  2462679                       # Class of committed instruction
system.cpu.quiesceCycles                       112220                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         4218768                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1437696                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 173                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        178                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          224                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       130035                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        259971                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        22518                       # number of demand (read+write) misses
system.iocache.demand_misses::total             22518                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        22518                       # number of overall misses
system.iocache.overall_misses::total            22518                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   2662185992                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2662185992                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   2662185992                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2662185992                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        22518                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           22518                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        22518                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          22518                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118224.797584                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118224.797584                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118224.797584                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118224.797584                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           334                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs   111.333333                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          22464                       # number of writebacks
system.iocache.writebacks::total                22464                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        22518                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        22518                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        22518                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        22518                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   1535060330                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1535060330                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   1535060330                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1535060330                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68170.367262                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68170.367262                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68170.367262                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68170.367262                       # average overall mshr miss latency
system.iocache.replacements                     22518                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           54                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               54                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      6226475                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      6226475                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             54                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115305.092593                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115305.092593                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      3526475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      3526475                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65305.092593                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65305.092593                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        22464                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   2655959517                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2655959517                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        22464                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118231.816106                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118231.816106                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        22464                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   1531533855                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1531533855                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68177.254941                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68177.254941                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  22534                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                22534                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               202662                       # Number of tag accesses
system.iocache.tags.data_accesses              202662                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1147                       # Transaction distribution
system.membus.trans_dist::ReadResp              93211                       # Transaction distribution
system.membus.trans_dist::WriteReq                795                       # Transaction distribution
system.membus.trans_dist::WriteResp               795                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        41869                       # Transaction distribution
system.membus.trans_dist::WritebackClean        73477                       # Transaction distribution
system.membus.trans_dist::CleanEvict            14585                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15413                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15413                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          73488                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18578                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         22464                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        45036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       220445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       220445                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         3884                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       101820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       105706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 371187                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1437696                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      9405248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total      9405248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         2927                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      3413824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      3416751                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                14259695                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               61                       # Total snoops (count)
system.membus.snoopTraffic                       3904                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            131897                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001676                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.040899                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  131676     99.83%     99.83% # Request fanout histogram
system.membus.snoop_fanout::1                     221      0.17%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              131897                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3031500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           734577608                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               8.7                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             294975                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          186165500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          390376500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.6                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        4702720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2171904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6874624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      4702720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4702720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2679616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2679616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           73480                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           33936                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              107416                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        41869                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              41869                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         558795487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         258074083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             816869570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    558795487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        558795487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      318402399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            318402399                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      318402399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        558795487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        258074083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1135271969                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    114273.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     68324.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     33803.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000246896500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7025                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7025                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              291142                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             107785                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      107417                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     115258                       # Number of write requests accepted
system.mem_ctrls.readBursts                    107417                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   115258                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5290                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   985                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              5644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              6435                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              4627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              6292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              8189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              5697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              5627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              7405                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              4344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             8081                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8962                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9291                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             4726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              6181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9073                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6591                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6605                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9024                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              5836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             8239                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8487                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             8955                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             4855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5221                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1529159500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  510635000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              3444040750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14973.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33723.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        85                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    72842                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   79841                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                69.87                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                107417                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               115258                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   93339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    8576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   5600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   5684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   5687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   5694                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   5795                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   5911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    260                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    334                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        63728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    217.343711                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   144.247666                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.880604                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        26275     41.23%     41.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        19008     29.83%     71.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8006     12.56%     83.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3504      5.50%     89.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1964      3.08%     92.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1077      1.69%     93.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          635      1.00%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          478      0.75%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2781      4.36%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        63728                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7025                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      14.538790                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean      9.816143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.289798                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            1462     20.81%     20.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15            940     13.38%     34.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23          4235     60.28%     94.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           218      3.10%     97.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39            76      1.08%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            42      0.60%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            20      0.28%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             8      0.11%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71             8      0.11%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      0.09%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.03%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.01%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::184-191            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7025                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7025                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.267758                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.249967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.809376                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6093     86.73%     86.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              317      4.51%     91.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              420      5.98%     97.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              132      1.88%     99.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               35      0.50%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                9      0.13%     99.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                8      0.11%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                4      0.06%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7025                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                6536128                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  338560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7313984                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6874688                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7376512                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       776.65                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       869.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    816.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    876.51                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    8415819000                       # Total gap between requests
system.mem_ctrls.avgGap                      37794.18                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4372736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2163392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7313984                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 519585504.245815277100                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 257062654.411645889282                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 869076034.932322740555                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        73481                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        33936                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       115258                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2292073250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1151967500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 209801638000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     31192.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33945.29                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1820278.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            259082040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            137678805                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           405809040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          314525880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     664425840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       3591157890                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        209523360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         5582202855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        663.299062                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    510551250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    281060000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   7629369250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            196235760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            104286600                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           323891820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          282365460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     664425840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       3536669310                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        255437280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         5363312070                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        637.289607                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    629485250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    281060000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   7510509750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1201                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1201                       # Transaction distribution
system.iobus.trans_dist::WriteReq               23259                       # Transaction distribution
system.iobus.trans_dist::WriteResp              23259                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          112                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2340                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1200                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3884                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        45036                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   48920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          784                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          154                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1170                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          675                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         2927                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1438128                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1441055                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               175000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                31500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            22572000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             3089000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           117374992                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.4                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1166000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1552500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              106500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 150                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284747.398726                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           75    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              75                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10657656000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     60000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       938505                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           938505                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       938505                       # number of overall hits
system.cpu.icache.overall_hits::total          938505                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        73487                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          73487                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        73487                       # number of overall misses
system.cpu.icache.overall_misses::total         73487                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   4743425000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   4743425000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   4743425000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   4743425000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1011992                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1011992                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1011992                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1011992                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.072616                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.072616                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.072616                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.072616                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64547.811177                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64547.811177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64547.811177                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64547.811177                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        73477                       # number of writebacks
system.cpu.icache.writebacks::total             73477                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        73487                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        73487                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        73487                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        73487                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4669938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4669938000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4669938000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4669938000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.072616                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.072616                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.072616                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.072616                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 63547.811177                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 63547.811177                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 63547.811177                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 63547.811177                       # average overall mshr miss latency
system.cpu.icache.replacements                  73477                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       938505                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          938505                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        73487                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         73487                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   4743425000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   4743425000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1011992                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1011992                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.072616                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.072616                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64547.811177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64547.811177                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        73487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        73487                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4669938000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4669938000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.072616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.072616                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 63547.811177                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 63547.811177                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.987209                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1068368                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             73998                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.437796                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.987209                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999975                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          341                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2097471                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2097471                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       761146                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           761146                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       761146                       # number of overall hits
system.cpu.dcache.overall_hits::total          761146                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        51642                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          51642                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        51642                       # number of overall misses
system.cpu.dcache.overall_misses::total         51642                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3379772000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3379772000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3379772000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3379772000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       812788                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       812788                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       812788                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       812788                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.063537                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.063537                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.063537                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.063537                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65446.187212                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65446.187212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65446.187212                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65446.187212                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        19405                       # number of writebacks
system.cpu.dcache.writebacks::total             19405                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18259                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18259                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18259                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        33383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        33383                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        33383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        33383                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1942                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2187103500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2187103500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2187103500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2187103500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    233522500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    233522500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.041072                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.041072                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.041072                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.041072                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65515.486924                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65515.486924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65515.486924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65515.486924                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 120248.455201                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 120248.455201                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  33936                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       460692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          460692                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        21739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         21739                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1533417000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1533417000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       482431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       482431                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.045061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.045061                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 70537.605226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70537.605226                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3778                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3778                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17961                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1147                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1266327500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1266327500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    233522500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    233522500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 70504.287066                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 70504.287066                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 203594.158675                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 203594.158675                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       300454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         300454                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        29903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        29903                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1846355000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1846355000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       330357                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       330357                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.090517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.090517                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61744.808213                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61744.808213                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        14481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        14481                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        15422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          795                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    920776000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    920776000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.046683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.046683                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59705.355985                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59705.355985                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         8556                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         8556                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          567                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          567                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     43274000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     43274000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         9123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         9123                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.062151                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.062151                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76320.987654                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76320.987654                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          566                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          566                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     42632500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     42632500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.062041                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.062041                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75322.438163                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75322.438163                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         8807                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         8807                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         8807                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         8807                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  10717656000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              843780                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             34960                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             24.135584                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           42                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          807                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1695372                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1695372                       # Number of data accesses

---------- End Simulation Statistics   ----------
