#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan 18 17:18:50 2024
# Process ID: 12912
# Current directory: C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1
# Command line: vivado.exe -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/design_1_wrapper.vds
# Journal file: C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1\vivado.jou
# Running On: DESKTOP-1PFU4II, OS: Windows, CPU Frequency: 3193 MHz, CPU Physical cores: 4, Host memory: 17114 MB
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1416.246 ; gain = 150.988
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/SimpleSoC-master/IPs'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.cache/ip 
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_CORTEXM1_AXI_0_4
design_1_iobuffer_0_3

Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3100
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2253.379 ; gain = 408.973
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_CORTEXM1_AXI_0_4' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_CORTEXM1_AXI_0_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_CORTEXM1_AXI_0_4' (0#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_CORTEXM1_AXI_0_4_stub.v:5]
WARNING: [Synth 8-7071] port 'SYSRESETREQ' of module 'design_1_CORTEXM1_AXI_0_4' is unconnected for instance 'CORTEXM1_AXI_0' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:154]
WARNING: [Synth 8-7071] port 'DBGRESTARTED' of module 'design_1_CORTEXM1_AXI_0_4' is unconnected for instance 'CORTEXM1_AXI_0' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:154]
WARNING: [Synth 8-7071] port 'JTAGNSW' of module 'design_1_CORTEXM1_AXI_0_4' is unconnected for instance 'CORTEXM1_AXI_0' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:154]
WARNING: [Synth 8-7023] instance 'CORTEXM1_AXI_0' of module 'design_1_CORTEXM1_AXI_0_4' has 50 connections declared, but only 47 given [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:154]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_4' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_axi_bram_ctrl_0_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_4' (0#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_axi_bram_ctrl_0_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_bram_3' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_axi_bram_ctrl_0_bram_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_3' (0#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_axi_bram_ctrl_0_bram_3_stub.v:5]
WARNING: [Synth 8-7071] port 'rsta_busy' of module 'design_1_axi_bram_ctrl_0_bram_3' is unconnected for instance 'axi_bram_ctrl_0_bram' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:250]
WARNING: [Synth 8-7071] port 'rstb_busy' of module 'design_1_axi_bram_ctrl_0_bram_3' is unconnected for instance 'axi_bram_ctrl_0_bram' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:250]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'design_1_axi_bram_ctrl_0_bram_3' has 16 connections declared, but only 14 given [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:250]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_3' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_3' (0#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_axi_gpio_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_2' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_axi_smc_2_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_2' (0#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_axi_smc_2_stub.v:5]
WARNING: [Synth 8-7071] port 'M00_AXI_awqos' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:286]
WARNING: [Synth 8-7071] port 'M00_AXI_awuser' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:286]
WARNING: [Synth 8-7071] port 'M00_AXI_arqos' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:286]
WARNING: [Synth 8-7071] port 'M00_AXI_aruser' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:286]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:286]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'design_1_axi_smc_2' is unconnected for instance 'axi_smc' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:286]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_2' has 91 connections declared, but only 85 given [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:286]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_3' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_clk_wiz_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_3' (0#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_clk_wiz_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_iobuffer_0_3' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_iobuffer_0_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_iobuffer_0_3' (0#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_iobuffer_0_3_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_reset_inv_0_4' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_reset_inv_0_4_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_reset_inv_0_4' (0#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_reset_inv_0_4_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_100M_3' [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_rst_clk_wiz_100M_3_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_100M_3' (0#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/.Xil/Vivado-12912-DESKTOP-1PFU4II/realtime/design_1_rst_clk_wiz_100M_3_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_clk_wiz_100M_3' is unconnected for instance 'rst_clk_wiz_100M' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:385]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_clk_wiz_100M_3' is unconnected for instance 'rst_clk_wiz_100M' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:385]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_clk_wiz_100M_3' is unconnected for instance 'rst_clk_wiz_100M' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:385]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_clk_wiz_100M_3' is unconnected for instance 'rst_clk_wiz_100M' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:385]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_100M' of module 'design_1_rst_clk_wiz_100M_3' has 10 connections declared, but only 6 given [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:385]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_3' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_3/synth/design_1_xlconstant_0_3.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_7_xlconstant' [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_7_xlconstant' (0#1) [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ipshared/badb/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_3' (0#1) [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_3/synth/design_1_xlconstant_0_3.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2349.133 ; gain = 504.727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2367.047 ; gain = 522.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2367.047 ; gain = 522.641
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 2367.047 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_CORTEXM1_AXI_0_4/design_1_CORTEXM1_AXI_0_4/design_1_CORTEXM1_AXI_0_4_in_context.xdc] for cell 'design_1_i/CORTEXM1_AXI_0'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_CORTEXM1_AXI_0_4/design_1_CORTEXM1_AXI_0_4/design_1_CORTEXM1_AXI_0_4_in_context.xdc] for cell 'design_1_i/CORTEXM1_AXI_0'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_4_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_4/design_1_axi_bram_ctrl_0_4_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_3/design_1_axi_bram_ctrl_0_bram_3/design_1_axi_bram_ctrl_0_bram_3_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_3/design_1_axi_bram_ctrl_0_bram_3/design_1_axi_bram_ctrl_0_bram_3_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_in_context.xdc] for cell 'design_1_i/axi_gpio_0'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/design_1_axi_smc_2/design_1_axi_smc_2_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_axi_smc_2/design_1_axi_smc_2/design_1_axi_smc_2_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_3/design_1_clk_wiz_3/design_1_clk_wiz_3_in_context.xdc] for cell 'design_1_i/clk_wiz'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_3/design_1_clk_wiz_3/design_1_clk_wiz_3_in_context.xdc] for cell 'design_1_i/clk_wiz'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_iobuffer_0_3/design_1_iobuffer_0_3/design_1_iobuffer_0_3_in_context.xdc] for cell 'design_1_i/iobuffer_0'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_iobuffer_0_3/design_1_iobuffer_0_3/design_1_iobuffer_0_3_in_context.xdc] for cell 'design_1_i/iobuffer_0'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_reset_inv_0_4/design_1_reset_inv_0_4/design_1_reset_inv_0_4_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_reset_inv_0_4/design_1_reset_inv_0_4/design_1_reset_inv_0_4_in_context.xdc] for cell 'design_1_i/reset_inv_0'
Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_3/design_1_rst_clk_wiz_100M_3/design_1_rst_clk_wiz_100M_3_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Finished Parsing XDC File [c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_100M_3/design_1_rst_clk_wiz_100M_3/design_1_rst_clk_wiz_100M_3_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_100M'
Parsing XDC File [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/Arty-A7-35-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/Arty-A7-35-Master.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'sys_clk'. [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/Arty-A7-35-Master.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'led_4bits[0]'. [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/Arty-A7-35-Master.xdc:31]
WARNING: [Vivado 12-584] No ports matched 'led_4bits[1]'. [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/Arty-A7-35-Master.xdc:32]
WARNING: [Vivado 12-584] No ports matched 'led_4bits[2]'. [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/Arty-A7-35-Master.xdc:33]
WARNING: [Vivado 12-584] No ports matched 'led_4bits[3]'. [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/Arty-A7-35-Master.xdc:34]
WARNING: [Vivado 12-507] No nets matched 'SWDCLK_IBUF'. [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/Arty-A7-35-Master.xdc:45]
Finished Parsing XDC File [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/Arty-A7-35-Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/Arty-A7-35-Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/Arty-A7-35-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2394.926 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_3/design_1_clk_wiz_3/design_1_clk_wiz_3_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  c:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_3/design_1_clk_wiz_3/design_1_clk_wiz_3_in_context.xdc, line 4).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/CORTEXM1_AXI_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_gpio_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/iobuffer_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/reset_inv_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_clk_wiz_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_CORTEXM1_AXI_0_4       |         1|
|2     |design_1_axi_bram_ctrl_0_4      |         1|
|3     |design_1_axi_bram_ctrl_0_bram_3 |         1|
|4     |design_1_axi_gpio_0_3           |         1|
|5     |design_1_axi_smc_2              |         1|
|6     |design_1_clk_wiz_3              |         1|
|7     |design_1_iobuffer_0_3           |         1|
|8     |design_1_reset_inv_0_4          |         1|
|9     |design_1_rst_clk_wiz_100M_3     |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |design_1_CORTEXM1_AXI_0       |     1|
|2     |design_1_axi_bram_ctrl_0      |     1|
|3     |design_1_axi_bram_ctrl_0_bram |     1|
|4     |design_1_axi_gpio_0           |     1|
|5     |design_1_axi_smc              |     1|
|6     |design_1_clk_wiz              |     1|
|7     |design_1_iobuffer_0           |     1|
|8     |design_1_reset_inv_0          |     1|
|9     |design_1_rst_clk_wiz_100M     |     1|
|10    |IBUF                          |     4|
|11    |OBUF                          |     6|
+------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 2394.926 ; gain = 550.520
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 2394.926 ; gain = 522.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:46 . Memory (MB): peak = 2394.926 ; gain = 550.520
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2394.926 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2394.926 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5ad4c5b3
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:45 ; elapsed = 00:01:03 . Memory (MB): peak = 2394.926 ; gain = 925.250
INFO: [Common 17-1381] The checkpoint 'C:/Users/kmironp/Desktop/Szakdoga_vegso/Kodok/ArtySimpleSoC/ArtySOC/ArtySOC.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jan 18 17:20:20 2024...
