#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Aug  5 09:57:16 2019
# Process ID: 10640
# Current directory: E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_channel_switcher_0_0_synth_1
# Command line: vivado.exe -log design_1_channel_switcher_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_channel_switcher_0_0.tcl
# Log file: E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_channel_switcher_0_0_synth_1/design_1_channel_switcher_0_0.vds
# Journal file: E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_channel_switcher_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_channel_switcher_0_0.tcl -notrace
Command: synth_design -top design_1_channel_switcher_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7876 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 457.563 ; gain = 103.465
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_channel_switcher_0_0' [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ip/design_1_channel_switcher_0_0/synth/design_1_channel_switcher_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'channel_switcher' [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/775b/channel_switcher.v:23]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'channel_switcher' (1#1) [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ipshared/775b/channel_switcher.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_channel_switcher_0_0' (2#1) [e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ip/design_1_channel_switcher_0_0/synth/design_1_channel_switcher_0_0.v:57]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[31]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[30]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[29]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[28]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[27]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[26]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[25]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[24]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[23]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[22]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[21]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[20]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[19]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[18]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[17]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[16]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[15]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[14]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[13]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[12]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[11]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[10]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[9]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[8]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[3]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[2]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[1]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port channel_sel[0]
WARNING: [Synth 8-3331] design channel_switcher has unconnected port s_axis_aclk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 511.945 ; gain = 157.848
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 511.945 ; gain = 157.848
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 511.945 ; gain = 157.848
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 856.023 ; gain = 0.191
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 856.023 ; gain = 501.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 856.023 ; gain = 501.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 856.023 ; gain = 501.926
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 856.023 ; gain = 501.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module channel_switcher 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   4 Input      8 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_channel_switcher_0_0 has port m_axis_channel_0_tkeep[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_channel_switcher_0_0 has port m_axis_channel_0_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_channel_switcher_0_0 has port m_axis_channel_1_tkeep[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_channel_switcher_0_0 has port m_axis_channel_1_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_channel_switcher_0_0 has port m_axis_channel_2_tkeep[0] driven by constant 1
INFO: [Synth 8-3917] design design_1_channel_switcher_0_0 has port m_axis_channel_2_tstrb[0] driven by constant 1
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[31]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[30]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[29]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[28]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[27]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[26]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[25]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[24]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[23]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[22]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[21]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[20]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[19]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[18]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[17]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[16]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[15]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[14]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[13]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[12]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[11]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[10]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[9]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[8]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[3]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[2]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[1]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port channel_sel[0]
WARNING: [Synth 8-3331] design design_1_channel_switcher_0_0 has unconnected port s_axis_aclk
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 856.023 ; gain = 501.926
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 869.313 ; gain = 515.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 869.313 ; gain = 515.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 869.461 ; gain = 515.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 870.586 ; gain = 516.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 870.586 ; gain = 516.488
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 870.586 ; gain = 516.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 870.586 ; gain = 516.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 870.586 ; gain = 516.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 870.586 ; gain = 516.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT5 |    33|
|3     |LUT6 |     1|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    35|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 870.586 ; gain = 516.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 29 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:37 . Memory (MB): peak = 870.586 ; gain = 172.410
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 870.586 ; gain = 516.488
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 58 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:56 . Memory (MB): peak = 890.426 ; gain = 548.777
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_channel_switcher_0_0_synth_1/design_1_channel_switcher_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP e:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.srcs/sources_1/bd/design_1/ip/design_1_channel_switcher_0_0/design_1_channel_switcher_0_0.xci
INFO: [Common 17-1381] The checkpoint 'E:/WorkSpace/project/FPGA/prj_accelerate/prj_accelerate/prj_accelerate.runs/design_1_channel_switcher_0_0_synth_1/design_1_channel_switcher_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_channel_switcher_0_0_utilization_synth.rpt -pb design_1_channel_switcher_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 890.426 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Aug  5 09:58:30 2019...
