Warning (10268): Verilog HDL information at Synth_Test.sv(137): always construct contains both blocking and non-blocking assignments File: C:/Users/abdo_/Desktop/VLSI_Project/Synth_Test.sv Line: 137
