{
  "design": {
    "design_info": {
      "boundary_crc": "0x511D462014B63EEC",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../MLP.gen/sources_1/bd/design_1",
      "name": "design_1",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.2"
    },
    "design_tree": {
      "Perceptron_BRAM_0": "",
      "test_weights_0": ""
    },
    "ports": {
      "CLK": {
        "direction": "I"
      },
      "Output_Value": {
        "direction": "O",
        "left": "31",
        "right": "0"
      },
      "RST": {
        "direction": "I"
      },
      "Enable": {
        "direction": "I"
      },
      "Valid": {
        "direction": "O"
      },
      "Input_Value": {
        "direction": "I",
        "left": "31",
        "right": "0"
      }
    },
    "components": {
      "Perceptron_BRAM_0": {
        "vlnv": "xilinx.com:module_ref:Perceptron_BRAM:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_Perceptron_BRAM_0_0",
        "xci_path": "ip/design_1_Perceptron_BRAM_0_0/design_1_Perceptron_BRAM_0_0.xci",
        "inst_hier_path": "Perceptron_BRAM_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "Perceptron_BRAM",
          "boundary_crc": "0x0"
        },
        "ports": {
          "Enable": {
            "direction": "I"
          },
          "Input_Value": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "Reset",
                "value_src": "constant"
              }
            }
          },
          "Reset": {
            "type": "rst",
            "direction": "I"
          },
          "w_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "Valid": {
            "direction": "O"
          },
          "Output_Value": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "addr": {
            "direction": "O",
            "left": "9",
            "right": "0"
          }
        }
      },
      "test_weights_0": {
        "vlnv": "xilinx.com:module_ref:test_weights:1.0",
        "ip_revision": "1",
        "xci_name": "design_1_test_weights_0_1",
        "xci_path": "ip/design_1_test_weights_0_1/design_1_test_weights_0_1.xci",
        "inst_hier_path": "test_weights_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "test_weights",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "addr": {
            "direction": "I",
            "left": "9",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "319",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "Enable_1": {
        "ports": [
          "Enable",
          "Perceptron_BRAM_0/Enable"
        ]
      },
      "Input_Value_1": {
        "ports": [
          "Input_Value",
          "Perceptron_BRAM_0/Input_Value"
        ]
      },
      "Perceptron_BRAM_0_Output_Value": {
        "ports": [
          "Perceptron_BRAM_0/Output_Value",
          "Output_Value"
        ]
      },
      "Perceptron_BRAM_0_Valid": {
        "ports": [
          "Perceptron_BRAM_0/Valid",
          "Valid"
        ]
      },
      "Perceptron_BRAM_0_addr": {
        "ports": [
          "Perceptron_BRAM_0/addr",
          "test_weights_0/addr"
        ]
      },
      "RST_1": {
        "ports": [
          "RST",
          "Perceptron_BRAM_0/Reset"
        ]
      },
      "clk_1": {
        "ports": [
          "CLK",
          "Perceptron_BRAM_0/Clock",
          "test_weights_0/clk"
        ]
      }
    }
  }
}