i = 00
data_ii = 00
data_if = 00.500000
data_outi = 02
data_outof = 03.000000
i = 01
data_ii = 01
data_if = 01.500000
data_outi = 03
data_outof = 04.000000
i = 02
data_ii = 02
data_if = 02.500000
data_outi = 04
data_outof = 05.000000
i = 03
data_ii = 03
data_if = 03.500000
data_outi = 05
data_outof = 06.000000

G:\QH_WORK\Demo\hls_prj\demo_test\solution1\sim\verilog>set PATH= 

G:\QH_WORK\Demo\hls_prj\demo_test\solution1\sim\verilog>call D:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_demo_test_top glbl -prj demo_test.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s demo_test -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_demo_test_top glbl -prj demo_test.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s demo_test -debug wave 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/demo_test.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_demo_test_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/demo_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_test
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/demo_test_fadd_32bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_test_fadd_32bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/demo_test_mux_42_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module demo_test_mux_42_cud
INFO: [VRFC 10-163] Analyzing VHDL file "G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/ip/xil_defaultlib/demo_test_ap_fadd_2_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'demo_test_ap_fadd_2_full_dsp_32'
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/demo_test_ap_fadd_2_full_dsp_32.vhd:195]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg
Compiling package floating_point_v7_1_7.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=24,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_7.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_7.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=10,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture demo_test_ap_fadd_2_full_dsp_32_arch of entity xil_defaultlib.demo_test_ap_fadd_2_full_dsp_32 [demo_test_ap_fadd_2_full_dsp_32_...]
Compiling module xil_defaultlib.demo_test_fadd_32bkb
Compiling module xil_defaultlib.demo_test_mux_42_cud(ID=1,din4_W...
Compiling module xil_defaultlib.demo_test
Compiling module xil_defaultlib.apatb_demo_test_top
Compiling module work.glbl
Built simulation snapshot demo_test

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/xsim.dir/demo_test/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jun 15 17:06:28 2020...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source xsim.dir/demo_test/xsim_script.tcl
# xsim {demo_test} -autoloadwcfg -tclbatch {demo_test.tcl}
Vivado Simulator 2018.3
Time resolution is 1 ps
source demo_test.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set fdataOutCtrl_group [add_wave_group fdataOutCtrl(wire) -into $coutputgroup]
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataOutCtrl_3 -into $fdataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataOutCtrl_2 -into $fdataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataOutCtrl_1 -into $fdataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataOutCtrl_0 -into $fdataOutCtrl_group -radix hex
## set idataOutCtrl_group [add_wave_group idataOutCtrl(wire) -into $coutputgroup]
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataOutCtrl_3 -into $idataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataOutCtrl_2 -into $idataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataOutCtrl_1 -into $idataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataOutCtrl_0 -into $idataOutCtrl_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set fdataInCtrl_group [add_wave_group fdataInCtrl(wire) -into $cinputgroup]
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataInCtrl_3 -into $fdataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataInCtrl_2 -into $fdataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataInCtrl_1 -into $fdataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/fdataInCtrl_0 -into $fdataInCtrl_group -radix hex
## set idataInCtrl_group [add_wave_group idataInCtrl(wire) -into $cinputgroup]
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataInCtrl_3 -into $idataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataInCtrl_2 -into $idataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataInCtrl_1 -into $idataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/idataInCtrl_0 -into $idataInCtrl_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_start -into $blocksiggroup
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_done -into $blocksiggroup
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_idle -into $blocksiggroup
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_demo_test_top/AESL_inst_demo_test/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_demo_test_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_demo_test_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_demo_test_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_idataInCtrl_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_idataInCtrl_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_idataInCtrl_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_idataInCtrl_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_fdataInCtrl_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_fdataInCtrl_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_fdataInCtrl_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_fdataInCtrl_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_idataOutCtrl_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_idataOutCtrl_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_idataOutCtrl_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_idataOutCtrl_3 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_fdataOutCtrl_0 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_fdataOutCtrl_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_fdataOutCtrl_2 -into $tb_portdepth_group -radix hex
## add_wave /apatb_demo_test_top/LENGTH_fdataOutCtrl_3 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_fdataOutCtrl_group [add_wave_group fdataOutCtrl(wire) -into $tbcoutputgroup]
## add_wave /apatb_demo_test_top/fdataOutCtrl_3 -into $tb_fdataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/fdataOutCtrl_2 -into $tb_fdataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/fdataOutCtrl_1 -into $tb_fdataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/fdataOutCtrl_0 -into $tb_fdataOutCtrl_group -radix hex
## set tb_idataOutCtrl_group [add_wave_group idataOutCtrl(wire) -into $tbcoutputgroup]
## add_wave /apatb_demo_test_top/idataOutCtrl_3 -into $tb_idataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/idataOutCtrl_2 -into $tb_idataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/idataOutCtrl_1 -into $tb_idataOutCtrl_group -radix hex
## add_wave /apatb_demo_test_top/idataOutCtrl_0 -into $tb_idataOutCtrl_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_fdataInCtrl_group [add_wave_group fdataInCtrl(wire) -into $tbcinputgroup]
## add_wave /apatb_demo_test_top/fdataInCtrl_3 -into $tb_fdataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/fdataInCtrl_2 -into $tb_fdataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/fdataInCtrl_1 -into $tb_fdataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/fdataInCtrl_0 -into $tb_fdataInCtrl_group -radix hex
## set tb_idataInCtrl_group [add_wave_group idataInCtrl(wire) -into $tbcinputgroup]
## add_wave /apatb_demo_test_top/idataInCtrl_3 -into $tb_idataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/idataInCtrl_2 -into $tb_idataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/idataInCtrl_1 -into $tb_idataInCtrl_group -radix hex
## add_wave /apatb_demo_test_top/idataInCtrl_0 -into $tb_idataInCtrl_group -radix hex
## save_wave_config demo_test.wcfg
## run all
Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_demo_test_top/AESL_inst_demo_test/demo_test_fadd_32bkb_U1/demo_test_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: D:\Xilinx\Vivado\2018.3\data/vhdl/src/unisims/primitive/DSP48E1.vhd
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "355000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 395 ns : File "G:/QH_WORK/Demo/hls_prj/demo_test/solution1/sim/verilog/demo_test.autotb.v" Line 1067
## quit
INFO: [Common 17-206] Exiting xsim at Mon Jun 15 17:06:33 2020...
i = 00
data_ii = 00
data_if = 00.500000
data_outi = 02
data_outof = 03.000000
i = 01
data_ii = 01
data_if = 01.500000
data_outi = 03
data_outof = 04.000000
i = 02
data_ii = 02
data_if = 02.500000
data_outi = 04
data_outof = 05.000000
i = 03
data_ii = 03
data_if = 03.500000
data_outi = 05
data_outof = 06.000000
