# compile vhdl design source files
vhdl xil_defaultlib  "../../../Teste_5_RAM.srcs/sources_1/new/RAM.vhd"
vhdl xil_defaultlib  "../../../Teste_5_RAM.srcs/sources_1/new/RAM_controller.vhd"
vhdl xil_defaultlib  "../../../Teste_5_RAM.srcs/sources_1/new/top_module.vhd"
vhdl xil_defaultlib  "../../../Teste_5_RAM.srcs/sources_1/new/tb_top_module.vhd"

# Do not sort compile order
nosort
