<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2020.06.25.23:47:41"
 outputDirectory="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="MAX 10"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10M16SAU169C8G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="8"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_I2S_BCLK_MST_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_I2S_BCLK_MST_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_I2S_BCLK_MST_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="adc" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="adc_export" direction="input" role="export" width="8" />
  </interface>
  <interface name="altpll_locked" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="altpll_locked_export"
       direction="output"
       role="export"
       width="1" />
  </interface>
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="48000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="codec_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="8000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="codec_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="codec_reset" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="codec_reset_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="grove1" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="grove1_in_port" direction="input" role="in_port" width="2" />
   <port name="grove1_out_port" direction="output" role="out_port" width="2" />
  </interface>
  <interface name="i2s" kind="conduit" start="0">
   <property name="associatedClock" value="i2s_bclk_mst" />
   <property name="associatedReset" value="reset" />
   <port name="i2s_lrclk_i_mst" direction="input" role="lrclk_i_mst" width="1" />
   <port name="i2s_data_i_mst" direction="input" role="data_i_mst" width="1" />
   <port name="i2s_data_o_mst" direction="output" role="data_o_mst" width="1" />
   <port
       name="i2s_lrclk_o_slv"
       direction="output"
       role="lrclk_o_slv"
       width="1" />
   <port name="i2s_data_o_slv" direction="output" role="data_o_slv" width="1" />
   <port
       name="i2s_bitclk_o_slv"
       direction="output"
       role="bitclk_o_slv"
       width="1" />
  </interface>
  <interface name="i2s_bclk_mst" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="i2s_bclk_mst_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="new_sdram_controller_0_wire" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port
       name="new_sdram_controller_0_wire_addr"
       direction="output"
       role="addr"
       width="13" />
   <port
       name="new_sdram_controller_0_wire_ba"
       direction="output"
       role="ba"
       width="2" />
   <port
       name="new_sdram_controller_0_wire_cas_n"
       direction="output"
       role="cas_n"
       width="1" />
   <port
       name="new_sdram_controller_0_wire_cke"
       direction="output"
       role="cke"
       width="1" />
   <port
       name="new_sdram_controller_0_wire_cs_n"
       direction="output"
       role="cs_n"
       width="1" />
   <port
       name="new_sdram_controller_0_wire_dq"
       direction="bidir"
       role="dq"
       width="16" />
   <port
       name="new_sdram_controller_0_wire_dqm"
       direction="output"
       role="dqm"
       width="2" />
   <port
       name="new_sdram_controller_0_wire_ras_n"
       direction="output"
       role="ras_n"
       width="1" />
   <port
       name="new_sdram_controller_0_wire_we_n"
       direction="output"
       role="we_n"
       width="1" />
  </interface>
  <interface name="oe" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="oe_export" direction="output" role="export" width="1" />
  </interface>
  <interface name="onbrd_led" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="onbrd_led_pwm_out" direction="output" role="pwm_out" width="4" />
  </interface>
  <interface name="pmod2" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="pmod2_export" direction="input" role="export" width="4" />
  </interface>
  <interface name="qspi" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="qspi_dclk" direction="output" role="dclk" width="1" />
   <port name="qspi_ncs" direction="output" role="ncs" width="1" />
   <port name="qspi_data" direction="bidir" role="data" width="4" />
  </interface>
  <interface name="reset" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="reset_reset_n" direction="input" role="reset_n" width="1" />
  </interface>
  <interface name="sdclk_clk" kind="clock" start="1">
   <property name="associatedDirectClock" value="" />
   <property name="clockRate" value="100000000" />
   <property name="clockRateKnown" value="true" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="sdclk_clk_clk" direction="output" role="clk" width="1" />
  </interface>
  <interface name="uart" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="uart_rxd" direction="input" role="rxd" width="1" />
   <port name="uart_txd" direction="output" role="txd" width="1" />
   <port name="uart_cts_n" direction="input" role="cts_n" width="1" />
   <port name="uart_rts_n" direction="output" role="rts_n" width="1" />
  </interface>
  <interface name="wb" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="wb_ack_i" direction="input" role="ack_i" width="1" />
   <port name="wb_adr_o" direction="output" role="adr_o" width="32" />
   <port name="wb_clk_o" direction="output" role="clk_o" width="1" />
   <port name="wb_cyc_o" direction="output" role="cyc_o" width="1" />
   <port name="wb_dat_i" direction="input" role="dat_i" width="32" />
   <port name="wb_dat_o" direction="output" role="dat_o" width="32" />
   <port name="wb_err_i" direction="input" role="err_i" width="1" />
   <port name="wb_rst_o" direction="output" role="rst_o" width="1" />
   <port name="wb_rty_i" direction="input" role="rty_i" width="1" />
   <port name="wb_sel_o" direction="output" role="sel_o" width="4" />
   <port name="wb_stb_o" direction="output" role="stb_o" width="1" />
   <port name="wb_we_o" direction="output" role="we_o" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="candy_gw_qsys:1.0:AUTO_CLK_CLOCK_DOMAIN=-1,AUTO_CLK_CLOCK_RATE=-1,AUTO_CLK_RESET_DOMAIN=-1,AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=8,AUTO_GENERATION_ID=1593096333,AUTO_I2S_BCLK_MST_CLOCK_DOMAIN=-1,AUTO_I2S_BCLK_MST_CLOCK_RATE=-1,AUTO_I2S_BCLK_MST_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(altpll:18.1:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=48000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=24,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=5,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=12,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=25,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=12,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=25,CLK2_PHASE_SHIFT=-83333,CLK3_DIVIDE_BY=6,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=1,CLK3_PHASE_SHIFT=0,CLK4_DIVIDE_BY=4,CLK4_DUTY_CYCLE=50,CLK4_MULTIPLY_BY=1,CLK4_PHASE_SHIFT=0,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 12 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 5 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 6 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 4 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 1 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 25 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 0 CT#INCLK0_INPUT_FREQUENCY 20833 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 25 CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT -83333 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 24 CT#CLK1_DIVIDE_BY 12 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 48.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 12.00000000 PT#OUTPUT_FREQ3 8.00000000 PT#OUTPUT_FREQ2 100.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 10.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 0.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#DIV_FACTOR4 1 PT#PHASE_SHIFT2 -3000.00000000 PT#DIV_FACTOR3 1 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR1 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 12.000000 PT#EFF_OUTPUT_FREQ_VALUE3 8.000000 PT#EFF_OUTPUT_FREQ_VALUE2 100.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 10.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#STICKY_CLK4 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1581054510029763.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20833,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_USED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT=)(avalon_i2s:0.1:DATA_WIDTH=32)(avalon_pwm:1.0:PWM_COUNTER_MAX=60000,WIDTH=3)(avalon_wb:1.0:)(clock_source:18.1:clockFrequency=48000000,clockFrequencyKnown=true,inputClockFrequency=0,resetSynchronousEdges=NONE)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_avalon_dma:18.1:actualDmaTransactionRegisterWidth=25,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=2048,maxBurstSize=128,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;fifo_rx.out&apos; start=&apos;0x0&apos; end=&apos;0x4&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=4,readSlaveAddressWidthMax=2,readSlaveDataWidthMax=32,softresetEnable=true,useRegistersForFIFO=false,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=33554432,writeSlaveAddressWidthMax=25,writeSlaveDataWidthMax=16)(altera_avalon_dma:18.1:actualDmaTransactionRegisterWidth=25,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=2048,maxBurstSize=128,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=33554432,readSlaveAddressWidthMax=25,readSlaveDataWidthMax=16,softresetEnable=true,useRegistersForFIFO=false,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;fifo_tx.in&apos; start=&apos;0x0&apos; end=&apos;0x4&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=4,writeSlaveAddressWidthMax=2,writeSlaveDataWidthMax=32)(altera_avalon_fifo:18.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=8,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=true,derived_use_avalonMM_wr_slave=true,derived_use_avalonST_sink=false,derived_use_avalonST_source=false,deviceFamilyString=MAX 10,errorWidth=0,fifoDepth=1024,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=4,useBackpressure=false,useIRQ=true,usePacket=false,useReadControl=false,useRegister=false,useWriteControl=true)(altera_avalon_fifo:18.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=8,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=true,derived_use_avalonMM_wr_slave=true,derived_use_avalonST_sink=false,derived_use_avalonST_source=false,deviceFamilyString=MAX 10,errorWidth=0,fifoDepth=1024,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=4,useBackpressure=false,useIRQ=true,usePacket=false,useReadControl=false,useRegister=false,useWriteControl=false)(intel_generic_serial_flash_interface_top:18.1:ADDR_WIDTH=19,AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_SPEEDGRADE=8,CHIP_SELECT_BYPASS=false,CHIP_SELS=1,DEBUG_OPTION=0,DEFAULT_VALUE_REG_0=1,DEFAULT_VALUE_REG_1=16,DEFAULT_VALUE_REG_2=0,DEFAULT_VALUE_REG_3=0,DEFAULT_VALUE_REG_4=0,DEFAULT_VALUE_REG_5=3,DEFAULT_VALUE_REG_6=28674,DEFAULT_VALUE_REG_7=6149,DEVICE_DENSITY=128,DEVICE_FAMILY=MAX 10,ENABLE_SIM_MODEL=false,INTENDED_DEVICE_FAMILY=MAX 10,PIPE_CMD_GEN_CMD=0,PIPE_CSR=0,PIPE_MUX_CMD=0,PIPE_XIP=0,USE_CHIP_SEL_FROM_CSR=1,gui_use_asmiblock=false,gui_use_gpio=true(intel_generic_serial_flash_interface_csr:18.1:ADD_W=6,CHIP_SELECT_BYPASS=false,CHIP_SELECT_EN=true,DEFAULT_VALUE_REG_0=1,DEFAULT_VALUE_REG_1=16,DEFAULT_VALUE_REG_2=0,DEFAULT_VALUE_REG_3=0,DEFAULT_VALUE_REG_4=0,DEFAULT_VALUE_REG_5=3,DEFAULT_VALUE_REG_6=28674,DEFAULT_VALUE_REG_7=6149)(intel_generic_serial_flash_interface_xip:18.1:ADDR_WIDTH=32,CHIP_SELECT_EN=true(intel_generic_serial_flash_interface_xip:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)))(intel_generic_serial_flash_interface_addr:18.1:ADDR_WIDTH=22,DEVICE_FAMILY=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=,NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=32,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=fixed-priority,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=2,ST_DATA_W=32,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(intel_generic_serial_flash_interface_cmd:18.1:)(intel_generic_serial_flash_interface_if_ctrl:18.1:DATA_LENGTH=4,DATA_WIDTH=STANDARD,DEV_FAMILY=MAX 10,DISABLE_ASMIBLOCK=false,ENABLE_SIM=false,ENABLE_SIM_MODEL=false,MODE_LENGTH=4,NCS_LENGTH=1,NCS_NUM=1,USE_GPIO=true(intel_generic_serial_flash_interface_if_ctrl:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0))(intel_generic_serial_flash_interface_if_ctrl:18.1:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)))(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8)(altera_avalon_new_sdram_controller:18.1:TAC=6.0,TMRD=3,TRCD=21.0,TRFC=63.0,TRP=21.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=9,componentName=candy_gw_qsys_new_sdram_controller_0,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=7.8,registerDataIn=true,rowWidth=13,size=33554432)(altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_SPEEDGRADE=8,bht_ramBlockType=Automatic,breakAbsoluteAddr=69208096,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;avalon_wb.s1&apos; start=&apos;0x4201000&apos; end=&apos;0x4201400&apos; type=&apos;avalon_wb.s1&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x4201400&apos; end=&apos;0x4201800&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;slave name=&apos;dma_tx.control_port_slave&apos; start=&apos;0x4201A00&apos; end=&apos;0x4201A20&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x4201A20&apos; end=&apos;0x4201A40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;avalon_pwm_0.s1&apos; start=&apos;0x4201A40&apos; end=&apos;0x4201A60&apos; type=&apos;avalon_pwm.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4201A60&apos; end=&apos;0x4201A80&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x4201A80&apos; end=&apos;0x4201AA0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;fifo_rx.in_csr&apos; start=&apos;0x4201AA0&apos; end=&apos;0x4201AC0&apos; type=&apos;altera_avalon_fifo.in_csr&apos; /&gt;&lt;slave name=&apos;dma_rx.control_port_slave&apos; start=&apos;0x4201AC0&apos; end=&apos;0x4201AE0&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;avalon_i2s_0.s1&apos; start=&apos;0x4201AE0&apos; end=&apos;0x4201AF0&apos; type=&apos;avalon_i2s.s1&apos; /&gt;&lt;slave name=&apos;pio_6.s1&apos; start=&apos;0x4201AF0&apos; end=&apos;0x4201B00&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_3.s1&apos; start=&apos;0x4201B00&apos; end=&apos;0x4201B10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x4201B10&apos; end=&apos;0x4201B20&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_5.s1&apos; start=&apos;0x4201B20&apos; end=&apos;0x4201B30&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_4.s1&apos; start=&apos;0x4201B30&apos; end=&apos;0x4201B40&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x4201B40&apos; end=&apos;0x4201B50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x4201B50&apos; end=&apos;0x4201B58&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4201B58&apos; end=&apos;0x4201B60&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtaguart_0.avalon_jtag_slave&apos; start=&apos;0x4201B60&apos; end=&apos;0x4201B68&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=new_sdram_controller_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=0,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=0,resetSlave=onchip_flash_0.data,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=7,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=69208096,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;avalon_wb.s1&apos; start=&apos;0x4201000&apos; end=&apos;0x4201400&apos; type=&apos;avalon_wb.s1&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x4201400&apos; end=&apos;0x4201800&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;slave name=&apos;dma_tx.control_port_slave&apos; start=&apos;0x4201A00&apos; end=&apos;0x4201A20&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x4201A20&apos; end=&apos;0x4201A40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;avalon_pwm_0.s1&apos; start=&apos;0x4201A40&apos; end=&apos;0x4201A60&apos; type=&apos;avalon_pwm.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4201A60&apos; end=&apos;0x4201A80&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x4201A80&apos; end=&apos;0x4201AA0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;fifo_rx.in_csr&apos; start=&apos;0x4201AA0&apos; end=&apos;0x4201AC0&apos; type=&apos;altera_avalon_fifo.in_csr&apos; /&gt;&lt;slave name=&apos;dma_rx.control_port_slave&apos; start=&apos;0x4201AC0&apos; end=&apos;0x4201AE0&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;avalon_i2s_0.s1&apos; start=&apos;0x4201AE0&apos; end=&apos;0x4201AF0&apos; type=&apos;avalon_i2s.s1&apos; /&gt;&lt;slave name=&apos;pio_6.s1&apos; start=&apos;0x4201AF0&apos; end=&apos;0x4201B00&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_3.s1&apos; start=&apos;0x4201B00&apos; end=&apos;0x4201B10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x4201B10&apos; end=&apos;0x4201B20&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_5.s1&apos; start=&apos;0x4201B20&apos; end=&apos;0x4201B30&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_4.s1&apos; start=&apos;0x4201B30&apos; end=&apos;0x4201B40&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x4201B40&apos; end=&apos;0x4201B50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x4201B50&apos; end=&apos;0x4201B58&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4201B58&apos; end=&apos;0x4201B60&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtaguart_0.avalon_jtag_slave&apos; start=&apos;0x4201B60&apos; end=&apos;0x4201B68&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=new_sdram_controller_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=0,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=0,resetSlave=onchip_flash_0.data,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=7,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:))(altera_onchip_flash:18.1:ADDR_RANGE1_END_ADDR=143359,ADDR_RANGE1_OFFSET=1024,ADDR_RANGE2_END_ADDR=143359,ADDR_RANGE2_OFFSET=0,ADDR_RANGE3_OFFSET=0,AUTO_CLOCK_RATE=100000000,AVMM_DATA_ADDR_WIDTH=18,AVMM_DATA_BURSTCOUNT_WIDTH=4,AVMM_DATA_DATA_WIDTH=32,CLOCK_FREQUENCY=116.0,CONFIGURATION_MODE=Single Uncompressed Image,CONFIGURATION_SCHEME=Internal Configuration,DATA_INTERFACE=Parallel,DEVICE_FAMILY=MAX 10,DEVICE_ID=16,FLASH_ADDR_ALIGNMENT_BITS=2,FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX=120,FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX=35000000,FLASH_READ_CYCLE_MAX_INDEX=4,FLASH_RESET_CYCLE_MAX_INDEX=25,FLASH_SEQ_READ_DATA_COUNT=4,FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX=30500,INIT_FILENAME=,INIT_FILENAME_SIM=,IS_COMPRESSED_IMAGE=False,IS_DUAL_BOOT=False,IS_ERAM_SKIP=True,MAX_UFM_VALID_ADDR=47103,MAX_VALID_ADDR=143359,MIN_UFM_VALID_ADDR=0,MIN_VALID_ADDR=0,PARALLEL_MODE=true,PART_NAME=10M16SAU169C8G,READ_AND_WRITE_MODE=true,READ_BURST_COUNT=8,READ_BURST_MODE=Incrementing,SECTOR1_END_ADDR=4095,SECTOR1_MAP=1,SECTOR1_START_ADDR=0,SECTOR2_END_ADDR=8191,SECTOR2_MAP=2,SECTOR2_START_ADDR=4096,SECTOR3_END_ADDR=47103,SECTOR3_MAP=3,SECTOR3_START_ADDR=8192,SECTOR4_END_ADDR=75775,SECTOR4_MAP=4,SECTOR4_START_ADDR=47104,SECTOR5_END_ADDR=143359,SECTOR5_MAP=5,SECTOR5_START_ADDR=75776,SECTOR_ACCESS_MODE=Read and write,Read and write,Read and write,Read and write,Read and write,SECTOR_ADDRESS_MAPPING=0x00000 - 0x03fff,0x04000 - 0x07fff,0x08000 - 0x2dfff,0x2e000 - 0x49fff,0x4a000 - 0x8bfff,SECTOR_ID=1,2,3,4,5,SECTOR_READ_PROTECTION_MODE=0,SECTOR_STORAGE_TYPE=UFM,UFM,UFM,CFM,CFM,WRAPPING_BURST_MODE=false,autoInitializationFileName=candy_gw_qsys_onchip_flash_0,initFlashContent=false,initializationFileName=altera_onchip_flash.hex,initializationFileNameForSim=altera_onchip_flash.dat,useNonDefaultInitFile=false)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=InOut,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=2)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1)(altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=true,loadValue=99999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=CUSTOM,valueInSecond=0.001,watchdogPulse=2)(altera_avalon_sysid_qsys:18.1:id=549,timestamp=1593096333)(altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=99,mult=1.0E-6,period=1,periodUnits=USEC,periodUnitsString=us,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=1000000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=1.0E-6,watchdogPulse=2)(altera_avalon_uart:18.1:baud=115200,baudError=0.01,clockRate=100000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=true,useEopRegister=false,useRelativePathForSimFile=false)(altera_vic:18.1:AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=8,DAISY_CHAIN_ENABLE=0,INTERRUPT_LATENCY_CYCLES=2,NUMBER_OF_INT_PORTS=7,OVERRIDE_INTERRUPT_LATENCY=false,RIL_WIDTH=6(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_vic_csr:18.1:AUTO_I1_INTERRUPTS_USED=0,DAISY_CHAIN_ENABLE=0,NUMBER_OF_INT_PORTS=7,RIL_WIDTH=6,RRS_WIDTH=6)(altera_vic_priority:18.1:DATA_WIDTH=19,NUMBER_OF_INT_PORTS=7,PRIORITY_LATENCY=3,PRIORITY_WIDTH=6)(altera_vic_vector:18.1:DAISY_CHAIN_ENABLE=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:))(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201b60,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201900,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x03000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201ac0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201a00,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201b58,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201b50,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201400,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04100000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04200800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201aa0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201b40,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201a80,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201b30,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201b20,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201b10,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201b00,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201af0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201a60,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201a40,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201a20,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201ae0,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04201900,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x03000000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04100000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x04200800,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(interrupt:18.1:irqNumber=2)(interrupt:18.1:irqNumber=0)(interrupt:18.1:irqNumber=1)(interrupt:18.1:irqNumber=6)(interrupt:18.1:irqNumber=5)(interrupt:18.1:irqNumber=3)(interrupt:18.1:irqNumber=4)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)"
   instancePathKey="candy_gw_qsys"
   kind="candy_gw_qsys"
   version="1.0"
   name="candy_gw_qsys">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_I2S_BCLK_MST_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1593096333" />
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_I2S_BCLK_MST_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_I2S_BCLK_MST_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/candy_gw_qsys.vhd"
       type="VHDL" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/candy_gw_qsys_rst_controller.vhd"
       type="VHDL" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/candy_gw_qsys_rst_controller_002.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_altpll_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/avalon_i2s.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/avalon2pwm.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/avalon2wb.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_dma_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_dma_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_fifo_rx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_fifo_tx.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_xip_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/avst_fifo.vhd"
       type="VHDL" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_multiplexer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_asmiblock.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_gpio.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/qspi_inf_mux.vhd"
       type="VHDL" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/inf_sc_fifo_ser_data.vhd"
       type="VHDL" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_jtaguart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_new_sdram_controller_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_onchip_flash_util.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_onchip_flash.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_onchip_flash.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/rtl/altera_onchip_flash_block.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_pio_1.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_pio_3.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_pio_4.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_pio_6.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_sys_clk_timer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_sysid.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_timer_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_uart_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_vic_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_priority.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_compare2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_compare4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_vector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_1.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_016.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_3.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_4.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/avalon_i2s_hw.tcl" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/avalon_pwm_hw.tcl" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/avalon_wb_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_top/intel_generic_serial_flash_interface_top_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_csr/intel_generic_serial_flash_interface_csr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_xip/intel_generic_serial_flash_interface_xip_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_addr/intel_generic_serial_flash_interface_addr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_cmd/intel_generic_serial_flash_interface_cmd_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_if_ctrl/intel_generic_serial_flash_interface_if_ctrl_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_onchip_flash/altera_onchip_flash/altera_onchip_flash_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/top/altera_vic_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/csr/altera_vic_csr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/priority/altera_vic_priority_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/vector/altera_vic_vector_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 0 starting:candy_gw_qsys "candy_gw_qsys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>25</b> modules, <b>112</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master avalon_i2s_0.av_mm1 and slave fifo_rx.in because the master has address signal 3 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master avalon_i2s_0.av_mm1 and slave fifo_rx.in because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master avalon_i2s_0.av_mm1 and slave fifo_rx.in because they have different clock source.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>8</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces avalon_i2s_0.av_mm1 and avalon_i2s_0_av_mm1_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces fifo_rx_in_translator.avalon_anti_slave_0 and fifo_rx.in</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>13</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>15</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>18</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>20</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>24</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>26</b> modules, <b>119</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master avalon_i2s_0.av_mm2 and slave fifo_tx.out because the master has address signal 3 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master avalon_i2s_0.av_mm2 and slave fifo_tx.out because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master avalon_i2s_0.av_mm2 and slave fifo_tx.out because they have different clock source.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>6</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>8</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces avalon_i2s_0.av_mm2 and avalon_i2s_0_av_mm2_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces fifo_tx_out_translator.avalon_anti_slave_0 and fifo_tx.out</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>13</b> modules, <b>42</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>15</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>18</b> modules, <b>58</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src0 and cmd_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux.src0 and rsp_mux.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>20</b> modules, <b>72</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>24</b> modules, <b>94</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>27</b> modules, <b>126</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>24</b> modules, <b>97</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>52</b> modules, <b>209</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_0.data_master and nios2_0_data_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_0.instruction_master and nios2_0_instruction_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_tx.read_master and dma_tx_read_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_rx.write_master and dma_rx_write_master_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtaguart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtaguart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_anti_slave_0 and intel_generic_serial_flash_interface_top_0.avl_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_anti_slave_0 and intel_generic_serial_flash_interface_top_0.avl_mem</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_rx_control_port_slave_translator.avalon_anti_slave_0 and dma_rx.control_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_tx_control_port_slave_translator.avalon_anti_slave_0 and dma_tx.control_port_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sysid_control_slave_translator.avalon_anti_slave_0 and sysid.control_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_flash_0_csr_translator.avalon_anti_slave_0 and onchip_flash_0.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces vic_0_csr_access_translator.avalon_anti_slave_0 and vic_0.csr_access</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_flash_0_data_translator.avalon_anti_slave_0 and onchip_flash_0.data</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces nios2_0_debug_mem_slave_translator.avalon_anti_slave_0 and nios2_0.debug_mem_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces fifo_rx_in_csr_translator.avalon_anti_slave_0 and fifo_rx.in_csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces altpll_0_pll_slave_translator.avalon_anti_slave_0 and altpll_0.pll_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces new_sdram_controller_0_s1_translator.avalon_anti_slave_0 and new_sdram_controller_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces sys_clk_timer_s1_translator.avalon_anti_slave_0 and sys_clk_timer.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_4_s1_translator.avalon_anti_slave_0 and pio_4.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_5_s1_translator.avalon_anti_slave_0 and pio_5.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_1_s1_translator.avalon_anti_slave_0 and pio_1.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_3_s1_translator.avalon_anti_slave_0 and pio_3.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces pio_6_s1_translator.avalon_anti_slave_0 and pio_6.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces uart_0_s1_translator.avalon_anti_slave_0 and uart_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces avalon_pwm_0_s1_translator.avalon_anti_slave_0 and avalon_pwm_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces avalon_wb_s1_translator.avalon_anti_slave_0 and avalon_wb.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces timer_0_s1_translator.avalon_anti_slave_0 and timer_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces avalon_i2s_0_s1_translator.avalon_anti_slave_0 and avalon_i2s_0.s1</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>108</b> modules, <b>586</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>136</b> modules, <b>698</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>138</b> modules, <b>708</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_burst_transform"><![CDATA[After transform: <b>140</b> modules, <b>716</b> connections]]></message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>195</b> modules, <b>862</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_width_transform"><![CDATA[After transform: <b>197</b> modules, <b>870</b> connections]]></message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src11 and cmd_mux_011.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between cmd_demux.src23 and cmd_mux_023.sink0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_011.src0 and rsp_mux.sink11</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info">Inserting clock-crossing logic between rsp_demux_023.src0 and rsp_mux.sink23</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalon_ClockCrossingTransform"><![CDATA[After transform: <b>201</b> modules, <b>898</b> connections]]></message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>201</b> modules, <b>900</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>208</b> modules, <b>1110</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>28</b> modules, <b>134</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master dma_rx.read_master and slave fifo_rx.out because the master has address signal 5 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma_rx.read_master and slave fifo_rx.out because the master has chipselect signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma_rx.read_master and slave fifo_rx.out because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma_rx.read_master and slave fifo_rx.out because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_rx.read_master and dma_rx_read_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_rx_read_master_translator.avalon_universal_master_0 and fifo_rx_out_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces fifo_rx_out_translator.avalon_anti_slave_0 and fifo_rx.out</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>29</b> modules, <b>138</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Info">Interconnect is inserted between master dma_tx.write_master and slave fifo_tx.in because the master has address signal 5 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma_tx.write_master and slave fifo_tx.in because the master has chipselect signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma_tx.write_master and slave fifo_tx.in because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide.</message>
   <message level="Info">Interconnect is inserted between master dma_tx.write_master and slave fifo_tx.in because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide.</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>7</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>7</b> modules, <b>15</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_tx.write_master and dma_tx_write_master_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces dma_tx_write_master_translator.avalon_universal_master_0 and fifo_tx_in_translator.avalon_universal_slave_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces fifo_tx_in_translator.avalon_anti_slave_0 and fifo_tx.in</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>9</b> modules, <b>21</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>30</b> modules, <b>142</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>30</b> modules, <b>142</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>31</b> modules, <b>146</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>36</b> modules, <b>150</b> connections]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altpll</b> "<b>submodules/candy_gw_qsys_altpll_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>avalon_i2s</b> "<b>submodules/AVALON_I2S</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>avalon_pwm</b> "<b>submodules/AVALON2PWM</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>avalon_wb</b> "<b>submodules/AVALON2WB</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_dma</b> "<b>submodules/candy_gw_qsys_dma_rx</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_dma</b> "<b>submodules/candy_gw_qsys_dma_tx</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_fifo</b> "<b>submodules/candy_gw_qsys_fifo_rx</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_fifo</b> "<b>submodules/candy_gw_qsys_fifo_tx</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>intel_generic_serial_flash_interface_top</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/candy_gw_qsys_jtaguart_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_new_sdram_controller</b> "<b>submodules/candy_gw_qsys_new_sdram_controller_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_nios2_gen2</b> "<b>submodules/candy_gw_qsys_nios2_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_onchip_flash</b> "<b>submodules/altera_onchip_flash</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/candy_gw_qsys_pio_1</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/candy_gw_qsys_pio_3</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/candy_gw_qsys_pio_4</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/candy_gw_qsys_pio_4</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_pio</b> "<b>submodules/candy_gw_qsys_pio_6</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/candy_gw_qsys_sys_clk_timer</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_sysid_qsys</b> "<b>submodules/candy_gw_qsys_sysid</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_timer</b> "<b>submodules/candy_gw_qsys_timer_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_avalon_uart</b> "<b>submodules/candy_gw_qsys_uart_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_vic</b> "<b>submodules/candy_gw_qsys_vic_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/candy_gw_qsys_mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/candy_gw_qsys_mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/candy_gw_qsys_mm_interconnect_4</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/candy_gw_qsys_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys"><![CDATA["<b>candy_gw_qsys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 34 starting:altpll "submodules/candy_gw_qsys_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1962_sopcgen/candy_gw_qsys_altpll_0.v --source=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1962_sopcgen/candy_gw_qsys_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1963_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.965s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 33 starting:avalon_i2s "submodules/AVALON_I2S"</message>
   <message level="Info" culprit="avalon_i2s_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>avalon_i2s</b> "<b>avalon_i2s_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 32 starting:avalon_pwm "submodules/AVALON2PWM"</message>
   <message level="Info" culprit="avalon_pwm_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>avalon_pwm</b> "<b>avalon_pwm_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 31 starting:avalon_wb "submodules/AVALON2WB"</message>
   <message level="Info" culprit="avalon_wb"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>avalon_wb</b> "<b>avalon_wb</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 30 starting:altera_avalon_dma "submodules/candy_gw_qsys_dma_rx"</message>
   <message level="Info" culprit="dma_rx">softresetEnable = 1</message>
   <message level="Info" culprit="dma_rx">Starting RTL generation for module 'candy_gw_qsys_dma_rx'</message>
   <message level="Info" culprit="dma_rx">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=candy_gw_qsys_dma_rx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1967_dma_rx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1967_dma_rx_gen//candy_gw_qsys_dma_rx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="dma_rx"># 2020.06.25 23:46:23 (*)   candy_gw_qsys_dma_rx: allowing these transactions: word, hw, byte_access</message>
   <message level="Info" culprit="dma_rx">Done RTL generation for module 'candy_gw_qsys_dma_rx'</message>
   <message level="Info" culprit="dma_rx"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_dma</b> "<b>dma_rx</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 29 starting:altera_avalon_dma "submodules/candy_gw_qsys_dma_tx"</message>
   <message level="Info" culprit="dma_tx">softresetEnable = 1</message>
   <message level="Info" culprit="dma_tx">Starting RTL generation for module 'candy_gw_qsys_dma_tx'</message>
   <message level="Info" culprit="dma_tx">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=candy_gw_qsys_dma_tx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1968_dma_tx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1968_dma_tx_gen//candy_gw_qsys_dma_tx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="dma_tx"># 2020.06.25 23:46:24 (*)   candy_gw_qsys_dma_tx: allowing these transactions: word, hw, byte_access</message>
   <message level="Info" culprit="dma_tx">Done RTL generation for module 'candy_gw_qsys_dma_tx'</message>
   <message level="Info" culprit="dma_tx"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_dma</b> "<b>dma_tx</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 28 starting:altera_avalon_fifo "submodules/candy_gw_qsys_fifo_rx"</message>
   <message level="Info" culprit="fifo_rx">Starting RTL generation for module 'candy_gw_qsys_fifo_rx'</message>
   <message level="Info" culprit="fifo_rx">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=candy_gw_qsys_fifo_rx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1969_fifo_rx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1969_fifo_rx_gen//candy_gw_qsys_fifo_rx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="fifo_rx">Done RTL generation for module 'candy_gw_qsys_fifo_rx'</message>
   <message level="Info" culprit="fifo_rx"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_fifo</b> "<b>fifo_rx</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 27 starting:altera_avalon_fifo "submodules/candy_gw_qsys_fifo_tx"</message>
   <message level="Info" culprit="fifo_tx">Starting RTL generation for module 'candy_gw_qsys_fifo_tx'</message>
   <message level="Info" culprit="fifo_tx">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=candy_gw_qsys_fifo_tx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1970_fifo_tx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1970_fifo_tx_gen//candy_gw_qsys_fifo_tx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="fifo_tx">Done RTL generation for module 'candy_gw_qsys_fifo_tx'</message>
   <message level="Info" culprit="fifo_tx"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_fifo</b> "<b>fifo_tx</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 26 starting:intel_generic_serial_flash_interface_top "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>9</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>51</b> connections]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_csr</b> "<b>submodules/intel_generic_serial_flash_interface_csr</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_xip</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_xip_controller</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_addr</b> "<b>submodules/intel_generic_serial_flash_interface_addr</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_multiplexer</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_cmd</b> "<b>submodules/intel_generic_serial_flash_interface_cmd</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>intel_generic_serial_flash_interface_top</b> "<b>intel_generic_serial_flash_interface_top_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 246 starting:intel_generic_serial_flash_interface_csr "submodules/intel_generic_serial_flash_interface_csr"</message>
   <message level="Info" culprit="csr_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_csr</b> "<b>csr_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 245 starting:intel_generic_serial_flash_interface_xip "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_xip_controller"</message>
   <message level="Info" culprit="avst_fifo">"Generating: avst_fifo"</message>
   <message level="Debug" culprit="xip_controller"><![CDATA["<b>xip_controller</b>" reuses <b>intel_generic_serial_flash_interface_xip</b> "<b>submodules/avst_fifo</b>"]]></message>
   <message level="Info" culprit="xip_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>xip_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_xip "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 245 starting:intel_generic_serial_flash_interface_addr "submodules/intel_generic_serial_flash_interface_addr"</message>
   <message level="Info" culprit="xip_addr_adaption"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_addr</b> "<b>xip_addr_adaption</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 244 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0"</message>
   <message level="Info" culprit="merlin_demultiplexer_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 243 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_multiplexer"</message>
   <message level="Info" culprit="multiplexer"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>multiplexer</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 242 starting:intel_generic_serial_flash_interface_cmd "submodules/intel_generic_serial_flash_interface_cmd"</message>
   <message level="Info" culprit="serial_flash_inf_cmd_gen_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_cmd</b> "<b>serial_flash_inf_cmd_gen_inst</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 241 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst"</message>
   <message level="Info" culprit="qspi_inf_mux">"Generating: qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data">"Generating: inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Info" culprit="qspi_inf_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_inst</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 1 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux"</message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>inf_sc_fifo_ser_data</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 252 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 33 starting:altera_avalon_jtag_uart "submodules/candy_gw_qsys_jtaguart_0"</message>
   <message level="Info" culprit="jtaguart_0">Starting RTL generation for module 'candy_gw_qsys_jtaguart_0'</message>
   <message level="Info" culprit="jtaguart_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=candy_gw_qsys_jtaguart_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1971_jtaguart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1971_jtaguart_0_gen//candy_gw_qsys_jtaguart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtaguart_0">Done RTL generation for module 'candy_gw_qsys_jtaguart_0'</message>
   <message level="Info" culprit="jtaguart_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtaguart_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 32 starting:altera_avalon_new_sdram_controller "submodules/candy_gw_qsys_new_sdram_controller_0"</message>
   <message level="Info" culprit="new_sdram_controller_0">Starting RTL generation for module 'candy_gw_qsys_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=candy_gw_qsys_new_sdram_controller_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1972_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1972_new_sdram_controller_0_gen//candy_gw_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="new_sdram_controller_0">Done RTL generation for module 'candy_gw_qsys_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>new_sdram_controller_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 31 starting:altera_nios2_gen2 "submodules/candy_gw_qsys_nios2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_0"><![CDATA["<b>nios2_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/candy_gw_qsys_nios2_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 241 starting:altera_nios2_gen2_unit "submodules/candy_gw_qsys_nios2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'candy_gw_qsys_nios2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=candy_gw_qsys_nios2_0_cpu --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1991_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1991_cpu_gen//candy_gw_qsys_nios2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:28 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:28 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:29 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:29 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:33 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:34 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:35 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'candy_gw_qsys_nios2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 31 starting:altera_onchip_flash "submodules/altera_onchip_flash"</message>
   <message level="Info" culprit="onchip_flash_0">Generating top-level entity altera_onchip_flash</message>
   <message level="Info" culprit="onchip_flash_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_onchip_flash</b> "<b>onchip_flash_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 30 starting:altera_avalon_pio "submodules/candy_gw_qsys_pio_1"</message>
   <message level="Info" culprit="pio_1">Starting RTL generation for module 'candy_gw_qsys_pio_1'</message>
   <message level="Info" culprit="pio_1">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_1 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1974_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1974_pio_1_gen//candy_gw_qsys_pio_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_1">Done RTL generation for module 'candy_gw_qsys_pio_1'</message>
   <message level="Info" culprit="pio_1"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_1</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 29 starting:altera_avalon_pio "submodules/candy_gw_qsys_pio_3"</message>
   <message level="Info" culprit="pio_3">Starting RTL generation for module 'candy_gw_qsys_pio_3'</message>
   <message level="Info" culprit="pio_3">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_3 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1975_pio_3_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1975_pio_3_gen//candy_gw_qsys_pio_3_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_3">Done RTL generation for module 'candy_gw_qsys_pio_3'</message>
   <message level="Info" culprit="pio_3"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_3</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 28 starting:altera_avalon_pio "submodules/candy_gw_qsys_pio_4"</message>
   <message level="Info" culprit="pio_4">Starting RTL generation for module 'candy_gw_qsys_pio_4'</message>
   <message level="Info" culprit="pio_4">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_4 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1976_pio_4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1976_pio_4_gen//candy_gw_qsys_pio_4_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_4">Done RTL generation for module 'candy_gw_qsys_pio_4'</message>
   <message level="Info" culprit="pio_4"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_4</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 26 starting:altera_avalon_pio "submodules/candy_gw_qsys_pio_6"</message>
   <message level="Info" culprit="pio_6">Starting RTL generation for module 'candy_gw_qsys_pio_6'</message>
   <message level="Info" culprit="pio_6">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_6 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1977_pio_6_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1977_pio_6_gen//candy_gw_qsys_pio_6_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_6">Done RTL generation for module 'candy_gw_qsys_pio_6'</message>
   <message level="Info" culprit="pio_6"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_6</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 25 starting:altera_avalon_timer "submodules/candy_gw_qsys_sys_clk_timer"</message>
   <message level="Info" culprit="sys_clk_timer">Starting RTL generation for module 'candy_gw_qsys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=candy_gw_qsys_sys_clk_timer --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1978_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1978_sys_clk_timer_gen//candy_gw_qsys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_clk_timer">Done RTL generation for module 'candy_gw_qsys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_timer</b> "<b>sys_clk_timer</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 24 starting:altera_avalon_sysid_qsys "submodules/candy_gw_qsys_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 23 starting:altera_avalon_timer "submodules/candy_gw_qsys_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'candy_gw_qsys_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=candy_gw_qsys_timer_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1980_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1980_timer_0_gen//candy_gw_qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'candy_gw_qsys_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 22 starting:altera_avalon_uart "submodules/candy_gw_qsys_uart_0"</message>
   <message level="Info" culprit="uart_0">Starting RTL generation for module 'candy_gw_qsys_uart_0'</message>
   <message level="Info" culprit="uart_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=candy_gw_qsys_uart_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1981_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1981_uart_0_gen//candy_gw_qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart_0">Done RTL generation for module 'candy_gw_qsys_uart_0'</message>
   <message level="Info" culprit="uart_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 21 starting:altera_vic "submodules/candy_gw_qsys_vic_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_csr</b> "<b>submodules/altera_vic_csr</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_priority</b> "<b>submodules/altera_vic_priority</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_vector</b> "<b>submodules/altera_vic_vector</b>"]]></message>
   <message level="Info" culprit="vic_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_vic</b> "<b>vic_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 240 starting:altera_vic_csr "submodules/altera_vic_csr"</message>
   <message level="Info" culprit="vic_csr"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_csr</b> "<b>vic_csr</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 239 starting:altera_vic_priority "submodules/altera_vic_priority"</message>
   <message level="Info" culprit="vic_priority"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_priority</b> "<b>vic_priority</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 238 starting:altera_vic_vector "submodules/altera_vic_vector"</message>
   <message level="Info" culprit="vic_vector"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_vector</b> "<b>vic_vector</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 23 starting:altera_mm_interconnect "submodules/candy_gw_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.017s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.052s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 237 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avalon_i2s_0_av_mm1_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 236 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="fifo_rx_in_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>fifo_rx_in_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 235 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>avalon_i2s_0_av_mm1_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 234 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="fifo_rx_in_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>fifo_rx_in_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 231 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 230 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 229 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 228 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 227 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 226 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 225 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 223 starting:altera_avalon_st_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 37 starting:altera_mm_interconnect "submodules/candy_gw_qsys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.013s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 237 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avalon_i2s_0_av_mm1_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 236 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="fifo_rx_in_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>fifo_rx_in_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 235 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>avalon_i2s_0_av_mm1_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 234 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="fifo_rx_in_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>fifo_rx_in_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 217 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 216 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 229 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 228 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 227 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 226 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 225 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 223 starting:altera_avalon_st_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 51 starting:altera_mm_interconnect "submodules/candy_gw_qsys_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.011s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.011s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.012s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_019">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_019.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_019">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_020">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_020.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_020">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_021">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_021.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_021">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_022">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_022.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_022">Timing: COM:3/0.491s/1.453s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_023">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_023.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_023">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>208</b> modules, <b>701</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_016</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_023</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 237 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avalon_i2s_0_av_mm1_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 236 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="fifo_rx_in_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>fifo_rx_in_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 235 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>avalon_i2s_0_av_mm1_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 234 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="fifo_rx_in_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>fifo_rx_in_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 125 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 124 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 123 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 121 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 120 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 109 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_016"</message>
   <message level="Info" culprit="router_016"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_016</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 97 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_0_data_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_0_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 95 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 93 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 92 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 91 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 89 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 88 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 77 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_012"</message>
   <message level="Info" culprit="cmd_mux_012"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_012</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 64 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 54 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_011"</message>
   <message level="Info" culprit="rsp_demux_011"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_011</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 53 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_012"</message>
   <message level="Info" culprit="rsp_demux_012"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_012</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 42 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_023"</message>
   <message level="Info" culprit="rsp_demux_023"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_023</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 41 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 40 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 39 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 37 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="new_sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>new_sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 225 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 223 starting:altera_avalon_st_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 19 starting:altera_avalon_st_adapter "submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_012"><![CDATA["<b>avalon_st_adapter_012</b>" reuses <b>error_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_012"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_012</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 3 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_012</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 251 starting:altera_mm_interconnect "submodules/candy_gw_qsys_mm_interconnect_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_3"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 237 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avalon_i2s_0_av_mm1_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 236 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="fifo_rx_in_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>fifo_rx_in_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 252 starting:altera_mm_interconnect "submodules/candy_gw_qsys_mm_interconnect_4"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_4"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_4</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 237 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avalon_i2s_0_av_mm1_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 236 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="fifo_rx_in_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>fifo_rx_in_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 253 starting:altera_irq_mapper "submodules/candy_gw_qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 252 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altpll:18.1:AUTO_DEVICE_FAMILY=MAX 10,AUTO_INCLK_INTERFACE_CLOCK_RATE=48000000,AVALON_USE_SEPARATE_SYSCLK=NO,BANDWIDTH=,BANDWIDTH_TYPE=AUTO,CLK0_DIVIDE_BY=24,CLK0_DUTY_CYCLE=50,CLK0_MULTIPLY_BY=5,CLK0_PHASE_SHIFT=0,CLK1_DIVIDE_BY=12,CLK1_DUTY_CYCLE=50,CLK1_MULTIPLY_BY=25,CLK1_PHASE_SHIFT=0,CLK2_DIVIDE_BY=12,CLK2_DUTY_CYCLE=50,CLK2_MULTIPLY_BY=25,CLK2_PHASE_SHIFT=-83333,CLK3_DIVIDE_BY=6,CLK3_DUTY_CYCLE=50,CLK3_MULTIPLY_BY=1,CLK3_PHASE_SHIFT=0,CLK4_DIVIDE_BY=4,CLK4_DUTY_CYCLE=50,CLK4_MULTIPLY_BY=1,CLK4_PHASE_SHIFT=0,CLK5_DIVIDE_BY=,CLK5_DUTY_CYCLE=,CLK5_MULTIPLY_BY=,CLK5_PHASE_SHIFT=,CLK6_DIVIDE_BY=,CLK6_DUTY_CYCLE=,CLK6_MULTIPLY_BY=,CLK6_PHASE_SHIFT=,CLK7_DIVIDE_BY=,CLK7_DUTY_CYCLE=,CLK7_MULTIPLY_BY=,CLK7_PHASE_SHIFT=,CLK8_DIVIDE_BY=,CLK8_DUTY_CYCLE=,CLK8_MULTIPLY_BY=,CLK8_PHASE_SHIFT=,CLK9_DIVIDE_BY=,CLK9_DUTY_CYCLE=,CLK9_MULTIPLY_BY=,CLK9_PHASE_SHIFT=,COMPENSATE_CLOCK=CLK0,DOWN_SPREAD=,DPA_DIVIDER=,DPA_DIVIDE_BY=,DPA_MULTIPLY_BY=,ENABLE_SWITCH_OVER_COUNTER=,EXTCLK0_DIVIDE_BY=,EXTCLK0_DUTY_CYCLE=,EXTCLK0_MULTIPLY_BY=,EXTCLK0_PHASE_SHIFT=,EXTCLK1_DIVIDE_BY=,EXTCLK1_DUTY_CYCLE=,EXTCLK1_MULTIPLY_BY=,EXTCLK1_PHASE_SHIFT=,EXTCLK2_DIVIDE_BY=,EXTCLK2_DUTY_CYCLE=,EXTCLK2_MULTIPLY_BY=,EXTCLK2_PHASE_SHIFT=,EXTCLK3_DIVIDE_BY=,EXTCLK3_DUTY_CYCLE=,EXTCLK3_MULTIPLY_BY=,EXTCLK3_PHASE_SHIFT=,FEEDBACK_SOURCE=,GATE_LOCK_COUNTER=,GATE_LOCK_SIGNAL=,HIDDEN_CONSTANTS=CT#CLK2_DIVIDE_BY 12 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 5 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 6 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 4 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 1 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 25 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 0 CT#INCLK0_INPUT_FREQUENCY 20833 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 25 CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT -83333 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 24 CT#CLK1_DIVIDE_BY 12 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED,HIDDEN_CUSTOM_ELABORATION=altpll_avalon_elaboration,HIDDEN_CUSTOM_POST_EDIT=altpll_avalon_post_edit,HIDDEN_IF_PORTS=IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0},HIDDEN_IS_FIRST_EDIT=0,HIDDEN_IS_NUMERIC=IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1,HIDDEN_MF_PORTS=MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1,HIDDEN_PRIVATES=PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 48.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 12.00000000 PT#OUTPUT_FREQ3 8.00000000 PT#OUTPUT_FREQ2 100.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 10.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 0.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#DIV_FACTOR4 1 PT#PHASE_SHIFT2 -3000.00000000 PT#DIV_FACTOR3 1 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR1 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 12.000000 PT#EFF_OUTPUT_FREQ_VALUE3 8.000000 PT#EFF_OUTPUT_FREQ_VALUE2 100.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 10.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#STICKY_CLK4 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1581054510029763.mif PT#ACTIVECLK_CHECK 0,HIDDEN_USED_PORTS=UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used,INCLK0_INPUT_FREQUENCY=20833,INCLK1_INPUT_FREQUENCY=,INTENDED_DEVICE_FAMILY=MAX 10,INVALID_LOCK_MULTIPLIER=,LOCK_HIGH=,LOCK_LOW=,OPERATION_MODE=NORMAL,PLL_TYPE=AUTO,PORT_ACTIVECLOCK=PORT_UNUSED,PORT_ARESET=PORT_UNUSED,PORT_CLKBAD0=PORT_UNUSED,PORT_CLKBAD1=PORT_UNUSED,PORT_CLKLOSS=PORT_UNUSED,PORT_CLKSWITCH=PORT_UNUSED,PORT_CONFIGUPDATE=PORT_UNUSED,PORT_ENABLE0=,PORT_ENABLE1=,PORT_FBIN=PORT_UNUSED,PORT_FBOUT=,PORT_INCLK0=PORT_USED,PORT_INCLK1=PORT_UNUSED,PORT_LOCKED=PORT_USED,PORT_PFDENA=PORT_UNUSED,PORT_PHASECOUNTERSELECT=PORT_UNUSED,PORT_PHASEDONE=PORT_UNUSED,PORT_PHASESTEP=PORT_UNUSED,PORT_PHASEUPDOWN=PORT_UNUSED,PORT_PLLENA=PORT_UNUSED,PORT_SCANACLR=PORT_UNUSED,PORT_SCANCLK=PORT_UNUSED,PORT_SCANCLKENA=PORT_UNUSED,PORT_SCANDATA=PORT_UNUSED,PORT_SCANDATAOUT=PORT_UNUSED,PORT_SCANDONE=PORT_UNUSED,PORT_SCANREAD=PORT_UNUSED,PORT_SCANWRITE=PORT_UNUSED,PORT_SCLKOUT0=,PORT_SCLKOUT1=,PORT_VCOOVERRANGE=,PORT_VCOUNDERRANGE=,PORT_clk0=PORT_USED,PORT_clk1=PORT_USED,PORT_clk2=PORT_USED,PORT_clk3=PORT_USED,PORT_clk4=PORT_UNUSED,PORT_clk5=PORT_UNUSED,PORT_clk6=,PORT_clk7=,PORT_clk8=,PORT_clk9=,PORT_clkena0=PORT_UNUSED,PORT_clkena1=PORT_UNUSED,PORT_clkena2=PORT_UNUSED,PORT_clkena3=PORT_UNUSED,PORT_clkena4=PORT_UNUSED,PORT_clkena5=PORT_UNUSED,PORT_extclk0=PORT_UNUSED,PORT_extclk1=PORT_UNUSED,PORT_extclk2=PORT_UNUSED,PORT_extclk3=PORT_UNUSED,PORT_extclkena0=,PORT_extclkena1=,PORT_extclkena2=,PORT_extclkena3=,PRIMARY_CLOCK=,QUALIFY_CONF_DONE=,SCAN_CHAIN=,SCAN_CHAIN_MIF_FILE=,SCLKOUT0_PHASE_SHIFT=,SCLKOUT1_PHASE_SHIFT=,SELF_RESET_ON_GATED_LOSS_LOCK=,SELF_RESET_ON_LOSS_LOCK=,SKIP_VCO=,SPREAD_FREQUENCY=,SWITCH_OVER_COUNTER=,SWITCH_OVER_ON_GATED_LOCK=,SWITCH_OVER_ON_LOSSCLK=,SWITCH_OVER_TYPE=,USING_FBMIMICBIDIR_PORT=,VALID_LOCK_MULTIPLIER=,VCO_DIVIDE_BY=,VCO_FREQUENCY_CONTROL=,VCO_MULTIPLY_BY=,VCO_PHASE_SHIFT_STEP=,WIDTH_CLOCK=5,WIDTH_PHASECOUNTERSELECT="
   instancePathKey="candy_gw_qsys:.:altpll_0"
   kind="altpll"
   version="18.1"
   name="candy_gw_qsys_altpll_0">
  <parameter name="CLK3_PHASE_SHIFT" value="0" />
  <parameter name="PORT_LOCKED" value="PORT_USED" />
  <parameter name="CLK2_PHASE_SHIFT" value="-83333" />
  <parameter name="CLK4_PHASE_SHIFT" value="0" />
  <parameter name="CLK5_DUTY_CYCLE" value="" />
  <parameter name="PORT_SCANDATAOUT" value="PORT_UNUSED" />
  <parameter name="CLK1_PHASE_SHIFT" value="0" />
  <parameter name="CLK5_PHASE_SHIFT" value="" />
  <parameter name="HIDDEN_CUSTOM_ELABORATION" value="altpll_avalon_elaboration" />
  <parameter name="CLK8_DUTY_CYCLE" value="" />
  <parameter name="CLK0_DIVIDE_BY" value="24" />
  <parameter name="CLK7_PHASE_SHIFT" value="" />
  <parameter name="CLK0_PHASE_SHIFT" value="0" />
  <parameter name="CLK6_PHASE_SHIFT" value="" />
  <parameter name="CLK8_PHASE_SHIFT" value="" />
  <parameter name="PORT_clk8" value="" />
  <parameter name="INVALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PORT_clk9" value="" />
  <parameter name="PORT_clk6" value="" />
  <parameter name="PORT_clk7" value="" />
  <parameter name="EXTCLK2_DIVIDE_BY" value="" />
  <parameter name="PORT_clk4" value="PORT_UNUSED" />
  <parameter name="PORT_clk5" value="PORT_UNUSED" />
  <parameter name="PORT_clk2" value="PORT_USED" />
  <parameter name="EXTCLK3_DUTY_CYCLE" value="" />
  <parameter name="PORT_clk3" value="PORT_USED" />
  <parameter name="PORT_clk0" value="PORT_USED" />
  <parameter name="PORT_clk1" value="PORT_USED" />
  <parameter name="INCLK0_INPUT_FREQUENCY" value="20833" />
  <parameter name="PORT_extclkena0" value="" />
  <parameter name="SKIP_VCO" value="" />
  <parameter name="PORT_extclkena1" value="" />
  <parameter name="PORT_extclkena2" value="" />
  <parameter name="CLK2_DUTY_CYCLE" value="50" />
  <parameter name="PORT_extclkena3" value="" />
  <parameter name="PORT_CONFIGUPDATE" value="PORT_UNUSED" />
  <parameter name="GATE_LOCK_SIGNAL" value="" />
  <parameter name="CLK7_DIVIDE_BY" value="" />
  <parameter name="CLK8_DIVIDE_BY" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_INCLK_INTERFACE_CLOCK_RATE" value="48000000" />
  <parameter name="PORT_ENABLE1" value="" />
  <parameter name="PORT_VCOUNDERRANGE" value="" />
  <parameter name="GATE_LOCK_COUNTER" value="" />
  <parameter name="ENABLE_SWITCH_OVER_COUNTER" value="" />
  <parameter name="SWITCH_OVER_TYPE" value="" />
  <parameter name="PORT_ENABLE0" value="" />
  <parameter name="EXTCLK3_DIVIDE_BY" value="" />
  <parameter name="PORT_SCANACLR" value="PORT_UNUSED" />
  <parameter name="CLK1_DIVIDE_BY" value="12" />
  <parameter name="CLK9_DIVIDE_BY" value="" />
  <parameter name="FEEDBACK_SOURCE" value="" />
  <parameter name="CLK1_DUTY_CYCLE" value="50" />
  <parameter name="BANDWIDTH_TYPE" value="AUTO" />
  <parameter name="SPREAD_FREQUENCY" value="" />
  <parameter name="PORT_PLLENA" value="PORT_UNUSED" />
  <parameter name="LOCK_HIGH" value="" />
  <parameter
     name="HIDDEN_USED_PORTS"
     value="UP#locked used UP#c4 used UP#c3 used UP#c2 used UP#c1 used UP#c0 used UP#areset used UP#inclk0 used" />
  <parameter name="EXTCLK1_DIVIDE_BY" value="" />
  <parameter name="DOWN_SPREAD" value="" />
  <parameter name="PORT_SCANDONE" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_LOSSCLK" value="" />
  <parameter name="PORT_SCANCLKENA" value="PORT_UNUSED" />
  <parameter name="PORT_FBOUT" value="" />
  <parameter name="VCO_FREQUENCY_CONTROL" value="" />
  <parameter
     name="HIDDEN_IF_PORTS"
     value="IF#phasecounterselect {input 3} IF#locked {output 0} IF#reset {input 0} IF#clk {input 0} IF#phaseupdown {input 0} IF#scandone {output 0} IF#readdata {output 32} IF#write {input 0} IF#scanclk {input 0} IF#phasedone {output 0} IF#c4 {output 0} IF#c3 {output 0} IF#c2 {output 0} IF#address {input 2} IF#c1 {output 0} IF#c0 {output 0} IF#writedata {input 32} IF#read {input 0} IF#areset {input 0} IF#scanclkena {input 0} IF#scandataout {output 0} IF#configupdate {input 0} IF#phasestep {input 0} IF#scandata {input 0}" />
  <parameter
     name="HIDDEN_MF_PORTS"
     value="MF#areset 1 MF#clk 1 MF#locked 1 MF#inclk 1" />
  <parameter name="CLK9_PHASE_SHIFT" value="" />
  <parameter name="CLK6_DIVIDE_BY" value="" />
  <parameter name="CLK3_DIVIDE_BY" value="6" />
  <parameter name="EXTCLK0_MULTIPLY_BY" value="" />
  <parameter name="PORT_PHASEUPDOWN" value="PORT_UNUSED" />
  <parameter name="BANDWIDTH" value="" />
  <parameter name="CLK0_DUTY_CYCLE" value="50" />
  <parameter name="WIDTH_CLOCK" value="5" />
  <parameter name="EXTCLK1_MULTIPLY_BY" value="" />
  <parameter name="VCO_PHASE_SHIFT_STEP" value="" />
  <parameter name="PLL_TYPE" value="AUTO" />
  <parameter name="EXTCLK2_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK3_MULTIPLY_BY" value="" />
  <parameter name="CLK4_DIVIDE_BY" value="4" />
  <parameter name="PORT_FBIN" value="PORT_UNUSED" />
  <parameter name="SWITCH_OVER_ON_GATED_LOCK" value="" />
  <parameter name="PORT_PHASECOUNTERSELECT" value="PORT_UNUSED" />
  <parameter name="PORT_VCOOVERRANGE" value="" />
  <parameter name="DPA_DIVIDE_BY" value="" />
  <parameter
     name="HIDDEN_PRIVATES"
     value="PT#GLOCKED_FEATURE_ENABLED 0 PT#SPREAD_FEATURE_ENABLED 0 PT#BANDWIDTH_FREQ_UNIT MHz PT#CUR_DEDICATED_CLK c0 PT#INCLK0_FREQ_EDIT 48.000 PT#BANDWIDTH_PRESET Low PT#PLL_LVDS_PLL_CHECK 0 PT#BANDWIDTH_USE_PRESET 0 PT#AVALON_USE_SEPARATE_SYSCLK NO PT#OUTPUT_FREQ_UNIT4 MHz PT#OUTPUT_FREQ_UNIT3 MHz PT#PLL_ENHPLL_CHECK 0 PT#OUTPUT_FREQ_UNIT2 MHz PT#OUTPUT_FREQ_UNIT1 MHz PT#OUTPUT_FREQ_UNIT0 MHz PT#PHASE_RECONFIG_FEATURE_ENABLED 1 PT#CREATE_CLKBAD_CHECK 0 PT#CLKSWITCH_CHECK 0 PT#INCLK1_FREQ_EDIT 100.000 PT#NORMAL_MODE_RADIO 1 PT#SRC_SYNCH_COMP_RADIO 0 PT#PLL_ARESET_CHECK 0 PT#LONG_SCAN_RADIO 1 PT#SCAN_FEATURE_ENABLED 1 PT#USE_CLK4 1 PT#USE_CLK3 1 PT#USE_CLK2 1 PT#PHASE_RECONFIG_INPUTS_CHECK 0 PT#USE_CLK1 1 PT#USE_CLK0 1 PT#PRIMARY_CLK_COMBO inclk0 PT#BANDWIDTH 1.000 PT#GLOCKED_COUNTER_EDIT_CHANGED 1 PT#PLL_FASTPLL_CHECK 0 PT#SPREAD_FREQ_UNIT KHz PT#LVDS_PHASE_SHIFT_UNIT4 deg PT#LVDS_PHASE_SHIFT_UNIT3 deg PT#PLL_AUTOPLL_CHECK 1 PT#OUTPUT_FREQ_MODE4 1 PT#LVDS_PHASE_SHIFT_UNIT2 deg PT#OUTPUT_FREQ_MODE3 1 PT#LVDS_PHASE_SHIFT_UNIT1 deg PT#OUTPUT_FREQ_MODE2 1 PT#LVDS_PHASE_SHIFT_UNIT0 deg PT#OUTPUT_FREQ_MODE1 1 PT#SWITCHOVER_FEATURE_ENABLED 0 PT#MIG_DEVICE_SPEED_GRADE Any PT#OUTPUT_FREQ_MODE0 1 PT#BANDWIDTH_FEATURE_ENABLED 1 PT#INCLK0_FREQ_UNIT_COMBO MHz PT#ZERO_DELAY_RADIO 0 PT#OUTPUT_FREQ4 12.00000000 PT#OUTPUT_FREQ3 8.00000000 PT#OUTPUT_FREQ2 100.00000000 PT#OUTPUT_FREQ1 100.00000000 PT#OUTPUT_FREQ0 10.00000000 PT#SHORT_SCAN_RADIO 0 PT#LVDS_MODE_DATA_RATE_DIRTY 0 PT#CUR_FBIN_CLK c0 PT#PLL_ADVANCED_PARAM_CHECK 0 PT#CLKBAD_SWITCHOVER_CHECK 0 PT#PHASE_SHIFT_STEP_ENABLED_CHECK 0 PT#DEVICE_SPEED_GRADE Any PT#PLL_FBMIMIC_CHECK 0 PT#LVDS_MODE_DATA_RATE {Not Available} PT#PHASE_SHIFT4 0.00000000 PT#LOCKED_OUTPUT_CHECK 1 PT#SPREAD_PERCENT 0.500 PT#PHASE_SHIFT3 0.00000000 PT#DIV_FACTOR4 1 PT#PHASE_SHIFT2 -3000.00000000 PT#DIV_FACTOR3 1 PT#DIV_FACTOR2 1 PT#PHASE_SHIFT1 0.00000000 PT#DIV_FACTOR1 1 PT#PHASE_SHIFT0 0.00000000 PT#DIV_FACTOR0 1 PT#CNX_NO_COMPENSATE_RADIO 0 PT#USE_CLKENA4 0 PT#USE_CLKENA3 0 PT#USE_CLKENA2 0 PT#USE_CLKENA1 0 PT#USE_CLKENA0 0 PT#CREATE_INCLK1_CHECK 0 PT#GLOCK_COUNTER_EDIT 1048575 PT#INCLK1_FREQ_UNIT_COMBO MHz PT#EFF_OUTPUT_FREQ_VALUE4 12.000000 PT#EFF_OUTPUT_FREQ_VALUE3 8.000000 PT#EFF_OUTPUT_FREQ_VALUE2 100.000000 PT#EFF_OUTPUT_FREQ_VALUE1 100.000000 PT#EFF_OUTPUT_FREQ_VALUE0 10.000000 PT#SPREAD_FREQ 50.000 PT#USE_MIL_SPEED_GRADE 0 PT#STICKY_CLK4 0 PT#EXPLICIT_SWITCHOVER_COUNTER 0 PT#STICKY_CLK3 1 PT#STICKY_CLK2 1 PT#STICKY_CLK1 1 PT#STICKY_CLK0 1 PT#MIRROR_CLK4 0 PT#EXT_FEEDBACK_RADIO 0 PT#MIRROR_CLK3 0 PT#MIRROR_CLK2 0 PT#MIRROR_CLK1 0 PT#SWITCHOVER_COUNT_EDIT 1 PT#MIRROR_CLK0 0 PT#SELF_RESET_LOCK_LOSS 0 PT#PLL_PFDENA_CHECK 0 PT#INT_FEEDBACK__MODE_RADIO 1 PT#INCLK1_FREQ_EDIT_CHANGED 1 PT#SYNTH_WRAPPER_GEN_POSTFIX 0 PT#CLKLOSS_CHECK 0 PT#PHASE_SHIFT_UNIT4 deg PT#PHASE_SHIFT_UNIT3 deg PT#PHASE_SHIFT_UNIT2 deg PT#PHASE_SHIFT_UNIT1 deg PT#PHASE_SHIFT_UNIT0 deg PT#BANDWIDTH_USE_AUTO 1 PT#HAS_MANUAL_SWITCHOVER 1 PT#MULT_FACTOR4 1 PT#MULT_FACTOR3 1 PT#MULT_FACTOR2 1 PT#MULT_FACTOR1 1 PT#MULT_FACTOR0 1 PT#SPREAD_USE 0 PT#GLOCKED_MODE_CHECK 0 PT#DUTY_CYCLE4 50.00000000 PT#DUTY_CYCLE3 50.00000000 PT#DUTY_CYCLE2 50.00000000 PT#SACN_INPUTS_CHECK 0 PT#DUTY_CYCLE1 50.00000000 PT#INTENDED_DEVICE_FAMILY {MAX 10} PT#DUTY_CYCLE0 50.00000000 PT#PLL_TARGET_HARCOPY_CHECK 0 PT#INCLK1_FREQ_UNIT_CHANGED 1 PT#RECONFIG_FILE ALTPLL1581054510029763.mif PT#ACTIVECLK_CHECK 0" />
  <parameter name="VCO_DIVIDE_BY" value="" />
  <parameter name="CLK3_DUTY_CYCLE" value="50" />
  <parameter name="SCAN_CHAIN" value="" />
  <parameter name="LOCK_LOW" value="" />
  <parameter name="CLK0_MULTIPLY_BY" value="5" />
  <parameter name="PORT_SCANWRITE" value="PORT_UNUSED" />
  <parameter name="CLK1_MULTIPLY_BY" value="25" />
  <parameter name="PORT_SCLKOUT1" value="" />
  <parameter
     name="HIDDEN_IS_NUMERIC"
     value="IN#WIDTH_CLOCK 1 IN#CLK0_DUTY_CYCLE 1 IN#CLK2_DIVIDE_BY 1 IN#PLL_TARGET_HARCOPY_CHECK 1 IN#CLK3_DIVIDE_BY 1 IN#CLK4_MULTIPLY_BY 1 IN#CLK1_MULTIPLY_BY 1 IN#CLK3_DUTY_CYCLE 1 IN#CLK4_DIVIDE_BY 1 IN#SWITCHOVER_COUNT_EDIT 1 IN#INCLK0_INPUT_FREQUENCY 1 IN#PLL_LVDS_PLL_CHECK 1 IN#PLL_AUTOPLL_CHECK 1 IN#PLL_FASTPLL_CHECK 1 IN#CLK1_DUTY_CYCLE 1 IN#PLL_ENHPLL_CHECK 1 IN#CLK2_MULTIPLY_BY 1 IN#DIV_FACTOR4 1 IN#DIV_FACTOR3 1 IN#DIV_FACTOR2 1 IN#DIV_FACTOR1 1 IN#DIV_FACTOR0 1 IN#LVDS_MODE_DATA_RATE_DIRTY 1 IN#CLK4_DUTY_CYCLE 1 IN#GLOCK_COUNTER_EDIT 1 IN#CLK2_DUTY_CYCLE 1 IN#CLK0_DIVIDE_BY 1 IN#CLK3_MULTIPLY_BY 1 IN#MULT_FACTOR4 1 IN#MULT_FACTOR3 1 IN#MULT_FACTOR2 1 IN#MULT_FACTOR1 1 IN#MULT_FACTOR0 1 IN#CLK0_MULTIPLY_BY 1 IN#USE_MIL_SPEED_GRADE 1 IN#CLK1_DIVIDE_BY 1" />
  <parameter name="CLK3_MULTIPLY_BY" value="1" />
  <parameter name="PORT_CLKLOSS" value="PORT_UNUSED" />
  <parameter name="CLK2_MULTIPLY_BY" value="25" />
  <parameter name="CLK4_MULTIPLY_BY" value="1" />
  <parameter name="PORT_SCLKOUT0" value="" />
  <parameter name="PORT_SCANREAD" value="PORT_UNUSED" />
  <parameter name="CLK4_DUTY_CYCLE" value="50" />
  <parameter name="PORT_clkena0" value="PORT_UNUSED" />
  <parameter name="PORT_PHASEDONE" value="PORT_UNUSED" />
  <parameter name="PORT_clkena1" value="PORT_UNUSED" />
  <parameter name="PORT_clkena2" value="PORT_UNUSED" />
  <parameter name="PORT_PFDENA" value="PORT_UNUSED" />
  <parameter name="PORT_clkena3" value="PORT_UNUSED" />
  <parameter name="PORT_SCANDATA" value="PORT_UNUSED" />
  <parameter name="CLK6_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK0_DIVIDE_BY" value="" />
  <parameter name="CLK5_MULTIPLY_BY" value="" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="OPERATION_MODE" value="NORMAL" />
  <parameter name="EXTCLK2_DUTY_CYCLE" value="" />
  <parameter name="WIDTH_PHASECOUNTERSELECT" value="" />
  <parameter name="SWITCH_OVER_COUNTER" value="" />
  <parameter name="CLK7_MULTIPLY_BY" value="" />
  <parameter name="PORT_clkena4" value="PORT_UNUSED" />
  <parameter name="PORT_clkena5" value="PORT_UNUSED" />
  <parameter name="SCAN_CHAIN_MIF_FILE" value="" />
  <parameter name="CLK8_MULTIPLY_BY" value="" />
  <parameter name="CLK9_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK2_PHASE_SHIFT" value="" />
  <parameter name="COMPENSATE_CLOCK" value="CLK0" />
  <parameter name="PORT_INCLK0" value="PORT_USED" />
  <parameter name="PORT_CLKSWITCH" value="PORT_UNUSED" />
  <parameter name="EXTCLK3_PHASE_SHIFT" value="" />
  <parameter name="PORT_INCLK1" value="PORT_UNUSED" />
  <parameter name="CLK5_DIVIDE_BY" value="" />
  <parameter name="CLK9_DUTY_CYCLE" value="" />
  <parameter name="CLK6_DUTY_CYCLE" value="" />
  <parameter name="DPA_DIVIDER" value="" />
  <parameter name="VCO_MULTIPLY_BY" value="" />
  <parameter name="EXTCLK1_PHASE_SHIFT" value="" />
  <parameter
     name="HIDDEN_CONSTANTS"
     value="CT#CLK2_DIVIDE_BY 12 CT#PORT_clk5 PORT_UNUSED CT#PORT_clk4 PORT_UNUSED CT#PORT_clk3 PORT_USED CT#PORT_clk2 PORT_USED CT#PORT_clk1 PORT_USED CT#PORT_clk0 PORT_USED CT#CLK0_MULTIPLY_BY 5 CT#PORT_SCANWRITE PORT_UNUSED CT#PORT_SCANACLR PORT_UNUSED CT#PORT_PFDENA PORT_UNUSED CT#CLK3_DUTY_CYCLE 50 CT#CLK3_DIVIDE_BY 6 CT#PORT_PLLENA PORT_UNUSED CT#PORT_SCANDATA PORT_UNUSED CT#CLK3_PHASE_SHIFT 0 CT#PORT_SCANCLKENA PORT_UNUSED CT#CLK4_DIVIDE_BY 4 CT#WIDTH_CLOCK 5 CT#PORT_SCANDATAOUT PORT_UNUSED CT#CLK4_MULTIPLY_BY 1 CT#LPM_TYPE altpll CT#PLL_TYPE AUTO CT#CLK0_PHASE_SHIFT 0 CT#CLK1_DUTY_CYCLE 50 CT#PORT_PHASEDONE PORT_UNUSED CT#OPERATION_MODE NORMAL CT#PORT_CONFIGUPDATE PORT_UNUSED CT#CLK1_MULTIPLY_BY 25 CT#COMPENSATE_CLOCK CLK0 CT#PORT_CLKSWITCH PORT_UNUSED CT#CLK4_PHASE_SHIFT 0 CT#INCLK0_INPUT_FREQUENCY 20833 CT#CLK4_DUTY_CYCLE 50 CT#PORT_SCANDONE PORT_UNUSED CT#PORT_CLKLOSS PORT_UNUSED CT#PORT_INCLK1 PORT_UNUSED CT#AVALON_USE_SEPARATE_SYSCLK NO CT#PORT_INCLK0 PORT_USED CT#PORT_clkena5 PORT_UNUSED CT#PORT_clkena4 PORT_UNUSED CT#PORT_clkena3 PORT_UNUSED CT#PORT_clkena2 PORT_UNUSED CT#PORT_clkena1 PORT_UNUSED CT#PORT_clkena0 PORT_UNUSED CT#CLK1_PHASE_SHIFT 0 CT#PORT_ARESET PORT_UNUSED CT#BANDWIDTH_TYPE AUTO CT#CLK2_MULTIPLY_BY 25 CT#INTENDED_DEVICE_FAMILY {MAX 10} CT#PORT_SCANREAD PORT_UNUSED CT#CLK2_DUTY_CYCLE 50 CT#PORT_PHASESTEP PORT_UNUSED CT#PORT_SCANCLK PORT_UNUSED CT#PORT_CLKBAD1 PORT_UNUSED CT#PORT_CLKBAD0 PORT_UNUSED CT#PORT_FBIN PORT_UNUSED CT#PORT_PHASEUPDOWN PORT_UNUSED CT#PORT_extclk3 PORT_UNUSED CT#PORT_extclk2 PORT_UNUSED CT#PORT_extclk1 PORT_UNUSED CT#PORT_PHASECOUNTERSELECT PORT_UNUSED CT#PORT_extclk0 PORT_UNUSED CT#PORT_ACTIVECLOCK PORT_UNUSED CT#CLK2_PHASE_SHIFT -83333 CT#CLK0_DUTY_CYCLE 50 CT#CLK0_DIVIDE_BY 24 CT#CLK1_DIVIDE_BY 12 CT#CLK3_MULTIPLY_BY 1 CT#PORT_LOCKED PORT_USED" />
  <parameter name="EXTCLK0_PHASE_SHIFT" value="" />
  <parameter name="AVALON_USE_SEPARATE_SYSCLK" value="NO" />
  <parameter name="SELF_RESET_ON_LOSS_LOCK" value="" />
  <parameter name="CLK2_DIVIDE_BY" value="12" />
  <parameter name="PORT_PHASESTEP" value="PORT_UNUSED" />
  <parameter name="USING_FBMIMICBIDIR_PORT" value="" />
  <parameter name="PORT_CLKBAD1" value="PORT_UNUSED" />
  <parameter name="QUALIFY_CONF_DONE" value="" />
  <parameter name="PORT_ARESET" value="PORT_UNUSED" />
  <parameter name="DPA_MULTIPLY_BY" value="" />
  <parameter name="INCLK1_INPUT_FREQUENCY" value="" />
  <parameter name="CLK7_DUTY_CYCLE" value="" />
  <parameter name="EXTCLK0_DUTY_CYCLE" value="" />
  <parameter name="HIDDEN_CUSTOM_POST_EDIT" value="altpll_avalon_post_edit" />
  <parameter name="HIDDEN_IS_FIRST_EDIT" value="0" />
  <parameter name="VALID_LOCK_MULTIPLIER" value="" />
  <parameter name="PRIMARY_CLOCK" value="" />
  <parameter name="SELF_RESET_ON_GATED_LOSS_LOCK" value="" />
  <parameter name="SCLKOUT0_PHASE_SHIFT" value="" />
  <parameter name="PORT_ACTIVECLOCK" value="PORT_UNUSED" />
  <parameter name="PORT_SCANCLK" value="PORT_UNUSED" />
  <parameter name="SCLKOUT1_PHASE_SHIFT" value="" />
  <parameter name="PORT_extclk3" value="PORT_UNUSED" />
  <parameter name="EXTCLK1_DUTY_CYCLE" value="" />
  <parameter name="PORT_extclk0" value="PORT_UNUSED" />
  <parameter name="PORT_CLKBAD0" value="PORT_UNUSED" />
  <parameter name="PORT_extclk2" value="PORT_UNUSED" />
  <parameter name="PORT_extclk1" value="PORT_UNUSED" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_altpll_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_altpll/altera_avalon_altpll_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="altpll_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 34 starting:altpll "submodules/candy_gw_qsys_altpll_0"</message>
   <message level="Debug">set ALTERA_HW_TCL_KEEP_TEMP_FILES=1 to retain temp files</message>
   <message level="Debug">Command: C:/intelfpga_lite/18.1/quartus\bin64/quartus_map.exe not_a_project --generate_hdl_interface=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1962_sopcgen/candy_gw_qsys_altpll_0.v --source=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1962_sopcgen/candy_gw_qsys_altpll_0.v --set=HDL_INTERFACE_OUTPUT_PATH=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1963_sopcqmap/ --ini=disable_check_quartus_compatibility_qsys_only=on</message>
   <message level="Debug">Command took 0.965s</message>
   <message level="Info" culprit="altpll_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altpll</b> "<b>altpll_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="avalon_i2s:0.1:DATA_WIDTH=32"
   instancePathKey="candy_gw_qsys:.:avalon_i2s_0"
   kind="avalon_i2s"
   version="0.1"
   name="AVALON_I2S">
  <parameter name="DATA_WIDTH" value="32" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/avalon_i2s.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/avalon_i2s_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="avalon_i2s_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 33 starting:avalon_i2s "submodules/AVALON_I2S"</message>
   <message level="Info" culprit="avalon_i2s_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>avalon_i2s</b> "<b>avalon_i2s_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="avalon_pwm:1.0:PWM_COUNTER_MAX=60000,WIDTH=3"
   instancePathKey="candy_gw_qsys:.:avalon_pwm_0"
   kind="avalon_pwm"
   version="1.0"
   name="AVALON2PWM">
  <parameter name="PWM_COUNTER_MAX" value="60000" />
  <parameter name="WIDTH" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/avalon2pwm.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/avalon_pwm_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="avalon_pwm_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 32 starting:avalon_pwm "submodules/AVALON2PWM"</message>
   <message level="Info" culprit="avalon_pwm_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>avalon_pwm</b> "<b>avalon_pwm_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="avalon_wb:1.0:"
   instancePathKey="candy_gw_qsys:.:avalon_wb"
   kind="avalon_wb"
   version="1.0"
   name="AVALON2WB">
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/avalon2wb.vhd"
       type="VHDL"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/avalon_wb_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="avalon_wb" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 31 starting:avalon_wb "submodules/AVALON2WB"</message>
   <message level="Info" culprit="avalon_wb"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>avalon_wb</b> "<b>avalon_wb</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dma:18.1:actualDmaTransactionRegisterWidth=25,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=2048,maxBurstSize=128,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;fifo_rx.out&apos; start=&apos;0x0&apos; end=&apos;0x4&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=4,readSlaveAddressWidthMax=2,readSlaveDataWidthMax=32,softresetEnable=true,useRegistersForFIFO=false,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=33554432,writeSlaveAddressWidthMax=25,writeSlaveDataWidthMax=16"
   instancePathKey="candy_gw_qsys:.:dma_rx"
   kind="altera_avalon_dma"
   version="18.1"
   name="candy_gw_qsys_dma_rx">
  <parameter name="fifoDepth" value="2048" />
  <parameter
     name="readAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;fifo_rx.out&apos; start=&apos;0x0&apos; end=&apos;0x4&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="allowLegacySignals" value="false" />
  <parameter name="allowWordTransactions" value="true" />
  <parameter name="burstEnable" value="false" />
  <parameter name="softresetEnable" value="true" />
  <parameter name="allowHalfWordTransactions" value="true" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="maxBurstSize" value="128" />
  <parameter name="readSlaveDataWidthMax" value="32" />
  <parameter name="bigEndian" value="false" />
  <parameter name="writeSlaveDataWidthMax" value="16" />
  <parameter name="writeMaximumSlaveSpan" value="33554432" />
  <parameter name="useRegistersForFIFO" value="false" />
  <parameter name="minimumNumberOfByteTransfers" value="8191" />
  <parameter name="allowQuadWordTransactions" value="true" />
  <parameter name="writeSlaveAddressWidthMax" value="25" />
  <parameter name="minimumDmaTransactionRegisterWidth" value="13" />
  <parameter name="actualDmaTransactionRegisterWidth" value="25" />
  <parameter name="readMaximumSlaveSpan" value="4" />
  <parameter name="allowByteTransactions" value="true" />
  <parameter name="readSlaveAddressWidthMax" value="2" />
  <parameter name="allowDoubleWordTransactions" value="true" />
  <parameter
     name="writeAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_dma_rx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="dma_rx" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 30 starting:altera_avalon_dma "submodules/candy_gw_qsys_dma_rx"</message>
   <message level="Info" culprit="dma_rx">softresetEnable = 1</message>
   <message level="Info" culprit="dma_rx">Starting RTL generation for module 'candy_gw_qsys_dma_rx'</message>
   <message level="Info" culprit="dma_rx">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=candy_gw_qsys_dma_rx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1967_dma_rx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1967_dma_rx_gen//candy_gw_qsys_dma_rx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="dma_rx"># 2020.06.25 23:46:23 (*)   candy_gw_qsys_dma_rx: allowing these transactions: word, hw, byte_access</message>
   <message level="Info" culprit="dma_rx">Done RTL generation for module 'candy_gw_qsys_dma_rx'</message>
   <message level="Info" culprit="dma_rx"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_dma</b> "<b>dma_rx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_dma:18.1:actualDmaTransactionRegisterWidth=25,allowByteTransactions=true,allowDoubleWordTransactions=true,allowHalfWordTransactions=true,allowLegacySignals=false,allowQuadWordTransactions=true,allowWordTransactions=true,avalonSpec=2.0,bigEndian=false,burstEnable=false,fifoDepth=2048,maxBurstSize=128,minimumDmaTransactionRegisterWidth=13,minimumNumberOfByteTransfers=8191,readAddressMap=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;/address-map&gt;,readMaximumSlaveSpan=33554432,readSlaveAddressWidthMax=25,readSlaveDataWidthMax=16,softresetEnable=true,useRegistersForFIFO=false,writeAddressMap=&lt;address-map&gt;&lt;slave name=&apos;fifo_tx.in&apos; start=&apos;0x0&apos; end=&apos;0x4&apos; /&gt;&lt;/address-map&gt;,writeMaximumSlaveSpan=4,writeSlaveAddressWidthMax=2,writeSlaveDataWidthMax=32"
   instancePathKey="candy_gw_qsys:.:dma_tx"
   kind="altera_avalon_dma"
   version="18.1"
   name="candy_gw_qsys_dma_tx">
  <parameter name="fifoDepth" value="2048" />
  <parameter
     name="readAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="allowLegacySignals" value="false" />
  <parameter name="allowWordTransactions" value="true" />
  <parameter name="burstEnable" value="false" />
  <parameter name="softresetEnable" value="true" />
  <parameter name="allowHalfWordTransactions" value="true" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="maxBurstSize" value="128" />
  <parameter name="readSlaveDataWidthMax" value="16" />
  <parameter name="bigEndian" value="false" />
  <parameter name="writeSlaveDataWidthMax" value="32" />
  <parameter name="writeMaximumSlaveSpan" value="4" />
  <parameter name="useRegistersForFIFO" value="false" />
  <parameter name="minimumNumberOfByteTransfers" value="8191" />
  <parameter name="allowQuadWordTransactions" value="true" />
  <parameter name="writeSlaveAddressWidthMax" value="2" />
  <parameter name="minimumDmaTransactionRegisterWidth" value="13" />
  <parameter name="actualDmaTransactionRegisterWidth" value="25" />
  <parameter name="readMaximumSlaveSpan" value="33554432" />
  <parameter name="allowByteTransactions" value="true" />
  <parameter name="readSlaveAddressWidthMax" value="25" />
  <parameter name="allowDoubleWordTransactions" value="true" />
  <parameter
     name="writeAddressMap"
     value="&lt;address-map&gt;&lt;slave name=&apos;fifo_tx.in&apos; start=&apos;0x0&apos; end=&apos;0x4&apos; /&gt;&lt;/address-map&gt;" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_dma_tx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_dma/altera_avalon_dma_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="dma_tx" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 29 starting:altera_avalon_dma "submodules/candy_gw_qsys_dma_tx"</message>
   <message level="Info" culprit="dma_tx">softresetEnable = 1</message>
   <message level="Info" culprit="dma_tx">Starting RTL generation for module 'candy_gw_qsys_dma_tx'</message>
   <message level="Info" culprit="dma_tx">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=candy_gw_qsys_dma_tx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1968_dma_tx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1968_dma_tx_gen//candy_gw_qsys_dma_tx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="dma_tx"># 2020.06.25 23:46:24 (*)   candy_gw_qsys_dma_tx: allowing these transactions: word, hw, byte_access</message>
   <message level="Info" culprit="dma_tx">Done RTL generation for module 'candy_gw_qsys_dma_tx'</message>
   <message level="Info" culprit="dma_tx"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_dma</b> "<b>dma_tx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_fifo:18.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=8,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=true,derived_use_avalonMM_wr_slave=true,derived_use_avalonST_sink=false,derived_use_avalonST_source=false,deviceFamilyString=MAX 10,errorWidth=0,fifoDepth=1024,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=4,useBackpressure=false,useIRQ=true,usePacket=false,useReadControl=false,useRegister=false,useWriteControl=true"
   instancePathKey="candy_gw_qsys:.:fifo_rx"
   kind="altera_avalon_fifo"
   version="18.1"
   name="candy_gw_qsys_fifo_rx">
  <parameter name="derived_use_avalonMM_rd_slave" value="true" />
  <parameter name="usePacket" value="false" />
  <parameter name="fifoDepth" value="1024" />
  <parameter name="deviceFamilyString" value="MAX 10" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="derived_use_avalonMM_wr_slave" value="true" />
  <parameter name="derived_use_avalonST_source" value="false" />
  <parameter name="useIRQ" value="true" />
  <parameter name="derived_sink_source_avalonST_width" value="32" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="useBackpressure" value="false" />
  <parameter name="errorWidth" value="0" />
  <parameter name="useRegister" value="false" />
  <parameter name="channelWidth" value="0" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="symbolsPerBeat" value="4" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="useWriteControl" value="true" />
  <parameter name="derived_use_avalonST_sink" value="false" />
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="useReadControl" value="false" />
  <parameter name="singleClockMode" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_fifo_rx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="fifo_rx" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 28 starting:altera_avalon_fifo "submodules/candy_gw_qsys_fifo_rx"</message>
   <message level="Info" culprit="fifo_rx">Starting RTL generation for module 'candy_gw_qsys_fifo_rx'</message>
   <message level="Info" culprit="fifo_rx">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=candy_gw_qsys_fifo_rx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1969_fifo_rx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1969_fifo_rx_gen//candy_gw_qsys_fifo_rx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="fifo_rx">Done RTL generation for module 'candy_gw_qsys_fifo_rx'</message>
   <message level="Info" culprit="fifo_rx"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_fifo</b> "<b>fifo_rx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_fifo:18.1:avalonMMAvalonMMDataWidth=32,avalonMMAvalonSTDataWidth=32,bitsPerSymbol=8,channelWidth=0,derived_sink_source_avalonST_width=32,derived_use_avalonMM_rd_slave=true,derived_use_avalonMM_wr_slave=true,derived_use_avalonST_sink=false,derived_use_avalonST_source=false,deviceFamilyString=MAX 10,errorWidth=0,fifoDepth=1024,fifoInputInterfaceOptions=AVALONMM_WRITE,fifoOutputInterfaceOptions=AVALONMM_READ,showHiddenFeatures=false,singleClockMode=true,singleResetMode=false,symbolsPerBeat=4,useBackpressure=false,useIRQ=true,usePacket=false,useReadControl=false,useRegister=false,useWriteControl=false"
   instancePathKey="candy_gw_qsys:.:fifo_tx"
   kind="altera_avalon_fifo"
   version="18.1"
   name="candy_gw_qsys_fifo_tx">
  <parameter name="derived_use_avalonMM_rd_slave" value="true" />
  <parameter name="usePacket" value="false" />
  <parameter name="fifoDepth" value="1024" />
  <parameter name="deviceFamilyString" value="MAX 10" />
  <parameter name="fifoInputInterfaceOptions" value="AVALONMM_WRITE" />
  <parameter name="derived_use_avalonMM_wr_slave" value="true" />
  <parameter name="derived_use_avalonST_source" value="false" />
  <parameter name="useIRQ" value="true" />
  <parameter name="derived_sink_source_avalonST_width" value="32" />
  <parameter name="bitsPerSymbol" value="8" />
  <parameter name="showHiddenFeatures" value="false" />
  <parameter name="useBackpressure" value="false" />
  <parameter name="errorWidth" value="0" />
  <parameter name="useRegister" value="false" />
  <parameter name="channelWidth" value="0" />
  <parameter name="fifoOutputInterfaceOptions" value="AVALONMM_READ" />
  <parameter name="symbolsPerBeat" value="4" />
  <parameter name="singleResetMode" value="false" />
  <parameter name="avalonMMAvalonSTDataWidth" value="32" />
  <parameter name="useWriteControl" value="false" />
  <parameter name="derived_use_avalonST_sink" value="false" />
  <parameter name="avalonMMAvalonMMDataWidth" value="32" />
  <parameter name="useReadControl" value="false" />
  <parameter name="singleClockMode" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_fifo_tx.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_fifo/altera_avalon_fifo_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="fifo_tx" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 27 starting:altera_avalon_fifo "submodules/candy_gw_qsys_fifo_tx"</message>
   <message level="Info" culprit="fifo_tx">Starting RTL generation for module 'candy_gw_qsys_fifo_tx'</message>
   <message level="Info" culprit="fifo_tx">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_fifo/generate_rtl.pl --name=candy_gw_qsys_fifo_tx --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1970_fifo_tx_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1970_fifo_tx_gen//candy_gw_qsys_fifo_tx_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="fifo_tx">Done RTL generation for module 'candy_gw_qsys_fifo_tx'</message>
   <message level="Info" culprit="fifo_tx"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_fifo</b> "<b>fifo_tx</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_top:18.1:ADDR_WIDTH=19,AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_SPEEDGRADE=8,CHIP_SELECT_BYPASS=false,CHIP_SELS=1,DEBUG_OPTION=0,DEFAULT_VALUE_REG_0=1,DEFAULT_VALUE_REG_1=16,DEFAULT_VALUE_REG_2=0,DEFAULT_VALUE_REG_3=0,DEFAULT_VALUE_REG_4=0,DEFAULT_VALUE_REG_5=3,DEFAULT_VALUE_REG_6=28674,DEFAULT_VALUE_REG_7=6149,DEVICE_DENSITY=128,DEVICE_FAMILY=MAX 10,ENABLE_SIM_MODEL=false,INTENDED_DEVICE_FAMILY=MAX 10,PIPE_CMD_GEN_CMD=0,PIPE_CSR=0,PIPE_MUX_CMD=0,PIPE_XIP=0,USE_CHIP_SEL_FROM_CSR=1,gui_use_asmiblock=false,gui_use_gpio=true(intel_generic_serial_flash_interface_csr:18.1:ADD_W=6,CHIP_SELECT_BYPASS=false,CHIP_SELECT_EN=true,DEFAULT_VALUE_REG_0=1,DEFAULT_VALUE_REG_1=16,DEFAULT_VALUE_REG_2=0,DEFAULT_VALUE_REG_3=0,DEFAULT_VALUE_REG_4=0,DEFAULT_VALUE_REG_5=3,DEFAULT_VALUE_REG_6=28674,DEFAULT_VALUE_REG_7=6149)(intel_generic_serial_flash_interface_xip:18.1:ADDR_WIDTH=32,CHIP_SELECT_EN=true(intel_generic_serial_flash_interface_xip:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)))(intel_generic_serial_flash_interface_addr:18.1:ADDR_WIDTH=22,DEVICE_FAMILY=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=,NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=32,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=fixed-priority,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=2,ST_DATA_W=32,USE_EXTERNAL_ARB=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(intel_generic_serial_flash_interface_cmd:18.1:)(intel_generic_serial_flash_interface_if_ctrl:18.1:DATA_LENGTH=4,DATA_WIDTH=STANDARD,DEV_FAMILY=MAX 10,DISABLE_ASMIBLOCK=false,ENABLE_SIM=false,ENABLE_SIM_MODEL=false,MODE_LENGTH=4,NCS_LENGTH=1,NCS_NUM=1,USE_GPIO=true(intel_generic_serial_flash_interface_if_ctrl:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0))(intel_generic_serial_flash_interface_if_ctrl:18.1:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)))(avalon_streaming:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(clock:18.1:)(clock:18.1:)(reset:18.1:)(reset:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(conduit:18.1:endPort=,endPortLSB=0,startPort=,startPortLSB=0,width=0)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0"
   kind="intel_generic_serial_flash_interface_top"
   version="18.1"
   name="candy_gw_qsys_intel_generic_serial_flash_interface_top_0">
  <parameter name="PIPE_MUX_CMD" value="0" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ENABLE_SIM_MODEL" value="false" />
  <parameter name="DEFAULT_VALUE_REG_0" value="1" />
  <parameter name="PIPE_CSR" value="0" />
  <parameter name="DEFAULT_VALUE_REG_2" value="0" />
  <parameter name="DEFAULT_VALUE_REG_1" value="16" />
  <parameter name="DEFAULT_VALUE_REG_4" value="0" />
  <parameter name="gui_use_gpio" value="true" />
  <parameter name="DEFAULT_VALUE_REG_3" value="0" />
  <parameter name="DEFAULT_VALUE_REG_6" value="28674" />
  <parameter name="DEFAULT_VALUE_REG_5" value="3" />
  <parameter name="gui_use_asmiblock" value="false" />
  <parameter name="PIPE_CMD_GEN_CMD" value="0" />
  <parameter name="CHIP_SELS" value="1" />
  <parameter name="USE_CHIP_SEL_FROM_CSR" value="1" />
  <parameter name="DEFAULT_VALUE_REG_7" value="6149" />
  <parameter name="DEVICE_DENSITY" value="128" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="PIPE_XIP" value="0" />
  <parameter name="ADDR_WIDTH" value="19" />
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="CHIP_SELECT_BYPASS" value="false" />
  <parameter name="DEBUG_OPTION" value="0" />
  <parameter name="INTENDED_DEVICE_FAMILY" value="MAX 10" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_xip_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/avst_fifo.vhd"
       type="VHDL" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_multiplexer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_asmiblock.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_gpio.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/qspi_inf_mux.vhd"
       type="VHDL" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/inf_sc_fifo_ser_data.vhd"
       type="VHDL" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_top/intel_generic_serial_flash_interface_top_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_csr/intel_generic_serial_flash_interface_csr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_xip/intel_generic_serial_flash_interface_xip_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_addr/intel_generic_serial_flash_interface_addr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_cmd/intel_generic_serial_flash_interface_cmd_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_if_ctrl/intel_generic_serial_flash_interface_if_ctrl_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="candy_gw_qsys"
     as="intel_generic_serial_flash_interface_top_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 26 starting:intel_generic_serial_flash_interface_top "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>9</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>9</b> modules, <b>49</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>51</b> connections]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_csr</b> "<b>submodules/intel_generic_serial_flash_interface_csr</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_xip</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_xip_controller</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_addr</b> "<b>submodules/intel_generic_serial_flash_interface_addr</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_multiplexer</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_cmd</b> "<b>submodules/intel_generic_serial_flash_interface_cmd</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst</b>"]]></message>
   <message level="Debug" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="intel_generic_serial_flash_interface_top_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>intel_generic_serial_flash_interface_top</b> "<b>intel_generic_serial_flash_interface_top_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 246 starting:intel_generic_serial_flash_interface_csr "submodules/intel_generic_serial_flash_interface_csr"</message>
   <message level="Info" culprit="csr_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_csr</b> "<b>csr_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 245 starting:intel_generic_serial_flash_interface_xip "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_xip_controller"</message>
   <message level="Info" culprit="avst_fifo">"Generating: avst_fifo"</message>
   <message level="Debug" culprit="xip_controller"><![CDATA["<b>xip_controller</b>" reuses <b>intel_generic_serial_flash_interface_xip</b> "<b>submodules/avst_fifo</b>"]]></message>
   <message level="Info" culprit="xip_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>xip_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_xip "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 245 starting:intel_generic_serial_flash_interface_addr "submodules/intel_generic_serial_flash_interface_addr"</message>
   <message level="Info" culprit="xip_addr_adaption"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_addr</b> "<b>xip_addr_adaption</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 244 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0"</message>
   <message level="Info" culprit="merlin_demultiplexer_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>merlin_demultiplexer_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 243 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_multiplexer"</message>
   <message level="Info" culprit="multiplexer"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>multiplexer</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 242 starting:intel_generic_serial_flash_interface_cmd "submodules/intel_generic_serial_flash_interface_cmd"</message>
   <message level="Info" culprit="serial_flash_inf_cmd_gen_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_cmd</b> "<b>serial_flash_inf_cmd_gen_inst</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 241 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst"</message>
   <message level="Info" culprit="qspi_inf_mux">"Generating: qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data">"Generating: inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Info" culprit="qspi_inf_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_inst</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 1 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux"</message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>inf_sc_fifo_ser_data</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 252 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:18.1:allowMultipleConnections=false,avalonSpec=2.0,clkFreq=100000000,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,readBufferDepth=64,readIRQThreshold=8,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=8"
   instancePathKey="candy_gw_qsys:.:jtaguart_0"
   kind="altera_avalon_jtag_uart"
   version="18.1"
   name="candy_gw_qsys_jtaguart_0">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="100000000" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="8" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="8" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_jtaguart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="jtaguart_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 33 starting:altera_avalon_jtag_uart "submodules/candy_gw_qsys_jtaguart_0"</message>
   <message level="Info" culprit="jtaguart_0">Starting RTL generation for module 'candy_gw_qsys_jtaguart_0'</message>
   <message level="Info" culprit="jtaguart_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=candy_gw_qsys_jtaguart_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1971_jtaguart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1971_jtaguart_0_gen//candy_gw_qsys_jtaguart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="jtaguart_0">Done RTL generation for module 'candy_gw_qsys_jtaguart_0'</message>
   <message level="Info" culprit="jtaguart_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtaguart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_new_sdram_controller:18.1:TAC=6.0,TMRD=3,TRCD=21.0,TRFC=63.0,TRP=21.0,TWR=14.0,addressWidth=24,bankWidth=2,casLatency=3,clockRate=100000000,columnWidth=9,componentName=candy_gw_qsys_new_sdram_controller_0,dataWidth=16,generateSimulationModel=false,initNOPDelay=0.0,initRefreshCommands=2,masteredTristateBridgeSlave=0,model=single_Micron_MT48LC4M32B2_7_chip,numberOfBanks=4,numberOfChipSelects=1,pinsSharedViaTriState=false,powerUpDelay=200.0,refreshPeriod=7.8,registerDataIn=true,rowWidth=13,size=33554432"
   instancePathKey="candy_gw_qsys:.:new_sdram_controller_0"
   kind="altera_avalon_new_sdram_controller"
   version="18.1"
   name="candy_gw_qsys_new_sdram_controller_0">
  <parameter name="registerDataIn" value="true" />
  <parameter name="casLatency" value="3" />
  <parameter name="refreshPeriod" value="7.8" />
  <parameter name="masteredTristateBridgeSlave" value="0" />
  <parameter name="TMRD" value="3" />
  <parameter name="pinsSharedViaTriState" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="TRP" value="21.0" />
  <parameter name="numberOfChipSelects" value="1" />
  <parameter name="columnWidth" value="9" />
  <parameter name="componentName" value="candy_gw_qsys_new_sdram_controller_0" />
  <parameter name="TRFC" value="63.0" />
  <parameter name="generateSimulationModel" value="false" />
  <parameter name="dataWidth" value="16" />
  <parameter name="rowWidth" value="13" />
  <parameter name="bankWidth" value="2" />
  <parameter name="powerUpDelay" value="200.0" />
  <parameter name="TWR" value="14.0" />
  <parameter name="size" value="33554432" />
  <parameter name="TAC" value="6.0" />
  <parameter name="initRefreshCommands" value="2" />
  <parameter name="TRCD" value="21.0" />
  <parameter name="initNOPDelay" value="0.0" />
  <parameter name="addressWidth" value="24" />
  <parameter name="numberOfBanks" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_new_sdram_controller_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/altera_avalon_new_sdram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="new_sdram_controller_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 32 starting:altera_avalon_new_sdram_controller "submodules/candy_gw_qsys_new_sdram_controller_0"</message>
   <message level="Info" culprit="new_sdram_controller_0">Starting RTL generation for module 'candy_gw_qsys_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=candy_gw_qsys_new_sdram_controller_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1972_new_sdram_controller_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1972_new_sdram_controller_0_gen//candy_gw_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="new_sdram_controller_0">Done RTL generation for module 'candy_gw_qsys_new_sdram_controller_0'</message>
   <message level="Info" culprit="new_sdram_controller_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_new_sdram_controller</b> "<b>new_sdram_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2:18.1:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_SPEEDGRADE=8,bht_ramBlockType=Automatic,breakAbsoluteAddr=69208096,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,customInstSlavesSystemInfo=&lt;info/&gt;,customInstSlavesSystemInfo_nios_a=&lt;info/&gt;,customInstSlavesSystemInfo_nios_b=&lt;info/&gt;,customInstSlavesSystemInfo_nios_c=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;avalon_wb.s1&apos; start=&apos;0x4201000&apos; end=&apos;0x4201400&apos; type=&apos;avalon_wb.s1&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x4201400&apos; end=&apos;0x4201800&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;slave name=&apos;dma_tx.control_port_slave&apos; start=&apos;0x4201A00&apos; end=&apos;0x4201A20&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x4201A20&apos; end=&apos;0x4201A40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;avalon_pwm_0.s1&apos; start=&apos;0x4201A40&apos; end=&apos;0x4201A60&apos; type=&apos;avalon_pwm.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4201A60&apos; end=&apos;0x4201A80&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x4201A80&apos; end=&apos;0x4201AA0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;fifo_rx.in_csr&apos; start=&apos;0x4201AA0&apos; end=&apos;0x4201AC0&apos; type=&apos;altera_avalon_fifo.in_csr&apos; /&gt;&lt;slave name=&apos;dma_rx.control_port_slave&apos; start=&apos;0x4201AC0&apos; end=&apos;0x4201AE0&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;avalon_i2s_0.s1&apos; start=&apos;0x4201AE0&apos; end=&apos;0x4201AF0&apos; type=&apos;avalon_i2s.s1&apos; /&gt;&lt;slave name=&apos;pio_6.s1&apos; start=&apos;0x4201AF0&apos; end=&apos;0x4201B00&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_3.s1&apos; start=&apos;0x4201B00&apos; end=&apos;0x4201B10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x4201B10&apos; end=&apos;0x4201B20&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_5.s1&apos; start=&apos;0x4201B20&apos; end=&apos;0x4201B30&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_4.s1&apos; start=&apos;0x4201B30&apos; end=&apos;0x4201B40&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x4201B40&apos; end=&apos;0x4201B50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x4201B50&apos; end=&apos;0x4201B58&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4201B58&apos; end=&apos;0x4201B60&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtaguart_0.avalon_jtag_slave&apos; start=&apos;0x4201B60&apos; end=&apos;0x4201B68&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_size=0,data_master_paddr_base=0,data_master_paddr_size=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=new_sdram_controller_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_size=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_size=0,instruction_master_paddr_base=0,instruction_master_paddr_size=0,internalIrqMaskSystemInfo=0,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,mul_32_impl=2,mul_64_impl=0,mul_shift_choice=0,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=0,resetSlave=onchip_flash_0.data,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchpredictiontype=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disable_tmr_inj=false,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportHostDebugPort=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=7,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_tmr_output_disable=false,setting_usedesignware=false,shift_rot_impl=1,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_size=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_size=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_size=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_size=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_size=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_size=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_size=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_size=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=100000000,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=1,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=1)(altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=69208096,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;avalon_wb.s1&apos; start=&apos;0x4201000&apos; end=&apos;0x4201400&apos; type=&apos;avalon_wb.s1&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x4201400&apos; end=&apos;0x4201800&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;slave name=&apos;dma_tx.control_port_slave&apos; start=&apos;0x4201A00&apos; end=&apos;0x4201A20&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x4201A20&apos; end=&apos;0x4201A40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;avalon_pwm_0.s1&apos; start=&apos;0x4201A40&apos; end=&apos;0x4201A60&apos; type=&apos;avalon_pwm.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4201A60&apos; end=&apos;0x4201A80&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x4201A80&apos; end=&apos;0x4201AA0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;fifo_rx.in_csr&apos; start=&apos;0x4201AA0&apos; end=&apos;0x4201AC0&apos; type=&apos;altera_avalon_fifo.in_csr&apos; /&gt;&lt;slave name=&apos;dma_rx.control_port_slave&apos; start=&apos;0x4201AC0&apos; end=&apos;0x4201AE0&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;avalon_i2s_0.s1&apos; start=&apos;0x4201AE0&apos; end=&apos;0x4201AF0&apos; type=&apos;avalon_i2s.s1&apos; /&gt;&lt;slave name=&apos;pio_6.s1&apos; start=&apos;0x4201AF0&apos; end=&apos;0x4201B00&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_3.s1&apos; start=&apos;0x4201B00&apos; end=&apos;0x4201B10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x4201B10&apos; end=&apos;0x4201B20&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_5.s1&apos; start=&apos;0x4201B20&apos; end=&apos;0x4201B30&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_4.s1&apos; start=&apos;0x4201B30&apos; end=&apos;0x4201B40&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x4201B40&apos; end=&apos;0x4201B50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x4201B50&apos; end=&apos;0x4201B58&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4201B58&apos; end=&apos;0x4201B60&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtaguart_0.avalon_jtag_slave&apos; start=&apos;0x4201B60&apos; end=&apos;0x4201B68&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=new_sdram_controller_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=0,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=0,resetSlave=onchip_flash_0.data,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=7,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings=)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="candy_gw_qsys:.:nios2_0"
   kind="altera_nios2_gen2"
   version="18.1"
   name="candy_gw_qsys_nios2_0">
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="setting_branchpredictiontype" value="Dynamic" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_size" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_tmr_output_disable" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="instruction_master_high_performance_paddr_size" value="0" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="0" />
  <parameter name="tightly_coupled_data_master_0_paddr_size" value="0" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="icache_size" value="4096" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;avalon_wb.s1&apos; start=&apos;0x4201000&apos; end=&apos;0x4201400&apos; type=&apos;avalon_wb.s1&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x4201400&apos; end=&apos;0x4201800&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;slave name=&apos;dma_tx.control_port_slave&apos; start=&apos;0x4201A00&apos; end=&apos;0x4201A20&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x4201A20&apos; end=&apos;0x4201A40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;avalon_pwm_0.s1&apos; start=&apos;0x4201A40&apos; end=&apos;0x4201A60&apos; type=&apos;avalon_pwm.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4201A60&apos; end=&apos;0x4201A80&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x4201A80&apos; end=&apos;0x4201AA0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;fifo_rx.in_csr&apos; start=&apos;0x4201AA0&apos; end=&apos;0x4201AC0&apos; type=&apos;altera_avalon_fifo.in_csr&apos; /&gt;&lt;slave name=&apos;dma_rx.control_port_slave&apos; start=&apos;0x4201AC0&apos; end=&apos;0x4201AE0&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;avalon_i2s_0.s1&apos; start=&apos;0x4201AE0&apos; end=&apos;0x4201AF0&apos; type=&apos;avalon_i2s.s1&apos; /&gt;&lt;slave name=&apos;pio_6.s1&apos; start=&apos;0x4201AF0&apos; end=&apos;0x4201B00&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_3.s1&apos; start=&apos;0x4201B00&apos; end=&apos;0x4201B10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x4201B10&apos; end=&apos;0x4201B20&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_5.s1&apos; start=&apos;0x4201B20&apos; end=&apos;0x4201B30&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_4.s1&apos; start=&apos;0x4201B30&apos; end=&apos;0x4201B40&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x4201B40&apos; end=&apos;0x4201B50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x4201B50&apos; end=&apos;0x4201B58&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4201B58&apos; end=&apos;0x4201B60&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtaguart_0.avalon_jtag_slave&apos; start=&apos;0x4201B60&apos; end=&apos;0x4201B68&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="flash_instruction_master_paddr_size" value="0" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="shift_rot_impl" value="1" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="exceptionSlave" value="new_sdram_controller_0.s1" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="27" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="27" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="mul_32_impl" value="2" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="mul_64_impl" value="0" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="mul_shift_choice" value="0" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_data_master_1_paddr_size" value="0" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="resetSlave" value="onchip_flash_0.data" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="data_master_paddr_size" value="0" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="breakSlave_derived" value="nios2_0.debug_mem_slave" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_size" value="0" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="icache_burstType" value="None" />
  <parameter name="data_master_high_performance_paddr_size" value="0" />
  <parameter name="setting_disable_tmr_inj" value="false" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_size" value="0" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="breakSlave" value="None" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="69208096" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="resetAbsoluteAddr" value="68157440" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="customInstSlavesSystemInfo_nios_c" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_b" value="&lt;info/&gt;" />
  <parameter name="customInstSlavesSystemInfo_nios_a" value="&lt;info/&gt;" />
  <parameter name="setting_interruptControllerType" value="External" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_paddr_size" value="0" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="tightly_coupled_data_master_2_paddr_size" value="0" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="setting_shadowRegisterSets" value="7" />
  <parameter name="tightly_coupled_data_master_3_paddr_size" value="0" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="cpuReset" value="false" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="MAX 10" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportHostDebugPort" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_size" value="0" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="candy_gw_qsys" as="nios2_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 31 starting:altera_nios2_gen2 "submodules/candy_gw_qsys_nios2_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="nios2_0"><![CDATA["<b>nios2_0</b>" reuses <b>altera_nios2_gen2_unit</b> "<b>submodules/candy_gw_qsys_nios2_0_cpu</b>"]]></message>
   <message level="Info" culprit="nios2_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_nios2_gen2</b> "<b>nios2_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 241 starting:altera_nios2_gen2_unit "submodules/candy_gw_qsys_nios2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'candy_gw_qsys_nios2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=candy_gw_qsys_nios2_0_cpu --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1991_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1991_cpu_gen//candy_gw_qsys_nios2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:28 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:28 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:29 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:29 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:33 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:34 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:35 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'candy_gw_qsys_nios2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_onchip_flash:18.1:ADDR_RANGE1_END_ADDR=143359,ADDR_RANGE1_OFFSET=1024,ADDR_RANGE2_END_ADDR=143359,ADDR_RANGE2_OFFSET=0,ADDR_RANGE3_OFFSET=0,AUTO_CLOCK_RATE=100000000,AVMM_DATA_ADDR_WIDTH=18,AVMM_DATA_BURSTCOUNT_WIDTH=4,AVMM_DATA_DATA_WIDTH=32,CLOCK_FREQUENCY=116.0,CONFIGURATION_MODE=Single Uncompressed Image,CONFIGURATION_SCHEME=Internal Configuration,DATA_INTERFACE=Parallel,DEVICE_FAMILY=MAX 10,DEVICE_ID=16,FLASH_ADDR_ALIGNMENT_BITS=2,FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX=120,FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX=35000000,FLASH_READ_CYCLE_MAX_INDEX=4,FLASH_RESET_CYCLE_MAX_INDEX=25,FLASH_SEQ_READ_DATA_COUNT=4,FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX=30500,INIT_FILENAME=,INIT_FILENAME_SIM=,IS_COMPRESSED_IMAGE=False,IS_DUAL_BOOT=False,IS_ERAM_SKIP=True,MAX_UFM_VALID_ADDR=47103,MAX_VALID_ADDR=143359,MIN_UFM_VALID_ADDR=0,MIN_VALID_ADDR=0,PARALLEL_MODE=true,PART_NAME=10M16SAU169C8G,READ_AND_WRITE_MODE=true,READ_BURST_COUNT=8,READ_BURST_MODE=Incrementing,SECTOR1_END_ADDR=4095,SECTOR1_MAP=1,SECTOR1_START_ADDR=0,SECTOR2_END_ADDR=8191,SECTOR2_MAP=2,SECTOR2_START_ADDR=4096,SECTOR3_END_ADDR=47103,SECTOR3_MAP=3,SECTOR3_START_ADDR=8192,SECTOR4_END_ADDR=75775,SECTOR4_MAP=4,SECTOR4_START_ADDR=47104,SECTOR5_END_ADDR=143359,SECTOR5_MAP=5,SECTOR5_START_ADDR=75776,SECTOR_ACCESS_MODE=Read and write,Read and write,Read and write,Read and write,Read and write,SECTOR_ADDRESS_MAPPING=0x00000 - 0x03fff,0x04000 - 0x07fff,0x08000 - 0x2dfff,0x2e000 - 0x49fff,0x4a000 - 0x8bfff,SECTOR_ID=1,2,3,4,5,SECTOR_READ_PROTECTION_MODE=0,SECTOR_STORAGE_TYPE=UFM,UFM,UFM,CFM,CFM,WRAPPING_BURST_MODE=false,autoInitializationFileName=candy_gw_qsys_onchip_flash_0,initFlashContent=false,initializationFileName=altera_onchip_flash.hex,initializationFileNameForSim=altera_onchip_flash.dat,useNonDefaultInitFile=false"
   instancePathKey="candy_gw_qsys:.:onchip_flash_0"
   kind="altera_onchip_flash"
   version="18.1"
   name="altera_onchip_flash">
  <parameter name="SECTOR_READ_PROTECTION_MODE" value="0" />
  <parameter name="MIN_UFM_VALID_ADDR" value="0" />
  <parameter name="AVMM_DATA_ADDR_WIDTH" value="18" />
  <parameter name="SECTOR3_START_ADDR" value="8192" />
  <parameter name="AUTO_CLOCK_RATE" value="100000000" />
  <parameter name="FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX" value="35000000" />
  <parameter name="SECTOR1_END_ADDR" value="4095" />
  <parameter name="SECTOR4_END_ADDR" value="75775" />
  <parameter name="initializationFileNameForSim" value="altera_onchip_flash.dat" />
  <parameter name="MAX_VALID_ADDR" value="143359" />
  <parameter name="DATA_INTERFACE" value="Parallel" />
  <parameter name="AVMM_DATA_DATA_WIDTH" value="32" />
  <parameter name="SECTOR1_MAP" value="1" />
  <parameter name="INIT_FILENAME_SIM" value="" />
  <parameter name="initializationFileName" value="altera_onchip_flash.hex" />
  <parameter name="MIN_VALID_ADDR" value="0" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="SECTOR2_MAP" value="2" />
  <parameter name="SECTOR3_END_ADDR" value="47103" />
  <parameter name="CONFIGURATION_SCHEME" value="Internal Configuration" />
  <parameter name="SECTOR3_MAP" value="3" />
  <parameter name="DEVICE_ID" value="16" />
  <parameter name="WRAPPING_BURST_MODE" value="false" />
  <parameter name="SECTOR5_MAP" value="5" />
  <parameter name="FLASH_SEQ_READ_DATA_COUNT" value="4" />
  <parameter name="FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX" value="30500" />
  <parameter
     name="autoInitializationFileName"
     value="candy_gw_qsys_onchip_flash_0" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ADDR_RANGE3_OFFSET" value="0" />
  <parameter name="ADDR_RANGE2_OFFSET" value="0" />
  <parameter name="SECTOR2_END_ADDR" value="8191" />
  <parameter name="SECTOR4_MAP" value="4" />
  <parameter name="FLASH_RESET_CYCLE_MAX_INDEX" value="25" />
  <parameter
     name="SECTOR_ADDRESS_MAPPING"
     value="0x00000 - 0x03fff,0x04000 - 0x07fff,0x08000 - 0x2dfff,0x2e000 - 0x49fff,0x4a000 - 0x8bfff" />
  <parameter name="IS_ERAM_SKIP" value="True" />
  <parameter name="READ_BURST_MODE" value="Incrementing" />
  <parameter name="READ_AND_WRITE_MODE" value="true" />
  <parameter name="FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX" value="120" />
  <parameter name="SECTOR5_START_ADDR" value="75776" />
  <parameter name="PART_NAME" value="10M16SAU169C8G" />
  <parameter name="ADDR_RANGE1_OFFSET" value="1024" />
  <parameter name="MAX_UFM_VALID_ADDR" value="47103" />
  <parameter name="INIT_FILENAME" value="" />
  <parameter name="CONFIGURATION_MODE" value="Single Uncompressed Image" />
  <parameter name="PARALLEL_MODE" value="true" />
  <parameter name="SECTOR4_START_ADDR" value="47104" />
  <parameter name="FLASH_ADDR_ALIGNMENT_BITS" value="2" />
  <parameter
     name="SECTOR_ACCESS_MODE"
     value="Read and write,Read and write,Read and write,Read and write,Read and write" />
  <parameter name="initFlashContent" value="false" />
  <parameter name="SECTOR1_START_ADDR" value="0" />
  <parameter name="ADDR_RANGE1_END_ADDR" value="143359" />
  <parameter name="IS_COMPRESSED_IMAGE" value="False" />
  <parameter name="SECTOR_ID" value="1,2,3,4,5" />
  <parameter name="READ_BURST_COUNT" value="8" />
  <parameter name="FLASH_READ_CYCLE_MAX_INDEX" value="4" />
  <parameter name="AVMM_DATA_BURSTCOUNT_WIDTH" value="4" />
  <parameter name="CLOCK_FREQUENCY" value="116.0" />
  <parameter name="SECTOR_STORAGE_TYPE" value="UFM,UFM,UFM,CFM,CFM" />
  <parameter name="ADDR_RANGE2_END_ADDR" value="143359" />
  <parameter name="SECTOR5_END_ADDR" value="143359" />
  <parameter name="SECTOR2_START_ADDR" value="4096" />
  <parameter name="IS_DUAL_BOOT" value="False" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_onchip_flash_util.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_onchip_flash.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_onchip_flash.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/rtl/altera_onchip_flash_block.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_onchip_flash/altera_onchip_flash/altera_onchip_flash_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="onchip_flash_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 31 starting:altera_onchip_flash "submodules/altera_onchip_flash"</message>
   <message level="Info" culprit="onchip_flash_0">Generating top-level entity altera_onchip_flash</message>
   <message level="Info" culprit="onchip_flash_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_onchip_flash</b> "<b>onchip_flash_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=InOut,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=2"
   instancePathKey="candy_gw_qsys:.:pio_1"
   kind="altera_avalon_pio"
   version="18.1"
   name="candy_gw_qsys_pio_1">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="2" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="InOut" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_pio_1.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="pio_1" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 30 starting:altera_avalon_pio "submodules/candy_gw_qsys_pio_1"</message>
   <message level="Info" culprit="pio_1">Starting RTL generation for module 'candy_gw_qsys_pio_1'</message>
   <message level="Info" culprit="pio_1">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_1 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1974_pio_1_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1974_pio_1_gen//candy_gw_qsys_pio_1_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_1">Done RTL generation for module 'candy_gw_qsys_pio_1'</message>
   <message level="Info" culprit="pio_1"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_1</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=4"
   instancePathKey="candy_gw_qsys:.:pio_3"
   kind="altera_avalon_pio"
   version="18.1"
   name="candy_gw_qsys_pio_3">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="4" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_pio_3.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="pio_3" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 29 starting:altera_avalon_pio "submodules/candy_gw_qsys_pio_3"</message>
   <message level="Info" culprit="pio_3">Starting RTL generation for module 'candy_gw_qsys_pio_3'</message>
   <message level="Info" culprit="pio_3">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_3 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1975_pio_3_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1975_pio_3_gen//candy_gw_qsys_pio_3_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_3">Done RTL generation for module 'candy_gw_qsys_pio_3'</message>
   <message level="Info" culprit="pio_3"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_3</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=false,derived_has_irq=false,derived_has_out=true,derived_has_tri=false,derived_irq_type=NONE,direction=Output,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=1"
   instancePathKey="candy_gw_qsys:.:pio_4"
   kind="altera_avalon_pio"
   version="18.1"
   name="candy_gw_qsys_pio_4">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="true" />
  <parameter name="derived_has_in" value="false" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="1" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Output" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_pio_4.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="pio_4,pio_5" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 28 starting:altera_avalon_pio "submodules/candy_gw_qsys_pio_4"</message>
   <message level="Info" culprit="pio_4">Starting RTL generation for module 'candy_gw_qsys_pio_4'</message>
   <message level="Info" culprit="pio_4">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_4 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1976_pio_4_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1976_pio_4_gen//candy_gw_qsys_pio_4_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_4">Done RTL generation for module 'candy_gw_qsys_pio_4'</message>
   <message level="Info" culprit="pio_4"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_4</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_pio:18.1:bitClearingEdgeCapReg=false,bitModifyingOutReg=false,captureEdge=false,clockRate=100000000,derived_capture=false,derived_do_test_bench_wiring=false,derived_edge_type=NONE,derived_has_in=true,derived_has_irq=false,derived_has_out=false,derived_has_tri=false,derived_irq_type=NONE,direction=Input,edgeType=RISING,generateIRQ=false,irqType=LEVEL,resetValue=0,simDoTestBenchWiring=false,simDrivenValue=0,width=8"
   instancePathKey="candy_gw_qsys:.:pio_6"
   kind="altera_avalon_pio"
   version="18.1"
   name="candy_gw_qsys_pio_6">
  <parameter name="derived_do_test_bench_wiring" value="false" />
  <parameter name="generateIRQ" value="false" />
  <parameter name="derived_has_irq" value="false" />
  <parameter name="captureEdge" value="false" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="derived_has_out" value="false" />
  <parameter name="derived_has_in" value="true" />
  <parameter name="resetValue" value="0" />
  <parameter name="derived_has_tri" value="false" />
  <parameter name="derived_capture" value="false" />
  <parameter name="simDoTestBenchWiring" value="false" />
  <parameter name="bitModifyingOutReg" value="false" />
  <parameter name="simDrivenValue" value="0" />
  <parameter name="derived_edge_type" value="NONE" />
  <parameter name="irqType" value="LEVEL" />
  <parameter name="derived_irq_type" value="NONE" />
  <parameter name="edgeType" value="RISING" />
  <parameter name="width" value="8" />
  <parameter name="bitClearingEdgeCapReg" value="false" />
  <parameter name="direction" value="Input" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_pio_6.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_pio/altera_avalon_pio_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="pio_6" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 26 starting:altera_avalon_pio "submodules/candy_gw_qsys_pio_6"</message>
   <message level="Info" culprit="pio_6">Starting RTL generation for module 'candy_gw_qsys_pio_6'</message>
   <message level="Info" culprit="pio_6">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=candy_gw_qsys_pio_6 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1977_pio_6_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1977_pio_6_gen//candy_gw_qsys_pio_6_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="pio_6">Done RTL generation for module 'candy_gw_qsys_pio_6'</message>
   <message level="Info" culprit="pio_6"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_pio</b> "<b>pio_6</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=true,loadValue=99999,mult=0.001,period=1,periodUnits=MSEC,periodUnitsString=ms,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=1000.0,timeoutPulseOutput=false,timerPreset=CUSTOM,valueInSecond=0.001,watchdogPulse=2"
   instancePathKey="candy_gw_qsys:.:sys_clk_timer"
   kind="altera_avalon_timer"
   version="18.1"
   name="candy_gw_qsys_sys_clk_timer">
  <parameter name="loadValue" value="99999" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="ms" />
  <parameter name="mult" value="0.001" />
  <parameter name="ticksPerSec" value="1000.0" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="0.001" />
  <parameter name="fixedPeriod" value="true" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="MSEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="CUSTOM" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_sys_clk_timer.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="sys_clk_timer" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 25 starting:altera_avalon_timer "submodules/candy_gw_qsys_sys_clk_timer"</message>
   <message level="Info" culprit="sys_clk_timer">Starting RTL generation for module 'candy_gw_qsys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=candy_gw_qsys_sys_clk_timer --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1978_sys_clk_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1978_sys_clk_timer_gen//candy_gw_qsys_sys_clk_timer_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="sys_clk_timer">Done RTL generation for module 'candy_gw_qsys_sys_clk_timer'</message>
   <message level="Info" culprit="sys_clk_timer"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_timer</b> "<b>sys_clk_timer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sysid_qsys:18.1:id=549,timestamp=1593096333"
   instancePathKey="candy_gw_qsys:.:sysid"
   kind="altera_avalon_sysid_qsys"
   version="18.1"
   name="candy_gw_qsys_sysid">
  <parameter name="id" value="549" />
  <parameter name="timestamp" value="1593096333" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_sysid.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sysid_qsys/altera_avalon_sysid_qsys_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="sysid" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 24 starting:altera_avalon_sysid_qsys "submodules/candy_gw_qsys_sysid"</message>
   <message level="Info" culprit="sysid"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_sysid_qsys</b> "<b>sysid</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_timer:18.1:alwaysRun=false,counterSize=32,fixedPeriod=false,loadValue=99,mult=1.0E-6,period=1,periodUnits=USEC,periodUnitsString=us,resetOutput=false,slave_address_width=3,snapshot=true,systemFrequency=100000000,ticksPerSec=1000000.0,timeoutPulseOutput=false,timerPreset=FULL_FEATURED,valueInSecond=1.0E-6,watchdogPulse=2"
   instancePathKey="candy_gw_qsys:.:timer_0"
   kind="altera_avalon_timer"
   version="18.1"
   name="candy_gw_qsys_timer_0">
  <parameter name="loadValue" value="99" />
  <parameter name="timeoutPulseOutput" value="false" />
  <parameter name="period" value="1" />
  <parameter name="periodUnitsString" value="us" />
  <parameter name="mult" value="1.0E-6" />
  <parameter name="ticksPerSec" value="1000000.0" />
  <parameter name="systemFrequency" value="100000000" />
  <parameter name="alwaysRun" value="false" />
  <parameter name="valueInSecond" value="1.0E-6" />
  <parameter name="fixedPeriod" value="false" />
  <parameter name="counterSize" value="32" />
  <parameter name="periodUnits" value="USEC" />
  <parameter name="watchdogPulse" value="2" />
  <parameter name="slave_address_width" value="3" />
  <parameter name="resetOutput" value="false" />
  <parameter name="snapshot" value="true" />
  <parameter name="timerPreset" value="FULL_FEATURED" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_timer_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_timer/altera_avalon_timer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="timer_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 23 starting:altera_avalon_timer "submodules/candy_gw_qsys_timer_0"</message>
   <message level="Info" culprit="timer_0">Starting RTL generation for module 'candy_gw_qsys_timer_0'</message>
   <message level="Info" culprit="timer_0">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=candy_gw_qsys_timer_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1980_timer_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1980_timer_0_gen//candy_gw_qsys_timer_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="timer_0">Done RTL generation for module 'candy_gw_qsys_timer_0'</message>
   <message level="Info" culprit="timer_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_timer</b> "<b>timer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_uart:18.1:baud=115200,baudError=0.01,clockRate=100000000,dataBits=8,fixedBaud=true,parity=NONE,parityFisrtChar=N,simCharStream=,simInteractiveInputEnable=false,simInteractiveOutputEnable=false,simTrueBaud=false,stopBits=1,syncRegDepth=2,useCtsRts=true,useEopRegister=false,useRelativePathForSimFile=false"
   instancePathKey="candy_gw_qsys:.:uart_0"
   kind="altera_avalon_uart"
   version="18.1"
   name="candy_gw_qsys_uart_0">
  <parameter name="baud" value="115200" />
  <parameter name="simInteractiveInputEnable" value="false" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="stopBits" value="1" />
  <parameter name="parityFisrtChar" value="N" />
  <parameter name="parity" value="NONE" />
  <parameter name="useCtsRts" value="true" />
  <parameter name="fixedBaud" value="true" />
  <parameter name="dataBits" value="8" />
  <parameter name="clockRate" value="100000000" />
  <parameter name="simTrueBaud" value="false" />
  <parameter name="useEopRegister" value="false" />
  <parameter name="simInteractiveOutputEnable" value="false" />
  <parameter name="syncRegDepth" value="2" />
  <parameter name="simCharStream" value="" />
  <parameter name="baudError" value="0.01" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_uart_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_uart/altera_avalon_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="uart_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 22 starting:altera_avalon_uart "submodules/candy_gw_qsys_uart_0"</message>
   <message level="Info" culprit="uart_0">Starting RTL generation for module 'candy_gw_qsys_uart_0'</message>
   <message level="Info" culprit="uart_0">  Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=candy_gw_qsys_uart_0 --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1981_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1981_uart_0_gen//candy_gw_qsys_uart_0_component_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="uart_0">Done RTL generation for module 'candy_gw_qsys_uart_0'</message>
   <message level="Info" culprit="uart_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_avalon_uart</b> "<b>uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic:18.1:AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=8,DAISY_CHAIN_ENABLE=0,INTERRUPT_LATENCY_CYCLES=2,NUMBER_OF_INT_PORTS=7,OVERRIDE_INTERRUPT_LATENCY=false,RIL_WIDTH=6(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_vic_csr:18.1:AUTO_I1_INTERRUPTS_USED=0,DAISY_CHAIN_ENABLE=0,NUMBER_OF_INT_PORTS=7,RIL_WIDTH=6,RRS_WIDTH=6)(altera_vic_priority:18.1:DATA_WIDTH=19,NUMBER_OF_INT_PORTS=7,PRIORITY_LATENCY=3,PRIORITY_WIDTH=6)(altera_vic_vector:18.1:DAISY_CHAIN_ENABLE=0)(clock:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(clock:18.1:)(reset:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)"
   instancePathKey="candy_gw_qsys:.:vic_0"
   kind="altera_vic"
   version="18.1"
   name="candy_gw_qsys_vic_0">
  <parameter name="INTERRUPT_LATENCY_CYCLES" value="2" />
  <parameter name="OVERRIDE_INTERRUPT_LATENCY" value="false" />
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="NUMBER_OF_INT_PORTS" value="7" />
  <parameter name="DAISY_CHAIN_ENABLE" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="8" />
  <parameter name="RIL_WIDTH" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_vic_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_priority.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_compare2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_compare4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_vector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/top/altera_vic_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/csr/altera_vic_csr_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/priority/altera_vic_priority_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/vector/altera_vic_vector_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="candy_gw_qsys" as="vic_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 21 starting:altera_vic "submodules/candy_gw_qsys_vic_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>17</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_csr</b> "<b>submodules/altera_vic_csr</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_priority</b> "<b>submodules/altera_vic_priority</b>"]]></message>
   <message level="Debug" culprit="vic_0"><![CDATA["<b>vic_0</b>" reuses <b>altera_vic_vector</b> "<b>submodules/altera_vic_vector</b>"]]></message>
   <message level="Info" culprit="vic_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_vic</b> "<b>vic_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 240 starting:altera_vic_csr "submodules/altera_vic_csr"</message>
   <message level="Info" culprit="vic_csr"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_csr</b> "<b>vic_csr</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 239 starting:altera_vic_priority "submodules/altera_vic_priority"</message>
   <message level="Info" culprit="vic_priority"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_priority</b> "<b>vic_priority</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 238 starting:altera_vic_vector "submodules/altera_vic_vector"</message>
   <message level="Info" culprit="vic_vector"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_vector</b> "<b>vic_vector</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {avalon_i2s_0_av_mm1_translator} {altera_merlin_master_translator};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {UAV_ADDRESS_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_READDATA} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_READ} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_WRITE} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_CLKEN} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_LOCK} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {SYNC_RESET} {0};add_instance {fifo_rx_in_translator} {altera_merlin_slave_translator};set_instance_parameter_value {fifo_rx_in_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {fifo_rx_in_translator} {AV_DATA_W} {32};set_instance_parameter_value {fifo_rx_in_translator} {UAV_DATA_W} {32};set_instance_parameter_value {fifo_rx_in_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fifo_rx_in_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_in_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_in_translator} {UAV_ADDRESS_W} {3};set_instance_parameter_value {fifo_rx_in_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_rx_in_translator} {AV_READLATENCY} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {fifo_rx_in_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {fifo_rx_in_translator} {USE_READDATA} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {fifo_rx_in_translator} {USE_READ} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_WRITE} {1};set_instance_parameter_value {fifo_rx_in_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_ADDRESS} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_LOCK} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {fifo_rx_in_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_in_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {fifo_rx_in_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fifo_rx_in_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_in_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fifo_rx_in_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avalon_i2s_0_av_mm1_agent} {altera_merlin_master_agent};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ORI_BURST_SIZE_H} {72};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ORI_BURST_SIZE_L} {70};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_RESPONSE_STATUS_H} {69};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_RESPONSE_STATUS_L} {68};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_QOS_H} {57};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_QOS_L} {57};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DATA_SIDEBAND_H} {55};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DATA_SIDEBAND_L} {55};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ADDR_SIDEBAND_H} {54};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ADDR_SIDEBAND_L} {54};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURST_TYPE_H} {53};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURST_TYPE_L} {52};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_CACHE_H} {67};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_CACHE_L} {64};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_THREAD_ID_H} {60};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_THREAD_ID_L} {60};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURST_SIZE_H} {51};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURST_SIZE_L} {49};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_EXCLUSIVE} {44};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BEGIN_BURST} {56};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_PROTECTION_H} {63};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_PROTECTION_L} {61};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURSTWRAP_H} {48};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURSTWRAP_L} {48};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BYTE_CNT_H} {47};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BYTE_CNT_L} {45};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ADDR_H} {38};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_COMPRESSED_READ} {39};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_POSTED} {40};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_READ} {42};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_SRC_ID_H} {58};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_SRC_ID_L} {58};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DEST_ID_H} {59};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DEST_ID_L} {59};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {ST_DATA_W} {73};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;fifo_rx_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000004&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {ID} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {CACHE_VALUE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {USE_WRITERESPONSE} {0};add_instance {fifo_rx_in_agent} {altera_merlin_slave_agent};set_instance_parameter_value {fifo_rx_in_agent} {PKT_ORI_BURST_SIZE_H} {72};set_instance_parameter_value {fifo_rx_in_agent} {PKT_ORI_BURST_SIZE_L} {70};set_instance_parameter_value {fifo_rx_in_agent} {PKT_RESPONSE_STATUS_H} {69};set_instance_parameter_value {fifo_rx_in_agent} {PKT_RESPONSE_STATUS_L} {68};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BURST_SIZE_H} {51};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BURST_SIZE_L} {49};set_instance_parameter_value {fifo_rx_in_agent} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BEGIN_BURST} {56};set_instance_parameter_value {fifo_rx_in_agent} {PKT_PROTECTION_H} {63};set_instance_parameter_value {fifo_rx_in_agent} {PKT_PROTECTION_L} {61};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BURSTWRAP_H} {48};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BURSTWRAP_L} {48};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BYTE_CNT_H} {47};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BYTE_CNT_L} {45};set_instance_parameter_value {fifo_rx_in_agent} {PKT_ADDR_H} {38};set_instance_parameter_value {fifo_rx_in_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {fifo_rx_in_agent} {PKT_TRANS_COMPRESSED_READ} {39};set_instance_parameter_value {fifo_rx_in_agent} {PKT_TRANS_POSTED} {40};set_instance_parameter_value {fifo_rx_in_agent} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {fifo_rx_in_agent} {PKT_TRANS_READ} {42};set_instance_parameter_value {fifo_rx_in_agent} {PKT_DATA_H} {31};set_instance_parameter_value {fifo_rx_in_agent} {PKT_DATA_L} {0};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {fifo_rx_in_agent} {PKT_SRC_ID_H} {58};set_instance_parameter_value {fifo_rx_in_agent} {PKT_SRC_ID_L} {58};set_instance_parameter_value {fifo_rx_in_agent} {PKT_DEST_ID_H} {59};set_instance_parameter_value {fifo_rx_in_agent} {PKT_DEST_ID_L} {59};set_instance_parameter_value {fifo_rx_in_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {fifo_rx_in_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {fifo_rx_in_agent} {ST_DATA_W} {73};set_instance_parameter_value {fifo_rx_in_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_rx_in_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_rx_in_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {fifo_rx_in_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {fifo_rx_in_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {fifo_rx_in_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {fifo_rx_in_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {fifo_rx_in_agent} {ID} {0};set_instance_parameter_value {fifo_rx_in_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_rx_in_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_rx_in_agent} {ECC_ENABLE} {0};add_instance {fifo_rx_in_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {BITS_PER_SYMBOL} {74};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {fifo_rx_in_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x4 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {38};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {63};set_instance_parameter_value {router} {PKT_PROTECTION_L} {61};set_instance_parameter_value {router} {PKT_DEST_ID_H} {59};set_instance_parameter_value {router} {PKT_DEST_ID_L} {59};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {router} {PKT_TRANS_READ} {42};set_instance_parameter_value {router} {ST_DATA_W} {73};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {38};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {63};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {61};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {59};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {59};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {42};set_instance_parameter_value {router_001} {ST_DATA_W} {73};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {73};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {73};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {73};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {73};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {73};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {73};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {73};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {73};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {avalon_i2s_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {fifo_rx_reset_in_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {fifo_rx_reset_in_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {fifo_rx_reset_in_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {fifo_rx_reset_in_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {fifo_rx_reset_in_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clock_bridge_0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {avalon_i2s_0_av_mm1_translator.avalon_universal_master_0} {avalon_i2s_0_av_mm1_agent.av} {avalon};set_connection_parameter_value {avalon_i2s_0_av_mm1_translator.avalon_universal_master_0/avalon_i2s_0_av_mm1_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {avalon_i2s_0_av_mm1_translator.avalon_universal_master_0/avalon_i2s_0_av_mm1_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {avalon_i2s_0_av_mm1_translator.avalon_universal_master_0/avalon_i2s_0_av_mm1_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {avalon_i2s_0_av_mm1_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/avalon_i2s_0_av_mm1_agent.rp} {qsys_mm.response};add_connection {fifo_rx_in_agent.m0} {fifo_rx_in_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {fifo_rx_in_agent.m0/fifo_rx_in_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {fifo_rx_in_agent.m0/fifo_rx_in_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {fifo_rx_in_agent.m0/fifo_rx_in_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {fifo_rx_in_agent.rf_source} {fifo_rx_in_agent_rsp_fifo.in} {avalon_streaming};add_connection {fifo_rx_in_agent_rsp_fifo.out} {fifo_rx_in_agent.rf_sink} {avalon_streaming};add_connection {fifo_rx_in_agent.rdata_fifo_src} {fifo_rx_in_agent_rdata_fifo.in} {avalon_streaming};add_connection {fifo_rx_in_agent_rdata_fifo.out} {fifo_rx_in_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {fifo_rx_in_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/fifo_rx_in_agent.cp} {qsys_mm.command};add_connection {avalon_i2s_0_av_mm1_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {avalon_i2s_0_av_mm1_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {fifo_rx_in_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {fifo_rx_in_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_av_mm1_translator.reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_av_mm1_agent.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {fifo_rx_in_translator.reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {fifo_rx_in_agent.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {fifo_rx_in_agent_rsp_fifo.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {fifo_rx_in_agent_rdata_fifo.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_av_mm1_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_av_mm1_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_reset_in_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {clock_bridge_0_out_clk} {clock} {slave};set_interface_property {clock_bridge_0_out_clk} {EXPORT_OF} {clock_bridge_0_out_clk_clock_bridge.in_clk};add_interface {avalon_i2s_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {avalon_i2s_0_reset_reset_bridge_in_reset} {EXPORT_OF} {avalon_i2s_0_reset_reset_bridge.in_reset};add_interface {fifo_rx_reset_in_reset_bridge_in_reset} {reset} {slave};set_interface_property {fifo_rx_reset_in_reset_bridge_in_reset} {EXPORT_OF} {fifo_rx_reset_in_reset_bridge.in_reset};add_interface {avalon_i2s_0_av_mm1} {avalon} {slave};set_interface_property {avalon_i2s_0_av_mm1} {EXPORT_OF} {avalon_i2s_0_av_mm1_translator.avalon_anti_master_0};add_interface {fifo_rx_in} {avalon} {master};set_interface_property {fifo_rx_in} {EXPORT_OF} {fifo_rx_in_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.avalon_i2s_0.av_mm1} {0};set_module_assignment {interconnect_id.fifo_rx.in} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=3,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=3,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;fifo_rx_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000004&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=54,PKT_ADDR_SIDEBAND_L=54,PKT_BEGIN_BURST=56,PKT_BURSTWRAP_H=48,PKT_BURSTWRAP_L=48,PKT_BURST_SIZE_H=51,PKT_BURST_SIZE_L=49,PKT_BURST_TYPE_H=53,PKT_BURST_TYPE_L=52,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=47,PKT_BYTE_CNT_L=45,PKT_CACHE_H=67,PKT_CACHE_L=64,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=55,PKT_DATA_SIDEBAND_L=55,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_ORI_BURST_SIZE_H=72,PKT_ORI_BURST_SIZE_L=70,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_QOS_H=57,PKT_QOS_L=57,PKT_RESPONSE_STATUS_H=69,PKT_RESPONSE_STATUS_L=68,PKT_SRC_ID_H=58,PKT_SRC_ID_L=58,PKT_THREAD_ID_H=60,PKT_THREAD_ID_L=60,PKT_TRANS_COMPRESSED_READ=39,PKT_TRANS_EXCLUSIVE=44,PKT_TRANS_LOCK=43,PKT_TRANS_POSTED=40,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=73,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_BEGIN_BURST=56,PKT_BURSTWRAP_H=48,PKT_BURSTWRAP_L=48,PKT_BURST_SIZE_H=51,PKT_BURST_SIZE_L=49,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=47,PKT_BYTE_CNT_L=45,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_ORI_BURST_SIZE_H=72,PKT_ORI_BURST_SIZE_L=70,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_RESPONSE_STATUS_H=69,PKT_RESPONSE_STATUS_L=68,PKT_SRC_ID_H=58,PKT_SRC_ID_L=58,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=39,PKT_TRANS_LOCK=43,PKT_TRANS_POSTED=40,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=73,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=74,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x4,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x4:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=73,TYPE_OF_TRANSACTION=write)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=73,TYPE_OF_TRANSACTION=write)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=73,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=43,ST_CHANNEL_W=1,ST_DATA_W=73,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=73,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=43,ST_CHANNEL_W=1,ST_DATA_W=73,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=73,CHANNEL_WIDTH=1,DATA_WIDTH=73,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=73,CHANNEL_WIDTH=1,DATA_WIDTH=73,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {avalon_i2s_0_av_mm1_translator} {altera_merlin_master_translator};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {UAV_ADDRESS_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_READDATA} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_READ} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_WRITE} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_CLKEN} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_LOCK} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_translator} {SYNC_RESET} {0};add_instance {fifo_rx_in_translator} {altera_merlin_slave_translator};set_instance_parameter_value {fifo_rx_in_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {fifo_rx_in_translator} {AV_DATA_W} {32};set_instance_parameter_value {fifo_rx_in_translator} {UAV_DATA_W} {32};set_instance_parameter_value {fifo_rx_in_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fifo_rx_in_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_in_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_in_translator} {UAV_ADDRESS_W} {3};set_instance_parameter_value {fifo_rx_in_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_rx_in_translator} {AV_READLATENCY} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {fifo_rx_in_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {fifo_rx_in_translator} {USE_READDATA} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {fifo_rx_in_translator} {USE_READ} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_WRITE} {1};set_instance_parameter_value {fifo_rx_in_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_ADDRESS} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_LOCK} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_rx_in_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {fifo_rx_in_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_in_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {fifo_rx_in_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fifo_rx_in_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_in_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_in_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fifo_rx_in_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avalon_i2s_0_av_mm1_agent} {altera_merlin_master_agent};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ORI_BURST_SIZE_H} {72};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ORI_BURST_SIZE_L} {70};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_RESPONSE_STATUS_H} {69};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_RESPONSE_STATUS_L} {68};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_QOS_H} {57};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_QOS_L} {57};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DATA_SIDEBAND_H} {55};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DATA_SIDEBAND_L} {55};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ADDR_SIDEBAND_H} {54};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ADDR_SIDEBAND_L} {54};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURST_TYPE_H} {53};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURST_TYPE_L} {52};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_CACHE_H} {67};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_CACHE_L} {64};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_THREAD_ID_H} {60};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_THREAD_ID_L} {60};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURST_SIZE_H} {51};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURST_SIZE_L} {49};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_EXCLUSIVE} {44};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BEGIN_BURST} {56};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_PROTECTION_H} {63};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_PROTECTION_L} {61};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURSTWRAP_H} {48};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BURSTWRAP_L} {48};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BYTE_CNT_H} {47};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BYTE_CNT_L} {45};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ADDR_H} {38};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_COMPRESSED_READ} {39};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_POSTED} {40};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_TRANS_READ} {42};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_SRC_ID_H} {58};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_SRC_ID_L} {58};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DEST_ID_H} {59};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {PKT_DEST_ID_L} {59};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {ST_DATA_W} {73};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;fifo_rx_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000004&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {ID} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {CACHE_VALUE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm1_agent} {USE_WRITERESPONSE} {0};add_instance {fifo_rx_in_agent} {altera_merlin_slave_agent};set_instance_parameter_value {fifo_rx_in_agent} {PKT_ORI_BURST_SIZE_H} {72};set_instance_parameter_value {fifo_rx_in_agent} {PKT_ORI_BURST_SIZE_L} {70};set_instance_parameter_value {fifo_rx_in_agent} {PKT_RESPONSE_STATUS_H} {69};set_instance_parameter_value {fifo_rx_in_agent} {PKT_RESPONSE_STATUS_L} {68};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BURST_SIZE_H} {51};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BURST_SIZE_L} {49};set_instance_parameter_value {fifo_rx_in_agent} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BEGIN_BURST} {56};set_instance_parameter_value {fifo_rx_in_agent} {PKT_PROTECTION_H} {63};set_instance_parameter_value {fifo_rx_in_agent} {PKT_PROTECTION_L} {61};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BURSTWRAP_H} {48};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BURSTWRAP_L} {48};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BYTE_CNT_H} {47};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BYTE_CNT_L} {45};set_instance_parameter_value {fifo_rx_in_agent} {PKT_ADDR_H} {38};set_instance_parameter_value {fifo_rx_in_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {fifo_rx_in_agent} {PKT_TRANS_COMPRESSED_READ} {39};set_instance_parameter_value {fifo_rx_in_agent} {PKT_TRANS_POSTED} {40};set_instance_parameter_value {fifo_rx_in_agent} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {fifo_rx_in_agent} {PKT_TRANS_READ} {42};set_instance_parameter_value {fifo_rx_in_agent} {PKT_DATA_H} {31};set_instance_parameter_value {fifo_rx_in_agent} {PKT_DATA_L} {0};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {fifo_rx_in_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {fifo_rx_in_agent} {PKT_SRC_ID_H} {58};set_instance_parameter_value {fifo_rx_in_agent} {PKT_SRC_ID_L} {58};set_instance_parameter_value {fifo_rx_in_agent} {PKT_DEST_ID_H} {59};set_instance_parameter_value {fifo_rx_in_agent} {PKT_DEST_ID_L} {59};set_instance_parameter_value {fifo_rx_in_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {fifo_rx_in_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {fifo_rx_in_agent} {ST_DATA_W} {73};set_instance_parameter_value {fifo_rx_in_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_rx_in_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_rx_in_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {fifo_rx_in_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {fifo_rx_in_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {fifo_rx_in_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {fifo_rx_in_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {fifo_rx_in_agent} {ID} {0};set_instance_parameter_value {fifo_rx_in_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_rx_in_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_rx_in_agent} {ECC_ENABLE} {0};add_instance {fifo_rx_in_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {BITS_PER_SYMBOL} {74};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fifo_rx_in_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {fifo_rx_in_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fifo_rx_in_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x4 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {38};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {63};set_instance_parameter_value {router} {PKT_PROTECTION_L} {61};set_instance_parameter_value {router} {PKT_DEST_ID_H} {59};set_instance_parameter_value {router} {PKT_DEST_ID_L} {59};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {router} {PKT_TRANS_READ} {42};set_instance_parameter_value {router} {ST_DATA_W} {73};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {write };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {38};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {63};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {61};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {59};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {59};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {42};set_instance_parameter_value {router_001} {ST_DATA_W} {73};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {73};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {73};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {73};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {73};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {73};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {73};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {73};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {73};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {avalon_i2s_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {fifo_rx_reset_in_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {fifo_rx_reset_in_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {fifo_rx_reset_in_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {fifo_rx_reset_in_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {fifo_rx_reset_in_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clock_bridge_0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {avalon_i2s_0_av_mm1_translator.avalon_universal_master_0} {avalon_i2s_0_av_mm1_agent.av} {avalon};set_connection_parameter_value {avalon_i2s_0_av_mm1_translator.avalon_universal_master_0/avalon_i2s_0_av_mm1_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {avalon_i2s_0_av_mm1_translator.avalon_universal_master_0/avalon_i2s_0_av_mm1_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {avalon_i2s_0_av_mm1_translator.avalon_universal_master_0/avalon_i2s_0_av_mm1_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {avalon_i2s_0_av_mm1_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/avalon_i2s_0_av_mm1_agent.rp} {qsys_mm.response};add_connection {fifo_rx_in_agent.m0} {fifo_rx_in_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {fifo_rx_in_agent.m0/fifo_rx_in_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {fifo_rx_in_agent.m0/fifo_rx_in_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {fifo_rx_in_agent.m0/fifo_rx_in_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {fifo_rx_in_agent.rf_source} {fifo_rx_in_agent_rsp_fifo.in} {avalon_streaming};add_connection {fifo_rx_in_agent_rsp_fifo.out} {fifo_rx_in_agent.rf_sink} {avalon_streaming};add_connection {fifo_rx_in_agent.rdata_fifo_src} {fifo_rx_in_agent_rdata_fifo.in} {avalon_streaming};add_connection {fifo_rx_in_agent_rdata_fifo.out} {fifo_rx_in_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {fifo_rx_in_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/fifo_rx_in_agent.cp} {qsys_mm.command};add_connection {avalon_i2s_0_av_mm1_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {avalon_i2s_0_av_mm1_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {fifo_rx_in_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {fifo_rx_in_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_av_mm1_translator.reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_av_mm1_agent.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {fifo_rx_in_translator.reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {fifo_rx_in_agent.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {fifo_rx_in_agent_rsp_fifo.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {fifo_rx_in_agent_rdata_fifo.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {fifo_rx_reset_in_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_av_mm1_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_av_mm1_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_reset_in_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {clock_bridge_0_out_clk} {clock} {slave};set_interface_property {clock_bridge_0_out_clk} {EXPORT_OF} {clock_bridge_0_out_clk_clock_bridge.in_clk};add_interface {avalon_i2s_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {avalon_i2s_0_reset_reset_bridge_in_reset} {EXPORT_OF} {avalon_i2s_0_reset_reset_bridge.in_reset};add_interface {fifo_rx_reset_in_reset_bridge_in_reset} {reset} {slave};set_interface_property {fifo_rx_reset_in_reset_bridge_in_reset} {EXPORT_OF} {fifo_rx_reset_in_reset_bridge.in_reset};add_interface {avalon_i2s_0_av_mm1} {avalon} {slave};set_interface_property {avalon_i2s_0_av_mm1} {EXPORT_OF} {avalon_i2s_0_av_mm1_translator.avalon_anti_master_0};add_interface {fifo_rx_in} {avalon} {master};set_interface_property {fifo_rx_in} {EXPORT_OF} {fifo_rx_in_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.avalon_i2s_0.av_mm1} {0};set_module_assignment {interconnect_id.fifo_rx.in} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="candy_gw_qsys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 23 starting:altera_mm_interconnect "submodules/candy_gw_qsys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.017s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.036s/0.052s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 237 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avalon_i2s_0_av_mm1_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 236 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="fifo_rx_in_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>fifo_rx_in_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 235 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>avalon_i2s_0_av_mm1_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 234 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="fifo_rx_in_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>fifo_rx_in_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 231 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 230 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 229 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 228 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 227 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 226 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 225 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 223 starting:altera_avalon_st_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {avalon_i2s_0_av_mm2_translator} {altera_merlin_master_translator};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_DATA_W} {32};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {UAV_ADDRESS_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_READDATA} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_READ} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_WRITE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_CLKEN} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_LOCK} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {SYNC_RESET} {0};add_instance {fifo_tx_out_translator} {altera_merlin_slave_translator};set_instance_parameter_value {fifo_tx_out_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {fifo_tx_out_translator} {AV_DATA_W} {32};set_instance_parameter_value {fifo_tx_out_translator} {UAV_DATA_W} {32};set_instance_parameter_value {fifo_tx_out_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fifo_tx_out_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_tx_out_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_tx_out_translator} {UAV_ADDRESS_W} {3};set_instance_parameter_value {fifo_tx_out_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_tx_out_translator} {AV_READLATENCY} {1};set_instance_parameter_value {fifo_tx_out_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {fifo_tx_out_translator} {USE_READDATA} {1};set_instance_parameter_value {fifo_tx_out_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_READ} {1};set_instance_parameter_value {fifo_tx_out_translator} {USE_WRITE} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_ADDRESS} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_LOCK} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {fifo_tx_out_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_tx_out_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {fifo_tx_out_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fifo_tx_out_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_tx_out_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fifo_tx_out_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avalon_i2s_0_av_mm2_agent} {altera_merlin_master_agent};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ORI_BURST_SIZE_H} {72};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ORI_BURST_SIZE_L} {70};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_RESPONSE_STATUS_H} {69};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_RESPONSE_STATUS_L} {68};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_QOS_H} {57};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_QOS_L} {57};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DATA_SIDEBAND_H} {55};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DATA_SIDEBAND_L} {55};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ADDR_SIDEBAND_H} {54};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ADDR_SIDEBAND_L} {54};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURST_TYPE_H} {53};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURST_TYPE_L} {52};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_CACHE_H} {67};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_CACHE_L} {64};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_THREAD_ID_H} {60};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_THREAD_ID_L} {60};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURST_SIZE_H} {51};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURST_SIZE_L} {49};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_EXCLUSIVE} {44};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BEGIN_BURST} {56};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_PROTECTION_H} {63};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_PROTECTION_L} {61};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURSTWRAP_H} {48};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURSTWRAP_L} {48};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BYTE_CNT_H} {47};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BYTE_CNT_L} {45};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ADDR_H} {38};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_COMPRESSED_READ} {39};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_POSTED} {40};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_READ} {42};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_SRC_ID_H} {58};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_SRC_ID_L} {58};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DEST_ID_H} {59};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DEST_ID_L} {59};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {ST_DATA_W} {73};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;fifo_tx_out_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {ID} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {CACHE_VALUE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {USE_WRITERESPONSE} {0};add_instance {fifo_tx_out_agent} {altera_merlin_slave_agent};set_instance_parameter_value {fifo_tx_out_agent} {PKT_ORI_BURST_SIZE_H} {72};set_instance_parameter_value {fifo_tx_out_agent} {PKT_ORI_BURST_SIZE_L} {70};set_instance_parameter_value {fifo_tx_out_agent} {PKT_RESPONSE_STATUS_H} {69};set_instance_parameter_value {fifo_tx_out_agent} {PKT_RESPONSE_STATUS_L} {68};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BURST_SIZE_H} {51};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BURST_SIZE_L} {49};set_instance_parameter_value {fifo_tx_out_agent} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BEGIN_BURST} {56};set_instance_parameter_value {fifo_tx_out_agent} {PKT_PROTECTION_H} {63};set_instance_parameter_value {fifo_tx_out_agent} {PKT_PROTECTION_L} {61};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BURSTWRAP_H} {48};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BURSTWRAP_L} {48};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BYTE_CNT_H} {47};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BYTE_CNT_L} {45};set_instance_parameter_value {fifo_tx_out_agent} {PKT_ADDR_H} {38};set_instance_parameter_value {fifo_tx_out_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {fifo_tx_out_agent} {PKT_TRANS_COMPRESSED_READ} {39};set_instance_parameter_value {fifo_tx_out_agent} {PKT_TRANS_POSTED} {40};set_instance_parameter_value {fifo_tx_out_agent} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {fifo_tx_out_agent} {PKT_TRANS_READ} {42};set_instance_parameter_value {fifo_tx_out_agent} {PKT_DATA_H} {31};set_instance_parameter_value {fifo_tx_out_agent} {PKT_DATA_L} {0};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {fifo_tx_out_agent} {PKT_SRC_ID_H} {58};set_instance_parameter_value {fifo_tx_out_agent} {PKT_SRC_ID_L} {58};set_instance_parameter_value {fifo_tx_out_agent} {PKT_DEST_ID_H} {59};set_instance_parameter_value {fifo_tx_out_agent} {PKT_DEST_ID_L} {59};set_instance_parameter_value {fifo_tx_out_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {fifo_tx_out_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {fifo_tx_out_agent} {ST_DATA_W} {73};set_instance_parameter_value {fifo_tx_out_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_tx_out_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_tx_out_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_tx_out_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {fifo_tx_out_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {fifo_tx_out_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {fifo_tx_out_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {fifo_tx_out_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {fifo_tx_out_agent} {ID} {0};set_instance_parameter_value {fifo_tx_out_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_tx_out_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_tx_out_agent} {ECC_ENABLE} {0};add_instance {fifo_tx_out_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {BITS_PER_SYMBOL} {74};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {fifo_tx_out_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x4 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {38};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {63};set_instance_parameter_value {router} {PKT_PROTECTION_L} {61};set_instance_parameter_value {router} {PKT_DEST_ID_H} {59};set_instance_parameter_value {router} {PKT_DEST_ID_L} {59};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {router} {PKT_TRANS_READ} {42};set_instance_parameter_value {router} {ST_DATA_W} {73};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {38};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {63};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {61};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {59};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {59};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {42};set_instance_parameter_value {router_001} {ST_DATA_W} {73};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {73};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {73};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {73};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {73};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {73};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {73};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {73};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {73};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {avalon_i2s_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {fifo_tx_reset_in_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {fifo_tx_reset_in_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {fifo_tx_reset_in_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {fifo_tx_reset_in_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {fifo_tx_reset_in_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clock_bridge_0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {avalon_i2s_0_av_mm2_translator.avalon_universal_master_0} {avalon_i2s_0_av_mm2_agent.av} {avalon};set_connection_parameter_value {avalon_i2s_0_av_mm2_translator.avalon_universal_master_0/avalon_i2s_0_av_mm2_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {avalon_i2s_0_av_mm2_translator.avalon_universal_master_0/avalon_i2s_0_av_mm2_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {avalon_i2s_0_av_mm2_translator.avalon_universal_master_0/avalon_i2s_0_av_mm2_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {avalon_i2s_0_av_mm2_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/avalon_i2s_0_av_mm2_agent.rp} {qsys_mm.response};add_connection {fifo_tx_out_agent.m0} {fifo_tx_out_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {fifo_tx_out_agent.m0/fifo_tx_out_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {fifo_tx_out_agent.m0/fifo_tx_out_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {fifo_tx_out_agent.m0/fifo_tx_out_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {fifo_tx_out_agent.rf_source} {fifo_tx_out_agent_rsp_fifo.in} {avalon_streaming};add_connection {fifo_tx_out_agent_rsp_fifo.out} {fifo_tx_out_agent.rf_sink} {avalon_streaming};add_connection {fifo_tx_out_agent.rdata_fifo_src} {fifo_tx_out_agent_rdata_fifo.in} {avalon_streaming};add_connection {fifo_tx_out_agent_rdata_fifo.out} {fifo_tx_out_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {fifo_tx_out_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/fifo_tx_out_agent.cp} {qsys_mm.command};add_connection {avalon_i2s_0_av_mm2_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {avalon_i2s_0_av_mm2_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {fifo_tx_out_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {fifo_tx_out_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_av_mm2_translator.reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_av_mm2_agent.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {fifo_tx_out_translator.reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {fifo_tx_out_agent.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {fifo_tx_out_agent_rsp_fifo.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {fifo_tx_out_agent_rdata_fifo.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_av_mm2_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_av_mm2_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_out_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_out_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_out_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_out_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_reset_in_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {clock_bridge_0_out_clk} {clock} {slave};set_interface_property {clock_bridge_0_out_clk} {EXPORT_OF} {clock_bridge_0_out_clk_clock_bridge.in_clk};add_interface {avalon_i2s_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {avalon_i2s_0_reset_reset_bridge_in_reset} {EXPORT_OF} {avalon_i2s_0_reset_reset_bridge.in_reset};add_interface {fifo_tx_reset_in_reset_bridge_in_reset} {reset} {slave};set_interface_property {fifo_tx_reset_in_reset_bridge_in_reset} {EXPORT_OF} {fifo_tx_reset_in_reset_bridge.in_reset};add_interface {avalon_i2s_0_av_mm2} {avalon} {slave};set_interface_property {avalon_i2s_0_av_mm2} {EXPORT_OF} {avalon_i2s_0_av_mm2_translator.avalon_anti_master_0};add_interface {fifo_tx_out} {avalon} {master};set_interface_property {fifo_tx_out} {EXPORT_OF} {fifo_tx_out_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.avalon_i2s_0.av_mm2} {0};set_module_assignment {interconnect_id.fifo_tx.out} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=3,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=3,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;fifo_tx_out_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=54,PKT_ADDR_SIDEBAND_L=54,PKT_BEGIN_BURST=56,PKT_BURSTWRAP_H=48,PKT_BURSTWRAP_L=48,PKT_BURST_SIZE_H=51,PKT_BURST_SIZE_L=49,PKT_BURST_TYPE_H=53,PKT_BURST_TYPE_L=52,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=47,PKT_BYTE_CNT_L=45,PKT_CACHE_H=67,PKT_CACHE_L=64,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=55,PKT_DATA_SIDEBAND_L=55,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_ORI_BURST_SIZE_H=72,PKT_ORI_BURST_SIZE_L=70,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_QOS_H=57,PKT_QOS_L=57,PKT_RESPONSE_STATUS_H=69,PKT_RESPONSE_STATUS_L=68,PKT_SRC_ID_H=58,PKT_SRC_ID_L=58,PKT_THREAD_ID_H=60,PKT_THREAD_ID_L=60,PKT_TRANS_COMPRESSED_READ=39,PKT_TRANS_EXCLUSIVE=44,PKT_TRANS_LOCK=43,PKT_TRANS_POSTED=40,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=73,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_BEGIN_BURST=56,PKT_BURSTWRAP_H=48,PKT_BURSTWRAP_L=48,PKT_BURST_SIZE_H=51,PKT_BURST_SIZE_L=49,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=47,PKT_BYTE_CNT_L=45,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_ORI_BURST_SIZE_H=72,PKT_ORI_BURST_SIZE_L=70,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_RESPONSE_STATUS_H=69,PKT_RESPONSE_STATUS_L=68,PKT_SRC_ID_H=58,PKT_SRC_ID_L=58,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=39,PKT_TRANS_LOCK=43,PKT_TRANS_POSTED=40,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=73,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=74,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x4,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x4:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=73,TYPE_OF_TRANSACTION=read)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=73,TYPE_OF_TRANSACTION=read)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=73,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=43,ST_CHANNEL_W=1,ST_DATA_W=73,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=73,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=43,ST_CHANNEL_W=1,ST_DATA_W=73,USE_EXTERNAL_ARB=0)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=73,CHANNEL_WIDTH=1,DATA_WIDTH=73,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=73,CHANNEL_WIDTH=1,DATA_WIDTH=73,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_1"
   kind="altera_mm_interconnect"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_1">
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {avalon_i2s_0_av_mm2_translator} {altera_merlin_master_translator};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_DATA_W} {32};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {UAV_ADDRESS_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_READDATA} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_READ} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_WRITE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_CLKEN} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_LOCK} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_translator} {SYNC_RESET} {0};add_instance {fifo_tx_out_translator} {altera_merlin_slave_translator};set_instance_parameter_value {fifo_tx_out_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {fifo_tx_out_translator} {AV_DATA_W} {32};set_instance_parameter_value {fifo_tx_out_translator} {UAV_DATA_W} {32};set_instance_parameter_value {fifo_tx_out_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fifo_tx_out_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_tx_out_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_tx_out_translator} {UAV_ADDRESS_W} {3};set_instance_parameter_value {fifo_tx_out_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_tx_out_translator} {AV_READLATENCY} {1};set_instance_parameter_value {fifo_tx_out_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {fifo_tx_out_translator} {USE_READDATA} {1};set_instance_parameter_value {fifo_tx_out_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_READ} {1};set_instance_parameter_value {fifo_tx_out_translator} {USE_WRITE} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_ADDRESS} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_LOCK} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_tx_out_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {fifo_tx_out_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_tx_out_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {fifo_tx_out_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fifo_tx_out_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_tx_out_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fifo_tx_out_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fifo_tx_out_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avalon_i2s_0_av_mm2_agent} {altera_merlin_master_agent};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ORI_BURST_SIZE_H} {72};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ORI_BURST_SIZE_L} {70};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_RESPONSE_STATUS_H} {69};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_RESPONSE_STATUS_L} {68};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_QOS_H} {57};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_QOS_L} {57};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DATA_SIDEBAND_H} {55};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DATA_SIDEBAND_L} {55};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ADDR_SIDEBAND_H} {54};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ADDR_SIDEBAND_L} {54};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURST_TYPE_H} {53};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURST_TYPE_L} {52};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_CACHE_H} {67};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_CACHE_L} {64};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_THREAD_ID_H} {60};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_THREAD_ID_L} {60};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURST_SIZE_H} {51};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURST_SIZE_L} {49};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_EXCLUSIVE} {44};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BEGIN_BURST} {56};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_PROTECTION_H} {63};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_PROTECTION_L} {61};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURSTWRAP_H} {48};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BURSTWRAP_L} {48};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BYTE_CNT_H} {47};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BYTE_CNT_L} {45};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ADDR_H} {38};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_COMPRESSED_READ} {39};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_POSTED} {40};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_TRANS_READ} {42};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_SRC_ID_H} {58};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_SRC_ID_L} {58};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DEST_ID_H} {59};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {PKT_DEST_ID_L} {59};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {ST_DATA_W} {73};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;fifo_tx_out_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000004&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {ID} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {CACHE_VALUE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_av_mm2_agent} {USE_WRITERESPONSE} {0};add_instance {fifo_tx_out_agent} {altera_merlin_slave_agent};set_instance_parameter_value {fifo_tx_out_agent} {PKT_ORI_BURST_SIZE_H} {72};set_instance_parameter_value {fifo_tx_out_agent} {PKT_ORI_BURST_SIZE_L} {70};set_instance_parameter_value {fifo_tx_out_agent} {PKT_RESPONSE_STATUS_H} {69};set_instance_parameter_value {fifo_tx_out_agent} {PKT_RESPONSE_STATUS_L} {68};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BURST_SIZE_H} {51};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BURST_SIZE_L} {49};set_instance_parameter_value {fifo_tx_out_agent} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BEGIN_BURST} {56};set_instance_parameter_value {fifo_tx_out_agent} {PKT_PROTECTION_H} {63};set_instance_parameter_value {fifo_tx_out_agent} {PKT_PROTECTION_L} {61};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BURSTWRAP_H} {48};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BURSTWRAP_L} {48};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BYTE_CNT_H} {47};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BYTE_CNT_L} {45};set_instance_parameter_value {fifo_tx_out_agent} {PKT_ADDR_H} {38};set_instance_parameter_value {fifo_tx_out_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {fifo_tx_out_agent} {PKT_TRANS_COMPRESSED_READ} {39};set_instance_parameter_value {fifo_tx_out_agent} {PKT_TRANS_POSTED} {40};set_instance_parameter_value {fifo_tx_out_agent} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {fifo_tx_out_agent} {PKT_TRANS_READ} {42};set_instance_parameter_value {fifo_tx_out_agent} {PKT_DATA_H} {31};set_instance_parameter_value {fifo_tx_out_agent} {PKT_DATA_L} {0};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {fifo_tx_out_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {fifo_tx_out_agent} {PKT_SRC_ID_H} {58};set_instance_parameter_value {fifo_tx_out_agent} {PKT_SRC_ID_L} {58};set_instance_parameter_value {fifo_tx_out_agent} {PKT_DEST_ID_H} {59};set_instance_parameter_value {fifo_tx_out_agent} {PKT_DEST_ID_L} {59};set_instance_parameter_value {fifo_tx_out_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {fifo_tx_out_agent} {ST_CHANNEL_W} {1};set_instance_parameter_value {fifo_tx_out_agent} {ST_DATA_W} {73};set_instance_parameter_value {fifo_tx_out_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_tx_out_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_tx_out_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_tx_out_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {fifo_tx_out_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {fifo_tx_out_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {fifo_tx_out_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {fifo_tx_out_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {fifo_tx_out_agent} {ID} {0};set_instance_parameter_value {fifo_tx_out_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_tx_out_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_tx_out_agent} {ECC_ENABLE} {0};add_instance {fifo_tx_out_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {BITS_PER_SYMBOL} {74};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fifo_tx_out_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {fifo_tx_out_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fifo_tx_out_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {0 };set_instance_parameter_value {router} {CHANNEL_ID} {1 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router} {START_ADDRESS} {0x0 };set_instance_parameter_value {router} {END_ADDRESS} {0x4 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {38};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {63};set_instance_parameter_value {router} {PKT_PROTECTION_L} {61};set_instance_parameter_value {router} {PKT_DEST_ID_H} {59};set_instance_parameter_value {router} {PKT_DEST_ID_L} {59};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {router} {PKT_TRANS_READ} {42};set_instance_parameter_value {router} {ST_DATA_W} {73};set_instance_parameter_value {router} {ST_CHANNEL_W} {1};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {0};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {0 };set_instance_parameter_value {router_001} {CHANNEL_ID} {1 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {read };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {38};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {63};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {61};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {59};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {59};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {41};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {42};set_instance_parameter_value {router_001} {ST_DATA_W} {73};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {1};set_instance_parameter_value {router_001} {DECODER_TYPE} {1};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {73};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {73};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {73};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {73};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {1};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {43};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {73};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {73};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {73};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {73};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {1};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {avalon_i2s_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {fifo_tx_reset_in_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {fifo_tx_reset_in_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {fifo_tx_reset_in_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {fifo_tx_reset_in_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {fifo_tx_reset_in_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {clock_bridge_0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {avalon_i2s_0_av_mm2_translator.avalon_universal_master_0} {avalon_i2s_0_av_mm2_agent.av} {avalon};set_connection_parameter_value {avalon_i2s_0_av_mm2_translator.avalon_universal_master_0/avalon_i2s_0_av_mm2_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {avalon_i2s_0_av_mm2_translator.avalon_universal_master_0/avalon_i2s_0_av_mm2_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {avalon_i2s_0_av_mm2_translator.avalon_universal_master_0/avalon_i2s_0_av_mm2_agent.av} {defaultConnection} {false};add_connection {rsp_mux.src} {avalon_i2s_0_av_mm2_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/avalon_i2s_0_av_mm2_agent.rp} {qsys_mm.response};add_connection {fifo_tx_out_agent.m0} {fifo_tx_out_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {fifo_tx_out_agent.m0/fifo_tx_out_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {fifo_tx_out_agent.m0/fifo_tx_out_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {fifo_tx_out_agent.m0/fifo_tx_out_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {fifo_tx_out_agent.rf_source} {fifo_tx_out_agent_rsp_fifo.in} {avalon_streaming};add_connection {fifo_tx_out_agent_rsp_fifo.out} {fifo_tx_out_agent.rf_sink} {avalon_streaming};add_connection {fifo_tx_out_agent.rdata_fifo_src} {fifo_tx_out_agent_rdata_fifo.in} {avalon_streaming};add_connection {fifo_tx_out_agent_rdata_fifo.out} {fifo_tx_out_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {fifo_tx_out_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/fifo_tx_out_agent.cp} {qsys_mm.command};add_connection {avalon_i2s_0_av_mm2_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {avalon_i2s_0_av_mm2_agent.cp/router.sink} {qsys_mm.command};add_connection {router.src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {router.src/cmd_demux.sink} {qsys_mm.command};add_connection {fifo_tx_out_agent.rp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {fifo_tx_out_agent.rp/router_001.sink} {qsys_mm.response};add_connection {router_001.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_001.src/rsp_demux.sink} {qsys_mm.response};add_connection {cmd_demux.src0} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux.sink0} {qsys_mm.command};add_connection {rsp_demux.src0} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/crosser_001.in} {qsys_mm.response};add_connection {crosser_001.out} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/rsp_mux.sink0} {qsys_mm.response};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_av_mm2_translator.reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_av_mm2_agent.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {fifo_tx_out_translator.reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {fifo_tx_out_agent.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {fifo_tx_out_agent_rsp_fifo.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {fifo_tx_out_agent_rdata_fifo.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {fifo_tx_reset_in_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_av_mm2_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_av_mm2_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_out_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_out_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_out_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_out_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_reset_in_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {clock_bridge_0_out_clk} {clock} {slave};set_interface_property {clock_bridge_0_out_clk} {EXPORT_OF} {clock_bridge_0_out_clk_clock_bridge.in_clk};add_interface {avalon_i2s_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {avalon_i2s_0_reset_reset_bridge_in_reset} {EXPORT_OF} {avalon_i2s_0_reset_reset_bridge.in_reset};add_interface {fifo_tx_reset_in_reset_bridge_in_reset} {reset} {slave};set_interface_property {fifo_tx_reset_in_reset_bridge_in_reset} {EXPORT_OF} {fifo_tx_reset_in_reset_bridge.in_reset};add_interface {avalon_i2s_0_av_mm2} {avalon} {slave};set_interface_property {avalon_i2s_0_av_mm2} {EXPORT_OF} {avalon_i2s_0_av_mm2_translator.avalon_anti_master_0};add_interface {fifo_tx_out} {avalon} {master};set_interface_property {fifo_tx_out} {EXPORT_OF} {fifo_tx_out_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.avalon_i2s_0.av_mm2} {0};set_module_assignment {interconnect_id.fifo_tx.out} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_1.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="candy_gw_qsys" as="mm_interconnect_1" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 37 starting:altera_mm_interconnect "submodules/candy_gw_qsys_mm_interconnect_1"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>18</b> modules, <b>50</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.012s/0.013s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>19</b> modules, <b>53</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_1_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_1_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_1"><![CDATA["<b>mm_interconnect_1</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_1"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_1</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 237 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avalon_i2s_0_av_mm1_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 236 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="fifo_rx_in_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>fifo_rx_in_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 235 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>avalon_i2s_0_av_mm1_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 234 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="fifo_rx_in_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>fifo_rx_in_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 217 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 216 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 229 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 228 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 227 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 226 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 225 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 223 starting:altera_avalon_st_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {nios2_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_0_data_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {nios2_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_0_data_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {nios2_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_0_instruction_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {nios2_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {dma_tx_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_tx_read_master_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {dma_tx_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_tx_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_tx_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_tx_read_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {dma_tx_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_tx_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_tx_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_tx_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_read_master_translator} {SYNC_RESET} {0};add_instance {dma_rx_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_rx_write_master_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {dma_rx_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_rx_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_write_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {dma_rx_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_rx_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_rx_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_rx_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_write_master_translator} {SYNC_RESET} {0};add_instance {jtaguart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_READ} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_DATA_W} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_READ} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_rx_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_DATA_W} {25};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_tx_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_DATA_W} {25};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_flash_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {vic_0_csr_access_translator} {altera_merlin_slave_translator};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READLATENCY} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READ} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITE} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_LOCK} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_flash_0_data_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_READLATENCY} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READ} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {fifo_rx_in_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_READ} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {altpll_0_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {new_sdram_controller_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_clk_timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_4_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_4_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_4_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_4_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_4_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_4_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_4_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_4_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pio_4_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_4_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_4_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_4_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_4_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_4_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_4_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_4_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_4_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_5_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_5_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_5_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_5_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_5_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_5_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_5_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_5_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pio_5_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_5_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_5_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_5_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_5_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_5_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_5_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_5_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_5_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_1_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pio_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_3_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_3_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_3_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_3_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_3_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_3_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_3_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_3_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pio_3_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_3_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_3_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_3_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_3_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_3_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_3_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_3_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_3_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_3_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_3_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_3_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_6_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_6_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_6_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_6_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_6_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_6_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_6_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_6_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pio_6_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_6_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_6_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_6_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_6_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_6_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_6_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_6_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_6_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_6_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_6_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_6_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {uart_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {uart_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {uart_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_0_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {uart_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avalon_pwm_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avalon_wb_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avalon_wb_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {avalon_wb_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avalon_wb_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avalon_wb_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_wb_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avalon_wb_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_READ} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avalon_wb_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avalon_wb_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avalon_wb_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avalon_wb_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avalon_i2s_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_READDATA} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {nios2_0_data_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {nios2_0_data_master_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {nios2_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;jtaguart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b60&quot;
   end=&quot;0x00000000004201b68&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201900&quot;
   end=&quot;0x00000000004201a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000003000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dma_rx_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201ac0&quot;
   end=&quot;0x00000000004201ae0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;dma_tx_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a00&quot;
   end=&quot;0x00000000004201a20&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b58&quot;
   end=&quot;0x00000000004201b60&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;onchip_flash_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b50&quot;
   end=&quot;0x00000000004201b58&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;vic_0_csr_access_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201400&quot;
   end=&quot;0x00000000004201800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004100000&quot;
   end=&quot;0x00000000004200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004200800&quot;
   end=&quot;0x00000000004201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;fifo_rx_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201aa0&quot;
   end=&quot;0x00000000004201ac0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b40&quot;
   end=&quot;0x00000000004201b50&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a80&quot;
   end=&quot;0x00000000004201aa0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;pio_4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b30&quot;
   end=&quot;0x00000000004201b40&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;pio_5_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b20&quot;
   end=&quot;0x00000000004201b30&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;pio_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b10&quot;
   end=&quot;0x00000000004201b20&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;pio_3_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b00&quot;
   end=&quot;0x00000000004201b10&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;pio_6_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201af0&quot;
   end=&quot;0x00000000004201b00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;uart_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a60&quot;
   end=&quot;0x00000000004201a80&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;avalon_pwm_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a40&quot;
   end=&quot;0x00000000004201a60&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;avalon_wb_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201000&quot;
   end=&quot;0x00000000004201400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a20&quot;
   end=&quot;0x00000000004201a40&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;avalon_i2s_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201ae0&quot;
   end=&quot;0x00000000004201af0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_0_data_master_agent} {ID} {2};set_instance_parameter_value {nios2_0_data_master_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {nios2_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {nios2_0_instruction_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {nios2_0_instruction_master_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {nios2_0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201900&quot;
   end=&quot;0x00000000004201a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000003000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004100000&quot;
   end=&quot;0x00000000004200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004200800&quot;
   end=&quot;0x00000000004201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_0_instruction_master_agent} {ID} {3};set_instance_parameter_value {nios2_0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_tx_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {dma_tx_read_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {dma_tx_read_master_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {dma_tx_read_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_tx_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_tx_read_master_agent} {ID} {1};set_instance_parameter_value {dma_tx_read_master_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {dma_tx_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_tx_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_tx_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_rx_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {dma_rx_write_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {dma_rx_write_master_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {dma_rx_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_rx_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_rx_write_master_agent} {ID} {0};set_instance_parameter_value {dma_rx_write_master_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {dma_rx_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_rx_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_rx_write_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_write_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtaguart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {ID} {9};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {ID} {7};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {ECC_ENABLE} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {ST_DATA_W} {119};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {ID} {8};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {ECC_ENABLE} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_rx_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rx_control_port_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {dma_rx_control_port_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {dma_rx_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rx_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_rx_control_port_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {dma_rx_control_port_slave_agent} {ID} {4};set_instance_parameter_value {dma_rx_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {dma_rx_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_tx_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_tx_control_port_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {dma_tx_control_port_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {dma_tx_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_tx_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_tx_control_port_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {dma_tx_control_port_slave_agent} {ID} {5};set_instance_parameter_value {dma_tx_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {dma_tx_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sysid_control_slave_agent} {ID} {20};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_flash_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_flash_0_csr_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {onchip_flash_0_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {onchip_flash_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_flash_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_flash_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_flash_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_flash_0_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {onchip_flash_0_csr_agent} {ID} {12};set_instance_parameter_value {onchip_flash_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {ECC_ENABLE} {0};add_instance {onchip_flash_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {vic_0_csr_access_agent} {altera_merlin_slave_agent};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_H} {31};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {vic_0_csr_access_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {vic_0_csr_access_agent} {ST_DATA_W} {119};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vic_0_csr_access_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {vic_0_csr_access_agent} {ID} {23};set_instance_parameter_value {vic_0_csr_access_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {ECC_ENABLE} {0};add_instance {vic_0_csr_access_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_flash_0_data_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_flash_0_data_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {onchip_flash_0_data_agent} {ST_DATA_W} {119};set_instance_parameter_value {onchip_flash_0_data_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_flash_0_data_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_flash_0_data_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_flash_0_data_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_flash_0_data_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {onchip_flash_0_data_agent} {ID} {13};set_instance_parameter_value {onchip_flash_0_data_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {ECC_ENABLE} {0};add_instance {onchip_flash_0_data_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {ID} {11};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {fifo_rx_in_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {fifo_rx_in_csr_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {fifo_rx_in_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {fifo_rx_in_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_rx_in_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {fifo_rx_in_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {fifo_rx_in_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {fifo_rx_in_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {fifo_rx_in_csr_agent} {ID} {6};set_instance_parameter_value {fifo_rx_in_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {ECC_ENABLE} {0};add_instance {fifo_rx_in_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_0_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altpll_0_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {altpll_0_pll_slave_agent} {ID} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {ECC_ENABLE} {0};add_instance {altpll_0_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_0_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {new_sdram_controller_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURST_SIZE_H} {71};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURST_SIZE_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_LOCK} {49};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BEGIN_BURST} {76};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_PROTECTION_H} {91};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_PROTECTION_L} {89};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURSTWRAP_H} {68};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ADDR_H} {44};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_POSTED} {46};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_READ} {48};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SRC_ID_L} {78};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DEST_ID_H} {87};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ST_DATA_W} {101};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ID} {10};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ECC_ENABLE} {0};add_instance {new_sdram_controller_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {new_sdram_controller_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_clk_timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_clk_timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_clk_timer_s1_agent} {ID} {19};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {ECC_ENABLE} {0};add_instance {sys_clk_timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_4_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_4_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {pio_4_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {pio_4_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {pio_4_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {pio_4_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {pio_4_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {pio_4_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {pio_4_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {pio_4_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {pio_4_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {pio_4_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {pio_4_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {pio_4_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {pio_4_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pio_4_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {pio_4_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_4_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pio_4_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {pio_4_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {pio_4_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {pio_4_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_4_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_4_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_4_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_4_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_4_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {pio_4_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {pio_4_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_4_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_4_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {pio_4_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {pio_4_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_4_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_4_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_4_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_4_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_4_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_4_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_4_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {pio_4_s1_agent} {ID} {16};set_instance_parameter_value {pio_4_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_4_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_4_s1_agent} {ECC_ENABLE} {0};add_instance {pio_4_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_5_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_5_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {pio_5_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {pio_5_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {pio_5_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {pio_5_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {pio_5_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {pio_5_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {pio_5_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {pio_5_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {pio_5_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {pio_5_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {pio_5_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {pio_5_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {pio_5_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pio_5_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {pio_5_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_5_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pio_5_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {pio_5_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {pio_5_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {pio_5_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_5_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_5_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_5_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_5_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_5_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {pio_5_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {pio_5_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_5_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_5_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {pio_5_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {pio_5_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_5_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_5_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_5_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_5_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_5_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_5_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_5_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {pio_5_s1_agent} {ID} {17};set_instance_parameter_value {pio_5_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_5_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_5_s1_agent} {ECC_ENABLE} {0};add_instance {pio_5_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {pio_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {pio_1_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {pio_1_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {pio_1_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {pio_1_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {pio_1_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pio_1_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {pio_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {pio_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_1_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_1_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {pio_1_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {pio_1_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_1_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {pio_1_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {pio_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_1_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {pio_1_s1_agent} {ID} {14};set_instance_parameter_value {pio_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_1_s1_agent} {ECC_ENABLE} {0};add_instance {pio_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_3_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_3_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {pio_3_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {pio_3_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {pio_3_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {pio_3_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {pio_3_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {pio_3_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {pio_3_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {pio_3_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {pio_3_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {pio_3_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {pio_3_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {pio_3_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {pio_3_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pio_3_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {pio_3_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_3_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pio_3_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {pio_3_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {pio_3_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {pio_3_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_3_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_3_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_3_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_3_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_3_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {pio_3_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {pio_3_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_3_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_3_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {pio_3_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {pio_3_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_3_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_3_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_3_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_3_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_3_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_3_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_3_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {pio_3_s1_agent} {ID} {15};set_instance_parameter_value {pio_3_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_3_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_3_s1_agent} {ECC_ENABLE} {0};add_instance {pio_3_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_6_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_6_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {pio_6_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {pio_6_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {pio_6_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {pio_6_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {pio_6_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {pio_6_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {pio_6_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {pio_6_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {pio_6_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {pio_6_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {pio_6_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {pio_6_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {pio_6_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pio_6_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {pio_6_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_6_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pio_6_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {pio_6_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {pio_6_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {pio_6_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_6_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_6_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_6_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_6_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_6_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {pio_6_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {pio_6_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_6_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_6_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {pio_6_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {pio_6_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_6_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_6_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_6_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_6_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_6_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_6_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_6_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {pio_6_s1_agent} {ID} {18};set_instance_parameter_value {pio_6_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_6_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_6_s1_agent} {ECC_ENABLE} {0};add_instance {pio_6_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {uart_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {uart_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {uart_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {uart_0_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {uart_0_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {uart_0_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {uart_0_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {uart_0_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {uart_0_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {uart_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {uart_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_0_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {uart_0_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {uart_0_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {uart_0_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {uart_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {uart_0_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {uart_0_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {uart_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {uart_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {uart_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {uart_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {uart_0_s1_agent} {ID} {22};set_instance_parameter_value {uart_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_0_s1_agent} {ECC_ENABLE} {0};add_instance {uart_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avalon_pwm_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avalon_pwm_0_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {avalon_pwm_0_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {avalon_pwm_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_pwm_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avalon_pwm_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avalon_pwm_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avalon_pwm_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avalon_pwm_0_s1_agent} {ID} {2};set_instance_parameter_value {avalon_pwm_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {ECC_ENABLE} {0};add_instance {avalon_pwm_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avalon_wb_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avalon_wb_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {avalon_wb_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {avalon_wb_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_wb_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_wb_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_wb_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avalon_wb_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {avalon_wb_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avalon_wb_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avalon_wb_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avalon_wb_s1_agent} {ID} {3};set_instance_parameter_value {avalon_wb_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_wb_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_wb_s1_agent} {ECC_ENABLE} {0};add_instance {avalon_wb_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {timer_0_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_0_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {timer_0_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {timer_0_s1_agent} {ID} {21};set_instance_parameter_value {timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avalon_i2s_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avalon_i2s_0_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {avalon_i2s_0_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {avalon_i2s_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avalon_i2s_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avalon_i2s_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avalon_i2s_0_s1_agent} {ID} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {ECC_ENABLE} {0};add_instance {avalon_i2s_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avalon_i2s_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {10 8 13 11 3 23 7 5 21 2 22 19 6 4 1 18 15 14 17 16 0 12 20 9 };set_instance_parameter_value {router} {CHANNEL_ID} {000000000001000000000000 000000000000000000000100 000000000000000100000000 000000000000001000000000 001000000000000000000000 000000000000000010000000 000000000000000000000010 000000000000000000010000 010000000000000000000000 000100000000000000000000 000010000000000000000000 000000000010000000000000 000000000000010000000000 000000000000000000001000 100000000000000000000000 000001000000000000000000 000000100000000000000000 000000010000000000000000 000000001000000000000000 000000000100000000000000 000000000000100000000000 000000000000000001000000 000000000000000000100000 000000000000000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both both both both both write read read both both both both both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x3000000 0x4100000 0x4200800 0x4201000 0x4201400 0x4201900 0x4201a00 0x4201a20 0x4201a40 0x4201a60 0x4201a80 0x4201aa0 0x4201ac0 0x4201ae0 0x4201af0 0x4201b00 0x4201b10 0x4201b20 0x4201b30 0x4201b40 0x4201b50 0x4201b58 0x4201b60 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 0x4000000 0x4200000 0x4201000 0x4201400 0x4201800 0x4201a00 0x4201a20 0x4201a40 0x4201a60 0x4201a80 0x4201aa0 0x4201ac0 0x4201ae0 0x4201af0 0x4201b00 0x4201b10 0x4201b20 0x4201b30 0x4201b40 0x4201b50 0x4201b58 0x4201b60 0x4201b68 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {62};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router} {PKT_TRANS_READ} {66};set_instance_parameter_value {router} {ST_DATA_W} {119};set_instance_parameter_value {router} {ST_CHANNEL_W} {24};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {12};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {10};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {10 8 13 11 7 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10000 00010 00100 01000 00001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x3000000 0x4100000 0x4200800 0x4201900 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000 0x4000000 0x4200000 0x4201000 0x4201a00 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {62};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_001} {ST_DATA_W} {119};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {10};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {10 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {62};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_002} {ST_DATA_W} {119};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {10};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {10 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {62};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_003} {ST_DATA_W} {119};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {10};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {2 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {62};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_004} {ST_DATA_W} {119};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {62};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_005} {ST_DATA_W} {119};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {62};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_006} {ST_DATA_W} {119};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {2 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {62};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_007} {ST_DATA_W} {119};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {2 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {62};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_008} {ST_DATA_W} {119};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {62};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_009} {ST_DATA_W} {119};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {62};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_010} {ST_DATA_W} {119};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {2 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {62};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_011} {ST_DATA_W} {119};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {62};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_012} {ST_DATA_W} {119};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_013} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {62};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_013} {ST_DATA_W} {119};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {2 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {62};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_014} {ST_DATA_W} {119};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {2 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {62};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_015} {ST_DATA_W} {119};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {2 3 1 0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both read read write };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {44};set_instance_parameter_value {router_016} {PKT_ADDR_L} {18};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {91};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {89};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {87};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {48};set_instance_parameter_value {router_016} {ST_DATA_W} {101};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {2 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {62};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_017} {ST_DATA_W} {119};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {2 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {62};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_018} {ST_DATA_W} {119};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {2 };set_instance_parameter_value {router_019} {CHANNEL_ID} {1 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {62};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_019} {ST_DATA_W} {119};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {2 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {62};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_020} {ST_DATA_W} {119};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {2 };set_instance_parameter_value {router_021} {CHANNEL_ID} {1 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {62};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_021} {ST_DATA_W} {119};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {2 };set_instance_parameter_value {router_022} {CHANNEL_ID} {1 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {62};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_022} {ST_DATA_W} {119};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {2 };set_instance_parameter_value {router_023} {CHANNEL_ID} {1 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {62};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_023} {ST_DATA_W} {119};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {2 };set_instance_parameter_value {router_024} {CHANNEL_ID} {1 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {62};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_024} {ST_DATA_W} {119};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {router_025} {altera_merlin_router};set_instance_parameter_value {router_025} {DESTINATION_ID} {2 };set_instance_parameter_value {router_025} {CHANNEL_ID} {1 };set_instance_parameter_value {router_025} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_025} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_025} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_025} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_025} {SPAN_OFFSET} {};set_instance_parameter_value {router_025} {PKT_ADDR_H} {62};set_instance_parameter_value {router_025} {PKT_ADDR_L} {36};set_instance_parameter_value {router_025} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_025} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_025} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_025} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_025} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_025} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_025} {ST_DATA_W} {119};set_instance_parameter_value {router_025} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_025} {DECODER_TYPE} {1};set_instance_parameter_value {router_025} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_025} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_025} {MEMORY_ALIASING_DECODE} {0};add_instance {router_026} {altera_merlin_router};set_instance_parameter_value {router_026} {DESTINATION_ID} {2 };set_instance_parameter_value {router_026} {CHANNEL_ID} {1 };set_instance_parameter_value {router_026} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_026} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_026} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_026} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_026} {SPAN_OFFSET} {};set_instance_parameter_value {router_026} {PKT_ADDR_H} {62};set_instance_parameter_value {router_026} {PKT_ADDR_L} {36};set_instance_parameter_value {router_026} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_026} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_026} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_026} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_026} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_026} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_026} {ST_DATA_W} {119};set_instance_parameter_value {router_026} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_026} {DECODER_TYPE} {1};set_instance_parameter_value {router_026} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_026} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_026} {MEMORY_ALIASING_DECODE} {0};add_instance {router_027} {altera_merlin_router};set_instance_parameter_value {router_027} {DESTINATION_ID} {2 };set_instance_parameter_value {router_027} {CHANNEL_ID} {1 };set_instance_parameter_value {router_027} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_027} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_027} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_027} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_027} {SPAN_OFFSET} {};set_instance_parameter_value {router_027} {PKT_ADDR_H} {62};set_instance_parameter_value {router_027} {PKT_ADDR_L} {36};set_instance_parameter_value {router_027} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_027} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_027} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_027} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_027} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_027} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_027} {ST_DATA_W} {119};set_instance_parameter_value {router_027} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_027} {DECODER_TYPE} {1};set_instance_parameter_value {router_027} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_027} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_027} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_0_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_DEST_ID_H} {105};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {nios2_0_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_0_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {nios2_0_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_0_data_master_limiter} {ST_DATA_W} {119};set_instance_parameter_value {nios2_0_data_master_limiter} {ST_CHANNEL_W} {24};set_instance_parameter_value {nios2_0_data_master_limiter} {VALID_WIDTH} {24};set_instance_parameter_value {nios2_0_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_0_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_0_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_0_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_0_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_0_data_master_limiter} {REORDER} {0};add_instance {nios2_0_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_DEST_ID_H} {105};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {nios2_0_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_0_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_0_instruction_master_limiter} {ST_DATA_W} {119};set_instance_parameter_value {nios2_0_instruction_master_limiter} {ST_CHANNEL_W} {24};set_instance_parameter_value {nios2_0_instruction_master_limiter} {VALID_WIDTH} {24};set_instance_parameter_value {nios2_0_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_0_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_0_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_0_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_0_instruction_master_limiter} {REORDER} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {ST_CHANNEL_W} {24};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {OUT_BYTE_CNT_H} {77};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {OUT_BURSTWRAP_H} {85};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {new_sdram_controller_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_ADDR_H} {44};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BEGIN_BURST} {76};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {71};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {73};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {72};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {68};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_TRANS_READ} {48};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {ST_DATA_W} {101};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {ST_CHANNEL_W} {24};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {52};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {68};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {24};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {24};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {24};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_019} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_019} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_019} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_019} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_019} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_019} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_019} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_020} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_020} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_020} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_020} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_020} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_020} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_020} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_021} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_021} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_021} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_021} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_021} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_021} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_021} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_022} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_022} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_022} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_022} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_022} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_022} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_022} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_023} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_023} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_023} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_023} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_023} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_023} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_023} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_019} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_019} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_019} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_019} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_019} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_020} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_020} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_020} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_020} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_020} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_021} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_021} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_021} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_021} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_021} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_022} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_022} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_022} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_022} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_022} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_023} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_023} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_023} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_023} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_023} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {24};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {new_sdram_controller_0_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {44};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {47};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {68};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {71};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {73};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {72};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_ST_DATA_W} {101};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {62};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_ST_DATA_W} {119};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {ST_CHANNEL_W} {24};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {new_sdram_controller_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {62};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {65};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {86};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {119};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {44};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {71};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {73};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {72};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {101};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {24};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {119};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {24};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {24};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {24};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {24};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {nios2_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_inclk_interface_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {intel_generic_serial_flash_interface_top_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {avalon_i2s_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {48000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clock_bridge_0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_0_data_master_translator.avalon_universal_master_0} {nios2_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_0_data_master_translator.avalon_universal_master_0/nios2_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_0_data_master_translator.avalon_universal_master_0/nios2_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_0_data_master_translator.avalon_universal_master_0/nios2_0_data_master_agent.av} {defaultConnection} {false};add_connection {nios2_0_instruction_master_translator.avalon_universal_master_0} {nios2_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_0_instruction_master_translator.avalon_universal_master_0/nios2_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_0_instruction_master_translator.avalon_universal_master_0/nios2_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_0_instruction_master_translator.avalon_universal_master_0/nios2_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {dma_tx_read_master_translator.avalon_universal_master_0} {dma_tx_read_master_agent.av} {avalon};set_connection_parameter_value {dma_tx_read_master_translator.avalon_universal_master_0/dma_tx_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_read_master_translator.avalon_universal_master_0/dma_tx_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_read_master_translator.avalon_universal_master_0/dma_tx_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {dma_tx_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/dma_tx_read_master_agent.rp} {qsys_mm.response};add_connection {dma_rx_write_master_translator.avalon_universal_master_0} {dma_rx_write_master_agent.av} {avalon};set_connection_parameter_value {dma_rx_write_master_translator.avalon_universal_master_0/dma_rx_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_write_master_translator.avalon_universal_master_0/dma_rx_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_write_master_translator.avalon_universal_master_0/dma_rx_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {dma_rx_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/dma_rx_write_master_agent.rp} {qsys_mm.response};add_connection {jtaguart_0_avalon_jtag_slave_agent.m0} {jtaguart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtaguart_0_avalon_jtag_slave_agent.m0/jtaguart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtaguart_0_avalon_jtag_slave_agent.m0/jtaguart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtaguart_0_avalon_jtag_slave_agent.m0/jtaguart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtaguart_0_avalon_jtag_slave_agent.rf_source} {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtaguart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtaguart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtaguart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtaguart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtaguart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {intel_generic_serial_flash_interface_top_0_avl_csr_agent.m0} {intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent.m0/intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent.m0/intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent.m0/intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rf_source} {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo.out} {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rf_sink} {avalon_streaming};add_connection {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rdata_fifo_src} {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {intel_generic_serial_flash_interface_top_0_avl_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/intel_generic_serial_flash_interface_top_0_avl_csr_agent.cp} {qsys_mm.command};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_agent.m0} {intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent.m0/intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent.m0/intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent.m0/intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rf_source} {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo.out} {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rf_sink} {avalon_streaming};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rdata_fifo_src} {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_rx_control_port_slave_agent.m0} {dma_rx_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rx_control_port_slave_agent.m0/dma_rx_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_control_port_slave_agent.m0/dma_rx_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_control_port_slave_agent.m0/dma_rx_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_rx_control_port_slave_agent.rf_source} {dma_rx_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_rx_control_port_slave_agent_rsp_fifo.out} {dma_rx_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_rx_control_port_slave_agent.rdata_fifo_src} {dma_rx_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {dma_rx_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/dma_rx_control_port_slave_agent.cp} {qsys_mm.command};add_connection {dma_tx_control_port_slave_agent.m0} {dma_tx_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_tx_control_port_slave_agent.m0/dma_tx_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_control_port_slave_agent.m0/dma_tx_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_control_port_slave_agent.m0/dma_tx_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_tx_control_port_slave_agent.rf_source} {dma_tx_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_tx_control_port_slave_agent_rsp_fifo.out} {dma_tx_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_tx_control_port_slave_agent.rdata_fifo_src} {dma_tx_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {dma_tx_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/dma_tx_control_port_slave_agent.cp} {qsys_mm.command};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {onchip_flash_0_csr_agent.m0} {onchip_flash_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_flash_0_csr_agent.rf_source} {onchip_flash_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_flash_0_csr_agent_rsp_fifo.out} {onchip_flash_0_csr_agent.rf_sink} {avalon_streaming};add_connection {onchip_flash_0_csr_agent.rdata_fifo_src} {onchip_flash_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {onchip_flash_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/onchip_flash_0_csr_agent.cp} {qsys_mm.command};add_connection {vic_0_csr_access_agent.m0} {vic_0_csr_access_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {vic_0_csr_access_agent.rf_source} {vic_0_csr_access_agent_rsp_fifo.in} {avalon_streaming};add_connection {vic_0_csr_access_agent_rsp_fifo.out} {vic_0_csr_access_agent.rf_sink} {avalon_streaming};add_connection {vic_0_csr_access_agent.rdata_fifo_src} {vic_0_csr_access_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {vic_0_csr_access_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/vic_0_csr_access_agent.cp} {qsys_mm.command};add_connection {onchip_flash_0_data_agent.m0} {onchip_flash_0_data_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_flash_0_data_agent.rf_source} {onchip_flash_0_data_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_flash_0_data_agent_rsp_fifo.out} {onchip_flash_0_data_agent.rf_sink} {avalon_streaming};add_connection {onchip_flash_0_data_agent.rdata_fifo_src} {onchip_flash_0_data_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {onchip_flash_0_data_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/onchip_flash_0_data_agent.cp} {qsys_mm.command};add_connection {nios2_0_debug_mem_slave_agent.m0} {nios2_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_0_debug_mem_slave_agent.m0/nios2_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_0_debug_mem_slave_agent.m0/nios2_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_0_debug_mem_slave_agent.m0/nios2_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_0_debug_mem_slave_agent.rf_source} {nios2_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_0_debug_mem_slave_agent_rsp_fifo.out} {nios2_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_0_debug_mem_slave_agent.rdata_fifo_src} {nios2_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {nios2_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/nios2_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {fifo_rx_in_csr_agent.m0} {fifo_rx_in_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {fifo_rx_in_csr_agent.m0/fifo_rx_in_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {fifo_rx_in_csr_agent.m0/fifo_rx_in_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {fifo_rx_in_csr_agent.m0/fifo_rx_in_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {fifo_rx_in_csr_agent.rf_source} {fifo_rx_in_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {fifo_rx_in_csr_agent_rsp_fifo.out} {fifo_rx_in_csr_agent.rf_sink} {avalon_streaming};add_connection {fifo_rx_in_csr_agent.rdata_fifo_src} {fifo_rx_in_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {fifo_rx_in_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/fifo_rx_in_csr_agent.cp} {qsys_mm.command};add_connection {altpll_0_pll_slave_agent.m0} {altpll_0_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {altpll_0_pll_slave_agent.rf_source} {altpll_0_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {altpll_0_pll_slave_agent_rsp_fifo.out} {altpll_0_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {altpll_0_pll_slave_agent.rdata_fifo_src} {altpll_0_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {altpll_0_pll_slave_agent_rdata_fifo.out} {altpll_0_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {altpll_0_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/altpll_0_pll_slave_agent.cp} {qsys_mm.command};add_connection {new_sdram_controller_0_s1_agent.m0} {new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {new_sdram_controller_0_s1_agent.rf_source} {new_sdram_controller_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent_rsp_fifo.out} {new_sdram_controller_0_s1_agent.rf_sink} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent.rdata_fifo_src} {new_sdram_controller_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent_rdata_fifo.out} {new_sdram_controller_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_clk_timer_s1_agent.m0} {sys_clk_timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_clk_timer_s1_agent.rf_source} {sys_clk_timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_clk_timer_s1_agent_rsp_fifo.out} {sys_clk_timer_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_clk_timer_s1_agent.rdata_fifo_src} {sys_clk_timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {sys_clk_timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/sys_clk_timer_s1_agent.cp} {qsys_mm.command};add_connection {pio_4_s1_agent.m0} {pio_4_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_4_s1_agent.m0/pio_4_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_4_s1_agent.m0/pio_4_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_4_s1_agent.m0/pio_4_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_4_s1_agent.rf_source} {pio_4_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_4_s1_agent_rsp_fifo.out} {pio_4_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_4_s1_agent.rdata_fifo_src} {pio_4_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_014.src} {pio_4_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/pio_4_s1_agent.cp} {qsys_mm.command};add_connection {pio_5_s1_agent.m0} {pio_5_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_5_s1_agent.m0/pio_5_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_5_s1_agent.m0/pio_5_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_5_s1_agent.m0/pio_5_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_5_s1_agent.rf_source} {pio_5_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_5_s1_agent_rsp_fifo.out} {pio_5_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_5_s1_agent.rdata_fifo_src} {pio_5_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {pio_5_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/pio_5_s1_agent.cp} {qsys_mm.command};add_connection {pio_1_s1_agent.m0} {pio_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_1_s1_agent.rf_source} {pio_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_1_s1_agent_rsp_fifo.out} {pio_1_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_1_s1_agent.rdata_fifo_src} {pio_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {pio_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/pio_1_s1_agent.cp} {qsys_mm.command};add_connection {pio_3_s1_agent.m0} {pio_3_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_3_s1_agent.m0/pio_3_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_3_s1_agent.m0/pio_3_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_3_s1_agent.m0/pio_3_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_3_s1_agent.rf_source} {pio_3_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_3_s1_agent_rsp_fifo.out} {pio_3_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_3_s1_agent.rdata_fifo_src} {pio_3_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {pio_3_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/pio_3_s1_agent.cp} {qsys_mm.command};add_connection {pio_6_s1_agent.m0} {pio_6_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_6_s1_agent.m0/pio_6_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_6_s1_agent.m0/pio_6_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_6_s1_agent.m0/pio_6_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_6_s1_agent.rf_source} {pio_6_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_6_s1_agent_rsp_fifo.out} {pio_6_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_6_s1_agent.rdata_fifo_src} {pio_6_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {pio_6_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/pio_6_s1_agent.cp} {qsys_mm.command};add_connection {uart_0_s1_agent.m0} {uart_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {uart_0_s1_agent.rf_source} {uart_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {uart_0_s1_agent_rsp_fifo.out} {uart_0_s1_agent.rf_sink} {avalon_streaming};add_connection {uart_0_s1_agent.rdata_fifo_src} {uart_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_019.src} {uart_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_019.src/uart_0_s1_agent.cp} {qsys_mm.command};add_connection {avalon_pwm_0_s1_agent.m0} {avalon_pwm_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avalon_pwm_0_s1_agent.m0/avalon_pwm_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avalon_pwm_0_s1_agent.m0/avalon_pwm_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avalon_pwm_0_s1_agent.m0/avalon_pwm_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avalon_pwm_0_s1_agent.rf_source} {avalon_pwm_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avalon_pwm_0_s1_agent_rsp_fifo.out} {avalon_pwm_0_s1_agent.rf_sink} {avalon_streaming};add_connection {avalon_pwm_0_s1_agent.rdata_fifo_src} {avalon_pwm_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_020.src} {avalon_pwm_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_020.src/avalon_pwm_0_s1_agent.cp} {qsys_mm.command};add_connection {avalon_wb_s1_agent.m0} {avalon_wb_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avalon_wb_s1_agent.m0/avalon_wb_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avalon_wb_s1_agent.m0/avalon_wb_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avalon_wb_s1_agent.m0/avalon_wb_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avalon_wb_s1_agent.rf_source} {avalon_wb_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avalon_wb_s1_agent_rsp_fifo.out} {avalon_wb_s1_agent.rf_sink} {avalon_streaming};add_connection {avalon_wb_s1_agent.rdata_fifo_src} {avalon_wb_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_021.src} {avalon_wb_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_021.src/avalon_wb_s1_agent.cp} {qsys_mm.command};add_connection {timer_0_s1_agent.m0} {timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_0_s1_agent.rf_source} {timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rsp_fifo.out} {timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_0_s1_agent.rdata_fifo_src} {timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_022.src} {timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_022.src/timer_0_s1_agent.cp} {qsys_mm.command};add_connection {avalon_i2s_0_s1_agent.m0} {avalon_i2s_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avalon_i2s_0_s1_agent.m0/avalon_i2s_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avalon_i2s_0_s1_agent.m0/avalon_i2s_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avalon_i2s_0_s1_agent.m0/avalon_i2s_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avalon_i2s_0_s1_agent.rf_source} {avalon_i2s_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avalon_i2s_0_s1_agent_rsp_fifo.out} {avalon_i2s_0_s1_agent.rf_sink} {avalon_streaming};add_connection {avalon_i2s_0_s1_agent.rdata_fifo_src} {avalon_i2s_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {avalon_i2s_0_s1_agent_rdata_fifo.out} {avalon_i2s_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_023.src} {avalon_i2s_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_023.src/avalon_i2s_0_s1_agent.cp} {qsys_mm.command};add_connection {nios2_0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios2_0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {dma_tx_read_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_read_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {dma_rx_write_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_write_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {jtaguart_0_avalon_jtag_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {jtaguart_0_avalon_jtag_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {dma_rx_control_port_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_control_port_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {dma_tx_control_port_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_control_port_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {sysid_control_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {onchip_flash_0_csr_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {onchip_flash_0_csr_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {vic_0_csr_access_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {vic_0_csr_access_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {onchip_flash_0_data_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {onchip_flash_0_data_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {nios2_0_debug_mem_slave_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {nios2_0_debug_mem_slave_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {fifo_rx_in_csr_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {fifo_rx_in_csr_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {altpll_0_pll_slave_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {altpll_0_pll_slave_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {new_sdram_controller_0_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {new_sdram_controller_0_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {sys_clk_timer_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {sys_clk_timer_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {pio_4_s1_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {pio_4_s1_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {pio_5_s1_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {pio_5_s1_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {pio_1_s1_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {pio_1_s1_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {pio_3_s1_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {pio_3_s1_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {pio_6_s1_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {pio_6_s1_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {uart_0_s1_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {uart_0_s1_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_019.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_019.sink} {qsys_mm.response};add_connection {avalon_pwm_0_s1_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {avalon_pwm_0_s1_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_020.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_020.sink} {qsys_mm.response};add_connection {avalon_wb_s1_agent.rp} {router_025.sink} {avalon_streaming};preview_set_connection_tag {avalon_wb_s1_agent.rp/router_025.sink} {qsys_mm.response};add_connection {router_025.src} {rsp_demux_021.sink} {avalon_streaming};preview_set_connection_tag {router_025.src/rsp_demux_021.sink} {qsys_mm.response};add_connection {timer_0_s1_agent.rp} {router_026.sink} {avalon_streaming};preview_set_connection_tag {timer_0_s1_agent.rp/router_026.sink} {qsys_mm.response};add_connection {router_026.src} {rsp_demux_022.sink} {avalon_streaming};preview_set_connection_tag {router_026.src/rsp_demux_022.sink} {qsys_mm.response};add_connection {avalon_i2s_0_s1_agent.rp} {router_027.sink} {avalon_streaming};preview_set_connection_tag {avalon_i2s_0_s1_agent.rp/router_027.sink} {qsys_mm.response};add_connection {router_027.src} {rsp_demux_023.sink} {avalon_streaming};preview_set_connection_tag {router_027.src/rsp_demux_023.sink} {qsys_mm.response};add_connection {router.src} {nios2_0_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_0_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_0_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_0_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_0_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_0_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_0_data_master_limiter.rsp_src} {nios2_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_0_data_master_limiter.rsp_src/nios2_0_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios2_0_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_0_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_0_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_0_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_0_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_0_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_0_instruction_master_limiter.rsp_src} {nios2_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_0_instruction_master_limiter.rsp_src/nios2_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux_002.src} {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.sink0} {qsys_mm.command};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.source0} {intel_generic_serial_flash_interface_top_0_avl_mem_agent.cp} {avalon_streaming};preview_set_connection_tag {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.source0/intel_generic_serial_flash_interface_top_0_avl_mem_agent.cp} {qsys_mm.command};add_connection {new_sdram_controller_0_s1_burst_adapter.source0} {new_sdram_controller_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {new_sdram_controller_0_s1_burst_adapter.source0/new_sdram_controller_0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src14} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux.src17} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux.src18} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src18/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux.src19} {cmd_mux_019.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src19/cmd_mux_019.sink0} {qsys_mm.command};add_connection {cmd_demux.src20} {cmd_mux_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src20/cmd_mux_020.sink0} {qsys_mm.command};add_connection {cmd_demux.src21} {cmd_mux_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src21/cmd_mux_021.sink0} {qsys_mm.command};add_connection {cmd_demux.src22} {cmd_mux_022.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src22/cmd_mux_022.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_008.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_009.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_009.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_012.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_012.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_012.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_012.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_012.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_012.sink3} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_009.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_012.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_012.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_012.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux.sink16} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux.sink17} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux.sink18} {qsys_mm.response};add_connection {rsp_demux_019.src0} {rsp_mux.sink19} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src0/rsp_mux.sink19} {qsys_mm.response};add_connection {rsp_demux_020.src0} {rsp_mux.sink20} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src0/rsp_mux.sink20} {qsys_mm.response};add_connection {rsp_demux_021.src0} {rsp_mux.sink21} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src0/rsp_mux.sink21} {qsys_mm.response};add_connection {rsp_demux_022.src0} {rsp_mux.sink22} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src0/rsp_mux.sink22} {qsys_mm.response};add_connection {router_016.src} {new_sdram_controller_0_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/new_sdram_controller_0_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {new_sdram_controller_0_s1_rsp_width_adapter.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {new_sdram_controller_0_s1_rsp_width_adapter.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {cmd_mux_012.src} {new_sdram_controller_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/new_sdram_controller_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {new_sdram_controller_0_s1_cmd_width_adapter.src} {new_sdram_controller_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {new_sdram_controller_0_s1_cmd_width_adapter.src/new_sdram_controller_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src23} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src23/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_023.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_023.sink0} {qsys_mm.command};add_connection {rsp_demux_011.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_023.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_023.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink23} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink23} {qsys_mm.response};add_connection {nios2_0_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_0_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_data_master_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_instruction_master_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_tx_read_master_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_rx_write_master_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {jtaguart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_csr_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_mem_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_rx_control_port_slave_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_tx_control_port_slave_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_csr_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {vic_0_csr_access_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_data_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_debug_mem_slave_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {fifo_rx_in_csr_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sys_clk_timer_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_4_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_5_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_1_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_3_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_6_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {uart_0_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_pwm_0_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_wb_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {timer_0_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_data_master_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_instruction_master_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_tx_read_master_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_rx_write_master_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {jtaguart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_csr_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_mem_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_rx_control_port_slave_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_rx_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_tx_control_port_slave_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_tx_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_csr_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {vic_0_csr_access_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {vic_0_csr_access_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_data_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_data_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {fifo_rx_in_csr_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {fifo_rx_in_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sys_clk_timer_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sys_clk_timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_4_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_4_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_5_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_5_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_1_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_3_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_3_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_6_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_6_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {uart_0_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {uart_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_pwm_0_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_pwm_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_wb_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_wb_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {timer_0_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_025.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_026.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_data_master_limiter.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.cr0_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_burst_adapter.cr0_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_019.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_020.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_021.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_022.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_019.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_020.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_021.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_022.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_rsp_width_adapter.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_translator.reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_s1_translator.reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_s1_agent.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {router_027.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {cmd_mux_023.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {rsp_demux_023.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_data_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_instruction_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_read_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_write_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {jtaguart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_csr_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_mem_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_control_port_slave_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_control_port_slave_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_csr_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {vic_0_csr_access_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_data_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_debug_mem_slave_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_csr_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sys_clk_timer_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_4_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_5_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_1_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_3_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_6_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {uart_0_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_pwm_0_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_wb_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {timer_0_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_data_master_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_instruction_master_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_read_master_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_write_master_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {jtaguart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_csr_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_mem_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_control_port_slave_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_control_port_slave_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_csr_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {vic_0_csr_access_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {vic_0_csr_access_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_data_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_data_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_debug_mem_slave_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_csr_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sys_clk_timer_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sys_clk_timer_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_4_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_4_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_5_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_5_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_1_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_1_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_3_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_3_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_6_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_6_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {uart_0_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {uart_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_pwm_0_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_pwm_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_wb_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_wb_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {timer_0_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_025.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_026.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_data_master_limiter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_instruction_master_limiter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.cr0} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_burst_adapter.cr0} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_019.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_019.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_020.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_020.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_021.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_021.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_022.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_022.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_rsp_width_adapter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_cmd_width_adapter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_inclk_interface_reset_reset_bridge.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_s1_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_s1_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_s1_agent_rdata_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_027.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_mux_023.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_demux_023.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {clock_bridge_0_out_clk} {clock} {slave};set_interface_property {clock_bridge_0_out_clk} {EXPORT_OF} {clock_bridge_0_out_clk_clock_bridge.in_clk};add_interface {altpll_0_inclk_interface_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {altpll_0_inclk_interface_reset_reset_bridge_in_reset} {EXPORT_OF} {altpll_0_inclk_interface_reset_reset_bridge.in_reset};add_interface {avalon_i2s_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {avalon_i2s_0_reset_reset_bridge_in_reset} {EXPORT_OF} {avalon_i2s_0_reset_reset_bridge.in_reset};add_interface {intel_generic_serial_flash_interface_top_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {intel_generic_serial_flash_interface_top_0_reset_reset_bridge_in_reset} {EXPORT_OF} {intel_generic_serial_flash_interface_top_0_reset_reset_bridge.in_reset};add_interface {nios2_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_0_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_0_reset_reset_bridge.in_reset};add_interface {dma_rx_write_master} {avalon} {slave};set_interface_property {dma_rx_write_master} {EXPORT_OF} {dma_rx_write_master_translator.avalon_anti_master_0};add_interface {dma_tx_read_master} {avalon} {slave};set_interface_property {dma_tx_read_master} {EXPORT_OF} {dma_tx_read_master_translator.avalon_anti_master_0};add_interface {nios2_0_data_master} {avalon} {slave};set_interface_property {nios2_0_data_master} {EXPORT_OF} {nios2_0_data_master_translator.avalon_anti_master_0};add_interface {nios2_0_instruction_master} {avalon} {slave};set_interface_property {nios2_0_instruction_master} {EXPORT_OF} {nios2_0_instruction_master_translator.avalon_anti_master_0};add_interface {altpll_0_pll_slave} {avalon} {master};set_interface_property {altpll_0_pll_slave} {EXPORT_OF} {altpll_0_pll_slave_translator.avalon_anti_slave_0};add_interface {avalon_i2s_0_s1} {avalon} {master};set_interface_property {avalon_i2s_0_s1} {EXPORT_OF} {avalon_i2s_0_s1_translator.avalon_anti_slave_0};add_interface {avalon_pwm_0_s1} {avalon} {master};set_interface_property {avalon_pwm_0_s1} {EXPORT_OF} {avalon_pwm_0_s1_translator.avalon_anti_slave_0};add_interface {avalon_wb_s1} {avalon} {master};set_interface_property {avalon_wb_s1} {EXPORT_OF} {avalon_wb_s1_translator.avalon_anti_slave_0};add_interface {dma_rx_control_port_slave} {avalon} {master};set_interface_property {dma_rx_control_port_slave} {EXPORT_OF} {dma_rx_control_port_slave_translator.avalon_anti_slave_0};add_interface {dma_tx_control_port_slave} {avalon} {master};set_interface_property {dma_tx_control_port_slave} {EXPORT_OF} {dma_tx_control_port_slave_translator.avalon_anti_slave_0};add_interface {fifo_rx_in_csr} {avalon} {master};set_interface_property {fifo_rx_in_csr} {EXPORT_OF} {fifo_rx_in_csr_translator.avalon_anti_slave_0};add_interface {intel_generic_serial_flash_interface_top_0_avl_csr} {avalon} {master};set_interface_property {intel_generic_serial_flash_interface_top_0_avl_csr} {EXPORT_OF} {intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_anti_slave_0};add_interface {intel_generic_serial_flash_interface_top_0_avl_mem} {avalon} {master};set_interface_property {intel_generic_serial_flash_interface_top_0_avl_mem} {EXPORT_OF} {intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_anti_slave_0};add_interface {jtaguart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtaguart_0_avalon_jtag_slave} {EXPORT_OF} {jtaguart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {new_sdram_controller_0_s1} {avalon} {master};set_interface_property {new_sdram_controller_0_s1} {EXPORT_OF} {new_sdram_controller_0_s1_translator.avalon_anti_slave_0};add_interface {nios2_0_debug_mem_slave} {avalon} {master};set_interface_property {nios2_0_debug_mem_slave} {EXPORT_OF} {nios2_0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_flash_0_csr} {avalon} {master};set_interface_property {onchip_flash_0_csr} {EXPORT_OF} {onchip_flash_0_csr_translator.avalon_anti_slave_0};add_interface {onchip_flash_0_data} {avalon} {master};set_interface_property {onchip_flash_0_data} {EXPORT_OF} {onchip_flash_0_data_translator.avalon_anti_slave_0};add_interface {pio_1_s1} {avalon} {master};set_interface_property {pio_1_s1} {EXPORT_OF} {pio_1_s1_translator.avalon_anti_slave_0};add_interface {pio_3_s1} {avalon} {master};set_interface_property {pio_3_s1} {EXPORT_OF} {pio_3_s1_translator.avalon_anti_slave_0};add_interface {pio_4_s1} {avalon} {master};set_interface_property {pio_4_s1} {EXPORT_OF} {pio_4_s1_translator.avalon_anti_slave_0};add_interface {pio_5_s1} {avalon} {master};set_interface_property {pio_5_s1} {EXPORT_OF} {pio_5_s1_translator.avalon_anti_slave_0};add_interface {pio_6_s1} {avalon} {master};set_interface_property {pio_6_s1} {EXPORT_OF} {pio_6_s1_translator.avalon_anti_slave_0};add_interface {sys_clk_timer_s1} {avalon} {master};set_interface_property {sys_clk_timer_s1} {EXPORT_OF} {sys_clk_timer_s1_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {timer_0_s1} {avalon} {master};set_interface_property {timer_0_s1} {EXPORT_OF} {timer_0_s1_translator.avalon_anti_slave_0};add_interface {uart_0_s1} {avalon} {master};set_interface_property {uart_0_s1} {EXPORT_OF} {uart_0_s1_translator.avalon_anti_slave_0};add_interface {vic_0_csr_access} {avalon} {master};set_interface_property {vic_0_csr_access} {EXPORT_OF} {vic_0_csr_access_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.altpll_0.pll_slave} {0};set_module_assignment {interconnect_id.avalon_i2s_0.s1} {1};set_module_assignment {interconnect_id.avalon_pwm_0.s1} {2};set_module_assignment {interconnect_id.avalon_wb.s1} {3};set_module_assignment {interconnect_id.dma_rx.control_port_slave} {4};set_module_assignment {interconnect_id.dma_rx.write_master} {0};set_module_assignment {interconnect_id.dma_tx.control_port_slave} {5};set_module_assignment {interconnect_id.dma_tx.read_master} {1};set_module_assignment {interconnect_id.fifo_rx.in_csr} {6};set_module_assignment {interconnect_id.intel_generic_serial_flash_interface_top_0.avl_csr} {7};set_module_assignment {interconnect_id.intel_generic_serial_flash_interface_top_0.avl_mem} {8};set_module_assignment {interconnect_id.jtaguart_0.avalon_jtag_slave} {9};set_module_assignment {interconnect_id.new_sdram_controller_0.s1} {10};set_module_assignment {interconnect_id.nios2_0.data_master} {2};set_module_assignment {interconnect_id.nios2_0.debug_mem_slave} {11};set_module_assignment {interconnect_id.nios2_0.instruction_master} {3};set_module_assignment {interconnect_id.onchip_flash_0.csr} {12};set_module_assignment {interconnect_id.onchip_flash_0.data} {13};set_module_assignment {interconnect_id.pio_1.s1} {14};set_module_assignment {interconnect_id.pio_3.s1} {15};set_module_assignment {interconnect_id.pio_4.s1} {16};set_module_assignment {interconnect_id.pio_5.s1} {17};set_module_assignment {interconnect_id.pio_6.s1} {18};set_module_assignment {interconnect_id.sys_clk_timer.s1} {19};set_module_assignment {interconnect_id.sysid.control_slave} {20};set_module_assignment {interconnect_id.timer_0.s1} {21};set_module_assignment {interconnect_id.uart_0.s1} {22};set_module_assignment {interconnect_id.vic_0.csr_access} {23};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=27,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=25,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=7,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=1,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=1,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=9,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=25,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=25,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=18,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=4,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=6,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=1,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=9,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=1,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=1,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=48000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=24,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=2,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=7,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=2,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=2,UAV_BYTEENABLE_W=2,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=16,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=1,AV_WRITE_WAIT_CYCLES=1,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=1,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=8,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=16,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=2,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=27,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;jtaguart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b60&quot;
   end=&quot;0x00000000004201b68&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201900&quot;
   end=&quot;0x00000000004201a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000003000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dma_rx_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201ac0&quot;
   end=&quot;0x00000000004201ae0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;dma_tx_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a00&quot;
   end=&quot;0x00000000004201a20&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b58&quot;
   end=&quot;0x00000000004201b60&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;onchip_flash_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b50&quot;
   end=&quot;0x00000000004201b58&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;vic_0_csr_access_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201400&quot;
   end=&quot;0x00000000004201800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004100000&quot;
   end=&quot;0x00000000004200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004200800&quot;
   end=&quot;0x00000000004201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;fifo_rx_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201aa0&quot;
   end=&quot;0x00000000004201ac0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b40&quot;
   end=&quot;0x00000000004201b50&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a80&quot;
   end=&quot;0x00000000004201aa0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;pio_4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b30&quot;
   end=&quot;0x00000000004201b40&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;pio_5_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b20&quot;
   end=&quot;0x00000000004201b30&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;pio_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b10&quot;
   end=&quot;0x00000000004201b20&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;pio_3_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b00&quot;
   end=&quot;0x00000000004201b10&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;pio_6_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201af0&quot;
   end=&quot;0x00000000004201b00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;uart_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a60&quot;
   end=&quot;0x00000000004201a80&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;avalon_pwm_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a40&quot;
   end=&quot;0x00000000004201a60&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;avalon_wb_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201000&quot;
   end=&quot;0x00000000004201400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a20&quot;
   end=&quot;0x00000000004201a40&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;avalon_i2s_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201ae0&quot;
   end=&quot;0x00000000004201af0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=1,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=511,CACHE_VALUE=0,ID=2,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201900&quot;
   end=&quot;0x00000000004201a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000003000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004100000&quot;
   end=&quot;0x00000000004200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004200800&quot;
   end=&quot;0x00000000004201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=1,BURSTWRAP_VALUE=3,CACHE_VALUE=0,ID=3,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=511,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=511,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=92,PKT_ADDR_SIDEBAND_L=92,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_CACHE_H=113,PKT_CACHE_L=110,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=93,PKT_DATA_SIDEBAND_L=93,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_QOS_H=95,PKT_QOS_L=95,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_EXCLUSIVE=68,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=9,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=7,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=9,AV_LINEWRAPBURSTS=1,ECC_ENABLE=0,ID=8,MAX_BURSTWRAP=255,MAX_BYTE_CNT=256,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=20,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=12,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=23,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=6,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=13,MAX_BURSTWRAP=511,MAX_BYTE_CNT=32,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=11,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=6,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=2,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=10,MAX_BURSTWRAP=511,MAX_BYTE_CNT=2,MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_BEGIN_BURST=76,PKT_BURSTWRAP_H=68,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=71,PKT_BURST_SIZE_L=69,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=51,PKT_DATA_H=15,PKT_DATA_L=0,PKT_DEST_ID_H=87,PKT_DEST_ID_L=83,PKT_ORI_BURST_SIZE_H=100,PKT_ORI_BURST_SIZE_L=98,PKT_PROTECTION_H=91,PKT_PROTECTION_L=89,PKT_RESPONSE_STATUS_H=97,PKT_RESPONSE_STATUS_L=96,PKT_SRC_ID_H=82,PKT_SRC_ID_L=78,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=45,PKT_TRANS_LOCK=49,PKT_TRANS_POSTED=46,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=101,SUPPRESS_0_BYTEEN_CMD=1,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=102,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=18,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=19,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=16,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=17,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=14,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=15,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=18,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=22,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=21,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=511,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_ORI_BURST_SIZE_H=118,PKT_ORI_BURST_SIZE_L=116,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_RESPONSE_STATUS_H=115,PKT_RESPONSE_STATUS_L=114,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_LOCK=67,PKT_TRANS_POSTED=64,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=120,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:18.1:CHANNEL_ID=000000000001000000000000,000000000000000000000100,000000000000000100000000,000000000000001000000000,001000000000000000000000,000000000000000010000000,000000000000000000000010,000000000000000000010000,010000000000000000000000,000100000000000000000000,000010000000000000000000,000000000010000000000000,000000000000010000000000,000000000000000000001000,100000000000000000000000,000001000000000000000000,000000100000000000000000,000000010000000000000000,000000001000000000000000,000000000100000000000000,000000000000100000000000,000000000000000001000000,000000000000000000100000,000000000000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=12,DEFAULT_DESTID=10,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=10,8,13,11,3,23,7,5,21,2,22,19,6,4,1,18,15,14,17,16,0,12,20,9,END_ADDRESS=0x2000000,0x4000000,0x4200000,0x4201000,0x4201400,0x4201800,0x4201a00,0x4201a20,0x4201a40,0x4201a60,0x4201a80,0x4201aa0,0x4201ac0,0x4201ae0,0x4201af0,0x4201b00,0x4201b10,0x4201b20,0x4201b30,0x4201b40,0x4201b50,0x4201b58,0x4201b60,0x4201b68,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=10:000000000001000000000000:0x0:0x2000000:both:1:0:0:1,8:000000000000000000000100:0x3000000:0x4000000:both:1:0:0:1,13:000000000000000100000000:0x4100000:0x4200000:both:1:0:0:1,11:000000000000001000000000:0x4200800:0x4201000:both:1:0:0:1,3:001000000000000000000000:0x4201000:0x4201400:both:1:0:0:1,23:000000000000000010000000:0x4201400:0x4201800:both:1:0:0:1,7:000000000000000000000010:0x4201900:0x4201a00:both:1:0:0:1,5:000000000000000000010000:0x4201a00:0x4201a20:both:1:0:0:1,21:010000000000000000000000:0x4201a20:0x4201a40:both:1:0:0:1,2:000100000000000000000000:0x4201a40:0x4201a60:both:1:0:0:1,22:000010000000000000000000:0x4201a60:0x4201a80:both:1:0:0:1,19:000000000010000000000000:0x4201a80:0x4201aa0:both:1:0:0:1,6:000000000000010000000000:0x4201aa0:0x4201ac0:both:1:0:0:1,4:000000000000000000001000:0x4201ac0:0x4201ae0:both:1:0:0:1,1:100000000000000000000000:0x4201ae0:0x4201af0:write:1:0:0:1,18:000001000000000000000000:0x4201af0:0x4201b00:read:1:0:0:1,15:000000100000000000000000:0x4201b00:0x4201b10:read:1:0:0:1,14:000000010000000000000000:0x4201b10:0x4201b20:both:1:0:0:1,17:000000001000000000000000:0x4201b20:0x4201b30:both:1:0:0:1,16:000000000100000000000000:0x4201b30:0x4201b40:both:1:0:0:1,0:000000000000100000000000:0x4201b40:0x4201b50:both:1:0:0:1,12:000000000000000001000000:0x4201b50:0x4201b58:both:1:0:0:1,20:000000000000000000100000:0x4201b58:0x4201b60:read:1:0:0:1,9:000000000000000000000001:0x4201b60:0x4201b68:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x3000000,0x4100000,0x4200800,0x4201000,0x4201400,0x4201900,0x4201a00,0x4201a20,0x4201a40,0x4201a60,0x4201a80,0x4201aa0,0x4201ac0,0x4201ae0,0x4201af0,0x4201b00,0x4201b10,0x4201b20,0x4201b30,0x4201b40,0x4201b50,0x4201b58,0x4201b60,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both,both,both,write,read,read,both,both,both,both,both,read,both)(altera_merlin_router:18.1:CHANNEL_ID=10000,00010,00100,01000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=10,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=10,8,13,11,7,END_ADDRESS=0x2000000,0x4000000,0x4200000,0x4201000,0x4201a00,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=10:10000:0x0:0x2000000:both:1:0:0:1,8:00010:0x3000000:0x4000000:both:1:0:0:1,13:00100:0x4100000:0x4200000:both:1:0:0:1,11:01000:0x4200800:0x4201000:both:1:0:0:1,7:00001:0x4201900:0x4201a00:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x3000000,0x4100000,0x4200800,0x4201900,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,both,both,both,both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=10,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=10,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=10:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=10,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=10,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=10:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,1,0,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_DEST_ID_H=87,PKT_DEST_ID_L=83,PKT_PROTECTION_H=91,PKT_PROTECTION_L=89,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0001:0x0:0x0:both:1:0:0:1,3:0010:0x0:0x0:read:1:0:0:1,1:0100:0x0:0x0:read:1:0:0:1,0:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=24,ST_DATA_W=101,TYPE_OF_TRANSACTION=both,read,read,write)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_POSTED=64,PKT_TRANS_WRITE=65,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=24)(altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_POSTED=64,PKT_TRANS_WRITE=65,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=24)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=85,OUT_BYTE_CNT_H=77,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,ST_CHANNEL_W=24,ST_DATA_W=119)(altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=68,OUT_BYTE_CNT_H=52,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_BEGIN_BURST=76,PKT_BURSTWRAP_H=68,PKT_BURSTWRAP_L=60,PKT_BURST_SIZE_H=71,PKT_BURST_SIZE_L=69,PKT_BURST_TYPE_H=73,PKT_BURST_TYPE_L=72,PKT_BYTEEN_H=17,PKT_BYTEEN_L=16,PKT_BYTE_CNT_H=59,PKT_BYTE_CNT_L=51,PKT_TRANS_COMPRESSED_READ=45,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,ST_CHANNEL_W=24,ST_DATA_W=101)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=24,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=24)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=24)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=48000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=24,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=44,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=68,IN_PKT_BURSTWRAP_L=60,IN_PKT_BURST_SIZE_H=71,IN_PKT_BURST_SIZE_L=69,IN_PKT_BURST_TYPE_H=73,IN_PKT_BURST_TYPE_L=72,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=59,IN_PKT_BYTE_CNT_L=51,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=100,IN_PKT_ORI_BURST_SIZE_L=98,IN_PKT_RESPONSE_STATUS_H=97,IN_PKT_RESPONSE_STATUS_L=96,IN_PKT_TRANS_COMPRESSED_READ=45,IN_PKT_TRANS_EXCLUSIVE=50,IN_PKT_TRANS_WRITE=47,IN_ST_DATA_W=101,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=62,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=89,OUT_PKT_BURST_SIZE_L=87,OUT_PKT_BURST_TYPE_H=91,OUT_PKT_BURST_TYPE_L=90,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=77,OUT_PKT_BYTE_CNT_L=69,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=118,OUT_PKT_ORI_BURST_SIZE_L=116,OUT_PKT_RESPONSE_STATUS_H=115,OUT_PKT_RESPONSE_STATUS_L=114,OUT_PKT_TRANS_COMPRESSED_READ=63,OUT_PKT_TRANS_EXCLUSIVE=68,OUT_ST_DATA_W=119,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=24)(altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),IN_PKT_ADDR_H=62,IN_PKT_ADDR_L=36,IN_PKT_BURSTWRAP_H=86,IN_PKT_BURSTWRAP_L=78,IN_PKT_BURST_SIZE_H=89,IN_PKT_BURST_SIZE_L=87,IN_PKT_BURST_TYPE_H=91,IN_PKT_BURST_TYPE_L=90,IN_PKT_BYTEEN_H=35,IN_PKT_BYTEEN_L=32,IN_PKT_BYTE_CNT_H=77,IN_PKT_BYTE_CNT_L=69,IN_PKT_DATA_H=31,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=118,IN_PKT_ORI_BURST_SIZE_L=116,IN_PKT_RESPONSE_STATUS_H=115,IN_PKT_RESPONSE_STATUS_L=114,IN_PKT_TRANS_COMPRESSED_READ=63,IN_PKT_TRANS_EXCLUSIVE=68,IN_PKT_TRANS_WRITE=65,IN_ST_DATA_W=119,OPTIMIZE_FOR_RSP=0,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),OUT_PKT_ADDR_H=44,OUT_PKT_ADDR_L=18,OUT_PKT_BURST_SIZE_H=71,OUT_PKT_BURST_SIZE_L=69,OUT_PKT_BURST_TYPE_H=73,OUT_PKT_BURST_TYPE_L=72,OUT_PKT_BYTEEN_H=17,OUT_PKT_BYTEEN_L=16,OUT_PKT_BYTE_CNT_H=59,OUT_PKT_BYTE_CNT_L=51,OUT_PKT_DATA_H=15,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=100,OUT_PKT_ORI_BURST_SIZE_L=98,OUT_PKT_RESPONSE_STATUS_H=97,OUT_PKT_RESPONSE_STATUS_L=96,OUT_PKT_TRANS_COMPRESSED_READ=45,OUT_PKT_TRANS_EXCLUSIVE=50,OUT_ST_DATA_W=101,PACKING=1,RESPONSE_PATH=0,ST_CHANNEL_W=24)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=48000000,BITS_PER_SYMBOL=119,CHANNEL_WIDTH=24,DATA_WIDTH=119,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=100000000,AUTO_OUT_CLK_CLOCK_RATE=0,BITS_PER_SYMBOL=119,CHANNEL_WIDTH=24,DATA_WIDTH=119,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=48000000,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=119,CHANNEL_WIDTH=24,DATA_WIDTH=119,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=119,CHANNEL_WIDTH=24,DATA_WIDTH=119,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=48000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=48000000,NUM_CLOCK_OUTPUTS=1)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(avalon_streaming:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2"
   kind="altera_mm_interconnect"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2">
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {nios2_0_data_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_0_data_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {nios2_0_data_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_0_data_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_0_data_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_0_data_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {nios2_0_data_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_data_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_0_data_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_0_data_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_data_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_0_data_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_0_data_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_data_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_0_data_master_translator} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_0_data_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_0_data_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_data_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_0_data_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_0_data_master_translator} {SYNC_RESET} {0};add_instance {nios2_0_instruction_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_ADDRESS_W} {27};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_0_instruction_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {nios2_0_instruction_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_READ} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_WRITE} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_0_instruction_master_translator} {SYNC_RESET} {0};add_instance {dma_tx_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_tx_read_master_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {dma_tx_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_tx_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_tx_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_tx_read_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {dma_tx_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_tx_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_tx_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_tx_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_tx_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_read_master_translator} {SYNC_RESET} {0};add_instance {dma_rx_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_rx_write_master_translator} {AV_ADDRESS_W} {25};set_instance_parameter_value {dma_rx_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_rx_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_write_master_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {dma_rx_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rx_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_rx_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_rx_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_rx_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_write_master_translator} {SYNC_RESET} {0};add_instance {jtaguart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_READ} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_DATA_W} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_BURSTCOUNT_W} {7};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_BURSTCOUNT_W} {9};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_READ} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_CONSTANT_BURST_BEHAVIOR} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_rx_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_DATA_W} {25};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_tx_control_port_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_DATA_W} {25};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_READ} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_control_port_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sysid_control_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {sysid_control_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READ} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sysid_control_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sysid_control_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sysid_control_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sysid_control_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sysid_control_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_flash_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_flash_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {vic_0_csr_access_translator} {altera_merlin_slave_translator};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_DATA_W} {32};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READLATENCY} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READ} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITE} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_ADDRESS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_LOCK} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {vic_0_csr_access_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {vic_0_csr_access_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {vic_0_csr_access_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_flash_0_data_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESS_W} {18};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTCOUNT_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_READLATENCY} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READ} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_BURSTCOUNT} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_flash_0_data_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_0_debug_mem_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_ADDRESS_W} {9};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_READ} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_DEBUGACCESS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {fifo_rx_in_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_READ} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fifo_rx_in_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {altpll_0_pll_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READ} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {altpll_0_pll_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {new_sdram_controller_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESS_W} {24};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_DATA_W} {16};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BYTEENABLE_W} {2};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_BYTEENABLE_W} {2};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_BURSTCOUNT_W} {2};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_SYMBOLS_PER_WORD} {2};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {7};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {new_sdram_controller_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {sys_clk_timer_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READ} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {sys_clk_timer_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_4_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_4_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_4_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_4_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_4_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_4_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_4_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_4_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pio_4_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_4_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_4_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_4_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_4_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_4_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_4_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_4_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_4_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_4_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_4_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_4_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_5_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_5_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_5_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_5_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_5_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_5_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_5_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_5_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pio_5_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_5_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_5_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_5_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_5_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_5_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_5_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_5_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_5_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_5_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_5_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_5_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_1_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_1_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_1_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_1_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_1_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pio_1_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_1_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_1_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_1_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_1_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_1_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_1_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_1_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_1_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_1_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_3_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_3_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_3_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_3_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_3_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_3_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_3_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_3_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pio_3_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_3_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_3_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_3_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_3_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_3_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_3_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_3_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_3_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_3_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_3_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_3_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_3_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_3_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {pio_6_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {pio_6_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {pio_6_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {pio_6_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {pio_6_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {pio_6_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {pio_6_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {pio_6_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {pio_6_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_6_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {pio_6_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {pio_6_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {pio_6_s1_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_READ} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_WRITE} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {pio_6_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_6_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {pio_6_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_6_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {pio_6_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {pio_6_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_6_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {pio_6_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {pio_6_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {uart_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {uart_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {uart_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {uart_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {uart_0_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {uart_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_WRITE_WAIT} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_BEGINTRANSFER} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {uart_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {uart_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {uart_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {uart_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {uart_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avalon_pwm_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_READ} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avalon_pwm_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avalon_wb_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avalon_wb_s1_translator} {AV_ADDRESS_W} {8};set_instance_parameter_value {avalon_wb_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avalon_wb_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avalon_wb_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_wb_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avalon_wb_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_READ} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {avalon_wb_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_wb_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avalon_wb_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avalon_wb_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avalon_wb_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_wb_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avalon_wb_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avalon_wb_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {timer_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_W} {16};set_instance_parameter_value {timer_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {timer_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {timer_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {timer_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {timer_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {timer_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {timer_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {timer_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {avalon_i2s_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_ADDRESS_W} {2};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_ADDRESS_W} {27};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_READLATENCY} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_READDATA} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {avalon_i2s_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {nios2_0_data_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {nios2_0_data_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {nios2_0_data_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {nios2_0_data_master_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {nios2_0_data_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_data_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_0_data_master_agent} {AV_BURSTBOUNDARIES} {1};set_instance_parameter_value {nios2_0_data_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_0_data_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;9&quot;
   name=&quot;jtaguart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b60&quot;
   end=&quot;0x00000000004201b68&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201900&quot;
   end=&quot;0x00000000004201a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000003000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;dma_rx_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201ac0&quot;
   end=&quot;0x00000000004201ae0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;dma_tx_control_port_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a00&quot;
   end=&quot;0x00000000004201a20&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;20&quot;
   name=&quot;sysid_control_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b58&quot;
   end=&quot;0x00000000004201b60&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;12&quot;
   name=&quot;onchip_flash_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b50&quot;
   end=&quot;0x00000000004201b58&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;23&quot;
   name=&quot;vic_0_csr_access_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201400&quot;
   end=&quot;0x00000000004201800&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004100000&quot;
   end=&quot;0x00000000004200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004200800&quot;
   end=&quot;0x00000000004201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;6&quot;
   name=&quot;fifo_rx_in_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201aa0&quot;
   end=&quot;0x00000000004201ac0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;altpll_0_pll_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b40&quot;
   end=&quot;0x00000000004201b50&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;19&quot;
   name=&quot;sys_clk_timer_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a80&quot;
   end=&quot;0x00000000004201aa0&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;16&quot;
   name=&quot;pio_4_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b30&quot;
   end=&quot;0x00000000004201b40&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;17&quot;
   name=&quot;pio_5_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b20&quot;
   end=&quot;0x00000000004201b30&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;14&quot;
   name=&quot;pio_1_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b10&quot;
   end=&quot;0x00000000004201b20&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;15&quot;
   name=&quot;pio_3_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201b00&quot;
   end=&quot;0x00000000004201b10&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;18&quot;
   name=&quot;pio_6_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201af0&quot;
   end=&quot;0x00000000004201b00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;22&quot;
   name=&quot;uart_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a60&quot;
   end=&quot;0x00000000004201a80&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;avalon_pwm_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a40&quot;
   end=&quot;0x00000000004201a60&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;avalon_wb_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201000&quot;
   end=&quot;0x00000000004201400&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;21&quot;
   name=&quot;timer_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201a20&quot;
   end=&quot;0x00000000004201a40&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;avalon_i2s_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201ae0&quot;
   end=&quot;0x00000000004201af0&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_0_data_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_0_data_master_agent} {ID} {2};set_instance_parameter_value {nios2_0_data_master_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {nios2_0_data_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_0_data_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_0_data_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_data_master_agent} {USE_WRITERESPONSE} {0};add_instance {nios2_0_instruction_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {nios2_0_instruction_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {nios2_0_instruction_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {nios2_0_instruction_master_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {nios2_0_instruction_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_instruction_master_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {nios2_0_instruction_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {nios2_0_instruction_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_0_instruction_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;7&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004201900&quot;
   end=&quot;0x00000000004201a00&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;8&quot;
   name=&quot;intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000003000000&quot;
   end=&quot;0x00000000004000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;13&quot;
   name=&quot;onchip_flash_0_data_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004100000&quot;
   end=&quot;0x00000000004200000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;11&quot;
   name=&quot;nios2_0_debug_mem_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000004200800&quot;
   end=&quot;0x00000000004201000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {nios2_0_instruction_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {nios2_0_instruction_master_agent} {ID} {3};set_instance_parameter_value {nios2_0_instruction_master_agent} {BURSTWRAP_VALUE} {3};set_instance_parameter_value {nios2_0_instruction_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {nios2_0_instruction_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {nios2_0_instruction_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_instruction_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_tx_read_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {dma_tx_read_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {dma_tx_read_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {dma_tx_read_master_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {dma_tx_read_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_read_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_read_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_read_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_read_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_tx_read_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_tx_read_master_agent} {ID} {1};set_instance_parameter_value {dma_tx_read_master_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {dma_tx_read_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_tx_read_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_tx_read_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_read_master_agent} {USE_WRITERESPONSE} {0};add_instance {dma_rx_write_master_agent} {altera_merlin_master_agent};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_QOS_H} {95};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_QOS_L} {95};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DATA_SIDEBAND_H} {93};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DATA_SIDEBAND_L} {93};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ADDR_SIDEBAND_H} {92};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ADDR_SIDEBAND_L} {92};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_CACHE_H} {113};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_CACHE_L} {110};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {dma_rx_write_master_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {dma_rx_write_master_agent} {ST_DATA_W} {119};set_instance_parameter_value {dma_rx_write_master_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {dma_rx_write_master_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_write_master_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_write_master_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_write_master_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_write_master_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;10&quot;
   name=&quot;new_sdram_controller_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {dma_rx_write_master_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {dma_rx_write_master_agent} {ID} {0};set_instance_parameter_value {dma_rx_write_master_agent} {BURSTWRAP_VALUE} {511};set_instance_parameter_value {dma_rx_write_master_agent} {CACHE_VALUE} {0};set_instance_parameter_value {dma_rx_write_master_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {dma_rx_write_master_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_write_master_agent} {USE_WRITERESPONSE} {0};add_instance {jtaguart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {ID} {9};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {ID} {7};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent} {ECC_ENABLE} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {ST_DATA_W} {119};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {AVS_BURSTCOUNT_W} {9};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {AV_LINEWRAPBURSTS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {MAX_BYTE_CNT} {256};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {MAX_BURSTWRAP} {255};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {ID} {8};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent} {ECC_ENABLE} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_rx_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_rx_control_port_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {dma_rx_control_port_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {dma_rx_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_rx_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_rx_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_rx_control_port_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {dma_rx_control_port_slave_agent} {ID} {4};set_instance_parameter_value {dma_rx_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {dma_rx_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_rx_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {dma_tx_control_port_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {dma_tx_control_port_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {dma_tx_control_port_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {dma_tx_control_port_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_control_port_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {dma_tx_control_port_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {dma_tx_control_port_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {dma_tx_control_port_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {dma_tx_control_port_slave_agent} {ID} {5};set_instance_parameter_value {dma_tx_control_port_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent} {ECC_ENABLE} {0};add_instance {dma_tx_control_port_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {dma_tx_control_port_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sysid_control_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sysid_control_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {sysid_control_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {sysid_control_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {sysid_control_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sysid_control_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {sysid_control_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {sysid_control_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sysid_control_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {sysid_control_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sysid_control_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sysid_control_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sysid_control_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sysid_control_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sysid_control_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sysid_control_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sysid_control_slave_agent} {ID} {20};set_instance_parameter_value {sysid_control_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sysid_control_slave_agent} {ECC_ENABLE} {0};add_instance {sysid_control_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sysid_control_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_flash_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {onchip_flash_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_flash_0_csr_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {onchip_flash_0_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {onchip_flash_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_flash_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_flash_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_flash_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_flash_0_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {onchip_flash_0_csr_agent} {ID} {12};set_instance_parameter_value {onchip_flash_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_csr_agent} {ECC_ENABLE} {0};add_instance {onchip_flash_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_flash_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {vic_0_csr_access_agent} {altera_merlin_slave_agent};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_H} {31};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DATA_L} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {vic_0_csr_access_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {vic_0_csr_access_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {vic_0_csr_access_agent} {ST_DATA_W} {119};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {vic_0_csr_access_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {vic_0_csr_access_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {vic_0_csr_access_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {vic_0_csr_access_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {vic_0_csr_access_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {vic_0_csr_access_agent} {ID} {23};set_instance_parameter_value {vic_0_csr_access_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {vic_0_csr_access_agent} {ECC_ENABLE} {0};add_instance {vic_0_csr_access_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {vic_0_csr_access_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_flash_0_data_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {onchip_flash_0_data_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_flash_0_data_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {onchip_flash_0_data_agent} {ST_DATA_W} {119};set_instance_parameter_value {onchip_flash_0_data_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {AVS_BURSTCOUNT_W} {6};set_instance_parameter_value {onchip_flash_0_data_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_flash_0_data_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_flash_0_data_agent} {MAX_BYTE_CNT} {32};set_instance_parameter_value {onchip_flash_0_data_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {onchip_flash_0_data_agent} {ID} {13};set_instance_parameter_value {onchip_flash_0_data_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_flash_0_data_agent} {ECC_ENABLE} {0};add_instance {onchip_flash_0_data_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_flash_0_data_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {nios2_0_debug_mem_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {ID} {11};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent} {ECC_ENABLE} {0};add_instance {nios2_0_debug_mem_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {nios2_0_debug_mem_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {fifo_rx_in_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {fifo_rx_in_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {fifo_rx_in_csr_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {fifo_rx_in_csr_agent} {ST_DATA_W} {119};set_instance_parameter_value {fifo_rx_in_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_rx_in_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {fifo_rx_in_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {fifo_rx_in_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {fifo_rx_in_csr_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {fifo_rx_in_csr_agent} {ID} {6};set_instance_parameter_value {fifo_rx_in_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_rx_in_csr_agent} {ECC_ENABLE} {0};add_instance {fifo_rx_in_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {fifo_rx_in_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_0_pll_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {altpll_0_pll_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {altpll_0_pll_slave_agent} {ST_DATA_W} {119};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {altpll_0_pll_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {altpll_0_pll_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {altpll_0_pll_slave_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {altpll_0_pll_slave_agent} {ID} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {altpll_0_pll_slave_agent} {ECC_ENABLE} {0};add_instance {altpll_0_pll_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_0_pll_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {altpll_0_pll_slave_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {altpll_0_pll_slave_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {new_sdram_controller_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURST_SIZE_H} {71};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURST_SIZE_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_LOCK} {49};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BEGIN_BURST} {76};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_PROTECTION_H} {91};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_PROTECTION_L} {89};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURSTWRAP_H} {68};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ADDR_H} {44};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_ADDR_L} {18};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_POSTED} {46};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_TRANS_READ} {48};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DATA_H} {15};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTEEN_H} {17};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_BYTEEN_L} {16};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SRC_ID_H} {82};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SRC_ID_L} {78};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DEST_ID_H} {87};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_DEST_ID_L} {83};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ST_DATA_W} {101};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AVS_BURSTCOUNT_W} {2};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MAX_BYTE_CNT} {2};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ID} {10};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent} {ECC_ENABLE} {0};add_instance {new_sdram_controller_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {102};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {new_sdram_controller_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {18};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {new_sdram_controller_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {sys_clk_timer_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {sys_clk_timer_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {sys_clk_timer_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {sys_clk_timer_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {sys_clk_timer_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {sys_clk_timer_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {sys_clk_timer_s1_agent} {ID} {19};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {sys_clk_timer_s1_agent} {ECC_ENABLE} {0};add_instance {sys_clk_timer_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {sys_clk_timer_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_4_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_4_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {pio_4_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {pio_4_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {pio_4_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {pio_4_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {pio_4_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {pio_4_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {pio_4_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {pio_4_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {pio_4_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {pio_4_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {pio_4_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {pio_4_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {pio_4_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pio_4_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {pio_4_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_4_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pio_4_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {pio_4_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {pio_4_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {pio_4_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_4_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_4_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_4_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_4_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_4_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {pio_4_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {pio_4_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_4_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_4_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {pio_4_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {pio_4_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_4_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_4_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_4_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_4_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_4_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_4_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_4_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {pio_4_s1_agent} {ID} {16};set_instance_parameter_value {pio_4_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_4_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_4_s1_agent} {ECC_ENABLE} {0};add_instance {pio_4_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_4_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_5_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_5_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {pio_5_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {pio_5_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {pio_5_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {pio_5_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {pio_5_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {pio_5_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {pio_5_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {pio_5_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {pio_5_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {pio_5_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {pio_5_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {pio_5_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {pio_5_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pio_5_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {pio_5_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_5_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pio_5_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {pio_5_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {pio_5_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {pio_5_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_5_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_5_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_5_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_5_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_5_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {pio_5_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {pio_5_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_5_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_5_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {pio_5_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {pio_5_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_5_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_5_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_5_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_5_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_5_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_5_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_5_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {pio_5_s1_agent} {ID} {17};set_instance_parameter_value {pio_5_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_5_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_5_s1_agent} {ECC_ENABLE} {0};add_instance {pio_5_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_5_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_1_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_1_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {pio_1_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {pio_1_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {pio_1_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {pio_1_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {pio_1_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {pio_1_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {pio_1_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pio_1_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {pio_1_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {pio_1_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {pio_1_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_1_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_1_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_1_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_1_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {pio_1_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {pio_1_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_1_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_1_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {pio_1_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {pio_1_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_1_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_1_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_1_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_1_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_1_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_1_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_1_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {pio_1_s1_agent} {ID} {14};set_instance_parameter_value {pio_1_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_1_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_1_s1_agent} {ECC_ENABLE} {0};add_instance {pio_1_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_1_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_3_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_3_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {pio_3_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {pio_3_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {pio_3_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {pio_3_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {pio_3_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {pio_3_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {pio_3_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {pio_3_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {pio_3_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {pio_3_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {pio_3_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {pio_3_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {pio_3_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pio_3_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {pio_3_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_3_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pio_3_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {pio_3_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {pio_3_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {pio_3_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_3_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_3_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_3_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_3_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_3_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {pio_3_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {pio_3_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_3_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_3_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {pio_3_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {pio_3_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_3_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_3_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_3_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_3_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_3_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_3_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_3_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {pio_3_s1_agent} {ID} {15};set_instance_parameter_value {pio_3_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_3_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_3_s1_agent} {ECC_ENABLE} {0};add_instance {pio_3_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_3_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {pio_6_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {pio_6_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {pio_6_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {pio_6_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {pio_6_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {pio_6_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {pio_6_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {pio_6_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {pio_6_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {pio_6_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {pio_6_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {pio_6_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {pio_6_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {pio_6_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {pio_6_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {pio_6_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {pio_6_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {pio_6_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {pio_6_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {pio_6_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {pio_6_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {pio_6_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {pio_6_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {pio_6_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {pio_6_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {pio_6_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {pio_6_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {pio_6_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {pio_6_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {pio_6_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {pio_6_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {pio_6_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {pio_6_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {pio_6_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {pio_6_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {pio_6_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {pio_6_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {pio_6_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {pio_6_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {pio_6_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {pio_6_s1_agent} {ID} {18};set_instance_parameter_value {pio_6_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {pio_6_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {pio_6_s1_agent} {ECC_ENABLE} {0};add_instance {pio_6_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {pio_6_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {uart_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {uart_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {uart_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {uart_0_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {uart_0_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {uart_0_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {uart_0_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {uart_0_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {uart_0_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {uart_0_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {uart_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {uart_0_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {uart_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {uart_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {uart_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {uart_0_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {uart_0_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {uart_0_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {uart_0_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {uart_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {uart_0_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {uart_0_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {uart_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {uart_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {uart_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {uart_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {uart_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {uart_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {uart_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {uart_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {uart_0_s1_agent} {ID} {22};set_instance_parameter_value {uart_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {uart_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {uart_0_s1_agent} {ECC_ENABLE} {0};add_instance {uart_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {uart_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avalon_pwm_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avalon_pwm_0_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {avalon_pwm_0_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {avalon_pwm_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_pwm_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avalon_pwm_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avalon_pwm_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avalon_pwm_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avalon_pwm_0_s1_agent} {ID} {2};set_instance_parameter_value {avalon_pwm_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent} {ECC_ENABLE} {0};add_instance {avalon_pwm_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avalon_pwm_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avalon_wb_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avalon_wb_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avalon_wb_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {avalon_wb_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {avalon_wb_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_wb_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_wb_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_wb_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avalon_wb_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {avalon_wb_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avalon_wb_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avalon_wb_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avalon_wb_s1_agent} {ID} {3};set_instance_parameter_value {avalon_wb_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_wb_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_wb_s1_agent} {ECC_ENABLE} {0};add_instance {avalon_wb_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avalon_wb_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {timer_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {timer_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {timer_0_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {timer_0_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {timer_0_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {timer_0_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {timer_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {timer_0_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {timer_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {timer_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {timer_0_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {timer_0_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {timer_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {timer_0_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {timer_0_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {timer_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {timer_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {timer_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {timer_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {timer_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {timer_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {timer_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {timer_0_s1_agent} {ID} {21};set_instance_parameter_value {timer_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {timer_0_s1_agent} {ECC_ENABLE} {0};add_instance {timer_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {timer_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avalon_i2s_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_PROTECTION_H} {109};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_PROTECTION_L} {107};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_ADDR_H} {62};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_TRANS_READ} {66};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_SRC_ID_H} {100};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_SRC_ID_L} {96};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_DEST_ID_H} {105};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_DEST_ID_L} {101};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {avalon_i2s_0_s1_agent} {ST_CHANNEL_W} {24};set_instance_parameter_value {avalon_i2s_0_s1_agent} {ST_DATA_W} {119};set_instance_parameter_value {avalon_i2s_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {avalon_i2s_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {avalon_i2s_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {avalon_i2s_0_s1_agent} {MAX_BURSTWRAP} {511};set_instance_parameter_value {avalon_i2s_0_s1_agent} {ID} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent} {ECC_ENABLE} {0};add_instance {avalon_i2s_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {120};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avalon_i2s_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {avalon_i2s_0_s1_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {avalon_i2s_0_s1_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {10 8 13 11 3 23 7 5 21 2 22 19 6 4 1 18 15 14 17 16 0 12 20 9 };set_instance_parameter_value {router} {CHANNEL_ID} {000000000001000000000000 000000000000000000000100 000000000000000100000000 000000000000001000000000 001000000000000000000000 000000000000000010000000 000000000000000000000010 000000000000000000010000 010000000000000000000000 000100000000000000000000 000010000000000000000000 000000000010000000000000 000000000000010000000000 000000000000000000001000 100000000000000000000000 000001000000000000000000 000000100000000000000000 000000010000000000000000 000000001000000000000000 000000000100000000000000 000000000000100000000000 000000000000000001000000 000000000000000000100000 000000000000000000000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both both both both both both both both both write read read both both both both both read both };set_instance_parameter_value {router} {START_ADDRESS} {0x0 0x3000000 0x4100000 0x4200800 0x4201000 0x4201400 0x4201900 0x4201a00 0x4201a20 0x4201a40 0x4201a60 0x4201a80 0x4201aa0 0x4201ac0 0x4201ae0 0x4201af0 0x4201b00 0x4201b10 0x4201b20 0x4201b30 0x4201b40 0x4201b50 0x4201b58 0x4201b60 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 0x4000000 0x4200000 0x4201000 0x4201400 0x4201800 0x4201a00 0x4201a20 0x4201a40 0x4201a60 0x4201a80 0x4201aa0 0x4201ac0 0x4201ae0 0x4201af0 0x4201b00 0x4201b10 0x4201b20 0x4201b30 0x4201b40 0x4201b50 0x4201b58 0x4201b60 0x4201b68 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {62};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router} {PKT_TRANS_READ} {66};set_instance_parameter_value {router} {ST_DATA_W} {119};set_instance_parameter_value {router} {ST_CHANNEL_W} {24};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {12};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {10};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {10 8 13 11 7 };set_instance_parameter_value {router_001} {CHANNEL_ID} {10000 00010 00100 01000 00001 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x0 0x3000000 0x4100000 0x4200800 0x4201900 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000 0x4000000 0x4200000 0x4201000 0x4201a00 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {62};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_001} {ST_DATA_W} {119};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {4};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {10};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {10 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {62};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_002} {ST_DATA_W} {119};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_002} {DECODER_TYPE} {0};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {10};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {10 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x2000000 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {62};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_003} {ST_DATA_W} {119};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_003} {DECODER_TYPE} {0};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {10};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {2 };set_instance_parameter_value {router_004} {CHANNEL_ID} {1 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {62};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_004} {ST_DATA_W} {119};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {62};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_005} {ST_DATA_W} {119};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {62};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_006} {ST_DATA_W} {119};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {2 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {62};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_007} {ST_DATA_W} {119};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {router_008} {altera_merlin_router};set_instance_parameter_value {router_008} {DESTINATION_ID} {2 };set_instance_parameter_value {router_008} {CHANNEL_ID} {1 };set_instance_parameter_value {router_008} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_008} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_008} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_008} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_008} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_008} {SPAN_OFFSET} {};set_instance_parameter_value {router_008} {PKT_ADDR_H} {62};set_instance_parameter_value {router_008} {PKT_ADDR_L} {36};set_instance_parameter_value {router_008} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_008} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_008} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_008} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_008} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_008} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_008} {ST_DATA_W} {119};set_instance_parameter_value {router_008} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_008} {DECODER_TYPE} {1};set_instance_parameter_value {router_008} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_008} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_008} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_008} {MEMORY_ALIASING_DECODE} {0};add_instance {router_009} {altera_merlin_router};set_instance_parameter_value {router_009} {DESTINATION_ID} {2 };set_instance_parameter_value {router_009} {CHANNEL_ID} {1 };set_instance_parameter_value {router_009} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_009} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_009} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_009} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_009} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_009} {SPAN_OFFSET} {};set_instance_parameter_value {router_009} {PKT_ADDR_H} {62};set_instance_parameter_value {router_009} {PKT_ADDR_L} {36};set_instance_parameter_value {router_009} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_009} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_009} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_009} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_009} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_009} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_009} {ST_DATA_W} {119};set_instance_parameter_value {router_009} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_009} {DECODER_TYPE} {1};set_instance_parameter_value {router_009} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_009} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_009} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_009} {MEMORY_ALIASING_DECODE} {0};add_instance {router_010} {altera_merlin_router};set_instance_parameter_value {router_010} {DESTINATION_ID} {2 };set_instance_parameter_value {router_010} {CHANNEL_ID} {1 };set_instance_parameter_value {router_010} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_010} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_010} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_010} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_010} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_010} {SPAN_OFFSET} {};set_instance_parameter_value {router_010} {PKT_ADDR_H} {62};set_instance_parameter_value {router_010} {PKT_ADDR_L} {36};set_instance_parameter_value {router_010} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_010} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_010} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_010} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_010} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_010} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_010} {ST_DATA_W} {119};set_instance_parameter_value {router_010} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_010} {DECODER_TYPE} {1};set_instance_parameter_value {router_010} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_010} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_010} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_010} {MEMORY_ALIASING_DECODE} {0};add_instance {router_011} {altera_merlin_router};set_instance_parameter_value {router_011} {DESTINATION_ID} {2 };set_instance_parameter_value {router_011} {CHANNEL_ID} {1 };set_instance_parameter_value {router_011} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_011} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_011} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_011} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_011} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_011} {SPAN_OFFSET} {};set_instance_parameter_value {router_011} {PKT_ADDR_H} {62};set_instance_parameter_value {router_011} {PKT_ADDR_L} {36};set_instance_parameter_value {router_011} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_011} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_011} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_011} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_011} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_011} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_011} {ST_DATA_W} {119};set_instance_parameter_value {router_011} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_011} {DECODER_TYPE} {1};set_instance_parameter_value {router_011} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_011} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_011} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_011} {MEMORY_ALIASING_DECODE} {0};add_instance {router_012} {altera_merlin_router};set_instance_parameter_value {router_012} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_012} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_012} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_012} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_012} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_012} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_012} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_012} {SPAN_OFFSET} {};set_instance_parameter_value {router_012} {PKT_ADDR_H} {62};set_instance_parameter_value {router_012} {PKT_ADDR_L} {36};set_instance_parameter_value {router_012} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_012} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_012} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_012} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_012} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_012} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_012} {ST_DATA_W} {119};set_instance_parameter_value {router_012} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_012} {DECODER_TYPE} {1};set_instance_parameter_value {router_012} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_012} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_012} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_012} {MEMORY_ALIASING_DECODE} {0};add_instance {router_013} {altera_merlin_router};set_instance_parameter_value {router_013} {DESTINATION_ID} {2 3 };set_instance_parameter_value {router_013} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_013} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_013} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_013} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_013} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_013} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_013} {SPAN_OFFSET} {};set_instance_parameter_value {router_013} {PKT_ADDR_H} {62};set_instance_parameter_value {router_013} {PKT_ADDR_L} {36};set_instance_parameter_value {router_013} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_013} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_013} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_013} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_013} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_013} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_013} {ST_DATA_W} {119};set_instance_parameter_value {router_013} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_013} {DECODER_TYPE} {1};set_instance_parameter_value {router_013} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_013} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_013} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_013} {MEMORY_ALIASING_DECODE} {0};add_instance {router_014} {altera_merlin_router};set_instance_parameter_value {router_014} {DESTINATION_ID} {2 };set_instance_parameter_value {router_014} {CHANNEL_ID} {1 };set_instance_parameter_value {router_014} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_014} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_014} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_014} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_014} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_014} {SPAN_OFFSET} {};set_instance_parameter_value {router_014} {PKT_ADDR_H} {62};set_instance_parameter_value {router_014} {PKT_ADDR_L} {36};set_instance_parameter_value {router_014} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_014} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_014} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_014} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_014} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_014} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_014} {ST_DATA_W} {119};set_instance_parameter_value {router_014} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_014} {DECODER_TYPE} {1};set_instance_parameter_value {router_014} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_014} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_014} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_014} {MEMORY_ALIASING_DECODE} {0};add_instance {router_015} {altera_merlin_router};set_instance_parameter_value {router_015} {DESTINATION_ID} {2 };set_instance_parameter_value {router_015} {CHANNEL_ID} {1 };set_instance_parameter_value {router_015} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_015} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_015} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_015} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_015} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_015} {SPAN_OFFSET} {};set_instance_parameter_value {router_015} {PKT_ADDR_H} {62};set_instance_parameter_value {router_015} {PKT_ADDR_L} {36};set_instance_parameter_value {router_015} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_015} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_015} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_015} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_015} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_015} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_015} {ST_DATA_W} {119};set_instance_parameter_value {router_015} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_015} {DECODER_TYPE} {1};set_instance_parameter_value {router_015} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_015} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_015} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_015} {MEMORY_ALIASING_DECODE} {0};add_instance {router_016} {altera_merlin_router};set_instance_parameter_value {router_016} {DESTINATION_ID} {2 3 1 0 };set_instance_parameter_value {router_016} {CHANNEL_ID} {0001 0010 0100 1000 };set_instance_parameter_value {router_016} {TYPE_OF_TRANSACTION} {both read read write };set_instance_parameter_value {router_016} {START_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_016} {END_ADDRESS} {0x0 0x0 0x0 0x0 };set_instance_parameter_value {router_016} {NON_SECURED_TAG} {1 1 1 1 };set_instance_parameter_value {router_016} {SECURED_RANGE_PAIRS} {0 0 0 0 };set_instance_parameter_value {router_016} {SECURED_RANGE_LIST} {0 0 0 0 };set_instance_parameter_value {router_016} {SPAN_OFFSET} {};set_instance_parameter_value {router_016} {PKT_ADDR_H} {44};set_instance_parameter_value {router_016} {PKT_ADDR_L} {18};set_instance_parameter_value {router_016} {PKT_PROTECTION_H} {91};set_instance_parameter_value {router_016} {PKT_PROTECTION_L} {89};set_instance_parameter_value {router_016} {PKT_DEST_ID_H} {87};set_instance_parameter_value {router_016} {PKT_DEST_ID_L} {83};set_instance_parameter_value {router_016} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {router_016} {PKT_TRANS_READ} {48};set_instance_parameter_value {router_016} {ST_DATA_W} {101};set_instance_parameter_value {router_016} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_016} {DECODER_TYPE} {1};set_instance_parameter_value {router_016} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_016} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_016} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {router_016} {MEMORY_ALIASING_DECODE} {0};add_instance {router_017} {altera_merlin_router};set_instance_parameter_value {router_017} {DESTINATION_ID} {2 };set_instance_parameter_value {router_017} {CHANNEL_ID} {1 };set_instance_parameter_value {router_017} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_017} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_017} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_017} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_017} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_017} {SPAN_OFFSET} {};set_instance_parameter_value {router_017} {PKT_ADDR_H} {62};set_instance_parameter_value {router_017} {PKT_ADDR_L} {36};set_instance_parameter_value {router_017} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_017} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_017} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_017} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_017} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_017} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_017} {ST_DATA_W} {119};set_instance_parameter_value {router_017} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_017} {DECODER_TYPE} {1};set_instance_parameter_value {router_017} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_017} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_017} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_017} {MEMORY_ALIASING_DECODE} {0};add_instance {router_018} {altera_merlin_router};set_instance_parameter_value {router_018} {DESTINATION_ID} {2 };set_instance_parameter_value {router_018} {CHANNEL_ID} {1 };set_instance_parameter_value {router_018} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_018} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_018} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_018} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_018} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_018} {SPAN_OFFSET} {};set_instance_parameter_value {router_018} {PKT_ADDR_H} {62};set_instance_parameter_value {router_018} {PKT_ADDR_L} {36};set_instance_parameter_value {router_018} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_018} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_018} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_018} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_018} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_018} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_018} {ST_DATA_W} {119};set_instance_parameter_value {router_018} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_018} {DECODER_TYPE} {1};set_instance_parameter_value {router_018} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_018} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_018} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_018} {MEMORY_ALIASING_DECODE} {0};add_instance {router_019} {altera_merlin_router};set_instance_parameter_value {router_019} {DESTINATION_ID} {2 };set_instance_parameter_value {router_019} {CHANNEL_ID} {1 };set_instance_parameter_value {router_019} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_019} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_019} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_019} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_019} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_019} {SPAN_OFFSET} {};set_instance_parameter_value {router_019} {PKT_ADDR_H} {62};set_instance_parameter_value {router_019} {PKT_ADDR_L} {36};set_instance_parameter_value {router_019} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_019} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_019} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_019} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_019} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_019} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_019} {ST_DATA_W} {119};set_instance_parameter_value {router_019} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_019} {DECODER_TYPE} {1};set_instance_parameter_value {router_019} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_019} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_019} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_019} {MEMORY_ALIASING_DECODE} {0};add_instance {router_020} {altera_merlin_router};set_instance_parameter_value {router_020} {DESTINATION_ID} {2 };set_instance_parameter_value {router_020} {CHANNEL_ID} {1 };set_instance_parameter_value {router_020} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_020} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_020} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_020} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_020} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_020} {SPAN_OFFSET} {};set_instance_parameter_value {router_020} {PKT_ADDR_H} {62};set_instance_parameter_value {router_020} {PKT_ADDR_L} {36};set_instance_parameter_value {router_020} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_020} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_020} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_020} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_020} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_020} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_020} {ST_DATA_W} {119};set_instance_parameter_value {router_020} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_020} {DECODER_TYPE} {1};set_instance_parameter_value {router_020} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_020} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_020} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_020} {MEMORY_ALIASING_DECODE} {0};add_instance {router_021} {altera_merlin_router};set_instance_parameter_value {router_021} {DESTINATION_ID} {2 };set_instance_parameter_value {router_021} {CHANNEL_ID} {1 };set_instance_parameter_value {router_021} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_021} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_021} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_021} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_021} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_021} {SPAN_OFFSET} {};set_instance_parameter_value {router_021} {PKT_ADDR_H} {62};set_instance_parameter_value {router_021} {PKT_ADDR_L} {36};set_instance_parameter_value {router_021} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_021} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_021} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_021} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_021} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_021} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_021} {ST_DATA_W} {119};set_instance_parameter_value {router_021} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_021} {DECODER_TYPE} {1};set_instance_parameter_value {router_021} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_021} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_021} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_021} {MEMORY_ALIASING_DECODE} {0};add_instance {router_022} {altera_merlin_router};set_instance_parameter_value {router_022} {DESTINATION_ID} {2 };set_instance_parameter_value {router_022} {CHANNEL_ID} {1 };set_instance_parameter_value {router_022} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_022} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_022} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_022} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_022} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_022} {SPAN_OFFSET} {};set_instance_parameter_value {router_022} {PKT_ADDR_H} {62};set_instance_parameter_value {router_022} {PKT_ADDR_L} {36};set_instance_parameter_value {router_022} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_022} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_022} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_022} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_022} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_022} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_022} {ST_DATA_W} {119};set_instance_parameter_value {router_022} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_022} {DECODER_TYPE} {1};set_instance_parameter_value {router_022} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_022} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_022} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_022} {MEMORY_ALIASING_DECODE} {0};add_instance {router_023} {altera_merlin_router};set_instance_parameter_value {router_023} {DESTINATION_ID} {2 };set_instance_parameter_value {router_023} {CHANNEL_ID} {1 };set_instance_parameter_value {router_023} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_023} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_023} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_023} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_023} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_023} {SPAN_OFFSET} {};set_instance_parameter_value {router_023} {PKT_ADDR_H} {62};set_instance_parameter_value {router_023} {PKT_ADDR_L} {36};set_instance_parameter_value {router_023} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_023} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_023} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_023} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_023} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_023} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_023} {ST_DATA_W} {119};set_instance_parameter_value {router_023} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_023} {DECODER_TYPE} {1};set_instance_parameter_value {router_023} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_023} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_023} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_023} {MEMORY_ALIASING_DECODE} {0};add_instance {router_024} {altera_merlin_router};set_instance_parameter_value {router_024} {DESTINATION_ID} {2 };set_instance_parameter_value {router_024} {CHANNEL_ID} {1 };set_instance_parameter_value {router_024} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_024} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_024} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_024} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_024} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_024} {SPAN_OFFSET} {};set_instance_parameter_value {router_024} {PKT_ADDR_H} {62};set_instance_parameter_value {router_024} {PKT_ADDR_L} {36};set_instance_parameter_value {router_024} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_024} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_024} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_024} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_024} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_024} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_024} {ST_DATA_W} {119};set_instance_parameter_value {router_024} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_024} {DECODER_TYPE} {1};set_instance_parameter_value {router_024} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_024} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_024} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_024} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_024} {MEMORY_ALIASING_DECODE} {0};add_instance {router_025} {altera_merlin_router};set_instance_parameter_value {router_025} {DESTINATION_ID} {2 };set_instance_parameter_value {router_025} {CHANNEL_ID} {1 };set_instance_parameter_value {router_025} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_025} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_025} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_025} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_025} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_025} {SPAN_OFFSET} {};set_instance_parameter_value {router_025} {PKT_ADDR_H} {62};set_instance_parameter_value {router_025} {PKT_ADDR_L} {36};set_instance_parameter_value {router_025} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_025} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_025} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_025} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_025} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_025} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_025} {ST_DATA_W} {119};set_instance_parameter_value {router_025} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_025} {DECODER_TYPE} {1};set_instance_parameter_value {router_025} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_025} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_025} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_025} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_025} {MEMORY_ALIASING_DECODE} {0};add_instance {router_026} {altera_merlin_router};set_instance_parameter_value {router_026} {DESTINATION_ID} {2 };set_instance_parameter_value {router_026} {CHANNEL_ID} {1 };set_instance_parameter_value {router_026} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_026} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_026} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_026} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_026} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_026} {SPAN_OFFSET} {};set_instance_parameter_value {router_026} {PKT_ADDR_H} {62};set_instance_parameter_value {router_026} {PKT_ADDR_L} {36};set_instance_parameter_value {router_026} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_026} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_026} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_026} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_026} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_026} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_026} {ST_DATA_W} {119};set_instance_parameter_value {router_026} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_026} {DECODER_TYPE} {1};set_instance_parameter_value {router_026} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_026} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_026} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_026} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_026} {MEMORY_ALIASING_DECODE} {0};add_instance {router_027} {altera_merlin_router};set_instance_parameter_value {router_027} {DESTINATION_ID} {2 };set_instance_parameter_value {router_027} {CHANNEL_ID} {1 };set_instance_parameter_value {router_027} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_027} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_027} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_027} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_027} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_027} {SPAN_OFFSET} {};set_instance_parameter_value {router_027} {PKT_ADDR_H} {62};set_instance_parameter_value {router_027} {PKT_ADDR_L} {36};set_instance_parameter_value {router_027} {PKT_PROTECTION_H} {109};set_instance_parameter_value {router_027} {PKT_PROTECTION_L} {107};set_instance_parameter_value {router_027} {PKT_DEST_ID_H} {105};set_instance_parameter_value {router_027} {PKT_DEST_ID_L} {101};set_instance_parameter_value {router_027} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {router_027} {PKT_TRANS_READ} {66};set_instance_parameter_value {router_027} {ST_DATA_W} {119};set_instance_parameter_value {router_027} {ST_CHANNEL_W} {24};set_instance_parameter_value {router_027} {DECODER_TYPE} {1};set_instance_parameter_value {router_027} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_027} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_027} {DEFAULT_DESTID} {2};set_instance_parameter_value {router_027} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_027} {MEMORY_ALIASING_DECODE} {0};add_instance {nios2_0_data_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_DEST_ID_H} {105};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {nios2_0_data_master_limiter} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {nios2_0_data_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_0_data_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {nios2_0_data_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_0_data_master_limiter} {ST_DATA_W} {119};set_instance_parameter_value {nios2_0_data_master_limiter} {ST_CHANNEL_W} {24};set_instance_parameter_value {nios2_0_data_master_limiter} {VALID_WIDTH} {24};set_instance_parameter_value {nios2_0_data_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_0_data_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_0_data_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_0_data_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_0_data_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_0_data_master_limiter} {REORDER} {0};add_instance {nios2_0_instruction_master_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_DEST_ID_H} {105};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_DEST_ID_L} {101};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_SRC_ID_H} {100};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_SRC_ID_L} {96};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_TRANS_POSTED} {64};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_THREAD_ID_H} {106};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PKT_THREAD_ID_L} {106};set_instance_parameter_value {nios2_0_instruction_master_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {nios2_0_instruction_master_limiter} {MAX_OUTSTANDING_RESPONSES} {9};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PIPELINED} {0};set_instance_parameter_value {nios2_0_instruction_master_limiter} {ST_DATA_W} {119};set_instance_parameter_value {nios2_0_instruction_master_limiter} {ST_CHANNEL_W} {24};set_instance_parameter_value {nios2_0_instruction_master_limiter} {VALID_WIDTH} {24};set_instance_parameter_value {nios2_0_instruction_master_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {nios2_0_instruction_master_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {nios2_0_instruction_master_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {nios2_0_instruction_master_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {nios2_0_instruction_master_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {nios2_0_instruction_master_limiter} {REORDER} {0};add_instance {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_ADDR_H} {62};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BEGIN_BURST} {94};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BYTE_CNT_H} {77};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BYTE_CNT_L} {69};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURST_SIZE_H} {89};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURST_SIZE_L} {87};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURST_TYPE_H} {91};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURST_TYPE_L} {90};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURSTWRAP_H} {86};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_BURSTWRAP_L} {78};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_TRANS_WRITE} {65};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PKT_TRANS_READ} {66};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {ST_DATA_W} {119};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {ST_CHANNEL_W} {24};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {OUT_BYTE_CNT_H} {77};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {OUT_BURSTWRAP_H} {85};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {new_sdram_controller_0_s1_burst_adapter} {altera_merlin_burst_adapter};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_ADDR_H} {44};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_ADDR_L} {18};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BEGIN_BURST} {76};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_H} {59};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BYTE_CNT_L} {51};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BYTEEN_H} {17};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BYTEEN_L} {16};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_H} {71};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURST_SIZE_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_H} {73};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURST_TYPE_L} {72};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_H} {68};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_BURSTWRAP_L} {60};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_TRANS_WRITE} {47};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PKT_TRANS_READ} {48};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {OUT_NARROW_SIZE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {IN_NARROW_SIZE} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {OUT_FIXED} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {OUT_COMPLETE_WRAP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {ST_DATA_W} {101};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {ST_CHANNEL_W} {24};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {OUT_BYTE_CNT_H} {52};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {OUT_BURSTWRAP_H} {68};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {COMPRESSED_READ_SUPPORT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {BYTEENABLE_SYNTHESIS} {1};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {PIPE_INPUTS} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {NO_WRAP_SUPPORT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {INCOMPLETE_WRAP_SUPPORT} {0};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_MASK} {3};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {BURSTWRAP_CONST_VALUE} {3};set_instance_parameter_value {new_sdram_controller_0_s1_burst_adapter} {ADAPTER_VERSION} {13.1};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {24};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {24};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {5};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {24};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_002} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux_002} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_demux_002} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_003} {ST_DATA_W} {119};set_instance_parameter_value {cmd_demux_003} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {cmd_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {cmd_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_006} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_006} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_006} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_006} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_006} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_006} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_006} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_006} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_007} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_007} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_007} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_007} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_007} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_007} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_007} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_007} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_008} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_008} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_008} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_008} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_008} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_008} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_008} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_008} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_009} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_009} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_009} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_009} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_009} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_009} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_009} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_009} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_010} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_010} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_010} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_010} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_010} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_010} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_010} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_010} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_011} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_011} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_011} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_011} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_011} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_011} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_011} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_011} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_012} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_012} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_012} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_012} {NUM_INPUTS} {4};set_instance_parameter_value {cmd_mux_012} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_012} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_012} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_012} {ARBITRATION_SHARES} {1 1 1 1 };set_instance_parameter_value {cmd_mux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_013} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_013} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_013} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_013} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_013} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_013} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_013} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_013} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_014} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_014} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_014} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_014} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_014} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_014} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_014} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_014} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_015} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_015} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_015} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_015} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_015} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_015} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_015} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_015} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_016} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_016} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_016} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_016} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_016} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_016} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_016} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_016} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_017} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_017} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_017} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_017} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_017} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_017} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_017} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_017} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_018} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_018} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_018} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_018} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_018} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_018} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_018} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_018} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_019} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_019} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_019} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_019} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_019} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_019} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_019} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_019} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_020} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_020} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_020} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_020} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_020} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_020} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_020} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_020} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_021} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_021} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_021} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_021} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_021} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_021} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_021} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_021} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_022} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_022} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_022} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_022} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_022} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_022} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_022} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_022} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_023} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_023} {ST_DATA_W} {119};set_instance_parameter_value {cmd_mux_023} {ST_CHANNEL_W} {24};set_instance_parameter_value {cmd_mux_023} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_023} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_023} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_023} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_023} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_006} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_006} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_006} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_006} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_006} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_007} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_007} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_007} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_007} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_007} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_008} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_008} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_008} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_008} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_008} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_008} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_009} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_009} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_009} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_009} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_009} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_009} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_010} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_010} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_010} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_010} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_010} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_010} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_011} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_011} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_011} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_011} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_011} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_011} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_012} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_012} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_012} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_012} {NUM_OUTPUTS} {4};set_instance_parameter_value {rsp_demux_012} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_012} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_013} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_013} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_013} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_013} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_013} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_013} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_014} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_014} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_014} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_014} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_014} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_014} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_015} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_015} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_015} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_015} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_015} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_015} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_016} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_016} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_016} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_016} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_016} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_016} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_017} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_017} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_017} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_017} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_017} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_017} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_018} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_018} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_018} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_018} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_018} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_018} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_019} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_019} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_019} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_019} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_019} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_019} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_020} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_020} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_020} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_020} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_020} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_020} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_021} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_021} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_021} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_021} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_021} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_021} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_022} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_022} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_022} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_022} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_022} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_022} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_023} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_023} {ST_DATA_W} {119};set_instance_parameter_value {rsp_demux_023} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_demux_023} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_023} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_023} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {24};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {5};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_002} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux_002} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_mux_002} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_002} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_002} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_002} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_003} {ST_DATA_W} {119};set_instance_parameter_value {rsp_mux_003} {ST_CHANNEL_W} {24};set_instance_parameter_value {rsp_mux_003} {NUM_INPUTS} {1};set_instance_parameter_value {rsp_mux_003} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_003} {PKT_TRANS_LOCK} {67};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_003} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {rsp_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};add_instance {new_sdram_controller_0_s1_rsp_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_H} {44};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ADDR_L} {18};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_H} {15};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_H} {17};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTEEN_L} {16};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_WRITE} {47};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_H} {68};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURSTWRAP_L} {60};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_H} {71};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_SIZE_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_H} {73};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_BURST_TYPE_L} {72};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_ST_DATA_W} {101};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_H} {62};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ADDR_L} {36};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_H} {31};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_H} {35};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTEEN_L} {32};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_ST_DATA_W} {119};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {ST_CHANNEL_W} {24};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OPTIMIZE_FOR_RSP} {1};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {RESPONSE_PATH} {1};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {PACKING} {1};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {new_sdram_controller_0_s1_rsp_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {new_sdram_controller_0_s1_cmd_width_adapter} {altera_merlin_width_adapter};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_H} {62};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ADDR_L} {36};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_H} {31};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_H} {35};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTEEN_L} {32};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_H} {77};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BYTE_CNT_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_COMPRESSED_READ} {63};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_WRITE} {65};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_H} {86};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURSTWRAP_L} {78};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_H} {89};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_SIZE_L} {87};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_H} {115};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_RESPONSE_STATUS_L} {114};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_TRANS_EXCLUSIVE} {68};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_H} {91};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_BURST_TYPE_L} {90};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_L} {116};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_PKT_ORI_BURST_SIZE_H} {118};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_ST_DATA_W} {119};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_H} {44};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ADDR_L} {18};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_H} {15};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_DATA_L} {0};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_H} {17};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTEEN_L} {16};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_H} {59};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BYTE_CNT_L} {51};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_COMPRESSED_READ} {45};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_H} {71};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_SIZE_L} {69};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_H} {97};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_RESPONSE_STATUS_L} {96};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_TRANS_EXCLUSIVE} {50};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_H} {73};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_BURST_TYPE_L} {72};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_L} {98};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_PKT_ORI_BURST_SIZE_H} {100};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_ST_DATA_W} {101};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {ST_CHANNEL_W} {24};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OPTIMIZE_FOR_RSP} {0};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {RESPONSE_PATH} {0};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {CONSTANT_BURST_SIZE} {1};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {PACKING} {1};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {IN_MERLIN_PACKET_FORMAT} {ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {OUT_MERLIN_PACKET_FORMAT} {ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {COMMAND_SIZE_W} {3};set_instance_parameter_value {new_sdram_controller_0_s1_cmd_width_adapter} {ENABLE_ADDRESS_ALIGNMENT} {0};add_instance {crosser} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser} {DATA_WIDTH} {119};set_instance_parameter_value {crosser} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser} {USE_PACKETS} {1};set_instance_parameter_value {crosser} {USE_CHANNEL} {1};set_instance_parameter_value {crosser} {CHANNEL_WIDTH} {24};set_instance_parameter_value {crosser} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser} {USE_ERROR} {0};set_instance_parameter_value {crosser} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_001} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_001} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_001} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_001} {USE_PACKETS} {1};set_instance_parameter_value {crosser_001} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_001} {CHANNEL_WIDTH} {24};set_instance_parameter_value {crosser_001} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_001} {USE_ERROR} {0};set_instance_parameter_value {crosser_001} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_001} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_001} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_002} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_002} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_002} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_002} {USE_PACKETS} {1};set_instance_parameter_value {crosser_002} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_002} {CHANNEL_WIDTH} {24};set_instance_parameter_value {crosser_002} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_002} {USE_ERROR} {0};set_instance_parameter_value {crosser_002} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_002} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_002} {USE_OUTPUT_PIPELINE} {0};add_instance {crosser_003} {altera_avalon_st_handshake_clock_crosser};set_instance_parameter_value {crosser_003} {DATA_WIDTH} {119};set_instance_parameter_value {crosser_003} {BITS_PER_SYMBOL} {119};set_instance_parameter_value {crosser_003} {USE_PACKETS} {1};set_instance_parameter_value {crosser_003} {USE_CHANNEL} {1};set_instance_parameter_value {crosser_003} {CHANNEL_WIDTH} {24};set_instance_parameter_value {crosser_003} {MAX_CHANNEL} {0};set_instance_parameter_value {crosser_003} {USE_ERROR} {0};set_instance_parameter_value {crosser_003} {ERROR_WIDTH} {1};set_instance_parameter_value {crosser_003} {VALID_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {READY_SYNC_DEPTH} {2};set_instance_parameter_value {crosser_003} {USE_OUTPUT_PIPELINE} {0};add_instance {nios2_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {nios2_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {nios2_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {nios2_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {nios2_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_inclk_interface_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {altpll_0_inclk_interface_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {intel_generic_serial_flash_interface_top_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {intel_generic_serial_flash_interface_top_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {avalon_i2s_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {avalon_i2s_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clk_0_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clk_0_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {48000000};set_instance_parameter_value {clk_0_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_instance {clock_bridge_0_out_clk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {EXPLICIT_CLOCK_RATE} {0};set_instance_parameter_value {clock_bridge_0_out_clk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {nios2_0_data_master_translator.avalon_universal_master_0} {nios2_0_data_master_agent.av} {avalon};set_connection_parameter_value {nios2_0_data_master_translator.avalon_universal_master_0/nios2_0_data_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_0_data_master_translator.avalon_universal_master_0/nios2_0_data_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_0_data_master_translator.avalon_universal_master_0/nios2_0_data_master_agent.av} {defaultConnection} {false};add_connection {nios2_0_instruction_master_translator.avalon_universal_master_0} {nios2_0_instruction_master_agent.av} {avalon};set_connection_parameter_value {nios2_0_instruction_master_translator.avalon_universal_master_0/nios2_0_instruction_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {nios2_0_instruction_master_translator.avalon_universal_master_0/nios2_0_instruction_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {nios2_0_instruction_master_translator.avalon_universal_master_0/nios2_0_instruction_master_agent.av} {defaultConnection} {false};add_connection {dma_tx_read_master_translator.avalon_universal_master_0} {dma_tx_read_master_agent.av} {avalon};set_connection_parameter_value {dma_tx_read_master_translator.avalon_universal_master_0/dma_tx_read_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_read_master_translator.avalon_universal_master_0/dma_tx_read_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_read_master_translator.avalon_universal_master_0/dma_tx_read_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_002.src} {dma_tx_read_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_002.src/dma_tx_read_master_agent.rp} {qsys_mm.response};add_connection {dma_rx_write_master_translator.avalon_universal_master_0} {dma_rx_write_master_agent.av} {avalon};set_connection_parameter_value {dma_rx_write_master_translator.avalon_universal_master_0/dma_rx_write_master_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_write_master_translator.avalon_universal_master_0/dma_rx_write_master_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_write_master_translator.avalon_universal_master_0/dma_rx_write_master_agent.av} {defaultConnection} {false};add_connection {rsp_mux_003.src} {dma_rx_write_master_agent.rp} {avalon_streaming};preview_set_connection_tag {rsp_mux_003.src/dma_rx_write_master_agent.rp} {qsys_mm.response};add_connection {jtaguart_0_avalon_jtag_slave_agent.m0} {jtaguart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtaguart_0_avalon_jtag_slave_agent.m0/jtaguart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtaguart_0_avalon_jtag_slave_agent.m0/jtaguart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtaguart_0_avalon_jtag_slave_agent.m0/jtaguart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtaguart_0_avalon_jtag_slave_agent.rf_source} {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtaguart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtaguart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtaguart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtaguart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtaguart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {intel_generic_serial_flash_interface_top_0_avl_csr_agent.m0} {intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent.m0/intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent.m0/intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_csr_agent.m0/intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rf_source} {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo.out} {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rf_sink} {avalon_streaming};add_connection {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rdata_fifo_src} {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {intel_generic_serial_flash_interface_top_0_avl_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/intel_generic_serial_flash_interface_top_0_avl_csr_agent.cp} {qsys_mm.command};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_agent.m0} {intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent.m0/intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent.m0/intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_generic_serial_flash_interface_top_0_avl_mem_agent.m0/intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rf_source} {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo.out} {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rf_sink} {avalon_streaming};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rdata_fifo_src} {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rdata_fifo_sink} {avalon_streaming};add_connection {dma_rx_control_port_slave_agent.m0} {dma_rx_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rx_control_port_slave_agent.m0/dma_rx_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_control_port_slave_agent.m0/dma_rx_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_control_port_slave_agent.m0/dma_rx_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_rx_control_port_slave_agent.rf_source} {dma_rx_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_rx_control_port_slave_agent_rsp_fifo.out} {dma_rx_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_rx_control_port_slave_agent.rdata_fifo_src} {dma_rx_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {dma_rx_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/dma_rx_control_port_slave_agent.cp} {qsys_mm.command};add_connection {dma_tx_control_port_slave_agent.m0} {dma_tx_control_port_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_tx_control_port_slave_agent.m0/dma_tx_control_port_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_control_port_slave_agent.m0/dma_tx_control_port_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_control_port_slave_agent.m0/dma_tx_control_port_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_tx_control_port_slave_agent.rf_source} {dma_tx_control_port_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {dma_tx_control_port_slave_agent_rsp_fifo.out} {dma_tx_control_port_slave_agent.rf_sink} {avalon_streaming};add_connection {dma_tx_control_port_slave_agent.rdata_fifo_src} {dma_tx_control_port_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {dma_tx_control_port_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/dma_tx_control_port_slave_agent.cp} {qsys_mm.command};add_connection {sysid_control_slave_agent.m0} {sysid_control_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sysid_control_slave_agent.m0/sysid_control_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sysid_control_slave_agent.rf_source} {sysid_control_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {sysid_control_slave_agent_rsp_fifo.out} {sysid_control_slave_agent.rf_sink} {avalon_streaming};add_connection {sysid_control_slave_agent.rdata_fifo_src} {sysid_control_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {sysid_control_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/sysid_control_slave_agent.cp} {qsys_mm.command};add_connection {onchip_flash_0_csr_agent.m0} {onchip_flash_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_flash_0_csr_agent.m0/onchip_flash_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_flash_0_csr_agent.rf_source} {onchip_flash_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_flash_0_csr_agent_rsp_fifo.out} {onchip_flash_0_csr_agent.rf_sink} {avalon_streaming};add_connection {onchip_flash_0_csr_agent.rdata_fifo_src} {onchip_flash_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_006.src} {onchip_flash_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_006.src/onchip_flash_0_csr_agent.cp} {qsys_mm.command};add_connection {vic_0_csr_access_agent.m0} {vic_0_csr_access_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {vic_0_csr_access_agent.m0/vic_0_csr_access_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {vic_0_csr_access_agent.rf_source} {vic_0_csr_access_agent_rsp_fifo.in} {avalon_streaming};add_connection {vic_0_csr_access_agent_rsp_fifo.out} {vic_0_csr_access_agent.rf_sink} {avalon_streaming};add_connection {vic_0_csr_access_agent.rdata_fifo_src} {vic_0_csr_access_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_007.src} {vic_0_csr_access_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_007.src/vic_0_csr_access_agent.cp} {qsys_mm.command};add_connection {onchip_flash_0_data_agent.m0} {onchip_flash_0_data_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_flash_0_data_agent.m0/onchip_flash_0_data_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_flash_0_data_agent.rf_source} {onchip_flash_0_data_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_flash_0_data_agent_rsp_fifo.out} {onchip_flash_0_data_agent.rf_sink} {avalon_streaming};add_connection {onchip_flash_0_data_agent.rdata_fifo_src} {onchip_flash_0_data_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_008.src} {onchip_flash_0_data_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_008.src/onchip_flash_0_data_agent.cp} {qsys_mm.command};add_connection {nios2_0_debug_mem_slave_agent.m0} {nios2_0_debug_mem_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {nios2_0_debug_mem_slave_agent.m0/nios2_0_debug_mem_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {nios2_0_debug_mem_slave_agent.m0/nios2_0_debug_mem_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {nios2_0_debug_mem_slave_agent.m0/nios2_0_debug_mem_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {nios2_0_debug_mem_slave_agent.rf_source} {nios2_0_debug_mem_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {nios2_0_debug_mem_slave_agent_rsp_fifo.out} {nios2_0_debug_mem_slave_agent.rf_sink} {avalon_streaming};add_connection {nios2_0_debug_mem_slave_agent.rdata_fifo_src} {nios2_0_debug_mem_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_009.src} {nios2_0_debug_mem_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_009.src/nios2_0_debug_mem_slave_agent.cp} {qsys_mm.command};add_connection {fifo_rx_in_csr_agent.m0} {fifo_rx_in_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {fifo_rx_in_csr_agent.m0/fifo_rx_in_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {fifo_rx_in_csr_agent.m0/fifo_rx_in_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {fifo_rx_in_csr_agent.m0/fifo_rx_in_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {fifo_rx_in_csr_agent.rf_source} {fifo_rx_in_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {fifo_rx_in_csr_agent_rsp_fifo.out} {fifo_rx_in_csr_agent.rf_sink} {avalon_streaming};add_connection {fifo_rx_in_csr_agent.rdata_fifo_src} {fifo_rx_in_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_010.src} {fifo_rx_in_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_010.src/fifo_rx_in_csr_agent.cp} {qsys_mm.command};add_connection {altpll_0_pll_slave_agent.m0} {altpll_0_pll_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {altpll_0_pll_slave_agent.m0/altpll_0_pll_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {altpll_0_pll_slave_agent.rf_source} {altpll_0_pll_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {altpll_0_pll_slave_agent_rsp_fifo.out} {altpll_0_pll_slave_agent.rf_sink} {avalon_streaming};add_connection {altpll_0_pll_slave_agent.rdata_fifo_src} {altpll_0_pll_slave_agent_rdata_fifo.in} {avalon_streaming};add_connection {altpll_0_pll_slave_agent_rdata_fifo.out} {altpll_0_pll_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_011.src} {altpll_0_pll_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_011.src/altpll_0_pll_slave_agent.cp} {qsys_mm.command};add_connection {new_sdram_controller_0_s1_agent.m0} {new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {new_sdram_controller_0_s1_agent.m0/new_sdram_controller_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {new_sdram_controller_0_s1_agent.rf_source} {new_sdram_controller_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent_rsp_fifo.out} {new_sdram_controller_0_s1_agent.rf_sink} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent.rdata_fifo_src} {new_sdram_controller_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {new_sdram_controller_0_s1_agent_rdata_fifo.out} {new_sdram_controller_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {sys_clk_timer_s1_agent.m0} {sys_clk_timer_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {sys_clk_timer_s1_agent.m0/sys_clk_timer_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {sys_clk_timer_s1_agent.rf_source} {sys_clk_timer_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {sys_clk_timer_s1_agent_rsp_fifo.out} {sys_clk_timer_s1_agent.rf_sink} {avalon_streaming};add_connection {sys_clk_timer_s1_agent.rdata_fifo_src} {sys_clk_timer_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_013.src} {sys_clk_timer_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_013.src/sys_clk_timer_s1_agent.cp} {qsys_mm.command};add_connection {pio_4_s1_agent.m0} {pio_4_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_4_s1_agent.m0/pio_4_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_4_s1_agent.m0/pio_4_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_4_s1_agent.m0/pio_4_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_4_s1_agent.rf_source} {pio_4_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_4_s1_agent_rsp_fifo.out} {pio_4_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_4_s1_agent.rdata_fifo_src} {pio_4_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_014.src} {pio_4_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_014.src/pio_4_s1_agent.cp} {qsys_mm.command};add_connection {pio_5_s1_agent.m0} {pio_5_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_5_s1_agent.m0/pio_5_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_5_s1_agent.m0/pio_5_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_5_s1_agent.m0/pio_5_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_5_s1_agent.rf_source} {pio_5_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_5_s1_agent_rsp_fifo.out} {pio_5_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_5_s1_agent.rdata_fifo_src} {pio_5_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_015.src} {pio_5_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_015.src/pio_5_s1_agent.cp} {qsys_mm.command};add_connection {pio_1_s1_agent.m0} {pio_1_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_1_s1_agent.m0/pio_1_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_1_s1_agent.rf_source} {pio_1_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_1_s1_agent_rsp_fifo.out} {pio_1_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_1_s1_agent.rdata_fifo_src} {pio_1_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_016.src} {pio_1_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_016.src/pio_1_s1_agent.cp} {qsys_mm.command};add_connection {pio_3_s1_agent.m0} {pio_3_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_3_s1_agent.m0/pio_3_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_3_s1_agent.m0/pio_3_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_3_s1_agent.m0/pio_3_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_3_s1_agent.rf_source} {pio_3_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_3_s1_agent_rsp_fifo.out} {pio_3_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_3_s1_agent.rdata_fifo_src} {pio_3_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_017.src} {pio_3_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_017.src/pio_3_s1_agent.cp} {qsys_mm.command};add_connection {pio_6_s1_agent.m0} {pio_6_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {pio_6_s1_agent.m0/pio_6_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {pio_6_s1_agent.m0/pio_6_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {pio_6_s1_agent.m0/pio_6_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {pio_6_s1_agent.rf_source} {pio_6_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {pio_6_s1_agent_rsp_fifo.out} {pio_6_s1_agent.rf_sink} {avalon_streaming};add_connection {pio_6_s1_agent.rdata_fifo_src} {pio_6_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_018.src} {pio_6_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_018.src/pio_6_s1_agent.cp} {qsys_mm.command};add_connection {uart_0_s1_agent.m0} {uart_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {uart_0_s1_agent.m0/uart_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {uart_0_s1_agent.rf_source} {uart_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {uart_0_s1_agent_rsp_fifo.out} {uart_0_s1_agent.rf_sink} {avalon_streaming};add_connection {uart_0_s1_agent.rdata_fifo_src} {uart_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_019.src} {uart_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_019.src/uart_0_s1_agent.cp} {qsys_mm.command};add_connection {avalon_pwm_0_s1_agent.m0} {avalon_pwm_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avalon_pwm_0_s1_agent.m0/avalon_pwm_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avalon_pwm_0_s1_agent.m0/avalon_pwm_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avalon_pwm_0_s1_agent.m0/avalon_pwm_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avalon_pwm_0_s1_agent.rf_source} {avalon_pwm_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avalon_pwm_0_s1_agent_rsp_fifo.out} {avalon_pwm_0_s1_agent.rf_sink} {avalon_streaming};add_connection {avalon_pwm_0_s1_agent.rdata_fifo_src} {avalon_pwm_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_020.src} {avalon_pwm_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_020.src/avalon_pwm_0_s1_agent.cp} {qsys_mm.command};add_connection {avalon_wb_s1_agent.m0} {avalon_wb_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avalon_wb_s1_agent.m0/avalon_wb_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avalon_wb_s1_agent.m0/avalon_wb_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avalon_wb_s1_agent.m0/avalon_wb_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avalon_wb_s1_agent.rf_source} {avalon_wb_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avalon_wb_s1_agent_rsp_fifo.out} {avalon_wb_s1_agent.rf_sink} {avalon_streaming};add_connection {avalon_wb_s1_agent.rdata_fifo_src} {avalon_wb_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_021.src} {avalon_wb_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_021.src/avalon_wb_s1_agent.cp} {qsys_mm.command};add_connection {timer_0_s1_agent.m0} {timer_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {timer_0_s1_agent.m0/timer_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {timer_0_s1_agent.rf_source} {timer_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {timer_0_s1_agent_rsp_fifo.out} {timer_0_s1_agent.rf_sink} {avalon_streaming};add_connection {timer_0_s1_agent.rdata_fifo_src} {timer_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_022.src} {timer_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_022.src/timer_0_s1_agent.cp} {qsys_mm.command};add_connection {avalon_i2s_0_s1_agent.m0} {avalon_i2s_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {avalon_i2s_0_s1_agent.m0/avalon_i2s_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {avalon_i2s_0_s1_agent.m0/avalon_i2s_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {avalon_i2s_0_s1_agent.m0/avalon_i2s_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {avalon_i2s_0_s1_agent.rf_source} {avalon_i2s_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {avalon_i2s_0_s1_agent_rsp_fifo.out} {avalon_i2s_0_s1_agent.rf_sink} {avalon_streaming};add_connection {avalon_i2s_0_s1_agent.rdata_fifo_src} {avalon_i2s_0_s1_agent_rdata_fifo.in} {avalon_streaming};add_connection {avalon_i2s_0_s1_agent_rdata_fifo.out} {avalon_i2s_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_023.src} {avalon_i2s_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_023.src/avalon_i2s_0_s1_agent.cp} {qsys_mm.command};add_connection {nios2_0_data_master_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {nios2_0_data_master_agent.cp/router.sink} {qsys_mm.command};add_connection {nios2_0_instruction_master_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_0_instruction_master_agent.cp/router_001.sink} {qsys_mm.command};add_connection {dma_tx_read_master_agent.cp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_read_master_agent.cp/router_002.sink} {qsys_mm.command};add_connection {router_002.src} {cmd_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/cmd_demux_002.sink} {qsys_mm.command};add_connection {dma_rx_write_master_agent.cp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_write_master_agent.cp/router_003.sink} {qsys_mm.command};add_connection {router_003.src} {cmd_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/cmd_demux_003.sink} {qsys_mm.command};add_connection {jtaguart_0_avalon_jtag_slave_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {jtaguart_0_avalon_jtag_slave_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux.sink} {qsys_mm.response};add_connection {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {intel_generic_serial_flash_interface_top_0_avl_csr_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {intel_generic_serial_flash_interface_top_0_avl_mem_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {dma_rx_control_port_slave_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {dma_rx_control_port_slave_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {dma_tx_control_port_slave_agent.rp} {router_008.sink} {avalon_streaming};preview_set_connection_tag {dma_tx_control_port_slave_agent.rp/router_008.sink} {qsys_mm.response};add_connection {router_008.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_008.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {sysid_control_slave_agent.rp} {router_009.sink} {avalon_streaming};preview_set_connection_tag {sysid_control_slave_agent.rp/router_009.sink} {qsys_mm.response};add_connection {router_009.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_009.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {onchip_flash_0_csr_agent.rp} {router_010.sink} {avalon_streaming};preview_set_connection_tag {onchip_flash_0_csr_agent.rp/router_010.sink} {qsys_mm.response};add_connection {router_010.src} {rsp_demux_006.sink} {avalon_streaming};preview_set_connection_tag {router_010.src/rsp_demux_006.sink} {qsys_mm.response};add_connection {vic_0_csr_access_agent.rp} {router_011.sink} {avalon_streaming};preview_set_connection_tag {vic_0_csr_access_agent.rp/router_011.sink} {qsys_mm.response};add_connection {router_011.src} {rsp_demux_007.sink} {avalon_streaming};preview_set_connection_tag {router_011.src/rsp_demux_007.sink} {qsys_mm.response};add_connection {onchip_flash_0_data_agent.rp} {router_012.sink} {avalon_streaming};preview_set_connection_tag {onchip_flash_0_data_agent.rp/router_012.sink} {qsys_mm.response};add_connection {router_012.src} {rsp_demux_008.sink} {avalon_streaming};preview_set_connection_tag {router_012.src/rsp_demux_008.sink} {qsys_mm.response};add_connection {nios2_0_debug_mem_slave_agent.rp} {router_013.sink} {avalon_streaming};preview_set_connection_tag {nios2_0_debug_mem_slave_agent.rp/router_013.sink} {qsys_mm.response};add_connection {router_013.src} {rsp_demux_009.sink} {avalon_streaming};preview_set_connection_tag {router_013.src/rsp_demux_009.sink} {qsys_mm.response};add_connection {fifo_rx_in_csr_agent.rp} {router_014.sink} {avalon_streaming};preview_set_connection_tag {fifo_rx_in_csr_agent.rp/router_014.sink} {qsys_mm.response};add_connection {router_014.src} {rsp_demux_010.sink} {avalon_streaming};preview_set_connection_tag {router_014.src/rsp_demux_010.sink} {qsys_mm.response};add_connection {altpll_0_pll_slave_agent.rp} {router_015.sink} {avalon_streaming};preview_set_connection_tag {altpll_0_pll_slave_agent.rp/router_015.sink} {qsys_mm.response};add_connection {router_015.src} {rsp_demux_011.sink} {avalon_streaming};preview_set_connection_tag {router_015.src/rsp_demux_011.sink} {qsys_mm.response};add_connection {new_sdram_controller_0_s1_agent.rp} {router_016.sink} {avalon_streaming};preview_set_connection_tag {new_sdram_controller_0_s1_agent.rp/router_016.sink} {qsys_mm.response};add_connection {sys_clk_timer_s1_agent.rp} {router_017.sink} {avalon_streaming};preview_set_connection_tag {sys_clk_timer_s1_agent.rp/router_017.sink} {qsys_mm.response};add_connection {router_017.src} {rsp_demux_013.sink} {avalon_streaming};preview_set_connection_tag {router_017.src/rsp_demux_013.sink} {qsys_mm.response};add_connection {pio_4_s1_agent.rp} {router_018.sink} {avalon_streaming};preview_set_connection_tag {pio_4_s1_agent.rp/router_018.sink} {qsys_mm.response};add_connection {router_018.src} {rsp_demux_014.sink} {avalon_streaming};preview_set_connection_tag {router_018.src/rsp_demux_014.sink} {qsys_mm.response};add_connection {pio_5_s1_agent.rp} {router_019.sink} {avalon_streaming};preview_set_connection_tag {pio_5_s1_agent.rp/router_019.sink} {qsys_mm.response};add_connection {router_019.src} {rsp_demux_015.sink} {avalon_streaming};preview_set_connection_tag {router_019.src/rsp_demux_015.sink} {qsys_mm.response};add_connection {pio_1_s1_agent.rp} {router_020.sink} {avalon_streaming};preview_set_connection_tag {pio_1_s1_agent.rp/router_020.sink} {qsys_mm.response};add_connection {router_020.src} {rsp_demux_016.sink} {avalon_streaming};preview_set_connection_tag {router_020.src/rsp_demux_016.sink} {qsys_mm.response};add_connection {pio_3_s1_agent.rp} {router_021.sink} {avalon_streaming};preview_set_connection_tag {pio_3_s1_agent.rp/router_021.sink} {qsys_mm.response};add_connection {router_021.src} {rsp_demux_017.sink} {avalon_streaming};preview_set_connection_tag {router_021.src/rsp_demux_017.sink} {qsys_mm.response};add_connection {pio_6_s1_agent.rp} {router_022.sink} {avalon_streaming};preview_set_connection_tag {pio_6_s1_agent.rp/router_022.sink} {qsys_mm.response};add_connection {router_022.src} {rsp_demux_018.sink} {avalon_streaming};preview_set_connection_tag {router_022.src/rsp_demux_018.sink} {qsys_mm.response};add_connection {uart_0_s1_agent.rp} {router_023.sink} {avalon_streaming};preview_set_connection_tag {uart_0_s1_agent.rp/router_023.sink} {qsys_mm.response};add_connection {router_023.src} {rsp_demux_019.sink} {avalon_streaming};preview_set_connection_tag {router_023.src/rsp_demux_019.sink} {qsys_mm.response};add_connection {avalon_pwm_0_s1_agent.rp} {router_024.sink} {avalon_streaming};preview_set_connection_tag {avalon_pwm_0_s1_agent.rp/router_024.sink} {qsys_mm.response};add_connection {router_024.src} {rsp_demux_020.sink} {avalon_streaming};preview_set_connection_tag {router_024.src/rsp_demux_020.sink} {qsys_mm.response};add_connection {avalon_wb_s1_agent.rp} {router_025.sink} {avalon_streaming};preview_set_connection_tag {avalon_wb_s1_agent.rp/router_025.sink} {qsys_mm.response};add_connection {router_025.src} {rsp_demux_021.sink} {avalon_streaming};preview_set_connection_tag {router_025.src/rsp_demux_021.sink} {qsys_mm.response};add_connection {timer_0_s1_agent.rp} {router_026.sink} {avalon_streaming};preview_set_connection_tag {timer_0_s1_agent.rp/router_026.sink} {qsys_mm.response};add_connection {router_026.src} {rsp_demux_022.sink} {avalon_streaming};preview_set_connection_tag {router_026.src/rsp_demux_022.sink} {qsys_mm.response};add_connection {avalon_i2s_0_s1_agent.rp} {router_027.sink} {avalon_streaming};preview_set_connection_tag {avalon_i2s_0_s1_agent.rp/router_027.sink} {qsys_mm.response};add_connection {router_027.src} {rsp_demux_023.sink} {avalon_streaming};preview_set_connection_tag {router_027.src/rsp_demux_023.sink} {qsys_mm.response};add_connection {router.src} {nios2_0_data_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/nios2_0_data_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_0_data_master_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {nios2_0_data_master_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {nios2_0_data_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/nios2_0_data_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_0_data_master_limiter.rsp_src} {nios2_0_data_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_0_data_master_limiter.rsp_src/nios2_0_data_master_agent.rp} {qsys_mm.response};add_connection {router_001.src} {nios2_0_instruction_master_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/nios2_0_instruction_master_limiter.cmd_sink} {qsys_mm.command};add_connection {nios2_0_instruction_master_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {nios2_0_instruction_master_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {nios2_0_instruction_master_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/nios2_0_instruction_master_limiter.rsp_sink} {qsys_mm.response};add_connection {nios2_0_instruction_master_limiter.rsp_src} {nios2_0_instruction_master_agent.rp} {avalon_streaming};preview_set_connection_tag {nios2_0_instruction_master_limiter.rsp_src/nios2_0_instruction_master_agent.rp} {qsys_mm.response};add_connection {cmd_mux_002.src} {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.sink0} {qsys_mm.command};add_connection {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.source0} {intel_generic_serial_flash_interface_top_0_avl_mem_agent.cp} {avalon_streaming};preview_set_connection_tag {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.source0/intel_generic_serial_flash_interface_top_0_avl_mem_agent.cp} {qsys_mm.command};add_connection {new_sdram_controller_0_s1_burst_adapter.source0} {new_sdram_controller_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {new_sdram_controller_0_s1_burst_adapter.source0/new_sdram_controller_0_s1_agent.cp} {qsys_mm.command};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux.src6} {cmd_mux_006.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src6/cmd_mux_006.sink0} {qsys_mm.command};add_connection {cmd_demux.src7} {cmd_mux_007.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src7/cmd_mux_007.sink0} {qsys_mm.command};add_connection {cmd_demux.src8} {cmd_mux_008.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src8/cmd_mux_008.sink0} {qsys_mm.command};add_connection {cmd_demux.src9} {cmd_mux_009.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src9/cmd_mux_009.sink0} {qsys_mm.command};add_connection {cmd_demux.src10} {cmd_mux_010.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src10/cmd_mux_010.sink0} {qsys_mm.command};add_connection {cmd_demux.src12} {cmd_mux_012.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src12/cmd_mux_012.sink0} {qsys_mm.command};add_connection {cmd_demux.src13} {cmd_mux_013.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src13/cmd_mux_013.sink0} {qsys_mm.command};add_connection {cmd_demux.src14} {cmd_mux_014.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src14/cmd_mux_014.sink0} {qsys_mm.command};add_connection {cmd_demux.src15} {cmd_mux_015.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src15/cmd_mux_015.sink0} {qsys_mm.command};add_connection {cmd_demux.src16} {cmd_mux_016.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src16/cmd_mux_016.sink0} {qsys_mm.command};add_connection {cmd_demux.src17} {cmd_mux_017.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src17/cmd_mux_017.sink0} {qsys_mm.command};add_connection {cmd_demux.src18} {cmd_mux_018.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src18/cmd_mux_018.sink0} {qsys_mm.command};add_connection {cmd_demux.src19} {cmd_mux_019.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src19/cmd_mux_019.sink0} {qsys_mm.command};add_connection {cmd_demux.src20} {cmd_mux_020.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src20/cmd_mux_020.sink0} {qsys_mm.command};add_connection {cmd_demux.src21} {cmd_mux_021.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src21/cmd_mux_021.sink0} {qsys_mm.command};add_connection {cmd_demux.src22} {cmd_mux_022.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src22/cmd_mux_022.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_001.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_008.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_008.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src3} {cmd_mux_009.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src3/cmd_mux_009.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src4} {cmd_mux_012.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src4/cmd_mux_012.sink1} {qsys_mm.command};add_connection {cmd_demux_002.src0} {cmd_mux_012.sink2} {avalon_streaming};preview_set_connection_tag {cmd_demux_002.src0/cmd_mux_012.sink2} {qsys_mm.command};add_connection {cmd_demux_003.src0} {cmd_mux_012.sink3} {avalon_streaming};preview_set_connection_tag {cmd_demux_003.src0/cmd_mux_012.sink3} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_001.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {rsp_demux_006.src0} {rsp_mux.sink6} {avalon_streaming};preview_set_connection_tag {rsp_demux_006.src0/rsp_mux.sink6} {qsys_mm.response};add_connection {rsp_demux_007.src0} {rsp_mux.sink7} {avalon_streaming};preview_set_connection_tag {rsp_demux_007.src0/rsp_mux.sink7} {qsys_mm.response};add_connection {rsp_demux_008.src0} {rsp_mux.sink8} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src0/rsp_mux.sink8} {qsys_mm.response};add_connection {rsp_demux_008.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_008.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_009.src0} {rsp_mux.sink9} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src0/rsp_mux.sink9} {qsys_mm.response};add_connection {rsp_demux_009.src1} {rsp_mux_001.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_009.src1/rsp_mux_001.sink3} {qsys_mm.response};add_connection {rsp_demux_010.src0} {rsp_mux.sink10} {avalon_streaming};preview_set_connection_tag {rsp_demux_010.src0/rsp_mux.sink10} {qsys_mm.response};add_connection {rsp_demux_012.src0} {rsp_mux.sink12} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src0/rsp_mux.sink12} {qsys_mm.response};add_connection {rsp_demux_012.src1} {rsp_mux_001.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src1/rsp_mux_001.sink4} {qsys_mm.response};add_connection {rsp_demux_012.src2} {rsp_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src2/rsp_mux_002.sink0} {qsys_mm.response};add_connection {rsp_demux_012.src3} {rsp_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_012.src3/rsp_mux_003.sink0} {qsys_mm.response};add_connection {rsp_demux_013.src0} {rsp_mux.sink13} {avalon_streaming};preview_set_connection_tag {rsp_demux_013.src0/rsp_mux.sink13} {qsys_mm.response};add_connection {rsp_demux_014.src0} {rsp_mux.sink14} {avalon_streaming};preview_set_connection_tag {rsp_demux_014.src0/rsp_mux.sink14} {qsys_mm.response};add_connection {rsp_demux_015.src0} {rsp_mux.sink15} {avalon_streaming};preview_set_connection_tag {rsp_demux_015.src0/rsp_mux.sink15} {qsys_mm.response};add_connection {rsp_demux_016.src0} {rsp_mux.sink16} {avalon_streaming};preview_set_connection_tag {rsp_demux_016.src0/rsp_mux.sink16} {qsys_mm.response};add_connection {rsp_demux_017.src0} {rsp_mux.sink17} {avalon_streaming};preview_set_connection_tag {rsp_demux_017.src0/rsp_mux.sink17} {qsys_mm.response};add_connection {rsp_demux_018.src0} {rsp_mux.sink18} {avalon_streaming};preview_set_connection_tag {rsp_demux_018.src0/rsp_mux.sink18} {qsys_mm.response};add_connection {rsp_demux_019.src0} {rsp_mux.sink19} {avalon_streaming};preview_set_connection_tag {rsp_demux_019.src0/rsp_mux.sink19} {qsys_mm.response};add_connection {rsp_demux_020.src0} {rsp_mux.sink20} {avalon_streaming};preview_set_connection_tag {rsp_demux_020.src0/rsp_mux.sink20} {qsys_mm.response};add_connection {rsp_demux_021.src0} {rsp_mux.sink21} {avalon_streaming};preview_set_connection_tag {rsp_demux_021.src0/rsp_mux.sink21} {qsys_mm.response};add_connection {rsp_demux_022.src0} {rsp_mux.sink22} {avalon_streaming};preview_set_connection_tag {rsp_demux_022.src0/rsp_mux.sink22} {qsys_mm.response};add_connection {router_016.src} {new_sdram_controller_0_s1_rsp_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {router_016.src/new_sdram_controller_0_s1_rsp_width_adapter.sink} {qsys_mm.response};add_connection {new_sdram_controller_0_s1_rsp_width_adapter.src} {rsp_demux_012.sink} {avalon_streaming};preview_set_connection_tag {new_sdram_controller_0_s1_rsp_width_adapter.src/rsp_demux_012.sink} {qsys_mm.response};add_connection {cmd_mux_012.src} {new_sdram_controller_0_s1_cmd_width_adapter.sink} {avalon_streaming};preview_set_connection_tag {cmd_mux_012.src/new_sdram_controller_0_s1_cmd_width_adapter.sink} {qsys_mm.command};add_connection {new_sdram_controller_0_s1_cmd_width_adapter.src} {new_sdram_controller_0_s1_burst_adapter.sink0} {avalon_streaming};preview_set_connection_tag {new_sdram_controller_0_s1_cmd_width_adapter.src/new_sdram_controller_0_s1_burst_adapter.sink0} {qsys_mm.command};add_connection {cmd_demux.src11} {crosser.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src11/crosser.in} {qsys_mm.command};add_connection {crosser.out} {cmd_mux_011.sink0} {avalon_streaming};preview_set_connection_tag {crosser.out/cmd_mux_011.sink0} {qsys_mm.command};add_connection {cmd_demux.src23} {crosser_001.in} {avalon_streaming};preview_set_connection_tag {cmd_demux.src23/crosser_001.in} {qsys_mm.command};add_connection {crosser_001.out} {cmd_mux_023.sink0} {avalon_streaming};preview_set_connection_tag {crosser_001.out/cmd_mux_023.sink0} {qsys_mm.command};add_connection {rsp_demux_011.src0} {crosser_002.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_011.src0/crosser_002.in} {qsys_mm.response};add_connection {crosser_002.out} {rsp_mux.sink11} {avalon_streaming};preview_set_connection_tag {crosser_002.out/rsp_mux.sink11} {qsys_mm.response};add_connection {rsp_demux_023.src0} {crosser_003.in} {avalon_streaming};preview_set_connection_tag {rsp_demux_023.src0/crosser_003.in} {qsys_mm.response};add_connection {crosser_003.out} {rsp_mux.sink23} {avalon_streaming};preview_set_connection_tag {crosser_003.out/rsp_mux.sink23} {qsys_mm.response};add_connection {nios2_0_data_master_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {nios2_0_instruction_master_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_data_master_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_instruction_master_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_tx_read_master_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_rx_write_master_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {jtaguart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_csr_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_mem_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_rx_control_port_slave_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_tx_control_port_slave_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sysid_control_slave_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_csr_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {vic_0_csr_access_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_data_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_debug_mem_slave_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {fifo_rx_in_csr_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sys_clk_timer_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_4_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_5_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_1_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_3_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_6_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {uart_0_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_pwm_0_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_wb_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {timer_0_s1_translator.reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_data_master_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_instruction_master_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_tx_read_master_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_rx_write_master_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {jtaguart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_csr_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_mem_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_rx_control_port_slave_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_rx_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_tx_control_port_slave_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {dma_tx_control_port_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sysid_control_slave_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sysid_control_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_csr_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {vic_0_csr_access_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {vic_0_csr_access_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_data_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {onchip_flash_0_data_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_debug_mem_slave_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_debug_mem_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {fifo_rx_in_csr_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {fifo_rx_in_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sys_clk_timer_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {sys_clk_timer_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_4_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_4_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_5_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_5_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_1_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_1_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_3_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_3_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_6_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {pio_6_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {uart_0_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {uart_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_pwm_0_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_pwm_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_wb_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {avalon_wb_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {timer_0_s1_agent.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {timer_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_008.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_009.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_010.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_011.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_012.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_013.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_014.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_016.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_017.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_018.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_019.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_020.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_021.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_022.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_023.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_024.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_025.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {router_026.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_data_master_limiter.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {nios2_0_instruction_master_limiter.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.cr0_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_burst_adapter.cr0_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_demux_002.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_demux_003.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_006.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_007.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_008.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_009.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_010.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_012.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_013.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_014.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_015.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_016.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_017.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_018.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_019.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_020.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_021.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {cmd_mux_022.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_006.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_007.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_008.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_009.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_010.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_012.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_013.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_014.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_015.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_016.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_017.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_018.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_019.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_020.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_021.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_demux_022.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_mux_002.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {rsp_mux_003.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_rsp_width_adapter.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {new_sdram_controller_0_s1_cmd_width_adapter.clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {crosser.in_clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {crosser_001.in_clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {crosser_002.out_clk_reset} {reset};add_connection {nios2_0_reset_reset_bridge.out_reset} {crosser_003.out_clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_translator.reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {altpll_0_pll_slave_agent_rdata_fifo.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {router_015.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {cmd_mux_011.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {rsp_demux_011.clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {crosser.out_clk_reset} {reset};add_connection {altpll_0_inclk_interface_reset_reset_bridge.out_reset} {crosser_002.in_clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_s1_translator.reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_s1_agent.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {avalon_i2s_0_s1_agent_rdata_fifo.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {router_027.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {cmd_mux_023.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {rsp_demux_023.clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser_001.out_clk_reset} {reset};add_connection {avalon_i2s_0_reset_reset_bridge.out_reset} {crosser_003.in_clk_reset} {reset};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_data_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_instruction_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_read_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_write_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {jtaguart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_csr_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_mem_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_control_port_slave_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_control_port_slave_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sysid_control_slave_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_csr_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {vic_0_csr_access_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_data_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_debug_mem_slave_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_csr_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sys_clk_timer_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_4_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_5_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_1_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_3_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_6_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {uart_0_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_pwm_0_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_wb_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {timer_0_s1_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_data_master_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_instruction_master_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_read_master_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_write_master_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {jtaguart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {jtaguart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_csr_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_mem_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_control_port_slave_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_control_port_slave_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_control_port_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sysid_control_slave_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sysid_control_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_csr_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {vic_0_csr_access_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {vic_0_csr_access_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_data_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {onchip_flash_0_data_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_debug_mem_slave_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_debug_mem_slave_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_csr_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_in_csr_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_agent_rdata_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sys_clk_timer_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {sys_clk_timer_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_4_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_4_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_5_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_5_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_1_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_1_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_3_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_3_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_6_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {pio_6_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {uart_0_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {uart_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_pwm_0_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_pwm_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_wb_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {avalon_wb_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {timer_0_s1_agent.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {timer_0_s1_agent_rsp_fifo.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_008.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_009.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_010.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_011.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_012.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_013.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_014.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_016.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_017.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_018.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_019.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_020.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_021.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_022.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_023.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_024.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_025.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {router_026.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_data_master_limiter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_instruction_master_limiter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter.cr0} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_burst_adapter.cr0} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_demux_002.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_mux_002.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_demux_003.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_mux_003.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_006.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_006.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_007.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_007.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_008.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_008.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_009.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_009.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_010.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_010.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_012.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_012.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_013.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_013.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_014.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_014.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_015.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_015.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_016.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_016.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_017.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_017.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_018.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_018.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_019.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_019.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_020.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_020.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_021.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_021.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {cmd_mux_022.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {rsp_demux_022.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_rsp_width_adapter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {new_sdram_controller_0_s1_cmd_width_adapter.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_001.in_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_002.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {crosser_003.out_clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {nios2_0_reset_reset_bridge.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {intel_generic_serial_flash_interface_top_0_reset_reset_bridge.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_translator.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent_rsp_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_pll_slave_agent_rdata_fifo.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {router_015.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {cmd_mux_011.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {rsp_demux_011.clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser.out_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {crosser_002.in_clk} {clock};add_connection {clk_0_clk_clock_bridge.out_clk} {altpll_0_inclk_interface_reset_reset_bridge.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_s1_translator.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_s1_agent.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_s1_agent_rsp_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_s1_agent_rdata_fifo.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {router_027.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {cmd_mux_023.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {rsp_demux_023.clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_001.out_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {crosser_003.in_clk} {clock};add_connection {clock_bridge_0_out_clk_clock_bridge.out_clk} {avalon_i2s_0_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {clk_0_clk} {clock} {slave};set_interface_property {clk_0_clk} {EXPORT_OF} {clk_0_clk_clock_bridge.in_clk};add_interface {clock_bridge_0_out_clk} {clock} {slave};set_interface_property {clock_bridge_0_out_clk} {EXPORT_OF} {clock_bridge_0_out_clk_clock_bridge.in_clk};add_interface {altpll_0_inclk_interface_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {altpll_0_inclk_interface_reset_reset_bridge_in_reset} {EXPORT_OF} {altpll_0_inclk_interface_reset_reset_bridge.in_reset};add_interface {avalon_i2s_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {avalon_i2s_0_reset_reset_bridge_in_reset} {EXPORT_OF} {avalon_i2s_0_reset_reset_bridge.in_reset};add_interface {intel_generic_serial_flash_interface_top_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {intel_generic_serial_flash_interface_top_0_reset_reset_bridge_in_reset} {EXPORT_OF} {intel_generic_serial_flash_interface_top_0_reset_reset_bridge.in_reset};add_interface {nios2_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {nios2_0_reset_reset_bridge_in_reset} {EXPORT_OF} {nios2_0_reset_reset_bridge.in_reset};add_interface {dma_rx_write_master} {avalon} {slave};set_interface_property {dma_rx_write_master} {EXPORT_OF} {dma_rx_write_master_translator.avalon_anti_master_0};add_interface {dma_tx_read_master} {avalon} {slave};set_interface_property {dma_tx_read_master} {EXPORT_OF} {dma_tx_read_master_translator.avalon_anti_master_0};add_interface {nios2_0_data_master} {avalon} {slave};set_interface_property {nios2_0_data_master} {EXPORT_OF} {nios2_0_data_master_translator.avalon_anti_master_0};add_interface {nios2_0_instruction_master} {avalon} {slave};set_interface_property {nios2_0_instruction_master} {EXPORT_OF} {nios2_0_instruction_master_translator.avalon_anti_master_0};add_interface {altpll_0_pll_slave} {avalon} {master};set_interface_property {altpll_0_pll_slave} {EXPORT_OF} {altpll_0_pll_slave_translator.avalon_anti_slave_0};add_interface {avalon_i2s_0_s1} {avalon} {master};set_interface_property {avalon_i2s_0_s1} {EXPORT_OF} {avalon_i2s_0_s1_translator.avalon_anti_slave_0};add_interface {avalon_pwm_0_s1} {avalon} {master};set_interface_property {avalon_pwm_0_s1} {EXPORT_OF} {avalon_pwm_0_s1_translator.avalon_anti_slave_0};add_interface {avalon_wb_s1} {avalon} {master};set_interface_property {avalon_wb_s1} {EXPORT_OF} {avalon_wb_s1_translator.avalon_anti_slave_0};add_interface {dma_rx_control_port_slave} {avalon} {master};set_interface_property {dma_rx_control_port_slave} {EXPORT_OF} {dma_rx_control_port_slave_translator.avalon_anti_slave_0};add_interface {dma_tx_control_port_slave} {avalon} {master};set_interface_property {dma_tx_control_port_slave} {EXPORT_OF} {dma_tx_control_port_slave_translator.avalon_anti_slave_0};add_interface {fifo_rx_in_csr} {avalon} {master};set_interface_property {fifo_rx_in_csr} {EXPORT_OF} {fifo_rx_in_csr_translator.avalon_anti_slave_0};add_interface {intel_generic_serial_flash_interface_top_0_avl_csr} {avalon} {master};set_interface_property {intel_generic_serial_flash_interface_top_0_avl_csr} {EXPORT_OF} {intel_generic_serial_flash_interface_top_0_avl_csr_translator.avalon_anti_slave_0};add_interface {intel_generic_serial_flash_interface_top_0_avl_mem} {avalon} {master};set_interface_property {intel_generic_serial_flash_interface_top_0_avl_mem} {EXPORT_OF} {intel_generic_serial_flash_interface_top_0_avl_mem_translator.avalon_anti_slave_0};add_interface {jtaguart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtaguart_0_avalon_jtag_slave} {EXPORT_OF} {jtaguart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {new_sdram_controller_0_s1} {avalon} {master};set_interface_property {new_sdram_controller_0_s1} {EXPORT_OF} {new_sdram_controller_0_s1_translator.avalon_anti_slave_0};add_interface {nios2_0_debug_mem_slave} {avalon} {master};set_interface_property {nios2_0_debug_mem_slave} {EXPORT_OF} {nios2_0_debug_mem_slave_translator.avalon_anti_slave_0};add_interface {onchip_flash_0_csr} {avalon} {master};set_interface_property {onchip_flash_0_csr} {EXPORT_OF} {onchip_flash_0_csr_translator.avalon_anti_slave_0};add_interface {onchip_flash_0_data} {avalon} {master};set_interface_property {onchip_flash_0_data} {EXPORT_OF} {onchip_flash_0_data_translator.avalon_anti_slave_0};add_interface {pio_1_s1} {avalon} {master};set_interface_property {pio_1_s1} {EXPORT_OF} {pio_1_s1_translator.avalon_anti_slave_0};add_interface {pio_3_s1} {avalon} {master};set_interface_property {pio_3_s1} {EXPORT_OF} {pio_3_s1_translator.avalon_anti_slave_0};add_interface {pio_4_s1} {avalon} {master};set_interface_property {pio_4_s1} {EXPORT_OF} {pio_4_s1_translator.avalon_anti_slave_0};add_interface {pio_5_s1} {avalon} {master};set_interface_property {pio_5_s1} {EXPORT_OF} {pio_5_s1_translator.avalon_anti_slave_0};add_interface {pio_6_s1} {avalon} {master};set_interface_property {pio_6_s1} {EXPORT_OF} {pio_6_s1_translator.avalon_anti_slave_0};add_interface {sys_clk_timer_s1} {avalon} {master};set_interface_property {sys_clk_timer_s1} {EXPORT_OF} {sys_clk_timer_s1_translator.avalon_anti_slave_0};add_interface {sysid_control_slave} {avalon} {master};set_interface_property {sysid_control_slave} {EXPORT_OF} {sysid_control_slave_translator.avalon_anti_slave_0};add_interface {timer_0_s1} {avalon} {master};set_interface_property {timer_0_s1} {EXPORT_OF} {timer_0_s1_translator.avalon_anti_slave_0};add_interface {uart_0_s1} {avalon} {master};set_interface_property {uart_0_s1} {EXPORT_OF} {uart_0_s1_translator.avalon_anti_slave_0};add_interface {vic_0_csr_access} {avalon} {master};set_interface_property {vic_0_csr_access} {EXPORT_OF} {vic_0_csr_access_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.altpll_0.pll_slave} {0};set_module_assignment {interconnect_id.avalon_i2s_0.s1} {1};set_module_assignment {interconnect_id.avalon_pwm_0.s1} {2};set_module_assignment {interconnect_id.avalon_wb.s1} {3};set_module_assignment {interconnect_id.dma_rx.control_port_slave} {4};set_module_assignment {interconnect_id.dma_rx.write_master} {0};set_module_assignment {interconnect_id.dma_tx.control_port_slave} {5};set_module_assignment {interconnect_id.dma_tx.read_master} {1};set_module_assignment {interconnect_id.fifo_rx.in_csr} {6};set_module_assignment {interconnect_id.intel_generic_serial_flash_interface_top_0.avl_csr} {7};set_module_assignment {interconnect_id.intel_generic_serial_flash_interface_top_0.avl_mem} {8};set_module_assignment {interconnect_id.jtaguart_0.avalon_jtag_slave} {9};set_module_assignment {interconnect_id.new_sdram_controller_0.s1} {10};set_module_assignment {interconnect_id.nios2_0.data_master} {2};set_module_assignment {interconnect_id.nios2_0.debug_mem_slave} {11};set_module_assignment {interconnect_id.nios2_0.instruction_master} {3};set_module_assignment {interconnect_id.onchip_flash_0.csr} {12};set_module_assignment {interconnect_id.onchip_flash_0.data} {13};set_module_assignment {interconnect_id.pio_1.s1} {14};set_module_assignment {interconnect_id.pio_3.s1} {15};set_module_assignment {interconnect_id.pio_4.s1} {16};set_module_assignment {interconnect_id.pio_5.s1} {17};set_module_assignment {interconnect_id.pio_6.s1} {18};set_module_assignment {interconnect_id.sys_clk_timer.s1} {19};set_module_assignment {interconnect_id.sysid.control_slave} {20};set_module_assignment {interconnect_id.timer_0.s1} {21};set_module_assignment {interconnect_id.uart_0.s1} {22};set_module_assignment {interconnect_id.vic_0.csr_access} {23};" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_016.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012.v"
       type="VERILOG" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="candy_gw_qsys" as="mm_interconnect_2" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 51 starting:altera_mm_interconnect "submodules/candy_gw_qsys_mm_interconnect_2"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>184</b> modules, <b>629</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.008s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.011s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.011s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_006">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_006.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_006.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_006">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_007">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_007.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_007.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_007">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_008">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_008.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_008.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_008">Timing: COM:3/0.011s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_009">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_009.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.rst_bridge_0">Timing: ELA:2/0.001s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_009.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_009">Timing: COM:3/0.012s/0.015s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_010">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_010.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_010.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_010">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_011">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_011.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_011.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_011">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_012">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_012.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_012.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_012">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_013">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_013.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_013.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_013">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_014">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_014.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_014.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_014">Timing: COM:3/0.010s/0.012s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_015">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_015.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_015.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_015">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_016">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_016.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_016.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_016">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_017">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_017.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_017.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_017">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_018">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_018.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_018.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_018">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_019">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_019.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_019.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_019">Timing: COM:3/0.010s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_020">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_020.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_020.error_adapter_0">Timing: ELA:1/0.007s</message>
   <message level="Debug" culprit="avalon_st_adapter_020">Timing: COM:3/0.009s/0.010s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_021">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_021.clk_bridge_0">Timing: ELA:1/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_021.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_021">Timing: COM:3/0.010s/0.011s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_022">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_022.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_022.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_022">Timing: COM:3/0.491s/1.453s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_023">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_023.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_023.error_adapter_0">Timing: ELA:1/0.006s</message>
   <message level="Debug" culprit="avalon_st_adapter_023">Timing: COM:3/0.009s/0.010s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>208</b> modules, <b>701</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_005</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_016</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_router</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_burst_adapter</b> "<b>submodules/altera_merlin_burst_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_011</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_023</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_merlin_width_adapter</b> "<b>submodules/altera_merlin_width_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_handshake_clock_crosser</b> "<b>submodules/altera_avalon_st_handshake_clock_crosser</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_2"><![CDATA["<b>mm_interconnect_2</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_2"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_2</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 237 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avalon_i2s_0_av_mm1_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 236 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="fifo_rx_in_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>fifo_rx_in_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 235 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>avalon_i2s_0_av_mm1_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 234 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="fifo_rx_in_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>fifo_rx_in_agent</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 125 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 124 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 123 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 121 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 120 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 109 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_016"</message>
   <message level="Info" culprit="router_016"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_016</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 97 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_0_data_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_0_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 95 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 93 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 92 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 91 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 89 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 88 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 77 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_012"</message>
   <message level="Info" culprit="cmd_mux_012"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_012</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 64 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 54 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_011"</message>
   <message level="Info" culprit="rsp_demux_011"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_011</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 53 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_012"</message>
   <message level="Info" culprit="rsp_demux_012"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_012</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 42 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_023"</message>
   <message level="Info" culprit="rsp_demux_023"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_023</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 41 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 40 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 39 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 37 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="new_sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>new_sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 225 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 223 starting:altera_avalon_st_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 19 starting:altera_avalon_st_adapter "submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_012"><![CDATA["<b>avalon_st_adapter_012</b>" reuses <b>error_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_012"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_012</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 3 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_012</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dma_rx_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_rx_read_master_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {dma_rx_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_rx_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_read_master_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {dma_rx_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_rx_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_rx_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_rx_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_read_master_translator} {SYNC_RESET} {0};add_instance {fifo_rx_out_translator} {altera_merlin_slave_translator};set_instance_parameter_value {fifo_rx_out_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {fifo_rx_out_translator} {AV_DATA_W} {32};set_instance_parameter_value {fifo_rx_out_translator} {UAV_DATA_W} {32};set_instance_parameter_value {fifo_rx_out_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fifo_rx_out_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_out_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_out_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {fifo_rx_out_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_rx_out_translator} {AV_READLATENCY} {1};set_instance_parameter_value {fifo_rx_out_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {fifo_rx_out_translator} {USE_READDATA} {1};set_instance_parameter_value {fifo_rx_out_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_READ} {1};set_instance_parameter_value {fifo_rx_out_translator} {USE_WRITE} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_ADDRESS} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_LOCK} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {fifo_rx_out_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_out_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {fifo_rx_out_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fifo_rx_out_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_out_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fifo_rx_out_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_rx_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_rx_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_rx_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_rx_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_rx_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_rx_read_master_translator.avalon_universal_master_0} {fifo_rx_out_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rx_read_master_translator.avalon_universal_master_0/fifo_rx_out_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_read_master_translator.avalon_universal_master_0/fifo_rx_out_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_read_master_translator.avalon_universal_master_0/fifo_rx_out_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_rx_reset_reset_bridge.out_reset} {dma_rx_read_master_translator.reset} {reset};add_connection {dma_rx_reset_reset_bridge.out_reset} {fifo_rx_out_translator.reset} {reset};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_read_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_out_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {dma_rx_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_rx_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_rx_reset_reset_bridge.in_reset};add_interface {dma_rx_read_master} {avalon} {slave};set_interface_property {dma_rx_read_master} {EXPORT_OF} {dma_rx_read_master_translator.avalon_anti_master_0};add_interface {fifo_rx_out} {avalon} {master};set_interface_property {fifo_rx_out} {EXPORT_OF} {fifo_rx_out_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma_rx.read_master} {0};set_module_assignment {interconnect_id.fifo_rx.out} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=5,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=5,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=0,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_3"
   kind="altera_mm_interconnect"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_3">
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dma_rx_read_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_rx_read_master_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {dma_rx_read_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_rx_read_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_rx_read_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_rx_read_master_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {dma_rx_read_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_rx_read_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_rx_read_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_READDATA} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_READ} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_WRITE} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_rx_read_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_rx_read_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_rx_read_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_rx_read_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_read_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_rx_read_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_rx_read_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_read_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_rx_read_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_rx_read_master_translator} {SYNC_RESET} {0};add_instance {fifo_rx_out_translator} {altera_merlin_slave_translator};set_instance_parameter_value {fifo_rx_out_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {fifo_rx_out_translator} {AV_DATA_W} {32};set_instance_parameter_value {fifo_rx_out_translator} {UAV_DATA_W} {32};set_instance_parameter_value {fifo_rx_out_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fifo_rx_out_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_out_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_rx_out_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {fifo_rx_out_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_rx_out_translator} {AV_READLATENCY} {1};set_instance_parameter_value {fifo_rx_out_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {fifo_rx_out_translator} {USE_READDATA} {1};set_instance_parameter_value {fifo_rx_out_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_READ} {1};set_instance_parameter_value {fifo_rx_out_translator} {USE_WRITE} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_ADDRESS} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_LOCK} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_rx_out_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {fifo_rx_out_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_out_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {fifo_rx_out_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fifo_rx_out_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_out_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fifo_rx_out_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fifo_rx_out_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_rx_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_rx_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_rx_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_rx_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_rx_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_rx_read_master_translator.avalon_universal_master_0} {fifo_rx_out_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_rx_read_master_translator.avalon_universal_master_0/fifo_rx_out_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_rx_read_master_translator.avalon_universal_master_0/fifo_rx_out_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_rx_read_master_translator.avalon_universal_master_0/fifo_rx_out_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_rx_reset_reset_bridge.out_reset} {dma_rx_read_master_translator.reset} {reset};add_connection {dma_rx_reset_reset_bridge.out_reset} {fifo_rx_out_translator.reset} {reset};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_read_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_rx_out_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_rx_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {dma_rx_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_rx_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_rx_reset_reset_bridge.in_reset};add_interface {dma_rx_read_master} {avalon} {slave};set_interface_property {dma_rx_read_master} {EXPORT_OF} {dma_rx_read_master_translator.avalon_anti_master_0};add_interface {fifo_rx_out} {avalon} {master};set_interface_property {fifo_rx_out} {EXPORT_OF} {fifo_rx_out_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma_rx.read_master} {0};set_module_assignment {interconnect_id.fifo_rx.out} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_3.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="candy_gw_qsys" as="mm_interconnect_3" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 251 starting:altera_mm_interconnect "submodules/candy_gw_qsys_mm_interconnect_3"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_3"><![CDATA["<b>mm_interconnect_3</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_3"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_3</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 237 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avalon_i2s_0_av_mm1_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 236 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="fifo_rx_in_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>fifo_rx_in_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:18.1:AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {dma_tx_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_tx_write_master_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {dma_tx_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_tx_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_tx_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_tx_write_master_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {dma_tx_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_tx_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_tx_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_tx_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_write_master_translator} {SYNC_RESET} {0};add_instance {fifo_tx_in_translator} {altera_merlin_slave_translator};set_instance_parameter_value {fifo_tx_in_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {fifo_tx_in_translator} {AV_DATA_W} {32};set_instance_parameter_value {fifo_tx_in_translator} {UAV_DATA_W} {32};set_instance_parameter_value {fifo_tx_in_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fifo_tx_in_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_tx_in_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_tx_in_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {fifo_tx_in_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_tx_in_translator} {AV_READLATENCY} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {fifo_tx_in_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {fifo_tx_in_translator} {USE_READDATA} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {fifo_tx_in_translator} {USE_READ} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_WRITE} {1};set_instance_parameter_value {fifo_tx_in_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_ADDRESS} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_LOCK} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {fifo_tx_in_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_tx_in_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {fifo_tx_in_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fifo_tx_in_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_tx_in_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fifo_tx_in_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_tx_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_tx_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_tx_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_tx_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_tx_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_tx_write_master_translator.avalon_universal_master_0} {fifo_tx_in_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_tx_write_master_translator.avalon_universal_master_0/fifo_tx_in_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_write_master_translator.avalon_universal_master_0/fifo_tx_in_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_write_master_translator.avalon_universal_master_0/fifo_tx_in_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_tx_reset_reset_bridge.out_reset} {dma_tx_write_master_translator.reset} {reset};add_connection {dma_tx_reset_reset_bridge.out_reset} {fifo_tx_in_translator.reset} {reset};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_write_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_in_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {dma_tx_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_tx_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_tx_reset_reset_bridge.in_reset};add_interface {dma_tx_write_master} {avalon} {slave};set_interface_property {dma_tx_write_master} {EXPORT_OF} {dma_tx_write_master_translator.avalon_anti_master_0};add_interface {fifo_tx_in} {avalon} {master};set_interface_property {fifo_tx_in} {EXPORT_OF} {fifo_tx_in_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma_tx.write_master} {0};set_module_assignment {interconnect_id.fifo_tx.in} {0};(altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=5,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=5,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=5,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=100000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=100000000,NUM_CLOCK_OUTPUTS=1)(avalon:18.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(reset:18.1:)(reset:18.1:)(clock:18.1:)(clock:18.1:)(clock:18.1:)"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_4"
   kind="altera_mm_interconnect"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_4">
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {dma_tx_write_master_translator} {altera_merlin_master_translator};set_instance_parameter_value {dma_tx_write_master_translator} {AV_ADDRESS_W} {5};set_instance_parameter_value {dma_tx_write_master_translator} {AV_DATA_W} {32};set_instance_parameter_value {dma_tx_write_master_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {dma_tx_write_master_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {dma_tx_write_master_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {dma_tx_write_master_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {dma_tx_write_master_translator} {AV_READLATENCY} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {dma_tx_write_master_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_READDATA} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_READ} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_WRITE} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_ADDRESS} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_CLKEN} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {dma_tx_write_master_translator} {USE_LOCK} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {dma_tx_write_master_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {dma_tx_write_master_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {dma_tx_write_master_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_write_master_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {dma_tx_write_master_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {dma_tx_write_master_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_write_master_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {dma_tx_write_master_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {dma_tx_write_master_translator} {SYNC_RESET} {0};add_instance {fifo_tx_in_translator} {altera_merlin_slave_translator};set_instance_parameter_value {fifo_tx_in_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {fifo_tx_in_translator} {AV_DATA_W} {32};set_instance_parameter_value {fifo_tx_in_translator} {UAV_DATA_W} {32};set_instance_parameter_value {fifo_tx_in_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {fifo_tx_in_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_tx_in_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {fifo_tx_in_translator} {UAV_ADDRESS_W} {5};set_instance_parameter_value {fifo_tx_in_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {fifo_tx_in_translator} {AV_READLATENCY} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {fifo_tx_in_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {fifo_tx_in_translator} {USE_READDATA} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {fifo_tx_in_translator} {USE_READ} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_WRITE} {1};set_instance_parameter_value {fifo_tx_in_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_ADDRESS} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_LOCK} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {fifo_tx_in_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {fifo_tx_in_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_tx_in_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {fifo_tx_in_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {fifo_tx_in_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_tx_in_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {fifo_tx_in_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {fifo_tx_in_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {dma_tx_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {dma_tx_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {dma_tx_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {dma_tx_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {dma_tx_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {altpll_0_c1_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {altpll_0_c1_clock_bridge} {EXPLICIT_CLOCK_RATE} {100000000};set_instance_parameter_value {altpll_0_c1_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {dma_tx_write_master_translator.avalon_universal_master_0} {fifo_tx_in_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {dma_tx_write_master_translator.avalon_universal_master_0/fifo_tx_in_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {dma_tx_write_master_translator.avalon_universal_master_0/fifo_tx_in_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {dma_tx_write_master_translator.avalon_universal_master_0/fifo_tx_in_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {dma_tx_reset_reset_bridge.out_reset} {dma_tx_write_master_translator.reset} {reset};add_connection {dma_tx_reset_reset_bridge.out_reset} {fifo_tx_in_translator.reset} {reset};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_write_master_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {fifo_tx_in_translator.clk} {clock};add_connection {altpll_0_c1_clock_bridge.out_clk} {dma_tx_reset_reset_bridge.clk} {clock};add_interface {altpll_0_c1} {clock} {slave};set_interface_property {altpll_0_c1} {EXPORT_OF} {altpll_0_c1_clock_bridge.in_clk};add_interface {dma_tx_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {dma_tx_reset_reset_bridge_in_reset} {EXPORT_OF} {dma_tx_reset_reset_bridge.in_reset};add_interface {dma_tx_write_master} {avalon} {slave};set_interface_property {dma_tx_write_master} {EXPORT_OF} {dma_tx_write_master_translator.avalon_anti_master_0};add_interface {fifo_tx_in} {avalon} {master};set_interface_property {fifo_tx_in} {EXPORT_OF} {fifo_tx_in_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.dma_tx.write_master} {0};set_module_assignment {interconnect_id.fifo_tx.in} {0};" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_4.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="candy_gw_qsys" as="mm_interconnect_4" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 252 starting:altera_mm_interconnect "submodules/candy_gw_qsys_mm_interconnect_4"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>4</b> modules, <b>6</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_4"><![CDATA["<b>mm_interconnect_4</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_4"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_4</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 237 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avalon_i2s_0_av_mm1_translator</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 236 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="fifo_rx_in_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>fifo_rx_in_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:18.1:AUTO_DEVICE_FAMILY=MAX 10,IRQ_MAP=0:2,1:0,2:1,3:6,4:5,5:3,6:4,NUM_RCVRS=7,SENDER_IRQ_WIDTH=7"
   instancePathKey="candy_gw_qsys:.:irq_mapper"
   kind="altera_irq_mapper"
   version="18.1"
   name="candy_gw_qsys_irq_mapper">
  <parameter name="NUM_RCVRS" value="7" />
  <parameter name="IRQ_MAP" value="0:2,1:0,2:1,3:6,4:5,5:3,6:4" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="SENDER_IRQ_WIDTH" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 253 starting:altera_irq_mapper "submodules/candy_gw_qsys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:18.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="candy_gw_qsys:.:rst_controller"
   kind="altera_reset_controller"
   version="18.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys"
     as="rst_controller,rst_controller_001,rst_controller_002,rst_controller_003,rst_controller,rst_controller_002" />
  <instantiator
     instantiator="candy_gw_qsys_intel_generic_serial_flash_interface_top_0"
     as="rst_controller" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 252 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>candy_gw_qsys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_csr:18.1:ADD_W=6,CHIP_SELECT_BYPASS=false,CHIP_SELECT_EN=true,DEFAULT_VALUE_REG_0=1,DEFAULT_VALUE_REG_1=16,DEFAULT_VALUE_REG_2=0,DEFAULT_VALUE_REG_3=0,DEFAULT_VALUE_REG_4=0,DEFAULT_VALUE_REG_5=3,DEFAULT_VALUE_REG_6=28674,DEFAULT_VALUE_REG_7=6149"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0:.:csr_controller"
   kind="intel_generic_serial_flash_interface_csr"
   version="18.1"
   name="intel_generic_serial_flash_interface_csr">
  <parameter name="DEFAULT_VALUE_REG_0" value="1" />
  <parameter name="DEFAULT_VALUE_REG_2" value="0" />
  <parameter name="DEFAULT_VALUE_REG_1" value="16" />
  <parameter name="DEFAULT_VALUE_REG_4" value="0" />
  <parameter name="DEFAULT_VALUE_REG_3" value="0" />
  <parameter name="DEFAULT_VALUE_REG_6" value="28674" />
  <parameter name="DEFAULT_VALUE_REG_5" value="3" />
  <parameter name="CHIP_SELECT_BYPASS" value="false" />
  <parameter name="DEFAULT_VALUE_REG_7" value="6149" />
  <parameter name="ADD_W" value="6" />
  <parameter name="CHIP_SELECT_EN" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_csr/intel_generic_serial_flash_interface_csr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_intel_generic_serial_flash_interface_top_0"
     as="csr_controller" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 246 starting:intel_generic_serial_flash_interface_csr "submodules/intel_generic_serial_flash_interface_csr"</message>
   <message level="Info" culprit="csr_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_csr</b> "<b>csr_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_xip:18.1:ADDR_WIDTH=32,CHIP_SELECT_EN=true(intel_generic_serial_flash_interface_xip:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0))"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0:.:xip_controller"
   kind="intel_generic_serial_flash_interface_xip"
   version="18.1"
   name="candy_gw_qsys_intel_generic_serial_flash_interface_top_0_xip_controller">
  <parameter name="ADDR_WIDTH" value="32" />
  <parameter name="CHIP_SELECT_EN" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_xip_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/avst_fifo.vhd"
       type="VHDL" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_xip/intel_generic_serial_flash_interface_xip_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <instantiator
     instantiator="candy_gw_qsys_intel_generic_serial_flash_interface_top_0"
     as="xip_controller" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 245 starting:intel_generic_serial_flash_interface_xip "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_xip_controller"</message>
   <message level="Info" culprit="avst_fifo">"Generating: avst_fifo"</message>
   <message level="Debug" culprit="xip_controller"><![CDATA["<b>xip_controller</b>" reuses <b>intel_generic_serial_flash_interface_xip</b> "<b>submodules/avst_fifo</b>"]]></message>
   <message level="Info" culprit="xip_controller"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>xip_controller</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_xip "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_addr:18.1:ADDR_WIDTH=22,DEVICE_FAMILY=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0:.:xip_addr_adaption"
   kind="intel_generic_serial_flash_interface_addr"
   version="18.1"
   name="intel_generic_serial_flash_interface_addr">
  <parameter name="ADDR_WIDTH" value="22" />
  <parameter name="DEVICE_FAMILY" value="MAX 10" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_addr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_addr/intel_generic_serial_flash_interface_addr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_intel_generic_serial_flash_interface_top_0"
     as="xip_addr_adaption" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 245 starting:intel_generic_serial_flash_interface_addr "submodules/intel_generic_serial_flash_interface_addr"</message>
   <message level="Info" culprit="xip_addr_adaption"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_addr</b> "<b>xip_addr_adaption</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=,NUM_OUTPUTS=2,ST_CHANNEL_W=2,ST_DATA_W=32,VALID_WIDTH=1"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0:.:merlin_demultiplexer_0"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="candy_gw_qsys_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0">
  <parameter name="MERLIN_PACKET_FORMAT" value="" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="32" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_intel_generic_serial_flash_interface_top_0"
     as="merlin_demultiplexer_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 244 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_merlin_demultiplexer_0"</message>
   <message level="Info" culprit="merlin_demultiplexer_0"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>merlin_demultiplexer_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=fixed-priority,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=2,ST_DATA_W=32,USE_EXTERNAL_ARB=0"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0:.:multiplexer"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="candy_gw_qsys_intel_generic_serial_flash_interface_top_0_multiplexer">
  <parameter name="MERLIN_PACKET_FORMAT" value="" />
  <parameter name="ST_CHANNEL_W" value="2" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="fixed-priority" />
  <parameter name="ST_DATA_W" value="32" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_multiplexer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_intel_generic_serial_flash_interface_top_0"
     as="multiplexer" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 243 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_multiplexer"</message>
   <message level="Info" culprit="multiplexer"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>multiplexer</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_cmd:18.1:"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0:.:serial_flash_inf_cmd_gen_inst"
   kind="intel_generic_serial_flash_interface_cmd"
   version="18.1"
   name="intel_generic_serial_flash_interface_cmd">
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_cmd.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_cmd/intel_generic_serial_flash_interface_cmd_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_intel_generic_serial_flash_interface_top_0"
     as="serial_flash_inf_cmd_gen_inst" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 242 starting:intel_generic_serial_flash_interface_cmd "submodules/intel_generic_serial_flash_interface_cmd"</message>
   <message level="Info" culprit="serial_flash_inf_cmd_gen_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_cmd</b> "<b>serial_flash_inf_cmd_gen_inst</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_if_ctrl:18.1:DATA_LENGTH=4,DATA_WIDTH=STANDARD,DEV_FAMILY=MAX 10,DISABLE_ASMIBLOCK=false,ENABLE_SIM=false,ENABLE_SIM_MODEL=false,MODE_LENGTH=4,NCS_LENGTH=1,NCS_NUM=1,USE_GPIO=true(intel_generic_serial_flash_interface_if_ctrl:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0))(intel_generic_serial_flash_interface_if_ctrl:18.1:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0))"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0:.:qspi_inf_inst"
   kind="intel_generic_serial_flash_interface_if_ctrl"
   version="18.1"
   name="candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst">
  <parameter name="MODE_LENGTH" value="4" />
  <parameter name="DATA_WIDTH" value="STANDARD" />
  <parameter name="USE_GPIO" value="true" />
  <parameter name="DISABLE_ASMIBLOCK" value="false" />
  <parameter name="DEV_FAMILY" value="MAX 10" />
  <parameter name="NCS_LENGTH" value="1" />
  <parameter name="DATA_LENGTH" value="4" />
  <parameter name="ENABLE_SIM_MODEL" value="false" />
  <parameter name="NCS_NUM" value="1" />
  <parameter name="ENABLE_SIM" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_asmiblock.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/intel_generic_serial_flash_interface_gpio.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/qspi_inf_mux.vhd"
       type="VHDL" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/inf_sc_fifo_ser_data.vhd"
       type="VHDL" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/pgm/intel_generic_serial_flash_interface/intel_generic_serial_flash_interface_if_ctrl/intel_generic_serial_flash_interface_if_ctrl_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <instantiator
     instantiator="candy_gw_qsys_intel_generic_serial_flash_interface_top_0"
     as="qspi_inf_inst" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 241 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst"</message>
   <message level="Info" culprit="qspi_inf_mux">"Generating: qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data">"Generating: inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="qspi_inf_inst"><![CDATA["<b>qspi_inf_inst</b>" reuses <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>submodules/inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Info" culprit="qspi_inf_inst"><![CDATA["<b>intel_generic_serial_flash_interface_top_0</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_inst</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 1 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux"</message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>inf_sc_fifo_ser_data</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_nios2_gen2_unit:18.1:bht_ramBlockType=Automatic,breakAbsoluteAddr=69208096,breakOffset=32,breakSlave=None,breakSlave_derived=nios2_0.debug_mem_slave,cdx_enabled=false,clockFrequency=100000000,cpuArchRev=1,cpuID=0,cpuReset=false,cpu_name=cpu,customInstSlavesSystemInfo=&lt;info/&gt;,dataAddrWidth=27,dataMasterHighPerformanceAddrWidth=1,dataMasterHighPerformanceMapParam=,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;avalon_wb.s1&apos; start=&apos;0x4201000&apos; end=&apos;0x4201400&apos; type=&apos;avalon_wb.s1&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x4201400&apos; end=&apos;0x4201800&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;slave name=&apos;dma_tx.control_port_slave&apos; start=&apos;0x4201A00&apos; end=&apos;0x4201A20&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x4201A20&apos; end=&apos;0x4201A40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;avalon_pwm_0.s1&apos; start=&apos;0x4201A40&apos; end=&apos;0x4201A60&apos; type=&apos;avalon_pwm.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4201A60&apos; end=&apos;0x4201A80&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x4201A80&apos; end=&apos;0x4201AA0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;fifo_rx.in_csr&apos; start=&apos;0x4201AA0&apos; end=&apos;0x4201AC0&apos; type=&apos;altera_avalon_fifo.in_csr&apos; /&gt;&lt;slave name=&apos;dma_rx.control_port_slave&apos; start=&apos;0x4201AC0&apos; end=&apos;0x4201AE0&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;avalon_i2s_0.s1&apos; start=&apos;0x4201AE0&apos; end=&apos;0x4201AF0&apos; type=&apos;avalon_i2s.s1&apos; /&gt;&lt;slave name=&apos;pio_6.s1&apos; start=&apos;0x4201AF0&apos; end=&apos;0x4201B00&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_3.s1&apos; start=&apos;0x4201B00&apos; end=&apos;0x4201B10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x4201B10&apos; end=&apos;0x4201B20&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_5.s1&apos; start=&apos;0x4201B20&apos; end=&apos;0x4201B30&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_4.s1&apos; start=&apos;0x4201B30&apos; end=&apos;0x4201B40&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x4201B40&apos; end=&apos;0x4201B50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x4201B50&apos; end=&apos;0x4201B58&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4201B58&apos; end=&apos;0x4201B60&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtaguart_0.avalon_jtag_slave&apos; start=&apos;0x4201B60&apos; end=&apos;0x4201B68&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,data_master_high_performance_paddr_base=0,data_master_high_performance_paddr_top=0,data_master_paddr_base=0,data_master_paddr_top=0,dcache_bursts=false,dcache_bursts_derived=false,dcache_lineSize_derived=32,dcache_numTCDM=0,dcache_ramBlockType=Automatic,dcache_size=2048,dcache_size_derived=2048,dcache_tagramBlockType=Automatic,dcache_victim_buf_impl=ram,debug_OCIOnchipTrace=_128,debug_assignJtagInstanceID=false,debug_datatrace=false,debug_datatrigger=0,debug_debugReqSignals=false,debug_enabled=true,debug_hwbreakpoint=0,debug_insttrace=false,debug_jtagInstanceID=0,debug_offchiptrace=false,debug_onchiptrace=false,debug_traceStorage=onchip_trace,debug_traceType=none,debug_triggerArming=true,deviceFamilyName=MAX 10,deviceFeaturesSystemInfo=ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1,dividerType=no_div,exceptionAbsoluteAddr=32,exceptionOffset=32,exceptionSlave=new_sdram_controller_0.s1,faAddrWidth=1,faSlaveMapParam=,fa_cache_line=2,fa_cache_linesize=0,flash_instruction_master_paddr_base=0,flash_instruction_master_paddr_top=0,icache_burstType=None,icache_numTCIM=0,icache_ramBlockType=Automatic,icache_size=4096,icache_tagramBlockType=Automatic,impl=Fast,instAddrWidth=27,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;/address-map&gt;,instructionMasterHighPerformanceAddrWidth=1,instructionMasterHighPerformanceMapParam=,instruction_master_high_performance_paddr_base=0,instruction_master_high_performance_paddr_top=0,instruction_master_paddr_base=0,instruction_master_paddr_top=0,internalIrqMaskSystemInfo=0,io_regionbase=0,io_regionsize=0,master_addr_map=false,mmu_TLBMissExcAbsAddr=0,mmu_TLBMissExcOffset=0,mmu_TLBMissExcSlave=None,mmu_autoAssignTlbPtrSz=true,mmu_enabled=false,mmu_processIDNumBits=8,mmu_ramBlockType=Automatic,mmu_tlbNumWays=16,mmu_tlbPtrSz=7,mmu_udtlbNumEntries=6,mmu_uitlbNumEntries=4,mpu_enabled=false,mpu_minDataRegionSize=12,mpu_minInstRegionSize=12,mpu_numOfDataRegion=8,mpu_numOfInstRegion=8,mpu_useLimit=false,mpx_enabled=false,multiplierType=mul_fast32,ocimem_ramBlockType=Automatic,ocimem_ramInit=false,regfile_ramBlockType=Automatic,register_file_por=false,resetAbsoluteAddr=68157440,resetOffset=0,resetSlave=onchip_flash_0.data,resetrequest_enabled=true,setting_HBreakTest=false,setting_HDLSimCachesCleared=true,setting_activateMonitors=true,setting_activateTestEndChecker=false,setting_activateTrace=false,setting_allow_break_inst=false,setting_alwaysEncrypt=true,setting_asic_add_scan_mode_input=false,setting_asic_enabled=false,setting_asic_synopsys_translate_on_off=false,setting_asic_third_party_synthesis=false,setting_avalonDebugPortPresent=false,setting_bhtPtrSz=8,setting_bigEndian=false,setting_bit31BypassDCache=true,setting_branchPredictionType=Dynamic,setting_breakslaveoveride=false,setting_clearXBitsLDNonBypass=true,setting_dc_ecc_present=true,setting_disableocitrace=false,setting_dtcm_ecc_present=true,setting_ecc_present=false,setting_ecc_sim_test_ports=false,setting_exportPCB=false,setting_export_large_RAMs=false,setting_exportdebuginfo=false,setting_exportvectors=false,setting_fast_register_read=false,setting_ic_ecc_present=true,setting_interruptControllerType=External,setting_ioregionBypassDCache=false,setting_itcm_ecc_present=true,setting_mmu_ecc_present=true,setting_oci_export_jtag_signals=false,setting_oci_version=1,setting_preciseIllegalMemAccessException=false,setting_removeRAMinit=false,setting_rf_ecc_present=true,setting_shadowRegisterSets=7,setting_showInternalSettings=false,setting_showUnpublishedSettings=false,setting_support31bitdcachebypass=true,setting_usedesignware=false,shifterType=fast_le_shift,stratix_dspblock_shift_mul=false,tightlyCoupledDataMaster0AddrWidth=1,tightlyCoupledDataMaster0MapParam=,tightlyCoupledDataMaster1AddrWidth=1,tightlyCoupledDataMaster1MapParam=,tightlyCoupledDataMaster2AddrWidth=1,tightlyCoupledDataMaster2MapParam=,tightlyCoupledDataMaster3AddrWidth=1,tightlyCoupledDataMaster3MapParam=,tightlyCoupledInstructionMaster0AddrWidth=1,tightlyCoupledInstructionMaster0MapParam=,tightlyCoupledInstructionMaster1AddrWidth=1,tightlyCoupledInstructionMaster1MapParam=,tightlyCoupledInstructionMaster2AddrWidth=1,tightlyCoupledInstructionMaster2MapParam=,tightlyCoupledInstructionMaster3AddrWidth=1,tightlyCoupledInstructionMaster3MapParam=,tightly_coupled_data_master_0_paddr_base=0,tightly_coupled_data_master_0_paddr_top=0,tightly_coupled_data_master_1_paddr_base=0,tightly_coupled_data_master_1_paddr_top=0,tightly_coupled_data_master_2_paddr_base=0,tightly_coupled_data_master_2_paddr_top=0,tightly_coupled_data_master_3_paddr_base=0,tightly_coupled_data_master_3_paddr_top=0,tightly_coupled_instruction_master_0_paddr_base=0,tightly_coupled_instruction_master_0_paddr_top=0,tightly_coupled_instruction_master_1_paddr_base=0,tightly_coupled_instruction_master_1_paddr_top=0,tightly_coupled_instruction_master_2_paddr_base=0,tightly_coupled_instruction_master_2_paddr_top=0,tightly_coupled_instruction_master_3_paddr_base=0,tightly_coupled_instruction_master_3_paddr_top=0,tmr_enabled=false,tracefilename=,translate_off= &quot;synthesis translate_off&quot; ,translate_on= &quot;synthesis translate_on&quot;  ,userDefinedSettings="
   instancePathKey="candy_gw_qsys:.:nios2_0:.:cpu"
   kind="altera_nios2_gen2_unit"
   version="18.1"
   name="candy_gw_qsys_nios2_0_cpu">
  <parameter name="icache_burstType" value="None" />
  <parameter name="setting_oci_version" value="1" />
  <parameter name="mpx_enabled" value="false" />
  <parameter name="ocimem_ramBlockType" value="Automatic" />
  <parameter name="dcache_victim_buf_impl" value="ram" />
  <parameter name="setting_exportPCB" value="false" />
  <parameter name="setting_ic_ecc_present" value="true" />
  <parameter name="dcache_size_derived" value="2048" />
  <parameter name="mmu_udtlbNumEntries" value="6" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_top" value="0" />
  <parameter
     name="deviceFeaturesSystemInfo"
     value="ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 ANY_QFP 0 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 COMPILER_SUPPORT 1 DSP 1 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 0 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 0 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 0 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 1 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 HARDCOPY 0 HAS_18_BIT_MULTS 0 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 1 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 0 HAS_BSDL_FILE_GENERATION 0 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 0 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 0 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 0 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 0 HAS_FPGA_XCHANGE_SUPPORT 0 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSPICE_WRITER_SUPPORT 0 HAS_HSSI_POWER_CALCULATOR 1 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 0 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PDN_MODEL_STATUS 1 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 0 HAS_POWER_BINNING_LIMITS_DATA 1 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 0 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 0 IFP_USE_LEGACY_IO_CHECKER 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_BARE_DIE 0 IS_CONFIG_ROM 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_REVE_SILICON 0 IS_SDM_ONLY_PACKAGE 0 IS_SMI_PART 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 0 M10K_MEMORY 0 M144K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_LISTED 0 NOT_MIGRATABLE 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_PIN_OUT 0 NO_POF 0 NO_RPE_SUPPORT 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 0 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_TDC_SUPPORT 0 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 0 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QFIT_IN_DEVELOPMENT 0 QMAP_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_CRC 1 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 SUPPORT_HIGH_SPEED_HPS 0 TMV_RUN_CUSTOMIZABLE_VIEWER 0 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_OCT_AUTO_CALIBRATION 1 USE_RELAX_IO_ASSIGNMENT_RULES 1 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1" />
  <parameter name="bht_ramBlockType" value="Automatic" />
  <parameter name="instruction_master_high_performance_paddr_base" value="0" />
  <parameter name="mmu_TLBMissExcSlave" value="None" />
  <parameter name="impl" value="Fast" />
  <parameter name="regfile_ramBlockType" value="Automatic" />
  <parameter name="dcache_size" value="2048" />
  <parameter name="tightly_coupled_data_master_0_paddr_top" value="0" />
  <parameter name="breakOffset" value="32" />
  <parameter name="breakSlave" value="None" />
  <parameter name="setting_branchPredictionType" value="Dynamic" />
  <parameter name="exceptionOffset" value="32" />
  <parameter name="flash_instruction_master_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster0MapParam" value="" />
  <parameter name="cpu_name" value="cpu" />
  <parameter name="tightlyCoupledInstructionMaster1MapParam" value="" />
  <parameter name="breakAbsoluteAddr" value="69208096" />
  <parameter name="setting_activateTrace" value="false" />
  <parameter name="debug_offchiptrace" value="false" />
  <parameter name="setting_avalonDebugPortPresent" value="false" />
  <parameter name="dcache_numTCDM" value="0" />
  <parameter name="setting_ecc_sim_test_ports" value="false" />
  <parameter name="tightlyCoupledInstructionMaster0AddrWidth" value="1" />
  <parameter name="setting_showUnpublishedSettings" value="false" />
  <parameter name="tightly_coupled_data_master_2_paddr_base" value="0" />
  <parameter name="debug_debugReqSignals" value="false" />
  <parameter name="master_addr_map" value="false" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_base" value="0" />
  <parameter name="mmu_processIDNumBits" value="8" />
  <parameter name="tightlyCoupledDataMaster3AddrWidth" value="1" />
  <parameter name="debug_onchiptrace" value="false" />
  <parameter name="setting_rf_ecc_present" value="true" />
  <parameter name="resetAbsoluteAddr" value="68157440" />
  <parameter name="tightly_coupled_data_master_1_paddr_top" value="0" />
  <parameter name="ocimem_ramInit" value="false" />
  <parameter name="internalIrqMaskSystemInfo" value="0" />
  <parameter name="instruction_master_paddr_top" value="0" />
  <parameter name="cpuArchRev" value="1" />
  <parameter name="setting_dtcm_ecc_present" value="true" />
  <parameter name="exceptionAbsoluteAddr" value="32" />
  <parameter name="setting_interruptControllerType" value="External" />
  <parameter name="dcache_tagramBlockType" value="Automatic" />
  <parameter name="debug_insttrace" value="false" />
  <parameter name="icache_size" value="4096" />
  <parameter name="setting_itcm_ecc_present" value="true" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_base" value="0" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;avalon_wb.s1&apos; start=&apos;0x4201000&apos; end=&apos;0x4201400&apos; type=&apos;avalon_wb.s1&apos; /&gt;&lt;slave name=&apos;vic_0.csr_access&apos; start=&apos;0x4201400&apos; end=&apos;0x4201800&apos; type=&apos;altera_vic.csr_access&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;slave name=&apos;dma_tx.control_port_slave&apos; start=&apos;0x4201A00&apos; end=&apos;0x4201A20&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;timer_0.s1&apos; start=&apos;0x4201A20&apos; end=&apos;0x4201A40&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;avalon_pwm_0.s1&apos; start=&apos;0x4201A40&apos; end=&apos;0x4201A60&apos; type=&apos;avalon_pwm.s1&apos; /&gt;&lt;slave name=&apos;uart_0.s1&apos; start=&apos;0x4201A60&apos; end=&apos;0x4201A80&apos; type=&apos;altera_avalon_uart.s1&apos; /&gt;&lt;slave name=&apos;sys_clk_timer.s1&apos; start=&apos;0x4201A80&apos; end=&apos;0x4201AA0&apos; type=&apos;altera_avalon_timer.s1&apos; /&gt;&lt;slave name=&apos;fifo_rx.in_csr&apos; start=&apos;0x4201AA0&apos; end=&apos;0x4201AC0&apos; type=&apos;altera_avalon_fifo.in_csr&apos; /&gt;&lt;slave name=&apos;dma_rx.control_port_slave&apos; start=&apos;0x4201AC0&apos; end=&apos;0x4201AE0&apos; type=&apos;altera_avalon_dma.control_port_slave&apos; /&gt;&lt;slave name=&apos;avalon_i2s_0.s1&apos; start=&apos;0x4201AE0&apos; end=&apos;0x4201AF0&apos; type=&apos;avalon_i2s.s1&apos; /&gt;&lt;slave name=&apos;pio_6.s1&apos; start=&apos;0x4201AF0&apos; end=&apos;0x4201B00&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_3.s1&apos; start=&apos;0x4201B00&apos; end=&apos;0x4201B10&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_1.s1&apos; start=&apos;0x4201B10&apos; end=&apos;0x4201B20&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_5.s1&apos; start=&apos;0x4201B20&apos; end=&apos;0x4201B30&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;pio_4.s1&apos; start=&apos;0x4201B30&apos; end=&apos;0x4201B40&apos; type=&apos;altera_avalon_pio.s1&apos; /&gt;&lt;slave name=&apos;altpll_0.pll_slave&apos; start=&apos;0x4201B40&apos; end=&apos;0x4201B50&apos; type=&apos;altpll.pll_slave&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.csr&apos; start=&apos;0x4201B50&apos; end=&apos;0x4201B58&apos; type=&apos;altera_onchip_flash.csr&apos; /&gt;&lt;slave name=&apos;sysid.control_slave&apos; start=&apos;0x4201B58&apos; end=&apos;0x4201B60&apos; type=&apos;altera_avalon_sysid_qsys.control_slave&apos; /&gt;&lt;slave name=&apos;jtaguart_0.avalon_jtag_slave&apos; start=&apos;0x4201B60&apos; end=&apos;0x4201B68&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="mpu_enabled" value="false" />
  <parameter name="setting_ecc_present" value="false" />
  <parameter name="mmu_TLBMissExcAbsAddr" value="0" />
  <parameter name="mpu_useLimit" value="false" />
  <parameter name="stratix_dspblock_shift_mul" value="false" />
  <parameter name="icache_numTCIM" value="0" />
  <parameter name="setting_usedesignware" value="false" />
  <parameter name="tightlyCoupledDataMaster3MapParam" value="" />
  <parameter name="instruction_master_high_performance_paddr_top" value="0" />
  <parameter name="setting_ioregionBypassDCache" value="false" />
  <parameter name="mmu_TLBMissExcOffset" value="0" />
  <parameter name="mmu_enabled" value="false" />
  <parameter name="mmu_uitlbNumEntries" value="4" />
  <parameter name="register_file_por" value="false" />
  <parameter name="faAddrWidth" value="1" />
  <parameter name="tightlyCoupledInstructionMaster2MapParam" value="" />
  <parameter name="tightly_coupled_data_master_3_paddr_top" value="0" />
  <parameter name="tightlyCoupledDataMaster1AddrWidth" value="1" />
  <parameter name="setting_activateTestEndChecker" value="false" />
  <parameter name="cpuID" value="0" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="setting_asic_enabled" value="false" />
  <parameter name="exceptionSlave" value="new_sdram_controller_0.s1" />
  <parameter name="setting_HDLSimCachesCleared" value="true" />
  <parameter name="debug_triggerArming" value="true" />
  <parameter name="debug_OCIOnchipTrace" value="_128" />
  <parameter name="dataAddrWidth" value="27" />
  <parameter name="setting_bit31BypassDCache" value="true" />
  <parameter name="instAddrWidth" value="27" />
  <parameter name="setting_asic_add_scan_mode_input" value="false" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_top" value="0" />
  <parameter name="io_regionbase" value="0" />
  <parameter name="setting_shadowRegisterSets" value="7" />
  <parameter name="icache_ramBlockType" value="Automatic" />
  <parameter name="data_master_paddr_top" value="0" />
  <parameter name="translate_on" value=" &quot;synthesis translate_on&quot;  " />
  <parameter name="faSlaveMapParam" value="" />
  <parameter name="setting_clearXBitsLDNonBypass" value="true" />
  <parameter name="tightly_coupled_instruction_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledDataMaster0AddrWidth" value="1" />
  <parameter name="mmu_autoAssignTlbPtrSz" value="true" />
  <parameter name="fa_cache_line" value="2" />
  <parameter name="debug_assignJtagInstanceID" value="false" />
  <parameter name="instruction_master_paddr_base" value="0" />
  <parameter name="userDefinedSettings" value="" />
  <parameter name="clockFrequency" value="100000000" />
  <parameter name="setting_activateMonitors" value="true" />
  <parameter name="resetOffset" value="0" />
  <parameter name="dcache_ramBlockType" value="Automatic" />
  <parameter name="dataMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="tightlyCoupledDataMaster2MapParam" value="" />
  <parameter name="tightlyCoupledInstructionMaster2AddrWidth" value="1" />
  <parameter name="tightly_coupled_instruction_master_0_paddr_top" value="0" />
  <parameter name="setting_allow_break_inst" value="false" />
  <parameter name="setting_asic_third_party_synthesis" value="false" />
  <parameter name="io_regionsize" value="0" />
  <parameter name="mpu_minInstRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_3_paddr_base" value="0" />
  <parameter name="translate_off" value=" &quot;synthesis translate_off&quot; " />
  <parameter name="mpu_numOfInstRegion" value="8" />
  <parameter name="flash_instruction_master_paddr_base" value="0" />
  <parameter name="setting_exportdebuginfo" value="false" />
  <parameter name="mmu_tlbPtrSz" value="7" />
  <parameter name="cpuReset" value="false" />
  <parameter name="resetSlave" value="onchip_flash_0.data" />
  <parameter name="dcache_bursts_derived" value="false" />
  <parameter name="multiplierType" value="mul_fast32" />
  <parameter name="setting_removeRAMinit" value="false" />
  <parameter name="icache_tagramBlockType" value="Automatic" />
  <parameter name="debug_traceStorage" value="onchip_trace" />
  <parameter name="setting_preciseIllegalMemAccessException" value="false" />
  <parameter name="fa_cache_linesize" value="0" />
  <parameter name="setting_mmu_ecc_present" value="true" />
  <parameter name="debug_datatrace" value="false" />
  <parameter name="setting_HBreakTest" value="false" />
  <parameter name="debug_hwbreakpoint" value="0" />
  <parameter name="tightlyCoupledInstructionMaster3MapParam" value="" />
  <parameter name="dataMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_data_master_2_paddr_top" value="0" />
  <parameter name="setting_disableocitrace" value="false" />
  <parameter name="setting_bigEndian" value="false" />
  <parameter name="mpu_minDataRegionSize" value="12" />
  <parameter name="tightly_coupled_data_master_1_paddr_base" value="0" />
  <parameter name="tightlyCoupledInstructionMaster1AddrWidth" value="1" />
  <parameter name="debug_jtagInstanceID" value="0" />
  <parameter name="setting_showInternalSettings" value="false" />
  <parameter name="setting_breakslaveoveride" value="false" />
  <parameter name="debug_traceType" value="none" />
  <parameter name="instructionMasterHighPerformanceMapParam" value="" />
  <parameter name="tightly_coupled_instruction_master_2_paddr_top" value="0" />
  <parameter name="setting_alwaysEncrypt" value="true" />
  <parameter name="setting_oci_export_jtag_signals" value="false" />
  <parameter name="tightly_coupled_instruction_master_3_paddr_base" value="0" />
  <parameter name="data_master_high_performance_paddr_top" value="0" />
  <parameter name="dcache_lineSize_derived" value="32" />
  <parameter name="deviceFamilyName" value="MAX 10" />
  <parameter name="debug_datatrigger" value="0" />
  <parameter name="tightlyCoupledDataMaster2AddrWidth" value="1" />
  <parameter name="debug_enabled" value="true" />
  <parameter name="setting_export_large_RAMs" value="false" />
  <parameter name="tightlyCoupledDataMaster1MapParam" value="" />
  <parameter name="setting_dc_ecc_present" value="true" />
  <parameter name="setting_support31bitdcachebypass" value="true" />
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;new_sdram_controller_0.s1&apos; start=&apos;0x0&apos; end=&apos;0x2000000&apos; type=&apos;altera_avalon_new_sdram_controller.s1&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_mem&apos; start=&apos;0x3000000&apos; end=&apos;0x4000000&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_mem&apos; /&gt;&lt;slave name=&apos;onchip_flash_0.data&apos; start=&apos;0x4100000&apos; end=&apos;0x418C000&apos; type=&apos;altera_onchip_flash.data&apos; /&gt;&lt;slave name=&apos;nios2_0.debug_mem_slave&apos; start=&apos;0x4200800&apos; end=&apos;0x4201000&apos; type=&apos;altera_nios2_gen2.debug_mem_slave&apos; /&gt;&lt;slave name=&apos;intel_generic_serial_flash_interface_top_0.avl_csr&apos; start=&apos;0x4201900&apos; end=&apos;0x4201A00&apos; type=&apos;intel_generic_serial_flash_interface_top.avl_csr&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="dividerType" value="no_div" />
  <parameter name="setting_bhtPtrSz" value="8" />
  <parameter name="setting_exportvectors" value="false" />
  <parameter name="tmr_enabled" value="false" />
  <parameter name="data_master_paddr_base" value="0" />
  <parameter name="breakSlave_derived" value="nios2_0.debug_mem_slave" />
  <parameter name="tightlyCoupledInstructionMaster3AddrWidth" value="1" />
  <parameter name="mpu_numOfDataRegion" value="8" />
  <parameter name="tightly_coupled_data_master_0_paddr_base" value="0" />
  <parameter name="mmu_ramBlockType" value="Automatic" />
  <parameter name="data_master_high_performance_paddr_base" value="0" />
  <parameter name="cdx_enabled" value="false" />
  <parameter name="customInstSlavesSystemInfo" value="&lt;info/&gt;" />
  <parameter name="tightlyCoupledInstructionMaster0MapParam" value="" />
  <parameter name="dcache_bursts" value="false" />
  <parameter name="tracefilename" value="" />
  <parameter name="instructionMasterHighPerformanceAddrWidth" value="1" />
  <parameter name="setting_asic_synopsys_translate_on_off" value="false" />
  <parameter name="setting_fast_register_read" value="false" />
  <parameter name="mmu_tlbNumWays" value="16" />
  <parameter name="shifterType" value="fast_le_shift" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu.ocp"
       type="OTHER"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu.v"
       type="VERILOG_ENCRYPT"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_bht_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_dc_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_debug_slave_sysclk.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_debug_slave_tck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_debug_slave_wrapper.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_ic_tag_ram.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_mult_cell.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_ociram_default_contents.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_rf_ram_a.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_rf_ram_b.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_nios2_0_cpu_test_bench.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/nios2_ip/altera_nios2_gen2/altera_nios2_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_nios2_0" as="cpu" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 241 starting:altera_nios2_gen2_unit "submodules/candy_gw_qsys_nios2_0_cpu"</message>
   <message level="Info" culprit="cpu">Starting RTL generation for module 'candy_gw_qsys_nios2_0_cpu'</message>
   <message level="Info" culprit="cpu">  Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=candy_gw_qsys_nios2_0_cpu --dir=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1991_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/shun/AppData/Local/Temp/alt8438_6976490608486871874.dir/1991_cpu_gen//candy_gw_qsys_nios2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:28 (*) Starting Nios II generation</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:28 (*)   Checking for plaintext license.</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:29 (*)   Plaintext license not found.</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:29 (*)   Checking for encrypted license (non-evaluation).</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)   Encrypted license found.  SOF will not be time-limited.</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)   Elaborating CPU configuration settings</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)   Creating all objects for CPU</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)     Testbench</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)     Instruction decoding</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)       Instruction fields</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:30 (*)       Instruction decodes</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)       Signals for RTL simulation waveforms</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)       Instruction controls</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)     Pipeline frontend</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:31 (*)     Pipeline backend</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:33 (*)   Generating RTL from CPU objects</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:34 (*)   Creating encrypted RTL</message>
   <message level="Info" culprit="cpu"># 2020.06.25 23:47:35 (*) Done Nios II generation</message>
   <message level="Info" culprit="cpu">Done RTL generation for module 'candy_gw_qsys_nios2_0_cpu'</message>
   <message level="Info" culprit="cpu"><![CDATA["<b>nios2_0</b>" instantiated <b>altera_nios2_gen2_unit</b> "<b>cpu</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic_csr:18.1:AUTO_I1_INTERRUPTS_USED=0,DAISY_CHAIN_ENABLE=0,NUMBER_OF_INT_PORTS=7,RIL_WIDTH=6,RRS_WIDTH=6"
   instancePathKey="candy_gw_qsys:.:vic_0:.:vic_csr"
   kind="altera_vic_csr"
   version="18.1"
   name="altera_vic_csr">
  <parameter name="AUTO_I1_INTERRUPTS_USED" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/csr/altera_vic_csr_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_vic_0" as="vic_csr" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 240 starting:altera_vic_csr "submodules/altera_vic_csr"</message>
   <message level="Info" culprit="vic_csr"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_csr</b> "<b>vic_csr</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic_priority:18.1:DATA_WIDTH=19,NUMBER_OF_INT_PORTS=7,PRIORITY_LATENCY=3,PRIORITY_WIDTH=6"
   instancePathKey="candy_gw_qsys:.:vic_0:.:vic_priority"
   kind="altera_vic_priority"
   version="18.1"
   name="altera_vic_priority">
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_priority.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_compare2.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_compare4.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/priority/altera_vic_priority_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_vic_0" as="vic_priority" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 239 starting:altera_vic_priority "submodules/altera_vic_priority"</message>
   <message level="Info" culprit="vic_priority"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_priority</b> "<b>vic_priority</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_vic_vector:18.1:DAISY_CHAIN_ENABLE=0"
   instancePathKey="candy_gw_qsys:.:vic_0:.:vic_vector"
   kind="altera_vic_vector"
   version="18.1"
   name="altera_vic_vector">
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_vic_vector.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/altera_vectored_interrupt_controller/vector/altera_vic_vector_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_vic_0" as="vic_vector" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 238 starting:altera_vic_vector "submodules/altera_vic_vector"</message>
   <message level="Info" culprit="vic_vector"><![CDATA["<b>vic_0</b>" instantiated <b>altera_vic_vector</b> "<b>vic_vector</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=3,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=3,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:avalon_i2s_0_av_mm1_translator"
   kind="altera_merlin_master_translator"
   version="18.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_0"
     as="avalon_i2s_0_av_mm1_translator" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_1"
     as="avalon_i2s_0_av_mm2_translator" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="nios2_0_data_master_translator,nios2_0_instruction_master_translator,dma_tx_read_master_translator,dma_rx_write_master_translator" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_3"
     as="dma_rx_read_master_translator" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_4"
     as="dma_tx_write_master_translator" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 237 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>avalon_i2s_0_av_mm1_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:18.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=100000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=3,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=0,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=0,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:fifo_rx_in_translator"
   kind="altera_merlin_slave_translator"
   version="18.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_0"
     as="fifo_rx_in_translator" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_1"
     as="fifo_tx_out_translator" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="jtaguart_0_avalon_jtag_slave_translator,intel_generic_serial_flash_interface_top_0_avl_csr_translator,intel_generic_serial_flash_interface_top_0_avl_mem_translator,dma_rx_control_port_slave_translator,dma_tx_control_port_slave_translator,sysid_control_slave_translator,onchip_flash_0_csr_translator,vic_0_csr_access_translator,onchip_flash_0_data_translator,nios2_0_debug_mem_slave_translator,fifo_rx_in_csr_translator,altpll_0_pll_slave_translator,new_sdram_controller_0_s1_translator,sys_clk_timer_s1_translator,pio_4_s1_translator,pio_5_s1_translator,pio_1_s1_translator,pio_3_s1_translator,pio_6_s1_translator,uart_0_s1_translator,avalon_pwm_0_s1_translator,avalon_wb_s1_translator,timer_0_s1_translator,avalon_i2s_0_s1_translator" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_3"
     as="fifo_rx_out_translator" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_4"
     as="fifo_tx_in_translator" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 236 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="fifo_rx_in_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>fifo_rx_in_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:18.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;fifo_rx_in_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000000000000&quot;
   end=&quot;0x00000000000000004&quot;
   responds=&quot;0&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=54,PKT_ADDR_SIDEBAND_L=54,PKT_BEGIN_BURST=56,PKT_BURSTWRAP_H=48,PKT_BURSTWRAP_L=48,PKT_BURST_SIZE_H=51,PKT_BURST_SIZE_L=49,PKT_BURST_TYPE_H=53,PKT_BURST_TYPE_L=52,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=47,PKT_BYTE_CNT_L=45,PKT_CACHE_H=67,PKT_CACHE_L=64,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=55,PKT_DATA_SIDEBAND_L=55,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_ORI_BURST_SIZE_H=72,PKT_ORI_BURST_SIZE_L=70,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_QOS_H=57,PKT_QOS_L=57,PKT_RESPONSE_STATUS_H=69,PKT_RESPONSE_STATUS_L=68,PKT_SRC_ID_H=58,PKT_SRC_ID_L=58,PKT_THREAD_ID_H=60,PKT_THREAD_ID_L=60,PKT_TRANS_COMPRESSED_READ=39,PKT_TRANS_EXCLUSIVE=44,PKT_TRANS_LOCK=43,PKT_TRANS_POSTED=40,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=1,ST_DATA_W=73,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:avalon_i2s_0_av_mm1_agent"
   kind="altera_merlin_master_agent"
   version="18.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_0"
     as="avalon_i2s_0_av_mm1_agent" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_1"
     as="avalon_i2s_0_av_mm2_agent" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="nios2_0_data_master_agent,nios2_0_instruction_master_agent,dma_tx_read_master_agent,dma_rx_write_master_agent" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 235 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="avalon_i2s_0_av_mm1_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>avalon_i2s_0_av_mm1_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:18.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_BEGIN_BURST=56,PKT_BURSTWRAP_H=48,PKT_BURSTWRAP_L=48,PKT_BURST_SIZE_H=51,PKT_BURST_SIZE_L=49,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=47,PKT_BYTE_CNT_L=45,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_ORI_BURST_SIZE_H=72,PKT_ORI_BURST_SIZE_L=70,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_RESPONSE_STATUS_H=69,PKT_RESPONSE_STATUS_L=68,PKT_SRC_ID_H=58,PKT_SRC_ID_L=58,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=39,PKT_TRANS_LOCK=43,PKT_TRANS_POSTED=40,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=1,ST_DATA_W=73,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:fifo_rx_in_agent"
   kind="altera_merlin_slave_agent"
   version="18.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_0" as="fifo_rx_in_agent" />
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_1" as="fifo_tx_out_agent" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="jtaguart_0_avalon_jtag_slave_agent,intel_generic_serial_flash_interface_top_0_avl_csr_agent,intel_generic_serial_flash_interface_top_0_avl_mem_agent,dma_rx_control_port_slave_agent,dma_tx_control_port_slave_agent,sysid_control_slave_agent,onchip_flash_0_csr_agent,vic_0_csr_access_agent,onchip_flash_0_data_agent,nios2_0_debug_mem_slave_agent,fifo_rx_in_csr_agent,altpll_0_pll_slave_agent,new_sdram_controller_0_s1_agent,sys_clk_timer_s1_agent,pio_4_s1_agent,pio_5_s1_agent,pio_1_s1_agent,pio_3_s1_agent,pio_6_s1_agent,uart_0_s1_agent,avalon_pwm_0_s1_agent,avalon_wb_s1_agent,timer_0_s1_agent,avalon_i2s_0_s1_agent" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 234 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="fifo_rx_in_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>fifo_rx_in_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=74,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:fifo_rx_in_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="18.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_0"
     as="fifo_rx_in_agent_rsp_fifo,fifo_rx_in_agent_rdata_fifo" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_1"
     as="fifo_tx_out_agent_rsp_fifo,fifo_tx_out_agent_rdata_fifo" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="jtaguart_0_avalon_jtag_slave_agent_rsp_fifo,intel_generic_serial_flash_interface_top_0_avl_csr_agent_rsp_fifo,intel_generic_serial_flash_interface_top_0_avl_mem_agent_rsp_fifo,dma_rx_control_port_slave_agent_rsp_fifo,dma_tx_control_port_slave_agent_rsp_fifo,sysid_control_slave_agent_rsp_fifo,onchip_flash_0_csr_agent_rsp_fifo,vic_0_csr_access_agent_rsp_fifo,onchip_flash_0_data_agent_rsp_fifo,nios2_0_debug_mem_slave_agent_rsp_fifo,fifo_rx_in_csr_agent_rsp_fifo,altpll_0_pll_slave_agent_rsp_fifo,altpll_0_pll_slave_agent_rdata_fifo,new_sdram_controller_0_s1_agent_rsp_fifo,new_sdram_controller_0_s1_agent_rdata_fifo,sys_clk_timer_s1_agent_rsp_fifo,pio_4_s1_agent_rsp_fifo,pio_5_s1_agent_rsp_fifo,pio_1_s1_agent_rsp_fifo,pio_3_s1_agent_rsp_fifo,pio_6_s1_agent_rsp_fifo,uart_0_s1_agent_rsp_fifo,avalon_pwm_0_s1_agent_rsp_fifo,avalon_wb_s1_agent_rsp_fifo,timer_0_s1_agent_rsp_fifo,avalon_i2s_0_s1_agent_rsp_fifo,avalon_i2s_0_s1_agent_rdata_fifo" />
  <instantiator instantiator="avst_fifo" as="avst_fifo" />
  <instantiator instantiator="inf_sc_fifo_ser_data" as="inf_sc_fifo_ser_data" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x4,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x4:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=73,TYPE_OF_TRANSACTION=write"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="42" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x4:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="38" />
  <parameter name="PKT_DEST_ID_H" value="59" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="59" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="73" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="63" />
  <parameter name="END_ADDRESS" value="0x4" />
  <parameter name="PKT_PROTECTION_L" value="61" />
  <parameter name="PKT_TRANS_WRITE" value="41" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 231 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=73,TYPE_OF_TRANSACTION=write"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="42" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="38" />
  <parameter name="PKT_DEST_ID_H" value="59" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="59" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="73" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="63" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="61" />
  <parameter name="PKT_TRANS_WRITE" value="41" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 230 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=73,VALID_WIDTH=1"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="73" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_0" as="cmd_demux" />
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_1" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 229 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=43,ST_CHANNEL_W=1,ST_DATA_W=73,USE_EXTERNAL_ARB=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="73" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="43" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_0" as="cmd_mux" />
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_1" as="cmd_mux" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 228 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=1,ST_DATA_W=73,VALID_WIDTH=1"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="73" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_0" as="rsp_demux" />
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_1" as="rsp_demux" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 227 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=43,ST_CHANNEL_W=1,ST_DATA_W=73,USE_EXTERNAL_ARB=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="73" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="43" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_0" as="rsp_mux" />
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_1" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 226 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_handshake_clock_crosser:18.1:AUTO_IN_CLK_CLOCK_RATE=0,AUTO_OUT_CLK_CLOCK_RATE=100000000,BITS_PER_SYMBOL=73,CHANNEL_WIDTH=1,DATA_WIDTH=73,ERROR_WIDTH=1,MAX_CHANNEL=0,READY_SYNC_DEPTH=2,USE_CHANNEL=1,USE_ERROR=0,USE_OUTPUT_PIPELINE=0,USE_PACKETS=1,VALID_SYNC_DEPTH=2"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:crosser"
   kind="altera_avalon_st_handshake_clock_crosser"
   version="18.1"
   name="altera_avalon_st_handshake_clock_crosser">
  <parameter name="AUTO_OUT_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="USE_PACKETS" value="1" />
  <parameter name="BITS_PER_SYMBOL" value="73" />
  <parameter name="MAX_CHANNEL" value="0" />
  <parameter name="ERROR_WIDTH" value="1" />
  <parameter name="AUTO_IN_CLK_CLOCK_RATE" value="0" />
  <parameter name="USE_ERROR" value="0" />
  <parameter name="CHANNEL_WIDTH" value="1" />
  <parameter name="USE_CHANNEL" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_handshake_clock_crosser/altera_avalon_st_handshake_clock_crosser.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_0"
     as="crosser,crosser_001" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_1"
     as="crosser,crosser_001" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="crosser,crosser_001,crosser_002,crosser_003" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 225 starting:altera_avalon_st_handshake_clock_crosser "submodules/altera_avalon_st_handshake_clock_crosser"</message>
   <message level="Info" culprit="crosser"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_handshake_clock_crosser</b> "<b>crosser</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_0" as="avalon_st_adapter" />
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_1" as="avalon_st_adapter" />
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005,avalon_st_adapter_006,avalon_st_adapter_007,avalon_st_adapter_008,avalon_st_adapter_009,avalon_st_adapter_010,avalon_st_adapter_011,avalon_st_adapter_013,avalon_st_adapter_014,avalon_st_adapter_015,avalon_st_adapter_016,avalon_st_adapter_017,avalon_st_adapter_018,avalon_st_adapter_019,avalon_st_adapter_020,avalon_st_adapter_021,avalon_st_adapter_022,avalon_st_adapter_023" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 223 starting:altera_avalon_st_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x4,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x4:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=73,TYPE_OF_TRANSACTION=read"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_1:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_1_router">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="42" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x4:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="38" />
  <parameter name="PKT_DEST_ID_H" value="59" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="59" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="73" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="63" />
  <parameter name="END_ADDRESS" value="0x4" />
  <parameter name="PKT_PROTECTION_L" value="61" />
  <parameter name="PKT_TRANS_WRITE" value="41" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_1_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_1" as="router" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 217 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_1_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=38,PKT_ADDR_L=36,PKT_DEST_ID_H=59,PKT_DEST_ID_L=59,PKT_PROTECTION_H=63,PKT_PROTECTION_L=61,PKT_TRANS_READ=42,PKT_TRANS_WRITE=41,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=1,ST_DATA_W=73,TYPE_OF_TRANSACTION=read"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_1:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_1_router_001">
  <parameter name="ST_CHANNEL_W" value="1" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="42" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="38" />
  <parameter name="PKT_DEST_ID_H" value="59" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="59" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(72:70) response_status(69:68) cache(67:64) protection(63:61) thread_id(60) dest_id(59) src_id(58) qos(57) begin_burst(56) data_sideband(55) addr_sideband(54) burst_type(53:52) burst_size(51:49) burstwrap(48) byte_cnt(47:45) trans_exclusive(44) trans_lock(43) trans_read(42) trans_write(41) trans_posted(40) trans_compressed_read(39) addr(38:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="73" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="63" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="61" />
  <parameter name="PKT_TRANS_WRITE" value="41" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_1_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_1" as="router_001" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 216 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_1_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_1</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=000000000001000000000000,000000000000000000000100,000000000000000100000000,000000000000001000000000,001000000000000000000000,000000000000000010000000,000000000000000000000010,000000000000000000010000,010000000000000000000000,000100000000000000000000,000010000000000000000000,000000000010000000000000,000000000000010000000000,000000000000000000001000,100000000000000000000000,000001000000000000000000,000000100000000000000000,000000010000000000000000,000000001000000000000000,000000000100000000000000,000000000000100000000000,000000000000000001000000,000000000000000000100000,000000000000000000000001,DECODER_TYPE=0,DEFAULT_CHANNEL=12,DEFAULT_DESTID=10,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=10,8,13,11,3,23,7,5,21,2,22,19,6,4,1,18,15,14,17,16,0,12,20,9,END_ADDRESS=0x2000000,0x4000000,0x4200000,0x4201000,0x4201400,0x4201800,0x4201a00,0x4201a20,0x4201a40,0x4201a60,0x4201a80,0x4201aa0,0x4201ac0,0x4201ae0,0x4201af0,0x4201b00,0x4201b10,0x4201b20,0x4201b30,0x4201b40,0x4201b50,0x4201b58,0x4201b60,0x4201b68,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,SLAVES_INFO=10:000000000001000000000000:0x0:0x2000000:both:1:0:0:1,8:000000000000000000000100:0x3000000:0x4000000:both:1:0:0:1,13:000000000000000100000000:0x4100000:0x4200000:both:1:0:0:1,11:000000000000001000000000:0x4200800:0x4201000:both:1:0:0:1,3:001000000000000000000000:0x4201000:0x4201400:both:1:0:0:1,23:000000000000000010000000:0x4201400:0x4201800:both:1:0:0:1,7:000000000000000000000010:0x4201900:0x4201a00:both:1:0:0:1,5:000000000000000000010000:0x4201a00:0x4201a20:both:1:0:0:1,21:010000000000000000000000:0x4201a20:0x4201a40:both:1:0:0:1,2:000100000000000000000000:0x4201a40:0x4201a60:both:1:0:0:1,22:000010000000000000000000:0x4201a60:0x4201a80:both:1:0:0:1,19:000000000010000000000000:0x4201a80:0x4201aa0:both:1:0:0:1,6:000000000000010000000000:0x4201aa0:0x4201ac0:both:1:0:0:1,4:000000000000000000001000:0x4201ac0:0x4201ae0:both:1:0:0:1,1:100000000000000000000000:0x4201ae0:0x4201af0:write:1:0:0:1,18:000001000000000000000000:0x4201af0:0x4201b00:read:1:0:0:1,15:000000100000000000000000:0x4201b00:0x4201b10:read:1:0:0:1,14:000000010000000000000000:0x4201b10:0x4201b20:both:1:0:0:1,17:000000001000000000000000:0x4201b20:0x4201b30:both:1:0:0:1,16:000000000100000000000000:0x4201b30:0x4201b40:both:1:0:0:1,0:000000000000100000000000:0x4201b40:0x4201b50:both:1:0:0:1,12:000000000000000001000000:0x4201b50:0x4201b58:both:1:0:0:1,20:000000000000000000100000:0x4201b58:0x4201b60:read:1:0:0:1,9:000000000000000000000001:0x4201b60:0x4201b68:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x3000000,0x4100000,0x4200800,0x4201000,0x4201400,0x4201900,0x4201a00,0x4201a20,0x4201a40,0x4201a60,0x4201a80,0x4201aa0,0x4201ac0,0x4201ae0,0x4201af0,0x4201b00,0x4201b10,0x4201b20,0x4201b30,0x4201b40,0x4201b50,0x4201b58,0x4201b60,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,both,both,both,both,both,both,both,both,both,both,both,both,both,write,read,read,both,both,both,both,both,read,both"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:router"
   kind="altera_merlin_router"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_router">
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x3000000,0x4100000,0x4200800,0x4201000,0x4201400,0x4201900,0x4201a00,0x4201a20,0x4201a40,0x4201a60,0x4201a80,0x4201aa0,0x4201ac0,0x4201ae0,0x4201af0,0x4201b00,0x4201b10,0x4201b20,0x4201b30,0x4201b40,0x4201b50,0x4201b58,0x4201b60" />
  <parameter name="DEFAULT_CHANNEL" value="12" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="10:000000000001000000000000:0x0:0x2000000:both:1:0:0:1,8:000000000000000000000100:0x3000000:0x4000000:both:1:0:0:1,13:000000000000000100000000:0x4100000:0x4200000:both:1:0:0:1,11:000000000000001000000000:0x4200800:0x4201000:both:1:0:0:1,3:001000000000000000000000:0x4201000:0x4201400:both:1:0:0:1,23:000000000000000010000000:0x4201400:0x4201800:both:1:0:0:1,7:000000000000000000000010:0x4201900:0x4201a00:both:1:0:0:1,5:000000000000000000010000:0x4201a00:0x4201a20:both:1:0:0:1,21:010000000000000000000000:0x4201a20:0x4201a40:both:1:0:0:1,2:000100000000000000000000:0x4201a40:0x4201a60:both:1:0:0:1,22:000010000000000000000000:0x4201a60:0x4201a80:both:1:0:0:1,19:000000000010000000000000:0x4201a80:0x4201aa0:both:1:0:0:1,6:000000000000010000000000:0x4201aa0:0x4201ac0:both:1:0:0:1,4:000000000000000000001000:0x4201ac0:0x4201ae0:both:1:0:0:1,1:100000000000000000000000:0x4201ae0:0x4201af0:write:1:0:0:1,18:000001000000000000000000:0x4201af0:0x4201b00:read:1:0:0:1,15:000000100000000000000000:0x4201b00:0x4201b10:read:1:0:0:1,14:000000010000000000000000:0x4201b10:0x4201b20:both:1:0:0:1,17:000000001000000000000000:0x4201b20:0x4201b30:both:1:0:0:1,16:000000000100000000000000:0x4201b30:0x4201b40:both:1:0:0:1,0:000000000000100000000000:0x4201b40:0x4201b50:both:1:0:0:1,12:000000000000000001000000:0x4201b50:0x4201b58:both:1:0:0:1,20:000000000000000000100000:0x4201b58:0x4201b60:read:1:0:0:1,9:000000000000000000000001:0x4201b60:0x4201b68:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter
     name="CHANNEL_ID"
     value="000000000001000000000000,000000000000000000000100,000000000000000100000000,000000000000001000000000,001000000000000000000000,000000000000000010000000,000000000000000000000010,000000000000000000010000,010000000000000000000000,000100000000000000000000,000010000000000000000000,000000000010000000000000,000000000000010000000000,000000000000000000001000,100000000000000000000000,000001000000000000000000,000000100000000000000000,000000010000000000000000,000000001000000000000000,000000000100000000000000,000000000000100000000000,000000000000000001000000,000000000000000000100000,000000000000000000000001" />
  <parameter
     name="TYPE_OF_TRANSACTION"
     value="both,both,both,both,both,both,both,both,both,both,both,both,both,both,write,read,read,both,both,both,both,both,read,both" />
  <parameter
     name="SECURED_RANGE_PAIRS"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter
     name="SECURED_RANGE_LIST"
     value="0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter
     name="END_ADDRESS"
     value="0x2000000,0x4000000,0x4200000,0x4201000,0x4201400,0x4201800,0x4201a00,0x4201a20,0x4201a40,0x4201a60,0x4201a80,0x4201aa0,0x4201ac0,0x4201ae0,0x4201af0,0x4201b00,0x4201b10,0x4201b20,0x4201b30,0x4201b40,0x4201b50,0x4201b58,0x4201b60,0x4201b68" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="10" />
  <parameter
     name="DESTINATION_ID"
     value="10,8,13,11,3,23,7,5,21,2,22,19,6,4,1,18,15,14,17,16,0,12,20,9" />
  <parameter
     name="NON_SECURED_TAG"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_2" as="router" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 125 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=10000,00010,00100,01000,00001,DECODER_TYPE=0,DEFAULT_CHANNEL=4,DEFAULT_DESTID=10,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=10,8,13,11,7,END_ADDRESS=0x2000000,0x4000000,0x4200000,0x4201000,0x4201a00,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,SLAVES_INFO=10:10000:0x0:0x2000000:both:1:0:0:1,8:00010:0x3000000:0x4000000:both:1:0:0:1,13:00100:0x4100000:0x4200000:both:1:0:0:1,11:01000:0x4200800:0x4201000:both:1:0:0:1,7:00001:0x4201900:0x4201a00:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x3000000,0x4100000,0x4200800,0x4201900,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,both,both,both,both"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:router_001"
   kind="altera_merlin_router"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_router_001">
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter
     name="START_ADDRESS"
     value="0x0,0x3000000,0x4100000,0x4200800,0x4201900" />
  <parameter name="DEFAULT_CHANNEL" value="4" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="10:10000:0x0:0x2000000:both:1:0:0:1,8:00010:0x3000000:0x4000000:both:1:0:0:1,13:00100:0x4100000:0x4200000:both:1:0:0:1,11:01000:0x4200800:0x4201000:both:1:0:0:1,7:00001:0x4201900:0x4201a00:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="10000,00010,00100,01000,00001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter
     name="END_ADDRESS"
     value="0x2000000,0x4000000,0x4200000,0x4201000,0x4201a00" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="10" />
  <parameter name="DESTINATION_ID" value="10,8,13,11,7" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_2" as="router_001" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 124 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=0,DEFAULT_CHANNEL=0,DEFAULT_DESTID=10,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=10,END_ADDRESS=0x2000000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=10:1:0x0:0x2000000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:router_002"
   kind="altera_merlin_router"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_router_002">
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="10:1:0x0:0x2000000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter name="END_ADDRESS" value="0x2000000" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="10" />
  <parameter name="DESTINATION_ID" value="10" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="router_002,router_003" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 123 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=2:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:router_004"
   kind="altera_merlin_router"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_router_004">
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="2:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="router_004,router_007,router_008,router_009,router_010,router_011,router_014,router_015,router_017,router_018,router_019,router_020,router_021,router_022,router_023,router_024,router_025,router_026,router_027" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 121 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_PROTECTION_H=109,PKT_PROTECTION_L=107,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=24,ST_DATA_W=119,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:router_005"
   kind="altera_merlin_router"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_router_005">
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="66" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:01:0x0:0x0:both:1:0:0:1,3:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="62" />
  <parameter name="PKT_DEST_ID_H" value="105" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="101" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="109" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="107" />
  <parameter name="PKT_TRANS_WRITE" value="65" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,3" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_005.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="router_005,router_006,router_012,router_013" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 120 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_005"</message>
   <message level="Info" culprit="router_005"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_005</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:18.1:CHANNEL_ID=0001,0010,0100,1000,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=2,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=2,3,1,0,END_ADDRESS=0x0,0x0,0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),NON_SECURED_TAG=1,1,1,1,PKT_ADDR_H=44,PKT_ADDR_L=18,PKT_DEST_ID_H=87,PKT_DEST_ID_L=83,PKT_PROTECTION_H=91,PKT_PROTECTION_L=89,PKT_TRANS_READ=48,PKT_TRANS_WRITE=47,SECURED_RANGE_LIST=0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,SLAVES_INFO=2:0001:0x0:0x0:both:1:0:0:1,3:0010:0x0:0x0:read:1:0:0:1,1:0100:0x0:0x0:read:1:0:0:1,0:1000:0x0:0x0:write:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,0x0,0x0,ST_CHANNEL_W=24,ST_DATA_W=101,TYPE_OF_TRANSACTION=both,read,read,write"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:router_016"
   kind="altera_merlin_router"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_router_016">
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="48" />
  <parameter name="START_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="2:0001:0x0:0x0:both:1:0:0:1,3:0010:0x0:0x0:read:1:0:0:1,1:0100:0x0:0x0:read:1:0:0:1,0:1000:0x0:0x0:write:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="44" />
  <parameter name="PKT_DEST_ID_H" value="87" />
  <parameter name="PKT_ADDR_L" value="18" />
  <parameter name="PKT_DEST_ID_L" value="83" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)" />
  <parameter name="CHANNEL_ID" value="0001,0010,0100,1000" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read,read,write" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="101" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="91" />
  <parameter name="END_ADDRESS" value="0x0,0x0,0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="89" />
  <parameter name="PKT_TRANS_WRITE" value="47" />
  <parameter name="DEFAULT_DESTID" value="2" />
  <parameter name="DESTINATION_ID" value="2,3,1,0" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_router_016.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_2" as="router_016" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 109 starting:altera_merlin_router "submodules/candy_gw_qsys_mm_interconnect_2_router_016"</message>
   <message level="Info" culprit="router_016"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_router</b> "<b>router_016</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:18.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=9,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_DEST_ID_H=105,PKT_DEST_ID_L=101,PKT_SRC_ID_H=100,PKT_SRC_ID_L=96,PKT_THREAD_ID_H=106,PKT_THREAD_ID_L=106,PKT_TRANS_POSTED=64,PKT_TRANS_WRITE=65,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=24,ST_DATA_W=119,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=24"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:nios2_0_data_master_limiter"
   kind="altera_merlin_traffic_limiter"
   version="18.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="nios2_0_data_master_limiter,nios2_0_instruction_master_limiter" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 97 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="nios2_0_data_master_limiter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>nios2_0_data_master_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_burst_adapter:18.1:ADAPTER_VERSION=13.1,BURSTWRAP_CONST_MASK=3,BURSTWRAP_CONST_VALUE=3,BYTEENABLE_SYNTHESIS=1,COMPRESSED_READ_SUPPORT=0,INCOMPLETE_WRAP_SUPPORT=0,IN_NARROW_SIZE=0,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NO_WRAP_SUPPORT=0,OUT_BURSTWRAP_H=85,OUT_BYTE_CNT_H=77,OUT_COMPLETE_WRAP=0,OUT_FIXED=0,OUT_NARROW_SIZE=0,PIPE_INPUTS=0,PKT_ADDR_H=62,PKT_ADDR_L=36,PKT_BEGIN_BURST=94,PKT_BURSTWRAP_H=86,PKT_BURSTWRAP_L=78,PKT_BURST_SIZE_H=89,PKT_BURST_SIZE_L=87,PKT_BURST_TYPE_H=91,PKT_BURST_TYPE_L=90,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=77,PKT_BYTE_CNT_L=69,PKT_TRANS_COMPRESSED_READ=63,PKT_TRANS_READ=66,PKT_TRANS_WRITE=65,ST_CHANNEL_W=24,ST_DATA_W=119"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter"
   kind="altera_merlin_burst_adapter"
   version="18.1"
   name="altera_merlin_burst_adapter">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="PKT_TRANS_COMPRESSED_READ" value="63" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_incr_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_wrap_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_default_burst_converter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_burst_adapter/altera_merlin_burst_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter,new_sdram_controller_0_s1_burst_adapter" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 95 starting:altera_merlin_burst_adapter "submodules/altera_merlin_burst_adapter"</message>
   <message
       level="Info"
       culprit="intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_burst_adapter</b> "<b>intel_generic_serial_flash_interface_top_0_avl_mem_burst_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=24,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=24"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="24" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="24" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_2" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 93 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=5,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=24"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="24" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="5" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_2" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 92 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:cmd_demux_002"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_cmd_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="cmd_demux_002,cmd_demux_003,rsp_demux,rsp_demux_003,rsp_demux_004,rsp_demux_005,rsp_demux_006,rsp_demux_007,rsp_demux_010,rsp_demux_013,rsp_demux_014,rsp_demux_015,rsp_demux_016,rsp_demux_017,rsp_demux_018,rsp_demux_019,rsp_demux_020,rsp_demux_021,rsp_demux_022" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 91 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_demux_002"</message>
   <message level="Info" culprit="cmd_demux_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="cmd_mux,cmd_mux_003,cmd_mux_004,cmd_mux_005,cmd_mux_006,cmd_mux_007,cmd_mux_010,cmd_mux_011,cmd_mux_013,cmd_mux_014,cmd_mux_015,cmd_mux_016,cmd_mux_017,cmd_mux_018,cmd_mux_019,cmd_mux_020,cmd_mux_021,cmd_mux_022,cmd_mux_023" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 89 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:cmd_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_cmd_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="cmd_mux_001,cmd_mux_002,cmd_mux_008,cmd_mux_009" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 88 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_001"</message>
   <message level="Info" culprit="cmd_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=4,PIPELINE_ARB=1,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:cmd_mux_012"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_cmd_mux_012">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1" />
  <parameter name="NUM_INPUTS" value="4" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_2" as="cmd_mux_012" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 77 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_cmd_mux_012"</message>
   <message level="Info" culprit="cmd_mux_012"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_012</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:rsp_demux_001"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_rsp_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="rsp_demux_001,rsp_demux_002,rsp_demux_008,rsp_demux_009" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 64 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_001"</message>
   <message level="Info" culprit="rsp_demux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=48000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:rsp_demux_011"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_rsp_demux_011">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="48000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_011.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_2" as="rsp_demux_011" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 54 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_011"</message>
   <message level="Info" culprit="rsp_demux_011"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_011</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=100000000,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=4,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:rsp_demux_012"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_rsp_demux_012">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="100000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="4" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_012.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_2" as="rsp_demux_012" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 53 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_012"</message>
   <message level="Info" culprit="rsp_demux_012"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_012</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:18.1:AUTO_CLK_CLOCK_RATE=0,AUTO_DEVICE_FAMILY=MAX 10,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=24,ST_DATA_W=119,VALID_WIDTH=1"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:rsp_demux_023"
   kind="altera_merlin_demultiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_rsp_demux_023">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="0" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_023.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_2" as="rsp_demux_023" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 42 starting:altera_merlin_demultiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_demux_023"</message>
   <message level="Info" culprit="rsp_demux_023"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_023</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=24,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter
     name="ARBITRATION_SHARES"
     value="1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="24" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_2" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 41 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=5,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="5" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="candy_gw_qsys_mm_interconnect_2" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 40 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=0,PKT_TRANS_LOCK=67,ST_CHANNEL_W=24,ST_DATA_W=119,USE_EXTERNAL_ARB=0"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:rsp_mux_002"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_rsp_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="24" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="119" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="67" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="rsp_mux_002,rsp_mux_003" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 39 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_mm_interconnect_2_rsp_mux_002"</message>
   <message level="Info" culprit="rsp_mux_002"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_width_adapter:18.1:COMMAND_SIZE_W=3,CONSTANT_BURST_SIZE=1,ENABLE_ADDRESS_ALIGNMENT=0,IN_MERLIN_PACKET_FORMAT=ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0),IN_PKT_ADDR_H=44,IN_PKT_ADDR_L=18,IN_PKT_BURSTWRAP_H=68,IN_PKT_BURSTWRAP_L=60,IN_PKT_BURST_SIZE_H=71,IN_PKT_BURST_SIZE_L=69,IN_PKT_BURST_TYPE_H=73,IN_PKT_BURST_TYPE_L=72,IN_PKT_BYTEEN_H=17,IN_PKT_BYTEEN_L=16,IN_PKT_BYTE_CNT_H=59,IN_PKT_BYTE_CNT_L=51,IN_PKT_DATA_H=15,IN_PKT_DATA_L=0,IN_PKT_ORI_BURST_SIZE_H=100,IN_PKT_ORI_BURST_SIZE_L=98,IN_PKT_RESPONSE_STATUS_H=97,IN_PKT_RESPONSE_STATUS_L=96,IN_PKT_TRANS_COMPRESSED_READ=45,IN_PKT_TRANS_EXCLUSIVE=50,IN_PKT_TRANS_WRITE=47,IN_ST_DATA_W=101,OPTIMIZE_FOR_RSP=1,OUT_MERLIN_PACKET_FORMAT=ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0),OUT_PKT_ADDR_H=62,OUT_PKT_ADDR_L=36,OUT_PKT_BURST_SIZE_H=89,OUT_PKT_BURST_SIZE_L=87,OUT_PKT_BURST_TYPE_H=91,OUT_PKT_BURST_TYPE_L=90,OUT_PKT_BYTEEN_H=35,OUT_PKT_BYTEEN_L=32,OUT_PKT_BYTE_CNT_H=77,OUT_PKT_BYTE_CNT_L=69,OUT_PKT_DATA_H=31,OUT_PKT_DATA_L=0,OUT_PKT_ORI_BURST_SIZE_H=118,OUT_PKT_ORI_BURST_SIZE_L=116,OUT_PKT_RESPONSE_STATUS_H=115,OUT_PKT_RESPONSE_STATUS_L=114,OUT_PKT_TRANS_COMPRESSED_READ=63,OUT_PKT_TRANS_EXCLUSIVE=68,OUT_ST_DATA_W=119,PACKING=1,RESPONSE_PATH=1,ST_CHANNEL_W=24"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:new_sdram_controller_0_s1_rsp_width_adapter"
   kind="altera_merlin_width_adapter"
   version="18.1"
   name="altera_merlin_width_adapter">
  <parameter name="OUT_PKT_ORI_BURST_SIZE_H" value="118" />
  <parameter name="OUT_PKT_ORI_BURST_SIZE_L" value="116" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_H" value="100" />
  <parameter
     name="OUT_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(118:116) response_status(115:114) cache(113:110) protection(109:107) thread_id(106) dest_id(105:101) src_id(100:96) qos(95) begin_burst(94) data_sideband(93) addr_sideband(92) burst_type(91:90) burst_size(89:87) burstwrap(86:78) byte_cnt(77:69) trans_exclusive(68) trans_lock(67) trans_read(66) trans_write(65) trans_posted(64) trans_compressed_read(63) addr(62:36) byteen(35:32) data(31:0)" />
  <parameter
     name="IN_MERLIN_PACKET_FORMAT"
     value="ori_burst_size(100:98) response_status(97:96) cache(95:92) protection(91:89) thread_id(88) dest_id(87:83) src_id(82:78) qos(77) begin_burst(76) data_sideband(75) addr_sideband(74) burst_type(73:72) burst_size(71:69) burstwrap(68:60) byte_cnt(59:51) trans_exclusive(50) trans_lock(49) trans_read(48) trans_write(47) trans_posted(46) trans_compressed_read(45) addr(44:18) byteen(17:16) data(15:0)" />
  <parameter name="IN_PKT_ORI_BURST_SIZE_L" value="98" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_width_adapter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_width_adapter/altera_merlin_width_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="new_sdram_controller_0_s1_rsp_width_adapter,new_sdram_controller_0_s1_cmd_width_adapter" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 37 starting:altera_merlin_width_adapter "submodules/altera_merlin_width_adapter"</message>
   <message level="Info" culprit="new_sdram_controller_0_s1_rsp_width_adapter"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_merlin_width_adapter</b> "<b>new_sdram_controller_0_s1_rsp_width_adapter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_address_alignment.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:18.1:AUTO_DEVICE=10M16SAU169C8G,AUTO_DEVICE_FAMILY=MAX 10,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=18,inChannelWidth=0,inDataWidth=18,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=18,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:18.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:18.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:18.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:18.1:)(clock:18.1:)(reset:18.1:)"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:avalon_st_adapter_012"
   kind="altera_avalon_st_adapter"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="MAX 10" />
  <parameter name="outDataWidth" value="18" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10M16SAU169C8G" />
  <parameter name="inDataWidth" value="18" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2"
     as="avalon_st_adapter_012" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 19 starting:altera_avalon_st_adapter "submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter_012"><![CDATA["<b>avalon_st_adapter_012</b>" reuses <b>error_adapter</b> "<b>submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter_012"><![CDATA["<b>mm_interconnect_2</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter_012</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 3 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_012</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_xip:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=32,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=64,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=1,USE_STORE_FORWARD=0)"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0:.:xip_controller:.:avst_fifo"
   kind="intel_generic_serial_flash_interface_xip"
   version="18.1"
   name="avst_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/avst_fifo.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <instantiator
     instantiator="candy_gw_qsys_intel_generic_serial_flash_interface_top_0_xip_controller"
     as="avst_fifo" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_xip "submodules/avst_fifo"</message>
   <message level="Debug" culprit="avst_fifo"><![CDATA["<b>avst_fifo</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="avst_fifo"><![CDATA["<b>xip_controller</b>" instantiated <b>intel_generic_serial_flash_interface_xip</b> "<b>avst_fifo</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_if_ctrl:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0(altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0)"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0:.:qspi_inf_inst:.:qspi_inf_mux"
   kind="intel_generic_serial_flash_interface_if_ctrl"
   version="18.1"
   name="qspi_inf_mux">
  <parameter name="MERLIN_PACKET_FORMAT" value="" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="4" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/qspi_inf_mux.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst"
     as="qspi_inf_mux" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/qspi_inf_mux"</message>
   <message level="Debug" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux</b>"]]></message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 1 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux"</message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_generic_serial_flash_interface_if_ctrl:18.1:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0(altera_avalon_sc_fifo:18.1:BITS_PER_SYMBOL=4,CHANNEL_WIDTH=12,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=10,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0:.:qspi_inf_inst:.:inf_sc_fifo_ser_data"
   kind="intel_generic_serial_flash_interface_if_ctrl"
   version="18.1"
   name="inf_sc_fifo_ser_data">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/inf_sc_fifo_ser_data.vhd"
       type="VHDL" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </childSourceFiles>
  <instantiator
     instantiator="candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst"
     as="inf_sc_fifo_ser_data" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:intel_generic_serial_flash_interface_if_ctrl "submodules/inf_sc_fifo_ser_data"</message>
   <message level="Debug" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>inf_sc_fifo_ser_data</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Info" culprit="inf_sc_fifo_ser_data"><![CDATA["<b>qspi_inf_inst</b>" instantiated <b>intel_generic_serial_flash_interface_if_ctrl</b> "<b>inf_sc_fifo_ser_data</b>"]]></message>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 233 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="fifo_rx_in_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>fifo_rx_in_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 4 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:18.1:inBitsPerSymbol=18,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="candy_gw_qsys:.:mm_interconnect_2:.:avalon_st_adapter_012:.:error_adapter_0"
   kind="error_adapter"
   version="18.1"
   name="candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="18" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 3 starting:error_adapter "submodules/candy_gw_qsys_mm_interconnect_2_avalon_st_adapter_012_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter_012</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:18.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=,NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=-1,ST_CHANNEL_W=12,ST_DATA_W=4,USE_EXTERNAL_ARB=0"
   instancePathKey="candy_gw_qsys:.:intel_generic_serial_flash_interface_top_0:.:qspi_inf_inst:.:qspi_inf_mux:.:qspi_inf_mux"
   kind="altera_merlin_multiplexer"
   version="18.1"
   name="candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux">
  <parameter name="MERLIN_PACKET_FORMAT" value="" />
  <parameter name="ST_CHANNEL_W" value="12" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="4" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="-1" />
  <generatedFiles>
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/intelfpga_lite/18.1/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="qspi_inf_mux" as="qspi_inf_mux" />
  <messages>
   <message level="Debug" culprit="candy_gw_qsys">queue size: 1 starting:altera_merlin_multiplexer "submodules/candy_gw_qsys_intel_generic_serial_flash_interface_top_0_qspi_inf_inst_qspi_inf_mux_qspi_inf_mux"</message>
   <message level="Info" culprit="qspi_inf_mux"><![CDATA["<b>qspi_inf_mux</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>qspi_inf_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/shun/Documents/QuartusPrimeProjects/CANDY_GW_10M16/candy_gw_qsys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
</deploy>
