`timescale 1 ps/ 1 ps

module cpu8(
	clk,
	rst_n,
	led,
	gpio);
input	clk;
input	rst_n;
output	led;
output	[7:0] gpio;

// module alta_pllx
// Design Ports Information

// module cpu8
// Design Ports Information
// led	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpio[0]	=>  Location: PIN_AF6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpio[1]	=>  Location: PIN_AE5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpio[2]	=>  Location: PIN_AD7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpio[3]	=>  Location: PIN_AE4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpio[4]	=>  Location: PIN_AC4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpio[5]	=>  Location: PIN_AF5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpio[6]	=>  Location: PIN_AG3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// gpio[7]	=>  Location: PIN_AB6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
// clk	=>  Location: PIN_AB4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// rst_n	=>  Location: PIN_J1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default

//wire	gnd;
//wire	vcc;
wire	\clk~input_o ;
tri1	devclrn;
tri1	devoe;
tri1	devpor;
//wire	\gpio[0]~output_o ;
//wire	\gpio[1]~output_o ;
//wire	\gpio[2]~output_o ;
//wire	\gpio[3]~output_o ;
//wire	\gpio[4]~output_o ;
//wire	\gpio[5]~output_o ;
//wire	\gpio[6]~output_o ;
//wire	\gpio[7]~output_o ;
//wire	\led~output_o ;
wire	\pll_inst|inpll_F12874A2.clkout0 ;
wire	\pll_inst|inpll_F12874A2.clkout1 ;
wire	\pll_inst|inpll_F12874A2.clkout2 ;
wire	\pll_inst|inpll_F12874A2.clkout3 ;
wire	\pll_inst|inpll_F12874A2.lock ;
wire	\rst_n~input_o ;
wire	\rst_n~inputclkctrl_outclk ;
wire	\top|ALU|Add1|auto_generated|_~0_combout ;
wire	\top|ALU|Add1|auto_generated|_~1_combout ;
wire	\top|ALU|Add1|auto_generated|_~2_combout ;
wire	\top|ALU|Add1|auto_generated|_~3_combout ;
wire	\top|ALU|Add1|auto_generated|_~4_combout ;
wire	\top|ALU|Add1|auto_generated|_~5_combout ;
wire	\top|ALU|Add1|auto_generated|_~6_combout ;
wire	\top|ALU|Add1|auto_generated|_~7_combout ;
wire	\top|ALU|Add1|auto_generated|result_int[0]~1_cout ;
wire	\top|ALU|Add1|auto_generated|result_int[1]~2_combout ;
wire	\top|ALU|Add1|auto_generated|result_int[1]~3 ;
wire	\top|ALU|Add1|auto_generated|result_int[2]~4_combout ;
wire	\top|ALU|Add1|auto_generated|result_int[2]~5 ;
wire	\top|ALU|Add1|auto_generated|result_int[3]~6_combout ;
wire	\top|ALU|Add1|auto_generated|result_int[3]~7 ;
wire	\top|ALU|Add1|auto_generated|result_int[4]~8_combout ;
wire	\top|ALU|Add1|auto_generated|result_int[4]~9 ;
wire	\top|ALU|Add1|auto_generated|result_int[5]~10_combout ;
wire	\top|ALU|Add1|auto_generated|result_int[5]~11 ;
wire	\top|ALU|Add1|auto_generated|result_int[6]~12_combout ;
wire	\top|ALU|Add1|auto_generated|result_int[6]~13 ;
wire	\top|ALU|Add1|auto_generated|result_int[7]~14_combout ;
wire	\top|ALU|Add1|auto_generated|result_int[7]~15 ;
wire	\top|ALU|Add1|auto_generated|result_int[8]~16_combout ;
wire	\top|ALU|Add1|auto_generated|result_int[8]~17 ;
wire	\top|ALU|Add1|auto_generated|result_int[9]~18_combout ;
wire	\top|ALU|WideOr0~0_combout ;
wire	\top|ALU|WideOr0~1_combout ;
wire	\top|ALU|WideOr0~2_combout ;
wire	\top|CU|Equal0~0_combout ;
wire	\top|CU|Mux18~0_combout ;
wire	\top|CU|Mux20~0_combout ;
wire	\top|CU|Mux23~0_combout ;
wire	\top|CU|Mux24~0_combout ;
wire	\top|CU|Mux26~10_combout ;
wire	\top|CU|Mux26~11_combout ;
wire	\top|CU|Mux26~12_combout ;
wire	\top|CU|Mux26~13_combout ;
wire	\top|CU|Mux26~14_combout ;
wire	\top|CU|Mux27~0_combout ;
wire	\top|CU|Mux27~1_combout ;
wire	\top|CU|Mux28~2_combout ;
wire	\top|CU|Mux28~3_combout ;
wire	\top|CU|Mux28~4_combout ;
wire	\top|CU|Mux28~5_combout ;
wire	\top|CU|Mux29~0_combout ;
wire	\top|CU|Mux29~1_combout ;
wire	\top|CU|Mux29~2_combout ;
wire	\top|CU|Mux29~3_combout ;
wire	\top|CU|Mux29~4_combout ;
wire	\top|CU|Mux29~5_combout ;
wire	\top|CU|Mux29~6_combout ;
wire	\top|CU|Mux29~7_combout ;
wire	\top|CU|Mux31~12_combout ;
wire	\top|CU|Mux31~13_combout ;
wire	\top|CU|Mux31~14_combout ;
wire	\top|CU|Mux31~15_combout ;
wire	\top|CU|Mux31~16_combout ;
wire	\top|CU|Mux31~17_combout ;
wire	\top|CU|Mux31~18_combout ;
wire	\top|CU|Mux32~4_combout ;
wire	\top|CU|Mux32~5_combout ;
wire	\top|CU|Mux32~6_combout ;
wire	\top|CU|Mux32~7_combout ;
wire	\top|CU|Mux32~8_combout ;
wire	\top|CU|Mux33~0_combout ;
wire	\top|CU|Mux33~1_combout ;
wire	\top|CU|Mux33~2_combout ;
wire	\top|CU|Mux34~0_combout ;
wire	\top|CU|Mux34~1_combout ;
wire	\top|CU|Mux34~2_combout ;
wire	\top|CU|Mux34~3_combout ;
wire	\top|CU|Mux34~4_combout ;
wire	\top|CU|Mux34~5_combout ;
wire	\top|CU|Mux35~0_combout ;
wire	\top|CU|Mux35~1_combout ;
wire	\top|CU|Mux36~0_combout ;
wire	\top|CU|Mux36~1_combout ;
wire	\top|CU|Mux36~2_combout ;
wire	\top|CU|Mux36~3_combout ;
wire	\top|CU|Mux39~0_combout ;
wire	\top|CU|Mux39~1_combout ;
wire	\top|CU|Mux39~2_combout ;
wire	\top|CU|Mux39~3_combout ;
wire	\top|CU|Mux39~4_combout ;
wire	[2:0] \top|CU|cnt ;
//wire	\top|CU|cnt [0];
//wire	\top|CU|cnt [1];
wire	\top|CU|cnt[1]~1_combout ;
//wire	\top|CU|cnt [2];
wire	\top|CU|cnt~0_combout ;
wire	\top|CU|cnt~2_combout ;
wire	\top|CU|cu_ai~q ;
wire	\top|CU|cu_ao~0_combout ;
wire	\top|CU|cu_ao~q ;
wire	\top|CU|cu_bi~q ;
wire	\top|CU|cu_ce~q ;
wire	\top|CU|cu_co~q ;
wire	\top|CU|cu_eo~q ;
wire	\top|CU|cu_io~q ;
wire	\top|CU|cu_j~0_combout ;
wire	\top|CU|cu_j~q ;
wire	\top|CU|cu_mi~q ;
wire	\top|CU|cu_oi~q ;
wire	\top|CU|cu_ri~0_combout ;
wire	\top|CU|cu_ri~feeder_combout ;
wire	\top|CU|cu_ri~q ;
wire	\top|CU|cu_ro~q ;
wire	\top|CU|cu_su~q ;
wire	[7:0] \top|IR|ir_bus_s ;
//wire	\top|IR|ir_bus_s [0];
//wire	\top|IR|ir_bus_s [1];
//wire	\top|IR|ir_bus_s [2];
//wire	\top|IR|ir_bus_s [3];
//wire	\top|IR|ir_bus_s [4];
wire	\top|IR|ir_bus_s[4]~feeder_combout ;
//wire	\top|IR|ir_bus_s [5];
wire	\top|IR|ir_bus_s[5]~feeder_combout ;
//wire	\top|IR|ir_bus_s [6];
//wire	\top|IR|ir_bus_s [7];
wire	[3:0] \top|MAR|mar_add_4 ;
//wire	\top|MAR|mar_add_4 [0];
//wire	\top|MAR|mar_add_4 [1];
//wire	\top|MAR|mar_add_4 [2];
//wire	\top|MAR|mar_add_4 [3];
wire	\top|MAR|mar_add_4[3]~feeder_combout ;
wire	\top|RAM|Decoder0~0_combout ;
wire	\top|RAM|Decoder0~10_combout ;
wire	\top|RAM|Decoder0~11_combout ;
wire	\top|RAM|Decoder0~12_combout ;
wire	\top|RAM|Decoder0~13_combout ;
wire	\top|RAM|Decoder0~14_combout ;
wire	\top|RAM|Decoder0~15_combout ;
wire	\top|RAM|Decoder0~16_combout ;
wire	\top|RAM|Decoder0~17_combout ;
wire	\top|RAM|Decoder0~18_combout ;
wire	\top|RAM|Decoder0~19_combout ;
wire	\top|RAM|Decoder0~1_combout ;
wire	\top|RAM|Decoder0~20_combout ;
wire	\top|RAM|Decoder0~21_combout ;
wire	\top|RAM|Decoder0~22_combout ;
wire	\top|RAM|Decoder0~23_combout ;
wire	\top|RAM|Decoder0~2_combout ;
wire	\top|RAM|Decoder0~3_combout ;
wire	\top|RAM|Decoder0~4_combout ;
wire	\top|RAM|Decoder0~5_combout ;
wire	\top|RAM|Decoder0~6_combout ;
wire	\top|RAM|Decoder0~7_combout ;
wire	\top|RAM|Decoder0~8_combout ;
wire	\top|RAM|Decoder0~9_combout ;
wire	\top|RAM|Mux0~0_combout ;
wire	\top|RAM|Mux0~1_combout ;
wire	\top|RAM|Mux0~2_combout ;
wire	\top|RAM|Mux0~3_combout ;
wire	\top|RAM|Mux0~4_combout ;
wire	\top|RAM|Mux0~5_combout ;
wire	\top|RAM|Mux0~6_combout ;
wire	\top|RAM|Mux1~0_combout ;
wire	\top|RAM|Mux1~1_combout ;
wire	\top|RAM|Mux1~2_combout ;
wire	\top|RAM|Mux1~3_combout ;
wire	\top|RAM|Mux1~4_combout ;
wire	\top|RAM|Mux1~5_combout ;
wire	\top|RAM|Mux1~6_combout ;
wire	\top|RAM|Mux2~0_combout ;
wire	\top|RAM|Mux2~1_combout ;
wire	\top|RAM|Mux2~2_combout ;
wire	\top|RAM|Mux2~3_combout ;
wire	\top|RAM|Mux2~4_combout ;
wire	\top|RAM|Mux2~5_combout ;
wire	\top|RAM|Mux2~7_combout ;
wire	\top|RAM|Mux3~0_combout ;
wire	\top|RAM|Mux3~1_combout ;
wire	\top|RAM|Mux3~2_combout ;
wire	\top|RAM|Mux3~3_combout ;
wire	\top|RAM|Mux3~4_combout ;
wire	\top|RAM|Mux3~5_combout ;
wire	\top|RAM|Mux3~6_combout ;
wire	\top|RAM|Mux3~7_combout ;
wire	\top|RAM|Mux3~8_combout ;
wire	\top|RAM|Mux3~9_combout ;
wire	\top|RAM|Mux4~0_combout ;
wire	\top|RAM|Mux4~1_combout ;
wire	\top|RAM|Mux4~2_combout ;
wire	\top|RAM|Mux4~3_combout ;
wire	\top|RAM|Mux4~4_combout ;
wire	\top|RAM|Mux4~5_combout ;
wire	\top|RAM|Mux4~6_combout ;
wire	\top|RAM|Mux4~7_combout ;
wire	\top|RAM|Mux4~8_combout ;
wire	\top|RAM|Mux5~0_combout ;
wire	\top|RAM|Mux5~1_combout ;
wire	\top|RAM|Mux5~2_combout ;
wire	\top|RAM|Mux5~3_combout ;
wire	\top|RAM|Mux5~4_combout ;
wire	\top|RAM|Mux5~5_combout ;
wire	\top|RAM|Mux5~6_combout ;
wire	\top|RAM|Mux5~7_combout ;
wire	\top|RAM|Mux5~8_combout ;
wire	\top|RAM|Mux6~0_combout ;
wire	\top|RAM|Mux6~1_combout ;
wire	\top|RAM|Mux6~2_combout ;
wire	\top|RAM|Mux6~3_combout ;
wire	\top|RAM|Mux6~4_combout ;
wire	\top|RAM|Mux6~5_combout ;
wire	\top|RAM|Mux6~6_combout ;
wire	\top|RAM|Mux6~7_combout ;
wire	\top|RAM|Mux6~8_combout ;
wire	\top|RAM|Mux7~0_combout ;
wire	\top|RAM|Mux7~1_combout ;
wire	\top|RAM|Mux7~2_combout ;
wire	\top|RAM|Mux7~3_combout ;
wire	\top|RAM|Mux7~4_combout ;
wire	\top|RAM|Mux7~5_combout ;
wire	\top|RAM|Mux7~6_combout ;
wire	\top|RAM|Mux7~7_combout ;
wire	\top|RAM|memory[0][0]~5_combout ;
wire	\top|RAM|memory[0][0]~q ;
wire	\top|RAM|memory[0][1]~9_combout ;
wire	\top|RAM|memory[0][1]~q ;
wire	\top|RAM|memory[0][2]~14_combout ;
wire	\top|RAM|memory[0][2]~q ;
wire	\top|RAM|memory[0][3]~18_combout ;
wire	\top|RAM|memory[0][3]~q ;
wire	\top|RAM|memory[0][4]~21_combout ;
wire	\top|RAM|memory[0][4]~q ;
wire	\top|RAM|memory[0][5]~q ;
wire	\top|RAM|memory[0][6]~q ;
wire	\top|RAM|memory[0][7]~q ;
wire	\top|RAM|memory[10][0]~q ;
wire	\top|RAM|memory[10][1]~q ;
wire	\top|RAM|memory[10][2]~q ;
wire	\top|RAM|memory[10][3]~q ;
wire	\top|RAM|memory[10][4]~q ;
wire	\top|RAM|memory[10][5]~q ;
wire	\top|RAM|memory[10][6]~q ;
wire	\top|RAM|memory[10][7]~q ;
wire	\top|RAM|memory[11][0]~q ;
wire	\top|RAM|memory[11][1]~q ;
wire	\top|RAM|memory[11][2]~q ;
wire	\top|RAM|memory[11][3]~feeder_combout ;
wire	\top|RAM|memory[11][3]~q ;
wire	\top|RAM|memory[11][4]~q ;
wire	\top|RAM|memory[11][5]~feeder_combout ;
wire	\top|RAM|memory[11][5]~q ;
wire	\top|RAM|memory[11][6]~q ;
wire	\top|RAM|memory[11][7]~feeder_combout ;
wire	\top|RAM|memory[11][7]~q ;
wire	\top|RAM|memory[12][0]~q ;
wire	\top|RAM|memory[12][1]~6_combout ;
wire	\top|RAM|memory[12][1]~q ;
wire	\top|RAM|memory[12][2]~10_combout ;
wire	\top|RAM|memory[12][2]~q ;
wire	\top|RAM|memory[12][3]~19_combout ;
wire	\top|RAM|memory[12][3]~q ;
wire	\top|RAM|memory[12][4]~22_combout ;
wire	\top|RAM|memory[12][4]~q ;
wire	\top|RAM|memory[12][5]~q ;
wire	\top|RAM|memory[12][6]~q ;
wire	\top|RAM|memory[12][7]~q ;
wire	\top|RAM|memory[13][0]~0_combout ;
wire	\top|RAM|memory[13][0]~q ;
wire	\top|RAM|memory[13][1]~q ;
wire	\top|RAM|memory[13][2]~q ;
wire	\top|RAM|memory[13][3]~q ;
wire	\top|RAM|memory[13][4]~q ;
wire	\top|RAM|memory[13][5]~27_combout ;
wire	\top|RAM|memory[13][5]~q ;
wire	\top|RAM|memory[13][6]~31_combout ;
wire	\top|RAM|memory[13][6]~q ;
wire	\top|RAM|memory[13][7]~q ;
wire	\top|RAM|memory[14][0]~1_combout ;
wire	\top|RAM|memory[14][0]~q ;
wire	\top|RAM|memory[14][1]~q ;
wire	\top|RAM|memory[14][2]~q ;
wire	\top|RAM|memory[14][3]~q ;
wire	\top|RAM|memory[14][4]~q ;
wire	\top|RAM|memory[14][5]~q ;
wire	\top|RAM|memory[14][6]~feeder_combout ;
wire	\top|RAM|memory[14][6]~q ;
wire	\top|RAM|memory[14][7]~q ;
wire	\top|RAM|memory[15][0]~2_combout ;
wire	\top|RAM|memory[15][0]~q ;
wire	\top|RAM|memory[15][1]~q ;
wire	\top|RAM|memory[15][2]~q ;
wire	\top|RAM|memory[15][3]~q ;
wire	\top|RAM|memory[15][4]~q ;
wire	\top|RAM|memory[15][5]~q ;
wire	\top|RAM|memory[15][6]~q ;
wire	\top|RAM|memory[15][7]~q ;
wire	\top|RAM|memory[1][0]~4_combout ;
wire	\top|RAM|memory[1][0]~q ;
wire	\top|RAM|memory[1][1]~7_combout ;
wire	\top|RAM|memory[1][1]~q ;
wire	\top|RAM|memory[1][2]~12_combout ;
wire	\top|RAM|memory[1][2]~q ;
wire	\top|RAM|memory[1][3]~17_combout ;
wire	\top|RAM|memory[1][3]~q ;
wire	\top|RAM|memory[1][4]~q ;
wire	\top|RAM|memory[1][5]~25_combout ;
wire	\top|RAM|memory[1][5]~q ;
wire	\top|RAM|memory[1][6]~q ;
wire	\top|RAM|memory[1][7]~q ;
wire	\top|RAM|memory[2][0]~3_combout ;
wire	\top|RAM|memory[2][0]~q ;
wire	\top|RAM|memory[2][1]~8_combout ;
wire	\top|RAM|memory[2][1]~q ;
wire	\top|RAM|memory[2][2]~11_combout ;
wire	\top|RAM|memory[2][2]~q ;
wire	\top|RAM|memory[2][3]~16_combout ;
wire	\top|RAM|memory[2][3]~q ;
wire	\top|RAM|memory[2][4]~q ;
wire	\top|RAM|memory[2][5]~q ;
wire	\top|RAM|memory[2][6]~28_combout ;
wire	\top|RAM|memory[2][6]~q ;
wire	\top|RAM|memory[2][7]~q ;
wire	\top|RAM|memory[3][0]~q ;
wire	\top|RAM|memory[3][1]~q ;
wire	\top|RAM|memory[3][2]~q ;
wire	\top|RAM|memory[3][3]~q ;
wire	\top|RAM|memory[3][4]~q ;
wire	\top|RAM|memory[3][5]~26_combout ;
wire	\top|RAM|memory[3][5]~q ;
wire	\top|RAM|memory[3][6]~32_combout ;
wire	\top|RAM|memory[3][6]~q ;
wire	\top|RAM|memory[3][7]~33_combout ;
wire	\top|RAM|memory[3][7]~q ;
wire	\top|RAM|memory[4][0]~q ;
wire	\top|RAM|memory[4][1]~q ;
wire	\top|RAM|memory[4][2]~13_combout ;
wire	\top|RAM|memory[4][2]~q ;
wire	\top|RAM|memory[4][3]~15_combout ;
wire	\top|RAM|memory[4][3]~q ;
wire	\top|RAM|memory[4][4]~20_combout ;
wire	\top|RAM|memory[4][4]~q ;
wire	\top|RAM|memory[4][5]~24_combout ;
wire	\top|RAM|memory[4][5]~q ;
wire	\top|RAM|memory[4][6]~29_combout ;
wire	\top|RAM|memory[4][6]~q ;
wire	\top|RAM|memory[4][7]~q ;
wire	\top|RAM|memory[5][0]~q ;
wire	\top|RAM|memory[5][1]~q ;
wire	\top|RAM|memory[5][2]~q ;
wire	\top|RAM|memory[5][3]~q ;
wire	\top|RAM|memory[5][4]~q ;
wire	\top|RAM|memory[5][5]~23_combout ;
wire	\top|RAM|memory[5][5]~q ;
wire	\top|RAM|memory[5][6]~30_combout ;
wire	\top|RAM|memory[5][6]~q ;
wire	\top|RAM|memory[5][7]~q ;
wire	\top|RAM|memory[6][0]~q ;
wire	\top|RAM|memory[6][1]~q ;
wire	\top|RAM|memory[6][2]~q ;
wire	\top|RAM|memory[6][3]~q ;
wire	\top|RAM|memory[6][4]~feeder_combout ;
wire	\top|RAM|memory[6][4]~q ;
wire	\top|RAM|memory[6][5]~q ;
wire	\top|RAM|memory[6][6]~q ;
wire	\top|RAM|memory[6][7]~q ;
wire	\top|RAM|memory[7][0]~q ;
wire	\top|RAM|memory[7][1]~feeder_combout ;
wire	\top|RAM|memory[7][1]~q ;
wire	\top|RAM|memory[7][2]~feeder_combout ;
wire	\top|RAM|memory[7][2]~q ;
wire	\top|RAM|memory[7][3]~q ;
wire	\top|RAM|memory[7][4]~q ;
wire	\top|RAM|memory[7][5]~q ;
wire	\top|RAM|memory[7][6]~q ;
wire	\top|RAM|memory[7][7]~q ;
wire	\top|RAM|memory[8][0]~feeder_combout ;
wire	\top|RAM|memory[8][0]~q ;
wire	\top|RAM|memory[8][1]~q ;
wire	\top|RAM|memory[8][2]~q ;
wire	\top|RAM|memory[8][3]~feeder_combout ;
wire	\top|RAM|memory[8][3]~q ;
wire	\top|RAM|memory[8][4]~feeder_combout ;
wire	\top|RAM|memory[8][4]~q ;
wire	\top|RAM|memory[8][5]~q ;
wire	\top|RAM|memory[8][6]~q ;
wire	\top|RAM|memory[8][7]~q ;
wire	\top|RAM|memory[9][0]~q ;
wire	\top|RAM|memory[9][1]~q ;
wire	\top|RAM|memory[9][2]~q ;
wire	\top|RAM|memory[9][3]~q ;
wire	\top|RAM|memory[9][4]~feeder_combout ;
wire	\top|RAM|memory[9][4]~q ;
wire	\top|RAM|memory[9][5]~q ;
wire	\top|RAM|memory[9][6]~q ;
wire	\top|RAM|memory[9][7]~q ;
wire	\top|flagA|f0~q ;
wire	\top|flagA|f1~q ;
wire	[7:0] \top|out|out_io ;
//wire	\top|out|out_io [0];
//wire	\top|out|out_io [1];
wire	\top|out|out_io[1]~feeder_combout ;
//wire	\top|out|out_io [2];
wire	\top|out|out_io[2]~feeder_combout ;
//wire	\top|out|out_io [3];
//wire	\top|out|out_io [4];
wire	\top|out|out_io[4]~feeder_combout ;
//wire	\top|out|out_io [5];
//wire	\top|out|out_io [6];
//wire	\top|out|out_io [7];
wire	[3:0] \top|pc|pc_data ;
//wire	\top|pc|pc_data [0];
wire	\top|pc|pc_data[0]~4_combout ;
wire	\top|pc|pc_data[0]~5 ;
//wire	\top|pc|pc_data [1];
wire	\top|pc|pc_data[1]~6_combout ;
wire	\top|pc|pc_data[1]~7 ;
//wire	\top|pc|pc_data [2];
wire	\top|pc|pc_data[2]~8_combout ;
wire	\top|pc|pc_data[2]~9 ;
//wire	\top|pc|pc_data [3];
wire	\top|pc|pc_data[3]~10_combout ;
wire	\top|regA|a_bus[0]~0_combout ;
wire	\top|regA|a_bus[0]~1_combout ;
wire	\top|regA|a_bus[0]~2_combout ;
wire	\top|regA|a_bus[0]~3_combout ;
wire	\top|regA|a_bus[0]~4_combout ;
wire	\top|regA|a_bus[0]~5_combout ;
wire	\top|regA|a_bus[0]~6_combout ;
wire	\top|regA|a_bus[1]~37_RESYN16_BDD17 ;
wire	\top|regA|a_bus[1]~37_RESYN18_BDD19 ;
wire	\top|regA|a_bus[1]~37_RESYN20_BDD21 ;
wire	\top|regA|a_bus[1]~37_RESYN22_BDD23 ;
wire	\top|regA|a_bus[1]~37_RESYN24_BDD25 ;
wire	\top|regA|a_bus[1]~37_combout ;
wire	\top|regA|a_bus[2]~10_combout ;
wire	\top|regA|a_bus[2]~11_combout ;
wire	\top|regA|a_bus[2]~12_combout ;
wire	\top|regA|a_bus[2]~13_combout ;
wire	\top|regA|a_bus[2]~14_RESYN10_BDD11 ;
wire	\top|regA|a_bus[2]~14_RESYN8_BDD9 ;
wire	\top|regA|a_bus[2]~14_combout ;
wire	\top|regA|a_bus[3]~15_combout ;
wire	\top|regA|a_bus[3]~16_combout ;
wire	\top|regA|a_bus[3]~17_combout ;
wire	\top|regA|a_bus[3]~18_Duplicate_96 ;
wire	\top|regA|a_bus[3]~18_combout ;
wire	\top|regA|a_bus[3]~19_Duplicate_100 ;
wire	\top|regA|a_bus[3]~19_Duplicate_102 ;
wire	\top|regA|a_bus[3]~19_Duplicate_106 ;
wire	\top|regA|a_bus[3]~19_Duplicate_108 ;
wire	\top|regA|a_bus[3]~19_Duplicate_116 ;
wire	\top|regA|a_bus[3]~19_Duplicate_124 ;
wire	\top|regA|a_bus[3]~19_Duplicate_65 ;
wire	\top|regA|a_bus[3]~19_Duplicate_83 ;
wire	\top|regA|a_bus[3]~19_Duplicate_85 ;
wire	\top|regA|a_bus[3]~19_Duplicate_91 ;
wire	\top|regA|a_bus[3]~19_Duplicate_93 ;
wire	\top|regA|a_bus[3]~19_Duplicate_95 ;
wire	\top|regA|a_bus[3]~19_RESYN12_BDD13 ;
wire	\top|regA|a_bus[3]~19_RESYN14_BDD15 ;
wire	\top|regA|a_bus[3]~19_combout ;
wire	\top|regA|a_bus[4]~20_combout ;
wire	\top|regA|a_bus[4]~21_Duplicate_40 ;
wire	\top|regA|a_bus[4]~21_Duplicate_42 ;
wire	\top|regA|a_bus[4]~21_Duplicate_44 ;
wire	\top|regA|a_bus[4]~21_Duplicate_46 ;
wire	\top|regA|a_bus[4]~21_Duplicate_48 ;
wire	\top|regA|a_bus[4]~21_Duplicate_73 ;
wire	\top|regA|a_bus[4]~21_combout ;
wire	\top|regA|a_bus[5]~23_Duplicate_104 ;
wire	\top|regA|a_bus[5]~23_Duplicate_112 ;
wire	\top|regA|a_bus[5]~23_Duplicate_120 ;
wire	\top|regA|a_bus[5]~23_Duplicate_122 ;
wire	\top|regA|a_bus[5]~23_Duplicate_49 ;
wire	\top|regA|a_bus[5]~23_Duplicate_51 ;
wire	\top|regA|a_bus[5]~23_Duplicate_81 ;
wire	\top|regA|a_bus[5]~23_Duplicate_87 ;
wire	\top|regA|a_bus[5]~23_Duplicate_89 ;
wire	\top|regA|a_bus[5]~23_Duplicate_98 ;
wire	\top|regA|a_bus[5]~23_RESYN0_BDD1 ;
wire	\top|regA|a_bus[5]~23_RESYN2_BDD3 ;
wire	\top|regA|a_bus[5]~23_RESYN4_BDD5 ;
wire	\top|regA|a_bus[5]~23_RESYN6_BDD7 ;
wire	\top|regA|a_bus[5]~23_combout ;
wire	\top|regA|a_bus[6]~24_combout ;
wire	\top|regA|a_bus[6]~25_combout ;
wire	\top|regA|a_bus[6]~26_combout ;
wire	\top|regA|a_bus[6]~27_combout ;
wire	\top|regA|a_bus[6]~28_combout ;
wire	\top|regA|a_bus[6]~29_Duplicate_110 ;
wire	\top|regA|a_bus[6]~29_Duplicate_118 ;
wire	\top|regA|a_bus[6]~29_Duplicate_126 ;
wire	\top|regA|a_bus[6]~29_Duplicate_54 ;
wire	\top|regA|a_bus[6]~29_Duplicate_64 ;
wire	\top|regA|a_bus[6]~29_combout ;
wire	\top|regA|a_bus[7]~30_combout ;
wire	\top|regA|a_bus[7]~31_combout ;
wire	\top|regA|a_bus[7]~32_combout ;
wire	\top|regA|a_bus[7]~33_combout ;
wire	\top|regA|a_bus[7]~34_combout ;
wire	\top|regA|a_bus[7]~35_Duplicate_114 ;
wire	\top|regA|a_bus[7]~35_Duplicate_56 ;
wire	\top|regA|a_bus[7]~35_Duplicate_58 ;
wire	\top|regA|a_bus[7]~35_Duplicate_60 ;
wire	\top|regA|a_bus[7]~35_Duplicate_62 ;
wire	\top|regA|a_bus[7]~35_Duplicate_67 ;
wire	\top|regA|a_bus[7]~35_Duplicate_69 ;
wire	\top|regA|a_bus[7]~35_Duplicate_71 ;
wire	\top|regA|a_bus[7]~35_Duplicate_75 ;
wire	\top|regA|a_bus[7]~35_Duplicate_77 ;
wire	\top|regA|a_bus[7]~35_Duplicate_79 ;
wire	\top|regA|a_bus[7]~35_combout ;
wire	[7:0] \top|regA|a_reg ;
//wire	\top|regA|a_reg [0];
//wire	\top|regA|a_reg [1];
//wire	\top|regA|a_reg [2];
//wire	\top|regA|a_reg [3];
//wire	\top|regA|a_reg [4];
//wire	\top|regA|a_reg [5];
//wire	\top|regA|a_reg [6];
//wire	\top|regA|a_reg [7];
wire	[7:0] \top|regB|a_reg ;
//wire	\top|regB|a_reg [0];
//wire	\top|regB|a_reg [1];
//wire	\top|regB|a_reg [2];
//wire	\top|regB|a_reg [3];
//wire	\top|regB|a_reg [4];
//wire	\top|regB|a_reg [5];
//wire	\top|regB|a_reg [6];
//wire	\top|regB|a_reg [7];
wire	unknown;
wire	\~GND~combout ;
wire	\~VCC~combout ;

wire vcc;
wire gnd;
assign vcc = 1'b1;
assign gnd = 1'b0;

// Location: BBOX_X1_Y1_N0
alta_pllx \pll_inst|inpll_F12874A2 (
	.clkin(\clk~input_o ),
	.clkfb(\pll_inst|inpll_F12874A2.clkout0 ),
	.pllen(\~VCC~combout ),
	.resetn(\rst_n~input_o ),
	.clkout0en(\~VCC~combout ),
	.clkout1en(\~GND~combout ),
	.clkout2en(\~GND~combout ),
	.clkout3en(\~GND~combout ),
	.clkout0(\pll_inst|inpll_F12874A2.clkout0 ),
	.clkout1(\pll_inst|inpll_F12874A2.clkout1 ),
	.clkout2(\pll_inst|inpll_F12874A2.clkout2 ),
	.clkout3(\pll_inst|inpll_F12874A2.clkout3 ),
	.lock(\pll_inst|inpll_F12874A2.lock ));
defparam \pll_inst|inpll_F12874A2 .CLKIN_DIV = 6'b000001;
defparam \pll_inst|inpll_F12874A2 .CLKFB_DIV = 6'b000001;
defparam \pll_inst|inpll_F12874A2 .CLKDIV0_EN = 1'b0;
defparam \pll_inst|inpll_F12874A2 .CLKDIV1_EN = 1'b0;
defparam \pll_inst|inpll_F12874A2 .CLKDIV2_EN = 1'b0;
defparam \pll_inst|inpll_F12874A2 .CLKDIV3_EN = 1'b0;
defparam \pll_inst|inpll_F12874A2 .CLKOUT0_DIV = 6'b111111;
defparam \pll_inst|inpll_F12874A2 .CLKOUT1_DIV = 6'b111111;
defparam \pll_inst|inpll_F12874A2 .CLKOUT2_DIV = 6'b111111;
defparam \pll_inst|inpll_F12874A2 .CLKOUT3_DIV = 6'b111111;
defparam \pll_inst|inpll_F12874A2 .CLKOUT0_DEL = 6'b000000;
defparam \pll_inst|inpll_F12874A2 .CLKOUT1_DEL = 6'b000000;
defparam \pll_inst|inpll_F12874A2 .CLKOUT2_DEL = 6'b000000;
defparam \pll_inst|inpll_F12874A2 .CLKOUT3_DEL = 6'b000000;
defparam \pll_inst|inpll_F12874A2 .CLKOUT0_PHASE = 3'b000;
defparam \pll_inst|inpll_F12874A2 .CLKOUT1_PHASE = 3'b000;
defparam \pll_inst|inpll_F12874A2 .CLKOUT2_PHASE = 3'b000;
defparam \pll_inst|inpll_F12874A2 .CLKOUT3_PHASE = 3'b000;
defparam \pll_inst|inpll_F12874A2 .FEEDBACK_MODE = 1'b0;
defparam \pll_inst|inpll_F12874A2 .FEEDBACK_CLOCK = 2'b00;

defparam \pll_inst|inpll_F12874A2 .coord_x = 1;
defparam \pll_inst|inpll_F12874A2 .coord_y = 1;
defparam \pll_inst|inpll_F12874A2 .coord_z = 0;
// Location: IOIBUF_X0_Y30_N1
// alta_io_ibuf \rst_n~input (
alta_rio \rst_n~input (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(\rst_n~input_o ),
	.regout(),
	.padio(rst_n));
defparam \rst_n~input .CFG_KEEP = 2'b00;
// defparam \rst_n~input .simulate_z_as = "z";

defparam \rst_n~input .coord_x = 0;
defparam \rst_n~input .coord_y = 30;
defparam \rst_n~input .coord_z = 1;
// Location: IOOBUF_X0_Y6_N2
// alta_io_obuf \gpio[4]~output (
alta_rio \gpio[4]~output (
	.datain(\top|out|out_io [4]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(gpio[4]));
defparam \gpio[4]~output .CFG_KEEP = 2'b00;
// defparam \gpio[4]~output .open_drain_output = "false";

defparam \gpio[4]~output .coord_x = 0;
defparam \gpio[4]~output .coord_y = 6;
defparam \gpio[4]~output .coord_z = 2;
// Location: IOOBUF_X0_Y6_N3
// alta_io_obuf \gpio[7]~output (
alta_rio \gpio[7]~output (
	.datain(\top|out|out_io [7]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(gpio[7]));
defparam \gpio[7]~output .CFG_KEEP = 2'b00;
// defparam \gpio[7]~output .open_drain_output = "false";

defparam \gpio[7]~output .coord_x = 0;
defparam \gpio[7]~output .coord_y = 6;
defparam \gpio[7]~output .coord_z = 3;
// Location: IOIBUF_X0_Y7_N0
// alta_io_ibuf \clk~input (
alta_rio \clk~input (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(\clk~input_o ),
	.regout(),
	.padio(clk));
defparam \clk~input .CFG_KEEP = 2'b00;
// defparam \clk~input .simulate_z_as = "z";

defparam \clk~input .coord_x = 0;
defparam \clk~input .coord_y = 7;
defparam \clk~input .coord_z = 0;
// Location: IOOBUF_X3_Y0_N0
// alta_io_obuf \gpio[6]~output (
alta_rio \gpio[6]~output (
	.datain(\top|out|out_io [6]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(gpio[6]));
defparam \gpio[6]~output .CFG_KEEP = 2'b00;
// defparam \gpio[6]~output .open_drain_output = "false";

defparam \gpio[6]~output .coord_x = 3;
defparam \gpio[6]~output .coord_y = 0;
defparam \gpio[6]~output .coord_z = 0;
// Location: IOOBUF_X3_Y0_N1
// alta_io_obuf \gpio[3]~output (
alta_rio \gpio[3]~output (
	.datain(\top|out|out_io [3]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(gpio[3]));
defparam \gpio[3]~output .CFG_KEEP = 2'b00;
// defparam \gpio[3]~output .open_drain_output = "false";

defparam \gpio[3]~output .coord_x = 3;
defparam \gpio[3]~output .coord_y = 0;
defparam \gpio[3]~output .coord_z = 1;
// Location: IOOBUF_X5_Y0_N0
// alta_io_obuf \gpio[5]~output (
alta_rio \gpio[5]~output (
	.datain(\top|out|out_io [5]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(gpio[5]));
defparam \gpio[5]~output .CFG_KEEP = 2'b00;
// defparam \gpio[5]~output .open_drain_output = "false";

defparam \gpio[5]~output .coord_x = 5;
defparam \gpio[5]~output .coord_y = 0;
defparam \gpio[5]~output .coord_z = 0;
// Location: IOOBUF_X5_Y0_N1
// alta_io_obuf \gpio[1]~output (
alta_rio \gpio[1]~output (
	.datain(\top|out|out_io [1]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(gpio[1]));
defparam \gpio[1]~output .CFG_KEEP = 2'b00;
// defparam \gpio[1]~output .open_drain_output = "false";

defparam \gpio[1]~output .coord_x = 5;
defparam \gpio[1]~output .coord_y = 0;
defparam \gpio[1]~output .coord_z = 1;
// Location: IOOBUF_X5_Y0_N2
// alta_io_obuf \gpio[2]~output (
alta_rio \gpio[2]~output (
	.datain(\top|out|out_io [2]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(gpio[2]));
defparam \gpio[2]~output .CFG_KEEP = 2'b00;
// defparam \gpio[2]~output .open_drain_output = "false";

defparam \gpio[2]~output .coord_x = 5;
defparam \gpio[2]~output .coord_y = 0;
defparam \gpio[2]~output .coord_z = 2;
// Location: IOOBUF_X7_Y0_N0
// alta_io_obuf \gpio[0]~output (
alta_rio \gpio[0]~output (
	.datain(\top|out|out_io [0]),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(gpio[0]));
defparam \gpio[0]~output .CFG_KEEP = 2'b00;
// defparam \gpio[0]~output .open_drain_output = "false";

defparam \gpio[0]~output .coord_x = 7;
defparam \gpio[0]~output .coord_y = 0;
defparam \gpio[0]~output .coord_z = 0;
// Location: IOOBUF_X94_Y56_N1
// alta_io_obuf \led~output (
alta_rio \led~output (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.combout(),
	.regout(),
	.padio(led));
defparam \led~output .CFG_KEEP = 2'b00;
// defparam \led~output .open_drain_output = "false";

defparam \led~output .coord_x = 94;
defparam \led~output .coord_y = 56;
defparam \led~output .coord_z = 1;
// Location: CLKCTRL_G2
alta_io_gclk \rst_n~inputclkctrl (
	.inclk (\rst_n~input_o ),
	.outclk(\rst_n~inputclkctrl_outclk ));
//defparam \rst_n~inputclkctrl .clock_type = "global clock";
//defparam \rst_n~inputclkctrl .ena_register_mode = "none";

// Location: FF_X10_Y2_N22
// alta_lcell_ff \top|MAR|mar_add_4[3] (
// Location: LCCOMB_X10_Y2_N22
// alta_lcell_comb \top|MAR|mar_add_4[3]~feeder (
alta_slice \top|MAR|mar_add_4[3] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[3]~19_Duplicate_116 ),
	.Cin(),
	.Qin(\top|MAR|mar_add_4 [3]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_mi~q_X10_Y2_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y2_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|MAR|mar_add_4[3]~feeder_combout ),
	.Cout(),
	.Q(\top|MAR|mar_add_4 [3]));
defparam \top|MAR|mar_add_4[3] .mask = 16'hFF00;
defparam \top|MAR|mar_add_4[3] .mode = "logic";
defparam \top|MAR|mar_add_4[3] .modeMux = 1'b0;
defparam \top|MAR|mar_add_4[3] .FeedbackMux = 1'b0;
defparam \top|MAR|mar_add_4[3] .ShiftMux = 1'b0;
defparam \top|MAR|mar_add_4[3] .BypassEn = 1'b0;
defparam \top|MAR|mar_add_4[3] .CarryEnb = 1'b1;
defparam \top|MAR|mar_add_4[3] .AsyncResetMux = 2'b11;
defparam \top|MAR|mar_add_4[3] .SyncResetMux = 2'bxx;
defparam \top|MAR|mar_add_4[3] .SyncLoadMux = 2'bxx;
defparam \top|MAR|mar_add_4[3] .coord_x = 10;
defparam \top|MAR|mar_add_4[3] .coord_y = 2;
defparam \top|MAR|mar_add_4[3] .coord_z = 11;
// Location: FF_X10_Y2_N24
// alta_lcell_ff \top|RAM|memory[4][3] (
// Location: LCCOMB_X10_Y2_N24
// alta_lcell_comb \top|RAM|memory[4][3]~15 (
alta_slice \top|RAM|memory[4][3] (
	.A(\top|CU|cu_co~q ),
	.B(\top|regA|a_bus[0]~5_combout ),
	.C(vcc),
	.D(\top|regA|a_bus[3]~18_Duplicate_96 ),
	.Cin(),
	.Qin(\top|RAM|memory[4][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~5_combout_X10_Y2_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y2_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[4][3]~15_combout ),
	.Cout(),
	.Q(\top|RAM|memory[4][3]~q ));
defparam \top|RAM|memory[4][3] .mask = 16'h00EE;
defparam \top|RAM|memory[4][3] .mode = "logic";
defparam \top|RAM|memory[4][3] .modeMux = 1'b0;
defparam \top|RAM|memory[4][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[4][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[4][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[4][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[4][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[4][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[4][3] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[4][3] .coord_x = 10;
defparam \top|RAM|memory[4][3] .coord_y = 2;
defparam \top|RAM|memory[4][3] .coord_z = 12;
// Location: CLKENCTRL_X10_Y2_N0
alta_clkenctrl clken_ctrl_X10_Y2_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|cu_mi~q ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_mi~q_X10_Y2_SIG_SIG ));
defparam clken_ctrl_X10_Y2_N0.ClkMux = 2'b10;
defparam clken_ctrl_X10_Y2_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X10_Y2_N0.coord_x = 10;
defparam clken_ctrl_X10_Y2_N0.coord_y = 2;
defparam clken_ctrl_X10_Y2_N0.coord_z = 0;
// Location: ASYNCCTRL_X10_Y2_N0
alta_asyncctrl asyncreset_ctrl_X10_Y2_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y2_INV ));
defparam asyncreset_ctrl_X10_Y2_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X10_Y2_N0.coord_x = 10;
defparam asyncreset_ctrl_X10_Y2_N0.coord_y = 2;
defparam asyncreset_ctrl_X10_Y2_N0.coord_z = 0;
// Location: CLKENCTRL_X10_Y2_N1
alta_clkenctrl clken_ctrl_X10_Y2_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~5_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~5_combout_X10_Y2_SIG_SIG ));
defparam clken_ctrl_X10_Y2_N1.ClkMux = 2'b10;
defparam clken_ctrl_X10_Y2_N1.ClkEnMux = 2'b10;
defparam clken_ctrl_X10_Y2_N1.coord_x = 10;
defparam clken_ctrl_X10_Y2_N1.coord_y = 2;
defparam clken_ctrl_X10_Y2_N1.coord_z = 1;
// Location: LCCOMB_X10_Y3_N10
// alta_lcell_comb \top|RAM|Mux6~4 (
alta_slice \top|RAM|Mux6~4 (
	.A(\top|RAM|memory[0][1]~q ),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|RAM|memory[2][1]~q ),
	.D(\top|MAR|mar_add_4 [2]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux6~4_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux6~4 .mask = 16'hCC1D;
defparam \top|RAM|Mux6~4 .mode = "logic";
defparam \top|RAM|Mux6~4 .modeMux = 1'b0;
defparam \top|RAM|Mux6~4 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux6~4 .ShiftMux = 1'b0;
defparam \top|RAM|Mux6~4 .BypassEn = 1'b0;
defparam \top|RAM|Mux6~4 .CarryEnb = 1'b1;
defparam \top|RAM|Mux6~4 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux6~4 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux6~4 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux6~4 .coord_x = 10;
defparam \top|RAM|Mux6~4 .coord_y = 3;
defparam \top|RAM|Mux6~4 .coord_z = 5;
// Location: FF_X10_Y3_N12
// alta_lcell_ff \top|RAM|memory[2][0] (
// Location: LCCOMB_X10_Y3_N12
// alta_lcell_comb \top|RAM|memory[2][0]~3 (
alta_slice \top|RAM|memory[2][0] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[2][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~20_combout_X10_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[2][0]~3_combout ),
	.Cout(),
	.Q(\top|RAM|memory[2][0]~q ));
defparam \top|RAM|memory[2][0] .mask = 16'h0F0F;
defparam \top|RAM|memory[2][0] .mode = "logic";
defparam \top|RAM|memory[2][0] .modeMux = 1'b0;
defparam \top|RAM|memory[2][0] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[2][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[2][0] .BypassEn = 1'b0;
defparam \top|RAM|memory[2][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[2][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[2][0] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[2][0] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[2][0] .coord_x = 10;
defparam \top|RAM|memory[2][0] .coord_y = 3;
defparam \top|RAM|memory[2][0] .coord_z = 6;
// Location: FF_X10_Y3_N14
// alta_lcell_ff \top|RAM|memory[2][2] (
// Location: LCCOMB_X10_Y3_N14
// alta_lcell_comb \top|RAM|memory[2][2]~11 (
alta_slice \top|RAM|memory[2][2] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[2][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~20_combout_X10_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[2][2]~11_combout ),
	.Cout(),
	.Q(\top|RAM|memory[2][2]~q ));
defparam \top|RAM|memory[2][2] .mask = 16'h0F0F;
defparam \top|RAM|memory[2][2] .mode = "logic";
defparam \top|RAM|memory[2][2] .modeMux = 1'b0;
defparam \top|RAM|memory[2][2] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[2][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[2][2] .BypassEn = 1'b0;
defparam \top|RAM|memory[2][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[2][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[2][2] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[2][2] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[2][2] .coord_x = 10;
defparam \top|RAM|memory[2][2] .coord_y = 3;
defparam \top|RAM|memory[2][2] .coord_z = 7;
// Location: LCCOMB_X10_Y3_N16
// alta_lcell_comb \top|RAM|Decoder0~18 (
alta_slice \top|RAM|Decoder0~18 (
	.A(\top|CU|cu_ri~q ),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|MAR|mar_add_4 [0]),
	.D(\top|MAR|mar_add_4 [2]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~18_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~18 .mask = 16'h0080;
defparam \top|RAM|Decoder0~18 .mode = "logic";
defparam \top|RAM|Decoder0~18 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~18 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~18 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~18 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~18 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~18 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~18 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~18 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Decoder0~18 .coord_x = 10;
defparam \top|RAM|Decoder0~18 .coord_y = 3;
defparam \top|RAM|Decoder0~18 .coord_z = 8;
// Location: LCCOMB_X10_Y3_N18
// alta_lcell_comb \top|regA|a_bus[0]~1 (
alta_slice \top|regA|a_bus[0]~1 (
	.A(\top|MAR|mar_add_4 [2]),
	.B(\top|RAM|Mux7~1_combout ),
	.C(\top|RAM|Mux7~3_combout ),
	.D(\top|regA|a_bus[0]~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[0]~1_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[0]~1 .mask = 16'hDDA0;
defparam \top|regA|a_bus[0]~1 .mode = "logic";
defparam \top|regA|a_bus[0]~1 .modeMux = 1'b0;
defparam \top|regA|a_bus[0]~1 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[0]~1 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[0]~1 .BypassEn = 1'b0;
defparam \top|regA|a_bus[0]~1 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[0]~1 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~1 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~1 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[0]~1 .coord_x = 10;
defparam \top|regA|a_bus[0]~1 .coord_y = 3;
defparam \top|regA|a_bus[0]~1 .coord_z = 9;
// Location: LCCOMB_X10_Y3_N2
// alta_lcell_comb \top|RAM|Mux6~2 (
// Location: FF_X10_Y3_N2
// alta_lcell_ff \top|RAM|memory[3][1] (
alta_slice \top|RAM|memory[3][1] (
	.A(\top|RAM|memory[1][1]~q ),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|MAR|mar_add_4 [2]),
	.Cin(),
	.Qin(\top|RAM|memory[3][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X10_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y3_INV ),
	.SyncReset(SyncReset_X10_Y3_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y3_VCC),
	.LutOut(\top|RAM|Mux6~2_combout ),
	.Cout(),
	.Q(\top|RAM|memory[3][1]~q ));
defparam \top|RAM|memory[3][1] .mask = 16'hCCD1;
defparam \top|RAM|memory[3][1] .mode = "logic";
defparam \top|RAM|memory[3][1] .modeMux = 1'b0;
defparam \top|RAM|memory[3][1] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[3][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[3][1] .BypassEn = 1'b1;
defparam \top|RAM|memory[3][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[3][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[3][1] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[3][1] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[3][1] .coord_x = 10;
defparam \top|RAM|memory[3][1] .coord_y = 3;
defparam \top|RAM|memory[3][1] .coord_z = 1;
// Location: LCCOMB_X10_Y3_N20
// alta_lcell_comb \top|regA|a_bus[0]~0 (
alta_slice \top|regA|a_bus[0]~0 (
	.A(\top|RAM|Mux7~7_combout ),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|RAM|Mux7~5_combout ),
	.D(\top|MAR|mar_add_4 [2]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[0]~0_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[0]~0 .mask = 16'h33E2;
defparam \top|regA|a_bus[0]~0 .mode = "logic";
defparam \top|regA|a_bus[0]~0 .modeMux = 1'b0;
defparam \top|regA|a_bus[0]~0 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[0]~0 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[0]~0 .BypassEn = 1'b0;
defparam \top|regA|a_bus[0]~0 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[0]~0 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~0 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~0 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[0]~0 .coord_x = 10;
defparam \top|regA|a_bus[0]~0 .coord_y = 3;
defparam \top|regA|a_bus[0]~0 .coord_z = 10;
// Location: LCCOMB_X10_Y3_N22
// alta_lcell_comb \top|RAM|Decoder0~23 (
alta_slice \top|RAM|Decoder0~23 (
	.A(vcc),
	.B(vcc),
	.C(\top|MAR|mar_add_4 [3]),
	.D(\top|RAM|Decoder0~18_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~23_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~23 .mask = 16'h0F00;
defparam \top|RAM|Decoder0~23 .mode = "logic";
defparam \top|RAM|Decoder0~23 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~23 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~23 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~23 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~23 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~23 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~23 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~23 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Decoder0~23 .coord_x = 10;
defparam \top|RAM|Decoder0~23 .coord_y = 3;
defparam \top|RAM|Decoder0~23 .coord_z = 11;
// Location: FF_X10_Y3_N26
// alta_lcell_ff \top|RAM|memory[3][6] (
// Location: LCCOMB_X10_Y3_N26
// alta_lcell_comb \top|RAM|memory[3][6]~32 (
alta_slice \top|RAM|memory[3][6] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[6]~29_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[3][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X10_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[3][6]~32_combout ),
	.Cout(),
	.Q(\top|RAM|memory[3][6]~q ));
defparam \top|RAM|memory[3][6] .mask = 16'h0F0F;
defparam \top|RAM|memory[3][6] .mode = "logic";
defparam \top|RAM|memory[3][6] .modeMux = 1'b0;
defparam \top|RAM|memory[3][6] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[3][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[3][6] .BypassEn = 1'b0;
defparam \top|RAM|memory[3][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[3][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[3][6] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[3][6] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[3][6] .coord_x = 10;
defparam \top|RAM|memory[3][6] .coord_y = 3;
defparam \top|RAM|memory[3][6] .coord_z = 13;
// Location: LCCOMB_X10_Y3_N30
// alta_lcell_comb \top|RAM|Mux7~7 (
// Location: FF_X10_Y3_N30
// alta_lcell_ff \top|RAM|memory[3][0] (
alta_slice \top|RAM|memory[3][0] (
	.A(\top|RAM|memory[2][0]~q ),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(\top|RAM|Mux7~6_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[3][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X10_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y3_INV ),
	.SyncReset(SyncReset_X10_Y3_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y3_VCC),
	.LutOut(\top|RAM|Mux7~7_combout ),
	.Cout(),
	.Q(\top|RAM|memory[3][0]~q ));
defparam \top|RAM|memory[3][0] .mask = 16'hF344;
defparam \top|RAM|memory[3][0] .mode = "logic";
defparam \top|RAM|memory[3][0] .modeMux = 1'b0;
defparam \top|RAM|memory[3][0] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[3][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[3][0] .BypassEn = 1'b1;
defparam \top|RAM|memory[3][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[3][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[3][0] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[3][0] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[3][0] .coord_x = 10;
defparam \top|RAM|memory[3][0] .coord_y = 3;
defparam \top|RAM|memory[3][0] .coord_z = 15;
// Location: LCCOMB_X10_Y3_N4
// alta_lcell_comb \top|RAM|Mux5~2 (
// Location: FF_X10_Y3_N4
// alta_lcell_ff \top|RAM|memory[3][2] (
alta_slice \top|RAM|memory[3][2] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|RAM|memory[2][2]~q ),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|MAR|mar_add_4 [2]),
	.Cin(),
	.Qin(\top|RAM|memory[3][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X10_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y3_INV ),
	.SyncReset(SyncReset_X10_Y3_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y3_VCC),
	.LutOut(\top|RAM|Mux5~2_combout ),
	.Cout(),
	.Q(\top|RAM|memory[3][2]~q ));
defparam \top|RAM|memory[3][2] .mask = 16'hAAB1;
defparam \top|RAM|memory[3][2] .mode = "logic";
defparam \top|RAM|memory[3][2] .modeMux = 1'b0;
defparam \top|RAM|memory[3][2] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[3][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[3][2] .BypassEn = 1'b1;
defparam \top|RAM|memory[3][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[3][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[3][2] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[3][2] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[3][2] .coord_x = 10;
defparam \top|RAM|memory[3][2] .coord_y = 3;
defparam \top|RAM|memory[3][2] .coord_z = 2;
// Location: FF_X10_Y3_N8
// alta_lcell_ff \top|RAM|memory[2][1] (
// Location: LCCOMB_X10_Y3_N8
// alta_lcell_comb \top|RAM|memory[2][1]~8 (
alta_slice \top|RAM|memory[2][1] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[2][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~20_combout_X10_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[2][1]~8_combout ),
	.Cout(),
	.Q(\top|RAM|memory[2][1]~q ));
defparam \top|RAM|memory[2][1] .mask = 16'h0F0F;
defparam \top|RAM|memory[2][1] .mode = "logic";
defparam \top|RAM|memory[2][1] .modeMux = 1'b0;
defparam \top|RAM|memory[2][1] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[2][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[2][1] .BypassEn = 1'b0;
defparam \top|RAM|memory[2][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[2][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[2][1] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[2][1] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[2][1] .coord_x = 10;
defparam \top|RAM|memory[2][1] .coord_y = 3;
defparam \top|RAM|memory[2][1] .coord_z = 4;
// Location: CLKENCTRL_X10_Y3_N0
alta_clkenctrl clken_ctrl_X10_Y3_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~20_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~20_combout_X10_Y3_SIG_SIG ));
defparam clken_ctrl_X10_Y3_N0.ClkMux = 2'b10;
defparam clken_ctrl_X10_Y3_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X10_Y3_N0.coord_x = 10;
defparam clken_ctrl_X10_Y3_N0.coord_y = 3;
defparam clken_ctrl_X10_Y3_N0.coord_z = 0;
// Location: ASYNCCTRL_X10_Y3_N0
alta_asyncctrl asyncreset_ctrl_X10_Y3_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y3_INV ));
defparam asyncreset_ctrl_X10_Y3_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X10_Y3_N0.coord_x = 10;
defparam asyncreset_ctrl_X10_Y3_N0.coord_y = 3;
defparam asyncreset_ctrl_X10_Y3_N0.coord_z = 0;
// Location: CLKENCTRL_X10_Y3_N1
alta_clkenctrl clken_ctrl_X10_Y3_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~23_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X10_Y3_SIG_SIG ));
defparam clken_ctrl_X10_Y3_N1.ClkMux = 2'b10;
defparam clken_ctrl_X10_Y3_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X10_Y3_N1.coord_x = 10;
defparam clken_ctrl_X10_Y3_N1.coord_y = 3;
defparam clken_ctrl_X10_Y3_N1.coord_z = 1;
// Location: SYNCCTRL_X10_Y3_N0
alta_syncctrl syncreset_ctrl_X10_Y3(.Din(), .Dout(SyncReset_X10_Y3_GND));
defparam syncreset_ctrl_X10_Y3.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X10_Y3.coord_x = 10;
defparam syncreset_ctrl_X10_Y3.coord_y = 3;
defparam syncreset_ctrl_X10_Y3.coord_z = 0;
// Location: SYNCCTRL_X10_Y3_N1
alta_syncctrl syncload_ctrl_X10_Y3(.Din(), .Dout(SyncLoad_X10_Y3_VCC));
defparam syncload_ctrl_X10_Y3.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X10_Y3.coord_x = 10;
defparam syncload_ctrl_X10_Y3.coord_y = 3;
defparam syncload_ctrl_X10_Y3.coord_z = 1;
// Location: LCCOMB_X10_Y4_N0
// alta_lcell_comb \top|regA|a_bus[1]~37_RESYN18 (
alta_slice \top|regA|a_bus[1]~37_RESYN18 (
	.A(\top|CU|cu_ro~q ),
	.B(\top|regA|a_reg [1]),
	.C(\top|regA|a_bus[1]~37_RESYN16_BDD17 ),
	.D(\top|CU|cu_ao~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[1]~37_RESYN18_BDD19 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[1]~37_RESYN18 .mask = 16'hC4F5;
defparam \top|regA|a_bus[1]~37_RESYN18 .mode = "logic";
defparam \top|regA|a_bus[1]~37_RESYN18 .modeMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN18 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN18 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN18 .BypassEn = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN18 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[1]~37_RESYN18 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN18 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN18 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN18 .coord_x = 10;
defparam \top|regA|a_bus[1]~37_RESYN18 .coord_y = 4;
defparam \top|regA|a_bus[1]~37_RESYN18 .coord_z = 0;
// Location: FF_X10_Y4_N10
// alta_lcell_ff \top|pc|pc_data[0] (
// Location: LCCOMB_X10_Y4_N10
// alta_lcell_comb \top|pc|pc_data[0]~4 (
alta_slice \top|pc|pc_data[0] (
	.A(\top|CU|cu_ce~q ),
	.B(\top|pc|pc_data [0]),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|pc|pc_data [0]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0_X10_Y4_SIG_VCC ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y4_INV ),
	.SyncReset(SyncReset_X10_Y4_GND),
	.ShiftData(),
	.SyncLoad(\top|CU|cu_j~q__SyncLoad_X10_Y4_SIG ),
	.LutOut(\top|pc|pc_data[0]~4_combout ),
	.Cout(\top|pc|pc_data[0]~5 ),
	.Q(\top|pc|pc_data [0]));
defparam \top|pc|pc_data[0] .mask = 16'h6688;
defparam \top|pc|pc_data[0] .mode = "logic";
defparam \top|pc|pc_data[0] .modeMux = 1'b0;
defparam \top|pc|pc_data[0] .FeedbackMux = 1'b0;
defparam \top|pc|pc_data[0] .ShiftMux = 1'b0;
defparam \top|pc|pc_data[0] .BypassEn = 1'b1;
defparam \top|pc|pc_data[0] .CarryEnb = 1'b0;
defparam \top|pc|pc_data[0] .AsyncResetMux = 2'b11;
defparam \top|pc|pc_data[0] .SyncResetMux = 2'b00;
defparam \top|pc|pc_data[0] .SyncLoadMux = 2'b10;
defparam \top|pc|pc_data[0] .coord_x = 10;
defparam \top|pc|pc_data[0] .coord_y = 4;
defparam \top|pc|pc_data[0] .coord_z = 5;
// Location: FF_X10_Y4_N12
// alta_lcell_ff \top|pc|pc_data[1] (
// Location: LCCOMB_X10_Y4_N12
// alta_lcell_comb \top|pc|pc_data[1]~6 (
alta_slice \top|pc|pc_data[1] (
	.A(\top|pc|pc_data [1]),
	.B(vcc),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(vcc),
	.Cin(\top|pc|pc_data[0]~5 ),
	.Qin(\top|pc|pc_data [1]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0_X10_Y4_SIG_VCC ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y4_INV ),
	.SyncReset(SyncReset_X10_Y4_GND),
	.ShiftData(),
	.SyncLoad(\top|CU|cu_j~q__SyncLoad_X10_Y4_SIG ),
	.LutOut(\top|pc|pc_data[1]~6_combout ),
	.Cout(\top|pc|pc_data[1]~7 ),
	.Q(\top|pc|pc_data [1]));
defparam \top|pc|pc_data[1] .mask = 16'h5A5F;
defparam \top|pc|pc_data[1] .mode = "ripple";
defparam \top|pc|pc_data[1] .modeMux = 1'b1;
defparam \top|pc|pc_data[1] .FeedbackMux = 1'b0;
defparam \top|pc|pc_data[1] .ShiftMux = 1'b0;
defparam \top|pc|pc_data[1] .BypassEn = 1'b1;
defparam \top|pc|pc_data[1] .CarryEnb = 1'b0;
defparam \top|pc|pc_data[1] .AsyncResetMux = 2'b11;
defparam \top|pc|pc_data[1] .SyncResetMux = 2'b00;
defparam \top|pc|pc_data[1] .SyncLoadMux = 2'b10;
defparam \top|pc|pc_data[1] .coord_x = 10;
defparam \top|pc|pc_data[1] .coord_y = 4;
defparam \top|pc|pc_data[1] .coord_z = 6;
// Location: FF_X10_Y4_N14
// alta_lcell_ff \top|pc|pc_data[2] (
// Location: LCCOMB_X10_Y4_N14
// alta_lcell_comb \top|pc|pc_data[2]~8 (
alta_slice \top|pc|pc_data[2] (
	.A(\top|pc|pc_data [2]),
	.B(vcc),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(vcc),
	.Cin(\top|pc|pc_data[1]~7 ),
	.Qin(\top|pc|pc_data [2]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0_X10_Y4_SIG_VCC ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y4_INV ),
	.SyncReset(SyncReset_X10_Y4_GND),
	.ShiftData(),
	.SyncLoad(\top|CU|cu_j~q__SyncLoad_X10_Y4_SIG ),
	.LutOut(\top|pc|pc_data[2]~8_combout ),
	.Cout(\top|pc|pc_data[2]~9 ),
	.Q(\top|pc|pc_data [2]));
defparam \top|pc|pc_data[2] .mask = 16'hA50A;
defparam \top|pc|pc_data[2] .mode = "ripple";
defparam \top|pc|pc_data[2] .modeMux = 1'b1;
defparam \top|pc|pc_data[2] .FeedbackMux = 1'b0;
defparam \top|pc|pc_data[2] .ShiftMux = 1'b0;
defparam \top|pc|pc_data[2] .BypassEn = 1'b1;
defparam \top|pc|pc_data[2] .CarryEnb = 1'b0;
defparam \top|pc|pc_data[2] .AsyncResetMux = 2'b11;
defparam \top|pc|pc_data[2] .SyncResetMux = 2'b00;
defparam \top|pc|pc_data[2] .SyncLoadMux = 2'b10;
defparam \top|pc|pc_data[2] .coord_x = 10;
defparam \top|pc|pc_data[2] .coord_y = 4;
defparam \top|pc|pc_data[2] .coord_z = 7;
// Location: FF_X10_Y4_N16
// alta_lcell_ff \top|pc|pc_data[3] (
// Location: LCCOMB_X10_Y4_N16
// alta_lcell_comb \top|pc|pc_data[3]~10 (
alta_slice \top|pc|pc_data[3] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[3]~19_combout ),
	.D(\top|pc|pc_data [3]),
	.Cin(\top|pc|pc_data[2]~9 ),
	.Qin(\top|pc|pc_data [3]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0_X10_Y4_SIG_VCC ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y4_INV ),
	.SyncReset(SyncReset_X10_Y4_GND),
	.ShiftData(),
	.SyncLoad(\top|CU|cu_j~q__SyncLoad_X10_Y4_SIG ),
	.LutOut(\top|pc|pc_data[3]~10_combout ),
	.Cout(),
	.Q(\top|pc|pc_data [3]));
defparam \top|pc|pc_data[3] .mask = 16'h0FF0;
defparam \top|pc|pc_data[3] .mode = "ripple";
defparam \top|pc|pc_data[3] .modeMux = 1'b1;
defparam \top|pc|pc_data[3] .FeedbackMux = 1'b0;
defparam \top|pc|pc_data[3] .ShiftMux = 1'b0;
defparam \top|pc|pc_data[3] .BypassEn = 1'b1;
defparam \top|pc|pc_data[3] .CarryEnb = 1'b1;
defparam \top|pc|pc_data[3] .AsyncResetMux = 2'b11;
defparam \top|pc|pc_data[3] .SyncResetMux = 2'b00;
defparam \top|pc|pc_data[3] .SyncLoadMux = 2'b10;
defparam \top|pc|pc_data[3] .coord_x = 10;
defparam \top|pc|pc_data[3] .coord_y = 4;
defparam \top|pc|pc_data[3] .coord_z = 8;
// Location: LCCOMB_X10_Y4_N18
// alta_lcell_comb \top|regA|a_bus[1]~37_RESYN22 (
alta_slice \top|regA|a_bus[1]~37_RESYN22 (
	.A(vcc),
	.B(\top|regA|a_bus[1]~37_RESYN20_BDD21 ),
	.C(vcc),
	.D(\top|regA|a_bus[1]~37_RESYN18_BDD19 ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[1]~37_RESYN22_BDD23 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[1]~37_RESYN22 .mask = 16'hCC00;
defparam \top|regA|a_bus[1]~37_RESYN22 .mode = "logic";
defparam \top|regA|a_bus[1]~37_RESYN22 .modeMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN22 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN22 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN22 .BypassEn = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN22 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[1]~37_RESYN22 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN22 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN22 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN22 .coord_x = 10;
defparam \top|regA|a_bus[1]~37_RESYN22 .coord_y = 4;
defparam \top|regA|a_bus[1]~37_RESYN22 .coord_z = 9;
// Location: LCCOMB_X10_Y4_N2
// alta_lcell_comb \top|regA|a_bus[1]~37_RESYN20 (
alta_slice \top|regA|a_bus[1]~37_RESYN20 (
	.A(\top|pc|pc_data [1]),
	.B(\top|CU|cu_co~q ),
	.C(\top|CU|cu_io~q ),
	.D(\top|IR|ir_bus_s [1]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[1]~37_RESYN20_BDD21 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[1]~37_RESYN20 .mask = 16'hBB0B;
defparam \top|regA|a_bus[1]~37_RESYN20 .mode = "logic";
defparam \top|regA|a_bus[1]~37_RESYN20 .modeMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN20 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN20 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN20 .BypassEn = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN20 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[1]~37_RESYN20 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN20 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN20 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN20 .coord_x = 10;
defparam \top|regA|a_bus[1]~37_RESYN20 .coord_y = 4;
defparam \top|regA|a_bus[1]~37_RESYN20 .coord_z = 1;
// Location: LCCOMB_X10_Y4_N20
// alta_lcell_comb \top|regA|a_bus[1]~37_RESYN24 (
alta_slice \top|regA|a_bus[1]~37_RESYN24 (
	.A(vcc),
	.B(\top|CU|cu_co~q ),
	.C(vcc),
	.D(\top|regA|a_bus[0]~5_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[1]~37_RESYN24_BDD25 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[1]~37_RESYN24 .mask = 16'h0033;
defparam \top|regA|a_bus[1]~37_RESYN24 .mode = "logic";
defparam \top|regA|a_bus[1]~37_RESYN24 .modeMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN24 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN24 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN24 .BypassEn = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN24 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[1]~37_RESYN24 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN24 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN24 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN24 .coord_x = 10;
defparam \top|regA|a_bus[1]~37_RESYN24 .coord_y = 4;
defparam \top|regA|a_bus[1]~37_RESYN24 .coord_z = 10;
// Location: FF_X10_Y4_N22
// alta_lcell_ff \top|RAM|memory[15][2] (
// Location: LCCOMB_X10_Y4_N22
// alta_lcell_comb \top|regA|a_bus[2]~14 (
alta_slice \top|RAM|memory[15][2] (
	.A(\top|regA|a_bus[2]~14_RESYN10_BDD11 ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[2]~14_RESYN8_BDD9 ),
	.D(\top|ALU|Add1|auto_generated|result_int[3]~6_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[15][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~11_combout_X10_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[2]~14_combout ),
	.Cout(),
	.Q(\top|RAM|memory[15][2]~q ));
defparam \top|RAM|memory[15][2] .mask = 16'hFABA;
defparam \top|RAM|memory[15][2] .mode = "logic";
defparam \top|RAM|memory[15][2] .modeMux = 1'b0;
defparam \top|RAM|memory[15][2] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[15][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[15][2] .BypassEn = 1'b0;
defparam \top|RAM|memory[15][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[15][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[15][2] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[15][2] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[15][2] .coord_x = 10;
defparam \top|RAM|memory[15][2] .coord_y = 4;
defparam \top|RAM|memory[15][2] .coord_z = 11;
// Location: LCCOMB_X10_Y4_N24
// alta_lcell_comb \top|regA|a_bus[0]~5 (
alta_slice \top|regA|a_bus[0]~5 (
	.A(\top|CU|cu_io~q ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|CU|cu_ro~q ),
	.D(\top|CU|cu_ao~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[0]~5_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[0]~5 .mask = 16'hFFFE;
defparam \top|regA|a_bus[0]~5 .mode = "logic";
defparam \top|regA|a_bus[0]~5 .modeMux = 1'b0;
defparam \top|regA|a_bus[0]~5 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[0]~5 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[0]~5 .BypassEn = 1'b0;
defparam \top|regA|a_bus[0]~5 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[0]~5 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~5 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~5 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[0]~5 .coord_x = 10;
defparam \top|regA|a_bus[0]~5 .coord_y = 4;
defparam \top|regA|a_bus[0]~5 .coord_z = 12;
// Location: FF_X10_Y4_N26
// alta_lcell_ff \top|RAM|memory[15][3] (
// Location: LCCOMB_X10_Y4_N26
// alta_lcell_comb \top|regA|a_bus[3]~19 (
alta_slice \top|RAM|memory[15][3] (
	.A(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.D(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[15][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~11_combout_X10_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_combout ),
	.Cout(),
	.Q(\top|RAM|memory[15][3]~q ));
defparam \top|RAM|memory[15][3] .mask = 16'hFABA;
defparam \top|RAM|memory[15][3] .mode = "logic";
defparam \top|RAM|memory[15][3] .modeMux = 1'b0;
defparam \top|RAM|memory[15][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[15][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[15][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[15][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[15][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[15][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[15][3] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[15][3] .coord_x = 10;
defparam \top|RAM|memory[15][3] .coord_y = 4;
defparam \top|RAM|memory[15][3] .coord_z = 13;
// Location: LCCOMB_X10_Y4_N28
// alta_lcell_comb \top|regA|a_bus[2]~12 (
alta_slice \top|regA|a_bus[2]~12 (
	.A(\top|regA|a_reg [2]),
	.B(\top|CU|cu_ao~q ),
	.C(\top|CU|cu_ro~q ),
	.D(\top|regA|a_bus[2]~11_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[2]~12_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[2]~12 .mask = 16'hBB0B;
defparam \top|regA|a_bus[2]~12 .mode = "logic";
defparam \top|regA|a_bus[2]~12 .modeMux = 1'b0;
defparam \top|regA|a_bus[2]~12 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[2]~12 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[2]~12 .BypassEn = 1'b0;
defparam \top|regA|a_bus[2]~12 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[2]~12 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~12 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~12 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[2]~12 .coord_x = 10;
defparam \top|regA|a_bus[2]~12 .coord_y = 4;
defparam \top|regA|a_bus[2]~12 .coord_z = 14;
// Location: FF_X10_Y4_N30
// alta_lcell_ff \top|RAM|memory[15][1] (
// Location: LCCOMB_X10_Y4_N30
// alta_lcell_comb \top|regA|a_bus[1]~37 (
alta_slice \top|RAM|memory[15][1] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[1]~37_RESYN24_BDD25 ),
	.C(\top|ALU|Add1|auto_generated|result_int[2]~4_combout ),
	.D(\top|regA|a_bus[1]~37_RESYN22_BDD23 ),
	.Cin(),
	.Qin(\top|RAM|memory[15][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~11_combout_X10_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[1]~37_combout ),
	.Cout(),
	.Q(\top|RAM|memory[15][1]~q ));
defparam \top|RAM|memory[15][1] .mask = 16'hFDCC;
defparam \top|RAM|memory[15][1] .mode = "logic";
defparam \top|RAM|memory[15][1] .modeMux = 1'b0;
defparam \top|RAM|memory[15][1] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[15][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[15][1] .BypassEn = 1'b0;
defparam \top|RAM|memory[15][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[15][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[15][1] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[15][1] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[15][1] .coord_x = 10;
defparam \top|RAM|memory[15][1] .coord_y = 4;
defparam \top|RAM|memory[15][1] .coord_z = 15;
// Location: LCCOMB_X10_Y4_N4
// alta_lcell_comb \top|regA|a_bus[2]~14_RESYN8 (
alta_slice \top|regA|a_bus[2]~14_RESYN8 (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[2]~10_combout ),
	.D(\top|regA|a_bus[2]~12_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[2]~14_RESYN8_BDD9 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[2]~14_RESYN8 .mask = 16'hF000;
defparam \top|regA|a_bus[2]~14_RESYN8 .mode = "logic";
defparam \top|regA|a_bus[2]~14_RESYN8 .modeMux = 1'b0;
defparam \top|regA|a_bus[2]~14_RESYN8 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[2]~14_RESYN8 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[2]~14_RESYN8 .BypassEn = 1'b0;
defparam \top|regA|a_bus[2]~14_RESYN8 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[2]~14_RESYN8 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~14_RESYN8 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~14_RESYN8 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[2]~14_RESYN8 .coord_x = 10;
defparam \top|regA|a_bus[2]~14_RESYN8 .coord_y = 4;
defparam \top|regA|a_bus[2]~14_RESYN8 .coord_z = 2;
// Location: LCCOMB_X10_Y4_N6
// alta_lcell_comb \top|regA|a_bus[2]~14_RESYN10 (
alta_slice \top|regA|a_bus[2]~14_RESYN10 (
	.A(vcc),
	.B(\top|CU|cu_co~q ),
	.C(vcc),
	.D(\top|regA|a_bus[0]~5_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[2]~14_RESYN10_BDD11 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[2]~14_RESYN10 .mask = 16'h0033;
defparam \top|regA|a_bus[2]~14_RESYN10 .mode = "logic";
defparam \top|regA|a_bus[2]~14_RESYN10 .modeMux = 1'b0;
defparam \top|regA|a_bus[2]~14_RESYN10 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[2]~14_RESYN10 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[2]~14_RESYN10 .BypassEn = 1'b0;
defparam \top|regA|a_bus[2]~14_RESYN10 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[2]~14_RESYN10 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~14_RESYN10 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~14_RESYN10 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[2]~14_RESYN10 .coord_x = 10;
defparam \top|regA|a_bus[2]~14_RESYN10 .coord_y = 4;
defparam \top|regA|a_bus[2]~14_RESYN10 .coord_z = 3;
// Location: LCCOMB_X10_Y4_N8
// alta_lcell_comb \top|regA|a_bus[2]~10 (
alta_slice \top|regA|a_bus[2]~10 (
	.A(\top|pc|pc_data [2]),
	.B(\top|IR|ir_bus_s [2]),
	.C(\top|CU|cu_io~q ),
	.D(\top|CU|cu_co~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[2]~10_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[2]~10 .mask = 16'h8ACF;
defparam \top|regA|a_bus[2]~10 .mode = "logic";
defparam \top|regA|a_bus[2]~10 .modeMux = 1'b0;
defparam \top|regA|a_bus[2]~10 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[2]~10 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[2]~10 .BypassEn = 1'b0;
defparam \top|regA|a_bus[2]~10 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[2]~10 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~10 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~10 .SyncLoadMux = 2'bxx;

defparam \top|regA|a_bus[2]~10 .coord_x = 10;
defparam \top|regA|a_bus[2]~10 .coord_y = 4;
defparam \top|regA|a_bus[2]~10 .coord_z = 4;
// Location: CLKENCTRL_X10_Y4_N0
alta_clkenctrl clken_ctrl_X10_Y4_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~11_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~11_combout_X10_Y4_SIG_SIG ));
defparam clken_ctrl_X10_Y4_N0.ClkMux = 2'b10;
defparam clken_ctrl_X10_Y4_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X10_Y4_N0.coord_x = 10;
defparam clken_ctrl_X10_Y4_N0.coord_y = 4;
defparam clken_ctrl_X10_Y4_N0.coord_z = 0;
// Location: CLKENCTRL_X10_Y4_N1
alta_clkenctrl clken_ctrl_X10_Y4_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(), .ClkOut(\pll_inst|inpll_F12874A2.clkout0_X10_Y4_SIG_VCC ));
defparam clken_ctrl_X10_Y4_N1.ClkMux = 2'b10;
defparam clken_ctrl_X10_Y4_N1.ClkEnMux = 2'b01;

defparam clken_ctrl_X10_Y4_N1.coord_x = 10;
defparam clken_ctrl_X10_Y4_N1.coord_y = 4;
defparam clken_ctrl_X10_Y4_N1.coord_z = 1;
// Location: ASYNCCTRL_X10_Y4_N1
alta_asyncctrl asyncreset_ctrl_X10_Y4_N1(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y4_INV ));
defparam asyncreset_ctrl_X10_Y4_N1.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X10_Y4_N1.coord_x = 10;
defparam asyncreset_ctrl_X10_Y4_N1.coord_y = 4;
defparam asyncreset_ctrl_X10_Y4_N1.coord_z = 1;
// Location: SYNCCTRL_X10_Y4_N0
alta_syncctrl syncreset_ctrl_X10_Y4(.Din(), .Dout(SyncReset_X10_Y4_GND));
defparam syncreset_ctrl_X10_Y4.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X10_Y4.coord_x = 10;
defparam syncreset_ctrl_X10_Y4.coord_y = 4;
defparam syncreset_ctrl_X10_Y4.coord_z = 0;
// Location: SYNCCTRL_X10_Y4_N1
alta_syncctrl syncload_ctrl_X10_Y4(.Din(\top|CU|cu_j~q ), .Dout(\top|CU|cu_j~q__SyncLoad_X10_Y4_SIG ));
defparam syncload_ctrl_X10_Y4.SyncCtrlMux = 2'b10;
defparam syncload_ctrl_X10_Y4.coord_x = 10;
defparam syncload_ctrl_X10_Y4.coord_y = 4;
defparam syncload_ctrl_X10_Y4.coord_z = 1;
// Location: FF_X10_Y5_N0
// alta_lcell_ff \top|RAM|memory[5][5] (
// Location: LCCOMB_X10_Y5_N0
// alta_lcell_comb \top|RAM|memory[5][5]~23 (
alta_slice \top|RAM|memory[5][5] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[5]~23_Duplicate_49 ),
	.Cin(),
	.Qin(\top|RAM|memory[5][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~1_combout_X10_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[5][5]~23_combout ),
	.Cout(),
	.Q(\top|RAM|memory[5][5]~q ));
defparam \top|RAM|memory[5][5] .mask = 16'h00FF;
defparam \top|RAM|memory[5][5] .mode = "logic";
defparam \top|RAM|memory[5][5] .modeMux = 1'b0;
defparam \top|RAM|memory[5][5] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[5][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[5][5] .BypassEn = 1'b0;
defparam \top|RAM|memory[5][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[5][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[5][5] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[5][5] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[5][5] .coord_x = 10;
defparam \top|RAM|memory[5][5] .coord_y = 5;
defparam \top|RAM|memory[5][5] .coord_z = 0;
// Location: LCCOMB_X10_Y5_N10
// alta_lcell_comb \top|RAM|Mux5~4 (
alta_slice \top|RAM|Mux5~4 (
	.A(\top|RAM|memory[0][2]~q ),
	.B(\top|RAM|memory[4][2]~q ),
	.C(\top|MAR|mar_add_4 [2]),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux5~4_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux5~4 .mask = 16'hF035;
defparam \top|RAM|Mux5~4 .mode = "logic";
defparam \top|RAM|Mux5~4 .modeMux = 1'b0;
defparam \top|RAM|Mux5~4 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux5~4 .ShiftMux = 1'b0;
defparam \top|RAM|Mux5~4 .BypassEn = 1'b0;
defparam \top|RAM|Mux5~4 .CarryEnb = 1'b1;
defparam \top|RAM|Mux5~4 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux5~4 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux5~4 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux5~4 .coord_x = 10;
defparam \top|RAM|Mux5~4 .coord_y = 5;
defparam \top|RAM|Mux5~4 .coord_z = 5;
// Location: LCCOMB_X10_Y5_N12
// alta_lcell_comb \top|RAM|Decoder0~5 (
// Location: FF_X10_Y5_N12
// alta_lcell_ff \top|RAM|memory[4][0] (
alta_slice \top|RAM|memory[4][0] (
	.A(vcc),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(\top|RAM|Decoder0~4_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[4][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~5_combout_X10_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ),
	.SyncReset(SyncReset_X10_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y5_VCC),
	.LutOut(\top|RAM|Decoder0~5_combout ),
	.Cout(),
	.Q(\top|RAM|memory[4][0]~q ));
defparam \top|RAM|memory[4][0] .mask = 16'h3300;
defparam \top|RAM|memory[4][0] .mode = "logic";
defparam \top|RAM|memory[4][0] .modeMux = 1'b0;
defparam \top|RAM|memory[4][0] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[4][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[4][0] .BypassEn = 1'b1;
defparam \top|RAM|memory[4][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[4][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[4][0] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[4][0] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[4][0] .coord_x = 10;
defparam \top|RAM|memory[4][0] .coord_y = 5;
defparam \top|RAM|memory[4][0] .coord_z = 6;
// Location: LCCOMB_X10_Y5_N14
// alta_lcell_comb \top|RAM|Mux7~1 (
// Location: FF_X10_Y5_N14
// alta_lcell_ff \top|RAM|memory[5][0] (
alta_slice \top|RAM|memory[5][0] (
	.A(\top|RAM|memory[7][0]~q ),
	.B(\top|RAM|Mux7~0_combout ),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(\top|RAM|memory[5][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~1_combout_X10_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ),
	.SyncReset(SyncReset_X10_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y5_VCC),
	.LutOut(\top|RAM|Mux7~1_combout ),
	.Cout(),
	.Q(\top|RAM|memory[5][0]~q ));
defparam \top|RAM|memory[5][0] .mask = 16'hB8CC;
defparam \top|RAM|memory[5][0] .mode = "logic";
defparam \top|RAM|memory[5][0] .modeMux = 1'b0;
defparam \top|RAM|memory[5][0] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[5][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[5][0] .BypassEn = 1'b1;
defparam \top|RAM|memory[5][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[5][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[5][0] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[5][0] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[5][0] .coord_x = 10;
defparam \top|RAM|memory[5][0] .coord_y = 5;
defparam \top|RAM|memory[5][0] .coord_z = 7;
// Location: LCCOMB_X10_Y5_N16
// alta_lcell_comb \top|regA|a_bus[2]~11 (
alta_slice \top|regA|a_bus[2]~11 (
	.A(\top|RAM|Mux5~1_combout ),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|RAM|Mux5~6_combout ),
	.D(\top|RAM|Mux5~8_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[2]~11_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[2]~11 .mask = 16'hF838;
defparam \top|regA|a_bus[2]~11 .mode = "logic";
defparam \top|regA|a_bus[2]~11 .modeMux = 1'b0;
defparam \top|regA|a_bus[2]~11 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[2]~11 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[2]~11 .BypassEn = 1'b0;
defparam \top|regA|a_bus[2]~11 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[2]~11 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~11 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~11 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[2]~11 .coord_x = 10;
defparam \top|regA|a_bus[2]~11 .coord_y = 5;
defparam \top|regA|a_bus[2]~11 .coord_z = 8;
// Location: LCCOMB_X10_Y5_N18
// alta_lcell_comb \top|RAM|Mux6~3 (
// Location: FF_X10_Y5_N18
// alta_lcell_ff \top|RAM|memory[5][1] (
alta_slice \top|RAM|memory[5][1] (
	.A(\top|RAM|memory[7][1]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|RAM|Mux6~2_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[5][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~1_combout_X10_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ),
	.SyncReset(SyncReset_X10_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y5_VCC),
	.LutOut(\top|RAM|Mux6~3_combout ),
	.Cout(),
	.Q(\top|RAM|memory[5][1]~q ));
defparam \top|RAM|memory[5][1] .mask = 16'hBBC0;
defparam \top|RAM|memory[5][1] .mode = "logic";
defparam \top|RAM|memory[5][1] .modeMux = 1'b0;
defparam \top|RAM|memory[5][1] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[5][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[5][1] .BypassEn = 1'b1;
defparam \top|RAM|memory[5][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[5][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[5][1] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[5][1] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[5][1] .coord_x = 10;
defparam \top|RAM|memory[5][1] .coord_y = 5;
defparam \top|RAM|memory[5][1] .coord_z = 9;
// Location: FF_X10_Y5_N2
// alta_lcell_ff \top|RAM|memory[4][6] (
// Location: LCCOMB_X10_Y5_N2
// alta_lcell_comb \top|RAM|memory[4][6]~29 (
alta_slice \top|RAM|memory[4][6] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[6]~29_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[4][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~5_combout_X10_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[4][6]~29_combout ),
	.Cout(),
	.Q(\top|RAM|memory[4][6]~q ));
defparam \top|RAM|memory[4][6] .mask = 16'h0F0F;
defparam \top|RAM|memory[4][6] .mode = "logic";
defparam \top|RAM|memory[4][6] .modeMux = 1'b0;
defparam \top|RAM|memory[4][6] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[4][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[4][6] .BypassEn = 1'b0;
defparam \top|RAM|memory[4][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[4][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[4][6] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[4][6] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[4][6] .coord_x = 10;
defparam \top|RAM|memory[4][6] .coord_y = 5;
defparam \top|RAM|memory[4][6] .coord_z = 1;
// Location: FF_X10_Y5_N20
// alta_lcell_ff \top|RAM|memory[4][2] (
// Location: LCCOMB_X10_Y5_N20
// alta_lcell_comb \top|RAM|memory[4][2]~13 (
alta_slice \top|RAM|memory[4][2] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[2]~14_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[4][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~5_combout_X10_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[4][2]~13_combout ),
	.Cout(),
	.Q(\top|RAM|memory[4][2]~q ));
defparam \top|RAM|memory[4][2] .mask = 16'h00FF;
defparam \top|RAM|memory[4][2] .mode = "logic";
defparam \top|RAM|memory[4][2] .modeMux = 1'b0;
defparam \top|RAM|memory[4][2] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[4][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[4][2] .BypassEn = 1'b0;
defparam \top|RAM|memory[4][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[4][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[4][2] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[4][2] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[4][2] .coord_x = 10;
defparam \top|RAM|memory[4][2] .coord_y = 5;
defparam \top|RAM|memory[4][2] .coord_z = 10;
// Location: LCCOMB_X10_Y5_N22
// alta_lcell_comb \top|RAM|Mux5~5 (
// Location: FF_X10_Y5_N22
// alta_lcell_ff \top|RAM|memory[5][2] (
alta_slice \top|RAM|memory[5][2] (
	.A(\top|RAM|Mux5~4_combout ),
	.B(\top|RAM|memory[1][2]~q ),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(\top|RAM|memory[5][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~1_combout_X10_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ),
	.SyncReset(SyncReset_X10_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y5_VCC),
	.LutOut(\top|RAM|Mux5~5_combout ),
	.Cout(),
	.Q(\top|RAM|memory[5][2]~q ));
defparam \top|RAM|memory[5][2] .mask = 16'hB1AA;
defparam \top|RAM|memory[5][2] .mode = "logic";
defparam \top|RAM|memory[5][2] .modeMux = 1'b0;
defparam \top|RAM|memory[5][2] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[5][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[5][2] .BypassEn = 1'b1;
defparam \top|RAM|memory[5][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[5][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[5][2] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[5][2] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[5][2] .coord_x = 10;
defparam \top|RAM|memory[5][2] .coord_y = 5;
defparam \top|RAM|memory[5][2] .coord_z = 11;
// Location: LCCOMB_X10_Y5_N24
// alta_lcell_comb \top|RAM|Decoder0~1 (
// Location: FF_X10_Y5_N24
// alta_lcell_ff \top|RAM|memory[5][7] (
alta_slice \top|RAM|memory[5][7] (
	.A(vcc),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|regA|a_bus[7]~35_Duplicate_60 ),
	.D(\top|RAM|Decoder0~0_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[5][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~1_combout_X10_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ),
	.SyncReset(SyncReset_X10_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y5_VCC),
	.LutOut(\top|RAM|Decoder0~1_combout ),
	.Cout(),
	.Q(\top|RAM|memory[5][7]~q ));
defparam \top|RAM|memory[5][7] .mask = 16'h3300;
defparam \top|RAM|memory[5][7] .mode = "logic";
defparam \top|RAM|memory[5][7] .modeMux = 1'b0;
defparam \top|RAM|memory[5][7] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[5][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[5][7] .BypassEn = 1'b1;
defparam \top|RAM|memory[5][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[5][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[5][7] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[5][7] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[5][7] .coord_x = 10;
defparam \top|RAM|memory[5][7] .coord_y = 5;
defparam \top|RAM|memory[5][7] .coord_z = 12;
// Location: LCCOMB_X10_Y5_N26
// alta_lcell_comb \top|RAM|Mux6~5 (
// Location: FF_X10_Y5_N26
// alta_lcell_ff \top|RAM|memory[4][1] (
alta_slice \top|RAM|memory[4][1] (
	.A(\top|RAM|memory[6][1]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|RAM|Mux6~4_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[4][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~5_combout_X10_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ),
	.SyncReset(SyncReset_X10_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y5_VCC),
	.LutOut(\top|RAM|Mux6~5_combout ),
	.Cout(),
	.Q(\top|RAM|memory[4][1]~q ));
defparam \top|RAM|memory[4][1] .mask = 16'hBBC0;
defparam \top|RAM|memory[4][1] .mode = "logic";
defparam \top|RAM|memory[4][1] .modeMux = 1'b0;
defparam \top|RAM|memory[4][1] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[4][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[4][1] .BypassEn = 1'b1;
defparam \top|RAM|memory[4][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[4][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[4][1] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[4][1] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[4][1] .coord_x = 10;
defparam \top|RAM|memory[4][1] .coord_y = 5;
defparam \top|RAM|memory[4][1] .coord_z = 13;
// Location: LCCOMB_X10_Y5_N28
// alta_lcell_comb \top|RAM|Mux2~2 (
alta_slice \top|RAM|Mux2~2 (
	.A(\top|RAM|memory[4][5]~q ),
	.B(\top|RAM|memory[5][5]~q ),
	.C(\top|MAR|mar_add_4 [1]),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux2~2_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux2~2 .mask = 16'hF305;
defparam \top|RAM|Mux2~2 .mode = "logic";
defparam \top|RAM|Mux2~2 .modeMux = 1'b0;
defparam \top|RAM|Mux2~2 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux2~2 .ShiftMux = 1'b0;
defparam \top|RAM|Mux2~2 .BypassEn = 1'b0;
defparam \top|RAM|Mux2~2 .CarryEnb = 1'b1;
defparam \top|RAM|Mux2~2 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux2~2 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux2~2 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux2~2 .coord_x = 10;
defparam \top|RAM|Mux2~2 .coord_y = 5;
defparam \top|RAM|Mux2~2 .coord_z = 14;
// Location: LCCOMB_X10_Y5_N30
// alta_lcell_comb \top|RAM|Mux6~6 (
alta_slice \top|RAM|Mux6~6 (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|RAM|Mux6~5_combout ),
	.D(\top|RAM|Mux6~3_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux6~6_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux6~6 .mask = 16'hBA98;
defparam \top|RAM|Mux6~6 .mode = "logic";
defparam \top|RAM|Mux6~6 .modeMux = 1'b0;
defparam \top|RAM|Mux6~6 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux6~6 .ShiftMux = 1'b0;
defparam \top|RAM|Mux6~6 .BypassEn = 1'b0;
defparam \top|RAM|Mux6~6 .CarryEnb = 1'b1;
defparam \top|RAM|Mux6~6 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux6~6 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux6~6 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux6~6 .coord_x = 10;
defparam \top|RAM|Mux6~6 .coord_y = 5;
defparam \top|RAM|Mux6~6 .coord_z = 15;
// Location: LCCOMB_X10_Y5_N4
// alta_lcell_comb \top|RAM|Mux5~6 (
alta_slice \top|RAM|Mux5~6 (
	.A(\top|RAM|Mux5~5_combout ),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|MAR|mar_add_4 [1]),
	.D(\top|RAM|Mux5~3_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux5~6_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux5~6 .mask = 16'hF2C2;
defparam \top|RAM|Mux5~6 .mode = "logic";
defparam \top|RAM|Mux5~6 .modeMux = 1'b0;
defparam \top|RAM|Mux5~6 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux5~6 .ShiftMux = 1'b0;
defparam \top|RAM|Mux5~6 .BypassEn = 1'b0;
defparam \top|RAM|Mux5~6 .CarryEnb = 1'b1;
defparam \top|RAM|Mux5~6 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux5~6 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux5~6 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux5~6 .coord_x = 10;
defparam \top|RAM|Mux5~6 .coord_y = 5;
defparam \top|RAM|Mux5~6 .coord_z = 2;
// Location: FF_X10_Y5_N6
// alta_lcell_ff \top|RAM|memory[4][5] (
// Location: LCCOMB_X10_Y5_N6
// alta_lcell_comb \top|RAM|memory[4][5]~24 (
alta_slice \top|RAM|memory[4][5] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[5]~23_Duplicate_49 ),
	.Cin(),
	.Qin(\top|RAM|memory[4][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~5_combout_X10_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[4][5]~24_combout ),
	.Cout(),
	.Q(\top|RAM|memory[4][5]~q ));
defparam \top|RAM|memory[4][5] .mask = 16'h00FF;
defparam \top|RAM|memory[4][5] .mode = "logic";
defparam \top|RAM|memory[4][5] .modeMux = 1'b0;
defparam \top|RAM|memory[4][5] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[4][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[4][5] .BypassEn = 1'b0;
defparam \top|RAM|memory[4][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[4][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[4][5] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[4][5] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[4][5] .coord_x = 10;
defparam \top|RAM|memory[4][5] .coord_y = 5;
defparam \top|RAM|memory[4][5] .coord_z = 3;
// Location: FF_X10_Y5_N8
// alta_lcell_ff \top|RAM|memory[4][7] (
// Location: LCCOMB_X10_Y5_N8
// alta_lcell_comb \top|regA|a_bus[7]~35_Duplicate_59 (
alta_slice \top|RAM|memory[4][7] (
	.A(\top|regA|a_bus[7]~34_combout ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[7]~30_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[4][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~5_combout_X10_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_Duplicate_60 ),
	.Cout(),
	.Q(\top|RAM|memory[4][7]~q ));
defparam \top|RAM|memory[4][7] .mask = 16'hA020;
defparam \top|RAM|memory[4][7] .mode = "logic";
defparam \top|RAM|memory[4][7] .modeMux = 1'b0;
defparam \top|RAM|memory[4][7] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[4][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[4][7] .BypassEn = 1'b0;
defparam \top|RAM|memory[4][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[4][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[4][7] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[4][7] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[4][7] .coord_x = 10;
defparam \top|RAM|memory[4][7] .coord_y = 5;
defparam \top|RAM|memory[4][7] .coord_z = 4;
// Location: CLKENCTRL_X10_Y5_N0
alta_clkenctrl clken_ctrl_X10_Y5_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~1_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~1_combout_X10_Y5_SIG_SIG ));
defparam clken_ctrl_X10_Y5_N0.ClkMux = 2'b10;
defparam clken_ctrl_X10_Y5_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X10_Y5_N0.coord_x = 10;
defparam clken_ctrl_X10_Y5_N0.coord_y = 5;
defparam clken_ctrl_X10_Y5_N0.coord_z = 0;
// Location: ASYNCCTRL_X10_Y5_N0
alta_asyncctrl asyncreset_ctrl_X10_Y5_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y5_INV ));
defparam asyncreset_ctrl_X10_Y5_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X10_Y5_N0.coord_x = 10;
defparam asyncreset_ctrl_X10_Y5_N0.coord_y = 5;
defparam asyncreset_ctrl_X10_Y5_N0.coord_z = 0;
// Location: CLKENCTRL_X10_Y5_N1
alta_clkenctrl clken_ctrl_X10_Y5_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~5_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~5_combout_X10_Y5_SIG_SIG ));
defparam clken_ctrl_X10_Y5_N1.ClkMux = 2'b10;
defparam clken_ctrl_X10_Y5_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X10_Y5_N1.coord_x = 10;
defparam clken_ctrl_X10_Y5_N1.coord_y = 5;
defparam clken_ctrl_X10_Y5_N1.coord_z = 1;
// Location: SYNCCTRL_X10_Y5_N0
alta_syncctrl syncreset_ctrl_X10_Y5(.Din(), .Dout(SyncReset_X10_Y5_GND));
defparam syncreset_ctrl_X10_Y5.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X10_Y5.coord_x = 10;
defparam syncreset_ctrl_X10_Y5.coord_y = 5;
defparam syncreset_ctrl_X10_Y5.coord_z = 0;
// Location: SYNCCTRL_X10_Y5_N1
alta_syncctrl syncload_ctrl_X10_Y5(.Din(), .Dout(SyncLoad_X10_Y5_VCC));
defparam syncload_ctrl_X10_Y5.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X10_Y5.coord_x = 10;
defparam syncload_ctrl_X10_Y5.coord_y = 5;
defparam syncload_ctrl_X10_Y5.coord_z = 1;
// Location: LCCOMB_X10_Y6_N10
// alta_lcell_comb \top|regA|a_bus[7]~32 (
alta_slice \top|regA|a_bus[7]~32 (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|RAM|memory[5][7]~q ),
	.C(\top|RAM|memory[7][7]~q ),
	.D(\top|RAM|Mux0~6_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~32_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[7]~32 .mask = 16'hF588;
defparam \top|regA|a_bus[7]~32 .mode = "logic";
defparam \top|regA|a_bus[7]~32 .modeMux = 1'b0;
defparam \top|regA|a_bus[7]~32 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[7]~32 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[7]~32 .BypassEn = 1'b0;
defparam \top|regA|a_bus[7]~32 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[7]~32 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~32 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~32 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[7]~32 .coord_x = 10;
defparam \top|regA|a_bus[7]~32 .coord_y = 6;
defparam \top|regA|a_bus[7]~32 .coord_z = 5;
// Location: LCCOMB_X10_Y6_N12
// alta_lcell_comb \top|RAM|Mux6~7 (
// Location: FF_X10_Y6_N12
// alta_lcell_ff \top|RAM|memory[11][1] (
alta_slice \top|RAM|memory[11][1] (
	.A(\top|MAR|mar_add_4 [1]),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|RAM|memory[9][1]~q ),
	.Cin(),
	.Qin(\top|RAM|memory[11][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~19_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(SyncReset_X10_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y6_VCC),
	.LutOut(\top|RAM|Mux6~7_combout ),
	.Cout(),
	.Q(\top|RAM|memory[11][1]~q ));
defparam \top|RAM|memory[11][1] .mask = 16'hB9A8;
defparam \top|RAM|memory[11][1] .mode = "logic";
defparam \top|RAM|memory[11][1] .modeMux = 1'b0;
defparam \top|RAM|memory[11][1] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[11][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[11][1] .BypassEn = 1'b1;
defparam \top|RAM|memory[11][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[11][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[11][1] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[11][1] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[11][1] .coord_x = 10;
defparam \top|RAM|memory[11][1] .coord_y = 6;
defparam \top|RAM|memory[11][1] .coord_z = 6;
// Location: FF_X10_Y6_N14
// alta_lcell_ff \top|RAM|memory[11][6] (
// Location: LCCOMB_X10_Y6_N14
// alta_lcell_comb \top|regA|a_bus[6]~26 (
alta_slice \top|RAM|memory[11][6] (
	.A(\top|RAM|Mux1~6_combout ),
	.B(\top|RAM|memory[15][6]~q ),
	.C(\top|regA|a_bus[6]~29_combout ),
	.D(\top|MAR|mar_add_4 [3]),
	.Cin(),
	.Qin(\top|RAM|memory[11][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~19_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(SyncReset_X10_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y6_VCC),
	.LutOut(\top|regA|a_bus[6]~26_combout ),
	.Cout(),
	.Q(\top|RAM|memory[11][6]~q ));
defparam \top|RAM|memory[11][6] .mask = 16'hD8AA;
defparam \top|RAM|memory[11][6] .mode = "logic";
defparam \top|RAM|memory[11][6] .modeMux = 1'b0;
defparam \top|RAM|memory[11][6] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[11][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[11][6] .BypassEn = 1'b1;
defparam \top|RAM|memory[11][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[11][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[11][6] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[11][6] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[11][6] .coord_x = 10;
defparam \top|RAM|memory[11][6] .coord_y = 6;
defparam \top|RAM|memory[11][6] .coord_z = 7;
// Location: FF_X10_Y6_N16
// alta_lcell_ff \top|RAM|memory[7][1] (
// Location: LCCOMB_X10_Y6_N16
// alta_lcell_comb \top|RAM|memory[7][1]~feeder (
alta_slice \top|RAM|memory[7][1] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[1]~37_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[7][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~7_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[7][1]~feeder_combout ),
	.Cout(),
	.Q(\top|RAM|memory[7][1]~q ));
defparam \top|RAM|memory[7][1] .mask = 16'hFF00;
defparam \top|RAM|memory[7][1] .mode = "logic";
defparam \top|RAM|memory[7][1] .modeMux = 1'b0;
defparam \top|RAM|memory[7][1] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[7][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[7][1] .BypassEn = 1'b0;
defparam \top|RAM|memory[7][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[7][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[7][1] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[7][1] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[7][1] .coord_x = 10;
defparam \top|RAM|memory[7][1] .coord_y = 6;
defparam \top|RAM|memory[7][1] .coord_z = 8;
// Location: FF_X10_Y6_N18
// alta_lcell_ff \top|RAM|memory[7][7] (
// Location: LCCOMB_X10_Y6_N18
// alta_lcell_comb \top|regA|a_bus[7]~35_Duplicate_76 (
alta_slice \top|RAM|memory[7][7] (
	.A(\top|regA|a_bus[7]~34_combout ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[7]~30_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[7][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~7_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_Duplicate_77 ),
	.Cout(),
	.Q(\top|RAM|memory[7][7]~q ));
defparam \top|RAM|memory[7][7] .mask = 16'hA020;
defparam \top|RAM|memory[7][7] .mode = "logic";
defparam \top|RAM|memory[7][7] .modeMux = 1'b0;
defparam \top|RAM|memory[7][7] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[7][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[7][7] .BypassEn = 1'b0;
defparam \top|RAM|memory[7][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[7][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[7][7] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[7][7] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[7][7] .coord_x = 10;
defparam \top|RAM|memory[7][7] .coord_y = 6;
defparam \top|RAM|memory[7][7] .coord_z = 9;
// Location: FF_X10_Y6_N2
// alta_lcell_ff \top|RAM|memory[7][2] (
// Location: LCCOMB_X10_Y6_N2
// alta_lcell_comb \top|RAM|memory[7][2]~feeder (
alta_slice \top|RAM|memory[7][2] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[7][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~7_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[7][2]~feeder_combout ),
	.Cout(),
	.Q(\top|RAM|memory[7][2]~q ));
defparam \top|RAM|memory[7][2] .mask = 16'hF0F0;
defparam \top|RAM|memory[7][2] .mode = "logic";
defparam \top|RAM|memory[7][2] .modeMux = 1'b0;
defparam \top|RAM|memory[7][2] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[7][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[7][2] .BypassEn = 1'b0;
defparam \top|RAM|memory[7][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[7][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[7][2] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[7][2] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[7][2] .coord_x = 10;
defparam \top|RAM|memory[7][2] .coord_y = 6;
defparam \top|RAM|memory[7][2] .coord_z = 1;
// Location: LCCOMB_X10_Y6_N20
// alta_lcell_comb \top|RAM|Mux5~7 (
// Location: FF_X10_Y6_N20
// alta_lcell_ff \top|RAM|memory[11][2] (
alta_slice \top|RAM|memory[11][2] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|RAM|memory[10][2]~q ),
	.Cin(),
	.Qin(\top|RAM|memory[11][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~19_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(SyncReset_X10_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y6_VCC),
	.LutOut(\top|RAM|Mux5~7_combout ),
	.Cout(),
	.Q(\top|RAM|memory[11][2]~q ));
defparam \top|RAM|memory[11][2] .mask = 16'hB9A8;
defparam \top|RAM|memory[11][2] .mode = "logic";
defparam \top|RAM|memory[11][2] .modeMux = 1'b0;
defparam \top|RAM|memory[11][2] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[11][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[11][2] .BypassEn = 1'b1;
defparam \top|RAM|memory[11][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[11][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[11][2] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[11][2] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[11][2] .coord_x = 10;
defparam \top|RAM|memory[11][2] .coord_y = 6;
defparam \top|RAM|memory[11][2] .coord_z = 10;
// Location: LCCOMB_X10_Y6_N22
// alta_lcell_comb \top|RAM|Decoder0~7 (
// Location: FF_X10_Y6_N22
// alta_lcell_ff \top|RAM|memory[7][0] (
alta_slice \top|RAM|memory[7][0] (
	.A(\top|RAM|Decoder0~6_combout ),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[7][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~7_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(SyncReset_X10_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y6_VCC),
	.LutOut(\top|RAM|Decoder0~7_combout ),
	.Cout(),
	.Q(\top|RAM|memory[7][0]~q ));
defparam \top|RAM|memory[7][0] .mask = 16'h2222;
defparam \top|RAM|memory[7][0] .mode = "logic";
defparam \top|RAM|memory[7][0] .modeMux = 1'b0;
defparam \top|RAM|memory[7][0] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[7][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[7][0] .BypassEn = 1'b1;
defparam \top|RAM|memory[7][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[7][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[7][0] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[7][0] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[7][0] .coord_x = 10;
defparam \top|RAM|memory[7][0] .coord_y = 6;
defparam \top|RAM|memory[7][0] .coord_z = 11;
// Location: FF_X10_Y6_N24
// alta_lcell_ff \top|RAM|memory[7][5] (
// Location: LCCOMB_X10_Y6_N24
// alta_lcell_comb \top|regA|a_bus[5]~23_Duplicate_111 (
alta_slice \top|RAM|memory[7][5] (
	.A(\top|CU|cu_eo~q ),
	.B(vcc),
	.C(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[7][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~7_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[5]~23_Duplicate_112 ),
	.Cout(),
	.Q(\top|RAM|memory[7][5]~q ));
defparam \top|RAM|memory[7][5] .mask = 16'hF050;
defparam \top|RAM|memory[7][5] .mode = "logic";
defparam \top|RAM|memory[7][5] .modeMux = 1'b0;
defparam \top|RAM|memory[7][5] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[7][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[7][5] .BypassEn = 1'b0;
defparam \top|RAM|memory[7][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[7][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[7][5] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[7][5] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[7][5] .coord_x = 10;
defparam \top|RAM|memory[7][5] .coord_y = 6;
defparam \top|RAM|memory[7][5] .coord_z = 12;
// Location: LCCOMB_X10_Y6_N26
// alta_lcell_comb \top|RAM|Mux1~6 (
// Location: FF_X10_Y6_N26
// alta_lcell_ff \top|RAM|memory[7][6] (
alta_slice \top|RAM|memory[7][6] (
	.A(\top|RAM|memory[3][6]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|regA|a_bus[6]~29_combout ),
	.D(\top|MAR|mar_add_4 [3]),
	.Cin(),
	.Qin(\top|RAM|memory[7][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~7_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(SyncReset_X10_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y6_VCC),
	.LutOut(\top|RAM|Mux1~6_combout ),
	.Cout(),
	.Q(\top|RAM|memory[7][6]~q ));
defparam \top|RAM|memory[7][6] .mask = 16'hCCD1;
defparam \top|RAM|memory[7][6] .mode = "logic";
defparam \top|RAM|memory[7][6] .modeMux = 1'b0;
defparam \top|RAM|memory[7][6] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[7][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[7][6] .BypassEn = 1'b1;
defparam \top|RAM|memory[7][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[7][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[7][6] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[7][6] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[7][6] .coord_x = 10;
defparam \top|RAM|memory[7][6] .coord_y = 6;
defparam \top|RAM|memory[7][6] .coord_z = 13;
// Location: LCCOMB_X10_Y6_N28
// alta_lcell_comb \top|RAM|Mux7~5 (
alta_slice \top|RAM|Mux7~5 (
	.A(\top|MAR|mar_add_4 [1]),
	.B(\top|RAM|memory[11][0]~q ),
	.C(\top|RAM|memory[10][0]~q ),
	.D(\top|RAM|Mux7~4_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux7~5_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux7~5 .mask = 16'hDDA0;
defparam \top|RAM|Mux7~5 .mode = "logic";
defparam \top|RAM|Mux7~5 .modeMux = 1'b0;
defparam \top|RAM|Mux7~5 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux7~5 .ShiftMux = 1'b0;
defparam \top|RAM|Mux7~5 .BypassEn = 1'b0;
defparam \top|RAM|Mux7~5 .CarryEnb = 1'b1;
defparam \top|RAM|Mux7~5 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux7~5 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux7~5 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux7~5 .coord_x = 10;
defparam \top|RAM|Mux7~5 .coord_y = 6;
defparam \top|RAM|Mux7~5 .coord_z = 14;
// Location: LCCOMB_X10_Y6_N30
// alta_lcell_comb \top|RAM|Decoder0~19 (
// Location: FF_X10_Y6_N30
// alta_lcell_ff \top|RAM|memory[11][0] (
alta_slice \top|RAM|memory[11][0] (
	.A(vcc),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(\top|RAM|Decoder0~18_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[11][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~19_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(SyncReset_X10_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X10_Y6_VCC),
	.LutOut(\top|RAM|Decoder0~19_combout ),
	.Cout(),
	.Q(\top|RAM|memory[11][0]~q ));
defparam \top|RAM|memory[11][0] .mask = 16'hCC00;
defparam \top|RAM|memory[11][0] .mode = "logic";
defparam \top|RAM|memory[11][0] .modeMux = 1'b0;
defparam \top|RAM|memory[11][0] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[11][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[11][0] .BypassEn = 1'b1;
defparam \top|RAM|memory[11][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[11][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[11][0] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[11][0] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[11][0] .coord_x = 10;
defparam \top|RAM|memory[11][0] .coord_y = 6;
defparam \top|RAM|memory[11][0] .coord_z = 15;
// Location: FF_X10_Y6_N4
// alta_lcell_ff \top|RAM|memory[11][5] (
// Location: LCCOMB_X10_Y6_N4
// alta_lcell_comb \top|RAM|memory[11][5]~feeder (
alta_slice \top|RAM|memory[11][5] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[5]~23_Duplicate_112 ),
	.Cin(),
	.Qin(\top|RAM|memory[11][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~19_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[11][5]~feeder_combout ),
	.Cout(),
	.Q(\top|RAM|memory[11][5]~q ));
defparam \top|RAM|memory[11][5] .mask = 16'hFF00;
defparam \top|RAM|memory[11][5] .mode = "logic";
defparam \top|RAM|memory[11][5] .modeMux = 1'b0;
defparam \top|RAM|memory[11][5] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[11][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[11][5] .BypassEn = 1'b0;
defparam \top|RAM|memory[11][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[11][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[11][5] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[11][5] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[11][5] .coord_x = 10;
defparam \top|RAM|memory[11][5] .coord_y = 6;
defparam \top|RAM|memory[11][5] .coord_z = 2;
// Location: FF_X10_Y6_N6
// alta_lcell_ff \top|RAM|memory[11][7] (
// Location: LCCOMB_X10_Y6_N6
// alta_lcell_comb \top|RAM|memory[11][7]~feeder (
alta_slice \top|RAM|memory[11][7] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[7]~35_Duplicate_77 ),
	.Cin(),
	.Qin(\top|RAM|memory[11][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~19_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[11][7]~feeder_combout ),
	.Cout(),
	.Q(\top|RAM|memory[11][7]~q ));
defparam \top|RAM|memory[11][7] .mask = 16'hFF00;
defparam \top|RAM|memory[11][7] .mode = "logic";
defparam \top|RAM|memory[11][7] .modeMux = 1'b0;
defparam \top|RAM|memory[11][7] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[11][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[11][7] .BypassEn = 1'b0;
defparam \top|RAM|memory[11][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[11][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[11][7] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[11][7] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[11][7] .coord_x = 10;
defparam \top|RAM|memory[11][7] .coord_y = 6;
defparam \top|RAM|memory[11][7] .coord_z = 3;
// Location: FF_X10_Y6_N8
// alta_lcell_ff \top|RAM|memory[11][3] (
// Location: LCCOMB_X10_Y6_N8
// alta_lcell_comb \top|RAM|memory[11][3]~feeder (
alta_slice \top|RAM|memory[11][3] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[3]~19_Duplicate_85 ),
	.Cin(),
	.Qin(\top|RAM|memory[11][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~19_combout_X10_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[11][3]~feeder_combout ),
	.Cout(),
	.Q(\top|RAM|memory[11][3]~q ));
defparam \top|RAM|memory[11][3] .mask = 16'hFF00;
defparam \top|RAM|memory[11][3] .mode = "logic";
defparam \top|RAM|memory[11][3] .modeMux = 1'b0;
defparam \top|RAM|memory[11][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[11][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[11][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[11][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[11][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[11][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[11][3] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[11][3] .coord_x = 10;
defparam \top|RAM|memory[11][3] .coord_y = 6;
defparam \top|RAM|memory[11][3] .coord_z = 4;
// Location: CLKENCTRL_X10_Y6_N0
alta_clkenctrl clken_ctrl_X10_Y6_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~19_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~19_combout_X10_Y6_SIG_SIG ));
defparam clken_ctrl_X10_Y6_N0.ClkMux = 2'b10;
defparam clken_ctrl_X10_Y6_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X10_Y6_N0.coord_x = 10;
defparam clken_ctrl_X10_Y6_N0.coord_y = 6;
defparam clken_ctrl_X10_Y6_N0.coord_z = 0;
// Location: ASYNCCTRL_X10_Y6_N0
alta_asyncctrl asyncreset_ctrl_X10_Y6_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y6_INV ));
defparam asyncreset_ctrl_X10_Y6_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X10_Y6_N0.coord_x = 10;
defparam asyncreset_ctrl_X10_Y6_N0.coord_y = 6;
defparam asyncreset_ctrl_X10_Y6_N0.coord_z = 0;
// Location: CLKENCTRL_X10_Y6_N1
alta_clkenctrl clken_ctrl_X10_Y6_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~7_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~7_combout_X10_Y6_SIG_SIG ));
defparam clken_ctrl_X10_Y6_N1.ClkMux = 2'b10;
defparam clken_ctrl_X10_Y6_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X10_Y6_N1.coord_x = 10;
defparam clken_ctrl_X10_Y6_N1.coord_y = 6;
defparam clken_ctrl_X10_Y6_N1.coord_z = 1;
// Location: SYNCCTRL_X10_Y6_N0
alta_syncctrl syncreset_ctrl_X10_Y6(.Din(), .Dout(SyncReset_X10_Y6_GND));
defparam syncreset_ctrl_X10_Y6.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X10_Y6.coord_x = 10;
defparam syncreset_ctrl_X10_Y6.coord_y = 6;
defparam syncreset_ctrl_X10_Y6.coord_z = 0;
// Location: SYNCCTRL_X10_Y6_N1
alta_syncctrl syncload_ctrl_X10_Y6(.Din(), .Dout(SyncLoad_X10_Y6_VCC));
defparam syncload_ctrl_X10_Y6.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X10_Y6.coord_x = 10;
defparam syncload_ctrl_X10_Y6.coord_y = 6;
defparam syncload_ctrl_X10_Y6.coord_z = 1;
// Location: FF_X10_Y7_N0
// alta_lcell_ff \top|RAM|memory[1][1] (
// Location: LCCOMB_X10_Y7_N0
// alta_lcell_comb \top|RAM|memory[1][1]~7 (
alta_slice \top|RAM|memory[1][1] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[1][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~21_combout_X10_Y7_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[1][1]~7_combout ),
	.Cout(),
	.Q(\top|RAM|memory[1][1]~q ));
defparam \top|RAM|memory[1][1] .mask = 16'h0F0F;
defparam \top|RAM|memory[1][1] .mode = "logic";
defparam \top|RAM|memory[1][1] .modeMux = 1'b0;
defparam \top|RAM|memory[1][1] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[1][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[1][1] .BypassEn = 1'b0;
defparam \top|RAM|memory[1][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[1][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[1][1] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[1][1] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[1][1] .coord_x = 10;
defparam \top|RAM|memory[1][1] .coord_y = 7;
defparam \top|RAM|memory[1][1] .coord_z = 0;
// Location: CLKENCTRL_X10_Y7_N0
alta_clkenctrl clken_ctrl_X10_Y7_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~21_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~21_combout_X10_Y7_SIG_SIG ));
defparam clken_ctrl_X10_Y7_N0.ClkMux = 2'b10;
defparam clken_ctrl_X10_Y7_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X10_Y7_N0.coord_x = 10;
defparam clken_ctrl_X10_Y7_N0.coord_y = 7;
defparam clken_ctrl_X10_Y7_N0.coord_z = 0;
// Location: ASYNCCTRL_X10_Y7_N0
alta_asyncctrl asyncreset_ctrl_X10_Y7_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X10_Y7_INV ));
defparam asyncreset_ctrl_X10_Y7_N0.AsyncCtrlMux = 2'b11;
defparam asyncreset_ctrl_X10_Y7_N0.coord_x = 10;
defparam asyncreset_ctrl_X10_Y7_N0.coord_y = 7;
defparam asyncreset_ctrl_X10_Y7_N0.coord_z = 0;
// Location: LCCOMB_X12_Y2_N12
// alta_lcell_comb \top|RAM|Mux4~8 (
alta_slice \top|RAM|Mux4~8 (
	.A(\top|RAM|memory[13][3]~q ),
	.B(\top|RAM|memory[15][3]~q ),
	.C(\top|RAM|Mux4~7_combout ),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux4~8_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux4~8 .mask = 16'hCAF0;
defparam \top|RAM|Mux4~8 .mode = "logic";
defparam \top|RAM|Mux4~8 .modeMux = 1'b0;
defparam \top|RAM|Mux4~8 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux4~8 .ShiftMux = 1'b0;
defparam \top|RAM|Mux4~8 .BypassEn = 1'b0;
defparam \top|RAM|Mux4~8 .CarryEnb = 1'b1;
defparam \top|RAM|Mux4~8 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~8 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~8 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux4~8 .coord_x = 12;
defparam \top|RAM|Mux4~8 .coord_y = 2;
defparam \top|RAM|Mux4~8 .coord_z = 6;
// Location: LCCOMB_X12_Y2_N4
// alta_lcell_comb \top|RAM|Mux4~7 (
alta_slice \top|RAM|Mux4~7 (
	.A(\top|RAM|memory[14][3]~q ),
	.B(\top|RAM|memory[12][3]~q ),
	.C(\top|MAR|mar_add_4 [1]),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux4~7_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux4~7 .mask = 16'hF0A3;
defparam \top|RAM|Mux4~7 .mode = "logic";
defparam \top|RAM|Mux4~7 .modeMux = 1'b0;
defparam \top|RAM|Mux4~7 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux4~7 .ShiftMux = 1'b0;
defparam \top|RAM|Mux4~7 .BypassEn = 1'b0;
defparam \top|RAM|Mux4~7 .CarryEnb = 1'b1;
defparam \top|RAM|Mux4~7 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~7 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~7 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux4~7 .coord_x = 12;
defparam \top|RAM|Mux4~7 .coord_y = 2;
defparam \top|RAM|Mux4~7 .coord_z = 2;
// Location: LCCOMB_X12_Y3_N14
// alta_lcell_comb \top|RAM|Decoder0~4 (
alta_slice \top|RAM|Decoder0~4 (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|MAR|mar_add_4 [2]),
	.D(\top|CU|cu_ri~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~4_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~4 .mask = 16'h1000;
defparam \top|RAM|Decoder0~4 .mode = "logic";
defparam \top|RAM|Decoder0~4 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~4 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~4 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~4 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~4 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~4 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~4 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~4 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Decoder0~4 .coord_x = 12;
defparam \top|RAM|Decoder0~4 .coord_y = 3;
defparam \top|RAM|Decoder0~4 .coord_z = 7;
// Location: FF_X12_Y3_N16
// alta_lcell_ff \top|CU|cu_ri (
// Location: LCCOMB_X12_Y3_N16
// alta_lcell_comb \top|CU|cu_ri~feeder (
alta_slice \top|CU|cu_ri (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|CU|Mux27~1_combout ),
	.Cin(),
	.Qin(\top|CU|cu_ri~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X12_Y3_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|cu_ri~feeder_combout ),
	.Cout(),
	.Q(\top|CU|cu_ri~q ));
defparam \top|CU|cu_ri .mask = 16'hFF00;
defparam \top|CU|cu_ri .mode = "logic";
defparam \top|CU|cu_ri .modeMux = 1'b0;
defparam \top|CU|cu_ri .FeedbackMux = 1'b0;
defparam \top|CU|cu_ri .ShiftMux = 1'b0;
defparam \top|CU|cu_ri .BypassEn = 1'b0;
defparam \top|CU|cu_ri .CarryEnb = 1'b1;
defparam \top|CU|cu_ri .AsyncResetMux = 2'b11;
defparam \top|CU|cu_ri .SyncResetMux = 2'bxx;
defparam \top|CU|cu_ri .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_ri .coord_x = 12;
defparam \top|CU|cu_ri .coord_y = 3;
defparam \top|CU|cu_ri .coord_z = 8;
// Location: LCCOMB_X12_Y3_N2
// alta_lcell_comb \top|RAM|Decoder0~2 (
alta_slice \top|RAM|Decoder0~2 (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|MAR|mar_add_4 [2]),
	.D(\top|CU|cu_ri~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~2_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~2 .mask = 16'h4000;
defparam \top|RAM|Decoder0~2 .mode = "logic";
defparam \top|RAM|Decoder0~2 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~2 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~2 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~2 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~2 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~2 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~2 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~2 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Decoder0~2 .coord_x = 12;
defparam \top|RAM|Decoder0~2 .coord_y = 3;
defparam \top|RAM|Decoder0~2 .coord_z = 1;
// Location: LCCOMB_X12_Y3_N22
// alta_lcell_comb \top|RAM|Decoder0~6 (
alta_slice \top|RAM|Decoder0~6 (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|MAR|mar_add_4 [2]),
	.D(\top|CU|cu_ri~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~6_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~6 .mask = 16'h8000;
defparam \top|RAM|Decoder0~6 .mode = "logic";
defparam \top|RAM|Decoder0~6 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~6 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~6 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~6 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~6 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~6 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~6 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~6 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Decoder0~6 .coord_x = 12;
defparam \top|RAM|Decoder0~6 .coord_y = 3;
defparam \top|RAM|Decoder0~6 .coord_z = 11;
// Location: LCCOMB_X12_Y3_N26
// alta_lcell_comb \top|RAM|Decoder0~0 (
alta_slice \top|RAM|Decoder0~0 (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|MAR|mar_add_4 [2]),
	.D(\top|CU|cu_ri~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~0_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~0 .mask = 16'h2000;
defparam \top|RAM|Decoder0~0 .mode = "logic";
defparam \top|RAM|Decoder0~0 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~0 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~0 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~0 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~0 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~0 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~0 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~0 .SyncLoadMux = 2'bxx;

defparam \top|RAM|Decoder0~0 .coord_x = 12;
defparam \top|RAM|Decoder0~0 .coord_y = 3;
defparam \top|RAM|Decoder0~0 .coord_z = 13;
// Location: CLKENCTRL_X12_Y3_N0
alta_clkenctrl clken_ctrl_X12_Y3_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|Mux36~1_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X12_Y3_INV_SIG ));
defparam clken_ctrl_X12_Y3_N0.ClkMux = 2'b11;
defparam clken_ctrl_X12_Y3_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X12_Y3_N0.coord_x = 12;
defparam clken_ctrl_X12_Y3_N0.coord_y = 3;
defparam clken_ctrl_X12_Y3_N0.coord_z = 0;
// Location: ASYNCCTRL_X12_Y3_N0
alta_asyncctrl asyncreset_ctrl_X12_Y3_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y3_INV ));
defparam asyncreset_ctrl_X12_Y3_N0.AsyncCtrlMux = 2'b11;
defparam asyncreset_ctrl_X12_Y3_N0.coord_x = 12;
defparam asyncreset_ctrl_X12_Y3_N0.coord_y = 3;
defparam asyncreset_ctrl_X12_Y3_N0.coord_z = 0;
// Location: FF_X12_Y4_N0
// alta_lcell_ff \top|RAM|memory[14][5] (
// Location: LCCOMB_X12_Y4_N0
// alta_lcell_comb \top|regA|a_bus[5]~23_RESYN0 (
alta_slice \top|RAM|memory[14][5] (
	.A(\top|RAM|memory[15][5]~q ),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[5]~23_Duplicate_98 ),
	.D(\top|RAM|Mux2~7_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[14][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~9_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(SyncReset_X12_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X12_Y4_VCC),
	.LutOut(\top|regA|a_bus[5]~23_RESYN0_BDD1 ),
	.Cout(),
	.Q(\top|RAM|memory[14][5]~q ));
defparam \top|RAM|memory[14][5] .mask = 16'hBBC0;
defparam \top|RAM|memory[14][5] .mode = "logic";
defparam \top|RAM|memory[14][5] .modeMux = 1'b0;
defparam \top|RAM|memory[14][5] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[14][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[14][5] .BypassEn = 1'b1;
defparam \top|RAM|memory[14][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[14][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[14][5] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[14][5] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[14][5] .coord_x = 12;
defparam \top|RAM|memory[14][5] .coord_y = 4;
defparam \top|RAM|memory[14][5] .coord_z = 0;
// Location: LCCOMB_X12_Y4_N10
// alta_lcell_comb \top|RAM|Mux6~1 (
// Location: FF_X12_Y4_N10
// alta_lcell_ff \top|RAM|memory[14][1] (
alta_slice \top|RAM|memory[14][1] (
	.A(\top|MAR|mar_add_4 [2]),
	.B(\top|RAM|memory[12][1]~q ),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|RAM|Mux6~0_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[14][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~9_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(SyncReset_X12_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X12_Y4_VCC),
	.LutOut(\top|RAM|Mux6~1_combout ),
	.Cout(),
	.Q(\top|RAM|memory[14][1]~q ));
defparam \top|RAM|memory[14][1] .mask = 16'hF522;
defparam \top|RAM|memory[14][1] .mode = "logic";
defparam \top|RAM|memory[14][1] .modeMux = 1'b0;
defparam \top|RAM|memory[14][1] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[14][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[14][1] .BypassEn = 1'b1;
defparam \top|RAM|memory[14][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[14][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[14][1] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[14][1] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[14][1] .coord_x = 12;
defparam \top|RAM|memory[14][1] .coord_y = 4;
defparam \top|RAM|memory[14][1] .coord_z = 5;
// Location: FF_X12_Y4_N14
// alta_lcell_ff \top|RAM|memory[15][5] (
// Location: LCCOMB_X12_Y4_N14
// alta_lcell_comb \top|regA|a_bus[5]~23_Duplicate_97 (
alta_slice \top|RAM|memory[15][5] (
	.A(vcc),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[15][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~11_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[5]~23_Duplicate_98 ),
	.Cout(),
	.Q(\top|RAM|memory[15][5]~q ));
defparam \top|RAM|memory[15][5] .mask = 16'hF030;
defparam \top|RAM|memory[15][5] .mode = "logic";
defparam \top|RAM|memory[15][5] .modeMux = 1'b0;
defparam \top|RAM|memory[15][5] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[15][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[15][5] .BypassEn = 1'b0;
defparam \top|RAM|memory[15][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[15][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[15][5] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[15][5] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[15][5] .coord_x = 12;
defparam \top|RAM|memory[15][5] .coord_y = 4;
defparam \top|RAM|memory[15][5] .coord_z = 7;
// Location: LCCOMB_X12_Y4_N16
// alta_lcell_comb \top|RAM|Decoder0~11 (
// Location: FF_X12_Y4_N16
// alta_lcell_ff \top|RAM|memory[15][6] (
alta_slice \top|RAM|memory[15][6] (
	.A(\top|MAR|mar_add_4 [3]),
	.B(vcc),
	.C(\top|regA|a_bus[6]~29_combout ),
	.D(\top|RAM|Decoder0~6_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[15][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~11_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(SyncReset_X12_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X12_Y4_VCC),
	.LutOut(\top|RAM|Decoder0~11_combout ),
	.Cout(),
	.Q(\top|RAM|memory[15][6]~q ));
defparam \top|RAM|memory[15][6] .mask = 16'hAA00;
defparam \top|RAM|memory[15][6] .mode = "logic";
defparam \top|RAM|memory[15][6] .modeMux = 1'b0;
defparam \top|RAM|memory[15][6] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[15][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[15][6] .BypassEn = 1'b1;
defparam \top|RAM|memory[15][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[15][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[15][6] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[15][6] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[15][6] .coord_x = 12;
defparam \top|RAM|memory[15][6] .coord_y = 4;
defparam \top|RAM|memory[15][6] .coord_z = 8;
// Location: FF_X12_Y4_N18
// alta_lcell_ff \top|RAM|memory[14][0] (
// Location: LCCOMB_X12_Y4_N18
// alta_lcell_comb \top|RAM|memory[14][0]~1 (
alta_slice \top|RAM|memory[14][0] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[0]~6_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[14][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~9_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[14][0]~1_combout ),
	.Cout(),
	.Q(\top|RAM|memory[14][0]~q ));
defparam \top|RAM|memory[14][0] .mask = 16'h00FF;
defparam \top|RAM|memory[14][0] .mode = "logic";
defparam \top|RAM|memory[14][0] .modeMux = 1'b0;
defparam \top|RAM|memory[14][0] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[14][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[14][0] .BypassEn = 1'b0;
defparam \top|RAM|memory[14][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[14][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[14][0] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[14][0] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[14][0] .coord_x = 12;
defparam \top|RAM|memory[14][0] .coord_y = 4;
defparam \top|RAM|memory[14][0] .coord_z = 9;
// Location: LCCOMB_X12_Y4_N20
// alta_lcell_comb \top|regA|a_bus[1]~37_RESYN16 (
alta_slice \top|regA|a_bus[1]~37_RESYN16 (
	.A(\top|RAM|Mux6~1_combout ),
	.B(\top|RAM|Mux6~6_combout ),
	.C(\top|MAR|mar_add_4 [3]),
	.D(\top|RAM|Mux6~8_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[1]~37_RESYN16_BDD17 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[1]~37_RESYN16 .mask = 16'hEC2C;
defparam \top|regA|a_bus[1]~37_RESYN16 .mode = "logic";
defparam \top|regA|a_bus[1]~37_RESYN16 .modeMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN16 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN16 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN16 .BypassEn = 1'b0;
defparam \top|regA|a_bus[1]~37_RESYN16 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[1]~37_RESYN16 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN16 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN16 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[1]~37_RESYN16 .coord_x = 12;
defparam \top|regA|a_bus[1]~37_RESYN16 .coord_y = 4;
defparam \top|regA|a_bus[1]~37_RESYN16 .coord_z = 10;
// Location: FF_X12_Y4_N22
// alta_lcell_ff \top|RAM|memory[14][6] (
// Location: LCCOMB_X12_Y4_N22
// alta_lcell_comb \top|RAM|memory[14][6]~feeder (
alta_slice \top|RAM|memory[14][6] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[6]~29_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[14][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~9_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[14][6]~feeder_combout ),
	.Cout(),
	.Q(\top|RAM|memory[14][6]~q ));
defparam \top|RAM|memory[14][6] .mask = 16'hF0F0;
defparam \top|RAM|memory[14][6] .mode = "logic";
defparam \top|RAM|memory[14][6] .modeMux = 1'b0;
defparam \top|RAM|memory[14][6] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[14][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[14][6] .BypassEn = 1'b0;
defparam \top|RAM|memory[14][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[14][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[14][6] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[14][6] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[14][6] .coord_x = 12;
defparam \top|RAM|memory[14][6] .coord_y = 4;
defparam \top|RAM|memory[14][6] .coord_z = 11;
// Location: LCCOMB_X12_Y4_N24
// alta_lcell_comb \top|RAM|Decoder0~9 (
// Location: FF_X12_Y4_N24
// alta_lcell_ff \top|RAM|memory[14][4] (
alta_slice \top|RAM|memory[14][4] (
	.A(\top|MAR|mar_add_4 [3]),
	.B(\top|RAM|Decoder0~2_combout ),
	.C(\top|regA|a_bus[4]~21_Duplicate_48 ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[14][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~9_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(SyncReset_X12_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X12_Y4_VCC),
	.LutOut(\top|RAM|Decoder0~9_combout ),
	.Cout(),
	.Q(\top|RAM|memory[14][4]~q ));
defparam \top|RAM|memory[14][4] .mask = 16'h8888;
defparam \top|RAM|memory[14][4] .mode = "logic";
defparam \top|RAM|memory[14][4] .modeMux = 1'b0;
defparam \top|RAM|memory[14][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[14][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[14][4] .BypassEn = 1'b1;
defparam \top|RAM|memory[14][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[14][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[14][4] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[14][4] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[14][4] .coord_x = 12;
defparam \top|RAM|memory[14][4] .coord_y = 4;
defparam \top|RAM|memory[14][4] .coord_z = 12;
// Location: FF_X12_Y4_N26
// alta_lcell_ff \top|RAM|memory[14][3] (
// Location: LCCOMB_X12_Y4_N26
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate_107 (
alta_slice \top|RAM|memory[14][3] (
	.A(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.D(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[14][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~9_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_108 ),
	.Cout(),
	.Q(\top|RAM|memory[14][3]~q ));
defparam \top|RAM|memory[14][3] .mask = 16'hFAF2;
defparam \top|RAM|memory[14][3] .mode = "logic";
defparam \top|RAM|memory[14][3] .modeMux = 1'b0;
defparam \top|RAM|memory[14][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[14][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[14][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[14][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[14][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[14][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[14][3] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[14][3] .coord_x = 12;
defparam \top|RAM|memory[14][3] .coord_y = 4;
defparam \top|RAM|memory[14][3] .coord_z = 13;
// Location: LCCOMB_X12_Y4_N28
// alta_lcell_comb \top|RAM|Mux0~4 (
// Location: FF_X12_Y4_N28
// alta_lcell_ff \top|RAM|memory[14][7] (
alta_slice \top|RAM|memory[14][7] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[7]~35_Duplicate_69 ),
	.D(\top|RAM|memory[12][7]~q ),
	.Cin(),
	.Qin(\top|RAM|memory[14][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~9_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(SyncReset_X12_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X12_Y4_VCC),
	.LutOut(\top|RAM|Mux0~4_combout ),
	.Cout(),
	.Q(\top|RAM|memory[14][7]~q ));
defparam \top|RAM|memory[14][7] .mask = 16'hD9C8;
defparam \top|RAM|memory[14][7] .mode = "logic";
defparam \top|RAM|memory[14][7] .modeMux = 1'b0;
defparam \top|RAM|memory[14][7] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[14][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[14][7] .BypassEn = 1'b1;
defparam \top|RAM|memory[14][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[14][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[14][7] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[14][7] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[14][7] .coord_x = 12;
defparam \top|RAM|memory[14][7] .coord_y = 4;
defparam \top|RAM|memory[14][7] .coord_z = 14;
// Location: FF_X12_Y4_N30
// alta_lcell_ff \top|RAM|memory[15][4] (
// Location: LCCOMB_X12_Y4_N30
// alta_lcell_comb \top|regA|a_bus[4]~21_Duplicate_47 (
alta_slice \top|RAM|memory[15][4] (
	.A(vcc),
	.B(\top|CU|cu_ro~q ),
	.C(\top|RAM|Mux3~9_combout ),
	.D(\top|regA|a_bus[4]~20_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[15][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~11_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[4]~21_Duplicate_48 ),
	.Cout(),
	.Q(\top|RAM|memory[15][4]~q ));
defparam \top|RAM|memory[15][4] .mask = 16'hF300;
defparam \top|RAM|memory[15][4] .mode = "logic";
defparam \top|RAM|memory[15][4] .modeMux = 1'b0;
defparam \top|RAM|memory[15][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[15][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[15][4] .BypassEn = 1'b0;
defparam \top|RAM|memory[15][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[15][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[15][4] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[15][4] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[15][4] .coord_x = 12;
defparam \top|RAM|memory[15][4] .coord_y = 4;
defparam \top|RAM|memory[15][4] .coord_z = 15;
// Location: FF_X12_Y4_N4
// alta_lcell_ff \top|RAM|memory[15][0] (
// Location: LCCOMB_X12_Y4_N4
// alta_lcell_comb \top|RAM|memory[15][0]~2 (
alta_slice \top|RAM|memory[15][0] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[0]~6_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[15][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~11_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[15][0]~2_combout ),
	.Cout(),
	.Q(\top|RAM|memory[15][0]~q ));
defparam \top|RAM|memory[15][0] .mask = 16'h00FF;
defparam \top|RAM|memory[15][0] .mode = "logic";
defparam \top|RAM|memory[15][0] .modeMux = 1'b0;
defparam \top|RAM|memory[15][0] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[15][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[15][0] .BypassEn = 1'b0;
defparam \top|RAM|memory[15][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[15][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[15][0] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[15][0] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[15][0] .coord_x = 12;
defparam \top|RAM|memory[15][0] .coord_y = 4;
defparam \top|RAM|memory[15][0] .coord_z = 2;
// Location: LCCOMB_X12_Y4_N6
// alta_lcell_comb \top|RAM|Mux5~8 (
// Location: FF_X12_Y4_N6
// alta_lcell_ff \top|RAM|memory[14][2] (
alta_slice \top|RAM|memory[14][2] (
	.A(\top|RAM|memory[15][2]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|RAM|Mux5~7_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[14][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~9_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(SyncReset_X12_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X12_Y4_VCC),
	.LutOut(\top|RAM|Mux5~8_combout ),
	.Cout(),
	.Q(\top|RAM|memory[14][2]~q ));
defparam \top|RAM|memory[14][2] .mask = 16'hBBC0;
defparam \top|RAM|memory[14][2] .mode = "logic";
defparam \top|RAM|memory[14][2] .modeMux = 1'b0;
defparam \top|RAM|memory[14][2] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[14][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[14][2] .BypassEn = 1'b1;
defparam \top|RAM|memory[14][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[14][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[14][2] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[14][2] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[14][2] .coord_x = 12;
defparam \top|RAM|memory[14][2] .coord_y = 4;
defparam \top|RAM|memory[14][2] .coord_z = 3;
// Location: FF_X12_Y4_N8
// alta_lcell_ff \top|RAM|memory[15][7] (
// Location: LCCOMB_X12_Y4_N8
// alta_lcell_comb \top|regA|a_bus[7]~35_Duplicate_68 (
alta_slice \top|RAM|memory[15][7] (
	.A(\top|regA|a_bus[7]~34_combout ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[7]~30_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[15][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~11_combout_X12_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_Duplicate_69 ),
	.Cout(),
	.Q(\top|RAM|memory[15][7]~q ));
defparam \top|RAM|memory[15][7] .mask = 16'hA020;
defparam \top|RAM|memory[15][7] .mode = "logic";
defparam \top|RAM|memory[15][7] .modeMux = 1'b0;
defparam \top|RAM|memory[15][7] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[15][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[15][7] .BypassEn = 1'b0;
defparam \top|RAM|memory[15][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[15][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[15][7] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[15][7] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[15][7] .coord_x = 12;
defparam \top|RAM|memory[15][7] .coord_y = 4;
defparam \top|RAM|memory[15][7] .coord_z = 4;
// Location: CLKENCTRL_X12_Y4_N0
alta_clkenctrl clken_ctrl_X12_Y4_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~9_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~9_combout_X12_Y4_SIG_SIG ));
defparam clken_ctrl_X12_Y4_N0.ClkMux = 2'b10;
defparam clken_ctrl_X12_Y4_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X12_Y4_N0.coord_x = 12;
defparam clken_ctrl_X12_Y4_N0.coord_y = 4;
defparam clken_ctrl_X12_Y4_N0.coord_z = 0;
// Location: ASYNCCTRL_X12_Y4_N0
alta_asyncctrl asyncreset_ctrl_X12_Y4_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X12_Y4_INV ));
defparam asyncreset_ctrl_X12_Y4_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X12_Y4_N0.coord_x = 12;
defparam asyncreset_ctrl_X12_Y4_N0.coord_y = 4;
defparam asyncreset_ctrl_X12_Y4_N0.coord_z = 0;
// Location: CLKENCTRL_X12_Y4_N1
alta_clkenctrl clken_ctrl_X12_Y4_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~11_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~11_combout_X12_Y4_SIG_SIG ));
defparam clken_ctrl_X12_Y4_N1.ClkMux = 2'b10;
defparam clken_ctrl_X12_Y4_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X12_Y4_N1.coord_x = 12;
defparam clken_ctrl_X12_Y4_N1.coord_y = 4;
defparam clken_ctrl_X12_Y4_N1.coord_z = 1;
// Location: SYNCCTRL_X12_Y4_N0
alta_syncctrl syncreset_ctrl_X12_Y4(.Din(), .Dout(SyncReset_X12_Y4_GND));
defparam syncreset_ctrl_X12_Y4.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X12_Y4.coord_x = 12;
defparam syncreset_ctrl_X12_Y4.coord_y = 4;
defparam syncreset_ctrl_X12_Y4.coord_z = 0;
// Location: SYNCCTRL_X12_Y4_N1
alta_syncctrl syncload_ctrl_X12_Y4(.Din(), .Dout(SyncLoad_X12_Y4_VCC));
defparam syncload_ctrl_X12_Y4.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X12_Y4.coord_x = 12;
defparam syncload_ctrl_X12_Y4.coord_y = 4;
defparam syncload_ctrl_X12_Y4.coord_z = 1;
// Location: FF_X13_Y4_N0
// alta_lcell_ff \top|RAM|memory[12][2] (
// Location: LCCOMB_X13_Y4_N0
// alta_lcell_comb \top|RAM|memory[12][2]~10 (
alta_slice \top|RAM|memory[12][2] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[2]~14_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[12][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~10_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[12][2]~10_combout ),
	.Cout(),
	.Q(\top|RAM|memory[12][2]~q ));
defparam \top|RAM|memory[12][2] .mask = 16'h00FF;
defparam \top|RAM|memory[12][2] .mode = "logic";
defparam \top|RAM|memory[12][2] .modeMux = 1'b0;
defparam \top|RAM|memory[12][2] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[12][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[12][2] .BypassEn = 1'b0;
defparam \top|RAM|memory[12][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[12][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[12][2] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[12][2] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[12][2] .coord_x = 13;
defparam \top|RAM|memory[12][2] .coord_y = 4;
defparam \top|RAM|memory[12][2] .coord_z = 0;
// Location: LCCOMB_X13_Y4_N10
// alta_lcell_comb \top|RAM|Mux6~8 (
// Location: FF_X13_Y4_N10
// alta_lcell_ff \top|RAM|memory[13][1] (
alta_slice \top|RAM|memory[13][1] (
	.A(\top|RAM|memory[15][1]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|RAM|Mux6~7_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[13][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~8_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(SyncReset_X13_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X13_Y4_VCC),
	.LutOut(\top|RAM|Mux6~8_combout ),
	.Cout(),
	.Q(\top|RAM|memory[13][1]~q ));
defparam \top|RAM|memory[13][1] .mask = 16'hBBC0;
defparam \top|RAM|memory[13][1] .mode = "logic";
defparam \top|RAM|memory[13][1] .modeMux = 1'b0;
defparam \top|RAM|memory[13][1] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[13][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[13][1] .BypassEn = 1'b1;
defparam \top|RAM|memory[13][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[13][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[13][1] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[13][1] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[13][1] .coord_x = 13;
defparam \top|RAM|memory[13][1] .coord_y = 4;
defparam \top|RAM|memory[13][1] .coord_z = 5;
// Location: LCCOMB_X13_Y4_N12
// alta_lcell_comb \top|RAM|Decoder0~10 (
alta_slice \top|RAM|Decoder0~10 (
	.A(\top|MAR|mar_add_4 [3]),
	.B(vcc),
	.C(vcc),
	.D(\top|RAM|Decoder0~4_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~10_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~10 .mask = 16'hAA00;
defparam \top|RAM|Decoder0~10 .mode = "logic";
defparam \top|RAM|Decoder0~10 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~10 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~10 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~10 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~10 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~10 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~10 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~10 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Decoder0~10 .coord_x = 13;
defparam \top|RAM|Decoder0~10 .coord_y = 4;
defparam \top|RAM|Decoder0~10 .coord_z = 6;
// Location: FF_X13_Y4_N14
// alta_lcell_ff \top|RAM|memory[13][5] (
// Location: LCCOMB_X13_Y4_N14
// alta_lcell_comb \top|RAM|memory[13][5]~27 (
alta_slice \top|RAM|memory[13][5] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[5]~23_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[13][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~8_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[13][5]~27_combout ),
	.Cout(),
	.Q(\top|RAM|memory[13][5]~q ));
defparam \top|RAM|memory[13][5] .mask = 16'h0F0F;
defparam \top|RAM|memory[13][5] .mode = "logic";
defparam \top|RAM|memory[13][5] .modeMux = 1'b0;
defparam \top|RAM|memory[13][5] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[13][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[13][5] .BypassEn = 1'b0;
defparam \top|RAM|memory[13][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[13][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[13][5] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[13][5] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[13][5] .coord_x = 13;
defparam \top|RAM|memory[13][5] .coord_y = 4;
defparam \top|RAM|memory[13][5] .coord_z = 7;
// Location: FF_X13_Y4_N16
// alta_lcell_ff \top|RAM|memory[13][6] (
// Location: LCCOMB_X13_Y4_N16
// alta_lcell_comb \top|RAM|memory[13][6]~31 (
alta_slice \top|RAM|memory[13][6] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[6]~29_Duplicate_64 ),
	.Cin(),
	.Qin(\top|RAM|memory[13][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~8_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[13][6]~31_combout ),
	.Cout(),
	.Q(\top|RAM|memory[13][6]~q ));
defparam \top|RAM|memory[13][6] .mask = 16'h00FF;
defparam \top|RAM|memory[13][6] .mode = "logic";
defparam \top|RAM|memory[13][6] .modeMux = 1'b0;
defparam \top|RAM|memory[13][6] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[13][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[13][6] .BypassEn = 1'b0;
defparam \top|RAM|memory[13][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[13][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[13][6] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[13][6] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[13][6] .coord_x = 13;
defparam \top|RAM|memory[13][6] .coord_y = 4;
defparam \top|RAM|memory[13][6] .coord_z = 8;
// Location: FF_X13_Y4_N18
// alta_lcell_ff \top|RAM|memory[13][3] (
// Location: LCCOMB_X13_Y4_N18
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate_101 (
alta_slice \top|RAM|memory[13][3] (
	.A(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.D(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.Cin(),
	.Qin(\top|RAM|memory[13][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~8_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_102 ),
	.Cout(),
	.Q(\top|RAM|memory[13][3]~q ));
defparam \top|RAM|memory[13][3] .mask = 16'hFBF0;
defparam \top|RAM|memory[13][3] .mode = "logic";
defparam \top|RAM|memory[13][3] .modeMux = 1'b0;
defparam \top|RAM|memory[13][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[13][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[13][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[13][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[13][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[13][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[13][3] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[13][3] .coord_x = 13;
defparam \top|RAM|memory[13][3] .coord_y = 4;
defparam \top|RAM|memory[13][3] .coord_z = 9;
// Location: FF_X13_Y4_N2
// alta_lcell_ff \top|RAM|memory[12][6] (
// Location: LCCOMB_X13_Y4_N2
// alta_lcell_comb \top|regA|a_bus[6]~29_Duplicate_63 (
alta_slice \top|RAM|memory[12][6] (
	.A(\top|regA|a_bus[6]~24_combout ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[6]~28_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[7]~14_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[12][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~10_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[6]~29_Duplicate_64 ),
	.Cout(),
	.Q(\top|RAM|memory[12][6]~q ));
defparam \top|RAM|memory[12][6] .mask = 16'hA020;
defparam \top|RAM|memory[12][6] .mode = "logic";
defparam \top|RAM|memory[12][6] .modeMux = 1'b0;
defparam \top|RAM|memory[12][6] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[12][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[12][6] .BypassEn = 1'b0;
defparam \top|RAM|memory[12][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[12][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[12][6] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[12][6] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[12][6] .coord_x = 13;
defparam \top|RAM|memory[12][6] .coord_y = 4;
defparam \top|RAM|memory[12][6] .coord_z = 1;
// Location: LCCOMB_X13_Y4_N20
// alta_lcell_comb \top|RAM|Mux0~5 (
// Location: FF_X13_Y4_N20
// alta_lcell_ff \top|RAM|memory[13][7] (
alta_slice \top|RAM|memory[13][7] (
	.A(\top|RAM|memory[15][7]~q ),
	.B(\top|RAM|Mux0~4_combout ),
	.C(\top|regA|a_bus[7]~35_Duplicate_67 ),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(\top|RAM|memory[13][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~8_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(SyncReset_X13_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X13_Y4_VCC),
	.LutOut(\top|RAM|Mux0~5_combout ),
	.Cout(),
	.Q(\top|RAM|memory[13][7]~q ));
defparam \top|RAM|memory[13][7] .mask = 16'hB8CC;
defparam \top|RAM|memory[13][7] .mode = "logic";
defparam \top|RAM|memory[13][7] .modeMux = 1'b0;
defparam \top|RAM|memory[13][7] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[13][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[13][7] .BypassEn = 1'b1;
defparam \top|RAM|memory[13][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[13][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[13][7] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[13][7] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[13][7] .coord_x = 13;
defparam \top|RAM|memory[13][7] .coord_y = 4;
defparam \top|RAM|memory[13][7] .coord_z = 10;
// Location: LCCOMB_X13_Y4_N22
// alta_lcell_comb \top|RAM|Mux2~7 (
// Location: FF_X13_Y4_N22
// alta_lcell_ff \top|RAM|memory[12][5] (
alta_slice \top|RAM|memory[12][5] (
	.A(\top|MAR|mar_add_4 [1]),
	.B(\top|RAM|memory[13][5]~q ),
	.C(\top|regA|a_bus[5]~23_combout ),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(\top|RAM|memory[12][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~10_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(SyncReset_X13_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X13_Y4_VCC),
	.LutOut(\top|RAM|Mux2~7_combout ),
	.Cout(),
	.Q(\top|RAM|memory[12][5]~q ));
defparam \top|RAM|memory[12][5] .mask = 16'hBB50;
defparam \top|RAM|memory[12][5] .mode = "logic";
defparam \top|RAM|memory[12][5] .modeMux = 1'b0;
defparam \top|RAM|memory[12][5] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[12][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[12][5] .BypassEn = 1'b1;
defparam \top|RAM|memory[12][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[12][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[12][5] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[12][5] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[12][5] .coord_x = 13;
defparam \top|RAM|memory[12][5] .coord_y = 4;
defparam \top|RAM|memory[12][5] .coord_z = 11;
// Location: LCCOMB_X13_Y4_N24
// alta_lcell_comb \top|RAM|Decoder0~8 (
// Location: FF_X13_Y4_N24
// alta_lcell_ff \top|RAM|memory[13][2] (
alta_slice \top|RAM|memory[13][2] (
	.A(\top|MAR|mar_add_4 [3]),
	.B(vcc),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|RAM|Decoder0~0_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[13][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~8_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(SyncReset_X13_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X13_Y4_VCC),
	.LutOut(\top|RAM|Decoder0~8_combout ),
	.Cout(),
	.Q(\top|RAM|memory[13][2]~q ));
defparam \top|RAM|memory[13][2] .mask = 16'hAA00;
defparam \top|RAM|memory[13][2] .mode = "logic";
defparam \top|RAM|memory[13][2] .modeMux = 1'b0;
defparam \top|RAM|memory[13][2] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[13][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[13][2] .BypassEn = 1'b1;
defparam \top|RAM|memory[13][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[13][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[13][2] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[13][2] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[13][2] .coord_x = 13;
defparam \top|RAM|memory[13][2] .coord_y = 4;
defparam \top|RAM|memory[13][2] .coord_z = 12;
// Location: FF_X13_Y4_N26
// alta_lcell_ff \top|RAM|memory[12][4] (
// Location: LCCOMB_X13_Y4_N26
// alta_lcell_comb \top|RAM|memory[12][4]~22 (
alta_slice \top|RAM|memory[12][4] (
	.A(\top|RAM|Mux3~9_combout ),
	.B(\top|CU|cu_ro~q ),
	.C(vcc),
	.D(\top|regA|a_bus[4]~20_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[12][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~10_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[12][4]~22_combout ),
	.Cout(),
	.Q(\top|RAM|memory[12][4]~q ));
defparam \top|RAM|memory[12][4] .mask = 16'h44FF;
defparam \top|RAM|memory[12][4] .mode = "logic";
defparam \top|RAM|memory[12][4] .modeMux = 1'b0;
defparam \top|RAM|memory[12][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[12][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[12][4] .BypassEn = 1'b0;
defparam \top|RAM|memory[12][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[12][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[12][4] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[12][4] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[12][4] .coord_x = 13;
defparam \top|RAM|memory[12][4] .coord_y = 4;
defparam \top|RAM|memory[12][4] .coord_z = 13;
// Location: FF_X13_Y4_N28
// alta_lcell_ff \top|RAM|memory[12][1] (
// Location: LCCOMB_X13_Y4_N28
// alta_lcell_comb \top|RAM|memory[12][1]~6 (
alta_slice \top|RAM|memory[12][1] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[1]~37_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[12][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~10_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[12][1]~6_combout ),
	.Cout(),
	.Q(\top|RAM|memory[12][1]~q ));
defparam \top|RAM|memory[12][1] .mask = 16'h00FF;
defparam \top|RAM|memory[12][1] .mode = "logic";
defparam \top|RAM|memory[12][1] .modeMux = 1'b0;
defparam \top|RAM|memory[12][1] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[12][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[12][1] .BypassEn = 1'b0;
defparam \top|RAM|memory[12][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[12][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[12][1] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[12][1] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[12][1] .coord_x = 13;
defparam \top|RAM|memory[12][1] .coord_y = 4;
defparam \top|RAM|memory[12][1] .coord_z = 14;
// Location: LCCOMB_X13_Y4_N30
// alta_lcell_comb \top|RAM|Mux7~3 (
alta_slice \top|RAM|Mux7~3 (
	.A(\top|RAM|Mux7~2_combout ),
	.B(\top|RAM|memory[15][0]~q ),
	.C(\top|RAM|memory[13][0]~q ),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux7~3_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux7~3 .mask = 16'h27AA;
defparam \top|RAM|Mux7~3 .mode = "logic";
defparam \top|RAM|Mux7~3 .modeMux = 1'b0;
defparam \top|RAM|Mux7~3 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux7~3 .ShiftMux = 1'b0;
defparam \top|RAM|Mux7~3 .BypassEn = 1'b0;
defparam \top|RAM|Mux7~3 .CarryEnb = 1'b1;
defparam \top|RAM|Mux7~3 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux7~3 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux7~3 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux7~3 .coord_x = 13;
defparam \top|RAM|Mux7~3 .coord_y = 4;
defparam \top|RAM|Mux7~3 .coord_z = 15;
// Location: FF_X13_Y4_N4
// alta_lcell_ff \top|RAM|memory[13][0] (
// Location: LCCOMB_X13_Y4_N4
// alta_lcell_comb \top|RAM|memory[13][0]~0 (
alta_slice \top|RAM|memory[13][0] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[0]~6_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[13][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~8_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[13][0]~0_combout ),
	.Cout(),
	.Q(\top|RAM|memory[13][0]~q ));
defparam \top|RAM|memory[13][0] .mask = 16'h00FF;
defparam \top|RAM|memory[13][0] .mode = "logic";
defparam \top|RAM|memory[13][0] .modeMux = 1'b0;
defparam \top|RAM|memory[13][0] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[13][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[13][0] .BypassEn = 1'b0;
defparam \top|RAM|memory[13][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[13][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[13][0] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[13][0] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[13][0] .coord_x = 13;
defparam \top|RAM|memory[13][0] .coord_y = 4;
defparam \top|RAM|memory[13][0] .coord_z = 2;
// Location: LCCOMB_X13_Y4_N6
// alta_lcell_comb \top|RAM|Mux7~2 (
// Location: FF_X13_Y4_N6
// alta_lcell_ff \top|RAM|memory[12][0] (
alta_slice \top|RAM|memory[12][0] (
	.A(\top|MAR|mar_add_4 [1]),
	.B(\top|RAM|memory[14][0]~q ),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(\top|RAM|memory[12][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~10_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(SyncReset_X13_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X13_Y4_VCC),
	.LutOut(\top|RAM|Mux7~2_combout ),
	.Cout(),
	.Q(\top|RAM|memory[12][0]~q ));
defparam \top|RAM|memory[12][0] .mask = 16'hAA72;
defparam \top|RAM|memory[12][0] .mode = "logic";
defparam \top|RAM|memory[12][0] .modeMux = 1'b0;
defparam \top|RAM|memory[12][0] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[12][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[12][0] .BypassEn = 1'b1;
defparam \top|RAM|memory[12][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[12][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[12][0] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[12][0] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[12][0] .coord_x = 13;
defparam \top|RAM|memory[12][0] .coord_y = 4;
defparam \top|RAM|memory[12][0] .coord_z = 3;
// Location: FF_X13_Y4_N8
// alta_lcell_ff \top|RAM|memory[12][7] (
// Location: LCCOMB_X13_Y4_N8
// alta_lcell_comb \top|regA|a_bus[7]~35_Duplicate_66 (
alta_slice \top|RAM|memory[12][7] (
	.A(\top|regA|a_bus[7]~30_combout ),
	.B(\top|regA|a_bus[7]~34_combout ),
	.C(\top|CU|cu_eo~q ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[12][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~10_combout_X13_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_Duplicate_67 ),
	.Cout(),
	.Q(\top|RAM|memory[12][7]~q ));
defparam \top|RAM|memory[12][7] .mask = 16'h8808;
defparam \top|RAM|memory[12][7] .mode = "logic";
defparam \top|RAM|memory[12][7] .modeMux = 1'b0;
defparam \top|RAM|memory[12][7] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[12][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[12][7] .BypassEn = 1'b0;
defparam \top|RAM|memory[12][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[12][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[12][7] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[12][7] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[12][7] .coord_x = 13;
defparam \top|RAM|memory[12][7] .coord_y = 4;
defparam \top|RAM|memory[12][7] .coord_z = 4;
// Location: CLKENCTRL_X13_Y4_N0
alta_clkenctrl clken_ctrl_X13_Y4_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~10_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~10_combout_X13_Y4_SIG_SIG ));
defparam clken_ctrl_X13_Y4_N0.ClkMux = 2'b10;
defparam clken_ctrl_X13_Y4_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X13_Y4_N0.coord_x = 13;
defparam clken_ctrl_X13_Y4_N0.coord_y = 4;
defparam clken_ctrl_X13_Y4_N0.coord_z = 0;
// Location: ASYNCCTRL_X13_Y4_N0
alta_asyncctrl asyncreset_ctrl_X13_Y4_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X13_Y4_INV ));
defparam asyncreset_ctrl_X13_Y4_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X13_Y4_N0.coord_x = 13;
defparam asyncreset_ctrl_X13_Y4_N0.coord_y = 4;
defparam asyncreset_ctrl_X13_Y4_N0.coord_z = 0;
// Location: CLKENCTRL_X13_Y4_N1
alta_clkenctrl clken_ctrl_X13_Y4_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~8_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~8_combout_X13_Y4_SIG_SIG ));
defparam clken_ctrl_X13_Y4_N1.ClkMux = 2'b10;
defparam clken_ctrl_X13_Y4_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X13_Y4_N1.coord_x = 13;
defparam clken_ctrl_X13_Y4_N1.coord_y = 4;
defparam clken_ctrl_X13_Y4_N1.coord_z = 1;
// Location: SYNCCTRL_X13_Y4_N0
alta_syncctrl syncreset_ctrl_X13_Y4(.Din(), .Dout(SyncReset_X13_Y4_GND));
defparam syncreset_ctrl_X13_Y4.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X13_Y4.coord_x = 13;
defparam syncreset_ctrl_X13_Y4.coord_y = 4;
defparam syncreset_ctrl_X13_Y4.coord_z = 0;
// Location: SYNCCTRL_X13_Y4_N1
alta_syncctrl syncload_ctrl_X13_Y4(.Din(), .Dout(SyncLoad_X13_Y4_VCC));
defparam syncload_ctrl_X13_Y4.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X13_Y4.coord_x = 13;
defparam syncload_ctrl_X13_Y4.coord_y = 4;
defparam syncload_ctrl_X13_Y4.coord_z = 1;
// Location: LCCOMB_X1_Y7_N10
// alta_lcell_comb \~GND (
alta_slice \~GND (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\~GND~combout ),
	.Cout(),
	.Q());
defparam \~GND .mask = 16'h0000;
defparam \~GND .mode = "logic";
defparam \~GND .modeMux = 1'b0;
defparam \~GND .FeedbackMux = 1'b0;
defparam \~GND .ShiftMux = 1'b0;
defparam \~GND .BypassEn = 1'b0;
defparam \~GND .CarryEnb = 1'b1;
defparam \~GND .AsyncResetMux = 2'bxx;
defparam \~GND .SyncResetMux = 2'bxx;
defparam \~GND .SyncLoadMux = 2'bxx;
defparam \~GND .coord_x = 1;
defparam \~GND .coord_y = 7;
defparam \~GND .coord_z = 5;
// Location: LCCOMB_X1_Y7_N4
// alta_lcell_comb \~VCC (
alta_slice \~VCC (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\~VCC~combout ),
	.Cout(),
	.Q());
defparam \~VCC .mask = 16'hFFFF;
defparam \~VCC .mode = "logic";
defparam \~VCC .modeMux = 1'b0;
defparam \~VCC .FeedbackMux = 1'b0;
defparam \~VCC .ShiftMux = 1'b0;
defparam \~VCC .BypassEn = 1'b0;
defparam \~VCC .CarryEnb = 1'b1;
defparam \~VCC .AsyncResetMux = 2'bxx;
defparam \~VCC .SyncResetMux = 2'bxx;
defparam \~VCC .SyncLoadMux = 2'bxx;
defparam \~VCC .coord_x = 1;
defparam \~VCC .coord_y = 7;
defparam \~VCC .coord_z = 2;
// Location: FF_X5_Y4_N0
// alta_lcell_ff \top|RAM|memory[8][4] (
// Location: LCCOMB_X5_Y4_N0
// alta_lcell_comb \top|RAM|memory[8][4]~feeder (
alta_slice \top|RAM|memory[8][4] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[4]~21_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[8][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~17_combout_X5_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X5_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[8][4]~feeder_combout ),
	.Cout(),
	.Q(\top|RAM|memory[8][4]~q ));
defparam \top|RAM|memory[8][4] .mask = 16'hF0F0;
defparam \top|RAM|memory[8][4] .mode = "logic";
defparam \top|RAM|memory[8][4] .modeMux = 1'b0;
defparam \top|RAM|memory[8][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[8][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[8][4] .BypassEn = 1'b0;
defparam \top|RAM|memory[8][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[8][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[8][4] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[8][4] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[8][4] .coord_x = 5;
defparam \top|RAM|memory[8][4] .coord_y = 4;
defparam \top|RAM|memory[8][4] .coord_z = 0;
// Location: LCCOMB_X5_Y4_N16
// alta_lcell_comb \top|CU|Mux29~0 (
alta_slice \top|CU|Mux29~0 (
	.A(\top|CU|cnt [2]),
	.B(\top|CU|cnt [0]),
	.C(\top|CU|cnt [1]),
	.D(\top|CU|cu_io~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux29~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux29~0 .mask = 16'hB810;
defparam \top|CU|Mux29~0 .mode = "logic";
defparam \top|CU|Mux29~0 .modeMux = 1'b0;
defparam \top|CU|Mux29~0 .FeedbackMux = 1'b0;
defparam \top|CU|Mux29~0 .ShiftMux = 1'b0;
defparam \top|CU|Mux29~0 .BypassEn = 1'b0;
defparam \top|CU|Mux29~0 .CarryEnb = 1'b1;
defparam \top|CU|Mux29~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux29~0 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux29~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux29~0 .coord_x = 5;
defparam \top|CU|Mux29~0 .coord_y = 4;
defparam \top|CU|Mux29~0 .coord_z = 8;
// Location: FF_X5_Y4_N26
// alta_lcell_ff \top|CU|cnt[2] (
// Location: LCCOMB_X5_Y4_N26
// alta_lcell_comb \top|CU|cnt~0 (
alta_slice \top|CU|cnt[2] (
	.A(\top|CU|cnt [1]),
	.B(vcc),
	.C(vcc),
	.D(\top|CU|cnt [0]),
	.Cin(),
	.Qin(\top|CU|cnt [2]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0_X5_Y4_INV_VCC ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X5_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|cnt~0_combout ),
	.Cout(),
	.Q(\top|CU|cnt [2]));
defparam \top|CU|cnt[2] .mask = 16'h5AA0;
defparam \top|CU|cnt[2] .mode = "logic";
defparam \top|CU|cnt[2] .modeMux = 1'b0;
defparam \top|CU|cnt[2] .FeedbackMux = 1'b1;
defparam \top|CU|cnt[2] .ShiftMux = 1'b0;
defparam \top|CU|cnt[2] .BypassEn = 1'b0;
defparam \top|CU|cnt[2] .CarryEnb = 1'b1;
defparam \top|CU|cnt[2] .AsyncResetMux = 2'b11;
defparam \top|CU|cnt[2] .SyncResetMux = 2'bxx;
defparam \top|CU|cnt[2] .SyncLoadMux = 2'bxx;
defparam \top|CU|cnt[2] .coord_x = 5;
defparam \top|CU|cnt[2] .coord_y = 4;
defparam \top|CU|cnt[2] .coord_z = 13;
// Location: FF_X5_Y4_N28
// alta_lcell_ff \top|CU|cnt[0] (
// Location: LCCOMB_X5_Y4_N28
// alta_lcell_comb \top|CU|cnt~2 (
alta_slice \top|CU|cnt[0] (
	.A(\top|CU|cnt [1]),
	.B(vcc),
	.C(vcc),
	.D(\top|CU|cnt [2]),
	.Cin(),
	.Qin(\top|CU|cnt [0]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0_X5_Y4_INV_VCC ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X5_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|cnt~2_combout ),
	.Cout(),
	.Q(\top|CU|cnt [0]));
defparam \top|CU|cnt[0] .mask = 16'h0A0F;
defparam \top|CU|cnt[0] .mode = "logic";
defparam \top|CU|cnt[0] .modeMux = 1'b0;
defparam \top|CU|cnt[0] .FeedbackMux = 1'b1;
defparam \top|CU|cnt[0] .ShiftMux = 1'b0;
defparam \top|CU|cnt[0] .BypassEn = 1'b0;
defparam \top|CU|cnt[0] .CarryEnb = 1'b1;
defparam \top|CU|cnt[0] .AsyncResetMux = 2'b11;
defparam \top|CU|cnt[0] .SyncResetMux = 2'bxx;
defparam \top|CU|cnt[0] .SyncLoadMux = 2'bxx;
defparam \top|CU|cnt[0] .coord_x = 5;
defparam \top|CU|cnt[0] .coord_y = 4;
defparam \top|CU|cnt[0] .coord_z = 14;
// Location: FF_X5_Y4_N30
// alta_lcell_ff \top|CU|cnt[1] (
// Location: LCCOMB_X5_Y4_N30
// alta_lcell_comb \top|CU|cnt[1]~1 (
alta_slice \top|CU|cnt[1] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|CU|cnt [0]),
	.Cin(),
	.Qin(\top|CU|cnt [1]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0_X5_Y4_INV_VCC ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X5_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|cnt[1]~1_combout ),
	.Cout(),
	.Q(\top|CU|cnt [1]));
defparam \top|CU|cnt[1] .mask = 16'h0FF0;
defparam \top|CU|cnt[1] .mode = "logic";
defparam \top|CU|cnt[1] .modeMux = 1'b0;
defparam \top|CU|cnt[1] .FeedbackMux = 1'b1;
defparam \top|CU|cnt[1] .ShiftMux = 1'b0;
defparam \top|CU|cnt[1] .BypassEn = 1'b0;
defparam \top|CU|cnt[1] .CarryEnb = 1'b1;
defparam \top|CU|cnt[1] .AsyncResetMux = 2'b11;
defparam \top|CU|cnt[1] .SyncResetMux = 2'bxx;
defparam \top|CU|cnt[1] .SyncLoadMux = 2'bxx;

defparam \top|CU|cnt[1] .coord_x = 5;
defparam \top|CU|cnt[1] .coord_y = 4;
defparam \top|CU|cnt[1] .coord_z = 15;
// Location: CLKENCTRL_X5_Y4_N0
alta_clkenctrl clken_ctrl_X5_Y4_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~17_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~17_combout_X5_Y4_SIG_SIG ));
defparam clken_ctrl_X5_Y4_N0.ClkMux = 2'b10;
defparam clken_ctrl_X5_Y4_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X5_Y4_N0.coord_x = 5;
defparam clken_ctrl_X5_Y4_N0.coord_y = 4;
defparam clken_ctrl_X5_Y4_N0.coord_z = 0;
// Location: ASYNCCTRL_X5_Y4_N0
alta_asyncctrl asyncreset_ctrl_X5_Y4_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X5_Y4_INV ));
defparam asyncreset_ctrl_X5_Y4_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X5_Y4_N0.coord_x = 5;
defparam asyncreset_ctrl_X5_Y4_N0.coord_y = 4;
defparam asyncreset_ctrl_X5_Y4_N0.coord_z = 0;
// Location: CLKENCTRL_X5_Y4_N1
alta_clkenctrl clken_ctrl_X5_Y4_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(), .ClkOut(\pll_inst|inpll_F12874A2.clkout0_X5_Y4_INV_VCC ));
defparam clken_ctrl_X5_Y4_N1.ClkMux = 2'b11;
defparam clken_ctrl_X5_Y4_N1.ClkEnMux = 2'b01;
defparam clken_ctrl_X5_Y4_N1.coord_x = 5;
defparam clken_ctrl_X5_Y4_N1.coord_y = 4;
defparam clken_ctrl_X5_Y4_N1.coord_z = 1;
// Location: LCCOMB_X6_Y3_N0
// alta_lcell_comb \top|CU|Mux32~4 (
alta_slice \top|CU|Mux32~4 (
	.A(\top|CU|cu_ao~0_combout ),
	.B(\top|IR|ir_bus_s [7]),
	.C(\top|IR|ir_bus_s [6]),
	.D(\top|CU|Mux32~6_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux32~4_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux32~4 .mask = 16'hF2E2;
defparam \top|CU|Mux32~4 .mode = "logic";
defparam \top|CU|Mux32~4 .modeMux = 1'b0;
defparam \top|CU|Mux32~4 .FeedbackMux = 1'b0;
defparam \top|CU|Mux32~4 .ShiftMux = 1'b0;
defparam \top|CU|Mux32~4 .BypassEn = 1'b0;
defparam \top|CU|Mux32~4 .CarryEnb = 1'b1;
defparam \top|CU|Mux32~4 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux32~4 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux32~4 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux32~4 .coord_x = 6;
defparam \top|CU|Mux32~4 .coord_y = 3;
defparam \top|CU|Mux32~4 .coord_z = 0;
// Location: LCCOMB_X6_Y3_N10
// alta_lcell_comb \top|CU|Mux26~13 (
alta_slice \top|CU|Mux26~13 (
	.A(\top|CU|Mux26~12_combout ),
	.B(\top|CU|cnt [1]),
	.C(\top|CU|Mux26~11_combout ),
	.D(\top|CU|cnt [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux26~13_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux26~13 .mask = 16'h5058;
defparam \top|CU|Mux26~13 .mode = "logic";
defparam \top|CU|Mux26~13 .modeMux = 1'b0;
defparam \top|CU|Mux26~13 .FeedbackMux = 1'b0;
defparam \top|CU|Mux26~13 .ShiftMux = 1'b0;
defparam \top|CU|Mux26~13 .BypassEn = 1'b0;
defparam \top|CU|Mux26~13 .CarryEnb = 1'b1;
defparam \top|CU|Mux26~13 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux26~13 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux26~13 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux26~13 .coord_x = 6;
defparam \top|CU|Mux26~13 .coord_y = 3;
defparam \top|CU|Mux26~13 .coord_z = 5;
// Location: LCCOMB_X6_Y3_N12
// alta_lcell_comb \top|CU|cu_ao~0 (
alta_slice \top|CU|cu_ao~0 (
	.A(\top|CU|cnt [0]),
	.B(\top|CU|cnt [1]),
	.C(\top|CU|cu_ao~q ),
	.D(\top|CU|cnt [2]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|cu_ao~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|cu_ao~0 .mask = 16'hE000;
defparam \top|CU|cu_ao~0 .mode = "logic";
defparam \top|CU|cu_ao~0 .modeMux = 1'b0;
defparam \top|CU|cu_ao~0 .FeedbackMux = 1'b0;
defparam \top|CU|cu_ao~0 .ShiftMux = 1'b0;
defparam \top|CU|cu_ao~0 .BypassEn = 1'b0;
defparam \top|CU|cu_ao~0 .CarryEnb = 1'b1;
defparam \top|CU|cu_ao~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|cu_ao~0 .SyncResetMux = 2'bxx;
defparam \top|CU|cu_ao~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_ao~0 .coord_x = 6;
defparam \top|CU|cu_ao~0 .coord_y = 3;
defparam \top|CU|cu_ao~0 .coord_z = 6;
// Location: LCCOMB_X6_Y3_N14
// alta_lcell_comb \top|CU|Mux27~1 (
alta_slice \top|CU|Mux27~1 (
	.A(\top|CU|Mux35~0_combout ),
	.B(\top|CU|Mux27~0_combout ),
	.C(\top|CU|cu_ri~0_combout ),
	.D(\top|IR|ir_bus_s [7]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux27~1_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux27~1 .mask = 16'h30F8;
defparam \top|CU|Mux27~1 .mode = "logic";
defparam \top|CU|Mux27~1 .modeMux = 1'b0;
defparam \top|CU|Mux27~1 .FeedbackMux = 1'b0;
defparam \top|CU|Mux27~1 .ShiftMux = 1'b0;
defparam \top|CU|Mux27~1 .BypassEn = 1'b0;
defparam \top|CU|Mux27~1 .CarryEnb = 1'b1;
defparam \top|CU|Mux27~1 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux27~1 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux27~1 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux27~1 .coord_x = 6;
defparam \top|CU|Mux27~1 .coord_y = 3;
defparam \top|CU|Mux27~1 .coord_z = 7;
// Location: LCCOMB_X6_Y3_N16
// alta_lcell_comb \top|CU|Mux26~10 (
// Location: FF_X6_Y3_N16
// alta_lcell_ff \top|CU|cu_mi (
alta_slice \top|CU|cu_mi (
	.A(\top|CU|Mux26~13_combout ),
	.B(\top|CU|Mux26~14_combout ),
	.C(vcc),
	.D(\top|CU|cnt [2]),
	.Cin(),
	.Qin(\top|CU|cu_mi~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X6_Y3_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux26~10_combout ),
	.Cout(),
	.Q(\top|CU|cu_mi~q ));
defparam \top|CU|cu_mi .mask = 16'h90CC;
defparam \top|CU|cu_mi .mode = "logic";
defparam \top|CU|cu_mi .modeMux = 1'b0;
defparam \top|CU|cu_mi .FeedbackMux = 1'b1;
defparam \top|CU|cu_mi .ShiftMux = 1'b0;
defparam \top|CU|cu_mi .BypassEn = 1'b0;
defparam \top|CU|cu_mi .CarryEnb = 1'b1;
defparam \top|CU|cu_mi .AsyncResetMux = 2'b11;
defparam \top|CU|cu_mi .SyncResetMux = 2'bxx;
defparam \top|CU|cu_mi .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_mi .coord_x = 6;
defparam \top|CU|cu_mi .coord_y = 3;
defparam \top|CU|cu_mi .coord_z = 8;
// Location: LCCOMB_X6_Y3_N18
// alta_lcell_comb \top|CU|Mux32~6 (
alta_slice \top|CU|Mux32~6 (
	.A(\top|CU|cnt [2]),
	.B(\top|CU|cnt [1]),
	.C(\top|CU|cnt [0]),
	.D(\top|CU|Mux36~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux32~6_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux32~6 .mask = 16'h0040;
defparam \top|CU|Mux32~6 .mode = "logic";
defparam \top|CU|Mux32~6 .modeMux = 1'b0;
defparam \top|CU|Mux32~6 .FeedbackMux = 1'b0;
defparam \top|CU|Mux32~6 .ShiftMux = 1'b0;
defparam \top|CU|Mux32~6 .BypassEn = 1'b0;
defparam \top|CU|Mux32~6 .CarryEnb = 1'b1;
defparam \top|CU|Mux32~6 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux32~6 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux32~6 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux32~6 .coord_x = 6;
defparam \top|CU|Mux32~6 .coord_y = 3;
defparam \top|CU|Mux32~6 .coord_z = 9;
// Location: LCCOMB_X6_Y3_N2
// alta_lcell_comb \top|CU|Mux27~0 (
alta_slice \top|CU|Mux27~0 (
	.A(\top|IR|ir_bus_s [6]),
	.B(\top|IR|ir_bus_s [5]),
	.C(\top|IR|ir_bus_s [4]),
	.D(\top|IR|ir_bus_s [7]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux27~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux27~0 .mask = 16'h7602;
defparam \top|CU|Mux27~0 .mode = "logic";
defparam \top|CU|Mux27~0 .modeMux = 1'b0;
defparam \top|CU|Mux27~0 .FeedbackMux = 1'b0;
defparam \top|CU|Mux27~0 .ShiftMux = 1'b0;
defparam \top|CU|Mux27~0 .BypassEn = 1'b0;
defparam \top|CU|Mux27~0 .CarryEnb = 1'b1;
defparam \top|CU|Mux27~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux27~0 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux27~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux27~0 .coord_x = 6;
defparam \top|CU|Mux27~0 .coord_y = 3;
defparam \top|CU|Mux27~0 .coord_z = 1;
// Location: LCCOMB_X6_Y3_N20
// alta_lcell_comb \top|CU|Mux32~5 (
alta_slice \top|CU|Mux32~5 (
	.A(\top|CU|cnt [2]),
	.B(\top|IR|ir_bus_s [4]),
	.C(\top|CU|cnt [1]),
	.D(\top|CU|cnt [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux32~5_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux32~5 .mask = 16'h0010;
defparam \top|CU|Mux32~5 .mode = "logic";
defparam \top|CU|Mux32~5 .modeMux = 1'b0;
defparam \top|CU|Mux32~5 .FeedbackMux = 1'b0;
defparam \top|CU|Mux32~5 .ShiftMux = 1'b0;
defparam \top|CU|Mux32~5 .BypassEn = 1'b0;
defparam \top|CU|Mux32~5 .CarryEnb = 1'b1;
defparam \top|CU|Mux32~5 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux32~5 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux32~5 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux32~5 .coord_x = 6;
defparam \top|CU|Mux32~5 .coord_y = 3;
defparam \top|CU|Mux32~5 .coord_z = 10;
// Location: LCCOMB_X6_Y3_N22
// alta_lcell_comb \top|CU|Mux32~8 (
// Location: FF_X6_Y3_N22
// alta_lcell_ff \top|CU|cu_ao (
alta_slice \top|CU|cu_ao (
	.A(\top|CU|cu_ao~0_combout ),
	.B(\top|CU|Mux32~7_combout ),
	.C(\top|IR|ir_bus_s [4]),
	.D(\top|CU|Mux32~4_combout ),
	.Cin(),
	.Qin(\top|CU|cu_ao~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X6_Y3_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux32~8_combout ),
	.Cout(),
	.Q(\top|CU|cu_ao~q ));
defparam \top|CU|cu_ao .mask = 16'h6608;
defparam \top|CU|cu_ao .mode = "logic";
defparam \top|CU|cu_ao .modeMux = 1'b0;
defparam \top|CU|cu_ao .FeedbackMux = 1'b0;
defparam \top|CU|cu_ao .ShiftMux = 1'b0;
defparam \top|CU|cu_ao .BypassEn = 1'b0;
defparam \top|CU|cu_ao .CarryEnb = 1'b1;
defparam \top|CU|cu_ao .AsyncResetMux = 2'b11;
defparam \top|CU|cu_ao .SyncResetMux = 2'bxx;
defparam \top|CU|cu_ao .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_ao .coord_x = 6;
defparam \top|CU|cu_ao .coord_y = 3;
defparam \top|CU|cu_ao .coord_z = 11;
// Location: LCCOMB_X6_Y3_N24
// alta_lcell_comb \top|CU|Mux26~14 (
alta_slice \top|CU|Mux26~14 (
	.A(\top|CU|Mux26~12_combout ),
	.B(\top|CU|cnt [1]),
	.C(\top|CU|Mux26~11_combout ),
	.D(\top|CU|cnt [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux26~14_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux26~14 .mask = 16'h002B;
defparam \top|CU|Mux26~14 .mode = "logic";
defparam \top|CU|Mux26~14 .modeMux = 1'b0;
defparam \top|CU|Mux26~14 .FeedbackMux = 1'b0;
defparam \top|CU|Mux26~14 .ShiftMux = 1'b0;
defparam \top|CU|Mux26~14 .BypassEn = 1'b0;
defparam \top|CU|Mux26~14 .CarryEnb = 1'b1;
defparam \top|CU|Mux26~14 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux26~14 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux26~14 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux26~14 .coord_x = 6;
defparam \top|CU|Mux26~14 .coord_y = 3;
defparam \top|CU|Mux26~14 .coord_z = 12;
// Location: LCCOMB_X6_Y3_N26
// alta_lcell_comb \top|CU|Mux26~11 (
alta_slice \top|CU|Mux26~11 (
	.A(\top|IR|ir_bus_s [6]),
	.B(\top|IR|ir_bus_s [4]),
	.C(\top|IR|ir_bus_s [5]),
	.D(\top|IR|ir_bus_s [7]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux26~11_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux26~11 .mask = 16'hFEA8;
defparam \top|CU|Mux26~11 .mode = "logic";
defparam \top|CU|Mux26~11 .modeMux = 1'b0;
defparam \top|CU|Mux26~11 .FeedbackMux = 1'b0;
defparam \top|CU|Mux26~11 .ShiftMux = 1'b0;
defparam \top|CU|Mux26~11 .BypassEn = 1'b0;
defparam \top|CU|Mux26~11 .CarryEnb = 1'b1;
defparam \top|CU|Mux26~11 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux26~11 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux26~11 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux26~11 .coord_x = 6;
defparam \top|CU|Mux26~11 .coord_y = 3;
defparam \top|CU|Mux26~11 .coord_z = 13;
// Location: LCCOMB_X6_Y3_N28
// alta_lcell_comb \top|CU|Mux32~7 (
alta_slice \top|CU|Mux32~7 (
	.A(\top|CU|cu_ao~0_combout ),
	.B(\top|CU|Mux32~5_combout ),
	.C(\top|IR|ir_bus_s [5]),
	.D(\top|IR|ir_bus_s [7]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux32~7_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux32~7 .mask = 16'h4A55;
defparam \top|CU|Mux32~7 .mode = "logic";
defparam \top|CU|Mux32~7 .modeMux = 1'b0;
defparam \top|CU|Mux32~7 .FeedbackMux = 1'b0;
defparam \top|CU|Mux32~7 .ShiftMux = 1'b0;
defparam \top|CU|Mux32~7 .BypassEn = 1'b0;
defparam \top|CU|Mux32~7 .CarryEnb = 1'b1;
defparam \top|CU|Mux32~7 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux32~7 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux32~7 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux32~7 .coord_x = 6;
defparam \top|CU|Mux32~7 .coord_y = 3;
defparam \top|CU|Mux32~7 .coord_z = 14;
// Location: LCCOMB_X6_Y3_N30
// alta_lcell_comb \top|CU|Mux26~12 (
alta_slice \top|CU|Mux26~12 (
	.A(\top|IR|ir_bus_s [6]),
	.B(\top|IR|ir_bus_s [4]),
	.C(\top|IR|ir_bus_s [5]),
	.D(\top|IR|ir_bus_s [7]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux26~12_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux26~12 .mask = 16'hA0FE;
defparam \top|CU|Mux26~12 .mode = "logic";
defparam \top|CU|Mux26~12 .modeMux = 1'b0;
defparam \top|CU|Mux26~12 .FeedbackMux = 1'b0;
defparam \top|CU|Mux26~12 .ShiftMux = 1'b0;
defparam \top|CU|Mux26~12 .BypassEn = 1'b0;
defparam \top|CU|Mux26~12 .CarryEnb = 1'b1;
defparam \top|CU|Mux26~12 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux26~12 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux26~12 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux26~12 .coord_x = 6;
defparam \top|CU|Mux26~12 .coord_y = 3;
defparam \top|CU|Mux26~12 .coord_z = 15;
// Location: LCCOMB_X6_Y3_N4
// alta_lcell_comb \top|CU|cu_ri~0 (
alta_slice \top|CU|cu_ri~0 (
	.A(\top|CU|cnt [0]),
	.B(\top|CU|cu_ri~q ),
	.C(\top|CU|cnt [1]),
	.D(\top|CU|cnt [2]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|cu_ri~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|cu_ri~0 .mask = 16'hC800;
defparam \top|CU|cu_ri~0 .mode = "logic";
defparam \top|CU|cu_ri~0 .modeMux = 1'b0;
defparam \top|CU|cu_ri~0 .FeedbackMux = 1'b0;
defparam \top|CU|cu_ri~0 .ShiftMux = 1'b0;
defparam \top|CU|cu_ri~0 .BypassEn = 1'b0;
defparam \top|CU|cu_ri~0 .CarryEnb = 1'b1;
defparam \top|CU|cu_ri~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|cu_ri~0 .SyncResetMux = 2'bxx;
defparam \top|CU|cu_ri~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_ri~0 .coord_x = 6;
defparam \top|CU|cu_ri~0 .coord_y = 3;
defparam \top|CU|cu_ri~0 .coord_z = 2;
// Location: LCCOMB_X6_Y3_N6
// alta_lcell_comb \top|CU|Mux35~0 (
alta_slice \top|CU|Mux35~0 (
	.A(\top|CU|cnt [2]),
	.B(vcc),
	.C(\top|CU|cnt [1]),
	.D(\top|CU|cnt [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux35~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux35~0 .mask = 16'h5000;
defparam \top|CU|Mux35~0 .mode = "logic";
defparam \top|CU|Mux35~0 .modeMux = 1'b0;
defparam \top|CU|Mux35~0 .FeedbackMux = 1'b0;
defparam \top|CU|Mux35~0 .ShiftMux = 1'b0;
defparam \top|CU|Mux35~0 .BypassEn = 1'b0;
defparam \top|CU|Mux35~0 .CarryEnb = 1'b1;
defparam \top|CU|Mux35~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux35~0 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux35~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux35~0 .coord_x = 6;
defparam \top|CU|Mux35~0 .coord_y = 3;
defparam \top|CU|Mux35~0 .coord_z = 3;
// Location: LCCOMB_X6_Y3_N8
// alta_lcell_comb \top|CU|Mux31~17 (
alta_slice \top|CU|Mux31~17 (
	.A(\top|IR|ir_bus_s [6]),
	.B(\top|IR|ir_bus_s [4]),
	.C(\top|IR|ir_bus_s [5]),
	.D(\top|IR|ir_bus_s [7]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux31~17_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux31~17 .mask = 16'h5EAA;
defparam \top|CU|Mux31~17 .mode = "logic";
defparam \top|CU|Mux31~17 .modeMux = 1'b0;
defparam \top|CU|Mux31~17 .FeedbackMux = 1'b0;
defparam \top|CU|Mux31~17 .ShiftMux = 1'b0;
defparam \top|CU|Mux31~17 .BypassEn = 1'b0;
defparam \top|CU|Mux31~17 .CarryEnb = 1'b1;
defparam \top|CU|Mux31~17 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux31~17 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux31~17 .SyncLoadMux = 2'bxx;

defparam \top|CU|Mux31~17 .coord_x = 6;
defparam \top|CU|Mux31~17 .coord_y = 3;
defparam \top|CU|Mux31~17 .coord_z = 4;
// Location: CLKENCTRL_X6_Y3_N0
alta_clkenctrl clken_ctrl_X6_Y3_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|Mux36~1_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X6_Y3_INV_SIG ));
defparam clken_ctrl_X6_Y3_N0.ClkMux = 2'b11;
defparam clken_ctrl_X6_Y3_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X6_Y3_N0.coord_x = 6;
defparam clken_ctrl_X6_Y3_N0.coord_y = 3;
defparam clken_ctrl_X6_Y3_N0.coord_z = 0;
// Location: ASYNCCTRL_X6_Y3_N0
alta_asyncctrl asyncreset_ctrl_X6_Y3_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y3_INV ));
defparam asyncreset_ctrl_X6_Y3_N0.AsyncCtrlMux = 2'b11;
defparam asyncreset_ctrl_X6_Y3_N0.coord_x = 6;
defparam asyncreset_ctrl_X6_Y3_N0.coord_y = 3;
defparam asyncreset_ctrl_X6_Y3_N0.coord_z = 0;
// Location: LCCOMB_X6_Y4_N0
// alta_lcell_comb \top|CU|Mux31~18 (
alta_slice \top|CU|Mux31~18 (
	.A(\top|CU|cnt [2]),
	.B(\top|CU|cnt [1]),
	.C(\top|IR|ir_bus_s [4]),
	.D(\top|IR|ir_bus_s [5]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux31~18_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux31~18 .mask = 16'h0040;
defparam \top|CU|Mux31~18 .mode = "logic";
defparam \top|CU|Mux31~18 .modeMux = 1'b0;
defparam \top|CU|Mux31~18 .FeedbackMux = 1'b0;
defparam \top|CU|Mux31~18 .ShiftMux = 1'b0;
defparam \top|CU|Mux31~18 .BypassEn = 1'b0;
defparam \top|CU|Mux31~18 .CarryEnb = 1'b1;
defparam \top|CU|Mux31~18 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux31~18 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux31~18 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux31~18 .coord_x = 6;
defparam \top|CU|Mux31~18 .coord_y = 4;
defparam \top|CU|Mux31~18 .coord_z = 0;
// Location: LCCOMB_X6_Y4_N10
// alta_lcell_comb \top|CU|Mux20~0 (
// Location: FF_X6_Y4_N10
// alta_lcell_ff \top|RAM|memory[3][4] (
alta_slice \top|RAM|memory[3][4] (
	.A(\top|CU|cnt [2]),
	.B(\top|CU|cnt [1]),
	.C(\top|regA|a_bus[4]~21_combout ),
	.D(\top|CU|cnt [0]),
	.Cin(),
	.Qin(\top|RAM|memory[3][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X6_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y4_INV ),
	.SyncReset(SyncReset_X6_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X6_Y4_VCC),
	.LutOut(\top|CU|Mux20~0_combout ),
	.Cout(),
	.Q(\top|RAM|memory[3][4]~q ));
defparam \top|RAM|memory[3][4] .mask = 16'hAA88;
defparam \top|RAM|memory[3][4] .mode = "logic";
defparam \top|RAM|memory[3][4] .modeMux = 1'b0;
defparam \top|RAM|memory[3][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[3][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[3][4] .BypassEn = 1'b1;
defparam \top|RAM|memory[3][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[3][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[3][4] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[3][4] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[3][4] .coord_x = 6;
defparam \top|RAM|memory[3][4] .coord_y = 4;
defparam \top|RAM|memory[3][4] .coord_z = 5;
// Location: LCCOMB_X6_Y4_N12
// alta_lcell_comb \top|CU|Equal0~0 (
alta_slice \top|CU|Equal0~0 (
	.A(vcc),
	.B(\top|CU|cnt [0]),
	.C(vcc),
	.D(\top|CU|cnt [1]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Equal0~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Equal0~0 .mask = 16'h0033;
defparam \top|CU|Equal0~0 .mode = "logic";
defparam \top|CU|Equal0~0 .modeMux = 1'b0;
defparam \top|CU|Equal0~0 .FeedbackMux = 1'b0;
defparam \top|CU|Equal0~0 .ShiftMux = 1'b0;
defparam \top|CU|Equal0~0 .BypassEn = 1'b0;
defparam \top|CU|Equal0~0 .CarryEnb = 1'b1;
defparam \top|CU|Equal0~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|Equal0~0 .SyncResetMux = 2'bxx;
defparam \top|CU|Equal0~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|Equal0~0 .coord_x = 6;
defparam \top|CU|Equal0~0 .coord_y = 4;
defparam \top|CU|Equal0~0 .coord_z = 6;
// Location: LCCOMB_X6_Y4_N14
// alta_lcell_comb \top|CU|Mux34~5 (
// Location: FF_X6_Y4_N14
// alta_lcell_ff \top|CU|cu_su (
alta_slice \top|CU|cu_su (
	.A(\top|CU|cnt [2]),
	.B(\top|CU|Mux34~0_combout ),
	.C(\top|CU|Mux34~1_combout ),
	.D(\top|CU|Mux34~4_combout ),
	.Cin(),
	.Qin(\top|CU|cu_su~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X6_Y4_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux34~5_combout ),
	.Cout(),
	.Q(\top|CU|cu_su~q ));
defparam \top|CU|cu_su .mask = 16'h8A00;
defparam \top|CU|cu_su .mode = "logic";
defparam \top|CU|cu_su .modeMux = 1'b0;
defparam \top|CU|cu_su .FeedbackMux = 1'b0;
defparam \top|CU|cu_su .ShiftMux = 1'b0;
defparam \top|CU|cu_su .BypassEn = 1'b0;
defparam \top|CU|cu_su .CarryEnb = 1'b1;
defparam \top|CU|cu_su .AsyncResetMux = 2'b11;
defparam \top|CU|cu_su .SyncResetMux = 2'bxx;
defparam \top|CU|cu_su .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_su .coord_x = 6;
defparam \top|CU|cu_su .coord_y = 4;
defparam \top|CU|cu_su .coord_z = 7;
// Location: LCCOMB_X6_Y4_N16
// alta_lcell_comb \top|CU|Mux34~4 (
alta_slice \top|CU|Mux34~4 (
	.A(\top|CU|Mux34~1_combout ),
	.B(\top|CU|Mux34~2_combout ),
	.C(\top|CU|Mux34~3_combout ),
	.D(\top|CU|Equal0~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux34~4_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux34~4 .mask = 16'hE4F0;
defparam \top|CU|Mux34~4 .mode = "logic";
defparam \top|CU|Mux34~4 .modeMux = 1'b0;
defparam \top|CU|Mux34~4 .FeedbackMux = 1'b0;
defparam \top|CU|Mux34~4 .ShiftMux = 1'b0;
defparam \top|CU|Mux34~4 .BypassEn = 1'b0;
defparam \top|CU|Mux34~4 .CarryEnb = 1'b1;
defparam \top|CU|Mux34~4 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux34~4 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux34~4 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux34~4 .coord_x = 6;
defparam \top|CU|Mux34~4 .coord_y = 4;
defparam \top|CU|Mux34~4 .coord_z = 8;
// Location: LCCOMB_X6_Y4_N18
// alta_lcell_comb \top|CU|Mux29~6 (
alta_slice \top|CU|Mux29~6 (
	.A(\top|CU|Mux20~0_combout ),
	.B(\top|CU|cu_io~q ),
	.C(vcc),
	.D(\top|IR|ir_bus_s [5]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux29~6_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux29~6 .mask = 16'h8800;
defparam \top|CU|Mux29~6 .mode = "logic";
defparam \top|CU|Mux29~6 .modeMux = 1'b0;
defparam \top|CU|Mux29~6 .FeedbackMux = 1'b0;
defparam \top|CU|Mux29~6 .ShiftMux = 1'b0;
defparam \top|CU|Mux29~6 .BypassEn = 1'b0;
defparam \top|CU|Mux29~6 .CarryEnb = 1'b1;
defparam \top|CU|Mux29~6 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux29~6 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux29~6 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux29~6 .coord_x = 6;
defparam \top|CU|Mux29~6 .coord_y = 4;
defparam \top|CU|Mux29~6 .coord_z = 9;
// Location: LCCOMB_X6_Y4_N2
// alta_lcell_comb \top|CU|Mux31~16 (
alta_slice \top|CU|Mux31~16 (
	.A(\top|CU|cnt [0]),
	.B(\top|CU|cnt [1]),
	.C(\top|CU|cnt [2]),
	.D(\top|CU|cu_ai~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux31~16_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux31~16 .mask = 16'hE000;
defparam \top|CU|Mux31~16 .mode = "logic";
defparam \top|CU|Mux31~16 .modeMux = 1'b0;
defparam \top|CU|Mux31~16 .FeedbackMux = 1'b0;
defparam \top|CU|Mux31~16 .ShiftMux = 1'b0;
defparam \top|CU|Mux31~16 .BypassEn = 1'b0;
defparam \top|CU|Mux31~16 .CarryEnb = 1'b1;
defparam \top|CU|Mux31~16 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux31~16 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux31~16 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux31~16 .coord_x = 6;
defparam \top|CU|Mux31~16 .coord_y = 4;
defparam \top|CU|Mux31~16 .coord_z = 1;
// Location: LCCOMB_X6_Y4_N20
// alta_lcell_comb \top|CU|Mux18~0 (
alta_slice \top|CU|Mux18~0 (
	.A(vcc),
	.B(\top|CU|cnt [0]),
	.C(\top|CU|cnt [2]),
	.D(\top|CU|cnt [1]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux18~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux18~0 .mask = 16'h0300;
defparam \top|CU|Mux18~0 .mode = "logic";
defparam \top|CU|Mux18~0 .modeMux = 1'b0;
defparam \top|CU|Mux18~0 .FeedbackMux = 1'b0;
defparam \top|CU|Mux18~0 .ShiftMux = 1'b0;
defparam \top|CU|Mux18~0 .BypassEn = 1'b0;
defparam \top|CU|Mux18~0 .CarryEnb = 1'b1;
defparam \top|CU|Mux18~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux18~0 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux18~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux18~0 .coord_x = 6;
defparam \top|CU|Mux18~0 .coord_y = 4;
defparam \top|CU|Mux18~0 .coord_z = 10;
// Location: LCCOMB_X6_Y4_N22
// alta_lcell_comb \top|CU|Mux29~4 (
alta_slice \top|CU|Mux29~4 (
	.A(\top|CU|Mux20~0_combout ),
	.B(\top|CU|cu_io~q ),
	.C(\top|CU|Mux18~0_combout ),
	.D(\top|CU|Mux36~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux29~4_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux29~4 .mask = 16'hF888;
defparam \top|CU|Mux29~4 .mode = "logic";
defparam \top|CU|Mux29~4 .modeMux = 1'b0;
defparam \top|CU|Mux29~4 .FeedbackMux = 1'b0;
defparam \top|CU|Mux29~4 .ShiftMux = 1'b0;
defparam \top|CU|Mux29~4 .BypassEn = 1'b0;
defparam \top|CU|Mux29~4 .CarryEnb = 1'b1;
defparam \top|CU|Mux29~4 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux29~4 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux29~4 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux29~4 .coord_x = 6;
defparam \top|CU|Mux29~4 .coord_y = 4;
defparam \top|CU|Mux29~4 .coord_z = 11;
// Location: LCCOMB_X6_Y4_N24
// alta_lcell_comb \top|CU|Mux29~7 (
// Location: FF_X6_Y4_N24
// alta_lcell_ff \top|CU|cu_io (
alta_slice \top|CU|cu_io (
	.A(\top|CU|Mux29~1_combout ),
	.B(\top|CU|Mux29~6_combout ),
	.C(\top|IR|ir_bus_s [6]),
	.D(\top|CU|Mux29~5_combout ),
	.Cin(),
	.Qin(\top|CU|cu_io~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X6_Y4_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux29~7_combout ),
	.Cout(),
	.Q(\top|CU|cu_io~q ));
defparam \top|CU|cu_io .mask = 16'hCFA0;
defparam \top|CU|cu_io .mode = "logic";
defparam \top|CU|cu_io .modeMux = 1'b0;
defparam \top|CU|cu_io .FeedbackMux = 1'b0;
defparam \top|CU|cu_io .ShiftMux = 1'b0;
defparam \top|CU|cu_io .BypassEn = 1'b0;
defparam \top|CU|cu_io .CarryEnb = 1'b1;
defparam \top|CU|cu_io .AsyncResetMux = 2'b11;
defparam \top|CU|cu_io .SyncResetMux = 2'bxx;
defparam \top|CU|cu_io .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_io .coord_x = 6;
defparam \top|CU|cu_io .coord_y = 4;
defparam \top|CU|cu_io .coord_z = 12;
// Location: LCCOMB_X6_Y4_N26
// alta_lcell_comb \top|CU|Mux31~14 (
alta_slice \top|CU|Mux31~14 (
	.A(\top|CU|Mux31~17_combout ),
	.B(\top|CU|Mux31~18_combout ),
	.C(\top|CU|Mux31~13_combout ),
	.D(\top|CU|cnt [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux31~14_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux31~14 .mask = 16'h54D8;
defparam \top|CU|Mux31~14 .mode = "logic";
defparam \top|CU|Mux31~14 .modeMux = 1'b0;
defparam \top|CU|Mux31~14 .FeedbackMux = 1'b0;
defparam \top|CU|Mux31~14 .ShiftMux = 1'b0;
defparam \top|CU|Mux31~14 .BypassEn = 1'b0;
defparam \top|CU|Mux31~14 .CarryEnb = 1'b1;
defparam \top|CU|Mux31~14 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux31~14 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux31~14 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux31~14 .coord_x = 6;
defparam \top|CU|Mux31~14 .coord_y = 4;
defparam \top|CU|Mux31~14 .coord_z = 13;
// Location: LCCOMB_X6_Y4_N28
// alta_lcell_comb \top|CU|Mux31~15 (
// Location: FF_X6_Y4_N28
// alta_lcell_ff \top|CU|cu_ai (
alta_slice \top|CU|cu_ai (
	.A(\top|CU|Mux31~16_combout ),
	.B(\top|IR|ir_bus_s [7]),
	.C(\top|CU|Mux31~14_combout ),
	.D(\top|CU|Mux31~17_combout ),
	.Cin(),
	.Qin(\top|CU|cu_ai~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X6_Y4_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux31~15_combout ),
	.Cout(),
	.Q(\top|CU|cu_ai~q ));
defparam \top|CU|cu_ai .mask = 16'h32B8;
defparam \top|CU|cu_ai .mode = "logic";
defparam \top|CU|cu_ai .modeMux = 1'b0;
defparam \top|CU|cu_ai .FeedbackMux = 1'b0;
defparam \top|CU|cu_ai .ShiftMux = 1'b0;
defparam \top|CU|cu_ai .BypassEn = 1'b0;
defparam \top|CU|cu_ai .CarryEnb = 1'b1;
defparam \top|CU|cu_ai .AsyncResetMux = 2'b11;
defparam \top|CU|cu_ai .SyncResetMux = 2'bxx;
defparam \top|CU|cu_ai .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_ai .coord_x = 6;
defparam \top|CU|cu_ai .coord_y = 4;
defparam \top|CU|cu_ai .coord_z = 14;
// Location: LCCOMB_X6_Y4_N30
// alta_lcell_comb \top|CU|Mux31~13 (
alta_slice \top|CU|Mux31~13 (
	.A(\top|CU|Equal0~0_combout ),
	.B(\top|CU|cu_ai~q ),
	.C(\top|CU|cnt [2]),
	.D(\top|CU|Mux31~12_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux31~13_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux31~13 .mask = 16'hE040;
defparam \top|CU|Mux31~13 .mode = "logic";
defparam \top|CU|Mux31~13 .modeMux = 1'b0;
defparam \top|CU|Mux31~13 .FeedbackMux = 1'b0;
defparam \top|CU|Mux31~13 .ShiftMux = 1'b0;
defparam \top|CU|Mux31~13 .BypassEn = 1'b0;
defparam \top|CU|Mux31~13 .CarryEnb = 1'b1;
defparam \top|CU|Mux31~13 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux31~13 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux31~13 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux31~13 .coord_x = 6;
defparam \top|CU|Mux31~13 .coord_y = 4;
defparam \top|CU|Mux31~13 .coord_z = 15;
// Location: LCCOMB_X6_Y4_N4
// alta_lcell_comb \top|CU|Mux39~1 (
alta_slice \top|CU|Mux39~1 (
	.A(\top|IR|ir_bus_s [4]),
	.B(\top|IR|ir_bus_s [5]),
	.C(\top|CU|Mux18~0_combout ),
	.D(\top|flagA|f1~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux39~1_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux39~1 .mask = 16'hC040;
defparam \top|CU|Mux39~1 .mode = "logic";
defparam \top|CU|Mux39~1 .modeMux = 1'b0;
defparam \top|CU|Mux39~1 .FeedbackMux = 1'b0;
defparam \top|CU|Mux39~1 .ShiftMux = 1'b0;
defparam \top|CU|Mux39~1 .BypassEn = 1'b0;
defparam \top|CU|Mux39~1 .CarryEnb = 1'b1;
defparam \top|CU|Mux39~1 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux39~1 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux39~1 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux39~1 .coord_x = 6;
defparam \top|CU|Mux39~1 .coord_y = 4;
defparam \top|CU|Mux39~1 .coord_z = 2;
// Location: LCCOMB_X6_Y4_N6
// alta_lcell_comb \top|CU|Mux29~5 (
alta_slice \top|CU|Mux29~5 (
	.A(\top|CU|Mux29~4_combout ),
	.B(\top|IR|ir_bus_s [7]),
	.C(\top|IR|ir_bus_s [6]),
	.D(\top|CU|Mux29~3_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux29~5_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux29~5 .mask = 16'hCEC2;
defparam \top|CU|Mux29~5 .mode = "logic";
defparam \top|CU|Mux29~5 .modeMux = 1'b0;
defparam \top|CU|Mux29~5 .FeedbackMux = 1'b0;
defparam \top|CU|Mux29~5 .ShiftMux = 1'b0;
defparam \top|CU|Mux29~5 .BypassEn = 1'b0;
defparam \top|CU|Mux29~5 .CarryEnb = 1'b1;
defparam \top|CU|Mux29~5 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux29~5 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux29~5 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux29~5 .coord_x = 6;
defparam \top|CU|Mux29~5 .coord_y = 4;
defparam \top|CU|Mux29~5 .coord_z = 3;
// Location: LCCOMB_X6_Y4_N8
// alta_lcell_comb \top|CU|Mux29~1 (
alta_slice \top|CU|Mux29~1 (
	.A(\top|CU|Mux29~0_combout ),
	.B(\top|CU|Mux34~2_combout ),
	.C(\top|CU|cnt [2]),
	.D(\top|flagA|f1~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux29~1_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux29~1 .mask = 16'hAAA2;
defparam \top|CU|Mux29~1 .mode = "logic";
defparam \top|CU|Mux29~1 .modeMux = 1'b0;
defparam \top|CU|Mux29~1 .FeedbackMux = 1'b0;
defparam \top|CU|Mux29~1 .ShiftMux = 1'b0;
defparam \top|CU|Mux29~1 .BypassEn = 1'b0;
defparam \top|CU|Mux29~1 .CarryEnb = 1'b1;
defparam \top|CU|Mux29~1 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux29~1 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux29~1 .SyncLoadMux = 2'bxx;

defparam \top|CU|Mux29~1 .coord_x = 6;
defparam \top|CU|Mux29~1 .coord_y = 4;
defparam \top|CU|Mux29~1 .coord_z = 4;
// Location: CLKENCTRL_X6_Y4_N0
alta_clkenctrl clken_ctrl_X6_Y4_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~23_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X6_Y4_SIG_SIG ));
defparam clken_ctrl_X6_Y4_N0.ClkMux = 2'b10;
defparam clken_ctrl_X6_Y4_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X6_Y4_N0.coord_x = 6;
defparam clken_ctrl_X6_Y4_N0.coord_y = 4;
defparam clken_ctrl_X6_Y4_N0.coord_z = 0;
// Location: ASYNCCTRL_X6_Y4_N0
alta_asyncctrl asyncreset_ctrl_X6_Y4_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y4_INV ));
defparam asyncreset_ctrl_X6_Y4_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X6_Y4_N0.coord_x = 6;
defparam asyncreset_ctrl_X6_Y4_N0.coord_y = 4;
defparam asyncreset_ctrl_X6_Y4_N0.coord_z = 0;
// Location: CLKENCTRL_X6_Y4_N1
alta_clkenctrl clken_ctrl_X6_Y4_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|Mux36~1_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X6_Y4_INV_SIG ));
defparam clken_ctrl_X6_Y4_N1.ClkMux = 2'b11;
defparam clken_ctrl_X6_Y4_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X6_Y4_N1.coord_x = 6;
defparam clken_ctrl_X6_Y4_N1.coord_y = 4;
defparam clken_ctrl_X6_Y4_N1.coord_z = 1;
// Location: SYNCCTRL_X6_Y4_N0
alta_syncctrl syncreset_ctrl_X6_Y4(.Din(), .Dout(SyncReset_X6_Y4_GND));
defparam syncreset_ctrl_X6_Y4.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X6_Y4.coord_x = 6;
defparam syncreset_ctrl_X6_Y4.coord_y = 4;
defparam syncreset_ctrl_X6_Y4.coord_z = 0;
// Location: SYNCCTRL_X6_Y4_N1
alta_syncctrl syncload_ctrl_X6_Y4(.Din(), .Dout(SyncLoad_X6_Y4_VCC));
defparam syncload_ctrl_X6_Y4.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X6_Y4.coord_x = 6;
defparam syncload_ctrl_X6_Y4.coord_y = 4;
defparam syncload_ctrl_X6_Y4.coord_z = 1;
// Location: FF_X6_Y5_N4
// alta_lcell_ff \top|RAM|memory[6][4] (
// Location: LCCOMB_X6_Y5_N4
// alta_lcell_comb \top|RAM|memory[6][4]~feeder (
alta_slice \top|RAM|memory[6][4] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[4]~21_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[6][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~3_combout_X6_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[6][4]~feeder_combout ),
	.Cout(),
	.Q(\top|RAM|memory[6][4]~q ));
defparam \top|RAM|memory[6][4] .mask = 16'hFF00;
defparam \top|RAM|memory[6][4] .mode = "logic";
defparam \top|RAM|memory[6][4] .modeMux = 1'b0;
defparam \top|RAM|memory[6][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[6][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[6][4] .BypassEn = 1'b0;
defparam \top|RAM|memory[6][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[6][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[6][4] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[6][4] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[6][4] .coord_x = 6;
defparam \top|RAM|memory[6][4] .coord_y = 5;
defparam \top|RAM|memory[6][4] .coord_z = 2;
// Location: CLKENCTRL_X6_Y5_N0
alta_clkenctrl clken_ctrl_X6_Y5_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~3_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~3_combout_X6_Y5_SIG_SIG ));
defparam clken_ctrl_X6_Y5_N0.ClkMux = 2'b10;
defparam clken_ctrl_X6_Y5_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X6_Y5_N0.coord_x = 6;
defparam clken_ctrl_X6_Y5_N0.coord_y = 5;
defparam clken_ctrl_X6_Y5_N0.coord_z = 0;
// Location: ASYNCCTRL_X6_Y5_N0
alta_asyncctrl asyncreset_ctrl_X6_Y5_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y5_INV ));
defparam asyncreset_ctrl_X6_Y5_N0.AsyncCtrlMux = 2'b11;
defparam asyncreset_ctrl_X6_Y5_N0.coord_x = 6;
defparam asyncreset_ctrl_X6_Y5_N0.coord_y = 5;
defparam asyncreset_ctrl_X6_Y5_N0.coord_z = 0;
// Location: FF_X6_Y6_N14
// alta_lcell_ff \top|RAM|memory[9][4] (
// Location: LCCOMB_X6_Y6_N14
// alta_lcell_comb \top|RAM|memory[9][4]~feeder (
alta_slice \top|RAM|memory[9][4] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[4]~21_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[9][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~15_combout_X6_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[9][4]~feeder_combout ),
	.Cout(),
	.Q(\top|RAM|memory[9][4]~q ));
defparam \top|RAM|memory[9][4] .mask = 16'hFF00;
defparam \top|RAM|memory[9][4] .mode = "logic";
defparam \top|RAM|memory[9][4] .modeMux = 1'b0;
defparam \top|RAM|memory[9][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[9][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[9][4] .BypassEn = 1'b0;
defparam \top|RAM|memory[9][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[9][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[9][4] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[9][4] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[9][4] .coord_x = 6;
defparam \top|RAM|memory[9][4] .coord_y = 6;
defparam \top|RAM|memory[9][4] .coord_z = 7;
// Location: LCCOMB_X6_Y6_N8
// alta_lcell_comb \top|RAM|Mux3~7 (
// Location: FF_X6_Y6_N8
// alta_lcell_ff \top|RAM|memory[7][4] (
alta_slice \top|RAM|memory[7][4] (
	.A(\top|MAR|mar_add_4 [2]),
	.B(\top|RAM|memory[3][4]~q ),
	.C(\top|regA|a_bus[4]~21_combout ),
	.D(\top|MAR|mar_add_4 [3]),
	.Cin(),
	.Qin(\top|RAM|memory[7][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~7_combout_X6_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y6_INV ),
	.SyncReset(SyncReset_X6_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X6_Y6_VCC),
	.LutOut(\top|RAM|Mux3~7_combout ),
	.Cout(),
	.Q(\top|RAM|memory[7][4]~q ));
defparam \top|RAM|memory[7][4] .mask = 16'hAAE4;
defparam \top|RAM|memory[7][4] .mode = "logic";
defparam \top|RAM|memory[7][4] .modeMux = 1'b0;
defparam \top|RAM|memory[7][4] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[7][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[7][4] .BypassEn = 1'b1;
defparam \top|RAM|memory[7][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[7][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[7][4] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[7][4] .SyncLoadMux = 2'b01;

defparam \top|RAM|memory[7][4] .coord_x = 6;
defparam \top|RAM|memory[7][4] .coord_y = 6;
defparam \top|RAM|memory[7][4] .coord_z = 4;
// Location: CLKENCTRL_X6_Y6_N0
alta_clkenctrl clken_ctrl_X6_Y6_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~15_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~15_combout_X6_Y6_SIG_SIG ));
defparam clken_ctrl_X6_Y6_N0.ClkMux = 2'b10;
defparam clken_ctrl_X6_Y6_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X6_Y6_N0.coord_x = 6;
defparam clken_ctrl_X6_Y6_N0.coord_y = 6;
defparam clken_ctrl_X6_Y6_N0.coord_z = 0;
// Location: ASYNCCTRL_X6_Y6_N0
alta_asyncctrl asyncreset_ctrl_X6_Y6_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X6_Y6_INV ));
defparam asyncreset_ctrl_X6_Y6_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X6_Y6_N0.coord_x = 6;
defparam asyncreset_ctrl_X6_Y6_N0.coord_y = 6;
defparam asyncreset_ctrl_X6_Y6_N0.coord_z = 0;
// Location: CLKENCTRL_X6_Y6_N1
alta_clkenctrl clken_ctrl_X6_Y6_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~7_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~7_combout_X6_Y6_SIG_SIG ));
defparam clken_ctrl_X6_Y6_N1.ClkMux = 2'b10;
defparam clken_ctrl_X6_Y6_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X6_Y6_N1.coord_x = 6;
defparam clken_ctrl_X6_Y6_N1.coord_y = 6;
defparam clken_ctrl_X6_Y6_N1.coord_z = 1;
// Location: SYNCCTRL_X6_Y6_N0
alta_syncctrl syncreset_ctrl_X6_Y6(.Din(), .Dout(SyncReset_X6_Y6_GND));
defparam syncreset_ctrl_X6_Y6.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X6_Y6.coord_x = 6;
defparam syncreset_ctrl_X6_Y6.coord_y = 6;
defparam syncreset_ctrl_X6_Y6.coord_z = 0;
// Location: SYNCCTRL_X6_Y6_N1
alta_syncctrl syncload_ctrl_X6_Y6(.Din(), .Dout(SyncLoad_X6_Y6_VCC));
defparam syncload_ctrl_X6_Y6.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X6_Y6.coord_x = 6;
defparam syncload_ctrl_X6_Y6.coord_y = 6;
defparam syncload_ctrl_X6_Y6.coord_z = 1;
// Location: LCCOMB_X7_Y2_N16
// alta_lcell_comb \top|regA|a_bus[2]~13 (
alta_slice \top|regA|a_bus[2]~13 (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[2]~12_combout ),
	.C(\top|regA|a_bus[2]~10_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[3]~6_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[2]~13_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[2]~13 .mask = 16'hC040;
defparam \top|regA|a_bus[2]~13 .mode = "logic";
defparam \top|regA|a_bus[2]~13 .modeMux = 1'b0;
defparam \top|regA|a_bus[2]~13 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[2]~13 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[2]~13 .BypassEn = 1'b0;
defparam \top|regA|a_bus[2]~13 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[2]~13 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~13 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[2]~13 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[2]~13 .coord_x = 7;
defparam \top|regA|a_bus[2]~13 .coord_y = 2;
defparam \top|regA|a_bus[2]~13 .coord_z = 8;
// Location: FF_X7_Y2_N18
// alta_lcell_ff \top|RAM|memory[1][3] (
// Location: LCCOMB_X7_Y2_N18
// alta_lcell_comb \top|RAM|memory[1][3]~17 (
alta_slice \top|RAM|memory[1][3] (
	.A(vcc),
	.B(\top|CU|cu_co~q ),
	.C(\top|regA|a_bus[0]~5_combout ),
	.D(\top|regA|a_bus[3]~18_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[1][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~21_combout_X7_Y2_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y2_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[1][3]~17_combout ),
	.Cout(),
	.Q(\top|RAM|memory[1][3]~q ));
defparam \top|RAM|memory[1][3] .mask = 16'h00FC;
defparam \top|RAM|memory[1][3] .mode = "logic";
defparam \top|RAM|memory[1][3] .modeMux = 1'b0;
defparam \top|RAM|memory[1][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[1][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[1][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[1][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[1][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[1][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[1][3] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[1][3] .coord_x = 7;
defparam \top|RAM|memory[1][3] .coord_y = 2;
defparam \top|RAM|memory[1][3] .coord_z = 9;
// Location: FF_X7_Y2_N24
// alta_lcell_ff \top|RAM|memory[1][2] (
// Location: LCCOMB_X7_Y2_N24
// alta_lcell_comb \top|RAM|memory[1][2]~12 (
alta_slice \top|RAM|memory[1][2] (
	.A(vcc),
	.B(\top|CU|cu_co~q ),
	.C(\top|regA|a_bus[0]~5_combout ),
	.D(\top|regA|a_bus[2]~13_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[1][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~21_combout_X7_Y2_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y2_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[1][2]~12_combout ),
	.Cout(),
	.Q(\top|RAM|memory[1][2]~q ));
defparam \top|RAM|memory[1][2] .mask = 16'h00FC;
defparam \top|RAM|memory[1][2] .mode = "logic";
defparam \top|RAM|memory[1][2] .modeMux = 1'b0;
defparam \top|RAM|memory[1][2] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[1][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[1][2] .BypassEn = 1'b0;
defparam \top|RAM|memory[1][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[1][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[1][2] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[1][2] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[1][2] .coord_x = 7;
defparam \top|RAM|memory[1][2] .coord_y = 2;
defparam \top|RAM|memory[1][2] .coord_z = 12;
// Location: FF_X7_Y2_N26
// alta_lcell_ff \top|RAM|memory[2][3] (
// Location: LCCOMB_X7_Y2_N26
// alta_lcell_comb \top|RAM|memory[2][3]~16 (
alta_slice \top|RAM|memory[2][3] (
	.A(vcc),
	.B(\top|CU|cu_co~q ),
	.C(\top|regA|a_bus[0]~5_combout ),
	.D(\top|regA|a_bus[3]~18_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[2][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~20_combout_X7_Y2_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y2_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[2][3]~16_combout ),
	.Cout(),
	.Q(\top|RAM|memory[2][3]~q ));
defparam \top|RAM|memory[2][3] .mask = 16'h00FC;
defparam \top|RAM|memory[2][3] .mode = "logic";
defparam \top|RAM|memory[2][3] .modeMux = 1'b0;
defparam \top|RAM|memory[2][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[2][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[2][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[2][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[2][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[2][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[2][3] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[2][3] .coord_x = 7;
defparam \top|RAM|memory[2][3] .coord_y = 2;
defparam \top|RAM|memory[2][3] .coord_z = 13;
// Location: LCCOMB_X7_Y2_N28
// alta_lcell_comb \top|regA|a_bus[3]~18 (
alta_slice \top|regA|a_bus[3]~18 (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[3]~17_combout ),
	.C(\top|regA|a_bus[3]~15_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~18_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[3]~18 .mask = 16'hC040;
defparam \top|regA|a_bus[3]~18 .mode = "logic";
defparam \top|regA|a_bus[3]~18 .modeMux = 1'b0;
defparam \top|regA|a_bus[3]~18 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[3]~18 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[3]~18 .BypassEn = 1'b0;
defparam \top|regA|a_bus[3]~18 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[3]~18 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~18 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~18 .SyncLoadMux = 2'bxx;

defparam \top|regA|a_bus[3]~18 .coord_x = 7;
defparam \top|regA|a_bus[3]~18 .coord_y = 2;
defparam \top|regA|a_bus[3]~18 .coord_z = 14;
// Location: CLKENCTRL_X7_Y2_N0
alta_clkenctrl clken_ctrl_X7_Y2_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~21_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~21_combout_X7_Y2_SIG_SIG ));
defparam clken_ctrl_X7_Y2_N0.ClkMux = 2'b10;
defparam clken_ctrl_X7_Y2_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X7_Y2_N0.coord_x = 7;
defparam clken_ctrl_X7_Y2_N0.coord_y = 2;
defparam clken_ctrl_X7_Y2_N0.coord_z = 0;
// Location: ASYNCCTRL_X7_Y2_N0
alta_asyncctrl asyncreset_ctrl_X7_Y2_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y2_INV ));
defparam asyncreset_ctrl_X7_Y2_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X7_Y2_N0.coord_x = 7;
defparam asyncreset_ctrl_X7_Y2_N0.coord_y = 2;
defparam asyncreset_ctrl_X7_Y2_N0.coord_z = 0;
// Location: CLKENCTRL_X7_Y2_N1
alta_clkenctrl clken_ctrl_X7_Y2_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~20_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~20_combout_X7_Y2_SIG_SIG ));
defparam clken_ctrl_X7_Y2_N1.ClkMux = 2'b10;
defparam clken_ctrl_X7_Y2_N1.ClkEnMux = 2'b10;
defparam clken_ctrl_X7_Y2_N1.coord_x = 7;
defparam clken_ctrl_X7_Y2_N1.coord_y = 2;
defparam clken_ctrl_X7_Y2_N1.coord_z = 1;
// Location: LCCOMB_X7_Y3_N0
// alta_lcell_comb \top|CU|Mux28~4 (
// Location: FF_X7_Y3_N0
// alta_lcell_ff \top|CU|cu_ro (
alta_slice \top|CU|cu_ro (
	.A(\top|CU|Mux28~2_combout ),
	.B(\top|CU|Mux28~5_combout ),
	.C(\top|IR|ir_bus_s [7]),
	.D(\top|CU|Mux28~3_combout ),
	.Cin(),
	.Qin(\top|CU|cu_ro~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X7_Y3_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux28~4_combout ),
	.Cout(),
	.Q(\top|CU|cu_ro~q ));
defparam \top|CU|cu_ro .mask = 16'h042A;
defparam \top|CU|cu_ro .mode = "logic";
defparam \top|CU|cu_ro .modeMux = 1'b0;
defparam \top|CU|cu_ro .FeedbackMux = 1'b0;
defparam \top|CU|cu_ro .ShiftMux = 1'b0;
defparam \top|CU|cu_ro .BypassEn = 1'b0;
defparam \top|CU|cu_ro .CarryEnb = 1'b1;
defparam \top|CU|cu_ro .AsyncResetMux = 2'b11;
defparam \top|CU|cu_ro .SyncResetMux = 2'bxx;
defparam \top|CU|cu_ro .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_ro .coord_x = 7;
defparam \top|CU|cu_ro .coord_y = 3;
defparam \top|CU|cu_ro .coord_z = 0;
// Location: LCCOMB_X7_Y3_N10
// alta_lcell_comb \top|CU|Mux29~2 (
alta_slice \top|CU|Mux29~2 (
	.A(\top|CU|Mux36~0_combout ),
	.B(\top|CU|cnt [1]),
	.C(\top|CU|cnt [2]),
	.D(\top|CU|cnt [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux29~2_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux29~2 .mask = 16'h5044;
defparam \top|CU|Mux29~2 .mode = "logic";
defparam \top|CU|Mux29~2 .modeMux = 1'b0;
defparam \top|CU|Mux29~2 .FeedbackMux = 1'b0;
defparam \top|CU|Mux29~2 .ShiftMux = 1'b0;
defparam \top|CU|Mux29~2 .BypassEn = 1'b0;
defparam \top|CU|Mux29~2 .CarryEnb = 1'b1;
defparam \top|CU|Mux29~2 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux29~2 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux29~2 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux29~2 .coord_x = 7;
defparam \top|CU|Mux29~2 .coord_y = 3;
defparam \top|CU|Mux29~2 .coord_z = 5;
// Location: LCCOMB_X7_Y3_N12
// alta_lcell_comb \top|CU|Mux28~2 (
alta_slice \top|CU|Mux28~2 (
	.A(\top|CU|cnt [0]),
	.B(\top|CU|cnt [2]),
	.C(\top|CU|cnt [1]),
	.D(\top|CU|cu_ro~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux28~2_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux28~2 .mask = 16'hCA02;
defparam \top|CU|Mux28~2 .mode = "logic";
defparam \top|CU|Mux28~2 .modeMux = 1'b0;
defparam \top|CU|Mux28~2 .FeedbackMux = 1'b0;
defparam \top|CU|Mux28~2 .ShiftMux = 1'b0;
defparam \top|CU|Mux28~2 .BypassEn = 1'b0;
defparam \top|CU|Mux28~2 .CarryEnb = 1'b1;
defparam \top|CU|Mux28~2 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux28~2 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux28~2 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux28~2 .coord_x = 7;
defparam \top|CU|Mux28~2 .coord_y = 3;
defparam \top|CU|Mux28~2 .coord_z = 6;
// Location: FF_X7_Y3_N14
// alta_lcell_ff \top|RAM|memory[3][7] (
// Location: LCCOMB_X7_Y3_N14
// alta_lcell_comb \top|RAM|memory[3][7]~33 (
alta_slice \top|RAM|memory[3][7] (
	.A(\top|regA|a_bus[7]~34_combout ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[7]~30_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[3][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X7_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[3][7]~33_combout ),
	.Cout(),
	.Q(\top|RAM|memory[3][7]~q ));
defparam \top|RAM|memory[3][7] .mask = 16'h5FDF;
defparam \top|RAM|memory[3][7] .mode = "logic";
defparam \top|RAM|memory[3][7] .modeMux = 1'b0;
defparam \top|RAM|memory[3][7] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[3][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[3][7] .BypassEn = 1'b0;
defparam \top|RAM|memory[3][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[3][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[3][7] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[3][7] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[3][7] .coord_x = 7;
defparam \top|RAM|memory[3][7] .coord_y = 3;
defparam \top|RAM|memory[3][7] .coord_z = 7;
// Location: LCCOMB_X7_Y3_N16
// alta_lcell_comb \top|CU|Mux29~3 (
alta_slice \top|CU|Mux29~3 (
	.A(\top|flagA|f0~q ),
	.B(\top|CU|cnt [2]),
	.C(\top|CU|cu_io~q ),
	.D(\top|CU|Mux29~2_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux29~3_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux29~3 .mask = 16'hE200;
defparam \top|CU|Mux29~3 .mode = "logic";
defparam \top|CU|Mux29~3 .modeMux = 1'b0;
defparam \top|CU|Mux29~3 .FeedbackMux = 1'b0;
defparam \top|CU|Mux29~3 .ShiftMux = 1'b0;
defparam \top|CU|Mux29~3 .BypassEn = 1'b0;
defparam \top|CU|Mux29~3 .CarryEnb = 1'b1;
defparam \top|CU|Mux29~3 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux29~3 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux29~3 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux29~3 .coord_x = 7;
defparam \top|CU|Mux29~3 .coord_y = 3;
defparam \top|CU|Mux29~3 .coord_z = 8;
// Location: LCCOMB_X7_Y3_N18
// alta_lcell_comb \top|CU|Mux28~3 (
alta_slice \top|CU|Mux28~3 (
	.A(\top|CU|cnt [0]),
	.B(\top|CU|cnt [1]),
	.C(\top|CU|cnt [2]),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux28~3_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux28~3 .mask = 16'h0808;
defparam \top|CU|Mux28~3 .mode = "logic";
defparam \top|CU|Mux28~3 .modeMux = 1'b0;
defparam \top|CU|Mux28~3 .FeedbackMux = 1'b0;
defparam \top|CU|Mux28~3 .ShiftMux = 1'b0;
defparam \top|CU|Mux28~3 .BypassEn = 1'b0;
defparam \top|CU|Mux28~3 .CarryEnb = 1'b1;
defparam \top|CU|Mux28~3 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux28~3 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux28~3 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux28~3 .coord_x = 7;
defparam \top|CU|Mux28~3 .coord_y = 3;
defparam \top|CU|Mux28~3 .coord_z = 9;
// Location: LCCOMB_X7_Y3_N2
// alta_lcell_comb \top|CU|cu_j~0 (
alta_slice \top|CU|cu_j~0 (
	.A(\top|CU|cu_j~q ),
	.B(\top|CU|cnt [2]),
	.C(\top|CU|cnt [1]),
	.D(\top|CU|cnt [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|cu_j~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|cu_j~0 .mask = 16'h8880;
defparam \top|CU|cu_j~0 .mode = "logic";
defparam \top|CU|cu_j~0 .modeMux = 1'b0;
defparam \top|CU|cu_j~0 .FeedbackMux = 1'b0;
defparam \top|CU|cu_j~0 .ShiftMux = 1'b0;
defparam \top|CU|cu_j~0 .BypassEn = 1'b0;
defparam \top|CU|cu_j~0 .CarryEnb = 1'b1;
defparam \top|CU|cu_j~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|cu_j~0 .SyncResetMux = 2'bxx;
defparam \top|CU|cu_j~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_j~0 .coord_x = 7;
defparam \top|CU|cu_j~0 .coord_y = 3;
defparam \top|CU|cu_j~0 .coord_z = 1;
// Location: LCCOMB_X7_Y3_N20
// alta_lcell_comb \top|CU|Mux39~0 (
alta_slice \top|CU|Mux39~0 (
	.A(\top|flagA|f0~q ),
	.B(\top|CU|cnt [2]),
	.C(\top|CU|cu_j~q ),
	.D(\top|CU|Mux29~2_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux39~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux39~0 .mask = 16'hE200;
defparam \top|CU|Mux39~0 .mode = "logic";
defparam \top|CU|Mux39~0 .modeMux = 1'b0;
defparam \top|CU|Mux39~0 .FeedbackMux = 1'b0;
defparam \top|CU|Mux39~0 .ShiftMux = 1'b0;
defparam \top|CU|Mux39~0 .BypassEn = 1'b0;
defparam \top|CU|Mux39~0 .CarryEnb = 1'b1;
defparam \top|CU|Mux39~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux39~0 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux39~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux39~0 .coord_x = 7;
defparam \top|CU|Mux39~0 .coord_y = 3;
defparam \top|CU|Mux39~0 .coord_z = 10;
// Location: LCCOMB_X7_Y3_N22
// alta_lcell_comb \top|CU|Mux39~3 (
alta_slice \top|CU|Mux39~3 (
	.A(vcc),
	.B(\top|CU|cu_j~0_combout ),
	.C(vcc),
	.D(\top|IR|ir_bus_s [5]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux39~3_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux39~3 .mask = 16'hCC00;
defparam \top|CU|Mux39~3 .mode = "logic";
defparam \top|CU|Mux39~3 .modeMux = 1'b0;
defparam \top|CU|Mux39~3 .FeedbackMux = 1'b0;
defparam \top|CU|Mux39~3 .ShiftMux = 1'b0;
defparam \top|CU|Mux39~3 .BypassEn = 1'b0;
defparam \top|CU|Mux39~3 .CarryEnb = 1'b1;
defparam \top|CU|Mux39~3 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux39~3 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux39~3 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux39~3 .coord_x = 7;
defparam \top|CU|Mux39~3 .coord_y = 3;
defparam \top|CU|Mux39~3 .coord_z = 11;
// Location: LCCOMB_X7_Y3_N24
// alta_lcell_comb \top|CU|Mux24~0 (
alta_slice \top|CU|Mux24~0 (
	.A(\top|CU|cnt [0]),
	.B(\top|CU|cnt [2]),
	.C(\top|CU|cnt [1]),
	.D(\top|CU|cu_co~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux24~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux24~0 .mask = 16'hC901;
defparam \top|CU|Mux24~0 .mode = "logic";
defparam \top|CU|Mux24~0 .modeMux = 1'b0;
defparam \top|CU|Mux24~0 .FeedbackMux = 1'b0;
defparam \top|CU|Mux24~0 .ShiftMux = 1'b0;
defparam \top|CU|Mux24~0 .BypassEn = 1'b0;
defparam \top|CU|Mux24~0 .CarryEnb = 1'b1;
defparam \top|CU|Mux24~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux24~0 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux24~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux24~0 .coord_x = 7;
defparam \top|CU|Mux24~0 .coord_y = 3;
defparam \top|CU|Mux24~0 .coord_z = 12;
// Location: LCCOMB_X7_Y3_N26
// alta_lcell_comb \top|CU|Mux36~0 (
alta_slice \top|CU|Mux36~0 (
	.A(vcc),
	.B(vcc),
	.C(\top|IR|ir_bus_s [4]),
	.D(\top|IR|ir_bus_s [5]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux36~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux36~0 .mask = 16'hFFF0;
defparam \top|CU|Mux36~0 .mode = "logic";
defparam \top|CU|Mux36~0 .modeMux = 1'b0;
defparam \top|CU|Mux36~0 .FeedbackMux = 1'b0;
defparam \top|CU|Mux36~0 .ShiftMux = 1'b0;
defparam \top|CU|Mux36~0 .BypassEn = 1'b0;
defparam \top|CU|Mux36~0 .CarryEnb = 1'b1;
defparam \top|CU|Mux36~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux36~0 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux36~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux36~0 .coord_x = 7;
defparam \top|CU|Mux36~0 .coord_y = 3;
defparam \top|CU|Mux36~0 .coord_z = 13;
// Location: LCCOMB_X7_Y3_N28
// alta_lcell_comb \top|CU|Mux28~5 (
alta_slice \top|CU|Mux28~5 (
	.A(\top|IR|ir_bus_s [4]),
	.B(\top|IR|ir_bus_s [7]),
	.C(\top|IR|ir_bus_s [6]),
	.D(\top|IR|ir_bus_s [5]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux28~5_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux28~5 .mask = 16'h0FCA;
defparam \top|CU|Mux28~5 .mode = "logic";
defparam \top|CU|Mux28~5 .modeMux = 1'b0;
defparam \top|CU|Mux28~5 .FeedbackMux = 1'b0;
defparam \top|CU|Mux28~5 .ShiftMux = 1'b0;
defparam \top|CU|Mux28~5 .BypassEn = 1'b0;
defparam \top|CU|Mux28~5 .CarryEnb = 1'b1;
defparam \top|CU|Mux28~5 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux28~5 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux28~5 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux28~5 .coord_x = 7;
defparam \top|CU|Mux28~5 .coord_y = 3;
defparam \top|CU|Mux28~5 .coord_z = 14;
// Location: LCCOMB_X7_Y3_N30
// alta_lcell_comb \top|CU|Mux39~4 (
// Location: FF_X7_Y3_N30
// alta_lcell_ff \top|CU|cu_j (
alta_slice \top|CU|cu_j (
	.A(\top|CU|Mux39~3_combout ),
	.B(\top|IR|ir_bus_s [7]),
	.C(\top|CU|Mux39~2_combout ),
	.D(\top|CU|Mux39~0_combout ),
	.Cin(),
	.Qin(\top|CU|cu_j~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X7_Y3_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux39~4_combout ),
	.Cout(),
	.Q(\top|CU|cu_j~q ));
defparam \top|CU|cu_j .mask = 16'hBCB0;
defparam \top|CU|cu_j .mode = "logic";
defparam \top|CU|cu_j .modeMux = 1'b0;
defparam \top|CU|cu_j .FeedbackMux = 1'b0;
defparam \top|CU|cu_j .ShiftMux = 1'b0;
defparam \top|CU|cu_j .BypassEn = 1'b0;
defparam \top|CU|cu_j .CarryEnb = 1'b1;
defparam \top|CU|cu_j .AsyncResetMux = 2'b11;
defparam \top|CU|cu_j .SyncResetMux = 2'bxx;
defparam \top|CU|cu_j .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_j .coord_x = 7;
defparam \top|CU|cu_j .coord_y = 3;
defparam \top|CU|cu_j .coord_z = 15;
// Location: LCCOMB_X7_Y3_N4
// alta_lcell_comb \top|CU|Mux39~2 (
alta_slice \top|CU|Mux39~2 (
	.A(\top|IR|ir_bus_s [6]),
	.B(\top|CU|cu_j~0_combout ),
	.C(\top|IR|ir_bus_s [7]),
	.D(\top|CU|Mux39~1_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux39~2_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux39~2 .mask = 16'hAEAC;
defparam \top|CU|Mux39~2 .mode = "logic";
defparam \top|CU|Mux39~2 .modeMux = 1'b0;
defparam \top|CU|Mux39~2 .FeedbackMux = 1'b0;
defparam \top|CU|Mux39~2 .ShiftMux = 1'b0;
defparam \top|CU|Mux39~2 .BypassEn = 1'b0;
defparam \top|CU|Mux39~2 .CarryEnb = 1'b1;
defparam \top|CU|Mux39~2 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux39~2 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux39~2 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux39~2 .coord_x = 7;
defparam \top|CU|Mux39~2 .coord_y = 3;
defparam \top|CU|Mux39~2 .coord_z = 2;
// Location: LCCOMB_X7_Y3_N6
// alta_lcell_comb \top|CU|Mux34~0 (
alta_slice \top|CU|Mux34~0 (
	.A(\top|CU|Mux36~0_combout ),
	.B(\top|CU|cnt [1]),
	.C(\top|IR|ir_bus_s [6]),
	.D(\top|CU|cnt [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux34~0_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux34~0 .mask = 16'hF5C4;
defparam \top|CU|Mux34~0 .mode = "logic";
defparam \top|CU|Mux34~0 .modeMux = 1'b0;
defparam \top|CU|Mux34~0 .FeedbackMux = 1'b0;
defparam \top|CU|Mux34~0 .ShiftMux = 1'b0;
defparam \top|CU|Mux34~0 .BypassEn = 1'b0;
defparam \top|CU|Mux34~0 .CarryEnb = 1'b1;
defparam \top|CU|Mux34~0 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux34~0 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux34~0 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux34~0 .coord_x = 7;
defparam \top|CU|Mux34~0 .coord_y = 3;
defparam \top|CU|Mux34~0 .coord_z = 3;
// Location: FF_X7_Y3_N8
// alta_lcell_ff \top|RAM|memory[3][5] (
// Location: LCCOMB_X7_Y3_N8
// alta_lcell_comb \top|RAM|memory[3][5]~26 (
alta_slice \top|RAM|memory[3][5] (
	.A(vcc),
	.B(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.C(\top|CU|cu_eo~q ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[3][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X7_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[3][5]~26_combout ),
	.Cout(),
	.Q(\top|RAM|memory[3][5]~q ));
defparam \top|RAM|memory[3][5] .mask = 16'h33F3;
defparam \top|RAM|memory[3][5] .mode = "logic";
defparam \top|RAM|memory[3][5] .modeMux = 1'b0;
defparam \top|RAM|memory[3][5] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[3][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[3][5] .BypassEn = 1'b0;
defparam \top|RAM|memory[3][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[3][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[3][5] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[3][5] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[3][5] .coord_x = 7;
defparam \top|RAM|memory[3][5] .coord_y = 3;
defparam \top|RAM|memory[3][5] .coord_z = 4;
// Location: CLKENCTRL_X7_Y3_N0
alta_clkenctrl clken_ctrl_X7_Y3_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|Mux36~1_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X7_Y3_INV_SIG ));
defparam clken_ctrl_X7_Y3_N0.ClkMux = 2'b11;
defparam clken_ctrl_X7_Y3_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X7_Y3_N0.coord_x = 7;
defparam clken_ctrl_X7_Y3_N0.coord_y = 3;
defparam clken_ctrl_X7_Y3_N0.coord_z = 0;
// Location: ASYNCCTRL_X7_Y3_N0
alta_asyncctrl asyncreset_ctrl_X7_Y3_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y3_INV ));
defparam asyncreset_ctrl_X7_Y3_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X7_Y3_N0.coord_x = 7;
defparam asyncreset_ctrl_X7_Y3_N0.coord_y = 3;
defparam asyncreset_ctrl_X7_Y3_N0.coord_z = 0;
// Location: CLKENCTRL_X7_Y3_N1
alta_clkenctrl clken_ctrl_X7_Y3_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~23_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X7_Y3_SIG_SIG ));
defparam clken_ctrl_X7_Y3_N1.ClkMux = 2'b10;
defparam clken_ctrl_X7_Y3_N1.ClkEnMux = 2'b10;
defparam clken_ctrl_X7_Y3_N1.coord_x = 7;
defparam clken_ctrl_X7_Y3_N1.coord_y = 3;
defparam clken_ctrl_X7_Y3_N1.coord_z = 1;
// Location: LCCOMB_X7_Y4_N0
// alta_lcell_comb \top|CU|Mux34~3 (
alta_slice \top|CU|Mux34~3 (
	.A(\top|CU|cu_su~q ),
	.B(\top|IR|ir_bus_s [6]),
	.C(\top|IR|ir_bus_s [5]),
	.D(\top|IR|ir_bus_s [7]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux34~3_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux34~3 .mask = 16'hA2AA;
defparam \top|CU|Mux34~3 .mode = "logic";
defparam \top|CU|Mux34~3 .modeMux = 1'b0;
defparam \top|CU|Mux34~3 .FeedbackMux = 1'b0;
defparam \top|CU|Mux34~3 .ShiftMux = 1'b0;
defparam \top|CU|Mux34~3 .BypassEn = 1'b0;
defparam \top|CU|Mux34~3 .CarryEnb = 1'b1;
defparam \top|CU|Mux34~3 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux34~3 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux34~3 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux34~3 .coord_x = 7;
defparam \top|CU|Mux34~3 .coord_y = 4;
defparam \top|CU|Mux34~3 .coord_z = 0;
// Location: LCCOMB_X7_Y4_N10
// alta_lcell_comb \top|regA|a_bus[7]~35_Duplicate_70 (
// Location: FF_X7_Y4_N10
// alta_lcell_ff \top|regB|a_reg[7] (
alta_slice \top|regB|a_reg[7] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[7]~34_combout ),
	.C(\top|regA|a_bus[7]~30_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(\top|regB|a_reg [7]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_bi~q_X7_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_Duplicate_71 ),
	.Cout(),
	.Q(\top|regB|a_reg [7]));
defparam \top|regB|a_reg[7] .mask = 16'hC040;
defparam \top|regB|a_reg[7] .mode = "logic";
defparam \top|regB|a_reg[7] .modeMux = 1'b0;
defparam \top|regB|a_reg[7] .FeedbackMux = 1'b0;
defparam \top|regB|a_reg[7] .ShiftMux = 1'b0;
defparam \top|regB|a_reg[7] .BypassEn = 1'b0;
defparam \top|regB|a_reg[7] .CarryEnb = 1'b1;
defparam \top|regB|a_reg[7] .AsyncResetMux = 2'b11;
defparam \top|regB|a_reg[7] .SyncResetMux = 2'bxx;
defparam \top|regB|a_reg[7] .SyncLoadMux = 2'bxx;
defparam \top|regB|a_reg[7] .coord_x = 7;
defparam \top|regB|a_reg[7] .coord_y = 4;
defparam \top|regB|a_reg[7] .coord_z = 5;
// Location: LCCOMB_X7_Y4_N12
// alta_lcell_comb \top|ALU|Add1|auto_generated|_~5 (
alta_slice \top|ALU|Add1|auto_generated|_~5 (
	.A(vcc),
	.B(vcc),
	.C(\top|regB|a_reg [5]),
	.D(\top|CU|cu_su~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|ALU|Add1|auto_generated|_~5_combout ),
	.Cout(),
	.Q());
defparam \top|ALU|Add1|auto_generated|_~5 .mask = 16'h0FF0;
defparam \top|ALU|Add1|auto_generated|_~5 .mode = "logic";
defparam \top|ALU|Add1|auto_generated|_~5 .modeMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~5 .FeedbackMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~5 .ShiftMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~5 .BypassEn = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~5 .CarryEnb = 1'b1;
defparam \top|ALU|Add1|auto_generated|_~5 .AsyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~5 .SyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~5 .SyncLoadMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~5 .coord_x = 7;
defparam \top|ALU|Add1|auto_generated|_~5 .coord_y = 4;
defparam \top|ALU|Add1|auto_generated|_~5 .coord_z = 6;
// Location: LCCOMB_X7_Y4_N14
// alta_lcell_comb \top|ALU|Add1|auto_generated|_~4 (
// Location: FF_X7_Y4_N14
// alta_lcell_ff \top|regB|a_reg[4] (
alta_slice \top|regB|a_reg[4] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[4]~21_combout ),
	.D(\top|CU|cu_su~q ),
	.Cin(),
	.Qin(\top|regB|a_reg [4]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_bi~q_X7_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y4_INV ),
	.SyncReset(SyncReset_X7_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X7_Y4_VCC),
	.LutOut(\top|ALU|Add1|auto_generated|_~4_combout ),
	.Cout(),
	.Q(\top|regB|a_reg [4]));
defparam \top|regB|a_reg[4] .mask = 16'h0FF0;
defparam \top|regB|a_reg[4] .mode = "logic";
defparam \top|regB|a_reg[4] .modeMux = 1'b0;
defparam \top|regB|a_reg[4] .FeedbackMux = 1'b1;
defparam \top|regB|a_reg[4] .ShiftMux = 1'b0;
defparam \top|regB|a_reg[4] .BypassEn = 1'b1;
defparam \top|regB|a_reg[4] .CarryEnb = 1'b1;
defparam \top|regB|a_reg[4] .AsyncResetMux = 2'b11;
defparam \top|regB|a_reg[4] .SyncResetMux = 2'b00;
defparam \top|regB|a_reg[4] .SyncLoadMux = 2'b01;
defparam \top|regB|a_reg[4] .coord_x = 7;
defparam \top|regB|a_reg[4] .coord_y = 4;
defparam \top|regB|a_reg[4] .coord_z = 7;
// Location: LCCOMB_X7_Y4_N16
// alta_lcell_comb \top|regA|a_bus[6]~24 (
alta_slice \top|regA|a_bus[6]~24 (
	.A(vcc),
	.B(\top|regA|a_reg [6]),
	.C(vcc),
	.D(\top|CU|cu_ao~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[6]~24_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[6]~24 .mask = 16'hCCFF;
defparam \top|regA|a_bus[6]~24 .mode = "logic";
defparam \top|regA|a_bus[6]~24 .modeMux = 1'b0;
defparam \top|regA|a_bus[6]~24 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[6]~24 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[6]~24 .BypassEn = 1'b0;
defparam \top|regA|a_bus[6]~24 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[6]~24 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[6]~24 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[6]~24 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[6]~24 .coord_x = 7;
defparam \top|regA|a_bus[6]~24 .coord_y = 4;
defparam \top|regA|a_bus[6]~24 .coord_z = 8;
// Location: LCCOMB_X7_Y4_N18
// alta_lcell_comb \top|CU|Mux34~2 (
alta_slice \top|CU|Mux34~2 (
	.A(vcc),
	.B(vcc),
	.C(\top|IR|ir_bus_s [4]),
	.D(\top|IR|ir_bus_s [5]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux34~2_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux34~2 .mask = 16'hF000;
defparam \top|CU|Mux34~2 .mode = "logic";
defparam \top|CU|Mux34~2 .modeMux = 1'b0;
defparam \top|CU|Mux34~2 .FeedbackMux = 1'b0;
defparam \top|CU|Mux34~2 .ShiftMux = 1'b0;
defparam \top|CU|Mux34~2 .BypassEn = 1'b0;
defparam \top|CU|Mux34~2 .CarryEnb = 1'b1;
defparam \top|CU|Mux34~2 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux34~2 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux34~2 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux34~2 .coord_x = 7;
defparam \top|CU|Mux34~2 .coord_y = 4;
defparam \top|CU|Mux34~2 .coord_z = 9;
// Location: LCCOMB_X7_Y4_N2
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate_99 (
// Location: FF_X7_Y4_N2
// alta_lcell_ff \top|regB|a_reg[3] (
alta_slice \top|regB|a_reg[3] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.C(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.D(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.Cin(),
	.Qin(\top|regB|a_reg [3]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_bi~q_X7_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_100 ),
	.Cout(),
	.Q(\top|regB|a_reg [3]));
defparam \top|regB|a_reg[3] .mask = 16'hFDF0;
defparam \top|regB|a_reg[3] .mode = "logic";
defparam \top|regB|a_reg[3] .modeMux = 1'b0;
defparam \top|regB|a_reg[3] .FeedbackMux = 1'b0;
defparam \top|regB|a_reg[3] .ShiftMux = 1'b0;
defparam \top|regB|a_reg[3] .BypassEn = 1'b0;
defparam \top|regB|a_reg[3] .CarryEnb = 1'b1;
defparam \top|regB|a_reg[3] .AsyncResetMux = 2'b11;
defparam \top|regB|a_reg[3] .SyncResetMux = 2'bxx;
defparam \top|regB|a_reg[3] .SyncLoadMux = 2'bxx;
defparam \top|regB|a_reg[3] .coord_x = 7;
defparam \top|regB|a_reg[3] .coord_y = 4;
defparam \top|regB|a_reg[3] .coord_z = 1;
// Location: LCCOMB_X7_Y4_N20
// alta_lcell_comb \top|ALU|Add1|auto_generated|_~2 (
// Location: FF_X7_Y4_N20
// alta_lcell_ff \top|regB|a_reg[2] (
alta_slice \top|regB|a_reg[2] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|CU|cu_su~q ),
	.Cin(),
	.Qin(\top|regB|a_reg [2]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_bi~q_X7_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y4_INV ),
	.SyncReset(SyncReset_X7_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X7_Y4_VCC),
	.LutOut(\top|ALU|Add1|auto_generated|_~2_combout ),
	.Cout(),
	.Q(\top|regB|a_reg [2]));
defparam \top|regB|a_reg[2] .mask = 16'h0FF0;
defparam \top|regB|a_reg[2] .mode = "logic";
defparam \top|regB|a_reg[2] .modeMux = 1'b0;
defparam \top|regB|a_reg[2] .FeedbackMux = 1'b1;
defparam \top|regB|a_reg[2] .ShiftMux = 1'b0;
defparam \top|regB|a_reg[2] .BypassEn = 1'b1;
defparam \top|regB|a_reg[2] .CarryEnb = 1'b1;
defparam \top|regB|a_reg[2] .AsyncResetMux = 2'b11;
defparam \top|regB|a_reg[2] .SyncResetMux = 2'b00;
defparam \top|regB|a_reg[2] .SyncLoadMux = 2'b01;
defparam \top|regB|a_reg[2] .coord_x = 7;
defparam \top|regB|a_reg[2] .coord_y = 4;
defparam \top|regB|a_reg[2] .coord_z = 10;
// Location: LCCOMB_X7_Y4_N22
// alta_lcell_comb \top|ALU|Add1|auto_generated|_~6 (
alta_slice \top|ALU|Add1|auto_generated|_~6 (
	.A(vcc),
	.B(\top|regB|a_reg [6]),
	.C(vcc),
	.D(\top|CU|cu_su~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|ALU|Add1|auto_generated|_~6_combout ),
	.Cout(),
	.Q());
defparam \top|ALU|Add1|auto_generated|_~6 .mask = 16'h33CC;
defparam \top|ALU|Add1|auto_generated|_~6 .mode = "logic";
defparam \top|ALU|Add1|auto_generated|_~6 .modeMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~6 .FeedbackMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~6 .ShiftMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~6 .BypassEn = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~6 .CarryEnb = 1'b1;
defparam \top|ALU|Add1|auto_generated|_~6 .AsyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~6 .SyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~6 .SyncLoadMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~6 .coord_x = 7;
defparam \top|ALU|Add1|auto_generated|_~6 .coord_y = 4;
defparam \top|ALU|Add1|auto_generated|_~6 .coord_z = 11;
// Location: LCCOMB_X7_Y4_N24
// alta_lcell_comb \top|regA|a_bus[6]~29_Duplicate_117 (
// Location: FF_X7_Y4_N24
// alta_lcell_ff \top|regB|a_reg[6] (
alta_slice \top|regB|a_reg[6] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[6]~24_combout ),
	.C(\top|regA|a_bus[6]~28_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[7]~14_combout ),
	.Cin(),
	.Qin(\top|regB|a_reg [6]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_bi~q_X7_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[6]~29_Duplicate_118 ),
	.Cout(),
	.Q(\top|regB|a_reg [6]));
defparam \top|regB|a_reg[6] .mask = 16'hC040;
defparam \top|regB|a_reg[6] .mode = "logic";
defparam \top|regB|a_reg[6] .modeMux = 1'b0;
defparam \top|regB|a_reg[6] .FeedbackMux = 1'b0;
defparam \top|regB|a_reg[6] .ShiftMux = 1'b0;
defparam \top|regB|a_reg[6] .BypassEn = 1'b0;
defparam \top|regB|a_reg[6] .CarryEnb = 1'b1;
defparam \top|regB|a_reg[6] .AsyncResetMux = 2'b11;
defparam \top|regB|a_reg[6] .SyncResetMux = 2'bxx;
defparam \top|regB|a_reg[6] .SyncLoadMux = 2'bxx;
defparam \top|regB|a_reg[6] .coord_x = 7;
defparam \top|regB|a_reg[6] .coord_y = 4;
defparam \top|regB|a_reg[6] .coord_z = 12;
// Location: LCCOMB_X7_Y4_N26
// alta_lcell_comb \top|regA|a_bus[5]~23_Duplicate_103 (
// Location: FF_X7_Y4_N26
// alta_lcell_ff \top|regB|a_reg[5] (
alta_slice \top|regB|a_reg[5] (
	.A(\top|CU|cu_eo~q ),
	.B(vcc),
	.C(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(\top|regB|a_reg [5]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_bi~q_X7_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[5]~23_Duplicate_104 ),
	.Cout(),
	.Q(\top|regB|a_reg [5]));
defparam \top|regB|a_reg[5] .mask = 16'hF050;
defparam \top|regB|a_reg[5] .mode = "logic";
defparam \top|regB|a_reg[5] .modeMux = 1'b0;
defparam \top|regB|a_reg[5] .FeedbackMux = 1'b0;
defparam \top|regB|a_reg[5] .ShiftMux = 1'b0;
defparam \top|regB|a_reg[5] .BypassEn = 1'b0;
defparam \top|regB|a_reg[5] .CarryEnb = 1'b1;
defparam \top|regB|a_reg[5] .AsyncResetMux = 2'b11;
defparam \top|regB|a_reg[5] .SyncResetMux = 2'bxx;
defparam \top|regB|a_reg[5] .SyncLoadMux = 2'bxx;
defparam \top|regB|a_reg[5] .coord_x = 7;
defparam \top|regB|a_reg[5] .coord_y = 4;
defparam \top|regB|a_reg[5] .coord_z = 13;
// Location: LCCOMB_X7_Y4_N28
// alta_lcell_comb \top|ALU|Add1|auto_generated|_~7 (
alta_slice \top|ALU|Add1|auto_generated|_~7 (
	.A(\top|regB|a_reg [7]),
	.B(vcc),
	.C(vcc),
	.D(\top|CU|cu_su~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|ALU|Add1|auto_generated|_~7_combout ),
	.Cout(),
	.Q());
defparam \top|ALU|Add1|auto_generated|_~7 .mask = 16'h55AA;
defparam \top|ALU|Add1|auto_generated|_~7 .mode = "logic";
defparam \top|ALU|Add1|auto_generated|_~7 .modeMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~7 .FeedbackMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~7 .ShiftMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~7 .BypassEn = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~7 .CarryEnb = 1'b1;
defparam \top|ALU|Add1|auto_generated|_~7 .AsyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~7 .SyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~7 .SyncLoadMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~7 .coord_x = 7;
defparam \top|ALU|Add1|auto_generated|_~7 .coord_y = 4;
defparam \top|ALU|Add1|auto_generated|_~7 .coord_z = 14;
// Location: FF_X7_Y4_N30
// alta_lcell_ff \top|IR|ir_bus_s[4] (
// Location: LCCOMB_X7_Y4_N30
// alta_lcell_comb \top|IR|ir_bus_s[4]~feeder (
alta_slice \top|IR|ir_bus_s[4] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[4]~21_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|IR|ir_bus_s [4]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ce~q_X7_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|IR|ir_bus_s[4]~feeder_combout ),
	.Cout(),
	.Q(\top|IR|ir_bus_s [4]));
defparam \top|IR|ir_bus_s[4] .mask = 16'hF0F0;
defparam \top|IR|ir_bus_s[4] .mode = "logic";
defparam \top|IR|ir_bus_s[4] .modeMux = 1'b0;
defparam \top|IR|ir_bus_s[4] .FeedbackMux = 1'b0;
defparam \top|IR|ir_bus_s[4] .ShiftMux = 1'b0;
defparam \top|IR|ir_bus_s[4] .BypassEn = 1'b0;
defparam \top|IR|ir_bus_s[4] .CarryEnb = 1'b1;
defparam \top|IR|ir_bus_s[4] .AsyncResetMux = 2'b11;
defparam \top|IR|ir_bus_s[4] .SyncResetMux = 2'bxx;
defparam \top|IR|ir_bus_s[4] .SyncLoadMux = 2'bxx;
defparam \top|IR|ir_bus_s[4] .coord_x = 7;
defparam \top|IR|ir_bus_s[4] .coord_y = 4;
defparam \top|IR|ir_bus_s[4] .coord_z = 15;
// Location: LCCOMB_X7_Y4_N4
// alta_lcell_comb \top|regA|a_bus[4]~21 (
// Location: FF_X7_Y4_N4
// alta_lcell_ff \top|regB|a_reg[0] (
alta_slice \top|regB|a_reg[0] (
	.A(\top|RAM|Mux3~9_combout ),
	.B(\top|CU|cu_ro~q ),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(\top|regA|a_bus[4]~20_combout ),
	.Cin(),
	.Qin(\top|regB|a_reg [0]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_bi~q_X7_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y4_INV ),
	.SyncReset(SyncReset_X7_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X7_Y4_VCC),
	.LutOut(\top|regA|a_bus[4]~21_combout ),
	.Cout(),
	.Q(\top|regB|a_reg [0]));
defparam \top|regB|a_reg[0] .mask = 16'hBB00;
defparam \top|regB|a_reg[0] .mode = "logic";
defparam \top|regB|a_reg[0] .modeMux = 1'b0;
defparam \top|regB|a_reg[0] .FeedbackMux = 1'b0;
defparam \top|regB|a_reg[0] .ShiftMux = 1'b0;
defparam \top|regB|a_reg[0] .BypassEn = 1'b1;
defparam \top|regB|a_reg[0] .CarryEnb = 1'b1;
defparam \top|regB|a_reg[0] .AsyncResetMux = 2'b11;
defparam \top|regB|a_reg[0] .SyncResetMux = 2'b00;
defparam \top|regB|a_reg[0] .SyncLoadMux = 2'b01;
defparam \top|regB|a_reg[0] .coord_x = 7;
defparam \top|regB|a_reg[0] .coord_y = 4;
defparam \top|regB|a_reg[0] .coord_z = 2;
// Location: LCCOMB_X7_Y4_N6
// alta_lcell_comb \top|ALU|Add1|auto_generated|_~1 (
// Location: FF_X7_Y4_N6
// alta_lcell_ff \top|regB|a_reg[1] (
alta_slice \top|regB|a_reg[1] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|CU|cu_su~q ),
	.Cin(),
	.Qin(\top|regB|a_reg [1]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_bi~q_X7_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y4_INV ),
	.SyncReset(SyncReset_X7_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X7_Y4_VCC),
	.LutOut(\top|ALU|Add1|auto_generated|_~1_combout ),
	.Cout(),
	.Q(\top|regB|a_reg [1]));
defparam \top|regB|a_reg[1] .mask = 16'h0FF0;
defparam \top|regB|a_reg[1] .mode = "logic";
defparam \top|regB|a_reg[1] .modeMux = 1'b0;
defparam \top|regB|a_reg[1] .FeedbackMux = 1'b1;
defparam \top|regB|a_reg[1] .ShiftMux = 1'b0;
defparam \top|regB|a_reg[1] .BypassEn = 1'b1;
defparam \top|regB|a_reg[1] .CarryEnb = 1'b1;
defparam \top|regB|a_reg[1] .AsyncResetMux = 2'b11;
defparam \top|regB|a_reg[1] .SyncResetMux = 2'b00;
defparam \top|regB|a_reg[1] .SyncLoadMux = 2'b01;
defparam \top|regB|a_reg[1] .coord_x = 7;
defparam \top|regB|a_reg[1] .coord_y = 4;
defparam \top|regB|a_reg[1] .coord_z = 3;
// Location: LCCOMB_X7_Y4_N8
// alta_lcell_comb \top|CU|Mux34~1 (
alta_slice \top|CU|Mux34~1 (
	.A(vcc),
	.B(vcc),
	.C(\top|IR|ir_bus_s [6]),
	.D(\top|IR|ir_bus_s [7]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux34~1_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux34~1 .mask = 16'hFFF0;
defparam \top|CU|Mux34~1 .mode = "logic";
defparam \top|CU|Mux34~1 .modeMux = 1'b0;
defparam \top|CU|Mux34~1 .FeedbackMux = 1'b0;
defparam \top|CU|Mux34~1 .ShiftMux = 1'b0;
defparam \top|CU|Mux34~1 .BypassEn = 1'b0;
defparam \top|CU|Mux34~1 .CarryEnb = 1'b1;
defparam \top|CU|Mux34~1 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux34~1 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux34~1 .SyncLoadMux = 2'bxx;

defparam \top|CU|Mux34~1 .coord_x = 7;
defparam \top|CU|Mux34~1 .coord_y = 4;
defparam \top|CU|Mux34~1 .coord_z = 4;
// Location: CLKENCTRL_X7_Y4_N0
alta_clkenctrl clken_ctrl_X7_Y4_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|cu_bi~q ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_bi~q_X7_Y4_SIG_SIG ));
defparam clken_ctrl_X7_Y4_N0.ClkMux = 2'b10;
defparam clken_ctrl_X7_Y4_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X7_Y4_N0.coord_x = 7;
defparam clken_ctrl_X7_Y4_N0.coord_y = 4;
defparam clken_ctrl_X7_Y4_N0.coord_z = 0;
// Location: ASYNCCTRL_X7_Y4_N0
alta_asyncctrl asyncreset_ctrl_X7_Y4_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y4_INV ));
defparam asyncreset_ctrl_X7_Y4_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X7_Y4_N0.coord_x = 7;
defparam asyncreset_ctrl_X7_Y4_N0.coord_y = 4;
defparam asyncreset_ctrl_X7_Y4_N0.coord_z = 0;
// Location: CLKENCTRL_X7_Y4_N1
alta_clkenctrl clken_ctrl_X7_Y4_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|cu_ce~q ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ce~q_X7_Y4_SIG_SIG ));
defparam clken_ctrl_X7_Y4_N1.ClkMux = 2'b10;
defparam clken_ctrl_X7_Y4_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X7_Y4_N1.coord_x = 7;
defparam clken_ctrl_X7_Y4_N1.coord_y = 4;
defparam clken_ctrl_X7_Y4_N1.coord_z = 1;
// Location: SYNCCTRL_X7_Y4_N0
alta_syncctrl syncreset_ctrl_X7_Y4(.Din(), .Dout(SyncReset_X7_Y4_GND));
defparam syncreset_ctrl_X7_Y4.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X7_Y4.coord_x = 7;
defparam syncreset_ctrl_X7_Y4.coord_y = 4;
defparam syncreset_ctrl_X7_Y4.coord_z = 0;
// Location: SYNCCTRL_X7_Y4_N1
alta_syncctrl syncload_ctrl_X7_Y4(.Din(), .Dout(SyncLoad_X7_Y4_VCC));
defparam syncload_ctrl_X7_Y4.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X7_Y4.coord_x = 7;
defparam syncload_ctrl_X7_Y4.coord_y = 4;
defparam syncload_ctrl_X7_Y4.coord_z = 1;
// Location: FF_X7_Y5_N20
// alta_lcell_ff \top|RAM|memory[4][4] (
// Location: LCCOMB_X7_Y5_N20
// alta_lcell_comb \top|RAM|memory[4][4]~20 (
alta_slice \top|RAM|memory[4][4] (
	.A(\top|CU|cu_ro~q ),
	.B(\top|RAM|Mux3~9_combout ),
	.C(\top|regA|a_bus[4]~20_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[4][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~5_combout_X7_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[4][4]~20_combout ),
	.Cout(),
	.Q(\top|RAM|memory[4][4]~q ));
defparam \top|RAM|memory[4][4] .mask = 16'h2F2F;
defparam \top|RAM|memory[4][4] .mode = "logic";
defparam \top|RAM|memory[4][4] .modeMux = 1'b0;
defparam \top|RAM|memory[4][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[4][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[4][4] .BypassEn = 1'b0;
defparam \top|RAM|memory[4][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[4][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[4][4] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[4][4] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[4][4] .coord_x = 7;
defparam \top|RAM|memory[4][4] .coord_y = 5;
defparam \top|RAM|memory[4][4] .coord_z = 10;
// Location: LCCOMB_X7_Y5_N24
// alta_lcell_comb \top|regA|a_bus[4]~21_Duplicate_72 (
// Location: FF_X7_Y5_N24
// alta_lcell_ff \top|regA|a_reg[4] (
alta_slice \top|regA|a_reg[4] (
	.A(\top|CU|cu_ro~q ),
	.B(\top|RAM|Mux3~9_combout ),
	.C(\top|regA|a_bus[4]~20_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|regA|a_reg [4]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ai~q_X7_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[4]~21_Duplicate_73 ),
	.Cout(),
	.Q(\top|regA|a_reg [4]));
defparam \top|regA|a_reg[4] .mask = 16'hD0D0;
defparam \top|regA|a_reg[4] .mode = "logic";
defparam \top|regA|a_reg[4] .modeMux = 1'b0;
defparam \top|regA|a_reg[4] .FeedbackMux = 1'b0;
defparam \top|regA|a_reg[4] .ShiftMux = 1'b0;
defparam \top|regA|a_reg[4] .BypassEn = 1'b0;
defparam \top|regA|a_reg[4] .CarryEnb = 1'b1;
defparam \top|regA|a_reg[4] .AsyncResetMux = 2'b11;
defparam \top|regA|a_reg[4] .SyncResetMux = 2'bxx;
defparam \top|regA|a_reg[4] .SyncLoadMux = 2'bxx;
defparam \top|regA|a_reg[4] .coord_x = 7;
defparam \top|regA|a_reg[4] .coord_y = 5;
defparam \top|regA|a_reg[4] .coord_z = 12;
// Location: LCCOMB_X7_Y5_N28
// alta_lcell_comb \top|regA|a_bus[7]~35_Duplicate_113 (
// Location: FF_X7_Y5_N28
// alta_lcell_ff \top|regA|a_reg[7] (
alta_slice \top|regA|a_reg[7] (
	.A(\top|regA|a_bus[7]~34_combout ),
	.B(\top|regA|a_bus[7]~30_combout ),
	.C(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.D(\top|CU|cu_eo~q ),
	.Cin(),
	.Qin(\top|regA|a_reg [7]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ai~q_X7_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_Duplicate_114 ),
	.Cout(),
	.Q(\top|regA|a_reg [7]));
defparam \top|regA|a_reg[7] .mask = 16'h8088;
defparam \top|regA|a_reg[7] .mode = "logic";
defparam \top|regA|a_reg[7] .modeMux = 1'b0;
defparam \top|regA|a_reg[7] .FeedbackMux = 1'b0;
defparam \top|regA|a_reg[7] .ShiftMux = 1'b0;
defparam \top|regA|a_reg[7] .BypassEn = 1'b0;
defparam \top|regA|a_reg[7] .CarryEnb = 1'b1;
defparam \top|regA|a_reg[7] .AsyncResetMux = 2'b11;
defparam \top|regA|a_reg[7] .SyncResetMux = 2'bxx;
defparam \top|regA|a_reg[7] .SyncLoadMux = 2'bxx;

defparam \top|regA|a_reg[7] .coord_x = 7;
defparam \top|regA|a_reg[7] .coord_y = 5;
defparam \top|regA|a_reg[7] .coord_z = 14;
// Location: CLKENCTRL_X7_Y5_N0
alta_clkenctrl clken_ctrl_X7_Y5_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~5_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~5_combout_X7_Y5_SIG_SIG ));
defparam clken_ctrl_X7_Y5_N0.ClkMux = 2'b10;
defparam clken_ctrl_X7_Y5_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X7_Y5_N0.coord_x = 7;
defparam clken_ctrl_X7_Y5_N0.coord_y = 5;
defparam clken_ctrl_X7_Y5_N0.coord_z = 0;
// Location: ASYNCCTRL_X7_Y5_N0
alta_asyncctrl asyncreset_ctrl_X7_Y5_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y5_INV ));
defparam asyncreset_ctrl_X7_Y5_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X7_Y5_N0.coord_x = 7;
defparam asyncreset_ctrl_X7_Y5_N0.coord_y = 5;
defparam asyncreset_ctrl_X7_Y5_N0.coord_z = 0;
// Location: CLKENCTRL_X7_Y5_N1
alta_clkenctrl clken_ctrl_X7_Y5_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|cu_ai~q ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ai~q_X7_Y5_SIG_SIG ));
defparam clken_ctrl_X7_Y5_N1.ClkMux = 2'b10;
defparam clken_ctrl_X7_Y5_N1.ClkEnMux = 2'b10;
defparam clken_ctrl_X7_Y5_N1.coord_x = 7;
defparam clken_ctrl_X7_Y5_N1.coord_y = 5;
defparam clken_ctrl_X7_Y5_N1.coord_z = 1;
// Location: LCCOMB_X7_Y6_N16
// alta_lcell_comb \top|RAM|Mux3~3 (
// Location: FF_X7_Y6_N16
// alta_lcell_ff \top|RAM|memory[13][4] (
alta_slice \top|RAM|memory[13][4] (
	.A(\top|RAM|memory[9][4]~q ),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|regA|a_bus[4]~21_Duplicate_42 ),
	.D(\top|RAM|Mux3~2_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[13][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~8_combout_X7_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y6_INV ),
	.SyncReset(SyncReset_X7_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X7_Y6_VCC),
	.LutOut(\top|RAM|Mux3~3_combout ),
	.Cout(),
	.Q(\top|RAM|memory[13][4]~q ));
defparam \top|RAM|memory[13][4] .mask = 16'hF388;
defparam \top|RAM|memory[13][4] .mode = "logic";
defparam \top|RAM|memory[13][4] .modeMux = 1'b0;
defparam \top|RAM|memory[13][4] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[13][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[13][4] .BypassEn = 1'b1;
defparam \top|RAM|memory[13][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[13][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[13][4] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[13][4] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[13][4] .coord_x = 7;
defparam \top|RAM|memory[13][4] .coord_y = 6;
defparam \top|RAM|memory[13][4] .coord_z = 8;
// Location: LCCOMB_X7_Y6_N20
// alta_lcell_comb \top|RAM|Mux3~8 (
alta_slice \top|RAM|Mux3~8 (
	.A(\top|RAM|memory[15][4]~q ),
	.B(\top|RAM|memory[11][4]~q ),
	.C(\top|MAR|mar_add_4 [3]),
	.D(\top|RAM|Mux3~7_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux3~8_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux3~8 .mask = 16'hAFC0;
defparam \top|RAM|Mux3~8 .mode = "logic";
defparam \top|RAM|Mux3~8 .modeMux = 1'b0;
defparam \top|RAM|Mux3~8 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux3~8 .ShiftMux = 1'b0;
defparam \top|RAM|Mux3~8 .BypassEn = 1'b0;
defparam \top|RAM|Mux3~8 .CarryEnb = 1'b1;
defparam \top|RAM|Mux3~8 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~8 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~8 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux3~8 .coord_x = 7;
defparam \top|RAM|Mux3~8 .coord_y = 6;
defparam \top|RAM|Mux3~8 .coord_z = 10;
// Location: FF_X7_Y6_N26
// alta_lcell_ff \top|RAM|memory[11][4] (
// Location: LCCOMB_X7_Y6_N26
// alta_lcell_comb \top|regA|a_bus[4]~21_Duplicate_41 (
alta_slice \top|RAM|memory[11][4] (
	.A(\top|CU|cu_ro~q ),
	.B(vcc),
	.C(\top|RAM|Mux3~9_combout ),
	.D(\top|regA|a_bus[4]~20_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[11][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~19_combout_X7_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[4]~21_Duplicate_42 ),
	.Cout(),
	.Q(\top|RAM|memory[11][4]~q ));
defparam \top|RAM|memory[11][4] .mask = 16'hF500;
defparam \top|RAM|memory[11][4] .mode = "logic";
defparam \top|RAM|memory[11][4] .modeMux = 1'b0;
defparam \top|RAM|memory[11][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[11][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[11][4] .BypassEn = 1'b0;
defparam \top|RAM|memory[11][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[11][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[11][4] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[11][4] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[11][4] .coord_x = 7;
defparam \top|RAM|memory[11][4] .coord_y = 6;
defparam \top|RAM|memory[11][4] .coord_z = 13;
// Location: CLKENCTRL_X7_Y6_N0
alta_clkenctrl clken_ctrl_X7_Y6_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~8_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~8_combout_X7_Y6_SIG_SIG ));
defparam clken_ctrl_X7_Y6_N0.ClkMux = 2'b10;
defparam clken_ctrl_X7_Y6_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X7_Y6_N0.coord_x = 7;
defparam clken_ctrl_X7_Y6_N0.coord_y = 6;
defparam clken_ctrl_X7_Y6_N0.coord_z = 0;
// Location: ASYNCCTRL_X7_Y6_N0
alta_asyncctrl asyncreset_ctrl_X7_Y6_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X7_Y6_INV ));
defparam asyncreset_ctrl_X7_Y6_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X7_Y6_N0.coord_x = 7;
defparam asyncreset_ctrl_X7_Y6_N0.coord_y = 6;
defparam asyncreset_ctrl_X7_Y6_N0.coord_z = 0;
// Location: CLKENCTRL_X7_Y6_N1
alta_clkenctrl clken_ctrl_X7_Y6_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~19_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~19_combout_X7_Y6_SIG_SIG ));
defparam clken_ctrl_X7_Y6_N1.ClkMux = 2'b10;
defparam clken_ctrl_X7_Y6_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X7_Y6_N1.coord_x = 7;
defparam clken_ctrl_X7_Y6_N1.coord_y = 6;
defparam clken_ctrl_X7_Y6_N1.coord_z = 1;
// Location: SYNCCTRL_X7_Y6_N0
alta_syncctrl syncreset_ctrl_X7_Y6(.Din(), .Dout(SyncReset_X7_Y6_GND));
defparam syncreset_ctrl_X7_Y6.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X7_Y6.coord_x = 7;
defparam syncreset_ctrl_X7_Y6.coord_y = 6;
defparam syncreset_ctrl_X7_Y6.coord_z = 0;
// Location: SYNCCTRL_X7_Y6_N1
alta_syncctrl syncload_ctrl_X7_Y6(.Din(), .Dout(SyncLoad_X7_Y6_VCC));
defparam syncload_ctrl_X7_Y6.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X7_Y6.coord_x = 7;
defparam syncload_ctrl_X7_Y6.coord_y = 6;
defparam syncload_ctrl_X7_Y6.coord_z = 1;
// Location: LCCOMB_X8_Y2_N0
// alta_lcell_comb \top|RAM|Mux4~5 (
alta_slice \top|RAM|Mux4~5 (
	.A(\top|RAM|memory[2][3]~q ),
	.B(\top|RAM|memory[3][3]~q ),
	.C(\top|RAM|Mux4~4_combout ),
	.D(\top|MAR|mar_add_4 [1]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux4~5_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux4~5 .mask = 16'hC5F0;
defparam \top|RAM|Mux4~5 .mode = "logic";
defparam \top|RAM|Mux4~5 .modeMux = 1'b0;
defparam \top|RAM|Mux4~5 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux4~5 .ShiftMux = 1'b0;
defparam \top|RAM|Mux4~5 .BypassEn = 1'b0;
defparam \top|RAM|Mux4~5 .CarryEnb = 1'b1;
defparam \top|RAM|Mux4~5 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~5 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~5 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux4~5 .coord_x = 8;
defparam \top|RAM|Mux4~5 .coord_y = 2;
defparam \top|RAM|Mux4~5 .coord_z = 0;
// Location: LCCOMB_X8_Y2_N26
// alta_lcell_comb \top|RAM|Mux4~4 (
alta_slice \top|RAM|Mux4~4 (
	.A(\top|RAM|memory[0][3]~q ),
	.B(\top|RAM|memory[1][3]~q ),
	.C(\top|MAR|mar_add_4 [0]),
	.D(\top|MAR|mar_add_4 [1]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux4~4_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux4~4 .mask = 16'hF035;
defparam \top|RAM|Mux4~4 .mode = "logic";
defparam \top|RAM|Mux4~4 .modeMux = 1'b0;
defparam \top|RAM|Mux4~4 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux4~4 .ShiftMux = 1'b0;
defparam \top|RAM|Mux4~4 .BypassEn = 1'b0;
defparam \top|RAM|Mux4~4 .CarryEnb = 1'b1;
defparam \top|RAM|Mux4~4 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~4 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~4 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux4~4 .coord_x = 8;
defparam \top|RAM|Mux4~4 .coord_y = 2;
defparam \top|RAM|Mux4~4 .coord_z = 13;
// Location: FF_X8_Y2_N4
// alta_lcell_ff \top|RAM|memory[3][3] (
// Location: LCCOMB_X8_Y2_N4
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate_94 (
alta_slice \top|RAM|memory[3][3] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.C(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.D(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[3][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X8_Y2_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y2_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_95 ),
	.Cout(),
	.Q(\top|RAM|memory[3][3]~q ));
defparam \top|RAM|memory[3][3] .mask = 16'hFCF4;
defparam \top|RAM|memory[3][3] .mode = "logic";
defparam \top|RAM|memory[3][3] .modeMux = 1'b0;
defparam \top|RAM|memory[3][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[3][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[3][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[3][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[3][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[3][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[3][3] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[3][3] .coord_x = 8;
defparam \top|RAM|memory[3][3] .coord_y = 2;
defparam \top|RAM|memory[3][3] .coord_z = 2;
// Location: FF_X8_Y2_N6
// alta_lcell_ff \top|RAM|memory[0][3] (
// Location: LCCOMB_X8_Y2_N6
// alta_lcell_comb \top|RAM|memory[0][3]~18 (
alta_slice \top|RAM|memory[0][3] (
	.A(vcc),
	.B(\top|regA|a_bus[0]~5_combout ),
	.C(\top|CU|cu_co~q ),
	.D(\top|regA|a_bus[3]~18_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[0][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~22_combout_X8_Y2_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y2_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[0][3]~18_combout ),
	.Cout(),
	.Q(\top|RAM|memory[0][3]~q ));
defparam \top|RAM|memory[0][3] .mask = 16'h00FC;
defparam \top|RAM|memory[0][3] .mode = "logic";
defparam \top|RAM|memory[0][3] .modeMux = 1'b0;
defparam \top|RAM|memory[0][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[0][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[0][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[0][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[0][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[0][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[0][3] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[0][3] .coord_x = 8;
defparam \top|RAM|memory[0][3] .coord_y = 2;
defparam \top|RAM|memory[0][3] .coord_z = 3;
// Location: CLKENCTRL_X8_Y2_N0
alta_clkenctrl clken_ctrl_X8_Y2_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~23_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~23_combout_X8_Y2_SIG_SIG ));
defparam clken_ctrl_X8_Y2_N0.ClkMux = 2'b10;
defparam clken_ctrl_X8_Y2_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X8_Y2_N0.coord_x = 8;
defparam clken_ctrl_X8_Y2_N0.coord_y = 2;
defparam clken_ctrl_X8_Y2_N0.coord_z = 0;
// Location: ASYNCCTRL_X8_Y2_N0
alta_asyncctrl asyncreset_ctrl_X8_Y2_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y2_INV ));
defparam asyncreset_ctrl_X8_Y2_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X8_Y2_N0.coord_x = 8;
defparam asyncreset_ctrl_X8_Y2_N0.coord_y = 2;
defparam asyncreset_ctrl_X8_Y2_N0.coord_z = 0;
// Location: CLKENCTRL_X8_Y2_N1
alta_clkenctrl clken_ctrl_X8_Y2_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~22_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~22_combout_X8_Y2_SIG_SIG ));
defparam clken_ctrl_X8_Y2_N1.ClkMux = 2'b10;
defparam clken_ctrl_X8_Y2_N1.ClkEnMux = 2'b10;
defparam clken_ctrl_X8_Y2_N1.coord_x = 8;
defparam clken_ctrl_X8_Y2_N1.coord_y = 2;
defparam clken_ctrl_X8_Y2_N1.coord_z = 1;
// Location: LCCOMB_X8_Y3_N0
// alta_lcell_comb \top|regA|a_bus[5]~23_RESYN6 (
alta_slice \top|regA|a_bus[5]~23_RESYN6 (
	.A(\top|regA|a_reg [5]),
	.B(\top|CU|cu_ro~q ),
	.C(\top|regA|a_bus[5]~23_RESYN4_BDD5 ),
	.D(\top|CU|cu_ao~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[5]~23_RESYN6 .mask = 16'hA2F3;
defparam \top|regA|a_bus[5]~23_RESYN6 .mode = "logic";
defparam \top|regA|a_bus[5]~23_RESYN6 .modeMux = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN6 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN6 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN6 .BypassEn = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN6 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[5]~23_RESYN6 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_RESYN6 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_RESYN6 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_RESYN6 .coord_x = 8;
defparam \top|regA|a_bus[5]~23_RESYN6 .coord_y = 3;
defparam \top|regA|a_bus[5]~23_RESYN6 .coord_z = 0;
// Location: FF_X8_Y3_N10
// alta_lcell_ff \top|RAM|memory[2][5] (
// Location: LCCOMB_X8_Y3_N10
// alta_lcell_comb \top|regA|a_bus[5]~23_Duplicate_50 (
alta_slice \top|RAM|memory[2][5] (
	.A(vcc),
	.B(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.C(\top|CU|cu_eo~q ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[2][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~20_combout_X8_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[5]~23_Duplicate_51 ),
	.Cout(),
	.Q(\top|RAM|memory[2][5]~q ));
defparam \top|RAM|memory[2][5] .mask = 16'hCC0C;
defparam \top|RAM|memory[2][5] .mode = "logic";
defparam \top|RAM|memory[2][5] .modeMux = 1'b0;
defparam \top|RAM|memory[2][5] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[2][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[2][5] .BypassEn = 1'b0;
defparam \top|RAM|memory[2][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[2][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[2][5] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[2][5] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[2][5] .coord_x = 8;
defparam \top|RAM|memory[2][5] .coord_y = 3;
defparam \top|RAM|memory[2][5] .coord_z = 5;
// Location: FF_X8_Y3_N12
// alta_lcell_ff \top|RAM|memory[1][0] (
// Location: LCCOMB_X8_Y3_N12
// alta_lcell_comb \top|RAM|memory[1][0]~4 (
alta_slice \top|RAM|memory[1][0] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[0]~6_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[1][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~21_combout_X8_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[1][0]~4_combout ),
	.Cout(),
	.Q(\top|RAM|memory[1][0]~q ));
defparam \top|RAM|memory[1][0] .mask = 16'h00FF;
defparam \top|RAM|memory[1][0] .mode = "logic";
defparam \top|RAM|memory[1][0] .modeMux = 1'b0;
defparam \top|RAM|memory[1][0] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[1][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[1][0] .BypassEn = 1'b0;
defparam \top|RAM|memory[1][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[1][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[1][0] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[1][0] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[1][0] .coord_x = 8;
defparam \top|RAM|memory[1][0] .coord_y = 3;
defparam \top|RAM|memory[1][0] .coord_z = 6;
// Location: FF_X8_Y3_N14
// alta_lcell_ff \top|RAM|memory[2][6] (
// Location: LCCOMB_X8_Y3_N14
// alta_lcell_comb \top|RAM|memory[2][6]~28 (
alta_slice \top|RAM|memory[2][6] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[6]~29_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[2][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~20_combout_X8_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[2][6]~28_combout ),
	.Cout(),
	.Q(\top|RAM|memory[2][6]~q ));
defparam \top|RAM|memory[2][6] .mask = 16'h00FF;
defparam \top|RAM|memory[2][6] .mode = "logic";
defparam \top|RAM|memory[2][6] .modeMux = 1'b0;
defparam \top|RAM|memory[2][6] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[2][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[2][6] .BypassEn = 1'b0;
defparam \top|RAM|memory[2][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[2][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[2][6] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[2][6] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[2][6] .coord_x = 8;
defparam \top|RAM|memory[2][6] .coord_y = 3;
defparam \top|RAM|memory[2][6] .coord_z = 7;
// Location: LCCOMB_X8_Y3_N16
// alta_lcell_comb \top|RAM|Mux1~4 (
// Location: FF_X8_Y3_N16
// alta_lcell_ff \top|RAM|memory[1][6] (
alta_slice \top|RAM|memory[1][6] (
	.A(\top|RAM|memory[5][6]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|regA|a_bus[6]~29_combout ),
	.D(\top|MAR|mar_add_4 [3]),
	.Cin(),
	.Qin(\top|RAM|memory[1][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~21_combout_X8_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y3_INV ),
	.SyncReset(SyncReset_X8_Y3_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y3_VCC),
	.LutOut(\top|RAM|Mux1~4_combout ),
	.Cout(),
	.Q(\top|RAM|memory[1][6]~q ));
defparam \top|RAM|memory[1][6] .mask = 16'hCC74;
defparam \top|RAM|memory[1][6] .mode = "logic";
defparam \top|RAM|memory[1][6] .modeMux = 1'b0;
defparam \top|RAM|memory[1][6] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[1][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[1][6] .BypassEn = 1'b1;
defparam \top|RAM|memory[1][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[1][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[1][6] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[1][6] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[1][6] .coord_x = 8;
defparam \top|RAM|memory[1][6] .coord_y = 3;
defparam \top|RAM|memory[1][6] .coord_z = 8;
// Location: LCCOMB_X8_Y3_N18
// alta_lcell_comb \top|RAM|Decoder0~20 (
// Location: FF_X8_Y3_N18
// alta_lcell_ff \top|RAM|memory[2][4] (
alta_slice \top|RAM|memory[2][4] (
	.A(\top|RAM|Decoder0~12_combout ),
	.B(vcc),
	.C(\top|regA|a_bus[4]~21_Duplicate_44 ),
	.D(\top|MAR|mar_add_4 [3]),
	.Cin(),
	.Qin(\top|RAM|memory[2][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~20_combout_X8_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y3_INV ),
	.SyncReset(SyncReset_X8_Y3_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y3_VCC),
	.LutOut(\top|RAM|Decoder0~20_combout ),
	.Cout(),
	.Q(\top|RAM|memory[2][4]~q ));
defparam \top|RAM|memory[2][4] .mask = 16'h00AA;
defparam \top|RAM|memory[2][4] .mode = "logic";
defparam \top|RAM|memory[2][4] .modeMux = 1'b0;
defparam \top|RAM|memory[2][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[2][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[2][4] .BypassEn = 1'b1;
defparam \top|RAM|memory[2][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[2][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[2][4] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[2][4] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[2][4] .coord_x = 8;
defparam \top|RAM|memory[2][4] .coord_y = 3;
defparam \top|RAM|memory[2][4] .coord_z = 9;
// Location: FF_X8_Y3_N2
// alta_lcell_ff \top|RAM|memory[1][5] (
// Location: LCCOMB_X8_Y3_N2
// alta_lcell_comb \top|RAM|memory[1][5]~25 (
alta_slice \top|RAM|memory[1][5] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[5]~23_Duplicate_51 ),
	.Cin(),
	.Qin(\top|RAM|memory[1][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~21_combout_X8_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[1][5]~25_combout ),
	.Cout(),
	.Q(\top|RAM|memory[1][5]~q ));
defparam \top|RAM|memory[1][5] .mask = 16'h00FF;
defparam \top|RAM|memory[1][5] .mode = "logic";
defparam \top|RAM|memory[1][5] .modeMux = 1'b0;
defparam \top|RAM|memory[1][5] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[1][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[1][5] .BypassEn = 1'b0;
defparam \top|RAM|memory[1][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[1][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[1][5] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[1][5] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[1][5] .coord_x = 8;
defparam \top|RAM|memory[1][5] .coord_y = 3;
defparam \top|RAM|memory[1][5] .coord_z = 1;
// Location: LCCOMB_X8_Y3_N20
// alta_lcell_comb \top|RAM|Decoder0~14 (
alta_slice \top|RAM|Decoder0~14 (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|MAR|mar_add_4 [2]),
	.D(\top|CU|cu_ri~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~14_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~14 .mask = 16'h0200;
defparam \top|RAM|Decoder0~14 .mode = "logic";
defparam \top|RAM|Decoder0~14 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~14 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~14 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~14 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~14 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~14 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~14 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~14 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Decoder0~14 .coord_x = 8;
defparam \top|RAM|Decoder0~14 .coord_y = 3;
defparam \top|RAM|Decoder0~14 .coord_z = 10;
// Location: LCCOMB_X8_Y3_N22
// alta_lcell_comb \top|RAM|Mux0~3 (
// Location: FF_X8_Y3_N22
// alta_lcell_ff \top|RAM|memory[2][7] (
alta_slice \top|RAM|memory[2][7] (
	.A(\top|RAM|memory[3][7]~q ),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[7]~35_Duplicate_58 ),
	.D(\top|RAM|Mux0~2_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[2][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~20_combout_X8_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y3_INV ),
	.SyncReset(SyncReset_X8_Y3_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y3_VCC),
	.LutOut(\top|RAM|Mux0~3_combout ),
	.Cout(),
	.Q(\top|RAM|memory[2][7]~q ));
defparam \top|RAM|memory[2][7] .mask = 16'h77C0;
defparam \top|RAM|memory[2][7] .mode = "logic";
defparam \top|RAM|memory[2][7] .modeMux = 1'b0;
defparam \top|RAM|memory[2][7] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[2][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[2][7] .BypassEn = 1'b1;
defparam \top|RAM|memory[2][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[2][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[2][7] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[2][7] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[2][7] .coord_x = 8;
defparam \top|RAM|memory[2][7] .coord_y = 3;
defparam \top|RAM|memory[2][7] .coord_z = 11;
// Location: LCCOMB_X8_Y3_N24
// alta_lcell_comb \top|RAM|Mux0~2 (
// Location: FF_X8_Y3_N24
// alta_lcell_ff \top|RAM|memory[1][7] (
alta_slice \top|RAM|memory[1][7] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|RAM|memory[0][7]~q ),
	.C(\top|regA|a_bus[7]~35_Duplicate_58 ),
	.D(\top|MAR|mar_add_4 [1]),
	.Cin(),
	.Qin(\top|RAM|memory[1][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~21_combout_X8_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y3_INV ),
	.SyncReset(SyncReset_X8_Y3_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y3_VCC),
	.LutOut(\top|RAM|Mux0~2_combout ),
	.Cout(),
	.Q(\top|RAM|memory[1][7]~q ));
defparam \top|RAM|memory[1][7] .mask = 16'hAAE4;
defparam \top|RAM|memory[1][7] .mode = "logic";
defparam \top|RAM|memory[1][7] .modeMux = 1'b0;
defparam \top|RAM|memory[1][7] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[1][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[1][7] .BypassEn = 1'b1;
defparam \top|RAM|memory[1][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[1][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[1][7] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[1][7] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[1][7] .coord_x = 8;
defparam \top|RAM|memory[1][7] .coord_y = 3;
defparam \top|RAM|memory[1][7] .coord_z = 12;
// Location: LCCOMB_X8_Y3_N26
// alta_lcell_comb \top|RAM|Decoder0~12 (
alta_slice \top|RAM|Decoder0~12 (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|MAR|mar_add_4 [2]),
	.D(\top|CU|cu_ri~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~12_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~12 .mask = 16'h0400;
defparam \top|RAM|Decoder0~12 .mode = "logic";
defparam \top|RAM|Decoder0~12 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~12 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~12 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~12 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~12 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~12 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~12 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~12 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Decoder0~12 .coord_x = 8;
defparam \top|RAM|Decoder0~12 .coord_y = 3;
defparam \top|RAM|Decoder0~12 .coord_z = 13;
// Location: LCCOMB_X8_Y3_N28
// alta_lcell_comb \top|RAM|Mux2~5 (
alta_slice \top|RAM|Mux2~5 (
	.A(\top|RAM|Mux2~4_combout ),
	.B(\top|RAM|memory[1][5]~q ),
	.C(\top|MAR|mar_add_4 [0]),
	.D(\top|RAM|memory[3][5]~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux2~5_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux2~5 .mask = 16'h1ABA;
defparam \top|RAM|Mux2~5 .mode = "logic";
defparam \top|RAM|Mux2~5 .modeMux = 1'b0;
defparam \top|RAM|Mux2~5 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux2~5 .ShiftMux = 1'b0;
defparam \top|RAM|Mux2~5 .BypassEn = 1'b0;
defparam \top|RAM|Mux2~5 .CarryEnb = 1'b1;
defparam \top|RAM|Mux2~5 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux2~5 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux2~5 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux2~5 .coord_x = 8;
defparam \top|RAM|Mux2~5 .coord_y = 3;
defparam \top|RAM|Mux2~5 .coord_z = 14;
// Location: LCCOMB_X8_Y3_N30
// alta_lcell_comb \top|regA|a_bus[7]~35_Duplicate_57 (
alta_slice \top|regA|a_bus[7]~35_Duplicate_57 (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[7]~30_combout ),
	.C(\top|regA|a_bus[7]~34_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_Duplicate_58 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[7]~35_Duplicate_57 .mask = 16'hC040;
defparam \top|regA|a_bus[7]~35_Duplicate_57 .mode = "logic";
defparam \top|regA|a_bus[7]~35_Duplicate_57 .modeMux = 1'b0;
defparam \top|regA|a_bus[7]~35_Duplicate_57 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[7]~35_Duplicate_57 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[7]~35_Duplicate_57 .BypassEn = 1'b0;
defparam \top|regA|a_bus[7]~35_Duplicate_57 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[7]~35_Duplicate_57 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~35_Duplicate_57 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~35_Duplicate_57 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[7]~35_Duplicate_57 .coord_x = 8;
defparam \top|regA|a_bus[7]~35_Duplicate_57 .coord_y = 3;
defparam \top|regA|a_bus[7]~35_Duplicate_57 .coord_z = 15;
// Location: LCCOMB_X8_Y3_N4
// alta_lcell_comb \top|regA|a_bus[7]~30 (
alta_slice \top|regA|a_bus[7]~30 (
	.A(\top|regA|a_reg [7]),
	.B(vcc),
	.C(vcc),
	.D(\top|CU|cu_ao~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~30_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[7]~30 .mask = 16'hAAFF;
defparam \top|regA|a_bus[7]~30 .mode = "logic";
defparam \top|regA|a_bus[7]~30 .modeMux = 1'b0;
defparam \top|regA|a_bus[7]~30 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[7]~30 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[7]~30 .BypassEn = 1'b0;
defparam \top|regA|a_bus[7]~30 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[7]~30 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~30 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~30 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[7]~30 .coord_x = 8;
defparam \top|regA|a_bus[7]~30 .coord_y = 3;
defparam \top|regA|a_bus[7]~30 .coord_z = 2;
// Location: LCCOMB_X8_Y3_N6
// alta_lcell_comb \top|RAM|Decoder0~21 (
alta_slice \top|RAM|Decoder0~21 (
	.A(vcc),
	.B(\top|MAR|mar_add_4 [3]),
	.C(vcc),
	.D(\top|RAM|Decoder0~14_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~21_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~21 .mask = 16'h3300;
defparam \top|RAM|Decoder0~21 .mode = "logic";
defparam \top|RAM|Decoder0~21 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~21 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~21 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~21 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~21 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~21 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~21 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~21 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Decoder0~21 .coord_x = 8;
defparam \top|RAM|Decoder0~21 .coord_y = 3;
defparam \top|RAM|Decoder0~21 .coord_z = 3;
// Location: FF_X8_Y3_N8
// alta_lcell_ff \top|RAM|memory[1][4] (
// Location: LCCOMB_X8_Y3_N8
// alta_lcell_comb \top|regA|a_bus[4]~21_Duplicate_43 (
alta_slice \top|RAM|memory[1][4] (
	.A(vcc),
	.B(\top|RAM|Mux3~9_combout ),
	.C(\top|CU|cu_ro~q ),
	.D(\top|regA|a_bus[4]~20_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[1][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~21_combout_X8_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[4]~21_Duplicate_44 ),
	.Cout(),
	.Q(\top|RAM|memory[1][4]~q ));
defparam \top|RAM|memory[1][4] .mask = 16'hCF00;
defparam \top|RAM|memory[1][4] .mode = "logic";
defparam \top|RAM|memory[1][4] .modeMux = 1'b0;
defparam \top|RAM|memory[1][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[1][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[1][4] .BypassEn = 1'b0;
defparam \top|RAM|memory[1][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[1][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[1][4] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[1][4] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[1][4] .coord_x = 8;
defparam \top|RAM|memory[1][4] .coord_y = 3;
defparam \top|RAM|memory[1][4] .coord_z = 4;
// Location: CLKENCTRL_X8_Y3_N0
alta_clkenctrl clken_ctrl_X8_Y3_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~20_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~20_combout_X8_Y3_SIG_SIG ));
defparam clken_ctrl_X8_Y3_N0.ClkMux = 2'b10;
defparam clken_ctrl_X8_Y3_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X8_Y3_N0.coord_x = 8;
defparam clken_ctrl_X8_Y3_N0.coord_y = 3;
defparam clken_ctrl_X8_Y3_N0.coord_z = 0;
// Location: ASYNCCTRL_X8_Y3_N0
alta_asyncctrl asyncreset_ctrl_X8_Y3_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y3_INV ));
defparam asyncreset_ctrl_X8_Y3_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X8_Y3_N0.coord_x = 8;
defparam asyncreset_ctrl_X8_Y3_N0.coord_y = 3;
defparam asyncreset_ctrl_X8_Y3_N0.coord_z = 0;
// Location: CLKENCTRL_X8_Y3_N1
alta_clkenctrl clken_ctrl_X8_Y3_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~21_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~21_combout_X8_Y3_SIG_SIG ));
defparam clken_ctrl_X8_Y3_N1.ClkMux = 2'b10;
defparam clken_ctrl_X8_Y3_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X8_Y3_N1.coord_x = 8;
defparam clken_ctrl_X8_Y3_N1.coord_y = 3;
defparam clken_ctrl_X8_Y3_N1.coord_z = 1;
// Location: SYNCCTRL_X8_Y3_N0
alta_syncctrl syncreset_ctrl_X8_Y3(.Din(), .Dout(SyncReset_X8_Y3_GND));
defparam syncreset_ctrl_X8_Y3.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X8_Y3.coord_x = 8;
defparam syncreset_ctrl_X8_Y3.coord_y = 3;
defparam syncreset_ctrl_X8_Y3.coord_z = 0;
// Location: SYNCCTRL_X8_Y3_N1
alta_syncctrl syncload_ctrl_X8_Y3(.Din(), .Dout(SyncLoad_X8_Y3_VCC));
defparam syncload_ctrl_X8_Y3.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X8_Y3.coord_x = 8;
defparam syncload_ctrl_X8_Y3.coord_y = 3;
defparam syncload_ctrl_X8_Y3.coord_z = 1;
// Location: LCCOMB_X8_Y4_N0
// alta_lcell_comb \top|ALU|Add1|auto_generated|_~3 (
alta_slice \top|ALU|Add1|auto_generated|_~3 (
	.A(\top|regB|a_reg [3]),
	.B(vcc),
	.C(vcc),
	.D(\top|CU|cu_su~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|ALU|Add1|auto_generated|_~3_combout ),
	.Cout(),
	.Q());
defparam \top|ALU|Add1|auto_generated|_~3 .mask = 16'h55AA;
defparam \top|ALU|Add1|auto_generated|_~3 .mode = "logic";
defparam \top|ALU|Add1|auto_generated|_~3 .modeMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~3 .FeedbackMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~3 .ShiftMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~3 .BypassEn = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~3 .CarryEnb = 1'b1;
defparam \top|ALU|Add1|auto_generated|_~3 .AsyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~3 .SyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~3 .SyncLoadMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~3 .coord_x = 8;
defparam \top|ALU|Add1|auto_generated|_~3 .coord_y = 4;
defparam \top|ALU|Add1|auto_generated|_~3 .coord_z = 0;
// Location: LCCOMB_X8_Y4_N10
// alta_lcell_comb \top|ALU|Add1|auto_generated|result_int[4]~8 (
// Location: FF_X8_Y4_N10
// alta_lcell_ff \top|regA|a_reg[3] (
alta_slice \top|regA|a_reg[3] (
	.A(\top|regA|a_reg [3]),
	.B(\top|ALU|Add1|auto_generated|_~3_combout ),
	.C(\top|regA|a_bus[3]~19_Duplicate_106 ),
	.D(vcc),
	.Cin(\top|ALU|Add1|auto_generated|result_int[3]~7 ),
	.Qin(\top|regA|a_reg [3]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ai~q_X8_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y4_INV ),
	.SyncReset(SyncReset_X8_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y4_VCC),
	.LutOut(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.Cout(\top|ALU|Add1|auto_generated|result_int[4]~9 ),
	.Q(\top|regA|a_reg [3]));
defparam \top|regA|a_reg[3] .mask = 16'h698E;
defparam \top|regA|a_reg[3] .mode = "ripple";
defparam \top|regA|a_reg[3] .modeMux = 1'b1;
defparam \top|regA|a_reg[3] .FeedbackMux = 1'b0;
defparam \top|regA|a_reg[3] .ShiftMux = 1'b0;
defparam \top|regA|a_reg[3] .BypassEn = 1'b1;
defparam \top|regA|a_reg[3] .CarryEnb = 1'b0;
defparam \top|regA|a_reg[3] .AsyncResetMux = 2'b11;
defparam \top|regA|a_reg[3] .SyncResetMux = 2'b00;
defparam \top|regA|a_reg[3] .SyncLoadMux = 2'b01;
defparam \top|regA|a_reg[3] .coord_x = 8;
defparam \top|regA|a_reg[3] .coord_y = 4;
defparam \top|regA|a_reg[3] .coord_z = 5;
// Location: LCCOMB_X8_Y4_N12
// alta_lcell_comb \top|ALU|Add1|auto_generated|result_int[5]~10 (
alta_slice \top|ALU|Add1|auto_generated|result_int[5]~10 (
	.A(\top|ALU|Add1|auto_generated|_~4_combout ),
	.B(\top|regA|a_reg [4]),
	.C(vcc),
	.D(vcc),
	.Cin(\top|ALU|Add1|auto_generated|result_int[4]~9 ),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|ALU|Add1|auto_generated|result_int[5]~10_combout ),
	.Cout(\top|ALU|Add1|auto_generated|result_int[5]~11 ),
	.Q());
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .mask = 16'h9617;
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .mode = "ripple";
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .modeMux = 1'b1;
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .FeedbackMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .ShiftMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .BypassEn = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .CarryEnb = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .AsyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .SyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .SyncLoadMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .coord_x = 8;
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .coord_y = 4;
defparam \top|ALU|Add1|auto_generated|result_int[5]~10 .coord_z = 6;
// Location: LCCOMB_X8_Y4_N14
// alta_lcell_comb \top|ALU|Add1|auto_generated|result_int[6]~12 (
// Location: FF_X8_Y4_N14
// alta_lcell_ff \top|regA|a_reg[5] (
alta_slice \top|regA|a_reg[5] (
	.A(\top|ALU|Add1|auto_generated|_~5_combout ),
	.B(\top|regA|a_reg [5]),
	.C(\top|regA|a_bus[5]~23_Duplicate_122 ),
	.D(vcc),
	.Cin(\top|ALU|Add1|auto_generated|result_int[5]~11 ),
	.Qin(\top|regA|a_reg [5]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ai~q_X8_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y4_INV ),
	.SyncReset(SyncReset_X8_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y4_VCC),
	.LutOut(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cout(\top|ALU|Add1|auto_generated|result_int[6]~13 ),
	.Q(\top|regA|a_reg [5]));
defparam \top|regA|a_reg[5] .mask = 16'h698E;
defparam \top|regA|a_reg[5] .mode = "ripple";
defparam \top|regA|a_reg[5] .modeMux = 1'b1;
defparam \top|regA|a_reg[5] .FeedbackMux = 1'b0;
defparam \top|regA|a_reg[5] .ShiftMux = 1'b0;
defparam \top|regA|a_reg[5] .BypassEn = 1'b1;
defparam \top|regA|a_reg[5] .CarryEnb = 1'b0;
defparam \top|regA|a_reg[5] .AsyncResetMux = 2'b11;
defparam \top|regA|a_reg[5] .SyncResetMux = 2'b00;
defparam \top|regA|a_reg[5] .SyncLoadMux = 2'b01;
defparam \top|regA|a_reg[5] .coord_x = 8;
defparam \top|regA|a_reg[5] .coord_y = 4;
defparam \top|regA|a_reg[5] .coord_z = 7;
// Location: LCCOMB_X8_Y4_N16
// alta_lcell_comb \top|ALU|Add1|auto_generated|result_int[7]~14 (
// Location: FF_X8_Y4_N16
// alta_lcell_ff \top|regA|a_reg[6] (
alta_slice \top|regA|a_reg[6] (
	.A(\top|regA|a_reg [6]),
	.B(\top|ALU|Add1|auto_generated|_~6_combout ),
	.C(\top|regA|a_bus[6]~29_combout ),
	.D(vcc),
	.Cin(\top|ALU|Add1|auto_generated|result_int[6]~13 ),
	.Qin(\top|regA|a_reg [6]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ai~q_X8_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y4_INV ),
	.SyncReset(SyncReset_X8_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y4_VCC),
	.LutOut(\top|ALU|Add1|auto_generated|result_int[7]~14_combout ),
	.Cout(\top|ALU|Add1|auto_generated|result_int[7]~15 ),
	.Q(\top|regA|a_reg [6]));
defparam \top|regA|a_reg[6] .mask = 16'h9617;
defparam \top|regA|a_reg[6] .mode = "ripple";
defparam \top|regA|a_reg[6] .modeMux = 1'b1;
defparam \top|regA|a_reg[6] .FeedbackMux = 1'b0;
defparam \top|regA|a_reg[6] .ShiftMux = 1'b0;
defparam \top|regA|a_reg[6] .BypassEn = 1'b1;
defparam \top|regA|a_reg[6] .CarryEnb = 1'b0;
defparam \top|regA|a_reg[6] .AsyncResetMux = 2'b11;
defparam \top|regA|a_reg[6] .SyncResetMux = 2'b00;
defparam \top|regA|a_reg[6] .SyncLoadMux = 2'b01;
defparam \top|regA|a_reg[6] .coord_x = 8;
defparam \top|regA|a_reg[6] .coord_y = 4;
defparam \top|regA|a_reg[6] .coord_z = 8;
// Location: LCCOMB_X8_Y4_N18
// alta_lcell_comb \top|ALU|Add1|auto_generated|result_int[8]~16 (
alta_slice \top|ALU|Add1|auto_generated|result_int[8]~16 (
	.A(\top|regA|a_reg [7]),
	.B(\top|ALU|Add1|auto_generated|_~7_combout ),
	.C(vcc),
	.D(vcc),
	.Cin(\top|ALU|Add1|auto_generated|result_int[7]~15 ),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cout(\top|ALU|Add1|auto_generated|result_int[8]~17 ),
	.Q());
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .mask = 16'h698E;
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .mode = "ripple";
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .modeMux = 1'b1;
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .FeedbackMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .ShiftMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .BypassEn = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .CarryEnb = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .AsyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .SyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .SyncLoadMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .coord_x = 8;
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .coord_y = 4;
defparam \top|ALU|Add1|auto_generated|result_int[8]~16 .coord_z = 9;
// Location: LCCOMB_X8_Y4_N2
// alta_lcell_comb \top|ALU|Add1|auto_generated|result_int[0]~1 (
alta_slice \top|ALU|Add1|auto_generated|result_int[0]~1 (
	.A(\top|CU|cu_su~q ),
	.B(vcc),
	.C(vcc),
	.D(vcc),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(),
	.Cout(\top|ALU|Add1|auto_generated|result_int[0]~1_cout ),
	.Q());
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .mask = 16'h00AA;
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .mode = "logic";
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .modeMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .FeedbackMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .ShiftMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .BypassEn = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .CarryEnb = 1'b0;
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .AsyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .SyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .SyncLoadMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .coord_x = 8;
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .coord_y = 4;
defparam \top|ALU|Add1|auto_generated|result_int[0]~1 .coord_z = 1;
// Location: LCCOMB_X8_Y4_N20
// alta_lcell_comb \top|ALU|Add1|auto_generated|result_int[9]~18 (
// Location: FF_X8_Y4_N20
// alta_lcell_ff \top|flagA|f1 (
alta_slice \top|flagA|f1 (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|CU|cu_su~q ),
	.Cin(\top|ALU|Add1|auto_generated|result_int[8]~17 ),
	.Qin(\top|flagA|f1~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_eo~q_X8_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|ALU|Add1|auto_generated|result_int[9]~18_combout ),
	.Cout(),
	.Q(\top|flagA|f1~q ));
defparam \top|flagA|f1 .mask = 16'h0FF0;
defparam \top|flagA|f1 .mode = "ripple";
defparam \top|flagA|f1 .modeMux = 1'b1;
defparam \top|flagA|f1 .FeedbackMux = 1'b0;
defparam \top|flagA|f1 .ShiftMux = 1'b0;
defparam \top|flagA|f1 .BypassEn = 1'b0;
defparam \top|flagA|f1 .CarryEnb = 1'b1;
defparam \top|flagA|f1 .AsyncResetMux = 2'b11;
defparam \top|flagA|f1 .SyncResetMux = 2'bxx;
defparam \top|flagA|f1 .SyncLoadMux = 2'bxx;
defparam \top|flagA|f1 .coord_x = 8;
defparam \top|flagA|f1 .coord_y = 4;
defparam \top|flagA|f1 .coord_z = 10;
// Location: LCCOMB_X8_Y4_N22
// alta_lcell_comb \top|ALU|WideOr0~2 (
// Location: FF_X8_Y4_N22
// alta_lcell_ff \top|flagA|f0 (
alta_slice \top|flagA|f0 (
	.A(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.B(\top|ALU|Add1|auto_generated|result_int[7]~14_combout ),
	.C(\top|ALU|WideOr0~1_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[9]~18_combout ),
	.Cin(),
	.Qin(\top|flagA|f0~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_eo~q_X8_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|ALU|WideOr0~2_combout ),
	.Cout(),
	.Q(\top|flagA|f0~q ));
defparam \top|flagA|f0 .mask = 16'h0001;
defparam \top|flagA|f0 .mode = "logic";
defparam \top|flagA|f0 .modeMux = 1'b0;
defparam \top|flagA|f0 .FeedbackMux = 1'b0;
defparam \top|flagA|f0 .ShiftMux = 1'b0;
defparam \top|flagA|f0 .BypassEn = 1'b0;
defparam \top|flagA|f0 .CarryEnb = 1'b1;
defparam \top|flagA|f0 .AsyncResetMux = 2'b11;
defparam \top|flagA|f0 .SyncResetMux = 2'bxx;
defparam \top|flagA|f0 .SyncLoadMux = 2'bxx;
defparam \top|flagA|f0 .coord_x = 8;
defparam \top|flagA|f0 .coord_y = 4;
defparam \top|flagA|f0 .coord_z = 11;
// Location: LCCOMB_X8_Y4_N24
// alta_lcell_comb \top|ALU|WideOr0~0 (
alta_slice \top|ALU|WideOr0~0 (
	.A(\top|ALU|Add1|auto_generated|result_int[2]~4_combout ),
	.B(\top|ALU|Add1|auto_generated|result_int[1]~2_combout ),
	.C(\top|ALU|Add1|auto_generated|result_int[3]~6_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|ALU|WideOr0~0_combout ),
	.Cout(),
	.Q());
defparam \top|ALU|WideOr0~0 .mask = 16'hFFFE;
defparam \top|ALU|WideOr0~0 .mode = "logic";
defparam \top|ALU|WideOr0~0 .modeMux = 1'b0;
defparam \top|ALU|WideOr0~0 .FeedbackMux = 1'b0;
defparam \top|ALU|WideOr0~0 .ShiftMux = 1'b0;
defparam \top|ALU|WideOr0~0 .BypassEn = 1'b0;
defparam \top|ALU|WideOr0~0 .CarryEnb = 1'b1;
defparam \top|ALU|WideOr0~0 .AsyncResetMux = 2'bxx;
defparam \top|ALU|WideOr0~0 .SyncResetMux = 2'bxx;
defparam \top|ALU|WideOr0~0 .SyncLoadMux = 2'bxx;
defparam \top|ALU|WideOr0~0 .coord_x = 8;
defparam \top|ALU|WideOr0~0 .coord_y = 4;
defparam \top|ALU|WideOr0~0 .coord_z = 12;
// Location: LCCOMB_X8_Y4_N26
// alta_lcell_comb \top|ALU|Add1|auto_generated|_~0 (
alta_slice \top|ALU|Add1|auto_generated|_~0 (
	.A(vcc),
	.B(vcc),
	.C(\top|regB|a_reg [0]),
	.D(\top|CU|cu_su~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|ALU|Add1|auto_generated|_~0_combout ),
	.Cout(),
	.Q());
defparam \top|ALU|Add1|auto_generated|_~0 .mask = 16'h0FF0;
defparam \top|ALU|Add1|auto_generated|_~0 .mode = "logic";
defparam \top|ALU|Add1|auto_generated|_~0 .modeMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~0 .FeedbackMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~0 .ShiftMux = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~0 .BypassEn = 1'b0;
defparam \top|ALU|Add1|auto_generated|_~0 .CarryEnb = 1'b1;
defparam \top|ALU|Add1|auto_generated|_~0 .AsyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~0 .SyncResetMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~0 .SyncLoadMux = 2'bxx;
defparam \top|ALU|Add1|auto_generated|_~0 .coord_x = 8;
defparam \top|ALU|Add1|auto_generated|_~0 .coord_y = 4;
defparam \top|ALU|Add1|auto_generated|_~0 .coord_z = 13;
// Location: LCCOMB_X8_Y4_N28
// alta_lcell_comb \top|regA|a_bus[4]~20 (
alta_slice \top|regA|a_bus[4]~20 (
	.A(\top|regA|a_reg [4]),
	.B(\top|CU|cu_eo~q ),
	.C(\top|CU|cu_ao~q ),
	.D(\top|ALU|Add1|auto_generated|result_int[5]~10_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[4]~20_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[4]~20 .mask = 16'hAF23;
defparam \top|regA|a_bus[4]~20 .mode = "logic";
defparam \top|regA|a_bus[4]~20 .modeMux = 1'b0;
defparam \top|regA|a_bus[4]~20 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[4]~20 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[4]~20 .BypassEn = 1'b0;
defparam \top|regA|a_bus[4]~20 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[4]~20 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[4]~20 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[4]~20 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[4]~20 .coord_x = 8;
defparam \top|regA|a_bus[4]~20 .coord_y = 4;
defparam \top|regA|a_bus[4]~20 .coord_z = 14;
// Location: LCCOMB_X8_Y4_N30
// alta_lcell_comb \top|ALU|WideOr0~1 (
alta_slice \top|ALU|WideOr0~1 (
	.A(\top|ALU|Add1|auto_generated|result_int[5]~10_combout ),
	.B(vcc),
	.C(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.D(\top|ALU|WideOr0~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|ALU|WideOr0~1_combout ),
	.Cout(),
	.Q());
defparam \top|ALU|WideOr0~1 .mask = 16'hFFFA;
defparam \top|ALU|WideOr0~1 .mode = "logic";
defparam \top|ALU|WideOr0~1 .modeMux = 1'b0;
defparam \top|ALU|WideOr0~1 .FeedbackMux = 1'b0;
defparam \top|ALU|WideOr0~1 .ShiftMux = 1'b0;
defparam \top|ALU|WideOr0~1 .BypassEn = 1'b0;
defparam \top|ALU|WideOr0~1 .CarryEnb = 1'b1;
defparam \top|ALU|WideOr0~1 .AsyncResetMux = 2'bxx;
defparam \top|ALU|WideOr0~1 .SyncResetMux = 2'bxx;
defparam \top|ALU|WideOr0~1 .SyncLoadMux = 2'bxx;
defparam \top|ALU|WideOr0~1 .coord_x = 8;
defparam \top|ALU|WideOr0~1 .coord_y = 4;
defparam \top|ALU|WideOr0~1 .coord_z = 15;
// Location: LCCOMB_X8_Y4_N4
// alta_lcell_comb \top|ALU|Add1|auto_generated|result_int[1]~2 (
// Location: FF_X8_Y4_N4
// alta_lcell_ff \top|regA|a_reg[0] (
alta_slice \top|regA|a_reg[0] (
	.A(\top|ALU|Add1|auto_generated|_~0_combout ),
	.B(\top|regA|a_reg [0]),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(vcc),
	.Cin(\top|ALU|Add1|auto_generated|result_int[0]~1_cout ),
	.Qin(\top|regA|a_reg [0]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ai~q_X8_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y4_INV ),
	.SyncReset(SyncReset_X8_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y4_VCC),
	.LutOut(\top|ALU|Add1|auto_generated|result_int[1]~2_combout ),
	.Cout(\top|ALU|Add1|auto_generated|result_int[1]~3 ),
	.Q(\top|regA|a_reg [0]));
defparam \top|regA|a_reg[0] .mask = 16'h9617;
defparam \top|regA|a_reg[0] .mode = "ripple";
defparam \top|regA|a_reg[0] .modeMux = 1'b1;
defparam \top|regA|a_reg[0] .FeedbackMux = 1'b0;
defparam \top|regA|a_reg[0] .ShiftMux = 1'b0;
defparam \top|regA|a_reg[0] .BypassEn = 1'b1;
defparam \top|regA|a_reg[0] .CarryEnb = 1'b0;
defparam \top|regA|a_reg[0] .AsyncResetMux = 2'b11;
defparam \top|regA|a_reg[0] .SyncResetMux = 2'b00;
defparam \top|regA|a_reg[0] .SyncLoadMux = 2'b01;
defparam \top|regA|a_reg[0] .coord_x = 8;
defparam \top|regA|a_reg[0] .coord_y = 4;
defparam \top|regA|a_reg[0] .coord_z = 2;
// Location: LCCOMB_X8_Y4_N6
// alta_lcell_comb \top|ALU|Add1|auto_generated|result_int[2]~4 (
// Location: FF_X8_Y4_N6
// alta_lcell_ff \top|regA|a_reg[1] (
alta_slice \top|regA|a_reg[1] (
	.A(\top|regA|a_reg [1]),
	.B(\top|ALU|Add1|auto_generated|_~1_combout ),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(vcc),
	.Cin(\top|ALU|Add1|auto_generated|result_int[1]~3 ),
	.Qin(\top|regA|a_reg [1]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ai~q_X8_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y4_INV ),
	.SyncReset(SyncReset_X8_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y4_VCC),
	.LutOut(\top|ALU|Add1|auto_generated|result_int[2]~4_combout ),
	.Cout(\top|ALU|Add1|auto_generated|result_int[2]~5 ),
	.Q(\top|regA|a_reg [1]));
defparam \top|regA|a_reg[1] .mask = 16'h698E;
defparam \top|regA|a_reg[1] .mode = "ripple";
defparam \top|regA|a_reg[1] .modeMux = 1'b1;
defparam \top|regA|a_reg[1] .FeedbackMux = 1'b0;
defparam \top|regA|a_reg[1] .ShiftMux = 1'b0;
defparam \top|regA|a_reg[1] .BypassEn = 1'b1;
defparam \top|regA|a_reg[1] .CarryEnb = 1'b0;
defparam \top|regA|a_reg[1] .AsyncResetMux = 2'b11;
defparam \top|regA|a_reg[1] .SyncResetMux = 2'b00;
defparam \top|regA|a_reg[1] .SyncLoadMux = 2'b01;
defparam \top|regA|a_reg[1] .coord_x = 8;
defparam \top|regA|a_reg[1] .coord_y = 4;
defparam \top|regA|a_reg[1] .coord_z = 3;
// Location: LCCOMB_X8_Y4_N8
// alta_lcell_comb \top|ALU|Add1|auto_generated|result_int[3]~6 (
// Location: FF_X8_Y4_N8
// alta_lcell_ff \top|regA|a_reg[2] (
alta_slice \top|regA|a_reg[2] (
	.A(\top|regA|a_reg [2]),
	.B(\top|ALU|Add1|auto_generated|_~2_combout ),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(vcc),
	.Cin(\top|ALU|Add1|auto_generated|result_int[2]~5 ),
	.Qin(\top|regA|a_reg [2]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ai~q_X8_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y4_INV ),
	.SyncReset(SyncReset_X8_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y4_VCC),
	.LutOut(\top|ALU|Add1|auto_generated|result_int[3]~6_combout ),
	.Cout(\top|ALU|Add1|auto_generated|result_int[3]~7 ),
	.Q(\top|regA|a_reg [2]));
defparam \top|regA|a_reg[2] .mask = 16'h9617;
defparam \top|regA|a_reg[2] .mode = "ripple";
defparam \top|regA|a_reg[2] .modeMux = 1'b1;
defparam \top|regA|a_reg[2] .FeedbackMux = 1'b0;
defparam \top|regA|a_reg[2] .ShiftMux = 1'b0;
defparam \top|regA|a_reg[2] .BypassEn = 1'b1;
defparam \top|regA|a_reg[2] .CarryEnb = 1'b0;
defparam \top|regA|a_reg[2] .AsyncResetMux = 2'b11;
defparam \top|regA|a_reg[2] .SyncResetMux = 2'b00;
defparam \top|regA|a_reg[2] .SyncLoadMux = 2'b01;

defparam \top|regA|a_reg[2] .coord_x = 8;
defparam \top|regA|a_reg[2] .coord_y = 4;
defparam \top|regA|a_reg[2] .coord_z = 4;
// Location: CLKENCTRL_X8_Y4_N0
alta_clkenctrl clken_ctrl_X8_Y4_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|cu_ai~q ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ai~q_X8_Y4_SIG_SIG ));
defparam clken_ctrl_X8_Y4_N0.ClkMux = 2'b10;
defparam clken_ctrl_X8_Y4_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X8_Y4_N0.coord_x = 8;
defparam clken_ctrl_X8_Y4_N0.coord_y = 4;
defparam clken_ctrl_X8_Y4_N0.coord_z = 0;
// Location: ASYNCCTRL_X8_Y4_N0
alta_asyncctrl asyncreset_ctrl_X8_Y4_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y4_INV ));
defparam asyncreset_ctrl_X8_Y4_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X8_Y4_N0.coord_x = 8;
defparam asyncreset_ctrl_X8_Y4_N0.coord_y = 4;
defparam asyncreset_ctrl_X8_Y4_N0.coord_z = 0;
// Location: CLKENCTRL_X8_Y4_N1
alta_clkenctrl clken_ctrl_X8_Y4_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|cu_eo~q ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_eo~q_X8_Y4_SIG_SIG ));
defparam clken_ctrl_X8_Y4_N1.ClkMux = 2'b10;
defparam clken_ctrl_X8_Y4_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X8_Y4_N1.coord_x = 8;
defparam clken_ctrl_X8_Y4_N1.coord_y = 4;
defparam clken_ctrl_X8_Y4_N1.coord_z = 1;
// Location: SYNCCTRL_X8_Y4_N0
alta_syncctrl syncreset_ctrl_X8_Y4(.Din(), .Dout(SyncReset_X8_Y4_GND));
defparam syncreset_ctrl_X8_Y4.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X8_Y4.coord_x = 8;
defparam syncreset_ctrl_X8_Y4.coord_y = 4;
defparam syncreset_ctrl_X8_Y4.coord_z = 0;
// Location: SYNCCTRL_X8_Y4_N1
alta_syncctrl syncload_ctrl_X8_Y4(.Din(), .Dout(SyncLoad_X8_Y4_VCC));
defparam syncload_ctrl_X8_Y4.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X8_Y4.coord_x = 8;
defparam syncload_ctrl_X8_Y4.coord_y = 4;
defparam syncload_ctrl_X8_Y4.coord_z = 1;
// Location: LCCOMB_X8_Y5_N12
// alta_lcell_comb \top|RAM|Mux1~2 (
alta_slice \top|RAM|Mux1~2 (
	.A(\top|RAM|memory[0][6]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|RAM|memory[4][6]~q ),
	.D(\top|MAR|mar_add_4 [3]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux1~2_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux1~2 .mask = 16'hCC2E;
defparam \top|RAM|Mux1~2 .mode = "logic";
defparam \top|RAM|Mux1~2 .modeMux = 1'b0;
defparam \top|RAM|Mux1~2 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux1~2 .ShiftMux = 1'b0;
defparam \top|RAM|Mux1~2 .BypassEn = 1'b0;
defparam \top|RAM|Mux1~2 .CarryEnb = 1'b1;
defparam \top|RAM|Mux1~2 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux1~2 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux1~2 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux1~2 .coord_x = 8;
defparam \top|RAM|Mux1~2 .coord_y = 5;
defparam \top|RAM|Mux1~2 .coord_z = 6;
// Location: FF_X8_Y5_N18
// alta_lcell_ff \top|RAM|memory[0][6] (
// Location: LCCOMB_X8_Y5_N18
// alta_lcell_comb \top|regA|a_bus[6]~29_Duplicate (
alta_slice \top|RAM|memory[0][6] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[6]~28_combout ),
	.C(\top|ALU|Add1|auto_generated|result_int[7]~14_combout ),
	.D(\top|regA|a_bus[6]~24_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[0][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~22_combout_X8_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[6]~29_Duplicate_54 ),
	.Cout(),
	.Q(\top|RAM|memory[0][6]~q ));
defparam \top|RAM|memory[0][6] .mask = 16'hC400;
defparam \top|RAM|memory[0][6] .mode = "logic";
defparam \top|RAM|memory[0][6] .modeMux = 1'b0;
defparam \top|RAM|memory[0][6] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[0][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[0][6] .BypassEn = 1'b0;
defparam \top|RAM|memory[0][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[0][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[0][6] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[0][6] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[0][6] .coord_x = 8;
defparam \top|RAM|memory[0][6] .coord_y = 5;
defparam \top|RAM|memory[0][6] .coord_z = 9;
// Location: FF_X8_Y5_N20
// alta_lcell_ff \top|RAM|memory[5][4] (
// Location: LCCOMB_X8_Y5_N20
// alta_lcell_comb \top|regA|a_bus[4]~21_Duplicate_45 (
alta_slice \top|RAM|memory[5][4] (
	.A(vcc),
	.B(\top|CU|cu_ro~q ),
	.C(\top|RAM|Mux3~9_combout ),
	.D(\top|regA|a_bus[4]~20_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[5][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~1_combout_X8_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[4]~21_Duplicate_46 ),
	.Cout(),
	.Q(\top|RAM|memory[5][4]~q ));
defparam \top|RAM|memory[5][4] .mask = 16'hF300;
defparam \top|RAM|memory[5][4] .mode = "logic";
defparam \top|RAM|memory[5][4] .modeMux = 1'b0;
defparam \top|RAM|memory[5][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[5][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[5][4] .BypassEn = 1'b0;
defparam \top|RAM|memory[5][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[5][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[5][4] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[5][4] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[5][4] .coord_x = 8;
defparam \top|RAM|memory[5][4] .coord_y = 5;
defparam \top|RAM|memory[5][4] .coord_z = 10;
// Location: FF_X8_Y5_N22
// alta_lcell_ff \top|RAM|memory[5][6] (
// Location: LCCOMB_X8_Y5_N22
// alta_lcell_comb \top|RAM|memory[5][6]~30 (
alta_slice \top|RAM|memory[5][6] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[6]~29_Duplicate_54 ),
	.Cin(),
	.Qin(\top|RAM|memory[5][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~1_combout_X8_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[5][6]~30_combout ),
	.Cout(),
	.Q(\top|RAM|memory[5][6]~q ));
defparam \top|RAM|memory[5][6] .mask = 16'h00FF;
defparam \top|RAM|memory[5][6] .mode = "logic";
defparam \top|RAM|memory[5][6] .modeMux = 1'b0;
defparam \top|RAM|memory[5][6] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[5][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[5][6] .BypassEn = 1'b0;
defparam \top|RAM|memory[5][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[5][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[5][6] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[5][6] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[5][6] .coord_x = 8;
defparam \top|RAM|memory[5][6] .coord_y = 5;
defparam \top|RAM|memory[5][6] .coord_z = 11;
// Location: LCCOMB_X8_Y5_N24
// alta_lcell_comb \top|RAM|Mux3~4 (
alta_slice \top|RAM|Mux3~4 (
	.A(\top|RAM|memory[0][4]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|MAR|mar_add_4 [3]),
	.D(\top|RAM|memory[4][4]~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux3~4_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux3~4 .mask = 16'hC1CD;
defparam \top|RAM|Mux3~4 .mode = "logic";
defparam \top|RAM|Mux3~4 .modeMux = 1'b0;
defparam \top|RAM|Mux3~4 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux3~4 .ShiftMux = 1'b0;
defparam \top|RAM|Mux3~4 .BypassEn = 1'b0;
defparam \top|RAM|Mux3~4 .CarryEnb = 1'b1;
defparam \top|RAM|Mux3~4 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~4 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~4 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux3~4 .coord_x = 8;
defparam \top|RAM|Mux3~4 .coord_y = 5;
defparam \top|RAM|Mux3~4 .coord_z = 12;
// Location: LCCOMB_X8_Y5_N26
// alta_lcell_comb \top|RAM|Mux3~2 (
alta_slice \top|RAM|Mux3~2 (
	.A(\top|RAM|memory[1][4]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|MAR|mar_add_4 [3]),
	.D(\top|RAM|memory[5][4]~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux3~2_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux3~2 .mask = 16'hCEC2;
defparam \top|RAM|Mux3~2 .mode = "logic";
defparam \top|RAM|Mux3~2 .modeMux = 1'b0;
defparam \top|RAM|Mux3~2 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux3~2 .ShiftMux = 1'b0;
defparam \top|RAM|Mux3~2 .BypassEn = 1'b0;
defparam \top|RAM|Mux3~2 .CarryEnb = 1'b1;
defparam \top|RAM|Mux3~2 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~2 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~2 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux3~2 .coord_x = 8;
defparam \top|RAM|Mux3~2 .coord_y = 5;
defparam \top|RAM|Mux3~2 .coord_z = 13;
// Location: FF_X8_Y5_N28
// alta_lcell_ff \top|RAM|memory[5][3] (
// Location: LCCOMB_X8_Y5_N28
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate_92 (
alta_slice \top|RAM|memory[5][3] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.C(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.D(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.Cin(),
	.Qin(\top|RAM|memory[5][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~1_combout_X8_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_93 ),
	.Cout(),
	.Q(\top|RAM|memory[5][3]~q ));
defparam \top|RAM|memory[5][3] .mask = 16'hFDCC;
defparam \top|RAM|memory[5][3] .mode = "logic";
defparam \top|RAM|memory[5][3] .modeMux = 1'b0;
defparam \top|RAM|memory[5][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[5][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[5][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[5][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[5][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[5][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[5][3] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[5][3] .coord_x = 8;
defparam \top|RAM|memory[5][3] .coord_y = 5;
defparam \top|RAM|memory[5][3] .coord_z = 14;
// Location: FF_X8_Y5_N30
// alta_lcell_ff \top|RAM|memory[0][4] (
// Location: LCCOMB_X8_Y5_N30
// alta_lcell_comb \top|RAM|memory[0][4]~21 (
alta_slice \top|RAM|memory[0][4] (
	.A(vcc),
	.B(\top|CU|cu_ro~q ),
	.C(\top|RAM|Mux3~9_combout ),
	.D(\top|regA|a_bus[4]~20_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[0][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~22_combout_X8_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[0][4]~21_combout ),
	.Cout(),
	.Q(\top|RAM|memory[0][4]~q ));
defparam \top|RAM|memory[0][4] .mask = 16'h0CFF;
defparam \top|RAM|memory[0][4] .mode = "logic";
defparam \top|RAM|memory[0][4] .modeMux = 1'b0;
defparam \top|RAM|memory[0][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[0][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[0][4] .BypassEn = 1'b0;
defparam \top|RAM|memory[0][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[0][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[0][4] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[0][4] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[0][4] .coord_x = 8;
defparam \top|RAM|memory[0][4] .coord_y = 5;
defparam \top|RAM|memory[0][4] .coord_z = 15;
// Location: LCCOMB_X8_Y5_N4
// alta_lcell_comb \top|RAM|Mux3~0 (
alta_slice \top|RAM|Mux3~0 (
	.A(\top|RAM|memory[2][4]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|MAR|mar_add_4 [3]),
	.D(\top|RAM|memory[6][4]~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux3~0_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux3~0 .mask = 16'hCEC2;
defparam \top|RAM|Mux3~0 .mode = "logic";
defparam \top|RAM|Mux3~0 .modeMux = 1'b0;
defparam \top|RAM|Mux3~0 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux3~0 .ShiftMux = 1'b0;
defparam \top|RAM|Mux3~0 .BypassEn = 1'b0;
defparam \top|RAM|Mux3~0 .CarryEnb = 1'b1;
defparam \top|RAM|Mux3~0 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~0 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~0 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux3~0 .coord_x = 8;
defparam \top|RAM|Mux3~0 .coord_y = 5;
defparam \top|RAM|Mux3~0 .coord_z = 2;
// Location: LCCOMB_X8_Y5_N6
// alta_lcell_comb \top|RAM|Mux1~3 (
alta_slice \top|RAM|Mux1~3 (
	.A(\top|RAM|memory[12][6]~q ),
	.B(\top|RAM|memory[8][6]~q ),
	.C(\top|MAR|mar_add_4 [3]),
	.D(\top|RAM|Mux1~2_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux1~3_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux1~3 .mask = 16'hAFC0;
defparam \top|RAM|Mux1~3 .mode = "logic";
defparam \top|RAM|Mux1~3 .modeMux = 1'b0;
defparam \top|RAM|Mux1~3 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux1~3 .ShiftMux = 1'b0;
defparam \top|RAM|Mux1~3 .BypassEn = 1'b0;
defparam \top|RAM|Mux1~3 .CarryEnb = 1'b1;
defparam \top|RAM|Mux1~3 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux1~3 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux1~3 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux1~3 .coord_x = 8;
defparam \top|RAM|Mux1~3 .coord_y = 5;
defparam \top|RAM|Mux1~3 .coord_z = 3;
// Location: LCCOMB_X8_Y5_N8
// alta_lcell_comb \top|RAM|Mux3~5 (
alta_slice \top|RAM|Mux3~5 (
	.A(\top|MAR|mar_add_4 [3]),
	.B(\top|RAM|Mux3~4_combout ),
	.C(\top|RAM|memory[8][4]~q ),
	.D(\top|RAM|memory[12][4]~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux3~5_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux3~5 .mask = 16'h64EC;
defparam \top|RAM|Mux3~5 .mode = "logic";
defparam \top|RAM|Mux3~5 .modeMux = 1'b0;
defparam \top|RAM|Mux3~5 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux3~5 .ShiftMux = 1'b0;
defparam \top|RAM|Mux3~5 .BypassEn = 1'b0;
defparam \top|RAM|Mux3~5 .CarryEnb = 1'b1;
defparam \top|RAM|Mux3~5 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~5 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~5 .SyncLoadMux = 2'bxx;

defparam \top|RAM|Mux3~5 .coord_x = 8;
defparam \top|RAM|Mux3~5 .coord_y = 5;
defparam \top|RAM|Mux3~5 .coord_z = 4;
// Location: CLKENCTRL_X8_Y5_N0
alta_clkenctrl clken_ctrl_X8_Y5_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~22_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~22_combout_X8_Y5_SIG_SIG ));
defparam clken_ctrl_X8_Y5_N0.ClkMux = 2'b10;
defparam clken_ctrl_X8_Y5_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X8_Y5_N0.coord_x = 8;
defparam clken_ctrl_X8_Y5_N0.coord_y = 5;
defparam clken_ctrl_X8_Y5_N0.coord_z = 0;
// Location: ASYNCCTRL_X8_Y5_N0
alta_asyncctrl asyncreset_ctrl_X8_Y5_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y5_INV ));
defparam asyncreset_ctrl_X8_Y5_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X8_Y5_N0.coord_x = 8;
defparam asyncreset_ctrl_X8_Y5_N0.coord_y = 5;
defparam asyncreset_ctrl_X8_Y5_N0.coord_z = 0;
// Location: CLKENCTRL_X8_Y5_N1
alta_clkenctrl clken_ctrl_X8_Y5_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~1_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~1_combout_X8_Y5_SIG_SIG ));
defparam clken_ctrl_X8_Y5_N1.ClkMux = 2'b10;
defparam clken_ctrl_X8_Y5_N1.ClkEnMux = 2'b10;
defparam clken_ctrl_X8_Y5_N1.coord_x = 8;
defparam clken_ctrl_X8_Y5_N1.coord_y = 5;
defparam clken_ctrl_X8_Y5_N1.coord_z = 1;
// Location: LCCOMB_X8_Y6_N12
// alta_lcell_comb \top|RAM|Mux3~6 (
alta_slice \top|RAM|Mux3~6 (
	.A(\top|RAM|Mux3~3_combout ),
	.B(\top|MAR|mar_add_4 [0]),
	.C(\top|MAR|mar_add_4 [1]),
	.D(\top|RAM|Mux3~5_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux3~6_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux3~6 .mask = 16'hCBC8;
defparam \top|RAM|Mux3~6 .mode = "logic";
defparam \top|RAM|Mux3~6 .modeMux = 1'b0;
defparam \top|RAM|Mux3~6 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux3~6 .ShiftMux = 1'b0;
defparam \top|RAM|Mux3~6 .BypassEn = 1'b0;
defparam \top|RAM|Mux3~6 .CarryEnb = 1'b1;
defparam \top|RAM|Mux3~6 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~6 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~6 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux3~6 .coord_x = 8;
defparam \top|RAM|Mux3~6 .coord_y = 6;
defparam \top|RAM|Mux3~6 .coord_z = 6;
// Location: LCCOMB_X8_Y6_N14
// alta_lcell_comb \top|RAM|Mux4~1 (
// Location: FF_X8_Y6_N14
// alta_lcell_ff \top|RAM|memory[10][3] (
alta_slice \top|RAM|memory[10][3] (
	.A(\top|MAR|mar_add_4 [1]),
	.B(\top|RAM|Mux4~0_combout ),
	.C(\top|regA|a_bus[3]~19_Duplicate_83 ),
	.D(\top|RAM|memory[11][3]~q ),
	.Cin(),
	.Qin(\top|RAM|memory[10][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~13_combout_X8_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y6_INV ),
	.SyncReset(SyncReset_X8_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y6_VCC),
	.LutOut(\top|RAM|Mux4~1_combout ),
	.Cout(),
	.Q(\top|RAM|memory[10][3]~q ));
defparam \top|RAM|memory[10][3] .mask = 16'hEC64;
defparam \top|RAM|memory[10][3] .mode = "logic";
defparam \top|RAM|memory[10][3] .modeMux = 1'b0;
defparam \top|RAM|memory[10][3] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[10][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[10][3] .BypassEn = 1'b1;
defparam \top|RAM|memory[10][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[10][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[10][3] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[10][3] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[10][3] .coord_x = 8;
defparam \top|RAM|memory[10][3] .coord_y = 6;
defparam \top|RAM|memory[10][3] .coord_z = 7;
// Location: LCCOMB_X8_Y6_N16
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate_82 (
alta_slice \top|regA|a_bus[3]~19_Duplicate_82 (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.C(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.D(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_83 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[3]~19_Duplicate_82 .mask = 16'hFDCC;
defparam \top|regA|a_bus[3]~19_Duplicate_82 .mode = "logic";
defparam \top|regA|a_bus[3]~19_Duplicate_82 .modeMux = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_82 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_82 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_82 .BypassEn = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_82 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[3]~19_Duplicate_82 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_Duplicate_82 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_Duplicate_82 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_Duplicate_82 .coord_x = 8;
defparam \top|regA|a_bus[3]~19_Duplicate_82 .coord_y = 6;
defparam \top|regA|a_bus[3]~19_Duplicate_82 .coord_z = 8;
// Location: FF_X8_Y6_N18
// alta_lcell_ff \top|out|out_io[4] (
// Location: LCCOMB_X8_Y6_N18
// alta_lcell_comb \top|out|out_io[4]~feeder (
alta_slice \top|out|out_io[4] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[4]~21_Duplicate_40 ),
	.Cin(),
	.Qin(\top|out|out_io [4]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_oi~q_X8_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|out|out_io[4]~feeder_combout ),
	.Cout(),
	.Q(\top|out|out_io [4]));
defparam \top|out|out_io[4] .mask = 16'hFF00;
defparam \top|out|out_io[4] .mode = "logic";
defparam \top|out|out_io[4] .modeMux = 1'b0;
defparam \top|out|out_io[4] .FeedbackMux = 1'b0;
defparam \top|out|out_io[4] .ShiftMux = 1'b0;
defparam \top|out|out_io[4] .BypassEn = 1'b0;
defparam \top|out|out_io[4] .CarryEnb = 1'b1;
defparam \top|out|out_io[4] .AsyncResetMux = 2'b11;
defparam \top|out|out_io[4] .SyncResetMux = 2'bxx;
defparam \top|out|out_io[4] .SyncLoadMux = 2'bxx;
defparam \top|out|out_io[4] .coord_x = 8;
defparam \top|out|out_io[4] .coord_y = 6;
defparam \top|out|out_io[4] .coord_z = 9;
// Location: FF_X8_Y6_N2
// alta_lcell_ff \top|out|out_io[6] (
// Location: LCCOMB_X8_Y6_N2
// alta_lcell_comb \top|regA|a_bus[6]~29_Duplicate_125 (
alta_slice \top|out|out_io[6] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[6]~28_combout ),
	.C(\top|regA|a_bus[6]~24_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[7]~14_combout ),
	.Cin(),
	.Qin(\top|out|out_io [6]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_oi~q_X8_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[6]~29_Duplicate_126 ),
	.Cout(),
	.Q(\top|out|out_io [6]));
defparam \top|out|out_io[6] .mask = 16'hC040;
defparam \top|out|out_io[6] .mode = "logic";
defparam \top|out|out_io[6] .modeMux = 1'b0;
defparam \top|out|out_io[6] .FeedbackMux = 1'b0;
defparam \top|out|out_io[6] .ShiftMux = 1'b0;
defparam \top|out|out_io[6] .BypassEn = 1'b0;
defparam \top|out|out_io[6] .CarryEnb = 1'b1;
defparam \top|out|out_io[6] .AsyncResetMux = 2'b11;
defparam \top|out|out_io[6] .SyncResetMux = 2'bxx;
defparam \top|out|out_io[6] .SyncLoadMux = 2'bxx;
defparam \top|out|out_io[6] .coord_x = 8;
defparam \top|out|out_io[6] .coord_y = 6;
defparam \top|out|out_io[6] .coord_z = 1;
// Location: LCCOMB_X8_Y6_N20
// alta_lcell_comb \top|regA|a_bus[6]~28 (
alta_slice \top|regA|a_bus[6]~28 (
	.A(\top|CU|cu_ro~q ),
	.B(\top|regA|a_bus[6]~25_combout ),
	.C(\top|regA|a_bus[6]~27_combout ),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[6]~28_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[6]~28 .mask = 16'hF5DD;
defparam \top|regA|a_bus[6]~28 .mode = "logic";
defparam \top|regA|a_bus[6]~28 .modeMux = 1'b0;
defparam \top|regA|a_bus[6]~28 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[6]~28 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[6]~28 .BypassEn = 1'b0;
defparam \top|regA|a_bus[6]~28 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[6]~28 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[6]~28 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[6]~28 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[6]~28 .coord_x = 8;
defparam \top|regA|a_bus[6]~28 .coord_y = 6;
defparam \top|regA|a_bus[6]~28 .coord_z = 10;
// Location: FF_X8_Y6_N22
// alta_lcell_ff \top|out|out_io[7] (
// Location: LCCOMB_X8_Y6_N22
// alta_lcell_comb \top|regA|a_bus[7]~35_Duplicate_74 (
alta_slice \top|out|out_io[7] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[7]~30_combout ),
	.C(\top|regA|a_bus[7]~34_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(\top|out|out_io [7]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_oi~q_X8_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_Duplicate_75 ),
	.Cout(),
	.Q(\top|out|out_io [7]));
defparam \top|out|out_io[7] .mask = 16'hC040;
defparam \top|out|out_io[7] .mode = "logic";
defparam \top|out|out_io[7] .modeMux = 1'b0;
defparam \top|out|out_io[7] .FeedbackMux = 1'b0;
defparam \top|out|out_io[7] .ShiftMux = 1'b0;
defparam \top|out|out_io[7] .BypassEn = 1'b0;
defparam \top|out|out_io[7] .CarryEnb = 1'b1;
defparam \top|out|out_io[7] .AsyncResetMux = 2'b11;
defparam \top|out|out_io[7] .SyncResetMux = 2'bxx;
defparam \top|out|out_io[7] .SyncLoadMux = 2'bxx;
defparam \top|out|out_io[7] .coord_x = 8;
defparam \top|out|out_io[7] .coord_y = 6;
defparam \top|out|out_io[7] .coord_z = 11;
// Location: FF_X8_Y6_N26
// alta_lcell_ff \top|out|out_io[3] (
// Location: LCCOMB_X8_Y6_N26
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate (
alta_slice \top|out|out_io[3] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.C(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.D(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.Cin(),
	.Qin(\top|out|out_io [3]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_oi~q_X8_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_65 ),
	.Cout(),
	.Q(\top|out|out_io [3]));
defparam \top|out|out_io[3] .mask = 16'hFDCC;
defparam \top|out|out_io[3] .mode = "logic";
defparam \top|out|out_io[3] .modeMux = 1'b0;
defparam \top|out|out_io[3] .FeedbackMux = 1'b0;
defparam \top|out|out_io[3] .ShiftMux = 1'b0;
defparam \top|out|out_io[3] .BypassEn = 1'b0;
defparam \top|out|out_io[3] .CarryEnb = 1'b1;
defparam \top|out|out_io[3] .AsyncResetMux = 2'b11;
defparam \top|out|out_io[3] .SyncResetMux = 2'bxx;
defparam \top|out|out_io[3] .SyncLoadMux = 2'bxx;
defparam \top|out|out_io[3] .coord_x = 8;
defparam \top|out|out_io[3] .coord_y = 6;
defparam \top|out|out_io[3] .coord_z = 13;
// Location: FF_X8_Y6_N28
// alta_lcell_ff \top|out|out_io[0] (
// Location: LCCOMB_X8_Y6_N28
// alta_lcell_comb \top|regA|a_bus[6]~25 (
alta_slice \top|out|out_io[0] (
	.A(\top|MAR|mar_add_4 [1]),
	.B(\top|RAM|Mux1~1_combout ),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(\top|RAM|Mux1~3_combout ),
	.Cin(),
	.Qin(\top|out|out_io [0]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_oi~q_X8_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y6_INV ),
	.SyncReset(SyncReset_X8_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X8_Y6_VCC),
	.LutOut(\top|regA|a_bus[6]~25_combout ),
	.Cout(),
	.Q(\top|out|out_io [0]));
defparam \top|out|out_io[0] .mask = 16'hDD88;
defparam \top|out|out_io[0] .mode = "logic";
defparam \top|out|out_io[0] .modeMux = 1'b0;
defparam \top|out|out_io[0] .FeedbackMux = 1'b0;
defparam \top|out|out_io[0] .ShiftMux = 1'b0;
defparam \top|out|out_io[0] .BypassEn = 1'b1;
defparam \top|out|out_io[0] .CarryEnb = 1'b1;
defparam \top|out|out_io[0] .AsyncResetMux = 2'b11;
defparam \top|out|out_io[0] .SyncResetMux = 2'b00;
defparam \top|out|out_io[0] .SyncLoadMux = 2'b01;
defparam \top|out|out_io[0] .coord_x = 8;
defparam \top|out|out_io[0] .coord_y = 6;
defparam \top|out|out_io[0] .coord_z = 14;
// Location: LCCOMB_X8_Y6_N30
// alta_lcell_comb \top|RAM|Mux3~9 (
alta_slice \top|RAM|Mux3~9 (
	.A(\top|MAR|mar_add_4 [1]),
	.B(\top|RAM|Mux3~8_combout ),
	.C(\top|RAM|Mux3~1_combout ),
	.D(\top|RAM|Mux3~6_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux3~9_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux3~9 .mask = 16'hDDA0;
defparam \top|RAM|Mux3~9 .mode = "logic";
defparam \top|RAM|Mux3~9 .modeMux = 1'b0;
defparam \top|RAM|Mux3~9 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux3~9 .ShiftMux = 1'b0;
defparam \top|RAM|Mux3~9 .BypassEn = 1'b0;
defparam \top|RAM|Mux3~9 .CarryEnb = 1'b1;
defparam \top|RAM|Mux3~9 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~9 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~9 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux3~9 .coord_x = 8;
defparam \top|RAM|Mux3~9 .coord_y = 6;
defparam \top|RAM|Mux3~9 .coord_z = 15;
// Location: FF_X8_Y6_N4
// alta_lcell_ff \top|out|out_io[5] (
// Location: LCCOMB_X8_Y6_N4
// alta_lcell_comb \top|regA|a_bus[5]~23_Duplicate_119 (
alta_slice \top|out|out_io[5] (
	.A(\top|CU|cu_eo~q ),
	.B(vcc),
	.C(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(\top|out|out_io [5]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_oi~q_X8_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[5]~23_Duplicate_120 ),
	.Cout(),
	.Q(\top|out|out_io [5]));
defparam \top|out|out_io[5] .mask = 16'hF050;
defparam \top|out|out_io[5] .mode = "logic";
defparam \top|out|out_io[5] .modeMux = 1'b0;
defparam \top|out|out_io[5] .FeedbackMux = 1'b0;
defparam \top|out|out_io[5] .ShiftMux = 1'b0;
defparam \top|out|out_io[5] .BypassEn = 1'b0;
defparam \top|out|out_io[5] .CarryEnb = 1'b1;
defparam \top|out|out_io[5] .AsyncResetMux = 2'b11;
defparam \top|out|out_io[5] .SyncResetMux = 2'bxx;
defparam \top|out|out_io[5] .SyncLoadMux = 2'bxx;
defparam \top|out|out_io[5] .coord_x = 8;
defparam \top|out|out_io[5] .coord_y = 6;
defparam \top|out|out_io[5] .coord_z = 2;
// Location: FF_X8_Y6_N6
// alta_lcell_ff \top|RAM|memory[10][4] (
// Location: LCCOMB_X8_Y6_N6
// alta_lcell_comb \top|regA|a_bus[4]~21_Duplicate (
alta_slice \top|RAM|memory[10][4] (
	.A(vcc),
	.B(\top|RAM|Mux3~9_combout ),
	.C(\top|CU|cu_ro~q ),
	.D(\top|regA|a_bus[4]~20_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[10][4]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~13_combout_X8_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y6_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[4]~21_Duplicate_40 ),
	.Cout(),
	.Q(\top|RAM|memory[10][4]~q ));
defparam \top|RAM|memory[10][4] .mask = 16'hCF00;
defparam \top|RAM|memory[10][4] .mode = "logic";
defparam \top|RAM|memory[10][4] .modeMux = 1'b0;
defparam \top|RAM|memory[10][4] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[10][4] .ShiftMux = 1'b0;
defparam \top|RAM|memory[10][4] .BypassEn = 1'b0;
defparam \top|RAM|memory[10][4] .CarryEnb = 1'b1;
defparam \top|RAM|memory[10][4] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[10][4] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[10][4] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[10][4] .coord_x = 8;
defparam \top|RAM|memory[10][4] .coord_y = 6;
defparam \top|RAM|memory[10][4] .coord_z = 3;
// Location: LCCOMB_X8_Y6_N8
// alta_lcell_comb \top|RAM|Mux3~1 (
alta_slice \top|RAM|Mux3~1 (
	.A(\top|MAR|mar_add_4 [3]),
	.B(\top|RAM|Mux3~0_combout ),
	.C(\top|RAM|memory[14][4]~q ),
	.D(\top|RAM|memory[10][4]~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux3~1_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux3~1 .mask = 16'hE6C4;
defparam \top|RAM|Mux3~1 .mode = "logic";
defparam \top|RAM|Mux3~1 .modeMux = 1'b0;
defparam \top|RAM|Mux3~1 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux3~1 .ShiftMux = 1'b0;
defparam \top|RAM|Mux3~1 .BypassEn = 1'b0;
defparam \top|RAM|Mux3~1 .CarryEnb = 1'b1;
defparam \top|RAM|Mux3~1 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~1 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux3~1 .SyncLoadMux = 2'bxx;

defparam \top|RAM|Mux3~1 .coord_x = 8;
defparam \top|RAM|Mux3~1 .coord_y = 6;
defparam \top|RAM|Mux3~1 .coord_z = 4;
// Location: CLKENCTRL_X8_Y6_N0
alta_clkenctrl clken_ctrl_X8_Y6_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~13_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~13_combout_X8_Y6_SIG_SIG ));
defparam clken_ctrl_X8_Y6_N0.ClkMux = 2'b10;
defparam clken_ctrl_X8_Y6_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X8_Y6_N0.coord_x = 8;
defparam clken_ctrl_X8_Y6_N0.coord_y = 6;
defparam clken_ctrl_X8_Y6_N0.coord_z = 0;
// Location: ASYNCCTRL_X8_Y6_N0
alta_asyncctrl asyncreset_ctrl_X8_Y6_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X8_Y6_INV ));
defparam asyncreset_ctrl_X8_Y6_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X8_Y6_N0.coord_x = 8;
defparam asyncreset_ctrl_X8_Y6_N0.coord_y = 6;
defparam asyncreset_ctrl_X8_Y6_N0.coord_z = 0;
// Location: CLKENCTRL_X8_Y6_N1
alta_clkenctrl clken_ctrl_X8_Y6_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|cu_oi~q ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_oi~q_X8_Y6_SIG_SIG ));
defparam clken_ctrl_X8_Y6_N1.ClkMux = 2'b10;
defparam clken_ctrl_X8_Y6_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X8_Y6_N1.coord_x = 8;
defparam clken_ctrl_X8_Y6_N1.coord_y = 6;
defparam clken_ctrl_X8_Y6_N1.coord_z = 1;
// Location: SYNCCTRL_X8_Y6_N0
alta_syncctrl syncreset_ctrl_X8_Y6(.Din(), .Dout(SyncReset_X8_Y6_GND));
defparam syncreset_ctrl_X8_Y6.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X8_Y6.coord_x = 8;
defparam syncreset_ctrl_X8_Y6.coord_y = 6;
defparam syncreset_ctrl_X8_Y6.coord_z = 0;
// Location: SYNCCTRL_X8_Y6_N1
alta_syncctrl syncload_ctrl_X8_Y6(.Din(), .Dout(SyncLoad_X8_Y6_VCC));
defparam syncload_ctrl_X8_Y6.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X8_Y6.coord_x = 8;
defparam syncload_ctrl_X8_Y6.coord_y = 6;
defparam syncload_ctrl_X8_Y6.coord_z = 1;
// Location: FF_X9_Y2_N10
// alta_lcell_ff \top|RAM|memory[7][3] (
// Location: LCCOMB_X9_Y2_N10
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate_84 (
alta_slice \top|RAM|memory[7][3] (
	.A(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.D(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.Cin(),
	.Qin(\top|RAM|memory[7][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~7_combout_X9_Y2_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y2_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_85 ),
	.Cout(),
	.Q(\top|RAM|memory[7][3]~q ));
defparam \top|RAM|memory[7][3] .mask = 16'hFFA2;
defparam \top|RAM|memory[7][3] .mode = "logic";
defparam \top|RAM|memory[7][3] .modeMux = 1'b0;
defparam \top|RAM|memory[7][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[7][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[7][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[7][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[7][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[7][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[7][3] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[7][3] .coord_x = 9;
defparam \top|RAM|memory[7][3] .coord_y = 2;
defparam \top|RAM|memory[7][3] .coord_z = 5;
// Location: LCCOMB_X9_Y2_N14
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate_115 (
alta_slice \top|regA|a_bus[3]~19_Duplicate_115 (
	.A(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.D(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_116 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[3]~19_Duplicate_115 .mask = 16'hFFA2;
defparam \top|regA|a_bus[3]~19_Duplicate_115 .mode = "logic";
defparam \top|regA|a_bus[3]~19_Duplicate_115 .modeMux = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_115 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_115 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_115 .BypassEn = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_115 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[3]~19_Duplicate_115 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_Duplicate_115 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_Duplicate_115 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_Duplicate_115 .coord_x = 9;
defparam \top|regA|a_bus[3]~19_Duplicate_115 .coord_y = 2;
defparam \top|regA|a_bus[3]~19_Duplicate_115 .coord_z = 7;
// Location: LCCOMB_X9_Y2_N18
// alta_lcell_comb \top|regA|a_bus[3]~18_Duplicate (
alta_slice \top|regA|a_bus[3]~18_Duplicate (
	.A(\top|regA|a_bus[3]~15_combout ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.D(\top|regA|a_bus[3]~17_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~18_Duplicate_96 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[3]~18_Duplicate .mask = 16'hA200;
defparam \top|regA|a_bus[3]~18_Duplicate .mode = "logic";
defparam \top|regA|a_bus[3]~18_Duplicate .modeMux = 1'b0;
defparam \top|regA|a_bus[3]~18_Duplicate .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[3]~18_Duplicate .ShiftMux = 1'b0;
defparam \top|regA|a_bus[3]~18_Duplicate .BypassEn = 1'b0;
defparam \top|regA|a_bus[3]~18_Duplicate .CarryEnb = 1'b1;
defparam \top|regA|a_bus[3]~18_Duplicate .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~18_Duplicate .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~18_Duplicate .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[3]~18_Duplicate .coord_x = 9;
defparam \top|regA|a_bus[3]~18_Duplicate .coord_y = 2;
defparam \top|regA|a_bus[3]~18_Duplicate .coord_z = 9;
// Location: LCCOMB_X9_Y2_N22
// alta_lcell_comb \top|regA|a_bus[3]~19_RESYN12 (
alta_slice \top|regA|a_bus[3]~19_RESYN12 (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[3]~15_combout ),
	.D(\top|regA|a_bus[3]~17_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[3]~19_RESYN12 .mask = 16'hF000;
defparam \top|regA|a_bus[3]~19_RESYN12 .mode = "logic";
defparam \top|regA|a_bus[3]~19_RESYN12 .modeMux = 1'b0;
defparam \top|regA|a_bus[3]~19_RESYN12 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[3]~19_RESYN12 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[3]~19_RESYN12 .BypassEn = 1'b0;
defparam \top|regA|a_bus[3]~19_RESYN12 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[3]~19_RESYN12 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_RESYN12 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_RESYN12 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_RESYN12 .coord_x = 9;
defparam \top|regA|a_bus[3]~19_RESYN12 .coord_y = 2;
defparam \top|regA|a_bus[3]~19_RESYN12 .coord_z = 11;
// Location: LCCOMB_X9_Y2_N24
// alta_lcell_comb \top|regA|a_bus[3]~17 (
alta_slice \top|regA|a_bus[3]~17 (
	.A(\top|CU|cu_ro~q ),
	.B(\top|regA|a_reg [3]),
	.C(\top|regA|a_bus[3]~16_combout ),
	.D(\top|CU|cu_ao~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~17_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[3]~17 .mask = 16'hC4F5;
defparam \top|regA|a_bus[3]~17 .mode = "logic";
defparam \top|regA|a_bus[3]~17 .modeMux = 1'b0;
defparam \top|regA|a_bus[3]~17 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[3]~17 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[3]~17 .BypassEn = 1'b0;
defparam \top|regA|a_bus[3]~17 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[3]~17 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~17 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~17 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[3]~17 .coord_x = 9;
defparam \top|regA|a_bus[3]~17 .coord_y = 2;
defparam \top|regA|a_bus[3]~17 .coord_z = 12;
// Location: LCCOMB_X9_Y2_N26
// alta_lcell_comb \top|regA|a_bus[3]~16 (
alta_slice \top|regA|a_bus[3]~16 (
	.A(\top|RAM|Mux4~8_combout ),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|RAM|Mux4~6_combout ),
	.D(\top|RAM|Mux4~1_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~16_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[3]~16 .mask = 16'hBCB0;
defparam \top|regA|a_bus[3]~16 .mode = "logic";
defparam \top|regA|a_bus[3]~16 .modeMux = 1'b0;
defparam \top|regA|a_bus[3]~16 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[3]~16 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[3]~16 .BypassEn = 1'b0;
defparam \top|regA|a_bus[3]~16 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[3]~16 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~16 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~16 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[3]~16 .coord_x = 9;
defparam \top|regA|a_bus[3]~16 .coord_y = 2;
defparam \top|regA|a_bus[3]~16 .coord_z = 13;
// Location: LCCOMB_X9_Y2_N30
// alta_lcell_comb \top|regA|a_bus[3]~15 (
alta_slice \top|regA|a_bus[3]~15 (
	.A(\top|pc|pc_data [3]),
	.B(\top|CU|cu_co~q ),
	.C(\top|IR|ir_bus_s [3]),
	.D(\top|CU|cu_io~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~15_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[3]~15 .mask = 16'hB0BB;
defparam \top|regA|a_bus[3]~15 .mode = "logic";
defparam \top|regA|a_bus[3]~15 .modeMux = 1'b0;
defparam \top|regA|a_bus[3]~15 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[3]~15 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[3]~15 .BypassEn = 1'b0;
defparam \top|regA|a_bus[3]~15 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[3]~15 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~15 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~15 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[3]~15 .coord_x = 9;
defparam \top|regA|a_bus[3]~15 .coord_y = 2;
defparam \top|regA|a_bus[3]~15 .coord_z = 15;
// Location: FF_X9_Y2_N8
// alta_lcell_ff \top|RAM|memory[12][3] (
// Location: LCCOMB_X9_Y2_N8
// alta_lcell_comb \top|RAM|memory[12][3]~19 (
alta_slice \top|RAM|memory[12][3] (
	.A(vcc),
	.B(\top|CU|cu_co~q ),
	.C(\top|regA|a_bus[0]~5_combout ),
	.D(\top|regA|a_bus[3]~18_Duplicate_96 ),
	.Cin(),
	.Qin(\top|RAM|memory[12][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~10_combout_X9_Y2_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y2_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[12][3]~19_combout ),
	.Cout(),
	.Q(\top|RAM|memory[12][3]~q ));
defparam \top|RAM|memory[12][3] .mask = 16'h00FC;
defparam \top|RAM|memory[12][3] .mode = "logic";
defparam \top|RAM|memory[12][3] .modeMux = 1'b0;
defparam \top|RAM|memory[12][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[12][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[12][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[12][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[12][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[12][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[12][3] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[12][3] .coord_x = 9;
defparam \top|RAM|memory[12][3] .coord_y = 2;
defparam \top|RAM|memory[12][3] .coord_z = 4;
// Location: CLKENCTRL_X9_Y2_N0
alta_clkenctrl clken_ctrl_X9_Y2_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~7_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~7_combout_X9_Y2_SIG_SIG ));
defparam clken_ctrl_X9_Y2_N0.ClkMux = 2'b10;
defparam clken_ctrl_X9_Y2_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X9_Y2_N0.coord_x = 9;
defparam clken_ctrl_X9_Y2_N0.coord_y = 2;
defparam clken_ctrl_X9_Y2_N0.coord_z = 0;
// Location: ASYNCCTRL_X9_Y2_N0
alta_asyncctrl asyncreset_ctrl_X9_Y2_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y2_INV ));
defparam asyncreset_ctrl_X9_Y2_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X9_Y2_N0.coord_x = 9;
defparam asyncreset_ctrl_X9_Y2_N0.coord_y = 2;
defparam asyncreset_ctrl_X9_Y2_N0.coord_z = 0;
// Location: CLKENCTRL_X9_Y2_N1
alta_clkenctrl clken_ctrl_X9_Y2_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~10_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~10_combout_X9_Y2_SIG_SIG ));
defparam clken_ctrl_X9_Y2_N1.ClkMux = 2'b10;
defparam clken_ctrl_X9_Y2_N1.ClkEnMux = 2'b10;
defparam clken_ctrl_X9_Y2_N1.coord_x = 9;
defparam clken_ctrl_X9_Y2_N1.coord_y = 2;
defparam clken_ctrl_X9_Y2_N1.coord_z = 1;
// Location: LCCOMB_X9_Y3_N0
// alta_lcell_comb \top|regA|a_bus[7]~34 (
alta_slice \top|regA|a_bus[7]~34 (
	.A(\top|MAR|mar_add_4 [2]),
	.B(\top|CU|cu_ro~q ),
	.C(\top|regA|a_bus[7]~33_combout ),
	.D(\top|regA|a_bus[7]~31_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~34_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[7]~34 .mask = 16'hF7B3;
defparam \top|regA|a_bus[7]~34 .mode = "logic";
defparam \top|regA|a_bus[7]~34 .modeMux = 1'b0;
defparam \top|regA|a_bus[7]~34 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[7]~34 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[7]~34 .BypassEn = 1'b0;
defparam \top|regA|a_bus[7]~34 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[7]~34 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~34 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~34 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[7]~34 .coord_x = 9;
defparam \top|regA|a_bus[7]~34 .coord_y = 3;
defparam \top|regA|a_bus[7]~34 .coord_z = 0;
// Location: FF_X9_Y3_N10
// alta_lcell_ff \top|RAM|memory[0][7] (
// Location: LCCOMB_X9_Y3_N10
// alta_lcell_comb \top|regA|a_bus[7]~35_Duplicate_78 (
alta_slice \top|RAM|memory[0][7] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[7]~34_combout ),
	.C(\top|regA|a_bus[7]~30_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[0][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~22_combout_X9_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_Duplicate_79 ),
	.Cout(),
	.Q(\top|RAM|memory[0][7]~q ));
defparam \top|RAM|memory[0][7] .mask = 16'hC040;
defparam \top|RAM|memory[0][7] .mode = "logic";
defparam \top|RAM|memory[0][7] .modeMux = 1'b0;
defparam \top|RAM|memory[0][7] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[0][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[0][7] .BypassEn = 1'b0;
defparam \top|RAM|memory[0][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[0][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[0][7] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[0][7] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[0][7] .coord_x = 9;
defparam \top|RAM|memory[0][7] .coord_y = 3;
defparam \top|RAM|memory[0][7] .coord_z = 5;
// Location: FF_X9_Y3_N12
// alta_lcell_ff \top|MAR|mar_add_4[2] (
// Location: LCCOMB_X9_Y3_N12
// alta_lcell_comb \top|regA|a_bus[7]~31 (
alta_slice \top|MAR|mar_add_4[2] (
	.A(\top|MAR|mar_add_4 [3]),
	.B(\top|RAM|Mux0~3_combout ),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|RAM|Mux0~1_combout ),
	.Cin(),
	.Qin(\top|MAR|mar_add_4 [2]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_mi~q_X9_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y3_INV ),
	.SyncReset(SyncReset_X9_Y3_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y3_VCC),
	.LutOut(\top|regA|a_bus[7]~31_combout ),
	.Cout(),
	.Q(\top|MAR|mar_add_4 [2]));
defparam \top|MAR|mar_add_4[2] .mask = 16'hEE44;
defparam \top|MAR|mar_add_4[2] .mode = "logic";
defparam \top|MAR|mar_add_4[2] .modeMux = 1'b0;
defparam \top|MAR|mar_add_4[2] .FeedbackMux = 1'b0;
defparam \top|MAR|mar_add_4[2] .ShiftMux = 1'b0;
defparam \top|MAR|mar_add_4[2] .BypassEn = 1'b1;
defparam \top|MAR|mar_add_4[2] .CarryEnb = 1'b1;
defparam \top|MAR|mar_add_4[2] .AsyncResetMux = 2'b11;
defparam \top|MAR|mar_add_4[2] .SyncResetMux = 2'b00;
defparam \top|MAR|mar_add_4[2] .SyncLoadMux = 2'b01;
defparam \top|MAR|mar_add_4[2] .coord_x = 9;
defparam \top|MAR|mar_add_4[2] .coord_y = 3;
defparam \top|MAR|mar_add_4[2] .coord_z = 6;
// Location: FF_X9_Y3_N14
// alta_lcell_ff \top|RAM|memory[0][2] (
// Location: LCCOMB_X9_Y3_N14
// alta_lcell_comb \top|RAM|memory[0][2]~14 (
alta_slice \top|RAM|memory[0][2] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[2]~14_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[0][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~22_combout_X9_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[0][2]~14_combout ),
	.Cout(),
	.Q(\top|RAM|memory[0][2]~q ));
defparam \top|RAM|memory[0][2] .mask = 16'h00FF;
defparam \top|RAM|memory[0][2] .mode = "logic";
defparam \top|RAM|memory[0][2] .modeMux = 1'b0;
defparam \top|RAM|memory[0][2] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[0][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[0][2] .BypassEn = 1'b0;
defparam \top|RAM|memory[0][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[0][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[0][2] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[0][2] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[0][2] .coord_x = 9;
defparam \top|RAM|memory[0][2] .coord_y = 3;
defparam \top|RAM|memory[0][2] .coord_z = 7;
// Location: FF_X9_Y3_N16
// alta_lcell_ff \top|RAM|memory[0][1] (
// Location: LCCOMB_X9_Y3_N16
// alta_lcell_comb \top|RAM|memory[0][1]~9 (
alta_slice \top|RAM|memory[0][1] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[0][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~22_combout_X9_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[0][1]~9_combout ),
	.Cout(),
	.Q(\top|RAM|memory[0][1]~q ));
defparam \top|RAM|memory[0][1] .mask = 16'h0F0F;
defparam \top|RAM|memory[0][1] .mode = "logic";
defparam \top|RAM|memory[0][1] .modeMux = 1'b0;
defparam \top|RAM|memory[0][1] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[0][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[0][1] .BypassEn = 1'b0;
defparam \top|RAM|memory[0][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[0][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[0][1] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[0][1] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[0][1] .coord_x = 9;
defparam \top|RAM|memory[0][1] .coord_y = 3;
defparam \top|RAM|memory[0][1] .coord_z = 8;
// Location: LCCOMB_X9_Y3_N18
// alta_lcell_comb \top|RAM|Mux4~3 (
alta_slice \top|RAM|Mux4~3 (
	.A(\top|RAM|Mux4~2_combout ),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|RAM|memory[6][3]~q ),
	.D(\top|RAM|memory[7][3]~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux4~3_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux4~3 .mask = 16'hEA62;
defparam \top|RAM|Mux4~3 .mode = "logic";
defparam \top|RAM|Mux4~3 .modeMux = 1'b0;
defparam \top|RAM|Mux4~3 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux4~3 .ShiftMux = 1'b0;
defparam \top|RAM|Mux4~3 .BypassEn = 1'b0;
defparam \top|RAM|Mux4~3 .CarryEnb = 1'b1;
defparam \top|RAM|Mux4~3 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~3 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~3 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux4~3 .coord_x = 9;
defparam \top|RAM|Mux4~3 .coord_y = 3;
defparam \top|RAM|Mux4~3 .coord_z = 9;
// Location: LCCOMB_X9_Y3_N2
// alta_lcell_comb \top|RAM|Decoder0~16 (
alta_slice \top|RAM|Decoder0~16 (
	.A(\top|MAR|mar_add_4 [2]),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|CU|cu_ri~q ),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~16_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~16 .mask = 16'h0010;
defparam \top|RAM|Decoder0~16 .mode = "logic";
defparam \top|RAM|Decoder0~16 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~16 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~16 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~16 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~16 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~16 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~16 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~16 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Decoder0~16 .coord_x = 9;
defparam \top|RAM|Decoder0~16 .coord_y = 3;
defparam \top|RAM|Decoder0~16 .coord_z = 1;
// Location: LCCOMB_X9_Y3_N20
// alta_lcell_comb \top|regA|a_bus[5]~23_RESYN4 (
alta_slice \top|regA|a_bus[5]~23_RESYN4 (
	.A(\top|MAR|mar_add_4 [2]),
	.B(\top|RAM|Mux2~5_combout ),
	.C(\top|RAM|Mux2~1_combout ),
	.D(\top|regA|a_bus[5]~23_RESYN2_BDD3 ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[5]~23_RESYN4_BDD5 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[5]~23_RESYN4 .mask = 16'hFA44;
defparam \top|regA|a_bus[5]~23_RESYN4 .mode = "logic";
defparam \top|regA|a_bus[5]~23_RESYN4 .modeMux = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN4 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN4 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN4 .BypassEn = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN4 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[5]~23_RESYN4 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_RESYN4 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_RESYN4 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_RESYN4 .coord_x = 9;
defparam \top|regA|a_bus[5]~23_RESYN4 .coord_y = 3;
defparam \top|regA|a_bus[5]~23_RESYN4 .coord_z = 10;
// Location: FF_X9_Y3_N22
// alta_lcell_ff \top|RAM|memory[0][5] (
// Location: LCCOMB_X9_Y3_N22
// alta_lcell_comb \top|regA|a_bus[5]~23_Duplicate_88 (
alta_slice \top|RAM|memory[0][5] (
	.A(\top|CU|cu_eo~q ),
	.B(vcc),
	.C(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[0][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~22_combout_X9_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[5]~23_Duplicate_89 ),
	.Cout(),
	.Q(\top|RAM|memory[0][5]~q ));
defparam \top|RAM|memory[0][5] .mask = 16'hF050;
defparam \top|RAM|memory[0][5] .mode = "logic";
defparam \top|RAM|memory[0][5] .modeMux = 1'b0;
defparam \top|RAM|memory[0][5] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[0][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[0][5] .BypassEn = 1'b0;
defparam \top|RAM|memory[0][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[0][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[0][5] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[0][5] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[0][5] .coord_x = 9;
defparam \top|RAM|memory[0][5] .coord_y = 3;
defparam \top|RAM|memory[0][5] .coord_z = 11;
// Location: FF_X9_Y3_N24
// alta_lcell_ff \top|MAR|mar_add_4[1] (
// Location: LCCOMB_X9_Y3_N24
// alta_lcell_comb \top|RAM|Mux7~6 (
alta_slice \top|MAR|mar_add_4[1] (
	.A(\top|RAM|memory[1][0]~q ),
	.B(\top|RAM|memory[0][0]~q ),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(\top|MAR|mar_add_4 [1]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_mi~q_X9_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y3_INV ),
	.SyncReset(SyncReset_X9_Y3_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y3_VCC),
	.LutOut(\top|RAM|Mux7~6_combout ),
	.Cout(),
	.Q(\top|MAR|mar_add_4 [1]));
defparam \top|MAR|mar_add_4[1] .mask = 16'hF503;
defparam \top|MAR|mar_add_4[1] .mode = "logic";
defparam \top|MAR|mar_add_4[1] .modeMux = 1'b0;
defparam \top|MAR|mar_add_4[1] .FeedbackMux = 1'b1;
defparam \top|MAR|mar_add_4[1] .ShiftMux = 1'b0;
defparam \top|MAR|mar_add_4[1] .BypassEn = 1'b1;
defparam \top|MAR|mar_add_4[1] .CarryEnb = 1'b1;
defparam \top|MAR|mar_add_4[1] .AsyncResetMux = 2'b11;
defparam \top|MAR|mar_add_4[1] .SyncResetMux = 2'b00;
defparam \top|MAR|mar_add_4[1] .SyncLoadMux = 2'b01;
defparam \top|MAR|mar_add_4[1] .coord_x = 9;
defparam \top|MAR|mar_add_4[1] .coord_y = 3;
defparam \top|MAR|mar_add_4[1] .coord_z = 12;
// Location: FF_X9_Y3_N26
// alta_lcell_ff \top|MAR|mar_add_4[0] (
// Location: LCCOMB_X9_Y3_N26
// alta_lcell_comb \top|RAM|Mux4~2 (
alta_slice \top|MAR|mar_add_4[0] (
	.A(\top|RAM|memory[4][3]~q ),
	.B(\top|RAM|memory[5][3]~q ),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(\top|MAR|mar_add_4 [1]),
	.Cin(),
	.Qin(\top|MAR|mar_add_4 [0]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_mi~q_X9_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y3_INV ),
	.SyncReset(SyncReset_X9_Y3_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y3_VCC),
	.LutOut(\top|RAM|Mux4~2_combout ),
	.Cout(),
	.Q(\top|MAR|mar_add_4 [0]));
defparam \top|MAR|mar_add_4[0] .mask = 16'hF0C5;
defparam \top|MAR|mar_add_4[0] .mode = "logic";
defparam \top|MAR|mar_add_4[0] .modeMux = 1'b0;
defparam \top|MAR|mar_add_4[0] .FeedbackMux = 1'b1;
defparam \top|MAR|mar_add_4[0] .ShiftMux = 1'b0;
defparam \top|MAR|mar_add_4[0] .BypassEn = 1'b1;
defparam \top|MAR|mar_add_4[0] .CarryEnb = 1'b1;
defparam \top|MAR|mar_add_4[0] .AsyncResetMux = 2'b11;
defparam \top|MAR|mar_add_4[0] .SyncResetMux = 2'b00;
defparam \top|MAR|mar_add_4[0] .SyncLoadMux = 2'b01;
defparam \top|MAR|mar_add_4[0] .coord_x = 9;
defparam \top|MAR|mar_add_4[0] .coord_y = 3;
defparam \top|MAR|mar_add_4[0] .coord_z = 13;
// Location: FF_X9_Y3_N28
// alta_lcell_ff \top|RAM|memory[0][0] (
// Location: LCCOMB_X9_Y3_N28
// alta_lcell_comb \top|RAM|memory[0][0]~5 (
alta_slice \top|RAM|memory[0][0] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[0]~6_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[0][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~22_combout_X9_Y3_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y3_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[0][0]~5_combout ),
	.Cout(),
	.Q(\top|RAM|memory[0][0]~q ));
defparam \top|RAM|memory[0][0] .mask = 16'h00FF;
defparam \top|RAM|memory[0][0] .mode = "logic";
defparam \top|RAM|memory[0][0] .modeMux = 1'b0;
defparam \top|RAM|memory[0][0] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[0][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[0][0] .BypassEn = 1'b0;
defparam \top|RAM|memory[0][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[0][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[0][0] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[0][0] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[0][0] .coord_x = 9;
defparam \top|RAM|memory[0][0] .coord_y = 3;
defparam \top|RAM|memory[0][0] .coord_z = 14;
// Location: LCCOMB_X9_Y3_N30
// alta_lcell_comb \top|RAM|Mux4~6 (
alta_slice \top|RAM|Mux4~6 (
	.A(\top|MAR|mar_add_4 [2]),
	.B(\top|RAM|Mux4~3_combout ),
	.C(\top|MAR|mar_add_4 [3]),
	.D(\top|RAM|Mux4~5_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux4~6_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux4~6 .mask = 16'hADA8;
defparam \top|RAM|Mux4~6 .mode = "logic";
defparam \top|RAM|Mux4~6 .modeMux = 1'b0;
defparam \top|RAM|Mux4~6 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux4~6 .ShiftMux = 1'b0;
defparam \top|RAM|Mux4~6 .BypassEn = 1'b0;
defparam \top|RAM|Mux4~6 .CarryEnb = 1'b1;
defparam \top|RAM|Mux4~6 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~6 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux4~6 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux4~6 .coord_x = 9;
defparam \top|RAM|Mux4~6 .coord_y = 3;
defparam \top|RAM|Mux4~6 .coord_z = 15;
// Location: LCCOMB_X9_Y3_N4
// alta_lcell_comb \top|RAM|Decoder0~22 (
alta_slice \top|RAM|Decoder0~22 (
	.A(\top|MAR|mar_add_4 [3]),
	.B(vcc),
	.C(vcc),
	.D(\top|RAM|Decoder0~16_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Decoder0~22_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Decoder0~22 .mask = 16'h5500;
defparam \top|RAM|Decoder0~22 .mode = "logic";
defparam \top|RAM|Decoder0~22 .modeMux = 1'b0;
defparam \top|RAM|Decoder0~22 .FeedbackMux = 1'b0;
defparam \top|RAM|Decoder0~22 .ShiftMux = 1'b0;
defparam \top|RAM|Decoder0~22 .BypassEn = 1'b0;
defparam \top|RAM|Decoder0~22 .CarryEnb = 1'b1;
defparam \top|RAM|Decoder0~22 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~22 .SyncResetMux = 2'bxx;
defparam \top|RAM|Decoder0~22 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Decoder0~22 .coord_x = 9;
defparam \top|RAM|Decoder0~22 .coord_y = 3;
defparam \top|RAM|Decoder0~22 .coord_z = 2;
// Location: LCCOMB_X9_Y3_N6
// alta_lcell_comb \top|RAM|Mux2~4 (
alta_slice \top|RAM|Mux2~4 (
	.A(\top|RAM|memory[2][5]~q ),
	.B(\top|MAR|mar_add_4 [0]),
	.C(\top|RAM|memory[0][5]~q ),
	.D(\top|MAR|mar_add_4 [1]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|Mux2~4_combout ),
	.Cout(),
	.Q());
defparam \top|RAM|Mux2~4 .mask = 16'hEE30;
defparam \top|RAM|Mux2~4 .mode = "logic";
defparam \top|RAM|Mux2~4 .modeMux = 1'b0;
defparam \top|RAM|Mux2~4 .FeedbackMux = 1'b0;
defparam \top|RAM|Mux2~4 .ShiftMux = 1'b0;
defparam \top|RAM|Mux2~4 .BypassEn = 1'b0;
defparam \top|RAM|Mux2~4 .CarryEnb = 1'b1;
defparam \top|RAM|Mux2~4 .AsyncResetMux = 2'bxx;
defparam \top|RAM|Mux2~4 .SyncResetMux = 2'bxx;
defparam \top|RAM|Mux2~4 .SyncLoadMux = 2'bxx;
defparam \top|RAM|Mux2~4 .coord_x = 9;
defparam \top|RAM|Mux2~4 .coord_y = 3;
defparam \top|RAM|Mux2~4 .coord_z = 3;
// Location: LCCOMB_X9_Y3_N8
// alta_lcell_comb \top|regA|a_bus[7]~33 (
alta_slice \top|regA|a_bus[7]~33 (
	.A(\top|MAR|mar_add_4 [3]),
	.B(\top|regA|a_bus[7]~32_combout ),
	.C(vcc),
	.D(\top|RAM|Mux0~5_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~33_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[7]~33 .mask = 16'hEE44;
defparam \top|regA|a_bus[7]~33 .mode = "logic";
defparam \top|regA|a_bus[7]~33 .modeMux = 1'b0;
defparam \top|regA|a_bus[7]~33 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[7]~33 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[7]~33 .BypassEn = 1'b0;
defparam \top|regA|a_bus[7]~33 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[7]~33 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~33 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~33 .SyncLoadMux = 2'bxx;

defparam \top|regA|a_bus[7]~33 .coord_x = 9;
defparam \top|regA|a_bus[7]~33 .coord_y = 3;
defparam \top|regA|a_bus[7]~33 .coord_z = 4;
// Location: CLKENCTRL_X9_Y3_N0
alta_clkenctrl clken_ctrl_X9_Y3_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~22_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~22_combout_X9_Y3_SIG_SIG ));
defparam clken_ctrl_X9_Y3_N0.ClkMux = 2'b10;
defparam clken_ctrl_X9_Y3_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X9_Y3_N0.coord_x = 9;
defparam clken_ctrl_X9_Y3_N0.coord_y = 3;
defparam clken_ctrl_X9_Y3_N0.coord_z = 0;
// Location: ASYNCCTRL_X9_Y3_N0
alta_asyncctrl asyncreset_ctrl_X9_Y3_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y3_INV ));
defparam asyncreset_ctrl_X9_Y3_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X9_Y3_N0.coord_x = 9;
defparam asyncreset_ctrl_X9_Y3_N0.coord_y = 3;
defparam asyncreset_ctrl_X9_Y3_N0.coord_z = 0;
// Location: CLKENCTRL_X9_Y3_N1
alta_clkenctrl clken_ctrl_X9_Y3_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|cu_mi~q ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_mi~q_X9_Y3_SIG_SIG ));
defparam clken_ctrl_X9_Y3_N1.ClkMux = 2'b10;
defparam clken_ctrl_X9_Y3_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X9_Y3_N1.coord_x = 9;
defparam clken_ctrl_X9_Y3_N1.coord_y = 3;
defparam clken_ctrl_X9_Y3_N1.coord_z = 1;
// Location: SYNCCTRL_X9_Y3_N0
alta_syncctrl syncreset_ctrl_X9_Y3(.Din(), .Dout(SyncReset_X9_Y3_GND));
defparam syncreset_ctrl_X9_Y3.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X9_Y3.coord_x = 9;
defparam syncreset_ctrl_X9_Y3.coord_y = 3;
defparam syncreset_ctrl_X9_Y3.coord_z = 0;
// Location: SYNCCTRL_X9_Y3_N1
alta_syncctrl syncload_ctrl_X9_Y3(.Din(), .Dout(SyncLoad_X9_Y3_VCC));
defparam syncload_ctrl_X9_Y3.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X9_Y3.coord_x = 9;
defparam syncload_ctrl_X9_Y3.coord_y = 3;
defparam syncload_ctrl_X9_Y3.coord_z = 1;
// Location: LCCOMB_X9_Y4_N0
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate_105 (
alta_slice \top|regA|a_bus[3]~19_Duplicate_105 (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.C(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.D(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_106 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[3]~19_Duplicate_105 .mask = 16'hFCDC;
defparam \top|regA|a_bus[3]~19_Duplicate_105 .mode = "logic";
defparam \top|regA|a_bus[3]~19_Duplicate_105 .modeMux = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_105 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_105 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_105 .BypassEn = 1'b0;
defparam \top|regA|a_bus[3]~19_Duplicate_105 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[3]~19_Duplicate_105 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_Duplicate_105 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_Duplicate_105 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_Duplicate_105 .coord_x = 9;
defparam \top|regA|a_bus[3]~19_Duplicate_105 .coord_y = 4;
defparam \top|regA|a_bus[3]~19_Duplicate_105 .coord_z = 0;
// Location: LCCOMB_X9_Y4_N10
// alta_lcell_comb \top|regA|a_bus[0]~2 (
alta_slice \top|regA|a_bus[0]~2 (
	.A(\top|pc|pc_data [0]),
	.B(\top|CU|cu_co~q ),
	.C(\top|CU|cu_ro~q ),
	.D(\top|regA|a_bus[0]~1_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[0]~2_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[0]~2 .mask = 16'hBB0B;
defparam \top|regA|a_bus[0]~2 .mode = "logic";
defparam \top|regA|a_bus[0]~2 .modeMux = 1'b0;
defparam \top|regA|a_bus[0]~2 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[0]~2 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[0]~2 .BypassEn = 1'b0;
defparam \top|regA|a_bus[0]~2 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[0]~2 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~2 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~2 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[0]~2 .coord_x = 9;
defparam \top|regA|a_bus[0]~2 .coord_y = 4;
defparam \top|regA|a_bus[0]~2 .coord_z = 5;
// Location: FF_X9_Y4_N12
// alta_lcell_ff \top|IR|ir_bus_s[6] (
// Location: LCCOMB_X9_Y4_N12
// alta_lcell_comb \top|regA|a_bus[6]~29 (
alta_slice \top|IR|ir_bus_s[6] (
	.A(\top|regA|a_bus[6]~28_combout ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|ALU|Add1|auto_generated|result_int[7]~14_combout ),
	.D(\top|regA|a_bus[6]~24_combout ),
	.Cin(),
	.Qin(\top|IR|ir_bus_s [6]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ce~q_X9_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[6]~29_combout ),
	.Cout(),
	.Q(\top|IR|ir_bus_s [6]));
defparam \top|IR|ir_bus_s[6] .mask = 16'hA200;
defparam \top|IR|ir_bus_s[6] .mode = "logic";
defparam \top|IR|ir_bus_s[6] .modeMux = 1'b0;
defparam \top|IR|ir_bus_s[6] .FeedbackMux = 1'b0;
defparam \top|IR|ir_bus_s[6] .ShiftMux = 1'b0;
defparam \top|IR|ir_bus_s[6] .BypassEn = 1'b0;
defparam \top|IR|ir_bus_s[6] .CarryEnb = 1'b1;
defparam \top|IR|ir_bus_s[6] .AsyncResetMux = 2'b11;
defparam \top|IR|ir_bus_s[6] .SyncResetMux = 2'bxx;
defparam \top|IR|ir_bus_s[6] .SyncLoadMux = 2'bxx;
defparam \top|IR|ir_bus_s[6] .coord_x = 9;
defparam \top|IR|ir_bus_s[6] .coord_y = 4;
defparam \top|IR|ir_bus_s[6] .coord_z = 6;
// Location: FF_X9_Y4_N14
// alta_lcell_ff \top|IR|ir_bus_s[1] (
// Location: LCCOMB_X9_Y4_N14
// alta_lcell_comb \top|regA|a_bus[5]~23_Duplicate_121 (
alta_slice \top|IR|ir_bus_s[1] (
	.A(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(\top|IR|ir_bus_s [1]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ce~q_X9_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ),
	.SyncReset(SyncReset_X9_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y4_VCC),
	.LutOut(\top|regA|a_bus[5]~23_Duplicate_122 ),
	.Cout(),
	.Q(\top|IR|ir_bus_s [1]));
defparam \top|IR|ir_bus_s[1] .mask = 16'hAA22;
defparam \top|IR|ir_bus_s[1] .mode = "logic";
defparam \top|IR|ir_bus_s[1] .modeMux = 1'b0;
defparam \top|IR|ir_bus_s[1] .FeedbackMux = 1'b0;
defparam \top|IR|ir_bus_s[1] .ShiftMux = 1'b0;
defparam \top|IR|ir_bus_s[1] .BypassEn = 1'b1;
defparam \top|IR|ir_bus_s[1] .CarryEnb = 1'b1;
defparam \top|IR|ir_bus_s[1] .AsyncResetMux = 2'b11;
defparam \top|IR|ir_bus_s[1] .SyncResetMux = 2'b00;
defparam \top|IR|ir_bus_s[1] .SyncLoadMux = 2'b01;
defparam \top|IR|ir_bus_s[1] .coord_x = 9;
defparam \top|IR|ir_bus_s[1] .coord_y = 4;
defparam \top|IR|ir_bus_s[1] .coord_z = 7;
// Location: LCCOMB_X9_Y4_N16
// alta_lcell_comb \top|CU|Mux23~0 (
// Location: FF_X9_Y4_N16
// alta_lcell_ff \top|CU|cu_ce (
alta_slice \top|CU|cu_ce (
	.A(\top|CU|cnt [0]),
	.B(\top|CU|cnt [1]),
	.C(vcc),
	.D(\top|CU|cnt [2]),
	.Cin(),
	.Qin(\top|CU|cu_ce~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux33~2_combout_X9_Y4_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux23~0_combout ),
	.Cout(),
	.Q(\top|CU|cu_ce~q ));
defparam \top|CU|cu_ce .mask = 16'hE022;
defparam \top|CU|cu_ce .mode = "logic";
defparam \top|CU|cu_ce .modeMux = 1'b0;
defparam \top|CU|cu_ce .FeedbackMux = 1'b1;
defparam \top|CU|cu_ce .ShiftMux = 1'b0;
defparam \top|CU|cu_ce .BypassEn = 1'b0;
defparam \top|CU|cu_ce .CarryEnb = 1'b1;
defparam \top|CU|cu_ce .AsyncResetMux = 2'b11;
defparam \top|CU|cu_ce .SyncResetMux = 2'bxx;
defparam \top|CU|cu_ce .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_ce .coord_x = 9;
defparam \top|CU|cu_ce .coord_y = 4;
defparam \top|CU|cu_ce .coord_z = 8;
// Location: FF_X9_Y4_N18
// alta_lcell_ff \top|IR|ir_bus_s[3] (
// Location: LCCOMB_X9_Y4_N18
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate_123 (
alta_slice \top|IR|ir_bus_s[3] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.C(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.D(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.Cin(),
	.Qin(\top|IR|ir_bus_s [3]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ce~q_X9_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_124 ),
	.Cout(),
	.Q(\top|IR|ir_bus_s [3]));
defparam \top|IR|ir_bus_s[3] .mask = 16'hFCDC;
defparam \top|IR|ir_bus_s[3] .mode = "logic";
defparam \top|IR|ir_bus_s[3] .modeMux = 1'b0;
defparam \top|IR|ir_bus_s[3] .FeedbackMux = 1'b0;
defparam \top|IR|ir_bus_s[3] .ShiftMux = 1'b0;
defparam \top|IR|ir_bus_s[3] .BypassEn = 1'b0;
defparam \top|IR|ir_bus_s[3] .CarryEnb = 1'b1;
defparam \top|IR|ir_bus_s[3] .AsyncResetMux = 2'b11;
defparam \top|IR|ir_bus_s[3] .SyncResetMux = 2'bxx;
defparam \top|IR|ir_bus_s[3] .SyncLoadMux = 2'bxx;
defparam \top|IR|ir_bus_s[3] .coord_x = 9;
defparam \top|IR|ir_bus_s[3] .coord_y = 4;
defparam \top|IR|ir_bus_s[3] .coord_z = 9;
// Location: LCCOMB_X9_Y4_N2
// alta_lcell_comb \top|regA|a_bus[3]~19_RESYN14 (
alta_slice \top|regA|a_bus[3]~19_RESYN14 (
	.A(vcc),
	.B(\top|CU|cu_co~q ),
	.C(vcc),
	.D(\top|regA|a_bus[0]~5_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[3]~19_RESYN14 .mask = 16'h0033;
defparam \top|regA|a_bus[3]~19_RESYN14 .mode = "logic";
defparam \top|regA|a_bus[3]~19_RESYN14 .modeMux = 1'b0;
defparam \top|regA|a_bus[3]~19_RESYN14 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[3]~19_RESYN14 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[3]~19_RESYN14 .BypassEn = 1'b0;
defparam \top|regA|a_bus[3]~19_RESYN14 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[3]~19_RESYN14 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_RESYN14 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_RESYN14 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[3]~19_RESYN14 .coord_x = 9;
defparam \top|regA|a_bus[3]~19_RESYN14 .coord_y = 4;
defparam \top|regA|a_bus[3]~19_RESYN14 .coord_z = 1;
// Location: LCCOMB_X9_Y4_N20
// alta_lcell_comb \top|regA|a_bus[0]~3 (
alta_slice \top|regA|a_bus[0]~3 (
	.A(\top|regA|a_reg [0]),
	.B(\top|IR|ir_bus_s [0]),
	.C(\top|CU|cu_ao~q ),
	.D(\top|CU|cu_io~q ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[0]~3_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[0]~3 .mask = 16'h8CAF;
defparam \top|regA|a_bus[0]~3 .mode = "logic";
defparam \top|regA|a_bus[0]~3 .modeMux = 1'b0;
defparam \top|regA|a_bus[0]~3 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[0]~3 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[0]~3 .BypassEn = 1'b0;
defparam \top|regA|a_bus[0]~3 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[0]~3 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~3 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~3 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[0]~3 .coord_x = 9;
defparam \top|regA|a_bus[0]~3 .coord_y = 4;
defparam \top|regA|a_bus[0]~3 .coord_z = 10;
// Location: LCCOMB_X9_Y4_N22
// alta_lcell_comb \top|CU|Mux33~1 (
// Location: FF_X9_Y4_N22
// alta_lcell_ff \top|CU|cu_eo (
alta_slice \top|CU|cu_eo (
	.A(\top|CU|Equal0~0_combout ),
	.B(\top|CU|cnt [2]),
	.C(vcc),
	.D(\top|CU|Mux33~0_combout ),
	.Cin(),
	.Qin(\top|CU|cu_eo~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux33~2_combout_X9_Y4_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux33~1_combout ),
	.Cout(),
	.Q(\top|CU|cu_eo~q ));
defparam \top|CU|cu_eo .mask = 16'hC840;
defparam \top|CU|cu_eo .mode = "logic";
defparam \top|CU|cu_eo .modeMux = 1'b0;
defparam \top|CU|cu_eo .FeedbackMux = 1'b1;
defparam \top|CU|cu_eo .ShiftMux = 1'b0;
defparam \top|CU|cu_eo .BypassEn = 1'b0;
defparam \top|CU|cu_eo .CarryEnb = 1'b1;
defparam \top|CU|cu_eo .AsyncResetMux = 2'b11;
defparam \top|CU|cu_eo .SyncResetMux = 2'bxx;
defparam \top|CU|cu_eo .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_eo .coord_x = 9;
defparam \top|CU|cu_eo .coord_y = 4;
defparam \top|CU|cu_eo .coord_z = 11;
// Location: FF_X9_Y4_N24
// alta_lcell_ff \top|IR|ir_bus_s[0] (
// Location: LCCOMB_X9_Y4_N24
// alta_lcell_comb \top|regA|a_bus[0]~6 (
alta_slice \top|IR|ir_bus_s[0] (
	.A(\top|CU|cu_co~q ),
	.B(\top|regA|a_bus[0]~5_combout ),
	.C(\top|regA|a_bus[0]~4_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|IR|ir_bus_s [0]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ce~q_X9_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[0]~6_combout ),
	.Cout(),
	.Q(\top|IR|ir_bus_s [0]));
defparam \top|IR|ir_bus_s[0] .mask = 16'hF1F1;
defparam \top|IR|ir_bus_s[0] .mode = "logic";
defparam \top|IR|ir_bus_s[0] .modeMux = 1'b0;
defparam \top|IR|ir_bus_s[0] .FeedbackMux = 1'b0;
defparam \top|IR|ir_bus_s[0] .ShiftMux = 1'b0;
defparam \top|IR|ir_bus_s[0] .BypassEn = 1'b0;
defparam \top|IR|ir_bus_s[0] .CarryEnb = 1'b1;
defparam \top|IR|ir_bus_s[0] .AsyncResetMux = 2'b11;
defparam \top|IR|ir_bus_s[0] .SyncResetMux = 2'bxx;
defparam \top|IR|ir_bus_s[0] .SyncLoadMux = 2'bxx;
defparam \top|IR|ir_bus_s[0] .coord_x = 9;
defparam \top|IR|ir_bus_s[0] .coord_y = 4;
defparam \top|IR|ir_bus_s[0] .coord_z = 12;
// Location: LCCOMB_X9_Y4_N26
// alta_lcell_comb \top|regA|a_bus[0]~4 (
alta_slice \top|regA|a_bus[0]~4 (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[0]~3_combout ),
	.C(\top|ALU|Add1|auto_generated|result_int[1]~2_combout ),
	.D(\top|regA|a_bus[0]~2_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[0]~4_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[0]~4 .mask = 16'hC400;
defparam \top|regA|a_bus[0]~4 .mode = "logic";
defparam \top|regA|a_bus[0]~4 .modeMux = 1'b0;
defparam \top|regA|a_bus[0]~4 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[0]~4 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[0]~4 .BypassEn = 1'b0;
defparam \top|regA|a_bus[0]~4 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[0]~4 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~4 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[0]~4 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[0]~4 .coord_x = 9;
defparam \top|regA|a_bus[0]~4 .coord_y = 4;
defparam \top|regA|a_bus[0]~4 .coord_z = 13;
// Location: LCCOMB_X9_Y4_N28
// alta_lcell_comb \top|CU|Mux33~0 (
// Location: FF_X9_Y4_N28
// alta_lcell_ff \top|CU|cu_co (
alta_slice \top|CU|cu_co (
	.A(\top|IR|ir_bus_s [5]),
	.B(\top|IR|ir_bus_s [7]),
	.C(\top|CU|Mux24~0_combout ),
	.D(\top|IR|ir_bus_s [6]),
	.Cin(),
	.Qin(\top|CU|cu_co~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux33~2_combout_X9_Y4_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ),
	.SyncReset(SyncReset_X9_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y4_VCC),
	.LutOut(\top|CU|Mux33~0_combout ),
	.Cout(),
	.Q(\top|CU|cu_co~q ));
defparam \top|CU|cu_co .mask = 16'h0022;
defparam \top|CU|cu_co .mode = "logic";
defparam \top|CU|cu_co .modeMux = 1'b0;
defparam \top|CU|cu_co .FeedbackMux = 1'b0;
defparam \top|CU|cu_co .ShiftMux = 1'b0;
defparam \top|CU|cu_co .BypassEn = 1'b1;
defparam \top|CU|cu_co .CarryEnb = 1'b1;
defparam \top|CU|cu_co .AsyncResetMux = 2'b11;
defparam \top|CU|cu_co .SyncResetMux = 2'b00;
defparam \top|CU|cu_co .SyncLoadMux = 2'b01;
defparam \top|CU|cu_co .coord_x = 9;
defparam \top|CU|cu_co .coord_y = 4;
defparam \top|CU|cu_co .coord_z = 14;
// Location: FF_X9_Y4_N30
// alta_lcell_ff \top|IR|ir_bus_s[5] (
// Location: LCCOMB_X9_Y4_N30
// alta_lcell_comb \top|IR|ir_bus_s[5]~feeder (
alta_slice \top|IR|ir_bus_s[5] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[5]~23_combout ),
	.Cin(),
	.Qin(\top|IR|ir_bus_s [5]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ce~q_X9_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|IR|ir_bus_s[5]~feeder_combout ),
	.Cout(),
	.Q(\top|IR|ir_bus_s [5]));
defparam \top|IR|ir_bus_s[5] .mask = 16'hFF00;
defparam \top|IR|ir_bus_s[5] .mode = "logic";
defparam \top|IR|ir_bus_s[5] .modeMux = 1'b0;
defparam \top|IR|ir_bus_s[5] .FeedbackMux = 1'b0;
defparam \top|IR|ir_bus_s[5] .ShiftMux = 1'b0;
defparam \top|IR|ir_bus_s[5] .BypassEn = 1'b0;
defparam \top|IR|ir_bus_s[5] .CarryEnb = 1'b1;
defparam \top|IR|ir_bus_s[5] .AsyncResetMux = 2'b11;
defparam \top|IR|ir_bus_s[5] .SyncResetMux = 2'bxx;
defparam \top|IR|ir_bus_s[5] .SyncLoadMux = 2'bxx;
defparam \top|IR|ir_bus_s[5] .coord_x = 9;
defparam \top|IR|ir_bus_s[5] .coord_y = 4;
defparam \top|IR|ir_bus_s[5] .coord_z = 15;
// Location: LCCOMB_X9_Y4_N4
// alta_lcell_comb \top|CU|Mux35~1 (
// Location: FF_X9_Y4_N4
// alta_lcell_ff \top|CU|cu_bi (
alta_slice \top|CU|cu_bi (
	.A(\top|CU|Mux20~0_combout ),
	.B(\top|CU|Mux35~0_combout ),
	.C(vcc),
	.D(\top|CU|Mux33~0_combout ),
	.Cin(),
	.Qin(\top|CU|cu_bi~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux33~2_combout_X9_Y4_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux35~1_combout ),
	.Cout(),
	.Q(\top|CU|cu_bi~q ));
defparam \top|CU|cu_bi .mask = 16'hECA0;
defparam \top|CU|cu_bi .mode = "logic";
defparam \top|CU|cu_bi .modeMux = 1'b0;
defparam \top|CU|cu_bi .FeedbackMux = 1'b1;
defparam \top|CU|cu_bi .ShiftMux = 1'b0;
defparam \top|CU|cu_bi .BypassEn = 1'b0;
defparam \top|CU|cu_bi .CarryEnb = 1'b1;
defparam \top|CU|cu_bi .AsyncResetMux = 2'b11;
defparam \top|CU|cu_bi .SyncResetMux = 2'bxx;
defparam \top|CU|cu_bi .SyncLoadMux = 2'bxx;
defparam \top|CU|cu_bi .coord_x = 9;
defparam \top|CU|cu_bi .coord_y = 4;
defparam \top|CU|cu_bi .coord_z = 2;
// Location: FF_X9_Y4_N6
// alta_lcell_ff \top|IR|ir_bus_s[2] (
// Location: LCCOMB_X9_Y4_N6
// alta_lcell_comb \top|regA|a_bus[5]~23 (
alta_slice \top|IR|ir_bus_s[2] (
	.A(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(\top|IR|ir_bus_s [2]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ce~q_X9_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ),
	.SyncReset(SyncReset_X9_Y4_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y4_VCC),
	.LutOut(\top|regA|a_bus[5]~23_combout ),
	.Cout(),
	.Q(\top|IR|ir_bus_s [2]));
defparam \top|IR|ir_bus_s[2] .mask = 16'hAA22;
defparam \top|IR|ir_bus_s[2] .mode = "logic";
defparam \top|IR|ir_bus_s[2] .modeMux = 1'b0;
defparam \top|IR|ir_bus_s[2] .FeedbackMux = 1'b0;
defparam \top|IR|ir_bus_s[2] .ShiftMux = 1'b0;
defparam \top|IR|ir_bus_s[2] .BypassEn = 1'b1;
defparam \top|IR|ir_bus_s[2] .CarryEnb = 1'b1;
defparam \top|IR|ir_bus_s[2] .AsyncResetMux = 2'b11;
defparam \top|IR|ir_bus_s[2] .SyncResetMux = 2'b00;
defparam \top|IR|ir_bus_s[2] .SyncLoadMux = 2'b01;
defparam \top|IR|ir_bus_s[2] .coord_x = 9;
defparam \top|IR|ir_bus_s[2] .coord_y = 4;
defparam \top|IR|ir_bus_s[2] .coord_z = 3;
// Location: FF_X9_Y4_N8
// alta_lcell_ff \top|IR|ir_bus_s[7] (
// Location: LCCOMB_X9_Y4_N8
// alta_lcell_comb \top|regA|a_bus[7]~35 (
alta_slice \top|IR|ir_bus_s[7] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[7]~34_combout ),
	.C(\top|regA|a_bus[7]~30_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(\top|IR|ir_bus_s [7]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ce~q_X9_Y4_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_combout ),
	.Cout(),
	.Q(\top|IR|ir_bus_s [7]));
defparam \top|IR|ir_bus_s[7] .mask = 16'hC040;
defparam \top|IR|ir_bus_s[7] .mode = "logic";
defparam \top|IR|ir_bus_s[7] .modeMux = 1'b0;
defparam \top|IR|ir_bus_s[7] .FeedbackMux = 1'b0;
defparam \top|IR|ir_bus_s[7] .ShiftMux = 1'b0;
defparam \top|IR|ir_bus_s[7] .BypassEn = 1'b0;
defparam \top|IR|ir_bus_s[7] .CarryEnb = 1'b1;
defparam \top|IR|ir_bus_s[7] .AsyncResetMux = 2'b11;
defparam \top|IR|ir_bus_s[7] .SyncResetMux = 2'bxx;
defparam \top|IR|ir_bus_s[7] .SyncLoadMux = 2'bxx;

defparam \top|IR|ir_bus_s[7] .coord_x = 9;
defparam \top|IR|ir_bus_s[7] .coord_y = 4;
defparam \top|IR|ir_bus_s[7] .coord_z = 4;
// Location: CLKENCTRL_X9_Y4_N0
alta_clkenctrl clken_ctrl_X9_Y4_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|cu_ce~q ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_ce~q_X9_Y4_SIG_SIG ));
defparam clken_ctrl_X9_Y4_N0.ClkMux = 2'b10;
defparam clken_ctrl_X9_Y4_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X9_Y4_N0.coord_x = 9;
defparam clken_ctrl_X9_Y4_N0.coord_y = 4;
defparam clken_ctrl_X9_Y4_N0.coord_z = 0;
// Location: ASYNCCTRL_X9_Y4_N0
alta_asyncctrl asyncreset_ctrl_X9_Y4_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y4_INV ));
defparam asyncreset_ctrl_X9_Y4_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X9_Y4_N0.coord_x = 9;
defparam asyncreset_ctrl_X9_Y4_N0.coord_y = 4;
defparam asyncreset_ctrl_X9_Y4_N0.coord_z = 0;
// Location: CLKENCTRL_X9_Y4_N1
alta_clkenctrl clken_ctrl_X9_Y4_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|Mux33~2_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux33~2_combout_X9_Y4_INV_SIG ));
defparam clken_ctrl_X9_Y4_N1.ClkMux = 2'b11;
defparam clken_ctrl_X9_Y4_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X9_Y4_N1.coord_x = 9;
defparam clken_ctrl_X9_Y4_N1.coord_y = 4;
defparam clken_ctrl_X9_Y4_N1.coord_z = 1;
// Location: SYNCCTRL_X9_Y4_N0
alta_syncctrl syncreset_ctrl_X9_Y4(.Din(), .Dout(SyncReset_X9_Y4_GND));
defparam syncreset_ctrl_X9_Y4.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X9_Y4.coord_x = 9;
defparam syncreset_ctrl_X9_Y4.coord_y = 4;
defparam syncreset_ctrl_X9_Y4.coord_z = 0;
// Location: SYNCCTRL_X9_Y4_N1
alta_syncctrl syncload_ctrl_X9_Y4(.Din(), .Dout(SyncLoad_X9_Y4_VCC));
defparam syncload_ctrl_X9_Y4.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X9_Y4.coord_x = 9;
defparam syncload_ctrl_X9_Y4.coord_y = 4;
defparam syncload_ctrl_X9_Y4.coord_z = 1;
// Location: LCCOMB_X9_Y5_N0
// alta_lcell_comb \top|RAM|Mux5~0 (
// Location: FF_X9_Y5_N0
// alta_lcell_ff \top|RAM|memory[8][2] (
alta_slice \top|RAM|memory[8][2] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|RAM|memory[12][2]~q ),
	.Cin(),
	.Qin(\top|RAM|memory[8][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~17_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(SyncReset_X9_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y5_VCC),
	.LutOut(\top|RAM|Mux5~0_combout ),
	.Cout(),
	.Q(\top|RAM|memory[8][2]~q ));
defparam \top|RAM|memory[8][2] .mask = 16'h98DC;
defparam \top|RAM|memory[8][2] .mode = "logic";
defparam \top|RAM|memory[8][2] .modeMux = 1'b0;
defparam \top|RAM|memory[8][2] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[8][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[8][2] .BypassEn = 1'b1;
defparam \top|RAM|memory[8][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[8][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[8][2] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[8][2] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[8][2] .coord_x = 9;
defparam \top|RAM|memory[8][2] .coord_y = 5;
defparam \top|RAM|memory[8][2] .coord_z = 0;
// Location: LCCOMB_X9_Y5_N10
// alta_lcell_comb \top|RAM|Mux2~3 (
// Location: FF_X9_Y5_N10
// alta_lcell_ff \top|RAM|memory[6][5] (
alta_slice \top|RAM|memory[6][5] (
	.A(\top|RAM|memory[7][5]~q ),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[5]~23_Duplicate_87 ),
	.D(\top|RAM|Mux2~2_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[6][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~3_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(SyncReset_X9_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y5_VCC),
	.LutOut(\top|RAM|Mux2~3_combout ),
	.Cout(),
	.Q(\top|RAM|memory[6][5]~q ));
defparam \top|RAM|memory[6][5] .mask = 16'hBBC0;
defparam \top|RAM|memory[6][5] .mode = "logic";
defparam \top|RAM|memory[6][5] .modeMux = 1'b0;
defparam \top|RAM|memory[6][5] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[6][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[6][5] .BypassEn = 1'b1;
defparam \top|RAM|memory[6][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[6][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[6][5] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[6][5] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[6][5] .coord_x = 9;
defparam \top|RAM|memory[6][5] .coord_y = 5;
defparam \top|RAM|memory[6][5] .coord_z = 5;
// Location: LCCOMB_X9_Y5_N12
// alta_lcell_comb \top|RAM|Mux1~0 (
// Location: FF_X9_Y5_N12
// alta_lcell_ff \top|RAM|memory[6][6] (
alta_slice \top|RAM|memory[6][6] (
	.A(\top|RAM|memory[2][6]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|regA|a_bus[6]~29_Duplicate_110 ),
	.D(\top|MAR|mar_add_4 [3]),
	.Cin(),
	.Qin(\top|RAM|memory[6][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~3_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(SyncReset_X9_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y5_VCC),
	.LutOut(\top|RAM|Mux1~0_combout ),
	.Cout(),
	.Q(\top|RAM|memory[6][6]~q ));
defparam \top|RAM|memory[6][6] .mask = 16'hCCD1;
defparam \top|RAM|memory[6][6] .mode = "logic";
defparam \top|RAM|memory[6][6] .modeMux = 1'b0;
defparam \top|RAM|memory[6][6] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[6][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[6][6] .BypassEn = 1'b1;
defparam \top|RAM|memory[6][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[6][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[6][6] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[6][6] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[6][6] .coord_x = 9;
defparam \top|RAM|memory[6][6] .coord_y = 5;
defparam \top|RAM|memory[6][6] .coord_z = 6;
// Location: FF_X9_Y5_N14
// alta_lcell_ff \top|RAM|memory[8][7] (
// Location: LCCOMB_X9_Y5_N14
// alta_lcell_comb \top|regA|a_bus[7]~35_Duplicate_61 (
alta_slice \top|RAM|memory[8][7] (
	.A(\top|regA|a_bus[7]~30_combout ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[7]~34_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[8][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~17_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_Duplicate_62 ),
	.Cout(),
	.Q(\top|RAM|memory[8][7]~q ));
defparam \top|RAM|memory[8][7] .mask = 16'hA020;
defparam \top|RAM|memory[8][7] .mode = "logic";
defparam \top|RAM|memory[8][7] .modeMux = 1'b0;
defparam \top|RAM|memory[8][7] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[8][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[8][7] .BypassEn = 1'b0;
defparam \top|RAM|memory[8][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[8][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[8][7] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[8][7] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[8][7] .coord_x = 9;
defparam \top|RAM|memory[8][7] .coord_y = 5;
defparam \top|RAM|memory[8][7] .coord_z = 7;
// Location: LCCOMB_X9_Y5_N16
// alta_lcell_comb \top|RAM|Mux0~6 (
// Location: FF_X9_Y5_N16
// alta_lcell_ff \top|RAM|memory[6][7] (
alta_slice \top|RAM|memory[6][7] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[7]~35_Duplicate_62 ),
	.D(\top|RAM|memory[4][7]~q ),
	.Cin(),
	.Qin(\top|RAM|memory[6][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~3_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(SyncReset_X9_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y5_VCC),
	.LutOut(\top|RAM|Mux0~6_combout ),
	.Cout(),
	.Q(\top|RAM|memory[6][7]~q ));
defparam \top|RAM|memory[6][7] .mask = 16'hD9C8;
defparam \top|RAM|memory[6][7] .mode = "logic";
defparam \top|RAM|memory[6][7] .modeMux = 1'b0;
defparam \top|RAM|memory[6][7] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[6][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[6][7] .BypassEn = 1'b1;
defparam \top|RAM|memory[6][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[6][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[6][7] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[6][7] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[6][7] .coord_x = 9;
defparam \top|RAM|memory[6][7] .coord_y = 5;
defparam \top|RAM|memory[6][7] .coord_z = 8;
// Location: LCCOMB_X9_Y5_N18
// alta_lcell_comb \top|RAM|Decoder0~17 (
// Location: FF_X9_Y5_N18
// alta_lcell_ff \top|RAM|memory[8][5] (
alta_slice \top|RAM|memory[8][5] (
	.A(vcc),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|regA|a_bus[5]~23_Duplicate_87 ),
	.D(\top|RAM|Decoder0~16_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[8][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~17_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(SyncReset_X9_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y5_VCC),
	.LutOut(\top|RAM|Decoder0~17_combout ),
	.Cout(),
	.Q(\top|RAM|memory[8][5]~q ));
defparam \top|RAM|memory[8][5] .mask = 16'hCC00;
defparam \top|RAM|memory[8][5] .mode = "logic";
defparam \top|RAM|memory[8][5] .modeMux = 1'b0;
defparam \top|RAM|memory[8][5] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[8][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[8][5] .BypassEn = 1'b1;
defparam \top|RAM|memory[8][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[8][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[8][5] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[8][5] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[8][5] .coord_x = 9;
defparam \top|RAM|memory[8][5] .coord_y = 5;
defparam \top|RAM|memory[8][5] .coord_z = 9;
// Location: LCCOMB_X9_Y5_N2
// alta_lcell_comb \top|regA|a_bus[5]~23_RESYN2 (
alta_slice \top|regA|a_bus[5]~23_RESYN2 (
	.A(\top|RAM|Mux2~3_combout ),
	.B(\top|MAR|mar_add_4 [3]),
	.C(\top|MAR|mar_add_4 [2]),
	.D(\top|regA|a_bus[5]~23_RESYN0_BDD1 ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[5]~23_RESYN2_BDD3 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[5]~23_RESYN2 .mask = 16'hEC2C;
defparam \top|regA|a_bus[5]~23_RESYN2 .mode = "logic";
defparam \top|regA|a_bus[5]~23_RESYN2 .modeMux = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN2 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN2 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN2 .BypassEn = 1'b0;
defparam \top|regA|a_bus[5]~23_RESYN2 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[5]~23_RESYN2 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_RESYN2 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_RESYN2 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_RESYN2 .coord_x = 9;
defparam \top|regA|a_bus[5]~23_RESYN2 .coord_y = 5;
defparam \top|regA|a_bus[5]~23_RESYN2 .coord_z = 1;
// Location: LCCOMB_X9_Y5_N20
// alta_lcell_comb \top|RAM|Decoder0~3 (
// Location: FF_X9_Y5_N20
// alta_lcell_ff \top|RAM|memory[6][1] (
alta_slice \top|RAM|memory[6][1] (
	.A(\top|RAM|Decoder0~2_combout ),
	.B(vcc),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|MAR|mar_add_4 [3]),
	.Cin(),
	.Qin(\top|RAM|memory[6][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~3_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(SyncReset_X9_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y5_VCC),
	.LutOut(\top|RAM|Decoder0~3_combout ),
	.Cout(),
	.Q(\top|RAM|memory[6][1]~q ));
defparam \top|RAM|memory[6][1] .mask = 16'h00AA;
defparam \top|RAM|memory[6][1] .mode = "logic";
defparam \top|RAM|memory[6][1] .modeMux = 1'b0;
defparam \top|RAM|memory[6][1] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[6][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[6][1] .BypassEn = 1'b1;
defparam \top|RAM|memory[6][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[6][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[6][1] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[6][1] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[6][1] .coord_x = 9;
defparam \top|RAM|memory[6][1] .coord_y = 5;
defparam \top|RAM|memory[6][1] .coord_z = 10;
// Location: LCCOMB_X9_Y5_N22
// alta_lcell_comb \top|regA|a_bus[5]~23_Duplicate (
alta_slice \top|regA|a_bus[5]~23_Duplicate (
	.A(vcc),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[5]~23_Duplicate_49 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[5]~23_Duplicate .mask = 16'hF030;
defparam \top|regA|a_bus[5]~23_Duplicate .mode = "logic";
defparam \top|regA|a_bus[5]~23_Duplicate .modeMux = 1'b0;
defparam \top|regA|a_bus[5]~23_Duplicate .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[5]~23_Duplicate .ShiftMux = 1'b0;
defparam \top|regA|a_bus[5]~23_Duplicate .BypassEn = 1'b0;
defparam \top|regA|a_bus[5]~23_Duplicate .CarryEnb = 1'b1;
defparam \top|regA|a_bus[5]~23_Duplicate .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_Duplicate .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_Duplicate .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[5]~23_Duplicate .coord_x = 9;
defparam \top|regA|a_bus[5]~23_Duplicate .coord_y = 5;
defparam \top|regA|a_bus[5]~23_Duplicate .coord_z = 11;
// Location: LCCOMB_X9_Y5_N24
// alta_lcell_comb \top|RAM|Mux5~3 (
// Location: FF_X9_Y5_N24
// alta_lcell_ff \top|RAM|memory[6][2] (
alta_slice \top|RAM|memory[6][2] (
	.A(\top|RAM|memory[7][2]~q ),
	.B(\top|MAR|mar_add_4 [2]),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|RAM|Mux5~2_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[6][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~3_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(SyncReset_X9_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y5_VCC),
	.LutOut(\top|RAM|Mux5~3_combout ),
	.Cout(),
	.Q(\top|RAM|memory[6][2]~q ));
defparam \top|RAM|memory[6][2] .mask = 16'hBBC0;
defparam \top|RAM|memory[6][2] .mode = "logic";
defparam \top|RAM|memory[6][2] .modeMux = 1'b0;
defparam \top|RAM|memory[6][2] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[6][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[6][2] .BypassEn = 1'b1;
defparam \top|RAM|memory[6][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[6][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[6][2] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[6][2] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[6][2] .coord_x = 9;
defparam \top|RAM|memory[6][2] .coord_y = 5;
defparam \top|RAM|memory[6][2] .coord_z = 12;
// Location: FF_X9_Y5_N26
// alta_lcell_ff \top|RAM|memory[8][1] (
// Location: LCCOMB_X9_Y5_N26
// alta_lcell_comb \top|regA|a_bus[5]~23_Duplicate_86 (
alta_slice \top|RAM|memory[8][1] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[8][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~17_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(SyncReset_X9_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y5_VCC),
	.LutOut(\top|regA|a_bus[5]~23_Duplicate_87 ),
	.Cout(),
	.Q(\top|RAM|memory[8][1]~q ));
defparam \top|RAM|memory[8][1] .mask = 16'hCC44;
defparam \top|RAM|memory[8][1] .mode = "logic";
defparam \top|RAM|memory[8][1] .modeMux = 1'b0;
defparam \top|RAM|memory[8][1] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[8][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[8][1] .BypassEn = 1'b1;
defparam \top|RAM|memory[8][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[8][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[8][1] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[8][1] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[8][1] .coord_x = 9;
defparam \top|RAM|memory[8][1] .coord_y = 5;
defparam \top|RAM|memory[8][1] .coord_z = 13;
// Location: FF_X9_Y5_N28
// alta_lcell_ff \top|RAM|memory[6][3] (
// Location: LCCOMB_X9_Y5_N28
// alta_lcell_comb \top|regA|a_bus[3]~19_Duplicate_90 (
alta_slice \top|RAM|memory[6][3] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[3]~19_RESYN12_BDD13 ),
	.C(\top|regA|a_bus[3]~19_RESYN14_BDD15 ),
	.D(\top|ALU|Add1|auto_generated|result_int[4]~8_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[6][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~3_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[3]~19_Duplicate_91 ),
	.Cout(),
	.Q(\top|RAM|memory[6][3]~q ));
defparam \top|RAM|memory[6][3] .mask = 16'hFCF4;
defparam \top|RAM|memory[6][3] .mode = "logic";
defparam \top|RAM|memory[6][3] .modeMux = 1'b0;
defparam \top|RAM|memory[6][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[6][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[6][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[6][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[6][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[6][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[6][3] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[6][3] .coord_x = 9;
defparam \top|RAM|memory[6][3] .coord_y = 5;
defparam \top|RAM|memory[6][3] .coord_z = 14;
// Location: FF_X9_Y5_N30
// alta_lcell_ff \top|RAM|memory[8][0] (
// Location: LCCOMB_X9_Y5_N30
// alta_lcell_comb \top|RAM|memory[8][0]~feeder (
alta_slice \top|RAM|memory[8][0] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|RAM|memory[8][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~17_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[8][0]~feeder_combout ),
	.Cout(),
	.Q(\top|RAM|memory[8][0]~q ));
defparam \top|RAM|memory[8][0] .mask = 16'hF0F0;
defparam \top|RAM|memory[8][0] .mode = "logic";
defparam \top|RAM|memory[8][0] .modeMux = 1'b0;
defparam \top|RAM|memory[8][0] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[8][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[8][0] .BypassEn = 1'b0;
defparam \top|RAM|memory[8][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[8][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[8][0] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[8][0] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[8][0] .coord_x = 9;
defparam \top|RAM|memory[8][0] .coord_y = 5;
defparam \top|RAM|memory[8][0] .coord_z = 15;
// Location: LCCOMB_X9_Y5_N4
// alta_lcell_comb \top|RAM|Mux7~0 (
// Location: FF_X9_Y5_N4
// alta_lcell_ff \top|RAM|memory[6][0] (
alta_slice \top|RAM|memory[6][0] (
	.A(\top|RAM|memory[4][0]~q ),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(\top|MAR|mar_add_4 [0]),
	.Cin(),
	.Qin(\top|RAM|memory[6][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~3_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(SyncReset_X9_Y5_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y5_VCC),
	.LutOut(\top|RAM|Mux7~0_combout ),
	.Cout(),
	.Q(\top|RAM|memory[6][0]~q ));
defparam \top|RAM|memory[6][0] .mask = 16'hCCE2;
defparam \top|RAM|memory[6][0] .mode = "logic";
defparam \top|RAM|memory[6][0] .modeMux = 1'b0;
defparam \top|RAM|memory[6][0] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[6][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[6][0] .BypassEn = 1'b1;
defparam \top|RAM|memory[6][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[6][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[6][0] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[6][0] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[6][0] .coord_x = 9;
defparam \top|RAM|memory[6][0] .coord_y = 5;
defparam \top|RAM|memory[6][0] .coord_z = 2;
// Location: FF_X9_Y5_N6
// alta_lcell_ff \top|RAM|memory[8][3] (
// Location: LCCOMB_X9_Y5_N6
// alta_lcell_comb \top|RAM|memory[8][3]~feeder (
alta_slice \top|RAM|memory[8][3] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[3]~19_Duplicate_91 ),
	.Cin(),
	.Qin(\top|RAM|memory[8][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~17_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|RAM|memory[8][3]~feeder_combout ),
	.Cout(),
	.Q(\top|RAM|memory[8][3]~q ));
defparam \top|RAM|memory[8][3] .mask = 16'hFF00;
defparam \top|RAM|memory[8][3] .mode = "logic";
defparam \top|RAM|memory[8][3] .modeMux = 1'b0;
defparam \top|RAM|memory[8][3] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[8][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[8][3] .BypassEn = 1'b0;
defparam \top|RAM|memory[8][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[8][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[8][3] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[8][3] .SyncLoadMux = 2'bxx;
defparam \top|RAM|memory[8][3] .coord_x = 9;
defparam \top|RAM|memory[8][3] .coord_y = 5;
defparam \top|RAM|memory[8][3] .coord_z = 3;
// Location: FF_X9_Y5_N8
// alta_lcell_ff \top|RAM|memory[8][6] (
// Location: LCCOMB_X9_Y5_N8
// alta_lcell_comb \top|regA|a_bus[6]~29_Duplicate_109 (
alta_slice \top|RAM|memory[8][6] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[6]~28_combout ),
	.C(\top|regA|a_bus[6]~24_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[7]~14_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[8][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~17_combout_X9_Y5_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[6]~29_Duplicate_110 ),
	.Cout(),
	.Q(\top|RAM|memory[8][6]~q ));
defparam \top|RAM|memory[8][6] .mask = 16'hC040;
defparam \top|RAM|memory[8][6] .mode = "logic";
defparam \top|RAM|memory[8][6] .modeMux = 1'b0;
defparam \top|RAM|memory[8][6] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[8][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[8][6] .BypassEn = 1'b0;
defparam \top|RAM|memory[8][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[8][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[8][6] .SyncResetMux = 2'bxx;
defparam \top|RAM|memory[8][6] .SyncLoadMux = 2'bxx;

defparam \top|RAM|memory[8][6] .coord_x = 9;
defparam \top|RAM|memory[8][6] .coord_y = 5;
defparam \top|RAM|memory[8][6] .coord_z = 4;
// Location: CLKENCTRL_X9_Y5_N0
alta_clkenctrl clken_ctrl_X9_Y5_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~17_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~17_combout_X9_Y5_SIG_SIG ));
defparam clken_ctrl_X9_Y5_N0.ClkMux = 2'b10;
defparam clken_ctrl_X9_Y5_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X9_Y5_N0.coord_x = 9;
defparam clken_ctrl_X9_Y5_N0.coord_y = 5;
defparam clken_ctrl_X9_Y5_N0.coord_z = 0;
// Location: ASYNCCTRL_X9_Y5_N0
alta_asyncctrl asyncreset_ctrl_X9_Y5_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y5_INV ));
defparam asyncreset_ctrl_X9_Y5_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X9_Y5_N0.coord_x = 9;
defparam asyncreset_ctrl_X9_Y5_N0.coord_y = 5;
defparam asyncreset_ctrl_X9_Y5_N0.coord_z = 0;
// Location: CLKENCTRL_X9_Y5_N1
alta_clkenctrl clken_ctrl_X9_Y5_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~3_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~3_combout_X9_Y5_SIG_SIG ));
defparam clken_ctrl_X9_Y5_N1.ClkMux = 2'b10;
defparam clken_ctrl_X9_Y5_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X9_Y5_N1.coord_x = 9;
defparam clken_ctrl_X9_Y5_N1.coord_y = 5;
defparam clken_ctrl_X9_Y5_N1.coord_z = 1;
// Location: SYNCCTRL_X9_Y5_N0
alta_syncctrl syncreset_ctrl_X9_Y5(.Din(), .Dout(SyncReset_X9_Y5_GND));
defparam syncreset_ctrl_X9_Y5.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X9_Y5.coord_x = 9;
defparam syncreset_ctrl_X9_Y5.coord_y = 5;
defparam syncreset_ctrl_X9_Y5.coord_z = 0;
// Location: SYNCCTRL_X9_Y5_N1
alta_syncctrl syncload_ctrl_X9_Y5(.Din(), .Dout(SyncLoad_X9_Y5_VCC));
defparam syncload_ctrl_X9_Y5.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X9_Y5.coord_x = 9;
defparam syncload_ctrl_X9_Y5.coord_y = 5;
defparam syncload_ctrl_X9_Y5.coord_z = 1;
// Location: LCCOMB_X9_Y6_N0
// alta_lcell_comb \top|regA|a_bus[6]~27 (
alta_slice \top|regA|a_bus[6]~27 (
	.A(vcc),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[6]~26_combout ),
	.D(\top|RAM|Mux1~5_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[6]~27_combout ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[6]~27 .mask = 16'hF3C0;
defparam \top|regA|a_bus[6]~27 .mode = "logic";
defparam \top|regA|a_bus[6]~27 .modeMux = 1'b0;
defparam \top|regA|a_bus[6]~27 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[6]~27 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[6]~27 .BypassEn = 1'b0;
defparam \top|regA|a_bus[6]~27 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[6]~27 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[6]~27 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[6]~27 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[6]~27 .coord_x = 9;
defparam \top|regA|a_bus[6]~27 .coord_y = 6;
defparam \top|regA|a_bus[6]~27 .coord_z = 0;
// Location: LCCOMB_X9_Y6_N10
// alta_lcell_comb \top|RAM|Mux7~4 (
// Location: FF_X9_Y6_N10
// alta_lcell_ff \top|RAM|memory[9][0] (
alta_slice \top|RAM|memory[9][0] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|RAM|memory[8][0]~q ),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(\top|MAR|mar_add_4 [1]),
	.Cin(),
	.Qin(\top|RAM|memory[9][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~15_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Mux7~4_combout ),
	.Cout(),
	.Q(\top|RAM|memory[9][0]~q ));
defparam \top|RAM|memory[9][0] .mask = 16'hAAE4;
defparam \top|RAM|memory[9][0] .mode = "logic";
defparam \top|RAM|memory[9][0] .modeMux = 1'b0;
defparam \top|RAM|memory[9][0] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[9][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[9][0] .BypassEn = 1'b1;
defparam \top|RAM|memory[9][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[9][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[9][0] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[9][0] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[9][0] .coord_x = 9;
defparam \top|RAM|memory[9][0] .coord_y = 6;
defparam \top|RAM|memory[9][0] .coord_z = 5;
// Location: LCCOMB_X9_Y6_N12
// alta_lcell_comb \top|RAM|Decoder0~13 (
// Location: FF_X9_Y6_N12
// alta_lcell_ff \top|RAM|memory[10][2] (
alta_slice \top|RAM|memory[10][2] (
	.A(\top|MAR|mar_add_4 [3]),
	.B(vcc),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|RAM|Decoder0~12_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[10][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~13_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Decoder0~13_combout ),
	.Cout(),
	.Q(\top|RAM|memory[10][2]~q ));
defparam \top|RAM|memory[10][2] .mask = 16'hAA00;
defparam \top|RAM|memory[10][2] .mode = "logic";
defparam \top|RAM|memory[10][2] .modeMux = 1'b0;
defparam \top|RAM|memory[10][2] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[10][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[10][2] .BypassEn = 1'b1;
defparam \top|RAM|memory[10][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[10][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[10][2] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[10][2] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[10][2] .coord_x = 9;
defparam \top|RAM|memory[10][2] .coord_y = 6;
defparam \top|RAM|memory[10][2] .coord_z = 6;
// Location: LCCOMB_X9_Y6_N14
// alta_lcell_comb \top|RAM|Mux4~0 (
// Location: FF_X9_Y6_N14
// alta_lcell_ff \top|RAM|memory[9][3] (
alta_slice \top|RAM|memory[9][3] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[3]~19_Duplicate_83 ),
	.D(\top|RAM|memory[8][3]~q ),
	.Cin(),
	.Qin(\top|RAM|memory[9][3]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~15_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Mux4~0_combout ),
	.Cout(),
	.Q(\top|RAM|memory[9][3]~q ));
defparam \top|RAM|memory[9][3] .mask = 16'hB9A8;
defparam \top|RAM|memory[9][3] .mode = "logic";
defparam \top|RAM|memory[9][3] .modeMux = 1'b0;
defparam \top|RAM|memory[9][3] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[9][3] .ShiftMux = 1'b0;
defparam \top|RAM|memory[9][3] .BypassEn = 1'b1;
defparam \top|RAM|memory[9][3] .CarryEnb = 1'b1;
defparam \top|RAM|memory[9][3] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[9][3] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[9][3] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[9][3] .coord_x = 9;
defparam \top|RAM|memory[9][3] .coord_y = 6;
defparam \top|RAM|memory[9][3] .coord_z = 7;
// Location: LCCOMB_X9_Y6_N16
// alta_lcell_comb \top|RAM|Mux2~1 (
// Location: FF_X9_Y6_N16
// alta_lcell_ff \top|RAM|memory[9][5] (
alta_slice \top|RAM|memory[9][5] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|RAM|Mux2~0_combout ),
	.C(\top|regA|a_bus[5]~23_Duplicate_81 ),
	.D(\top|RAM|memory[11][5]~q ),
	.Cin(),
	.Qin(\top|RAM|memory[9][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~15_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Mux2~1_combout ),
	.Cout(),
	.Q(\top|RAM|memory[9][5]~q ));
defparam \top|RAM|memory[9][5] .mask = 16'hEC64;
defparam \top|RAM|memory[9][5] .mode = "logic";
defparam \top|RAM|memory[9][5] .modeMux = 1'b0;
defparam \top|RAM|memory[9][5] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[9][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[9][5] .BypassEn = 1'b1;
defparam \top|RAM|memory[9][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[9][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[9][5] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[9][5] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[9][5] .coord_x = 9;
defparam \top|RAM|memory[9][5] .coord_y = 6;
defparam \top|RAM|memory[9][5] .coord_z = 8;
// Location: LCCOMB_X9_Y6_N18
// alta_lcell_comb \top|RAM|Mux2~0 (
// Location: FF_X9_Y6_N18
// alta_lcell_ff \top|RAM|memory[10][5] (
alta_slice \top|RAM|memory[10][5] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|RAM|memory[8][5]~q ),
	.C(\top|regA|a_bus[5]~23_Duplicate_81 ),
	.D(\top|MAR|mar_add_4 [1]),
	.Cin(),
	.Qin(\top|RAM|memory[10][5]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~13_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Mux2~0_combout ),
	.Cout(),
	.Q(\top|RAM|memory[10][5]~q ));
defparam \top|RAM|memory[10][5] .mask = 16'hFA44;
defparam \top|RAM|memory[10][5] .mode = "logic";
defparam \top|RAM|memory[10][5] .modeMux = 1'b0;
defparam \top|RAM|memory[10][5] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[10][5] .ShiftMux = 1'b0;
defparam \top|RAM|memory[10][5] .BypassEn = 1'b1;
defparam \top|RAM|memory[10][5] .CarryEnb = 1'b1;
defparam \top|RAM|memory[10][5] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[10][5] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[10][5] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[10][5] .coord_x = 9;
defparam \top|RAM|memory[10][5] .coord_y = 6;
defparam \top|RAM|memory[10][5] .coord_z = 9;
// Location: LCCOMB_X9_Y6_N20
// alta_lcell_comb \top|RAM|Mux1~5 (
// Location: FF_X9_Y6_N20
// alta_lcell_ff \top|RAM|memory[9][6] (
alta_slice \top|RAM|memory[9][6] (
	.A(\top|MAR|mar_add_4 [3]),
	.B(\top|RAM|memory[13][6]~q ),
	.C(\top|regA|a_bus[6]~29_combout ),
	.D(\top|RAM|Mux1~4_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[9][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~15_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Mux1~5_combout ),
	.Cout(),
	.Q(\top|RAM|memory[9][6]~q ));
defparam \top|RAM|memory[9][6] .mask = 16'h77A0;
defparam \top|RAM|memory[9][6] .mode = "logic";
defparam \top|RAM|memory[9][6] .modeMux = 1'b0;
defparam \top|RAM|memory[9][6] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[9][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[9][6] .BypassEn = 1'b1;
defparam \top|RAM|memory[9][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[9][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[9][6] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[9][6] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[9][6] .coord_x = 9;
defparam \top|RAM|memory[9][6] .coord_y = 6;
defparam \top|RAM|memory[9][6] .coord_z = 10;
// Location: LCCOMB_X9_Y6_N22
// alta_lcell_comb \top|RAM|Mux0~1 (
// Location: FF_X9_Y6_N22
// alta_lcell_ff \top|RAM|memory[10][7] (
alta_slice \top|RAM|memory[10][7] (
	.A(\top|RAM|memory[11][7]~q ),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[7]~35_Duplicate_56 ),
	.D(\top|RAM|Mux0~0_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[10][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~13_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Mux0~1_combout ),
	.Cout(),
	.Q(\top|RAM|memory[10][7]~q ));
defparam \top|RAM|memory[10][7] .mask = 16'hBBC0;
defparam \top|RAM|memory[10][7] .mode = "logic";
defparam \top|RAM|memory[10][7] .modeMux = 1'b0;
defparam \top|RAM|memory[10][7] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[10][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[10][7] .BypassEn = 1'b1;
defparam \top|RAM|memory[10][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[10][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[10][7] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[10][7] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[10][7] .coord_x = 9;
defparam \top|RAM|memory[10][7] .coord_y = 6;
defparam \top|RAM|memory[10][7] .coord_z = 11;
// Location: LCCOMB_X9_Y6_N24
// alta_lcell_comb \top|RAM|Mux5~1 (
// Location: FF_X9_Y6_N24
// alta_lcell_ff \top|RAM|memory[9][2] (
alta_slice \top|RAM|memory[9][2] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|RAM|memory[13][2]~q ),
	.C(\top|regA|a_bus[2]~14_combout ),
	.D(\top|RAM|Mux5~0_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[9][2]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~15_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Mux5~1_combout ),
	.Cout(),
	.Q(\top|RAM|memory[9][2]~q ));
defparam \top|RAM|memory[9][2] .mask = 16'hDDA0;
defparam \top|RAM|memory[9][2] .mode = "logic";
defparam \top|RAM|memory[9][2] .modeMux = 1'b0;
defparam \top|RAM|memory[9][2] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[9][2] .ShiftMux = 1'b0;
defparam \top|RAM|memory[9][2] .BypassEn = 1'b1;
defparam \top|RAM|memory[9][2] .CarryEnb = 1'b1;
defparam \top|RAM|memory[9][2] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[9][2] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[9][2] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[9][2] .coord_x = 9;
defparam \top|RAM|memory[9][2] .coord_y = 6;
defparam \top|RAM|memory[9][2] .coord_z = 12;
// Location: FF_X9_Y6_N26
// alta_lcell_ff \top|RAM|memory[10][0] (
// Location: LCCOMB_X9_Y6_N26
// alta_lcell_comb \top|regA|a_bus[5]~23_Duplicate_80 (
alta_slice \top|RAM|memory[10][0] (
	.A(\top|CU|cu_eo~q ),
	.B(\top|regA|a_bus[5]~23_RESYN6_BDD7 ),
	.C(\top|regA|a_bus[0]~6_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[6]~12_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[10][0]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~13_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|regA|a_bus[5]~23_Duplicate_81 ),
	.Cout(),
	.Q(\top|RAM|memory[10][0]~q ));
defparam \top|RAM|memory[10][0] .mask = 16'hCC44;
defparam \top|RAM|memory[10][0] .mode = "logic";
defparam \top|RAM|memory[10][0] .modeMux = 1'b0;
defparam \top|RAM|memory[10][0] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[10][0] .ShiftMux = 1'b0;
defparam \top|RAM|memory[10][0] .BypassEn = 1'b1;
defparam \top|RAM|memory[10][0] .CarryEnb = 1'b1;
defparam \top|RAM|memory[10][0] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[10][0] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[10][0] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[10][0] .coord_x = 9;
defparam \top|RAM|memory[10][0] .coord_y = 6;
defparam \top|RAM|memory[10][0] .coord_z = 13;
// Location: LCCOMB_X9_Y6_N28
// alta_lcell_comb \top|RAM|Mux6~0 (
// Location: FF_X9_Y6_N28
// alta_lcell_ff \top|RAM|memory[10][1] (
alta_slice \top|RAM|memory[10][1] (
	.A(\top|RAM|memory[8][1]~q ),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|MAR|mar_add_4 [2]),
	.Cin(),
	.Qin(\top|RAM|memory[10][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~13_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Mux6~0_combout ),
	.Cout(),
	.Q(\top|RAM|memory[10][1]~q ));
defparam \top|RAM|memory[10][1] .mask = 16'hCCE2;
defparam \top|RAM|memory[10][1] .mode = "logic";
defparam \top|RAM|memory[10][1] .modeMux = 1'b0;
defparam \top|RAM|memory[10][1] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[10][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[10][1] .BypassEn = 1'b1;
defparam \top|RAM|memory[10][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[10][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[10][1] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[10][1] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[10][1] .coord_x = 9;
defparam \top|RAM|memory[10][1] .coord_y = 6;
defparam \top|RAM|memory[10][1] .coord_z = 14;
// Location: LCCOMB_X9_Y6_N30
// alta_lcell_comb \top|RAM|Decoder0~15 (
// Location: FF_X9_Y6_N30
// alta_lcell_ff \top|RAM|memory[9][1] (
alta_slice \top|RAM|memory[9][1] (
	.A(\top|MAR|mar_add_4 [3]),
	.B(vcc),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(\top|RAM|Decoder0~14_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[9][1]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~15_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Decoder0~15_combout ),
	.Cout(),
	.Q(\top|RAM|memory[9][1]~q ));
defparam \top|RAM|memory[9][1] .mask = 16'hAA00;
defparam \top|RAM|memory[9][1] .mode = "logic";
defparam \top|RAM|memory[9][1] .modeMux = 1'b0;
defparam \top|RAM|memory[9][1] .FeedbackMux = 1'b0;
defparam \top|RAM|memory[9][1] .ShiftMux = 1'b0;
defparam \top|RAM|memory[9][1] .BypassEn = 1'b1;
defparam \top|RAM|memory[9][1] .CarryEnb = 1'b1;
defparam \top|RAM|memory[9][1] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[9][1] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[9][1] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[9][1] .coord_x = 9;
defparam \top|RAM|memory[9][1] .coord_y = 6;
defparam \top|RAM|memory[9][1] .coord_z = 15;
// Location: LCCOMB_X9_Y6_N4
// alta_lcell_comb \top|regA|a_bus[7]~35_Duplicate_55 (
alta_slice \top|regA|a_bus[7]~35_Duplicate_55 (
	.A(\top|regA|a_bus[7]~30_combout ),
	.B(\top|CU|cu_eo~q ),
	.C(\top|regA|a_bus[7]~34_combout ),
	.D(\top|ALU|Add1|auto_generated|result_int[8]~16_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|regA|a_bus[7]~35_Duplicate_56 ),
	.Cout(),
	.Q());
defparam \top|regA|a_bus[7]~35_Duplicate_55 .mask = 16'hA020;
defparam \top|regA|a_bus[7]~35_Duplicate_55 .mode = "logic";
defparam \top|regA|a_bus[7]~35_Duplicate_55 .modeMux = 1'b0;
defparam \top|regA|a_bus[7]~35_Duplicate_55 .FeedbackMux = 1'b0;
defparam \top|regA|a_bus[7]~35_Duplicate_55 .ShiftMux = 1'b0;
defparam \top|regA|a_bus[7]~35_Duplicate_55 .BypassEn = 1'b0;
defparam \top|regA|a_bus[7]~35_Duplicate_55 .CarryEnb = 1'b1;
defparam \top|regA|a_bus[7]~35_Duplicate_55 .AsyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~35_Duplicate_55 .SyncResetMux = 2'bxx;
defparam \top|regA|a_bus[7]~35_Duplicate_55 .SyncLoadMux = 2'bxx;
defparam \top|regA|a_bus[7]~35_Duplicate_55 .coord_x = 9;
defparam \top|regA|a_bus[7]~35_Duplicate_55 .coord_y = 6;
defparam \top|regA|a_bus[7]~35_Duplicate_55 .coord_z = 2;
// Location: LCCOMB_X9_Y6_N6
// alta_lcell_comb \top|RAM|Mux0~0 (
// Location: FF_X9_Y6_N6
// alta_lcell_ff \top|RAM|memory[9][7] (
alta_slice \top|RAM|memory[9][7] (
	.A(\top|MAR|mar_add_4 [0]),
	.B(\top|MAR|mar_add_4 [1]),
	.C(\top|regA|a_bus[7]~35_Duplicate_56 ),
	.D(\top|RAM|memory[8][7]~q ),
	.Cin(),
	.Qin(\top|RAM|memory[9][7]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~15_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Mux0~0_combout ),
	.Cout(),
	.Q(\top|RAM|memory[9][7]~q ));
defparam \top|RAM|memory[9][7] .mask = 16'hB9A8;
defparam \top|RAM|memory[9][7] .mode = "logic";
defparam \top|RAM|memory[9][7] .modeMux = 1'b0;
defparam \top|RAM|memory[9][7] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[9][7] .ShiftMux = 1'b0;
defparam \top|RAM|memory[9][7] .BypassEn = 1'b1;
defparam \top|RAM|memory[9][7] .CarryEnb = 1'b1;
defparam \top|RAM|memory[9][7] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[9][7] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[9][7] .SyncLoadMux = 2'b01;
defparam \top|RAM|memory[9][7] .coord_x = 9;
defparam \top|RAM|memory[9][7] .coord_y = 6;
defparam \top|RAM|memory[9][7] .coord_z = 3;
// Location: LCCOMB_X9_Y6_N8
// alta_lcell_comb \top|RAM|Mux1~1 (
// Location: FF_X9_Y6_N8
// alta_lcell_ff \top|RAM|memory[10][6] (
alta_slice \top|RAM|memory[10][6] (
	.A(\top|MAR|mar_add_4 [3]),
	.B(\top|RAM|memory[14][6]~q ),
	.C(\top|regA|a_bus[6]~29_combout ),
	.D(\top|RAM|Mux1~0_combout ),
	.Cin(),
	.Qin(\top|RAM|memory[10][6]~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~13_combout_X9_Y6_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ),
	.SyncReset(SyncReset_X9_Y6_GND),
	.ShiftData(),
	.SyncLoad(SyncLoad_X9_Y6_VCC),
	.LutOut(\top|RAM|Mux1~1_combout ),
	.Cout(),
	.Q(\top|RAM|memory[10][6]~q ));
defparam \top|RAM|memory[10][6] .mask = 16'hDDA0;
defparam \top|RAM|memory[10][6] .mode = "logic";
defparam \top|RAM|memory[10][6] .modeMux = 1'b0;
defparam \top|RAM|memory[10][6] .FeedbackMux = 1'b1;
defparam \top|RAM|memory[10][6] .ShiftMux = 1'b0;
defparam \top|RAM|memory[10][6] .BypassEn = 1'b1;
defparam \top|RAM|memory[10][6] .CarryEnb = 1'b1;
defparam \top|RAM|memory[10][6] .AsyncResetMux = 2'b11;
defparam \top|RAM|memory[10][6] .SyncResetMux = 2'b00;
defparam \top|RAM|memory[10][6] .SyncLoadMux = 2'b01;

defparam \top|RAM|memory[10][6] .coord_x = 9;
defparam \top|RAM|memory[10][6] .coord_y = 6;
defparam \top|RAM|memory[10][6] .coord_z = 4;
// Location: CLKENCTRL_X9_Y6_N0
alta_clkenctrl clken_ctrl_X9_Y6_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~15_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~15_combout_X9_Y6_SIG_SIG ));
defparam clken_ctrl_X9_Y6_N0.ClkMux = 2'b10;
defparam clken_ctrl_X9_Y6_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X9_Y6_N0.coord_x = 9;
defparam clken_ctrl_X9_Y6_N0.coord_y = 6;
defparam clken_ctrl_X9_Y6_N0.coord_z = 0;
// Location: ASYNCCTRL_X9_Y6_N0
alta_asyncctrl asyncreset_ctrl_X9_Y6_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y6_INV ));
defparam asyncreset_ctrl_X9_Y6_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X9_Y6_N0.coord_x = 9;
defparam asyncreset_ctrl_X9_Y6_N0.coord_y = 6;
defparam asyncreset_ctrl_X9_Y6_N0.coord_z = 0;
// Location: CLKENCTRL_X9_Y6_N1
alta_clkenctrl clken_ctrl_X9_Y6_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|RAM|Decoder0~13_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|RAM|Decoder0~13_combout_X9_Y6_SIG_SIG ));
defparam clken_ctrl_X9_Y6_N1.ClkMux = 2'b10;
defparam clken_ctrl_X9_Y6_N1.ClkEnMux = 2'b10;

defparam clken_ctrl_X9_Y6_N1.coord_x = 9;
defparam clken_ctrl_X9_Y6_N1.coord_y = 6;
defparam clken_ctrl_X9_Y6_N1.coord_z = 1;
// Location: SYNCCTRL_X9_Y6_N0
alta_syncctrl syncreset_ctrl_X9_Y6(.Din(), .Dout(SyncReset_X9_Y6_GND));
defparam syncreset_ctrl_X9_Y6.SyncCtrlMux = 2'b00;

defparam syncreset_ctrl_X9_Y6.coord_x = 9;
defparam syncreset_ctrl_X9_Y6.coord_y = 6;
defparam syncreset_ctrl_X9_Y6.coord_z = 0;
// Location: SYNCCTRL_X9_Y6_N1
alta_syncctrl syncload_ctrl_X9_Y6(.Din(), .Dout(SyncLoad_X9_Y6_VCC));
defparam syncload_ctrl_X9_Y6.SyncCtrlMux = 2'b01;
defparam syncload_ctrl_X9_Y6.coord_x = 9;
defparam syncload_ctrl_X9_Y6.coord_y = 6;
defparam syncload_ctrl_X9_Y6.coord_z = 1;
// Location: LCCOMB_X9_Y7_N12
// alta_lcell_comb \top|CU|Mux36~2 (
alta_slice \top|CU|Mux36~2 (
	.A(\top|IR|ir_bus_s [6]),
	.B(\top|CU|Mux31~12_combout ),
	.C(\top|IR|ir_bus_s [7]),
	.D(\top|CU|Mux18~0_combout ),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux36~2_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux36~2 .mask = 16'h8000;
defparam \top|CU|Mux36~2 .mode = "logic";
defparam \top|CU|Mux36~2 .modeMux = 1'b0;
defparam \top|CU|Mux36~2 .FeedbackMux = 1'b0;
defparam \top|CU|Mux36~2 .ShiftMux = 1'b0;
defparam \top|CU|Mux36~2 .BypassEn = 1'b0;
defparam \top|CU|Mux36~2 .CarryEnb = 1'b1;
defparam \top|CU|Mux36~2 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux36~2 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux36~2 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux36~2 .coord_x = 9;
defparam \top|CU|Mux36~2 .coord_y = 7;
defparam \top|CU|Mux36~2 .coord_z = 6;
// Location: LCCOMB_X9_Y7_N14
// alta_lcell_comb \top|CU|Mux31~12 (
alta_slice \top|CU|Mux31~12 (
	.A(vcc),
	.B(vcc),
	.C(\top|IR|ir_bus_s [5]),
	.D(\top|IR|ir_bus_s [4]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux31~12_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux31~12 .mask = 16'h00F0;
defparam \top|CU|Mux31~12 .mode = "logic";
defparam \top|CU|Mux31~12 .modeMux = 1'b0;
defparam \top|CU|Mux31~12 .FeedbackMux = 1'b0;
defparam \top|CU|Mux31~12 .ShiftMux = 1'b0;
defparam \top|CU|Mux31~12 .BypassEn = 1'b0;
defparam \top|CU|Mux31~12 .CarryEnb = 1'b1;
defparam \top|CU|Mux31~12 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux31~12 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux31~12 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux31~12 .coord_x = 9;
defparam \top|CU|Mux31~12 .coord_y = 7;
defparam \top|CU|Mux31~12 .coord_z = 7;
// Location: FF_X9_Y7_N16
// alta_lcell_ff \top|out|out_io[1] (
// Location: LCCOMB_X9_Y7_N16
// alta_lcell_comb \top|out|out_io[1]~feeder (
alta_slice \top|out|out_io[1] (
	.A(vcc),
	.B(vcc),
	.C(\top|regA|a_bus[1]~37_combout ),
	.D(vcc),
	.Cin(),
	.Qin(\top|out|out_io [1]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_oi~q_X9_Y7_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|out|out_io[1]~feeder_combout ),
	.Cout(),
	.Q(\top|out|out_io [1]));
defparam \top|out|out_io[1] .mask = 16'hF0F0;
defparam \top|out|out_io[1] .mode = "logic";
defparam \top|out|out_io[1] .modeMux = 1'b0;
defparam \top|out|out_io[1] .FeedbackMux = 1'b0;
defparam \top|out|out_io[1] .ShiftMux = 1'b0;
defparam \top|out|out_io[1] .BypassEn = 1'b0;
defparam \top|out|out_io[1] .CarryEnb = 1'b1;
defparam \top|out|out_io[1] .AsyncResetMux = 2'b11;
defparam \top|out|out_io[1] .SyncResetMux = 2'bxx;
defparam \top|out|out_io[1] .SyncLoadMux = 2'bxx;
defparam \top|out|out_io[1] .coord_x = 9;
defparam \top|out|out_io[1] .coord_y = 7;
defparam \top|out|out_io[1] .coord_z = 8;
// Location: LCCOMB_X9_Y7_N20
// alta_lcell_comb \top|CU|Mux33~2 (
alta_slice \top|CU|Mux33~2 (
	.A(\top|IR|ir_bus_s [5]),
	.B(\top|IR|ir_bus_s [7]),
	.C(\top|IR|ir_bus_s [6]),
	.D(\top|IR|ir_bus_s [4]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux33~2_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux33~2 .mask = 16'hB3B7;
defparam \top|CU|Mux33~2 .mode = "logic";
defparam \top|CU|Mux33~2 .modeMux = 1'b0;
defparam \top|CU|Mux33~2 .FeedbackMux = 1'b0;
defparam \top|CU|Mux33~2 .ShiftMux = 1'b0;
defparam \top|CU|Mux33~2 .BypassEn = 1'b0;
defparam \top|CU|Mux33~2 .CarryEnb = 1'b1;
defparam \top|CU|Mux33~2 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux33~2 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux33~2 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux33~2 .coord_x = 9;
defparam \top|CU|Mux33~2 .coord_y = 7;
defparam \top|CU|Mux33~2 .coord_z = 10;
// Location: LCCOMB_X9_Y7_N22
// alta_lcell_comb \top|CU|Mux36~1 (
alta_slice \top|CU|Mux36~1 (
	.A(\top|IR|ir_bus_s [5]),
	.B(\top|IR|ir_bus_s [7]),
	.C(\top|IR|ir_bus_s [6]),
	.D(\top|IR|ir_bus_s [4]),
	.Cin(),
	.Qin(),
	.Clk(),
	.AsyncReset(),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux36~1_combout ),
	.Cout(),
	.Q());
defparam \top|CU|Mux36~1 .mask = 16'hB3B7;
defparam \top|CU|Mux36~1 .mode = "logic";
defparam \top|CU|Mux36~1 .modeMux = 1'b0;
defparam \top|CU|Mux36~1 .FeedbackMux = 1'b0;
defparam \top|CU|Mux36~1 .ShiftMux = 1'b0;
defparam \top|CU|Mux36~1 .BypassEn = 1'b0;
defparam \top|CU|Mux36~1 .CarryEnb = 1'b1;
defparam \top|CU|Mux36~1 .AsyncResetMux = 2'bxx;
defparam \top|CU|Mux36~1 .SyncResetMux = 2'bxx;
defparam \top|CU|Mux36~1 .SyncLoadMux = 2'bxx;
defparam \top|CU|Mux36~1 .coord_x = 9;
defparam \top|CU|Mux36~1 .coord_y = 7;
defparam \top|CU|Mux36~1 .coord_z = 11;
// Location: FF_X9_Y7_N24
// alta_lcell_ff \top|out|out_io[2] (
// Location: LCCOMB_X9_Y7_N24
// alta_lcell_comb \top|out|out_io[2]~feeder (
alta_slice \top|out|out_io[2] (
	.A(vcc),
	.B(vcc),
	.C(vcc),
	.D(\top|regA|a_bus[2]~14_combout ),
	.Cin(),
	.Qin(\top|out|out_io [2]),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_oi~q_X9_Y7_SIG_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|out|out_io[2]~feeder_combout ),
	.Cout(),
	.Q(\top|out|out_io [2]));
defparam \top|out|out_io[2] .mask = 16'hFF00;
defparam \top|out|out_io[2] .mode = "logic";
defparam \top|out|out_io[2] .modeMux = 1'b0;
defparam \top|out|out_io[2] .FeedbackMux = 1'b0;
defparam \top|out|out_io[2] .ShiftMux = 1'b0;
defparam \top|out|out_io[2] .BypassEn = 1'b0;
defparam \top|out|out_io[2] .CarryEnb = 1'b1;
defparam \top|out|out_io[2] .AsyncResetMux = 2'b11;
defparam \top|out|out_io[2] .SyncResetMux = 2'bxx;
defparam \top|out|out_io[2] .SyncLoadMux = 2'bxx;
defparam \top|out|out_io[2] .coord_x = 9;
defparam \top|out|out_io[2] .coord_y = 7;
defparam \top|out|out_io[2] .coord_z = 12;
// Location: LCCOMB_X9_Y7_N30
// alta_lcell_comb \top|CU|Mux36~3 (
// Location: FF_X9_Y7_N30
// alta_lcell_ff \top|CU|cu_oi (
alta_slice \top|CU|cu_oi (
	.A(\top|CU|Mux36~2_combout ),
	.B(\top|CU|Mux20~0_combout ),
	.C(vcc),
	.D(\top|CU|Mux33~2_combout ),
	.Cin(),
	.Qin(\top|CU|cu_oi~q ),
	.Clk(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X9_Y7_INV_SIG ),
	.AsyncReset(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y7_INV ),
	.SyncReset(),
	.ShiftData(),
	.SyncLoad(),
	.LutOut(\top|CU|Mux36~3_combout ),
	.Cout(),
	.Q(\top|CU|cu_oi~q ));
defparam \top|CU|cu_oi .mask = 16'hEAAA;
defparam \top|CU|cu_oi .mode = "logic";
defparam \top|CU|cu_oi .modeMux = 1'b0;
defparam \top|CU|cu_oi .FeedbackMux = 1'b1;
defparam \top|CU|cu_oi .ShiftMux = 1'b0;
defparam \top|CU|cu_oi .BypassEn = 1'b0;
defparam \top|CU|cu_oi .CarryEnb = 1'b1;
defparam \top|CU|cu_oi .AsyncResetMux = 2'b11;
defparam \top|CU|cu_oi .SyncResetMux = 2'bxx;
defparam \top|CU|cu_oi .SyncLoadMux = 2'bxx;

defparam \top|CU|cu_oi .coord_x = 9;
defparam \top|CU|cu_oi .coord_y = 7;
defparam \top|CU|cu_oi .coord_z = 15;
// Location: CLKENCTRL_X9_Y7_N0
alta_clkenctrl clken_ctrl_X9_Y7_N0(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|cu_oi~q ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|cu_oi~q_X9_Y7_SIG_SIG ));
defparam clken_ctrl_X9_Y7_N0.ClkMux = 2'b10;
defparam clken_ctrl_X9_Y7_N0.ClkEnMux = 2'b10;

defparam clken_ctrl_X9_Y7_N0.coord_x = 9;
defparam clken_ctrl_X9_Y7_N0.coord_y = 7;
defparam clken_ctrl_X9_Y7_N0.coord_z = 0;
// Location: ASYNCCTRL_X9_Y7_N0
alta_asyncctrl asyncreset_ctrl_X9_Y7_N0(.Din(\rst_n~inputclkctrl_outclk ), .Dout(\rst_n~inputclkctrl_outclk__AsyncReset_X9_Y7_INV ));
defparam asyncreset_ctrl_X9_Y7_N0.AsyncCtrlMux = 2'b11;

defparam asyncreset_ctrl_X9_Y7_N0.coord_x = 9;
defparam asyncreset_ctrl_X9_Y7_N0.coord_y = 7;
defparam asyncreset_ctrl_X9_Y7_N0.coord_z = 0;
// Location: CLKENCTRL_X9_Y7_N1
alta_clkenctrl clken_ctrl_X9_Y7_N1(.ClkIn(\pll_inst|inpll_F12874A2.clkout0 ), .ClkEn(\top|CU|Mux36~1_combout ), .ClkOut(\pll_inst|inpll_F12874A2.clkout0__top|CU|Mux36~1_combout_X9_Y7_INV_SIG ));
defparam clken_ctrl_X9_Y7_N1.ClkMux = 2'b11;
defparam clken_ctrl_X9_Y7_N1.ClkEnMux = 2'b10;
defparam clken_ctrl_X9_Y7_N1.coord_x = 9;
defparam clken_ctrl_X9_Y7_N1.coord_y = 7;
defparam clken_ctrl_X9_Y7_N1.coord_z = 1;
endmodule

