/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [11:0] celloutsig_0_0z;
  reg [8:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [4:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire [6:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [7:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [15:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [9:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[76:65] / { 1'h1, in_data[33:23] };
  assign celloutsig_1_18z = { celloutsig_1_11z[2], celloutsig_1_12z, celloutsig_1_11z } / { 1'h1, celloutsig_1_1z, celloutsig_1_10z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_15z, celloutsig_1_10z, celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_0_7z = { in_data[79:77], celloutsig_0_2z, celloutsig_0_3z } / { 1'h1, celloutsig_0_5z[3:0] };
  assign celloutsig_0_9z = { celloutsig_0_0z[3:0], celloutsig_0_7z, celloutsig_0_1z } / { 1'h1, celloutsig_0_5z[4:0], celloutsig_0_5z };
  assign celloutsig_1_6z = { in_data[188:186], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, celloutsig_1_2z[7:1] };
  assign celloutsig_1_16z = { celloutsig_1_15z[5], celloutsig_1_3z, celloutsig_1_4z } % { 1'h1, celloutsig_1_3z, celloutsig_1_14z };
  assign celloutsig_1_2z = { in_data[168:164], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_3z = in_data[11:2] != in_data[83:74];
  assign celloutsig_1_17z = { celloutsig_1_15z[6:1], celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_4z } != { celloutsig_1_6z[5:0], celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_3z };
  assign celloutsig_1_19z = { in_data[143:142], celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_13z } != { celloutsig_1_12z[6:1], celloutsig_1_10z };
  assign celloutsig_0_2z = celloutsig_0_0z[3:0] != celloutsig_0_0z[7:4];
  assign celloutsig_0_13z = - { celloutsig_0_5z[8:2], celloutsig_0_2z };
  assign celloutsig_0_15z = - { celloutsig_0_11z[3:1], celloutsig_0_12z, celloutsig_0_1z };
  assign celloutsig_1_11z = - celloutsig_1_2z[8:1];
  assign celloutsig_0_12z = ~^ { celloutsig_0_9z[15:13], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_1z = ~^ { celloutsig_1_0z[1:0], celloutsig_1_0z };
  assign celloutsig_1_3z = ~^ in_data[125:111];
  assign celloutsig_1_13z = ~^ { in_data[175:161], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_1_15z = { celloutsig_1_2z[9:3], celloutsig_1_8z } >> { celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_5z = { in_data[17:9], celloutsig_0_4z } - celloutsig_0_0z[11:2];
  assign celloutsig_0_1z = in_data[35:29] - in_data[51:45];
  assign celloutsig_1_0z = in_data[177:175] - in_data[164:162];
  assign celloutsig_1_12z = celloutsig_1_2z[6:0] - celloutsig_1_6z[7:1];
  assign celloutsig_0_4z = ~((celloutsig_0_1z[2] & celloutsig_0_1z[1]) | celloutsig_0_2z);
  assign celloutsig_0_8z = ~((celloutsig_0_5z[4] & celloutsig_0_1z[2]) | celloutsig_0_0z[10]);
  assign celloutsig_0_16z = ~((celloutsig_0_12z & celloutsig_0_5z[9]) | celloutsig_0_13z[3]);
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_0z[0]) | celloutsig_1_0z[0]);
  assign celloutsig_1_8z = ~((celloutsig_1_6z[5] & celloutsig_1_0z[2]) | celloutsig_1_6z[5]);
  assign celloutsig_1_10z = ~((celloutsig_1_6z[7] & in_data[183]) | celloutsig_1_2z[9]);
  assign celloutsig_1_14z = ~((celloutsig_1_0z[2] & in_data[113]) | celloutsig_1_11z[7]);
  always_latch
    if (!clkin_data[0]) celloutsig_0_11z = 9'h000;
    else if (!celloutsig_1_19z) celloutsig_0_11z = { celloutsig_0_1z[1], celloutsig_0_3z, celloutsig_0_1z };
  assign { out_data[143:128], out_data[96], out_data[42:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_15z, celloutsig_0_16z };
endmodule
