TimeQuest Timing Analyzer report for Uni_Projektas
Thu Feb 02 17:32:50 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'CLK'
 13. Slow Model Hold: 'CLK'
 14. Slow Model Minimum Pulse Width: 'CLK'
 15. Slow Model Minimum Pulse Width: 'SYNC'
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'CLK'
 24. Fast Model Hold: 'CLK'
 25. Fast Model Minimum Pulse Width: 'CLK'
 26. Fast Model Minimum Pulse Width: 'SYNC'
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Multicorner Timing Analysis Summary
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Setup Transfers
 33. Hold Transfers
 34. Report TCCS
 35. Report RSKM
 36. Unconstrained Paths
 37. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Uni_Projektas                                                     ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 12     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------+
; SDC File List                                         ;
+-------------------+--------+--------------------------+
; SDC File Path     ; Status ; Read at                  ;
+-------------------+--------+--------------------------+
; Uni_Projektas.sdc ; OK     ; Thu Feb 02 17:32:50 2023 ;
+-------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; CLK        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }  ;
; SYNC       ; Base ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SYNC } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 67.55 MHz ; 67.55 MHz       ; CLK        ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 5.197 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.499 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 6.933  ; 0.000                 ;
; SYNC  ; 36.000 ; 0.000                 ;
+-------+--------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK'                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                            ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.197 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.821     ;
; 5.247 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.771     ;
; 5.255 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.635     ;
; 5.255 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.635     ;
; 5.255 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.635     ;
; 5.255 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.635     ;
; 5.255 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.635     ;
; 5.280 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.738     ;
; 5.333 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.685     ;
; 5.369 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.649     ;
; 5.408 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515 ; CLK          ; CLK         ; 20.000       ; -0.128     ; 14.504     ;
; 5.408 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515 ; CLK          ; CLK         ; 20.000       ; -0.128     ; 14.504     ;
; 5.408 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515 ; CLK          ; CLK         ; 20.000       ; -0.128     ; 14.504     ;
; 5.408 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515 ; CLK          ; CLK         ; 20.000       ; -0.128     ; 14.504     ;
; 5.408 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515 ; CLK          ; CLK         ; 20.000       ; -0.128     ; 14.504     ;
; 5.420 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.598     ;
; 5.481 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM871           ; CLK          ; CLK         ; 20.000       ; -0.141     ; 14.418     ;
; 5.481 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM871           ; CLK          ; CLK         ; 20.000       ; -0.141     ; 14.418     ;
; 5.481 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM871           ; CLK          ; CLK         ; 20.000       ; -0.141     ; 14.418     ;
; 5.481 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM871           ; CLK          ; CLK         ; 20.000       ; -0.141     ; 14.418     ;
; 5.481 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM871           ; CLK          ; CLK         ; 20.000       ; -0.141     ; 14.418     ;
; 5.488 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1539                  ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.027     ; 14.525     ;
; 5.507 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM603            ; CLK          ; CLK         ; 20.000       ; -0.100     ; 14.433     ;
; 5.507 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM603            ; CLK          ; CLK         ; 20.000       ; -0.100     ; 14.433     ;
; 5.507 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM603            ; CLK          ; CLK         ; 20.000       ; -0.100     ; 14.433     ;
; 5.507 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM603            ; CLK          ; CLK         ; 20.000       ; -0.100     ; 14.433     ;
; 5.507 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM603            ; CLK          ; CLK         ; 20.000       ; -0.100     ; 14.433     ;
; 5.510 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.508     ;
; 5.517 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295                ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.021     ; 14.502     ;
; 5.521 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM597            ; CLK          ; CLK         ; 20.000       ; -0.100     ; 14.419     ;
; 5.521 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM597            ; CLK          ; CLK         ; 20.000       ; -0.100     ; 14.419     ;
; 5.521 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM597            ; CLK          ; CLK         ; 20.000       ; -0.100     ; 14.419     ;
; 5.521 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM597            ; CLK          ; CLK         ; 20.000       ; -0.100     ; 14.419     ;
; 5.521 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM597            ; CLK          ; CLK         ; 20.000       ; -0.100     ; 14.419     ;
; 5.526 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477 ; CLK          ; CLK         ; 20.000       ; -0.133     ; 14.381     ;
; 5.526 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477 ; CLK          ; CLK         ; 20.000       ; -0.133     ; 14.381     ;
; 5.526 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477 ; CLK          ; CLK         ; 20.000       ; -0.133     ; 14.381     ;
; 5.526 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477 ; CLK          ; CLK         ; 20.000       ; -0.133     ; 14.381     ;
; 5.526 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM131_OTERM419_OTERM759_OTERM1477 ; CLK          ; CLK         ; 20.000       ; -0.133     ; 14.381     ;
; 5.534 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 14.363     ;
; 5.534 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 14.363     ;
; 5.534 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 14.363     ;
; 5.534 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 14.363     ;
; 5.534 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 14.363     ;
; 5.539 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613             ; CLK          ; CLK         ; 20.000       ; -0.102     ; 14.399     ;
; 5.539 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1507                  ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.027     ; 14.474     ;
; 5.539 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613             ; CLK          ; CLK         ; 20.000       ; -0.102     ; 14.399     ;
; 5.539 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613             ; CLK          ; CLK         ; 20.000       ; -0.102     ; 14.399     ;
; 5.539 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613             ; CLK          ; CLK         ; 20.000       ; -0.102     ; 14.399     ;
; 5.539 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[6]_OTERM13_OTERM235_OTERM613             ; CLK          ; CLK         ; 20.000       ; -0.102     ; 14.399     ;
; 5.542 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1475                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.018     ; 14.480     ;
; 5.549 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323 ; CLK          ; CLK         ; 20.000       ; -0.111     ; 14.380     ;
; 5.549 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323 ; CLK          ; CLK         ; 20.000       ; -0.111     ; 14.380     ;
; 5.549 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323 ; CLK          ; CLK         ; 20.000       ; -0.111     ; 14.380     ;
; 5.549 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323 ; CLK          ; CLK         ; 20.000       ; -0.111     ; 14.380     ;
; 5.549 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a16~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM695_OTERM1323 ; CLK          ; CLK         ; 20.000       ; -0.111     ; 14.380     ;
; 5.562 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.456     ;
; 5.585 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459  ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.305     ;
; 5.585 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459  ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.305     ;
; 5.585 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459  ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.305     ;
; 5.585 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459  ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.305     ;
; 5.585 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459  ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.305     ;
; 5.587 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.303     ;
; 5.587 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.303     ;
; 5.587 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.303     ;
; 5.587 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.303     ;
; 5.587 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM139_OTERM343_OTERM685_OTERM1451 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.303     ;
; 5.592 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1443                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.018     ; 14.430     ;
; 5.598 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1339                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.420     ;
; 5.603 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.287     ;
; 5.603 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.287     ;
; 5.603 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.287     ;
; 5.603 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.287     ;
; 5.603 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[13]_OTERM141_OTERM345_OTERM687_OTERM1449 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.287     ;
; 5.605 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.413     ;
; 5.607 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.283     ;
; 5.607 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.283     ;
; 5.607 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.283     ;
; 5.607 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.283     ;
; 5.607 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM657_OTERM1455 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.283     ;
; 5.625 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.018     ; 14.397     ;
; 5.644 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1307                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.374     ;
; 5.654 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457  ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.236     ;
; 5.654 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457  ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.236     ;
; 5.654 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457  ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.236     ;
; 5.654 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457  ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.236     ;
; 5.654 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM655_OTERM1457  ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.236     ;
; 5.657 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.233     ;
; 5.657 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.233     ;
; 5.657 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.233     ;
; 5.657 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.233     ;
; 5.657 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[15]_OTERM145_OTERM349_OTERM691_OTERM1413 ; CLK          ; CLK         ; 20.000       ; -0.150     ; 14.233     ;
; 5.662 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM327_OTERM891            ; CLK          ; CLK         ; 20.000       ; -0.138     ; 14.240     ;
; 5.662 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM327_OTERM891            ; CLK          ; CLK         ; 20.000       ; -0.138     ; 14.240     ;
; 5.662 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM327_OTERM891            ; CLK          ; CLK         ; 20.000       ; -0.138     ; 14.240     ;
; 5.662 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM327_OTERM891            ; CLK          ; CLK         ; 20.000       ; -0.138     ; 14.240     ;
; 5.662 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM327_OTERM891            ; CLK          ; CLK         ; 20.000       ; -0.138     ; 14.240     ;
; 5.677 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.018     ; 14.345     ;
; 5.681 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 14.337     ;
; 5.690 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301  ; CLK          ; CLK         ; 20.000       ; -0.143     ; 14.207     ;
+-------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                        ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                    ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                       ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                    ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                       ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                         ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                         ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                       ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.805      ;
; 0.741 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.047      ;
; 0.753 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.059      ;
; 0.754 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.060      ;
; 0.768 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.074      ;
; 0.771 ; ADC_Manager:ADC_Manager1|data_buffer[0]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.077      ;
; 0.776 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                        ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.082      ;
; 0.823 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.129      ;
; 0.897 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.203      ;
; 0.900 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.206      ;
; 0.910 ; ADC_Manager:ADC_Manager1|data_buffer[1]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.216      ;
; 0.913 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.219      ;
; 0.914 ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                    ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[1]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.220      ;
; 0.978 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.138      ; 1.383      ;
; 0.978 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.138      ; 1.383      ;
; 0.979 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.138      ; 1.384      ;
; 0.986 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.138      ; 1.391      ;
; 1.009 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~portb_address_reg2                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.139      ; 1.415      ;
; 1.010 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.372      ;
; 1.010 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.372      ;
; 1.021 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.383      ;
; 1.021 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.383      ;
; 1.025 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[1]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~portb_address_reg1                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.139      ; 1.431      ;
; 1.029 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[3]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~portb_address_reg3                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.139      ; 1.435      ;
; 1.052 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~porta_address_reg2                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.415      ;
; 1.068 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[1]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~porta_address_reg1                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.431      ;
; 1.072 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[3]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~porta_address_reg3                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.096      ; 1.435      ;
; 1.076 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.382      ;
; 1.163 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.469      ;
; 1.166 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.472      ;
; 1.167 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.473      ;
; 1.171 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.477      ;
; 1.171 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.477      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                  ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                  ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.172 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.478      ;
; 1.173 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.479      ;
; 1.175 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                  ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                  ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.483      ;
; 1.181 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.487      ;
; 1.220 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[12]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[12]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.221 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.527      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[3]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[8]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[8]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[10]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[10]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[19]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[19]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[24]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[24]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; ADC_Manager:ADC_Manager1|data_counts[26]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[26]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Clock_divider:clock_divider1|counter[3]                                                                                                                                  ; Clock_divider:clock_divider1|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
; 1.225 ; Clock_divider:clock_divider1|counter[8]                                                                                                                                  ; Clock_divider:clock_divider1|counter[8]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 1.531      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK'                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg4  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg5  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg6  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_datain_reg7  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_we_reg       ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a1~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a2~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a3~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a4~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a5~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a6~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a7~porta_memory_reg0  ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]                                                                                                                           ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]                                                                                                                          ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
; 6.933 ; 10.000       ; 3.067          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121]                                                                                                                         ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 36.000 ; 40.000       ; 4.000          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.926 ; 8.926 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.228 ; 7.228 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.542 ; 8.542 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 8.926 ; 8.926 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.219 ; 7.219 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.220 ; 7.220 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.925 ; 8.925 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.657 ; 6.657 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.242 ; 7.242 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 7.219 ; 7.219 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.228 ; 7.228 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.542 ; 8.542 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 8.926 ; 8.926 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.219 ; 7.219 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.220 ; 7.220 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.925 ; 8.925 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.657 ; 6.657 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.242 ; 7.242 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; CLK   ; 15.204 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; CLK   ; 0.215 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; CLK   ; 7.500  ; 0.000                 ;
; SYNC  ; 37.223 ; 0.000                 ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK'                                                                                                                                                                                                                                                                                     ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                            ; To Node                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.204 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.813      ;
; 15.215 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.802      ;
; 15.236 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.781      ;
; 15.252 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.765      ;
; 15.274 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.743      ;
; 15.286 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.731      ;
; 15.306 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.711      ;
; 15.321 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.696      ;
; 15.343 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1339                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.674      ;
; 15.352 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1307                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.665      ;
; 15.376 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.641      ;
; 15.378 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1475                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.643      ;
; 15.384 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.633      ;
; 15.389 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1443                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.632      ;
; 15.391 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.626      ;
; 15.392 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1539                  ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.619      ;
; 15.404 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1507                  ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.607      ;
; 15.410 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1441                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.611      ;
; 15.423 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1505                  ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.588      ;
; 15.425 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM639_OTERM1473                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.596      ;
; 15.432 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.584      ;
; 15.433 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1301                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.584      ;
; 15.440 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM79_OTERM367_OTERM707_OTERM1537                  ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.571      ;
; 15.443 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.573      ;
; 15.448 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1471                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.573      ;
; 15.455 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM641_OTERM1439                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.566      ;
; 15.462 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1535                  ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.549      ;
; 15.464 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.552      ;
; 15.468 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[10]_OTERM121_OTERM315_OTERM681_OTERM1295                ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.014     ; 4.550      ;
; 15.474 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM81_OTERM369_OTERM709_OTERM1503                  ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.537      ;
; 15.476 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1335                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.541      ;
; 15.480 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.536      ;
; 15.502 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.514      ;
; 15.505 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347                 ; Correlation_function:corr_long|output_56[19]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.514      ;
; 15.514 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.502      ;
; 15.516 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM675_OTERM1333                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.015     ; 4.501      ;
; 15.516 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315                 ; Correlation_function:corr_long|output_56[19]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.503      ;
; 15.530 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; CLK          ; CLK         ; 20.000       ; -0.074     ; 4.428      ;
; 15.530 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; CLK          ; CLK         ; 20.000       ; -0.074     ; 4.428      ;
; 15.530 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; CLK          ; CLK         ; 20.000       ; -0.074     ; 4.428      ;
; 15.530 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; CLK          ; CLK         ; 20.000       ; -0.074     ; 4.428      ;
; 15.530 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg4  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM347_OTERM689_OTERM1447 ; CLK          ; CLK         ; 20.000       ; -0.074     ; 4.428      ;
; 15.534 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.482      ;
; 15.537 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313                 ; Correlation_function:corr_long|output_56[19]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.482      ;
; 15.540 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347                 ; Correlation_function:corr_long|output_56[18]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.479      ;
; 15.549 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.467      ;
; 15.551 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1315                 ; Correlation_function:corr_long|output_56[18]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.468      ;
; 15.553 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345                 ; Correlation_function:corr_long|output_56[19]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.466      ;
; 15.563 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1437                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.458      ;
; 15.571 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1339                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.445      ;
; 15.572 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1313                 ; Correlation_function:corr_long|output_56[18]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.447      ;
; 15.575 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343                 ; Correlation_function:corr_long|output_56[19]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.444      ;
; 15.578 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM643_OTERM1469                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.443      ;
; 15.580 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM669_OTERM1307                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.436      ;
; 15.584 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1299                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.014     ; 4.434      ;
; 15.586 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM871           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 4.379      ;
; 15.586 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM871           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 4.379      ;
; 15.586 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM871           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 4.379      ;
; 15.586 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM871           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 4.379      ;
; 15.586 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a34~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[14]_OTERM143_OTERM359_OTERM871           ; CLK          ; CLK         ; 20.000       ; -0.067     ; 4.379      ;
; 15.587 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311                 ; Correlation_function:corr_long|output_56[19]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.432      ;
; 15.588 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[1]_OTERM103_OTERM297_OTERM663_OTERM1345                 ; Correlation_function:corr_long|output_56[18]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.431      ;
; 15.592 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1283                   ; Correlation_function:corr_long|output_56[19]                                                          ; CLK          ; CLK         ; 20.000       ; -0.004     ; 4.436      ;
; 15.594 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1501                  ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.417      ;
; 15.597 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515 ; CLK          ; CLK         ; 20.000       ; -0.053     ; 4.382      ;
; 15.597 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515 ; CLK          ; CLK         ; 20.000       ; -0.053     ; 4.382      ;
; 15.597 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515 ; CLK          ; CLK         ; 20.000       ; -0.053     ; 4.382      ;
; 15.597 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515 ; CLK          ; CLK         ; 20.000       ; -0.053     ; 4.382      ;
; 15.597 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~portb_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[12]_OTERM125_OTERM413_OTERM753_OTERM1515 ; CLK          ; CLK         ; 20.000       ; -0.053     ; 4.382      ;
; 15.598 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM649_OTERM1431                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.423      ;
; 15.600 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1467                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.421      ;
; 15.601 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1251                   ; Correlation_function:corr_long|output_56[19]                                                          ; CLK          ; CLK         ; 20.000       ; -0.004     ; 4.427      ;
; 15.603 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM677_OTERM1331                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.014     ; 4.415      ;
; 15.604 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1305                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.412      ;
; 15.606 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1475                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.012     ; 4.414      ;
; 15.607 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1309                 ; Correlation_function:corr_long|output_56[19]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.412      ;
; 15.609 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM83_OTERM371_OTERM711_OTERM1533                  ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.402      ;
; 15.610 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1343                 ; Correlation_function:corr_long|output_56[18]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.409      ;
; 15.612 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM113_OTERM307_OTERM673_OTERM1303                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.404      ;
; 15.614 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[4]_OTERM109_OTERM303_OTERM645_OTERM1435                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.407      ;
; 15.616 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM603            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 4.353      ;
; 15.616 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg1 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM603            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 4.353      ;
; 15.616 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg2 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM603            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 4.353      ;
; 15.616 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg3 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM603            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 4.353      ;
; 15.616 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg4 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[11]_OTERM23_OTERM245_OTERM603            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 4.353      ;
; 15.617 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM637_OTERM1443                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.012     ; 4.403      ;
; 15.619 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[5]_OTERM111_OTERM305_OTERM671_OTERM1337                 ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.397      ;
; 15.620 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM77_OTERM365_OTERM705_OTERM1539                  ; Correlation_function:corr_long|f_output[18]_OTERM2555                                                 ; CLK          ; CLK         ; 20.000       ; -0.022     ; 4.390      ;
; 15.621 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[9]_OTERM119_OTERM313_OTERM679_OTERM1297                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.014     ; 4.397      ;
; 15.621 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[6]_OTERM89_OTERM377_OTERM717_OTERM1527                  ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.021     ; 4.390      ;
; 15.622 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[3]_OTERM107_OTERM301_OTERM667_OTERM1341                 ; Correlation_function:corr_long|output_56[19]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.397      ;
; 15.622 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[2]_OTERM105_OTERM299_OTERM665_OTERM1311                 ; Correlation_function:corr_long|output_56[18]                                                          ; CLK          ; CLK         ; 20.000       ; -0.013     ; 4.397      ;
; 15.623 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[0]_OTERM101_OTERM295_OTERM661_OTERM1347                 ; Correlation_function:corr_long|f_output[17]_OTERM2553                                                 ; CLK          ; CLK         ; 20.000       ; -0.016     ; 4.393      ;
; 15.623 ; Correlation_function:corr_long|Correlation_Gate:gate5|output[7]_OTERM115_OTERM309_OTERM651_OTERM1429                 ; Correlation_function:corr_long|f_output[19]_OTERM2557                                                 ; CLK          ; CLK         ; 20.000       ; -0.011     ; 4.398      ;
; 15.627 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg0  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459  ; CLK          ; CLK         ; 20.000       ; -0.074     ; 4.331      ;
; 15.627 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a56~porta_address_reg0 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[14]_OTERM53_OTERM275_OTERM597            ; CLK          ; CLK         ; 20.000       ; -0.063     ; 4.342      ;
; 15.627 ; Correlation_function:corr_long|Correlation_Gate:gate6|output[0]_OTERM1_OTERM223_OTERM571_OTERM1283                   ; Correlation_function:corr_long|output_56[18]                                                          ; CLK          ; CLK         ; 20.000       ; -0.004     ; 4.401      ;
; 15.627 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg1  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459  ; CLK          ; CLK         ; 20.000       ; -0.074     ; 4.331      ;
; 15.627 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg2  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459  ; CLK          ; CLK         ; 20.000       ; -0.074     ; 4.331      ;
; 15.627 ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a0~portb_address_reg3  ; Correlation_function:corr_long|Correlation_Gate:gate5|output[8]_OTERM117_OTERM311_OTERM653_OTERM1459  ; CLK          ; CLK         ; 20.000       ; -0.074     ; 4.331      ;
+--------+----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                ; To Node                                                                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[2]                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[3]                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[0]                                                                                                                                  ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; Clock_divider:clock_divider1|counter[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                        ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                    ; ADC_Manager:ADC_Manager1|main_state.finding_preambule                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                       ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                    ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                       ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[0]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                         ; ADC_Manager:ADC_Manager1|main_state.waiting_bits                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                         ; ADC_Manager:ADC_Manager1|main_state.finding_bits                                                                                                                                                                    ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                       ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_non_empty                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full      ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|a_fefifo_76e:fifo_state|b_full                                                 ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.390      ;
; 0.243 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[31]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                 ; Clock_divider:clock_divider1|counter[15]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[15]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.395      ;
; 0.244 ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[4]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.396      ;
; 0.253 ; UART_Controller:UART_Controller_1|next_state.reading_fifo1                                                                                                               ; UART_Controller:UART_Controller_1|curr_state.reading_fifo1                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.253 ; ADC_Manager:ADC_Manager1|data_buffer[0]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.405      ;
; 0.258 ; ADC_Manager:ADC_Manager1|main_state.waiting_after                                                                                                                        ; ADC_Manager:ADC_Manager1|DATA_DONE                                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.410      ;
; 0.278 ; ADC_Manager:ADC_Manager1|c_short_func_input_index[0]                                                                                                                     ; ADC_Manager:ADC_Manager1|c_short_func_input_index[1]                                                                                                                                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.430      ;
; 0.287 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[3]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.482      ;
; 0.287 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.482      ;
; 0.287 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg3 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.486      ;
; 0.288 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg2 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.487      ;
; 0.288 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.487      ;
; 0.291 ; ADC_Manager:ADC_Manager1|bit_polarity                                                                                                                                    ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[1]                                                                                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.443      ;
; 0.291 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~portb_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.061      ; 0.490      ;
; 0.292 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg1 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.487      ;
; 0.292 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|dpram_st01:FIFOram|altsyncram_0sj1:altsyncram2|ram_block3a0~porta_address_reg0 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.487      ;
; 0.304 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~portb_address_reg2                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.504      ;
; 0.308 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[2]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~porta_address_reg2                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.504      ;
; 0.309 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[1]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~portb_address_reg1                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.509      ;
; 0.311 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[3]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~portb_address_reg3                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.062      ; 0.511      ;
; 0.313 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[1]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~porta_address_reg1                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.509      ;
; 0.315 ; ADC_Manager:ADC_Manager1|corr_func_rom_adress_b[3]                                                                                                                       ; corr_func_rom_1:ram3|altsyncram:altsyncram_component|altsyncram_he42:auto_generated|ram_block1a100~porta_address_reg3                                                                                               ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.511      ;
; 0.324 ; UART_Controller:UART_Controller_1|next_state.reading_fifo2                                                                                                               ; UART_Controller:UART_Controller_1|curr_state.reading_fifo2                                                                                                                                                          ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.476      ;
; 0.327 ; UART_Controller:UART_Controller_1|next_state.idle                                                                                                                        ; UART_Controller:UART_Controller_1|curr_state.idle                                                                                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.479      ;
; 0.329 ; ADC_Manager:ADC_Manager1|data_buffer[1]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_buffer[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.481      ;
; 0.334 ; UART_Controller:UART_Controller_1|next_state.transmiting                                                                                                                 ; UART_Controller:UART_Controller_1|curr_state.transmiting                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.486      ;
; 0.337 ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|tx_curr_state.start                                                                                                  ; UART_Controller:UART_Controller_1|UART_TX:uart_tx_1|TX                                                                                                                                                              ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.489      ;
; 0.355 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[16]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[0]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[2]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[0]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[2]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.357 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[1]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[9]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[11]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Clock_divider:clock_divider1|counter[4]                                                                                                                                  ; Clock_divider:clock_divider1|counter[4]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; Clock_divider:clock_divider1|counter[7]                                                                                                                                  ; Clock_divider:clock_divider1|counter[7]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[9]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[11]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[0]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.358 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]           ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:wr_ptr|safe_q[2]                                                      ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[17]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; Clock_divider:clock_divider1|counter[1]                                                                                                                                  ; Clock_divider:clock_divider1|counter[1]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[2]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[18]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[25]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[27]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[9]                                                                                                                                  ; Clock_divider:clock_divider1|counter[9]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                 ; Clock_divider:clock_divider1|counter[11]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[4]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[7]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[13]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[14]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[15]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[20]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[23]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[29]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[30]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                 ; Clock_divider:clock_divider1|counter[13]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                 ; Clock_divider:clock_divider1|counter[14]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[13]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[14]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.513      ;
; 0.364 ; Clock_divider:clock_divider1|counter[2]                                                                                                                                  ; Clock_divider:clock_divider1|counter[0]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.516      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[3]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                              ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[6]                                                                                                                                         ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[10]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[12]                                                                                             ; UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|counter[12]                                                                                                                                        ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[1]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]     ; UART_Controller:UART_Controller_1|UART_FIFO_wizard:uart_fifo|scfifo:scfifo_component|scfifo_ka21:auto_generated|a_dpfifo_rg21:dpfifo|cntr_djb:rd_ptr_count|safe_q[3]                                                ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.521      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[3]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[8]                                                                                                                                  ; ADC_Manager:ADC_Manager1|data_counts[8]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[10]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[10]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[19]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[19]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[24]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[24]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; ADC_Manager:ADC_Manager1|data_counts[26]                                                                                                                                 ; ADC_Manager:ADC_Manager1|data_counts[26]                                                                                                                                                                            ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Clock_divider:clock_divider1|counter[3]                                                                                                                                  ; Clock_divider:clock_divider1|counter[3]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
; 0.371 ; Clock_divider:clock_divider1|counter[8]                                                                                                                                  ; Clock_divider:clock_divider1|counter[8]                                                                                                                                                                             ; CLK          ; CLK         ; 0.000        ; 0.000      ; 0.523      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK'                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                      ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[0]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[100] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[101] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[102] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[103] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[104] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[105] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[106] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[107] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[108] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[109] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[10]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[110] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[111] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[112] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[113] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[114] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[115] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[116] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[117] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[118] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[119] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[11]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[120] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[121] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[122] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[123] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[124] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[125] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[126] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[127] ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[12]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[13]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[14]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[15]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[16]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[17]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[18]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[19]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[1]   ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[20]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[21]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[22]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[23]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[24]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[25]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[26]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[27]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[28]  ;
; 7.500 ; 10.000       ; 2.500          ; High Pulse Width ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
; 7.500 ; 10.000       ; 2.500          ; Low Pulse Width  ; CLK   ; Rise       ; big_ram_wizard:ram1|altsyncram:altsyncram_component|altsyncram_hf52:auto_generated|q_a[29]  ;
+-------+--------------+----------------+------------------+-------+------------+---------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'SYNC'                                           ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock ; Clock Edge ; Target ;
+--------+--------------+----------------+-----------+-------+------------+--------+
; 37.223 ; 40.000       ; 2.777          ; Port Rate ; SYNC  ; Rise       ; SYNC   ;
+--------+--------------+----------------+-----------+-------+------------+--------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 4.017 ; 4.017 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.435 ; 3.435 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.898 ; 3.898 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 4.017 ; 4.017 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.431 ; 3.431 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.433 ; 3.433 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 4.016 ; 4.016 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.944 ; 2.944 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.432 ; 3.432 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.431 ; 3.431 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.435 ; 3.435 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.898 ; 3.898 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 4.017 ; 4.017 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.431 ; 3.431 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.433 ; 3.433 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 4.016 ; 4.016 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.944 ; 2.944 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.432 ; 3.432 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 5.197 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  CLK             ; 5.197 ; 0.215 ; N/A      ; N/A     ; 6.933               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 36.000              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK             ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  SYNC            ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------+
; Clock to Output Times                                                    ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 8.926 ; 8.926 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 7.228 ; 7.228 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 8.542 ; 8.542 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 8.926 ; 8.926 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 7.219 ; 7.219 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 7.220 ; 7.220 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 8.925 ; 8.925 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 6.657 ; 6.657 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 7.242 ; 7.242 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Minimum Clock to Output Times                                            ;
+--------------+------------+-------+-------+------------+-----------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------+------------+-------+-------+------------+-----------------+
; DATA_OUT[*]  ; CLK        ; 3.431 ; 3.431 ; Rise       ; CLK             ;
;  DATA_OUT[0] ; CLK        ; 3.435 ; 3.435 ; Rise       ; CLK             ;
;  DATA_OUT[1] ; CLK        ; 3.898 ; 3.898 ; Rise       ; CLK             ;
;  DATA_OUT[2] ; CLK        ; 4.017 ; 4.017 ; Rise       ; CLK             ;
;  DATA_OUT[3] ; CLK        ; 3.431 ; 3.431 ; Rise       ; CLK             ;
;  DATA_OUT[4] ; CLK        ; 3.433 ; 3.433 ; Rise       ; CLK             ;
;  DATA_OUT[5] ; CLK        ; 4.016 ; 4.016 ; Rise       ; CLK             ;
; SYNC         ; CLK        ; 2.944 ; 2.944 ; Rise       ; CLK             ;
; UART_TX      ; CLK        ; 3.432 ; 3.432 ; Rise       ; CLK             ;
+--------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 5198374  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 5198374  ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Feb 02 17:32:49 2023
Info: Command: quartus_sta Uni_Projektas -c Uni_Projektas
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'Uni_Projektas.sdc'
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 5.197
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.197         0.000 CLK 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 6.933
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.933         0.000 CLK 
    Info (332119):    36.000         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Warning (332060): Node: Clock_divider:clock_divider1|clock_out was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: UART_Controller:UART_Controller_1|Clock_divider:uart_clk_divider|clock_out was determined to be a clock but was found without an associated clock assignment.
Info (332146): Worst-case setup slack is 15.204
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    15.204         0.000 CLK 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 7.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.500         0.000 CLK 
    Info (332119):    37.223         0.000 SYNC 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4582 megabytes
    Info: Processing ended: Thu Feb 02 17:32:50 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


