

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Sun Apr 11 00:10:40 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _LATDbits	set	3980
    48  0000                     _TRISDbits	set	3989
    49                           
    50                           ; #config settings
    51                           
    52                           	psect	cinit
    53  007FB8                     __pcinit:
    54                           	callstack 0
    55  007FB8                     start_initialization:
    56                           	callstack 0
    57  007FB8                     __initialization:
    58                           	callstack 0
    59  007FB8                     end_of_initialization:
    60                           	callstack 0
    61  007FB8                     __end_of__initialization:
    62                           	callstack 0
    63  007FB8  0100               	movlb	0
    64  007FBA  EFDF  F03F         	goto	_main	;jump to C main() function
    65                           
    66                           	psect	cstackCOMRAM
    67  000001                     __pcstackCOMRAM:
    68                           	callstack 0
    69  000001                     ??_main:
    70                           
    71                           ; 1 bytes @ 0x0
    72  000001                     	ds	2
    73                           
    74 ;;
    75 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    76 ;;
    77 ;; *************** function _main *****************
    78 ;; Defined at:
    79 ;;		line 12 in file "main.c"
    80 ;; Parameters:    Size  Location     Type
    81 ;;		None
    82 ;; Auto vars:     Size  Location     Type
    83 ;;		None
    84 ;; Return value:  Size  Location     Type
    85 ;;                  1    wreg      void 
    86 ;; Registers used:
    87 ;;		wreg, status,2, status,0
    88 ;; Tracked objects:
    89 ;;		On entry : 0/0
    90 ;;		On exit  : 0/0
    91 ;;		Unchanged: 0/0
    92 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    93 ;;      Params:         0       0       0       0       0       0       0       0       0
    94 ;;      Locals:         0       0       0       0       0       0       0       0       0
    95 ;;      Temps:          2       0       0       0       0       0       0       0       0
    96 ;;      Totals:         2       0       0       0       0       0       0       0       0
    97 ;;Total ram usage:        2 bytes
    98 ;; This function calls:
    99 ;;		Nothing
   100 ;; This function is called by:
   101 ;;		Startup code after reset
   102 ;; This function uses a non-reentrant model
   103 ;;
   104                           
   105                           	psect	text0
   106  007FBE                     __ptext0:
   107                           	callstack 0
   108  007FBE                     _main:
   109                           	callstack 31
   110  007FBE                     
   111                           ;main.c: 13:     TRISDbits.RD0 = 0;
   112  007FBE  9095               	bcf	149,0,c	;volatile
   113  007FC0                     l692:
   114                           
   115                           ;main.c: 16:         LATDbits.LATD0 = ~LATDbits.LATD0;
   116  007FC0  B08C               	btfsc	140,0,c	;volatile
   117  007FC2  EFE5  F03F         	goto	u11
   118  007FC6  EFE8  F03F         	goto	u10
   119  007FCA                     u11:
   120  007FCA  0E01               	movlw	1
   121  007FCC  EFE9  F03F         	goto	u16
   122  007FD0                     u10:
   123  007FD0  0E00               	movlw	0
   124  007FD2                     u16:
   125  007FD2  0AFF               	xorlw	255
   126  007FD4  6E01               	movwf	??_main^0,c
   127  007FD6  508C               	movf	140,w,c	;volatile
   128  007FD8  1801               	xorwf	??_main^0,w,c
   129  007FDA  0BFE               	andlw	-2
   130  007FDC  1801               	xorwf	??_main^0,w,c
   131  007FDE  6E8C               	movwf	140,c	;volatile
   132  007FE0                     
   133                           ;main.c: 17:         _delay((unsigned long)((1000)*(20000000UL/4000.0)));
   134  007FE0  0E1A               	movlw	26
   135  007FE2  6E02               	movwf	(??_main+1)^0,c
   136  007FE4  0E5E               	movlw	94
   137  007FE6  6E01               	movwf	??_main^0,c
   138  007FE8  0E6E               	movlw	110
   139  007FEA                     u27:
   140  007FEA  2EE8               	decfsz	wreg,f,c
   141  007FEC  D7FE               	bra	u27
   142  007FEE  2E01               	decfsz	??_main^0,f,c
   143  007FF0  D7FC               	bra	u27
   144  007FF2  2E02               	decfsz	(??_main+1)^0,f,c
   145  007FF4  D7FA               	bra	u27
   146  007FF6  D000               	nop2	
   147  007FF8  EFE0  F03F         	goto	l692
   148  007FFC  EF00  F000         	goto	start
   149  008000                     __end_of_main:
   150                           	callstack 0
   151  0000                     
   152                           	psect	rparam
   153  0000                     
   154                           	psect	idloc
   155                           
   156                           ;Config register IDLOC0 @ 0x200000
   157                           ;	unspecified, using default values
   158  200000                     	org	2097152
   159  200000  FF                 	db	255
   160                           
   161                           ;Config register IDLOC1 @ 0x200001
   162                           ;	unspecified, using default values
   163  200001                     	org	2097153
   164  200001  FF                 	db	255
   165                           
   166                           ;Config register IDLOC2 @ 0x200002
   167                           ;	unspecified, using default values
   168  200002                     	org	2097154
   169  200002  FF                 	db	255
   170                           
   171                           ;Config register IDLOC3 @ 0x200003
   172                           ;	unspecified, using default values
   173  200003                     	org	2097155
   174  200003  FF                 	db	255
   175                           
   176                           ;Config register IDLOC4 @ 0x200004
   177                           ;	unspecified, using default values
   178  200004                     	org	2097156
   179  200004  FF                 	db	255
   180                           
   181                           ;Config register IDLOC5 @ 0x200005
   182                           ;	unspecified, using default values
   183  200005                     	org	2097157
   184  200005  FF                 	db	255
   185                           
   186                           ;Config register IDLOC6 @ 0x200006
   187                           ;	unspecified, using default values
   188  200006                     	org	2097158
   189  200006  FF                 	db	255
   190                           
   191                           ;Config register IDLOC7 @ 0x200007
   192                           ;	unspecified, using default values
   193  200007                     	org	2097159
   194  200007  FF                 	db	255
   195                           
   196                           	psect	config
   197                           
   198                           ;Config register CONFIG1L @ 0x300000
   199                           ;	PLL Prescaler Selection bits
   200                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   201                           ;	System Clock Postscaler Selection bits
   202                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   203                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   204                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   205  300000                     	org	3145728
   206  300000  00                 	db	0
   207                           
   208                           ;Config register CONFIG1H @ 0x300001
   209                           ;	Oscillator Selection bits
   210                           ;	FOSC = HS, HS oscillator (HS)
   211                           ;	Fail-Safe Clock Monitor Enable bit
   212                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   213                           ;	Internal/External Oscillator Switchover bit
   214                           ;	IESO = ON, Oscillator Switchover mode enabled
   215  300001                     	org	3145729
   216  300001  8C                 	db	140
   217                           
   218                           ;Config register CONFIG2L @ 0x300002
   219                           ;	Power-up Timer Enable bit
   220                           ;	PWRT = ON, PWRT enabled
   221                           ;	Brown-out Reset Enable bits
   222                           ;	BOR = OFF, Brown-out Reset disabled in hardware and software
   223                           ;	Brown-out Reset Voltage bits
   224                           ;	BORV = 3, Minimum setting 2.05V
   225                           ;	USB Voltage Regulator Enable bit
   226                           ;	VREGEN = OFF, USB voltage regulator disabled
   227  300002                     	org	3145730
   228  300002  18                 	db	24
   229                           
   230                           ;Config register CONFIG2H @ 0x300003
   231                           ;	Watchdog Timer Enable bit
   232                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   233                           ;	Watchdog Timer Postscale Select bits
   234                           ;	WDTPS = 32768, 1:32768
   235  300003                     	org	3145731
   236  300003  1E                 	db	30
   237                           
   238                           ; Padding undefined space
   239  300004                     	org	3145732
   240  300004  FF                 	db	255
   241                           
   242                           ;Config register CONFIG3H @ 0x300005
   243                           ;	CCP2 MUX bit
   244                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   245                           ;	PORTB A/D Enable bit
   246                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   247                           ;	Low-Power Timer 1 Oscillator Enable bit
   248                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   249                           ;	MCLR Pin Enable bit
   250                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   251  300005                     	org	3145733
   252  300005  81                 	db	129
   253                           
   254                           ;Config register CONFIG4L @ 0x300006
   255                           ;	Stack Full/Underflow Reset Enable bit
   256                           ;	STVREN = OFF, Stack full/underflow will not cause Reset
   257                           ;	Single-Supply ICSP Enable bit
   258                           ;	LVP = OFF, Single-Supply ICSP disabled
   259                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   260                           ;	ICPRT = OFF, ICPORT disabled
   261                           ;	Extended Instruction Set Enable bit
   262                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   263                           ;	Background Debugger Enable bit
   264                           ;	DEBUG = 0x1, unprogrammed default
   265  300006                     	org	3145734
   266  300006  80                 	db	128
   267                           
   268                           ; Padding undefined space
   269  300007                     	org	3145735
   270  300007  FF                 	db	255
   271                           
   272                           ;Config register CONFIG5L @ 0x300008
   273                           ;	Code Protection bit
   274                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   275                           ;	Code Protection bit
   276                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   277                           ;	Code Protection bit
   278                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   279                           ;	Code Protection bit
   280                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   281  300008                     	org	3145736
   282  300008  0F                 	db	15
   283                           
   284                           ;Config register CONFIG5H @ 0x300009
   285                           ;	Boot Block Code Protection bit
   286                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   287                           ;	Data EEPROM Code Protection bit
   288                           ;	CPD = OFF, Data EEPROM is not code-protected
   289  300009                     	org	3145737
   290  300009  C0                 	db	192
   291                           
   292                           ;Config register CONFIG6L @ 0x30000A
   293                           ;	Write Protection bit
   294                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   295                           ;	Write Protection bit
   296                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   297                           ;	Write Protection bit
   298                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   299                           ;	Write Protection bit
   300                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   301  30000A                     	org	3145738
   302  30000A  0F                 	db	15
   303                           
   304                           ;Config register CONFIG6H @ 0x30000B
   305                           ;	Configuration Register Write Protection bit
   306                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   307                           ;	Boot Block Write Protection bit
   308                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   309                           ;	Data EEPROM Write Protection bit
   310                           ;	WRTD = OFF, Data EEPROM is not write-protected
   311  30000B                     	org	3145739
   312  30000B  E0                 	db	224
   313                           
   314                           ;Config register CONFIG7L @ 0x30000C
   315                           ;	Table Read Protection bit
   316                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   317                           ;	Table Read Protection bit
   318                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   319                           ;	Table Read Protection bit
   320                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   321                           ;	Table Read Protection bit
   322                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   323  30000C                     	org	3145740
   324  30000C  0F                 	db	15
   325                           
   326                           ;Config register CONFIG7H @ 0x30000D
   327                           ;	Boot Block Table Read Protection bit
   328                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   329  30000D                     	org	3145741
   330  30000D  40                 	db	64
   331                           tosu	equ	0xFFF
   332                           tosh	equ	0xFFE
   333                           tosl	equ	0xFFD
   334                           stkptr	equ	0xFFC
   335                           pclatu	equ	0xFFB
   336                           pclath	equ	0xFFA
   337                           pcl	equ	0xFF9
   338                           tblptru	equ	0xFF8
   339                           tblptrh	equ	0xFF7
   340                           tblptrl	equ	0xFF6
   341                           tablat	equ	0xFF5
   342                           prodh	equ	0xFF4
   343                           prodl	equ	0xFF3
   344                           indf0	equ	0xFEF
   345                           postinc0	equ	0xFEE
   346                           postdec0	equ	0xFED
   347                           preinc0	equ	0xFEC
   348                           plusw0	equ	0xFEB
   349                           fsr0h	equ	0xFEA
   350                           fsr0l	equ	0xFE9
   351                           wreg	equ	0xFE8
   352                           indf1	equ	0xFE7
   353                           postinc1	equ	0xFE6
   354                           postdec1	equ	0xFE5
   355                           preinc1	equ	0xFE4
   356                           plusw1	equ	0xFE3
   357                           fsr1h	equ	0xFE2
   358                           fsr1l	equ	0xFE1
   359                           bsr	equ	0xFE0
   360                           indf2	equ	0xFDF
   361                           postinc2	equ	0xFDE
   362                           postdec2	equ	0xFDD
   363                           preinc2	equ	0xFDC
   364                           plusw2	equ	0xFDB
   365                           fsr2h	equ	0xFDA
   366                           fsr2l	equ	0xFD9
   367                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Sun Apr 11 00:10:40 2021

                     u10 7FD0                       u11 7FCA                       u16 7FD2  
                     u27 7FEA                      l690 7FBE                      l692 7FC0  
                    l694 7FE0                      wreg 000FE8                     _main 7FBE  
                   start 0000             ___param_bank 000000                    ?_main 0001  
        __initialization 7FB8             __end_of_main 8000                   ??_main 0001  
          __activetblptr 000000                   isa$std 000001               __accesstop 0060  
__end_of__initialization 7FB8            ___rparam_used 000001           __pcstackCOMRAM 0001  
                __Hparam 0000                  __Lparam 0000                  __pcinit 7FB8  
                __ramtop 0800                  __ptext0 7FBE     end_of_initialization 7FB8  
              _TRISDbits 000F95      start_initialization 7FB8                 _LATDbits 000F8C  
               __Hrparam 0000                 __Lrparam 0000            __size_of_main 0042  
               isa$xinst 000000  
