// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_elem_data_0_V_read,
        in_elem_data_1_V_read,
        in_elem_data_2_V_read,
        res_stream_V_data_0_V_din,
        res_stream_V_data_0_V_full_n,
        res_stream_V_data_0_V_write,
        res_stream_V_data_1_V_din,
        res_stream_V_data_1_V_full_n,
        res_stream_V_data_1_V_write,
        res_stream_V_data_2_V_din,
        res_stream_V_data_2_V_full_n,
        res_stream_V_data_2_V_write,
        res_stream_V_data_3_V_din,
        res_stream_V_data_3_V_full_n,
        res_stream_V_data_3_V_write
);

parameter    ap_ST_fsm_state1 = 3'd1;
parameter    ap_ST_fsm_state2 = 3'd2;
parameter    ap_ST_fsm_state3 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] in_elem_data_0_V_read;
input  [15:0] in_elem_data_1_V_read;
input  [15:0] in_elem_data_2_V_read;
output  [15:0] res_stream_V_data_0_V_din;
input   res_stream_V_data_0_V_full_n;
output   res_stream_V_data_0_V_write;
output  [15:0] res_stream_V_data_1_V_din;
input   res_stream_V_data_1_V_full_n;
output   res_stream_V_data_1_V_write;
output  [15:0] res_stream_V_data_2_V_din;
input   res_stream_V_data_2_V_full_n;
output   res_stream_V_data_2_V_write;
output  [15:0] res_stream_V_data_3_V_din;
input   res_stream_V_data_3_V_full_n;
output   res_stream_V_data_3_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg res_stream_V_data_0_V_write;
reg res_stream_V_data_1_V_write;
reg res_stream_V_data_2_V_write;
reg res_stream_V_data_3_V_write;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [15:0] kernel_data_V_2_3;
reg   [15:0] kernel_data_V_2_4;
reg   [15:0] kernel_data_V_2_5;
reg   [15:0] kernel_data_V_2_6;
reg   [15:0] kernel_data_V_2_7;
reg   [15:0] kernel_data_V_2_8;
reg   [15:0] kernel_data_V_2_12;
reg   [15:0] kernel_data_V_2_13;
reg   [15:0] kernel_data_V_2_14;
reg   [15:0] kernel_data_V_2_15;
reg   [15:0] kernel_data_V_2_16;
reg   [15:0] kernel_data_V_2_17;
reg   [15:0] kernel_data_V_2_21;
reg   [15:0] kernel_data_V_2_22;
reg   [15:0] kernel_data_V_2_23;
reg   [15:0] kernel_data_V_2_24;
reg   [15:0] kernel_data_V_2_25;
reg   [15:0] kernel_data_V_2_26;
reg   [15:0] kernel_data_V_2_0;
reg   [15:0] kernel_data_V_2_1;
reg   [15:0] kernel_data_V_2_2;
reg   [15:0] kernel_data_V_2_9;
reg   [15:0] kernel_data_V_2_10;
reg   [15:0] kernel_data_V_2_11;
reg   [15:0] kernel_data_V_2_18;
reg   [15:0] kernel_data_V_2_19;
reg   [15:0] kernel_data_V_2_20;
reg   [31:0] sX_7;
reg   [31:0] sY_7;
reg   [31:0] pY_7;
reg   [31:0] pX_7;
reg    res_stream_V_data_0_V_blk_n;
wire    ap_CS_fsm_state2;
reg   [0:0] and_ln284_6_reg_844;
reg    res_stream_V_data_1_V_blk_n;
reg    res_stream_V_data_2_V_blk_n;
reg    res_stream_V_data_3_V_blk_n;
reg   [31:0] sX_7_load_reg_812;
wire   [0:0] icmp_ln284_fu_633_p2;
reg   [0:0] icmp_ln284_reg_817;
reg   [31:0] sY_7_load_reg_822;
wire   [0:0] icmp_ln284_7_fu_643_p2;
reg   [0:0] icmp_ln284_7_reg_827;
reg   [31:0] pY_7_load_reg_832;
reg   [31:0] pX_7_load_reg_838;
wire   [0:0] and_ln284_6_fu_701_p2;
wire   [0:0] icmp_ln303_fu_727_p2;
reg   [0:0] icmp_ln303_reg_848;
wire    io_acc_block_signal_op104;
reg    ap_block_state2;
wire    grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_ready;
wire    grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_done;
reg    ap_block_state2_on_subcall_done;
wire   [31:0] select_ln318_fu_748_p3;
reg   [31:0] select_ln318_reg_852;
wire   [0:0] icmp_ln307_fu_767_p2;
reg   [0:0] icmp_ln307_reg_857;
wire   [31:0] select_ln313_fu_788_p3;
reg   [31:0] select_ln313_reg_861;
wire    grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start;
wire    grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_idle;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_0;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_1;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_2;
wire   [15:0] grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_3;
reg    call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_start;
wire    call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_done;
wire    call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_idle;
wire    call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_ready;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_0;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_1;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_2;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_3;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_4;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_5;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_6;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_7;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_8;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_9;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_10;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_11;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_12;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_13;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_14;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_15;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_16;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_17;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_18;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_19;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_20;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_21;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_22;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_23;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_24;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_25;
wire   [15:0] call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_26;
reg   [31:0] ap_phi_mux_storemerge_phi_fu_160_p4;
reg   [31:0] storemerge_reg_156;
wire    ap_CS_fsm_state3;
reg    grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg;
wire   [31:0] add_ln311_fu_772_p2;
wire   [31:0] add_ln316_fu_732_p2;
wire   [30:0] tmp_7_fu_653_p4;
wire   [30:0] tmp_8_fu_673_p4;
wire   [0:0] icmp_ln284_8_fu_663_p2;
wire   [0:0] icmp_ln284_9_fu_683_p2;
wire   [0:0] and_ln284_5_fu_695_p2;
wire   [0:0] and_ln284_fu_689_p2;
wire   [31:0] add_ln318_fu_743_p2;
wire   [31:0] add_ln313_fu_783_p2;
reg   [2:0] ap_NS_fsm;
reg    ap_condition_117;
reg    ap_condition_126;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 kernel_data_V_2_3 = 16'd0;
#0 kernel_data_V_2_4 = 16'd0;
#0 kernel_data_V_2_5 = 16'd0;
#0 kernel_data_V_2_6 = 16'd0;
#0 kernel_data_V_2_7 = 16'd0;
#0 kernel_data_V_2_8 = 16'd0;
#0 kernel_data_V_2_12 = 16'd0;
#0 kernel_data_V_2_13 = 16'd0;
#0 kernel_data_V_2_14 = 16'd0;
#0 kernel_data_V_2_15 = 16'd0;
#0 kernel_data_V_2_16 = 16'd0;
#0 kernel_data_V_2_17 = 16'd0;
#0 kernel_data_V_2_21 = 16'd0;
#0 kernel_data_V_2_22 = 16'd0;
#0 kernel_data_V_2_23 = 16'd0;
#0 kernel_data_V_2_24 = 16'd0;
#0 kernel_data_V_2_25 = 16'd0;
#0 kernel_data_V_2_26 = 16'd0;
#0 kernel_data_V_2_0 = 16'd0;
#0 kernel_data_V_2_1 = 16'd0;
#0 kernel_data_V_2_2 = 16'd0;
#0 kernel_data_V_2_9 = 16'd0;
#0 kernel_data_V_2_10 = 16'd0;
#0 kernel_data_V_2_11 = 16'd0;
#0 kernel_data_V_2_18 = 16'd0;
#0 kernel_data_V_2_19 = 16'd0;
#0 kernel_data_V_2_20 = 16'd0;
#0 sX_7 = 32'd0;
#0 sY_7 = 32'd0;
#0 pY_7 = 32'd0;
#0 pX_7 = 32'd0;
#0 grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg = 1'b0;
end

dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0 grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start),
    .ap_done(grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_done),
    .ap_idle(grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_idle),
    .ap_ready(grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_ready),
    .kernel_data_V_2_0(kernel_data_V_2_0),
    .kernel_data_V_2_1(kernel_data_V_2_1),
    .kernel_data_V_2_2(kernel_data_V_2_2),
    .kernel_data_V_2_3(kernel_data_V_2_3),
    .kernel_data_V_2_4(kernel_data_V_2_4),
    .kernel_data_V_2_5(kernel_data_V_2_5),
    .kernel_data_V_2_6(kernel_data_V_2_6),
    .kernel_data_V_2_7(kernel_data_V_2_7),
    .kernel_data_V_2_8(kernel_data_V_2_8),
    .kernel_data_V_2_9(kernel_data_V_2_9),
    .kernel_data_V_2_10(kernel_data_V_2_10),
    .kernel_data_V_2_11(kernel_data_V_2_11),
    .kernel_data_V_2_12(kernel_data_V_2_12),
    .kernel_data_V_2_13(kernel_data_V_2_13),
    .kernel_data_V_2_14(kernel_data_V_2_14),
    .kernel_data_V_2_15(kernel_data_V_2_15),
    .kernel_data_V_2_16(kernel_data_V_2_16),
    .kernel_data_V_2_17(kernel_data_V_2_17),
    .kernel_data_V_2_18(kernel_data_V_2_18),
    .kernel_data_V_2_19(kernel_data_V_2_19),
    .kernel_data_V_2_20(kernel_data_V_2_20),
    .kernel_data_V_2_21(kernel_data_V_2_21),
    .kernel_data_V_2_22(kernel_data_V_2_22),
    .kernel_data_V_2_23(kernel_data_V_2_23),
    .kernel_data_V_2_24(kernel_data_V_2_24),
    .kernel_data_V_2_25(kernel_data_V_2_25),
    .kernel_data_V_2_26(kernel_data_V_2_26),
    .ap_return_0(grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_0),
    .ap_return_1(grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_1),
    .ap_return_2(grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_2),
    .ap_return_3(grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_3)
);

shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_start),
    .ap_done(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_done),
    .ap_idle(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_idle),
    .ap_ready(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_ready),
    .in_elem_data_0_V_read(in_elem_data_0_V_read),
    .in_elem_data_1_V_read(in_elem_data_1_V_read),
    .in_elem_data_2_V_read(in_elem_data_2_V_read),
    .kernel_window_3_V_read(kernel_data_V_2_3),
    .kernel_window_4_V_read(kernel_data_V_2_4),
    .kernel_window_5_V_read(kernel_data_V_2_5),
    .kernel_window_6_V_read(kernel_data_V_2_6),
    .kernel_window_7_V_read(kernel_data_V_2_7),
    .kernel_window_8_V_read(kernel_data_V_2_8),
    .kernel_window_12_V_read(kernel_data_V_2_12),
    .kernel_window_13_V_read(kernel_data_V_2_13),
    .kernel_window_14_V_read(kernel_data_V_2_14),
    .kernel_window_15_V_read(kernel_data_V_2_15),
    .kernel_window_16_V_read(kernel_data_V_2_16),
    .kernel_window_17_V_read(kernel_data_V_2_17),
    .kernel_window_21_V_read(kernel_data_V_2_21),
    .kernel_window_22_V_read(kernel_data_V_2_22),
    .kernel_window_23_V_read(kernel_data_V_2_23),
    .kernel_window_24_V_read(kernel_data_V_2_24),
    .kernel_window_25_V_read(kernel_data_V_2_25),
    .kernel_window_26_V_read(kernel_data_V_2_26),
    .ap_return_0(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_0),
    .ap_return_1(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_1),
    .ap_return_2(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_2),
    .ap_return_3(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_3),
    .ap_return_4(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_4),
    .ap_return_5(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_5),
    .ap_return_6(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_6),
    .ap_return_7(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_7),
    .ap_return_8(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_8),
    .ap_return_9(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_9),
    .ap_return_10(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_10),
    .ap_return_11(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_11),
    .ap_return_12(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_12),
    .ap_return_13(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_13),
    .ap_return_14(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_14),
    .ap_return_15(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_15),
    .ap_return_16(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_16),
    .ap_return_17(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_17),
    .ap_return_18(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_18),
    .ap_return_19(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_19),
    .ap_return_20(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_20),
    .ap_return_21(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_21),
    .ap_return_22(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_22),
    .ap_return_23(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_23),
    .ap_return_24(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_24),
    .ap_return_25(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_25),
    .ap_return_26(call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_26)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'd1 == and_ln284_6_fu_701_p2) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg <= 1'b1;
        end else if ((grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_ready == 1'b1)) begin
            grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_117)) begin
        if ((icmp_ln303_fu_727_p2 == 1'd1)) begin
            pX_7 <= 32'd0;
        end else if ((icmp_ln303_fu_727_p2 == 1'd0)) begin
            pX_7 <= add_ln316_fu_732_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_126)) begin
        if ((icmp_ln307_fu_767_p2 == 1'd1)) begin
            pY_7 <= 32'd0;
        end else if ((icmp_ln307_fu_767_p2 == 1'd0)) begin
            pY_7 <= add_ln311_fu_772_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (icmp_ln303_reg_848 == 1'd0))) begin
        sX_7 <= select_ln318_reg_852;
    end else if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (icmp_ln303_fu_727_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        sX_7 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (icmp_ln307_fu_767_p2 == 1'd1) & (icmp_ln303_fu_727_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        storemerge_reg_156 <= 32'd0;
    end else if (((icmp_ln303_reg_848 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln307_reg_857 == 1'd0))) begin
        storemerge_reg_156 <= select_ln313_reg_861;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        and_ln284_6_reg_844 <= and_ln284_6_fu_701_p2;
        icmp_ln284_7_reg_827 <= icmp_ln284_7_fu_643_p2;
        icmp_ln284_reg_817 <= icmp_ln284_fu_633_p2;
        kernel_data_V_2_0 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_0;
        kernel_data_V_2_1 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_1;
        kernel_data_V_2_10 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_4;
        kernel_data_V_2_11 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_5;
        kernel_data_V_2_12 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_15;
        kernel_data_V_2_13 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_16;
        kernel_data_V_2_14 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_17;
        kernel_data_V_2_15 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_18;
        kernel_data_V_2_16 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_19;
        kernel_data_V_2_17 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_20;
        kernel_data_V_2_18 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_6;
        kernel_data_V_2_19 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_7;
        kernel_data_V_2_2 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_2;
        kernel_data_V_2_20 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_8;
        kernel_data_V_2_21 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_21;
        kernel_data_V_2_22 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_22;
        kernel_data_V_2_23 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_23;
        kernel_data_V_2_24 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_24;
        kernel_data_V_2_25 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_25;
        kernel_data_V_2_26 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_26;
        kernel_data_V_2_3 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_9;
        kernel_data_V_2_4 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_10;
        kernel_data_V_2_5 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_11;
        kernel_data_V_2_6 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_12;
        kernel_data_V_2_7 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_13;
        kernel_data_V_2_8 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_14;
        kernel_data_V_2_9 <= call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_return_3;
        pX_7_load_reg_838 <= pX_7;
        pY_7_load_reg_832 <= pY_7;
        sX_7_load_reg_812 <= sX_7;
        sY_7_load_reg_822 <= sY_7;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln303_reg_848 <= icmp_ln303_fu_727_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (icmp_ln303_fu_727_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        icmp_ln307_reg_857 <= icmp_ln307_fu_767_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln303_reg_848 == 1'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        sY_7 <= ap_phi_mux_storemerge_phi_fu_160_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (icmp_ln303_fu_727_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln307_fu_767_p2 == 1'd0))) begin
        select_ln313_reg_861 <= select_ln313_fu_788_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (1'b1 == ap_CS_fsm_state2) & (icmp_ln303_fu_727_p2 == 1'd0))) begin
        select_ln318_reg_852 <= select_ln318_fu_748_p3;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln303_reg_848 == 1'd1) & (1'b1 == ap_CS_fsm_state3) & (icmp_ln307_reg_857 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_160_p4 = select_ln313_reg_861;
    end else begin
        ap_phi_mux_storemerge_phi_fu_160_p4 = storemerge_reg_156;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_start = 1'b1;
    end else begin
        call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229_ap_start = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_6_reg_844) & (1'b1 == ap_CS_fsm_state2))) begin
        res_stream_V_data_0_V_blk_n = res_stream_V_data_0_V_full_n;
    end else begin
        res_stream_V_data_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (1'd1 == and_ln284_6_reg_844) & (1'b1 == ap_CS_fsm_state2))) begin
        res_stream_V_data_0_V_write = 1'b1;
    end else begin
        res_stream_V_data_0_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_6_reg_844) & (1'b1 == ap_CS_fsm_state2))) begin
        res_stream_V_data_1_V_blk_n = res_stream_V_data_1_V_full_n;
    end else begin
        res_stream_V_data_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (1'd1 == and_ln284_6_reg_844) & (1'b1 == ap_CS_fsm_state2))) begin
        res_stream_V_data_1_V_write = 1'b1;
    end else begin
        res_stream_V_data_1_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_6_reg_844) & (1'b1 == ap_CS_fsm_state2))) begin
        res_stream_V_data_2_V_blk_n = res_stream_V_data_2_V_full_n;
    end else begin
        res_stream_V_data_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (1'd1 == and_ln284_6_reg_844) & (1'b1 == ap_CS_fsm_state2))) begin
        res_stream_V_data_2_V_write = 1'b1;
    end else begin
        res_stream_V_data_2_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln284_6_reg_844) & (1'b1 == ap_CS_fsm_state2))) begin
        res_stream_V_data_3_V_blk_n = res_stream_V_data_3_V_full_n;
    end else begin
        res_stream_V_data_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (1'd1 == and_ln284_6_reg_844) & (1'b1 == ap_CS_fsm_state2))) begin
        res_stream_V_data_3_V_write = 1'b1;
    end else begin
        res_stream_V_data_3_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln311_fu_772_p2 = (pY_7_load_reg_832 + 32'd1);

assign add_ln313_fu_783_p2 = (sY_7_load_reg_822 + 32'd1);

assign add_ln316_fu_732_p2 = (pX_7_load_reg_838 + 32'd1);

assign add_ln318_fu_743_p2 = (sX_7_load_reg_812 + 32'd1);

assign and_ln284_5_fu_695_p2 = (icmp_ln284_9_fu_683_p2 & icmp_ln284_8_fu_663_p2);

assign and_ln284_6_fu_701_p2 = (and_ln284_fu_689_p2 & and_ln284_5_fu_695_p2);

assign and_ln284_fu_689_p2 = (icmp_ln284_fu_633_p2 & icmp_ln284_7_fu_643_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

always @ (*) begin
    ap_block_state2 = ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0));
end

always @ (*) begin
    ap_block_state2_on_subcall_done = ((1'd1 == and_ln284_6_reg_844) & (grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_done == 1'b0));
end

always @ (*) begin
    ap_condition_117 = (~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (1'b1 == ap_CS_fsm_state2));
end

always @ (*) begin
    ap_condition_126 = (~((1'b1 == ap_block_state2_on_subcall_done) | ((1'd1 == and_ln284_6_reg_844) & (io_acc_block_signal_op104 == 1'b0))) & (icmp_ln303_fu_727_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2));
end

assign grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start = grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_start_reg;

assign icmp_ln284_7_fu_643_p2 = ((sY_7 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln284_8_fu_663_p2 = (($signed(tmp_7_fu_653_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_9_fu_683_p2 = (($signed(tmp_8_fu_673_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln284_fu_633_p2 = ((sX_7 == 32'd2) ? 1'b1 : 1'b0);

assign icmp_ln303_fu_727_p2 = ((pX_7_load_reg_838 == 32'd33) ? 1'b1 : 1'b0);

assign icmp_ln307_fu_767_p2 = ((pY_7_load_reg_832 == 32'd33) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op104 = (res_stream_V_data_3_V_full_n & res_stream_V_data_2_V_full_n & res_stream_V_data_1_V_full_n & res_stream_V_data_0_V_full_n);

assign res_stream_V_data_0_V_din = grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_0;

assign res_stream_V_data_1_V_din = grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_1;

assign res_stream_V_data_2_V_din = grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_2;

assign res_stream_V_data_3_V_din = grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167_ap_return_3;

assign select_ln313_fu_788_p3 = ((icmp_ln284_7_reg_827[0:0] === 1'b1) ? 32'd2 : add_ln313_fu_783_p2);

assign select_ln318_fu_748_p3 = ((icmp_ln284_reg_817[0:0] === 1'b1) ? 32'd2 : add_ln318_fu_743_p2);

assign tmp_7_fu_653_p4 = {{pY_7[31:1]}};

assign tmp_8_fu_673_p4 = {{pX_7[31:1]}};

endmodule //compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s
