# Hi there, I'm Abdullah Ajmal ğŸ‘‹

Iâ€™m an Electronics and Communication Engineering undergraduate at **MNNIT Allahabad**, specializing in **Digital System Design (RTL)**, **Embedded Firmware**, and **Mixed-Signal PCB Design**.

I am transitioning from system-level integration to low-level hardware engineering, with a focus on solving complex problems in the semiconductor and embedded domains.

<p align="left">
  <a href="https://www.linkedin.com/in/abdullahajmaldxb/" target="_blank">
    <img src="https://img.shields.io/badge/LinkedIn-0077B5?style=for-the-badge&logo=linkedin&logoColor=white" alt="LinkedIn Badge"/>
  </a>
  <a href="mailto:abdullah.ajmalece@gmail.com" target="_blank">
    <img src="https://img.shields.io/badge/Email-D14836?style=for-the-badge&logo=gmail&logoColor=white" alt="Email Badge"/>
  </a>
</p>

---

## ğŸ› ï¸ Hardware Engineering Stack

**Core Competencies:**
<p align="left">
  <img src="https://img.shields.io/badge/Verilog-B02927?style=for-the-badge&logo=verilog&logoColor=white" alt="Verilog"/>
  <img src="https://img.shields.io/badge/Altium_Designer-A5915F?style=for-the-badge&logo=altium-designer&logoColor=white" alt="Altium"/>
  <img src="https://img.shields.io/badge/Embedded_C-A8B9CC?style=for-the-badge&logo=c&logoColor=white" alt="Embedded C"/>
  <img src="https://img.shields.io/badge/STM32-03234B?style=for-the-badge&logo=stmicroelectronics&logoColor=white" alt="STM32"/>
  <img src="https://img.shields.io/badge/MATLAB-0076A8?style=for-the-badge&logo=mathworks&logoColor=white" alt="MATLAB"/>
  <img src="https://img.shields.io/badge/Vivado-FF0000?style=for-the-badge&logo=xilinx&logoColor=white" alt="Vivado"/>
</p>

---

## ğŸš§ Current Engineering Sprint (Dec 2025 - Jan 2026)

I am currently undergoing an intensive **Hardware Design Cycle**, focusing on bridging the gap between schematic design and physical layout, and advancing from combinational to sequential logic design.

| Project Focus | Tooling | Status |
| :--- | :--- | :--- |
| **RTL Design & Verification** | Xilinx Vivado, Verilog | ğŸŸ¡ *Building Core Modules (Counters/FSMs)* |
| **Custom PCB Development** | Altium Designer | ğŸŸ¡ *Schematic Complete, Layout in Progress* |
| **Bare Metal Firmware** | STM32, ARM Cortex | ğŸ”´ *Planned* |

---

## ğŸš€ Engineering Projects

### 1. âš¡ [Custom Arduino-Compatible PCB](https://github.com/AbdullahDxB/Custom-Arduino-PCB)
**Objective:** Designing a custom microcontroller development board to understand signal integrity and power plane management.
* **EDA Tool:** Altium Designer.
* **Scope:** Schematic capture, BOM management, and 2-Layer PCB Layout.
* **Status:** Schematic captured; Layout in progress.

### 2. ğŸ“Š [Verilog RTL Journey](https://github.com/AbdullahDxB/Verilog-Journey)
**Objective:** Implementation and Verification of Digital Logic circuits.
* **Engineering:** Writing synthesizable Verilog for sequential logic (Counters, FSMs) and validating functionality via Testbenches in Vivado.
* **Current Focus:** Sequential Logic and Finite State Machines.

### 3. ğŸ“¡ [RF-Based Remote Control Protocol](https://github.com/AbdullahDxB/RemoteControlCar)
**Objective:** Developed a low-latency communication protocol for robotics control.
* **Engineering:** Optimized RF transmission logic to achieve **500m stable range** with sub-second latency.
* **Hardware:** 8-bit Microcontroller architecture, RF Transceivers.

### 4. ğŸ  [Distributed IoT Automation Network](https://github.com/AbdullahDxB/HomeAutomation)
**Objective:** Implemented a networked control system for environmental monitoring.
* **Engineering:** Integrated hardware interrupts and UART communication for real-time sensor data processing.
* **Impact:** Deployed for 50+ users during campus beta testing.

---

## âš¡ Technical Interests

* **VLSI Design:** RTL Design, Logic Synthesis, and Verification.
* **Embedded Systems:** Bare-metal programming and RTOS.
* **PCB Design:** High-speed signal routing and EMI/EMC considerations.

---

<p align="left">
<img src="https://github-readme-stats.vercel.app/api?username=AbdullahDxB&show_icons=true&theme=tokyonight&hide=issues,prs" alt="Stats" />
</p>
