// Seed: 1502655213
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = 1'd0;
  assign id_1 = id_1;
  assign id_1 = ~1;
endmodule
module module_1 (
    input  wire  id_0,
    input  tri1  id_1,
    input  logic id_2,
    output wand  id_3,
    input  logic id_4,
    output tri   id_5,
    output tri   id_6
);
  id_8 :
  assert property (@('b0 or id_2) (1))
  else begin
    if (1'b0) begin
      id_8 = 1 + 1;
    end else if (id_2 >> 1) id_8 <= id_4;
  end
  wire id_9;
  wire id_10;
  wire id_11;
  tri0 id_12;
  wire id_13;
  wire id_14 = 1 === 1'h0;
  wire id_15, id_16, id_17, id_18, id_19, id_20;
  wire id_21;
  wire id_22;
  module_0(
      id_9, id_10, id_19
  );
  assign id_14 = id_12;
endmodule
