Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Mar 16 06:43:15 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc3_3/report/timing-summary-post-place.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.424        0.000                      0                  924       -0.030       -0.153                     10                  924        1.725        0.000                       0                   925  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
virtual_clock  {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
virtual_clock        0.424        0.000                      0                  924       -0.030       -0.153                     10                  924        1.725        0.000                       0                   925  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  virtual_clock
  To Clock:  virtual_clock

Setup :            0  Failing Endpoints,  Worst Slack        0.424ns,  Total Violation        0.000ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.030ns,  Total Violation       -0.153ns
PW    :            0  Failing Endpoints,  Worst Slack        1.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 genblk1[65].reg_in/reg_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (virtual_clock rise@4.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        3.457ns  (logic 1.660ns (48.018%)  route 1.797ns (51.981%))
  Logic Levels:           16  (CARRY8=10 LUT2=6)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 5.331 - 4.000 ) 
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.802ns (routing 0.000ns, distribution 0.802ns)
  Clock Net Delay (Destination): 0.661ns (routing 0.000ns, distribution 0.661ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=924, estimated)      0.802     1.763    genblk1[65].reg_in/CLK
    SLICE_X116Y498       FDRE                                         r  genblk1[65].reg_in/reg_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y498       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     1.840 r  genblk1[65].reg_in/reg_out_reg[0]/Q
                         net (fo=4, estimated)        0.150     1.990    conv/mul41/reg_out[2]_i_126[0]
    SLICE_X116Y498       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.204     2.194 r  conv/mul41/z_carry/O[4]
                         net (fo=1, estimated)        0.193     2.387    conv/add000054/reg_out_reg[21]_i_169_0[3]
    SLICE_X117Y499       LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.037     2.424 r  conv/add000054/reg_out[2]_i_130/O
                         net (fo=1, routed)           0.025     2.449    conv/add000054/reg_out[2]_i_130_n_0
    SLICE_X117Y499       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.184     2.633 r  conv/add000054/reg_out_reg[2]_i_103/O[5]
                         net (fo=2, estimated)        0.247     2.880    conv/add000054/reg_out_reg[2]_i_103_n_10
    SLICE_X116Y500       LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.037     2.917 r  conv/add000054/reg_out[2]_i_106/O
                         net (fo=1, routed)           0.022     2.939    conv/add000054/reg_out[2]_i_106_n_0
    SLICE_X116Y500       CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.159     3.098 r  conv/add000054/reg_out_reg[2]_i_51/CO[7]
                         net (fo=1, estimated)        0.026     3.124    conv/add000054/reg_out_reg[2]_i_51_n_0
    SLICE_X116Y501       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     3.200 r  conv/add000054/reg_out_reg[21]_i_116/O[1]
                         net (fo=2, estimated)        0.223     3.423    conv/add000054/reg_out_reg[21]_i_116_n_14
    SLICE_X115Y501       LUT2 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     3.459 r  conv/add000054/reg_out[21]_i_123/O
                         net (fo=1, routed)           0.009     3.468    conv/add000054/reg_out[21]_i_123_n_0
    SLICE_X115Y501       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.233     3.701 r  conv/add000054/reg_out_reg[21]_i_84/O[5]
                         net (fo=1, estimated)        0.280     3.981    conv/add000054/reg_out_reg[21]_i_84_n_10
    SLICE_X116Y505       LUT2 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     4.018 r  conv/add000054/reg_out[17]_i_30/O
                         net (fo=1, routed)           0.016     4.034    conv/add000054/reg_out[17]_i_30_n_0
    SLICE_X116Y505       CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.117     4.151 r  conv/add000054/reg_out_reg[17]_i_20/CO[7]
                         net (fo=1, estimated)        0.026     4.177    conv/add000054/reg_out_reg[17]_i_20_n_0
    SLICE_X116Y506       CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     4.233 r  conv/add000054/reg_out_reg[21]_i_26/O[0]
                         net (fo=2, estimated)        0.228     4.461    conv/add000054/reg_out_reg[21]_i_26_n_15
    SLICE_X116Y509       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     4.500 r  conv/add000054/reg_out[17]_i_21/O
                         net (fo=1, routed)           0.015     4.515    conv/add000054/reg_out[17]_i_21_n_0
    SLICE_X116Y509       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.632 r  conv/add000054/reg_out_reg[17]_i_19/CO[7]
                         net (fo=1, estimated)        0.052     4.684    conv/add000054/reg_out_reg[17]_i_19_n_0
    SLICE_X116Y510       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.760 r  conv/add000054/reg_out_reg[21]_i_12/O[1]
                         net (fo=1, estimated)        0.243     5.003    conv/add000054/reg_out_reg[21]_i_12_n_14
    SLICE_X116Y517       LUT2 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     5.055 r  conv/add000054/reg_out[21]_i_4/O
                         net (fo=1, routed)           0.016     5.071    conv/add000054/reg_out[21]_i_4_n_0
    SLICE_X116Y517       CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.123     5.194 r  conv/add000054/reg_out_reg[21]_i_1/O[3]
                         net (fo=1, routed)           0.026     5.220    reg_out/D[20]
    SLICE_X116Y517       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     4.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     4.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=924, estimated)      0.661     5.331    reg_out/CLK
    SLICE_X116Y517       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.324     5.655    
                         clock uncertainty           -0.035     5.620    
    SLICE_X116Y517       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     5.645    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          5.645    
                         arrival time                          -5.220    
  -------------------------------------------------------------------
                         slack                                  0.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.030ns  (arrival time - required time)
  Source:                 demux/genblk1[74].z_reg[74][5]/C
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            genblk1[74].reg_in/reg_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by virtual_clock  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             virtual_clock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (virtual_clock rise@0.000ns - virtual_clock rise@0.000ns)
  Data Path Delay:        0.129ns  (logic 0.059ns (45.736%)  route 0.070ns (54.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.725ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Net Delay (Source):      0.634ns (routing 0.000ns, distribution 0.634ns)
  Clock Net Delay (Destination): 0.764ns (routing 0.000ns, distribution 0.764ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.287     0.646    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=924, estimated)      0.634     1.304    demux/CLK
    SLICE_X112Y508       FDRE                                         r  demux/genblk1[74].z_reg[74][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y508       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     1.363 r  demux/genblk1[74].z_reg[74][5]/Q
                         net (fo=1, estimated)        0.070     1.433    genblk1[74].reg_in/D[5]
    SLICE_X114Y508       FDRE                                         r  genblk1[74].reg_in/reg_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock virtual_clock rise edge)
                                                      0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, estimated)        0.323     0.933    clk_IBUF
    BUFGCE_X1Y194        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=924, estimated)      0.764     1.725    genblk1[74].reg_in/CLK
    SLICE_X114Y508       FDRE                                         r  genblk1[74].reg_in/reg_out_reg[5]/C
                         clock pessimism             -0.324     1.401    
    SLICE_X114Y508       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.463    genblk1[74].reg_in/reg_out_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.463    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                 -0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         virtual_clock
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.000       2.710      BUFGCE_X1Y194   clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X114Y519  demux/genblk1[48].z_reg[48][1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         2.000       1.725      SLICE_X114Y516  demux/genblk1[46].z_reg[46][0]/C



