# Reading C:/Users/home/Desktop/VIDEO/modelsim_ase/tcl/vsim/pref.tcl
# do parityodd_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/home/Desktop/VIDEO/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/home/Desktop/VIDEO/parityodd {C:/Users/home/Desktop/VIDEO/parityodd/parityodd.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:47 on Nov 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/home/Desktop/VIDEO/parityodd" C:/Users/home/Desktop/VIDEO/parityodd/parityodd.sv 
# -- Compiling module parityodd
# 
# Top level modules:
# 	parityodd
# End time: 15:34:47 on Nov 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.parityodd
# vsim work.parityodd 
# Start time: 15:34:50 on Nov 19,2022
# Loading sv_std.std
# Loading work.parityodd
wave create -driver freeze -pattern clock -initialvalue 0 -period 200ns -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/parityodd/a
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue HiZ -period 400ns -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/parityodd/b
wave create -driver freeze -pattern clock -initialvalue 0 -period 800ns -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/parityodd/c
wave create -driver freeze -pattern clock -initialvalue 0 -period 1600ns -dutycycle 50 -starttime 0ns -endtime 1000ns sim:/parityodd/d
add wave -position insertpoint  \
sim:/parityodd/podd
run -all
# End time: 14:42:08 on Nov 19,2022, Elapsed time: 0:-52:-42
# Errors: 0, Warnings: 0
