\doxysection{DAC\+\_\+\+Type\+Def Struct Reference}
\hypertarget{struct_d_a_c___type_def}{}\label{struct_d_a_c___type_def}\index{DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ac2abd47b5cbcf51f0a831abfd88dedb1}{CTRL}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ad46a52ed68fd68a20b63046f6ab6c94b}{STATUS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ab3af73b7fd7e4bd8eeaac2852a1380ee}{CH0\+CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a8e885e6e631bad6c4b9d00afffcd3e22}{CH1\+CTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a0ff049f578fc679be6e6ef3d073ae24c}{IEN}}
\item 
\+\_\+\+\_\+\+IM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ad16f29fcf4d7183c5da70cf12866adbd}{IF}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a76007ae718032e7a91da47cac0dcb5ad}{IFS}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a745024533fffd6025929a20ed0335757}{IFC}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a2cba4fe57ce2cae8e387aa0d42486653}{CH0\+DATA}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a3155880e69641fff1470dcec0b45354f}{CH1\+DATA}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ab0e27a4042b7ae3b8f33ea875a5b6775}{COMBDATA}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_aa56ccb4fea02464f80904edc5557acf3}{CAL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a6899f9848c5d51f260b154a094fc26ed}{BIASPROG}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a4c4ef311e973ca29ba4defc9e4902641}{RESERVED0}} \mbox{[}8U\mbox{]}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_aae15cd74c96e91dcb4ddced32607dbba}{OPACTRL}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ad042949266b8cf5112dd58b478b8f24e}{OPAOFFSET}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a35b8c100a5bd5c447fe3cd17f539f0d4}{OPA0\+MUX}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_ada6aa3cc2cf769a03a25d0c2cda0cb89}{OPA1\+MUX}}
\item 
\+\_\+\+\_\+\+IOM uint32\+\_\+t \mbox{\hyperlink{struct_d_a_c___type_def_a151de0dd582f9e3a1b5b4305a4adeb26}{OPA2\+MUX}}
\end{DoxyCompactItemize}


\doxysubsection{Field Documentation}
\Hypertarget{struct_d_a_c___type_def_a6899f9848c5d51f260b154a094fc26ed}\index{DAC\_TypeDef@{DAC\_TypeDef}!BIASPROG@{BIASPROG}}
\index{BIASPROG@{BIASPROG}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{BIASPROG}{BIASPROG}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a6899f9848c5d51f260b154a094fc26ed} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+BIASPROG}

Bias Programming Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_aa56ccb4fea02464f80904edc5557acf3}\index{DAC\_TypeDef@{DAC\_TypeDef}!CAL@{CAL}}
\index{CAL@{CAL}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CAL}{CAL}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_aa56ccb4fea02464f80904edc5557acf3} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+CAL}

Calibration Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_ab3af73b7fd7e4bd8eeaac2852a1380ee}\index{DAC\_TypeDef@{DAC\_TypeDef}!CH0CTRL@{CH0CTRL}}
\index{CH0CTRL@{CH0CTRL}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH0CTRL}{CH0CTRL}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_ab3af73b7fd7e4bd8eeaac2852a1380ee} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+CH0\+CTRL}

Channel 0 Control Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_a2cba4fe57ce2cae8e387aa0d42486653}\index{DAC\_TypeDef@{DAC\_TypeDef}!CH0DATA@{CH0DATA}}
\index{CH0DATA@{CH0DATA}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH0DATA}{CH0DATA}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a2cba4fe57ce2cae8e387aa0d42486653} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+CH0\+DATA}

Channel 0 Data Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_a8e885e6e631bad6c4b9d00afffcd3e22}\index{DAC\_TypeDef@{DAC\_TypeDef}!CH1CTRL@{CH1CTRL}}
\index{CH1CTRL@{CH1CTRL}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH1CTRL}{CH1CTRL}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a8e885e6e631bad6c4b9d00afffcd3e22} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+CH1\+CTRL}

Channel 1 Control Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_a3155880e69641fff1470dcec0b45354f}\index{DAC\_TypeDef@{DAC\_TypeDef}!CH1DATA@{CH1DATA}}
\index{CH1DATA@{CH1DATA}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CH1DATA}{CH1DATA}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a3155880e69641fff1470dcec0b45354f} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+CH1\+DATA}

Channel 1 Data Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_ab0e27a4042b7ae3b8f33ea875a5b6775}\index{DAC\_TypeDef@{DAC\_TypeDef}!COMBDATA@{COMBDATA}}
\index{COMBDATA@{COMBDATA}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{COMBDATA}{COMBDATA}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_ab0e27a4042b7ae3b8f33ea875a5b6775} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+COMBDATA}

Combined Data Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_ac2abd47b5cbcf51f0a831abfd88dedb1}\index{DAC\_TypeDef@{DAC\_TypeDef}!CTRL@{CTRL}}
\index{CTRL@{CTRL}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CTRL}{CTRL}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_ac2abd47b5cbcf51f0a831abfd88dedb1} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+CTRL}

Control Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_a0ff049f578fc679be6e6ef3d073ae24c}\index{DAC\_TypeDef@{DAC\_TypeDef}!IEN@{IEN}}
\index{IEN@{IEN}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IEN}{IEN}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a0ff049f578fc679be6e6ef3d073ae24c} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+IEN}

Interrupt Enable Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_ad16f29fcf4d7183c5da70cf12866adbd}\index{DAC\_TypeDef@{DAC\_TypeDef}!IF@{IF}}
\index{IF@{IF}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IF}{IF}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_ad16f29fcf4d7183c5da70cf12866adbd} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+IF}

Interrupt Flag Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_a745024533fffd6025929a20ed0335757}\index{DAC\_TypeDef@{DAC\_TypeDef}!IFC@{IFC}}
\index{IFC@{IFC}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFC}{IFC}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a745024533fffd6025929a20ed0335757} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+IFC}

Interrupt Flag Clear Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_a76007ae718032e7a91da47cac0dcb5ad}\index{DAC\_TypeDef@{DAC\_TypeDef}!IFS@{IFS}}
\index{IFS@{IFS}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IFS}{IFS}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a76007ae718032e7a91da47cac0dcb5ad} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+IFS}

Interrupt Flag Set Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_a35b8c100a5bd5c447fe3cd17f539f0d4}\index{DAC\_TypeDef@{DAC\_TypeDef}!OPA0MUX@{OPA0MUX}}
\index{OPA0MUX@{OPA0MUX}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPA0MUX}{OPA0MUX}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a35b8c100a5bd5c447fe3cd17f539f0d4} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+OPA0\+MUX}

Operational Amplifier Mux Configuration Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_ada6aa3cc2cf769a03a25d0c2cda0cb89}\index{DAC\_TypeDef@{DAC\_TypeDef}!OPA1MUX@{OPA1MUX}}
\index{OPA1MUX@{OPA1MUX}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPA1MUX}{OPA1MUX}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_ada6aa3cc2cf769a03a25d0c2cda0cb89} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+OPA1\+MUX}

Operational Amplifier Mux Configuration Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_a151de0dd582f9e3a1b5b4305a4adeb26}\index{DAC\_TypeDef@{DAC\_TypeDef}!OPA2MUX@{OPA2MUX}}
\index{OPA2MUX@{OPA2MUX}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPA2MUX}{OPA2MUX}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a151de0dd582f9e3a1b5b4305a4adeb26} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+OPA2\+MUX}

Operational Amplifier Mux Configuration Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_aae15cd74c96e91dcb4ddced32607dbba}\index{DAC\_TypeDef@{DAC\_TypeDef}!OPACTRL@{OPACTRL}}
\index{OPACTRL@{OPACTRL}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPACTRL}{OPACTRL}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_aae15cd74c96e91dcb4ddced32607dbba} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+OPACTRL}

Operational Amplifier Control Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_ad042949266b8cf5112dd58b478b8f24e}\index{DAC\_TypeDef@{DAC\_TypeDef}!OPAOFFSET@{OPAOFFSET}}
\index{OPAOFFSET@{OPAOFFSET}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{OPAOFFSET}{OPAOFFSET}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_ad042949266b8cf5112dd58b478b8f24e} 
\+\_\+\+\_\+\+IOM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+OPAOFFSET}

Operational Amplifier Offset Register ~\newline
 \Hypertarget{struct_d_a_c___type_def_a4c4ef311e973ca29ba4defc9e4902641}\index{DAC\_TypeDef@{DAC\_TypeDef}!RESERVED0@{RESERVED0}}
\index{RESERVED0@{RESERVED0}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RESERVED0}{RESERVED0}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_a4c4ef311e973ca29ba4defc9e4902641} 
uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+RESERVED0\mbox{[}8U\mbox{]}}

Reserved for future use \Hypertarget{struct_d_a_c___type_def_ad46a52ed68fd68a20b63046f6ab6c94b}\index{DAC\_TypeDef@{DAC\_TypeDef}!STATUS@{STATUS}}
\index{STATUS@{STATUS}!DAC\_TypeDef@{DAC\_TypeDef}}
\doxysubsubsection{\texorpdfstring{STATUS}{STATUS}}
{\footnotesize\ttfamily \label{struct_d_a_c___type_def_ad46a52ed68fd68a20b63046f6ab6c94b} 
\+\_\+\+\_\+\+IM uint32\+\_\+t DAC\+\_\+\+Type\+Def\+::\+STATUS}

Status Register ~\newline
 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
snake/gecko\+\_\+sdk\+\_\+4.\+4.\+4/platform/\+Device/\+Silicon\+Labs/\+EFM32\+GG/\+Include/\mbox{\hyperlink{efm32gg__dac_8h}{efm32gg\+\_\+dac.\+h}}\end{DoxyCompactItemize}
