

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Thu Apr 07 14:26:13 2022

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F57Q84
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	text2,global,reloc=2,class=CODE,delta=1
    10                           	psect	text3,global,reloc=2,class=CODE,delta=1
    11                           	psect	text4,global,reloc=2,class=CODE,delta=1
    12                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    13                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    14                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    15                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    16  0000                     
    17                           ; Version 2.40
    18                           ; Generated 08/12/2021 GMT
    19                           ; 
    20                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    21                           ; All rights reserved.
    22                           ; 
    23                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    24                           ; 
    25                           ; Redistribution and use in source and binary forms, with or without modification, are
    26                           ; permitted provided that the following conditions are met:
    27                           ; 
    28                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    29                           ;        conditions and the following disclaimer.
    30                           ; 
    31                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    32                           ;        of conditions and the following disclaimer in the documentation and/or other
    33                           ;        materials provided with the distribution. Publication is not required when
    34                           ;        this file is used in an embedded application.
    35                           ; 
    36                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    37                           ;        software without specific prior written permission.
    38                           ; 
    39                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    40                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    41                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    42                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    43                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    44                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    45                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    46                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    47                           ; 
    48                           ; 
    49                           ; Code-generator required, PIC18F57Q84 Definitions
    50                           ; 
    51                           ; SFR Addresses
    52  0000                     _PMD8	set	104
    53  0000                     _PMD7	set	103
    54  0000                     _PMD6	set	102
    55  0000                     _PMD5	set	101
    56  0000                     _PMD4	set	100
    57  0000                     _PMD3	set	99
    58  0000                     _PMD2	set	98
    59  0000                     _PMD1	set	97
    60  0000                     _PMD0	set	96
    61  0000                     _OSCTUNE	set	176
    62  0000                     _OSCFRQ	set	177
    63  0000                     _OSCEN	set	179
    64  0000                     _OSCCON3	set	175
    65  0000                     _OSCCON1	set	173
    66  0000                     _INLVLF	set	1068
    67  0000                     _INLVLE	set	1060
    68  0000                     _INLVLD	set	1052
    69  0000                     _INLVLC	set	1044
    70  0000                     _INLVLB	set	1036
    71  0000                     _INLVLA	set	1028
    72  0000                     _SLRCONF	set	1067
    73  0000                     _SLRCONE	set	1059
    74  0000                     _SLRCOND	set	1051
    75  0000                     _SLRCONC	set	1043
    76  0000                     _SLRCONB	set	1035
    77  0000                     _SLRCONA	set	1027
    78  0000                     _ODCOND	set	1050
    79  0000                     _ODCONC	set	1042
    80  0000                     _ODCONB	set	1034
    81  0000                     _ODCONA	set	1026
    82  0000                     _ODCONF	set	1066
    83  0000                     _ODCONE	set	1058
    84  0000                     _WPUC	set	1041
    85  0000                     _WPUA	set	1025
    86  0000                     _WPUB	set	1033
    87  0000                     _WPUE	set	1057
    88  0000                     _WPUF	set	1065
    89  0000                     _WPUD	set	1049
    90  0000                     _ANSELA	set	1024
    91  0000                     _ANSELF	set	1064
    92  0000                     _ANSELE	set	1056
    93  0000                     _ANSELB	set	1032
    94  0000                     _ANSELC	set	1040
    95  0000                     _ANSELD	set	1048
    96  0000                     _TRISD	set	1225
    97  0000                     _TRISC	set	1224
    98  0000                     _TRISB	set	1223
    99  0000                     _TRISA	set	1222
   100  0000                     _TRISF	set	1227
   101  0000                     _TRISE	set	1226
   102  0000                     _LATC	set	1216
   103  0000                     _LATB	set	1215
   104  0000                     _LATF	set	1219
   105  0000                     _LATA	set	1214
   106  0000                     _LATD	set	1217
   107  0000                     _LATE	set	1218
   108                           
   109                           ; #config settings
   110                           
   111                           	psect	cinit
   112  01FEEC                     __pcinit:
   113                           	callstack 0
   114  01FEEC                     start_initialization:
   115                           	callstack 0
   116  01FEEC                     __initialization:
   117                           	callstack 0
   118  01FEEC                     end_of_initialization:
   119                           	callstack 0
   120  01FEEC                     __end_of__initialization:
   121                           	callstack 0
   122  01FEEC  0100               	movlb	0
   123  01FEEE  EFA0  F0FF         	goto	_main	;jump to C main() function
   124                           
   125                           	psect	cstackCOMRAM
   126  000501                     __pcstackCOMRAM:
   127                           	callstack 0
   128  000501                     ??_main:
   129                           
   130                           ; 1 bytes @ 0x0
   131  000501                     	ds	2
   132                           
   133 ;;
   134 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   135 ;;
   136 ;; *************** function _main *****************
   137 ;; Defined at:
   138 ;;		line 8 in file "main.c"
   139 ;; Parameters:    Size  Location     Type
   140 ;;		None
   141 ;; Auto vars:     Size  Location     Type
   142 ;;		None
   143 ;; Return value:  Size  Location     Type
   144 ;;                  1    wreg      void 
   145 ;; Registers used:
   146 ;;		wreg, status,2, status,0, cstack
   147 ;; Tracked objects:
   148 ;;		On entry : 0/0
   149 ;;		On exit  : 0/0
   150 ;;		Unchanged: 0/0
   151 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37  BANK38  BANK39  BANK40  BANK41  BANK42  BANK43  BANK44  BANK45  BANK4
      +6  BANK47  BANK48  BANK49  BANK50  BANK51  BANK52  BANK53  BANK54
   152 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   153 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   154 ;;      Temps:          2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   155 ;;      Totals:         2       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   156 ;;Total ram usage:        2 bytes
   157 ;; Hardware stack levels required when called: 2
   158 ;; This function calls:
   159 ;;		_SYSTEM_Initialize
   160 ;; This function is called by:
   161 ;;		Startup code after reset
   162 ;; This function uses a non-reentrant model
   163 ;;
   164                           
   165                           	psect	text0
   166  01FF40                     __ptext0:
   167                           	callstack 0
   168  01FF40                     _main:
   169                           	callstack 125
   170  01FF40                     
   171                           ;main.c: 11:     SYSTEM_Initialize();
   172  01FF40  EC79  F0FF         	call	_SYSTEM_Initialize	;wreg free
   173  01FF44                     
   174                           ;main.c: 18:     LATF = 0;
   175  01FF44  0E00               	movlw	0
   176  01FF46  6EC3               	movwf	195,c	;volatile
   177  01FF48                     
   178                           ;main.c: 20:     TRISF = TRISF & ~(1<<3);
   179  01FF48  50CB               	movf	203,w,c	;volatile
   180  01FF4A  0BF7               	andlw	247
   181  01FF4C  6ECB               	movwf	203,c	;volatile
   182  01FF4E                     
   183                           ;main.c: 21:     ANSELF = 0;
   184  01FF4E  0E00               	movlw	0
   185  01FF50  0104               	movlb	4	; () banked
   186  01FF52  6F28               	movwf	40,b	;volatile
   187  01FF54                     l883:
   188                           
   189                           ;main.c: 30:     {;main.c: 37:         LATF = LATF ^ (1<<3);
   190  01FF54  50C3               	movf	195,w,c	;volatile
   191  01FF56  0A08               	xorlw	8
   192  01FF58  6EC3               	movwf	195,c	;volatile
   193  01FF5A                     
   194                           ;main.c: 38:         _delay((unsigned long)((500)*(10000000/4000.0)));
   195  01FF5A  0E07               	movlw	7
   196  01FF5C  6E02               	movwf	(??_main+1)^(0+1280),c
   197  01FF5E  0E58               	movlw	88
   198  01FF60  6E01               	movwf	??_main^(0+1280),c
   199  01FF62  0E5A               	movlw	90
   200  01FF64                     u17:
   201  01FF64  2EE8               	decfsz	wreg,f,c
   202  01FF66  D7FE               	bra	u17
   203  01FF68  2E01               	decfsz	??_main^(0+1280),f,c
   204  01FF6A  D7FC               	bra	u17
   205  01FF6C  2E02               	decfsz	(??_main+1)^(0+1280),f,c
   206  01FF6E  D7FA               	bra	u17
   207  01FF70  EFAA  F0FF         	goto	l883
   208  01FF74  EFFE  F0FF         	goto	start
   209  01FF78                     __end_of_main:
   210                           	callstack 0
   211                           
   212 ;; *************** function _SYSTEM_Initialize *****************
   213 ;; Defined at:
   214 ;;		line 50 in file "mcc_generated_files/mcc.c"
   215 ;; Parameters:    Size  Location     Type
   216 ;;		None
   217 ;; Auto vars:     Size  Location     Type
   218 ;;		None
   219 ;; Return value:  Size  Location     Type
   220 ;;                  1    wreg      void 
   221 ;; Registers used:
   222 ;;		wreg, status,2, cstack
   223 ;; Tracked objects:
   224 ;;		On entry : 0/0
   225 ;;		On exit  : 0/0
   226 ;;		Unchanged: 0/0
   227 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37  BANK38  BANK39  BANK40  BANK41  BANK42  BANK43  BANK44  BANK45  BANK4
      +6  BANK47  BANK48  BANK49  BANK50  BANK51  BANK52  BANK53  BANK54
   228 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   229 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   230 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   231 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   232 ;;Total ram usage:        0 bytes
   233 ;; Hardware stack levels used: 1
   234 ;; Hardware stack levels required when called: 1
   235 ;; This function calls:
   236 ;;		_OSCILLATOR_Initialize
   237 ;;		_PIN_MANAGER_Initialize
   238 ;;		_PMD_Initialize
   239 ;; This function is called by:
   240 ;;		_main
   241 ;; This function uses a non-reentrant model
   242 ;;
   243                           
   244                           	psect	text1
   245  01FEF2                     __ptext1:
   246                           	callstack 0
   247  01FEF2                     _SYSTEM_Initialize:
   248                           	callstack 125
   249  01FEF2                     
   250                           ;mcc_generated_files/mcc.c: 52:     PMD_Initialize();
   251  01FEF2  EC8C  F0FF         	call	_PMD_Initialize	;wreg free
   252                           
   253                           ;mcc_generated_files/mcc.c: 53:     PIN_MANAGER_Initialize();
   254  01FEF6  ECBC  F0FF         	call	_PIN_MANAGER_Initialize	;wreg free
   255                           
   256                           ;mcc_generated_files/mcc.c: 54:     OSCILLATOR_Initialize();
   257  01FEFA  EC80  F0FF         	call	_OSCILLATOR_Initialize	;wreg free
   258  01FEFE  0012               	return		;funcret
   259  01FF00                     __end_of_SYSTEM_Initialize:
   260                           	callstack 0
   261                           
   262 ;; *************** function _PMD_Initialize *****************
   263 ;; Defined at:
   264 ;;		line 71 in file "mcc_generated_files/mcc.c"
   265 ;; Parameters:    Size  Location     Type
   266 ;;		None
   267 ;; Auto vars:     Size  Location     Type
   268 ;;		None
   269 ;; Return value:  Size  Location     Type
   270 ;;                  1    wreg      void 
   271 ;; Registers used:
   272 ;;		wreg, status,2
   273 ;; Tracked objects:
   274 ;;		On entry : 0/0
   275 ;;		On exit  : 0/0
   276 ;;		Unchanged: 0/0
   277 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37  BANK38  BANK39  BANK40  BANK41  BANK42  BANK43  BANK44  BANK45  BANK4
      +6  BANK47  BANK48  BANK49  BANK50  BANK51  BANK52  BANK53  BANK54
   278 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   279 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   280 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   281 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   282 ;;Total ram usage:        0 bytes
   283 ;; Hardware stack levels used: 1
   284 ;; This function calls:
   285 ;;		Nothing
   286 ;; This function is called by:
   287 ;;		_SYSTEM_Initialize
   288 ;; This function uses a non-reentrant model
   289 ;;
   290                           
   291                           	psect	text2
   292  01FF18                     __ptext2:
   293                           	callstack 0
   294  01FF18                     _PMD_Initialize:
   295                           	callstack 125
   296  01FF18                     
   297                           ;mcc_generated_files/mcc.c: 74:     PMD0 = 0x00;
   298  01FF18  0E00               	movlw	0
   299  01FF1A  0100               	movlb	0	; () banked
   300  01FF1C  6F60               	movwf	96,b	;volatile
   301                           
   302                           ;mcc_generated_files/mcc.c: 76:     PMD1 = 0x00;
   303  01FF1E  0E00               	movlw	0
   304  01FF20  6F61               	movwf	97,b	;volatile
   305                           
   306                           ;mcc_generated_files/mcc.c: 78:     PMD2 = 0x00;
   307  01FF22  0E00               	movlw	0
   308  01FF24  6F62               	movwf	98,b	;volatile
   309                           
   310                           ;mcc_generated_files/mcc.c: 80:     PMD3 = 0x00;
   311  01FF26  0E00               	movlw	0
   312  01FF28  6F63               	movwf	99,b	;volatile
   313                           
   314                           ;mcc_generated_files/mcc.c: 82:     PMD4 = 0x00;
   315  01FF2A  0E00               	movlw	0
   316  01FF2C  6F64               	movwf	100,b	;volatile
   317                           
   318                           ;mcc_generated_files/mcc.c: 84:     PMD5 = 0x00;
   319  01FF2E  0E00               	movlw	0
   320  01FF30  6F65               	movwf	101,b	;volatile
   321                           
   322                           ;mcc_generated_files/mcc.c: 86:     PMD6 = 0x00;
   323  01FF32  0E00               	movlw	0
   324  01FF34  6F66               	movwf	102,b	;volatile
   325                           
   326                           ;mcc_generated_files/mcc.c: 88:     PMD7 = 0x00;
   327  01FF36  0E00               	movlw	0
   328  01FF38  6F67               	movwf	103,b	;volatile
   329                           
   330                           ;mcc_generated_files/mcc.c: 90:     PMD8 = 0x00;
   331  01FF3A  0E00               	movlw	0
   332  01FF3C  6F68               	movwf	104,b	;volatile
   333  01FF3E                     
   334                           ; BSR set to: 0
   335  01FF3E  0012               	return		;funcret
   336  01FF40                     __end_of_PMD_Initialize:
   337                           	callstack 0
   338                           
   339 ;; *************** function _PIN_MANAGER_Initialize *****************
   340 ;; Defined at:
   341 ;;		line 55 in file "mcc_generated_files/pin_manager.c"
   342 ;; Parameters:    Size  Location     Type
   343 ;;		None
   344 ;; Auto vars:     Size  Location     Type
   345 ;;		None
   346 ;; Return value:  Size  Location     Type
   347 ;;                  1    wreg      void 
   348 ;; Registers used:
   349 ;;		wreg, status,2
   350 ;; Tracked objects:
   351 ;;		On entry : 0/0
   352 ;;		On exit  : 0/0
   353 ;;		Unchanged: 0/0
   354 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37  BANK38  BANK39  BANK40  BANK41  BANK42  BANK43  BANK44  BANK45  BANK4
      +6  BANK47  BANK48  BANK49  BANK50  BANK51  BANK52  BANK53  BANK54
   355 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   356 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   357 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   358 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   359 ;;Total ram usage:        0 bytes
   360 ;; Hardware stack levels used: 1
   361 ;; This function calls:
   362 ;;		Nothing
   363 ;; This function is called by:
   364 ;;		_SYSTEM_Initialize
   365 ;; This function uses a non-reentrant model
   366 ;;
   367                           
   368                           	psect	text3
   369  01FF78                     __ptext3:
   370                           	callstack 0
   371  01FF78                     _PIN_MANAGER_Initialize:
   372                           	callstack 125
   373  01FF78                     
   374                           ;mcc_generated_files/pin_manager.c: 60:     LATE = 0x00;
   375  01FF78  0E00               	movlw	0
   376  01FF7A  6EC2               	movwf	194,c	;volatile
   377                           
   378                           ;mcc_generated_files/pin_manager.c: 61:     LATD = 0x00;
   379  01FF7C  0E00               	movlw	0
   380  01FF7E  6EC1               	movwf	193,c	;volatile
   381                           
   382                           ;mcc_generated_files/pin_manager.c: 62:     LATA = 0x00;
   383  01FF80  0E00               	movlw	0
   384  01FF82  6EBE               	movwf	190,c	;volatile
   385                           
   386                           ;mcc_generated_files/pin_manager.c: 63:     LATF = 0x00;
   387  01FF84  0E00               	movlw	0
   388  01FF86  6EC3               	movwf	195,c	;volatile
   389                           
   390                           ;mcc_generated_files/pin_manager.c: 64:     LATB = 0x00;
   391  01FF88  0E00               	movlw	0
   392  01FF8A  6EBF               	movwf	191,c	;volatile
   393                           
   394                           ;mcc_generated_files/pin_manager.c: 65:     LATC = 0x00;
   395  01FF8C  0E00               	movlw	0
   396  01FF8E  6EC0               	movwf	192,c	;volatile
   397                           
   398                           ;mcc_generated_files/pin_manager.c: 70:     TRISE = 0x07;
   399  01FF90  0E07               	movlw	7
   400  01FF92  6ECA               	movwf	202,c	;volatile
   401  01FF94                     
   402                           ;mcc_generated_files/pin_manager.c: 71:     TRISF = 0xFF;
   403  01FF94  68CB               	setf	203,c	;volatile
   404  01FF96                     
   405                           ;mcc_generated_files/pin_manager.c: 72:     TRISA = 0xFF;
   406  01FF96  68C6               	setf	198,c	;volatile
   407  01FF98                     
   408                           ;mcc_generated_files/pin_manager.c: 73:     TRISB = 0xFF;
   409  01FF98  68C7               	setf	199,c	;volatile
   410  01FF9A                     
   411                           ;mcc_generated_files/pin_manager.c: 74:     TRISC = 0xFF;
   412  01FF9A  68C8               	setf	200,c	;volatile
   413  01FF9C                     
   414                           ;mcc_generated_files/pin_manager.c: 75:     TRISD = 0xFF;
   415  01FF9C  68C9               	setf	201,c	;volatile
   416  01FF9E                     
   417                           ;mcc_generated_files/pin_manager.c: 80:     ANSELD = 0xFF;
   418  01FF9E  0104               	movlb	4	; () banked
   419  01FFA0  6918               	setf	24,b	;volatile
   420  01FFA2                     
   421                           ; BSR set to: 4
   422                           ;mcc_generated_files/pin_manager.c: 81:     ANSELC = 0xFF;
   423  01FFA2  6910               	setf	16,b	;volatile
   424  01FFA4                     
   425                           ; BSR set to: 4
   426                           ;mcc_generated_files/pin_manager.c: 82:     ANSELB = 0xFF;
   427  01FFA4  6908               	setf	8,b	;volatile
   428                           
   429                           ;mcc_generated_files/pin_manager.c: 83:     ANSELE = 0x07;
   430  01FFA6  0E07               	movlw	7
   431  01FFA8  6F20               	movwf	32,b	;volatile
   432  01FFAA                     
   433                           ; BSR set to: 4
   434                           ;mcc_generated_files/pin_manager.c: 84:     ANSELF = 0xFF;
   435  01FFAA  6928               	setf	40,b	;volatile
   436  01FFAC                     
   437                           ; BSR set to: 4
   438                           ;mcc_generated_files/pin_manager.c: 85:     ANSELA = 0xFF;
   439  01FFAC  6900               	setf	0,b	;volatile
   440                           
   441                           ;mcc_generated_files/pin_manager.c: 90:     WPUD = 0x00;
   442  01FFAE  0E00               	movlw	0
   443  01FFB0  6F19               	movwf	25,b	;volatile
   444                           
   445                           ;mcc_generated_files/pin_manager.c: 91:     WPUF = 0x00;
   446  01FFB2  0E00               	movlw	0
   447  01FFB4  6F29               	movwf	41,b	;volatile
   448                           
   449                           ;mcc_generated_files/pin_manager.c: 92:     WPUE = 0x00;
   450  01FFB6  0E00               	movlw	0
   451  01FFB8  6F21               	movwf	33,b	;volatile
   452                           
   453                           ;mcc_generated_files/pin_manager.c: 93:     WPUB = 0x00;
   454  01FFBA  0E00               	movlw	0
   455  01FFBC  6F09               	movwf	9,b	;volatile
   456                           
   457                           ;mcc_generated_files/pin_manager.c: 94:     WPUA = 0x00;
   458  01FFBE  0E00               	movlw	0
   459  01FFC0  6F01               	movwf	1,b	;volatile
   460                           
   461                           ;mcc_generated_files/pin_manager.c: 95:     WPUC = 0x00;
   462  01FFC2  0E00               	movlw	0
   463  01FFC4  6F11               	movwf	17,b	;volatile
   464                           
   465                           ;mcc_generated_files/pin_manager.c: 100:     ODCONE = 0x00;
   466  01FFC6  0E00               	movlw	0
   467  01FFC8  6F22               	movwf	34,b	;volatile
   468                           
   469                           ;mcc_generated_files/pin_manager.c: 101:     ODCONF = 0x00;
   470  01FFCA  0E00               	movlw	0
   471  01FFCC  6F2A               	movwf	42,b	;volatile
   472                           
   473                           ;mcc_generated_files/pin_manager.c: 102:     ODCONA = 0x00;
   474  01FFCE  0E00               	movlw	0
   475  01FFD0  6F02               	movwf	2,b	;volatile
   476                           
   477                           ;mcc_generated_files/pin_manager.c: 103:     ODCONB = 0x00;
   478  01FFD2  0E00               	movlw	0
   479  01FFD4  6F0A               	movwf	10,b	;volatile
   480                           
   481                           ;mcc_generated_files/pin_manager.c: 104:     ODCONC = 0x00;
   482  01FFD6  0E00               	movlw	0
   483  01FFD8  6F12               	movwf	18,b	;volatile
   484                           
   485                           ;mcc_generated_files/pin_manager.c: 105:     ODCOND = 0x00;
   486  01FFDA  0E00               	movlw	0
   487  01FFDC  6F1A               	movwf	26,b	;volatile
   488  01FFDE                     
   489                           ; BSR set to: 4
   490                           ;mcc_generated_files/pin_manager.c: 110:     SLRCONA = 0xFF;
   491  01FFDE  6903               	setf	3,b	;volatile
   492  01FFE0                     
   493                           ; BSR set to: 4
   494                           ;mcc_generated_files/pin_manager.c: 111:     SLRCONB = 0xFF;
   495  01FFE0  690B               	setf	11,b	;volatile
   496  01FFE2                     
   497                           ; BSR set to: 4
   498                           ;mcc_generated_files/pin_manager.c: 112:     SLRCONC = 0xFF;
   499  01FFE2  6913               	setf	19,b	;volatile
   500  01FFE4                     
   501                           ; BSR set to: 4
   502                           ;mcc_generated_files/pin_manager.c: 113:     SLRCOND = 0xFF;
   503  01FFE4  691B               	setf	27,b	;volatile
   504                           
   505                           ;mcc_generated_files/pin_manager.c: 114:     SLRCONE = 0x07;
   506  01FFE6  0E07               	movlw	7
   507  01FFE8  6F23               	movwf	35,b	;volatile
   508  01FFEA                     
   509                           ; BSR set to: 4
   510                           ;mcc_generated_files/pin_manager.c: 115:     SLRCONF = 0xFF;
   511  01FFEA  692B               	setf	43,b	;volatile
   512  01FFEC                     
   513                           ; BSR set to: 4
   514                           ;mcc_generated_files/pin_manager.c: 120:     INLVLA = 0xFF;
   515  01FFEC  6904               	setf	4,b	;volatile
   516  01FFEE                     
   517                           ; BSR set to: 4
   518                           ;mcc_generated_files/pin_manager.c: 121:     INLVLB = 0xFF;
   519  01FFEE  690C               	setf	12,b	;volatile
   520  01FFF0                     
   521                           ; BSR set to: 4
   522                           ;mcc_generated_files/pin_manager.c: 122:     INLVLC = 0xFF;
   523  01FFF0  6914               	setf	20,b	;volatile
   524  01FFF2                     
   525                           ; BSR set to: 4
   526                           ;mcc_generated_files/pin_manager.c: 123:     INLVLD = 0xFF;
   527  01FFF2  691C               	setf	28,b	;volatile
   528                           
   529                           ;mcc_generated_files/pin_manager.c: 124:     INLVLE = 0x0F;
   530  01FFF4  0E0F               	movlw	15
   531  01FFF6  6F24               	movwf	36,b	;volatile
   532  01FFF8                     
   533                           ; BSR set to: 4
   534                           ;mcc_generated_files/pin_manager.c: 125:     INLVLF = 0xFF;
   535  01FFF8  692C               	setf	44,b	;volatile
   536  01FFFA                     
   537                           ; BSR set to: 4
   538  01FFFA  0012               	return		;funcret
   539  01FFFC                     __end_of_PIN_MANAGER_Initialize:
   540                           	callstack 0
   541                           
   542 ;; *************** function _OSCILLATOR_Initialize *****************
   543 ;; Defined at:
   544 ;;		line 57 in file "mcc_generated_files/mcc.c"
   545 ;; Parameters:    Size  Location     Type
   546 ;;		None
   547 ;; Auto vars:     Size  Location     Type
   548 ;;		None
   549 ;; Return value:  Size  Location     Type
   550 ;;                  1    wreg      void 
   551 ;; Registers used:
   552 ;;		wreg, status,2
   553 ;; Tracked objects:
   554 ;;		On entry : 0/0
   555 ;;		On exit  : 0/0
   556 ;;		Unchanged: 0/0
   557 ;; Data sizes:     COMRAM   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK11  BANK12  BANK13  BANK14  BANK15  BANK1
      +6  BANK17  BANK18  BANK19  BANK20  BANK21  BANK22  BANK23  BANK24  BANK25  BANK26  BANK27  BANK28  BANK29  BANK30  BANK3
      +1  BANK32  BANK33  BANK34  BANK35  BANK36  BANK37  BANK38  BANK39  BANK40  BANK41  BANK42  BANK43  BANK44  BANK45  BANK4
      +6  BANK47  BANK48  BANK49  BANK50  BANK51  BANK52  BANK53  BANK54
   558 ;;      Params:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   559 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   560 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   561 ;;      Totals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0       0       0       0       0
   562 ;;Total ram usage:        0 bytes
   563 ;; Hardware stack levels used: 1
   564 ;; This function calls:
   565 ;;		Nothing
   566 ;; This function is called by:
   567 ;;		_SYSTEM_Initialize
   568 ;; This function uses a non-reentrant model
   569 ;;
   570                           
   571                           	psect	text4
   572  01FF00                     __ptext4:
   573                           	callstack 0
   574  01FF00                     _OSCILLATOR_Initialize:
   575                           	callstack 125
   576  01FF00                     
   577                           ;mcc_generated_files/mcc.c: 60:     OSCCON1 = 0x70;
   578  01FF00  0E70               	movlw	112
   579  01FF02  0100               	movlb	0	; () banked
   580  01FF04  6FAD               	movwf	173,b	;volatile
   581                           
   582                           ;mcc_generated_files/mcc.c: 62:     OSCCON3 = 0x00;
   583  01FF06  0E00               	movlw	0
   584  01FF08  6FAF               	movwf	175,b	;volatile
   585                           
   586                           ;mcc_generated_files/mcc.c: 64:     OSCEN = 0x00;
   587  01FF0A  0E00               	movlw	0
   588  01FF0C  6FB3               	movwf	179,b	;volatile
   589                           
   590                           ;mcc_generated_files/mcc.c: 66:     OSCFRQ = 0x02;
   591  01FF0E  0E02               	movlw	2
   592  01FF10  6FB1               	movwf	177,b	;volatile
   593                           
   594                           ;mcc_generated_files/mcc.c: 68:     OSCTUNE = 0x00;
   595  01FF12  0E00               	movlw	0
   596  01FF14  6FB0               	movwf	176,b	;volatile
   597  01FF16                     
   598                           ; BSR set to: 0
   599  01FF16  0012               	return		;funcret
   600  01FF18                     __end_of_OSCILLATOR_Initialize:
   601                           	callstack 0
   602  0000                     
   603                           	psect	rparam
   604  0000                     
   605                           	psect	idloc
   606                           
   607                           ;Config register IDLOC0 @ 0x200000
   608                           ;	unspecified, using default values
   609  200000                     	org	2097152
   610  200000  0FFF               	dw	4095
   611                           
   612                           ;Config register IDLOC1 @ 0x200002
   613                           ;	unspecified, using default values
   614  200002                     	org	2097154
   615  200002  0FFF               	dw	4095
   616                           
   617                           ;Config register IDLOC2 @ 0x200004
   618                           ;	unspecified, using default values
   619  200004                     	org	2097156
   620  200004  0FFF               	dw	4095
   621                           
   622                           ;Config register IDLOC3 @ 0x200006
   623                           ;	unspecified, using default values
   624  200006                     	org	2097158
   625  200006  0FFF               	dw	4095
   626                           
   627                           ;Config register IDLOC4 @ 0x200008
   628                           ;	unspecified, using default values
   629  200008                     	org	2097160
   630  200008  0FFF               	dw	4095
   631                           
   632                           ;Config register IDLOC5 @ 0x20000A
   633                           ;	unspecified, using default values
   634  20000A                     	org	2097162
   635  20000A  0FFF               	dw	4095
   636                           
   637                           ;Config register IDLOC6 @ 0x20000C
   638                           ;	unspecified, using default values
   639  20000C                     	org	2097164
   640  20000C  0FFF               	dw	4095
   641                           
   642                           ;Config register IDLOC7 @ 0x20000E
   643                           ;	unspecified, using default values
   644  20000E                     	org	2097166
   645  20000E  0FFF               	dw	4095
   646                           
   647                           ;Config register IDLOC8 @ 0x200010
   648                           ;	unspecified, using default values
   649  200010                     	org	2097168
   650  200010  0FFF               	dw	4095
   651                           
   652                           ;Config register IDLOC9 @ 0x200012
   653                           ;	unspecified, using default values
   654  200012                     	org	2097170
   655  200012  0FFF               	dw	4095
   656                           
   657                           ;Config register IDLOC10 @ 0x200014
   658                           ;	unspecified, using default values
   659  200014                     	org	2097172
   660  200014  0FFF               	dw	4095
   661                           
   662                           ;Config register IDLOC11 @ 0x200016
   663                           ;	unspecified, using default values
   664  200016                     	org	2097174
   665  200016  0FFF               	dw	4095
   666                           
   667                           ;Config register IDLOC12 @ 0x200018
   668                           ;	unspecified, using default values
   669  200018                     	org	2097176
   670  200018  0FFF               	dw	4095
   671                           
   672                           ;Config register IDLOC13 @ 0x20001A
   673                           ;	unspecified, using default values
   674  20001A                     	org	2097178
   675  20001A  0FFF               	dw	4095
   676                           
   677                           ;Config register IDLOC14 @ 0x20001C
   678                           ;	unspecified, using default values
   679  20001C                     	org	2097180
   680  20001C  0FFF               	dw	4095
   681                           
   682                           ;Config register IDLOC15 @ 0x20001E
   683                           ;	unspecified, using default values
   684  20001E                     	org	2097182
   685  20001E  0FFF               	dw	4095
   686                           
   687                           ;Config register IDLOC16 @ 0x200020
   688                           ;	unspecified, using default values
   689  200020                     	org	2097184
   690  200020  0FFF               	dw	4095
   691                           
   692                           ;Config register IDLOC17 @ 0x200022
   693                           ;	unspecified, using default values
   694  200022                     	org	2097186
   695  200022  0FFF               	dw	4095
   696                           
   697                           ;Config register IDLOC18 @ 0x200024
   698                           ;	unspecified, using default values
   699  200024                     	org	2097188
   700  200024  0FFF               	dw	4095
   701                           
   702                           ;Config register IDLOC19 @ 0x200026
   703                           ;	unspecified, using default values
   704  200026                     	org	2097190
   705  200026  0FFF               	dw	4095
   706                           
   707                           ;Config register IDLOC20 @ 0x200028
   708                           ;	unspecified, using default values
   709  200028                     	org	2097192
   710  200028  0FFF               	dw	4095
   711                           
   712                           ;Config register IDLOC21 @ 0x20002A
   713                           ;	unspecified, using default values
   714  20002A                     	org	2097194
   715  20002A  0FFF               	dw	4095
   716                           
   717                           ;Config register IDLOC22 @ 0x20002C
   718                           ;	unspecified, using default values
   719  20002C                     	org	2097196
   720  20002C  0FFF               	dw	4095
   721                           
   722                           ;Config register IDLOC23 @ 0x20002E
   723                           ;	unspecified, using default values
   724  20002E                     	org	2097198
   725  20002E  0FFF               	dw	4095
   726                           
   727                           ;Config register IDLOC24 @ 0x200030
   728                           ;	unspecified, using default values
   729  200030                     	org	2097200
   730  200030  0FFF               	dw	4095
   731                           
   732                           ;Config register IDLOC25 @ 0x200032
   733                           ;	unspecified, using default values
   734  200032                     	org	2097202
   735  200032  0FFF               	dw	4095
   736                           
   737                           ;Config register IDLOC26 @ 0x200034
   738                           ;	unspecified, using default values
   739  200034                     	org	2097204
   740  200034  0FFF               	dw	4095
   741                           
   742                           ;Config register IDLOC27 @ 0x200036
   743                           ;	unspecified, using default values
   744  200036                     	org	2097206
   745  200036  0FFF               	dw	4095
   746                           
   747                           ;Config register IDLOC28 @ 0x200038
   748                           ;	unspecified, using default values
   749  200038                     	org	2097208
   750  200038  0FFF               	dw	4095
   751                           
   752                           ;Config register IDLOC29 @ 0x20003A
   753                           ;	unspecified, using default values
   754  20003A                     	org	2097210
   755  20003A  0FFF               	dw	4095
   756                           
   757                           ;Config register IDLOC30 @ 0x20003C
   758                           ;	unspecified, using default values
   759  20003C                     	org	2097212
   760  20003C  0FFF               	dw	4095
   761                           
   762                           ;Config register IDLOC31 @ 0x20003E
   763                           ;	unspecified, using default values
   764  20003E                     	org	2097214
   765  20003E  0FFF               	dw	4095
   766                           
   767                           	psect	config
   768                           
   769                           ;Config register CONFIG1 @ 0x300000
   770                           ;	External Oscillator Selection
   771                           ;	FEXTOSC = HS, HS (crystal oscillator) above 8 MHz
   772                           ;	Reset Oscillator Selection
   773                           ;	RSTOSC = EXTOSC, EXTOSC operating per FEXTOSC bits (device manufacturing default)
   774  300000                     	org	3145728
   775  300000  FA                 	db	250
   776                           
   777                           ;Config register CONFIG2 @ 0x300001
   778                           ;	Clock out Enable bit
   779                           ;	CLKOUTEN = OFF, CLKOUT function is disabled
   780                           ;	PRLOCKED One-Way Set Enable bit
   781                           ;	PR1WAY = ON, PRLOCKED bit can be cleared and set only once
   782                           ;	Clock Switch Enable bit
   783                           ;	CSWEN = ON, Writing to NOSC and NDIV is allowed
   784                           ;	JTAG Enable bit
   785                           ;	JTAGEN = ON, Enable JTAG Boundary Scan mode and pins
   786                           ;	Fail-Safe Clock Monitor Enable bit
   787                           ;	FCMEN = ON, Fail-Safe Clock Monitor enabled
   788                           ;	Fail-Safe Clock Monitor -Primary XTAL Enable bit
   789                           ;	FCMENP = ON, FSCM timer will set FSCMP bit and OSFIF interrupt on Primary XTAL failure
   790                           ;	Fail-Safe Clock Monitor -Secondary XTAL Enable bit
   791                           ;	FCMENS = ON, FSCM timer will set FSCMS bit and OSFIF interrupt on Secondary XTAL failu
      +                          re
   792  300001                     	org	3145729
   793  300001  FF                 	db	255
   794                           
   795                           ;Config register CONFIG3 @ 0x300002
   796                           ;	MCLR Enable bit
   797                           ;	MCLRE = EXTMCLR, If LVP = 0, MCLR pin is MCLR; If LVP = 1, RE3 pin function is MCLR
   798                           ;	Power-up timer selection bits
   799                           ;	PWRTS = PWRT_OFF, PWRT is disabled
   800                           ;	Multi-vector enable bit
   801                           ;	MVECEN = OFF, Interrupt contoller does not use vector table to prioritze interrupts
   802                           ;	IVTLOCK bit One-way set enable bit
   803                           ;	IVT1WAY = ON, IVTLOCKED bit can be cleared and set only once
   804                           ;	Low Power BOR Enable bit
   805                           ;	LPBOREN = OFF, Low-Power BOR disabled
   806                           ;	Brown-out Reset Enable bits
   807                           ;	BOREN = SBORDIS, Brown-out Reset enabled , SBOREN bit is ignored
   808  300002                     	org	3145730
   809  300002  F7                 	db	247
   810                           
   811                           ;Config register CONFIG4 @ 0x300003
   812                           ;	Brown-out Reset Voltage Selection bits
   813                           ;	BORV = VBOR_1P9, Brown-out Reset Voltage (VBOR) set to 1.9V
   814                           ;	ZCD Disable bit
   815                           ;	ZCD = OFF, ZCD module is disabled. ZCD can be enabled by setting the ZCDSEN bit of ZCD
      +                          CON
   816                           ;	PPSLOCK bit One-Way Set Enable bit
   817                           ;	PPS1WAY = ON, PPSLOCKED bit can be cleared and set only once; PPS registers remain loc
      +                          ked after one clear/set cycle
   818                           ;	Stack Full/Underflow Reset Enable bit
   819                           ;	STVREN = ON, Stack full/underflow will cause Reset
   820                           ;	Low Voltage Programming Enable bit
   821                           ;	LVP = ON, Low voltage programming enabled. MCLR/VPP pin function is MCLR. MCLRE config
      +                          uration bit is ignored
   822                           ;	Extended Instruction Set Enable bit
   823                           ;	XINST = OFF, Extended Instruction Set and Indexed Addressing Mode disabled
   824  300003                     	org	3145731
   825  300003  FF                 	db	255
   826                           
   827                           ;Config register CONFIG5 @ 0x300004
   828                           ;	WDT Period selection bits
   829                           ;	WDTCPS = WDTCPS_31, Divider ratio 1:65536; software control of WDTPS
   830                           ;	WDT operating mode
   831                           ;	WDTE = OFF, WDT Disabled; SWDTEN is ignored
   832  300004                     	org	3145732
   833  300004  9F                 	db	159
   834                           
   835                           ;Config register CONFIG6 @ 0x300005
   836                           ;	WDT Window Select bits
   837                           ;	WDTCWS = WDTCWS_7, window always open (100%); software control; keyed access not requi
      +                          red
   838                           ;	WDT input clock selector
   839                           ;	WDTCCS = SC, Software Control
   840  300005                     	org	3145733
   841  300005  FF                 	db	255
   842                           
   843                           ;Config register CONFIG7 @ 0x300006
   844                           ;	Boot Block Size selection bits
   845                           ;	BBSIZE = BBSIZE_512, Boot Block size is 512 words
   846                           ;	Boot Block enable bit
   847                           ;	BBEN = OFF, Boot block disabled
   848                           ;	Storage Area Flash enable bit
   849                           ;	SAFEN = OFF, SAF disabled
   850  300006                     	org	3145734
   851  300006  FF                 	db	255
   852                           
   853                           ;Config register CONFIG8 @ 0x300007
   854                           ;	Boot Block Write Protection bit
   855                           ;	WRTB = OFF, Boot Block not Write protected
   856                           ;	Configuration Register Write Protection bit
   857                           ;	WRTC = OFF, Configuration registers not Write protected
   858                           ;	Data EEPROM Write Protection bit
   859                           ;	WRTD = OFF, Data EEPROM not Write protected
   860                           ;	SAF Write protection bit
   861                           ;	WRTSAF = OFF, SAF not Write Protected
   862                           ;	Application Block write protection bit
   863                           ;	WRTAPP = OFF, Application Block not write protected
   864  300007                     	org	3145735
   865  300007  FF                 	db	255
   866                           
   867                           ;Config register CONFIG9 @ 0x300008
   868                           ;	CRC on boot output pin selection
   869                           ;	BOOTPINSEL = RC5, CRC on boot output pin is RC5
   870                           ;	CRC on boot output pin enable bit
   871                           ;	BPEN = OFF, CRC on boot output pin disabled
   872                           ;	CRC on boot output pin open drain bit
   873                           ;	ODCON = OFF, Pin drives both high-going and low-going signals
   874  300008                     	org	3145736
   875  300008  FF                 	db	255
   876                           
   877                           ;Config register CONFIG10 @ 0x300009
   878                           ;	PFM and Data EEPROM Code Protection bit
   879                           ;	CP = OFF, PFM and Data EEPROM code protection disabled
   880  300009                     	org	3145737
   881  300009  FF                 	db	255
   882                           
   883                           ;Config register CONFIG11 @ 0x30000A
   884                           ;	CRC on boot scan enable for boot area
   885                           ;	BOOTSCEN = OFF, CRC on boot will not include the boot area of program memory in its ca
      +                          lculation
   886                           ;	CRC on boot Continue on Error for boot areas bit
   887                           ;	BOOTCOE = HALT, CRC on boot will stop device if error is detected in boot areas
   888                           ;	CRC on boot application code scan enable
   889                           ;	APPSCEN = OFF, CRC on boot will not include the application area of program memory in 
      +                          its calculation
   890                           ;	CRC on boot SAF area scan enable
   891                           ;	SAFSCEN = OFF, CRC on boot will not include the SAF area of program memory in its calc
      +                          ulation
   892                           ;	CRC on boot Data EEPROM scan enable
   893                           ;	DATASCEN = OFF, CRC on boot will not include data EEPROM in its calculation
   894                           ;	CRC on boot Config fuses scan enable
   895                           ;	CFGSCEN = OFF, CRC on boot will not include the configuration fuses in its calculation
   896                           ;	CRC on boot Continue on Error for non-boot areas bit
   897                           ;	COE = HALT, CRC on boot will stop device if error is detected in non-boot areas
   898                           ;	Boot on CRC Enable bit
   899                           ;	BOOTPOR = OFF, CRC on boot will not run
   900  30000A                     	org	3145738
   901  30000A  FF                 	db	255
   902                           
   903                           ;Config register CONFIG12 @ 0x30000B
   904                           ;	Boot Sector Polynomial for CRC on boot bits 31-24
   905                           ;	BCRCPOLT = hFF, Bits 31:24 of BCRCPOL are 0xFF
   906  30000B                     	org	3145739
   907  30000B  FF                 	db	255
   908                           
   909                           ;Config register CONFIG13 @ 0x30000C
   910                           ;	Boot Sector Polynomial for CRC on boot bits 23-16
   911                           ;	BCRCPOLU = hFF, Bits 23:16 of BCRCPOL are 0xFF
   912  30000C                     	org	3145740
   913  30000C  FF                 	db	255
   914                           
   915                           ;Config register CONFIG14 @ 0x30000D
   916                           ;	Boot Sector Polynomial for CRC on boot bits 15-8
   917                           ;	BCRCPOLH = hFF, Bits 15:8 of BCRCPOL are 0xFF
   918  30000D                     	org	3145741
   919  30000D  FF                 	db	255
   920                           
   921                           ;Config register CONFIG15 @ 0x30000E
   922                           ;	Boot Sector Polynomial for CRC on boot bits 7-0
   923                           ;	BCRCPOLL = hFF, Bits 7:0 of BCRCPOL are 0xFF
   924  30000E                     	org	3145742
   925  30000E  FF                 	db	255
   926                           
   927                           ;Config register CONFIG16 @ 0x30000F
   928                           ;	Boot Sector Seed for CRC on boot bits 31-24
   929                           ;	BCRCSEEDT = hFF, Bits 31:24 of BCRCSEED are 0xFF
   930  30000F                     	org	3145743
   931  30000F  FF                 	db	255
   932                           
   933                           ;Config register CONFIG17 @ 0x300010
   934                           ;	Boot Sector Seed for CRC on boot bits 23-16
   935                           ;	BCRCSEEDU = hFF, Bits 23:16 of BCRCSEED are 0xFF
   936  300010                     	org	3145744
   937  300010  FF                 	db	255
   938                           
   939                           ;Config register CONFIG18 @ 0x300011
   940                           ;	Boot Sector Seed for CRC on boot bits 15-8
   941                           ;	BCRCSEEDH = hFF, Bits 15:8 of BCRCSEED are 0xFF
   942  300011                     	org	3145745
   943  300011  FF                 	db	255
   944                           
   945                           ;Config register CONFIG19 @ 0x300012
   946                           ;	Boot Sector Seed for CRC on boot bits 7-0
   947                           ;	BCRCSEEDL = hFF, Bits 7:0 of BCRCSEED are 0xFF
   948  300012                     	org	3145746
   949  300012  FF                 	db	255
   950                           
   951                           ;Config register CONFIG20 @ 0x300013
   952                           ;	unspecified, using default values
   953                           ;	Boot Sector Expected Result for CRC on boot bits 31-24
   954                           ;	BCRCEREST = 0xFF, unprogrammed default
   955  300013                     	org	3145747
   956  300013  FF                 	db	255
   957                           
   958                           ;Config register CONFIG21 @ 0x300014
   959                           ;	unspecified, using default values
   960                           ;	Boot Sector Expected Result for CRC on boot bits 23-16
   961                           ;	BCRCERESU = 0xFF, unprogrammed default
   962  300014                     	org	3145748
   963  300014  FF                 	db	255
   964                           
   965                           ;Config register CONFIG22 @ 0x300015
   966                           ;	unspecified, using default values
   967                           ;	Boot Sector Expected Result for CRC on boot bits 15-8
   968                           ;	BCRCERESH = 0xFF, unprogrammed default
   969  300015                     	org	3145749
   970  300015  FF                 	db	255
   971                           
   972                           ;Config register CONFIG23 @ 0x300016
   973                           ;	unspecified, using default values
   974                           ;	Boot Sector Expected Result for CRC on boot bits 7-0
   975                           ;	BCRCERESL = 0xFF, unprogrammed default
   976  300016                     	org	3145750
   977  300016  FF                 	db	255
   978                           
   979                           ;Config register CONFIG24 @ 0x300017
   980                           ;	Non-Boot Sector Polynomial for CRC on boot bits 31-24
   981                           ;	CRCPOLT = hFF, Bits 31:24 of CRCPOL are 0xFF
   982  300017                     	org	3145751
   983  300017  FF                 	db	255
   984                           
   985                           ;Config register CONFIG25 @ 0x300018
   986                           ;	Non-Boot Sector Polynomial for CRC on boot bits 23-16
   987                           ;	CRCPOLU = hFF, Bits 23:16 of CRCPOL are 0xFF
   988  300018                     	org	3145752
   989  300018  FF                 	db	255
   990                           
   991                           ;Config register CONFIG26 @ 0x300019
   992                           ;	Non-Boot Sector Polynomial for CRC on boot bits 15-8
   993                           ;	CRCPOLH = hFF, Bits 15:8 of CRCPOL are 0xFF
   994  300019                     	org	3145753
   995  300019  FF                 	db	255
   996                           
   997                           ;Config register CONFIG27 @ 0x30001A
   998                           ;	Non-Boot Sector Polynomial for CRC on boot bits 7-0
   999                           ;	CRCPOLL = hFF, Bits 7:0 of CRCPOL are 0xFF
  1000  30001A                     	org	3145754
  1001  30001A  FF                 	db	255
  1002                           
  1003                           ;Config register CONFIG28 @ 0x30001B
  1004                           ;	Non-Boot Sector Seed for CRC on boot bits 31-24
  1005                           ;	CRCSEEDT = hFF, Bits 31:24 of CRCSEED are 0xFF
  1006  30001B                     	org	3145755
  1007  30001B  FF                 	db	255
  1008                           
  1009                           ;Config register CONFIG29 @ 0x30001C
  1010                           ;	Non-Boot Sector Seed for CRC on boot bits 23-16
  1011                           ;	CRCSEEDU = hFF, Bits 23:16 of CRCSEED are 0xFF
  1012  30001C                     	org	3145756
  1013  30001C  FF                 	db	255
  1014                           
  1015                           ;Config register CONFIG30 @ 0x30001D
  1016                           ;	Non-Boot Sector Seed for CRC on boot bits 15-8
  1017                           ;	CRCSEEDH = hFF, Bits 15:8 of CRCSEED are 0xFF
  1018  30001D                     	org	3145757
  1019  30001D  FF                 	db	255
  1020                           
  1021                           ;Config register CONFIG31 @ 0x30001E
  1022                           ;	Non-Boot Sector Seed for CRC on boot bits 7-0
  1023                           ;	CRCSEEDL = hFF, Bits 7:0 of CRCSEED are 0xFF
  1024  30001E                     	org	3145758
  1025  30001E  FF                 	db	255
  1026                           
  1027                           ;Config register CONFIG32 @ 0x30001F
  1028                           ;	unspecified, using default values
  1029                           ;	Non-Boot Sector Expected Result for CRC on boot bits 31-24
  1030                           ;	CRCEREST = 0xFF, unprogrammed default
  1031  30001F                     	org	3145759
  1032  30001F  FF                 	db	255
  1033                           
  1034                           ;Config register CONFIG33 @ 0x300020
  1035                           ;	unspecified, using default values
  1036                           ;	Non-Boot Sector Expected Result for CRC on boot bits 23-16
  1037                           ;	CRCERESU = 0xFF, unprogrammed default
  1038  300020                     	org	3145760
  1039  300020  FF                 	db	255
  1040                           
  1041                           ;Config register CONFIG34 @ 0x300021
  1042                           ;	unspecified, using default values
  1043                           ;	Non-Boot Sector Expected Result for CRC on boot bits 15-8
  1044                           ;	CRCERESH = 0xFF, unprogrammed default
  1045  300021                     	org	3145761
  1046  300021  FF                 	db	255
  1047                           
  1048                           ;Config register CONFIG35 @ 0x300022
  1049                           ;	unspecified, using default values
  1050                           ;	Non-Boot Sector Expected Result for CRC on boot bits 7-0
  1051                           ;	CRCERESL = 0xFF, unprogrammed default
  1052  300022                     	org	3145762
  1053  300022  FF                 	db	255
  1054                           
  1055                           ; Padding undefined space
  1056  300023                     	org	3145763
  1057  300023  FF                 	db	255
  1058                           tosu	equ	0x4FF
  1059                           tosh	equ	0x4FE
  1060                           tosl	equ	0x4FD
  1061                           stkptr	equ	0x4FC
  1062                           pclatu	equ	0x4FB
  1063                           pclath	equ	0x4FA
  1064                           pcl	equ	0x4F9
  1065                           tblptru	equ	0x4F8
  1066                           tblptrh	equ	0x4F7
  1067                           tblptrl	equ	0x4F6
  1068                           tablat	equ	0x4F5
  1069                           prodh	equ	0x4F4
  1070                           prodl	equ	0x4F3
  1071                           indf0	equ	0x4EF
  1072                           postinc0	equ	0x4EE
  1073                           postdec0	equ	0x4ED
  1074                           preinc0	equ	0x4EC
  1075                           plusw0	equ	0x4EB
  1076                           fsr0h	equ	0x4EA
  1077                           fsr0l	equ	0x4E9
  1078                           wreg	equ	0x4E8
  1079                           indf1	equ	0x4E7
  1080                           postinc1	equ	0x4E6
  1081                           postdec1	equ	0x4E5
  1082                           preinc1	equ	0x4E4
  1083                           plusw1	equ	0x4E3
  1084                           fsr1h	equ	0x4E2
  1085                           fsr1l	equ	0x4E1
  1086                           bsr	equ	0x4E0
  1087                           indf2	equ	0x4DF
  1088                           postinc2	equ	0x4DE
  1089                           postdec2	equ	0x4DD
  1090                           preinc2	equ	0x4DC
  1091                           plusw2	equ	0x4DB
  1092                           fsr2h	equ	0x4DA
  1093                           fsr2l	equ	0x4D9
  1094                           status	equ	0x4D8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK5           160      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          256      0       0
    BANK15          256      0       0
    BANK16          256      0       0
    BANK17          256      0       0
    BANK18          256      0       0
    BANK19          256      0       0
    BANK20          256      0       0
    BANK21          256      0       0
    BANK22          256      0       0
    BANK23          256      0       0
    BANK24          256      0       0
    BANK25          256      0       0
    BANK26          256      0       0
    BANK27          256      0       0
    BANK28          256      0       0
    BANK29          256      0       0
    BANK30          256      0       0
    BANK31          256      0       0
    BANK32          256      0       0
    BANK33          256      0       0
    BANK34          256      0       0
    BANK35          256      0       0
    BANK36          256      0       0
    BANK37          256      0       0
    BANK38          256      0       0
    BANK39          256      0       0
    BANK40          256      0       0
    BANK41          256      0       0
    BANK42          256      0       0
    BANK43          256      0       0
    BANK44          256      0       0
    BANK45          256      0       0
    BANK46          256      0       0
    BANK47          256      0       0
    BANK48          256      0       0
    BANK49          256      0       0
    BANK50          256      0       0
    BANK51          256      0       0
    BANK52          256      0       0
    BANK53          256      0       0
    BANK54          256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Critical Paths under _main in BANK16

    None.

Critical Paths under _main in BANK17

    None.

Critical Paths under _main in BANK18

    None.

Critical Paths under _main in BANK19

    None.

Critical Paths under _main in BANK20

    None.

Critical Paths under _main in BANK21

    None.

Critical Paths under _main in BANK22

    None.

Critical Paths under _main in BANK23

    None.

Critical Paths under _main in BANK24

    None.

Critical Paths under _main in BANK25

    None.

Critical Paths under _main in BANK26

    None.

Critical Paths under _main in BANK27

    None.

Critical Paths under _main in BANK28

    None.

Critical Paths under _main in BANK29

    None.

Critical Paths under _main in BANK30

    None.

Critical Paths under _main in BANK31

    None.

Critical Paths under _main in BANK32

    None.

Critical Paths under _main in BANK33

    None.

Critical Paths under _main in BANK34

    None.

Critical Paths under _main in BANK35

    None.

Critical Paths under _main in BANK36

    None.

Critical Paths under _main in BANK37

    None.

Critical Paths under _main in BANK38

    None.

Critical Paths under _main in BANK39

    None.

Critical Paths under _main in BANK40

    None.

Critical Paths under _main in BANK41

    None.

Critical Paths under _main in BANK42

    None.

Critical Paths under _main in BANK43

    None.

Critical Paths under _main in BANK44

    None.

Critical Paths under _main in BANK45

    None.

Critical Paths under _main in BANK46

    None.

Critical Paths under _main in BANK47

    None.

Critical Paths under _main in BANK48

    None.

Critical Paths under _main in BANK49

    None.

Critical Paths under _main in BANK50

    None.

Critical Paths under _main in BANK51

    None.

Critical Paths under _main in BANK52

    None.

Critical Paths under _main in BANK53

    None.

Critical Paths under _main in BANK54

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                  _SYSTEM_Initialize
 ---------------------------------------------------------------------------------
 (1) _SYSTEM_Initialize                                    0     0      0       0
              _OSCILLATOR_Initialize
             _PIN_MANAGER_Initialize
                     _PMD_Initialize
 ---------------------------------------------------------------------------------
 (2) _PMD_Initialize                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _PIN_MANAGER_Initialize                               0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _OSCILLATOR_Initialize                                0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _SYSTEM_Initialize
     _OSCILLATOR_Initialize
     _PIN_MANAGER_Initialize
     _PMD_Initialize

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK5            A0      0       0       4        0.0%
BANK5               A0      0       0       5        0.0%
BITBANK6           100      0       0       6        0.0%
BANK6              100      0       0       7        0.0%
BITBANK7           100      0       0       8        0.0%
BANK7              100      0       0       9        0.0%
BITBANK8           100      0       0      10        0.0%
BANK8              100      0       0      11        0.0%
BITBANK9           100      0       0      12        0.0%
BANK9              100      0       0      13        0.0%
BITBANK10          100      0       0      14        0.0%
BANK10             100      0       0      15        0.0%
BITBANK11          100      0       0      16        0.0%
BANK11             100      0       0      17        0.0%
BITBANK12          100      0       0      18        0.0%
BANK12             100      0       0      19        0.0%
BITBANK13          100      0       0      20        0.0%
BANK13             100      0       0      21        0.0%
BITBANK14          100      0       0      22        0.0%
BANK14             100      0       0      23        0.0%
BITBANK15          100      0       0      24        0.0%
BANK15             100      0       0      25        0.0%
BITBANK16          100      0       0      26        0.0%
BANK16             100      0       0      27        0.0%
BITBANK17          100      0       0      28        0.0%
BANK17             100      0       0      29        0.0%
BITBANK18          100      0       0      30        0.0%
BANK18             100      0       0      31        0.0%
BITBANK19          100      0       0      32        0.0%
BANK19             100      0       0      33        0.0%
BITBANK20          100      0       0      34        0.0%
BANK20             100      0       0      35        0.0%
BITBANK21          100      0       0      36        0.0%
BANK21             100      0       0      37        0.0%
BITBANK22          100      0       0      38        0.0%
BANK22             100      0       0      39        0.0%
BITBANK23          100      0       0      40        0.0%
BANK23             100      0       0      41        0.0%
BITBANK24          100      0       0      42        0.0%
BANK24             100      0       0      43        0.0%
BITBANK25          100      0       0      44        0.0%
BANK25             100      0       0      45        0.0%
BITBANK26          100      0       0      46        0.0%
BANK26             100      0       0      47        0.0%
BITBANK27          100      0       0      48        0.0%
BANK27             100      0       0      49        0.0%
BITBANK28          100      0       0      50        0.0%
BANK28             100      0       0      51        0.0%
BITBANK29          100      0       0      52        0.0%
BANK29             100      0       0      53        0.0%
BITBANK30          100      0       0      54        0.0%
BANK30             100      0       0      55        0.0%
BITBANK31          100      0       0      56        0.0%
BANK31             100      0       0      57        0.0%
BITBANK32          100      0       0      58        0.0%
BANK32             100      0       0      59        0.0%
BITBANK33          100      0       0      60        0.0%
BANK33             100      0       0      61        0.0%
BITBANK34          100      0       0      62        0.0%
BANK34             100      0       0      63        0.0%
BITBANK35          100      0       0      64        0.0%
BANK35             100      0       0      65        0.0%
BITBANK36          100      0       0      66        0.0%
BANK36             100      0       0      67        0.0%
BITBANK37          100      0       0      68        0.0%
BANK37             100      0       0      69        0.0%
BITBANK38          100      0       0      70        0.0%
BANK38             100      0       0      71        0.0%
BITBANK39          100      0       0      72        0.0%
BANK39             100      0       0      73        0.0%
BITBANK40          100      0       0      74        0.0%
BANK40             100      0       0      75        0.0%
BITBANK41          100      0       0      76        0.0%
BANK41             100      0       0      77        0.0%
BITBANK42          100      0       0      78        0.0%
BANK42             100      0       0      79        0.0%
BITBANK43          100      0       0      80        0.0%
BANK43             100      0       0      81        0.0%
BITBANK44          100      0       0      82        0.0%
BANK44             100      0       0      83        0.0%
BITBANK45          100      0       0      84        0.0%
BANK45             100      0       0      85        0.0%
BITBANK46          100      0       0      86        0.0%
BANK46             100      0       0      87        0.0%
BITBANK47          100      0       0      88        0.0%
BANK47             100      0       0      89        0.0%
BITBANK48          100      0       0      90        0.0%
BANK48             100      0       0      91        0.0%
BITBANK49          100      0       0      92        0.0%
BANK49             100      0       0      93        0.0%
BITBANK50          100      0       0      94        0.0%
BANK50             100      0       0      95        0.0%
BITBANK51          100      0       0      96        0.0%
BANK51             100      0       0      97        0.0%
BITBANK52          100      0       0      98        0.0%
BANK52             100      0       0      99        0.0%
ABS                  0      0       0     100        0.0%
BITBANK53          100      0       0     101        0.0%
BANK53             100      0       0     102        0.0%
BITBANK54          100      0       0     103        0.0%
BANK54             100      0       0     104        0.0%
BIGRAM            31FF      0       0     105        0.0%
BITSFR_14            0      0       0     200        0.0%
SFR_14               0      0       0     200        0.0%
BITSFR_13            0      0       0     200        0.0%
SFR_13               0      0       0     200        0.0%
BITSFR_12            0      0       0     200        0.0%
SFR_12               0      0       0     200        0.0%
BITSFR_11            0      0       0     200        0.0%
SFR_11               0      0       0     200        0.0%
BITSFR_10            0      0       0     200        0.0%
SFR_10               0      0       0     200        0.0%
BITSFR_9             0      0       0     200        0.0%
SFR_9                0      0       0     200        0.0%
BITSFR_8             0      0       0     200        0.0%
SFR_8                0      0       0     200        0.0%
BITSFR_7             0      0       0     200        0.0%
SFR_7                0      0       0     200        0.0%
BITSFR_6             0      0       0     200        0.0%
SFR_6                0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Thu Apr 07 14:26:13 2022

                             l87 FFFA                               u17 FF64  
                            l130 FF16                              l133 FF3E  
                            l127 FEFE                              l831 FF96  
                            l841 FFA2                              l833 FF98  
                            l851 FFE0                              l843 FFA4  
                            l835 FF9A                              l827 FF78  
                            l861 FFEE                              l853 FFE2  
                            l845 FFAA                              l837 FF9C  
                            l829 FF94                              l871 FF00  
                            l863 FFF0                              l855 FFE4  
                            l847 FFAC                              l839 FF9E  
                            l865 FFF2                              l857 FFEA  
                            l849 FFDE                              l873 FEF2  
                            l881 FF4E                              l867 FFF8  
                            l859 FFEC                              l883 FF54  
                            l875 FF40                              l869 FF18  
                            l885 FF5A                              l877 FF44  
                            l879 FF48          __size_of_PMD_Initialize 0028  
                            wreg 0004E8                             _LATA 0004BE  
                           _LATB 0004BF                             _LATC 0004C0  
                           _LATD 0004C1                             _LATE 0004C2  
                           _LATF 0004C3                             _PMD0 000060  
                           _PMD1 000061                             _PMD2 000062  
                           _PMD3 000063                             _PMD4 000064  
                           _PMD5 000065                             _PMD6 000066  
                           _PMD7 000067                             _PMD8 000068  
                           _WPUA 000401                             _WPUB 000409  
                           _WPUC 000411                             _WPUD 000419  
                           _WPUE 000421                             _WPUF 000429  
                           _main FF40                             start FFFC  
                   ___param_bank 000000   __size_of_OSCILLATOR_Initialize 0018  
  __end_of_OSCILLATOR_Initialize FF18                            ?_main 0501  
                          _OSCEN 0000B3                            _TRISA 0004C6  
                          _TRISB 0004C7                            _TRISC 0004C8  
                          _TRISD 0004C9                            _TRISE 0004CA  
                          _TRISF 0004CB                  __initialization FEEC  
                   __end_of_main FF78                           ??_main 0501  
                  __activetblptr 000000                           _ANSELA 000400  
                         _ANSELB 000408                           _ANSELC 000410  
                         _ANSELD 000418                           _ANSELE 000420  
                         _ANSELF 000428                           _ODCONA 000402  
                         _ODCONB 00040A                           _ODCONC 000412  
                         _ODCOND 00041A                           _ODCONE 000422  
                         _ODCONF 00042A                           _INLVLA 000404  
                         _INLVLB 00040C                           _INLVLC 000414  
                         _INLVLD 00041C                           _INLVLE 000424  
                         _INLVLF 00042C                           _OSCFRQ 0000B1  
                         isa$std 000001                   _PMD_Initialize FF18  
              _SYSTEM_Initialize FEF2                       __accesstop 0560  
        __end_of__initialization FEEC               ?_SYSTEM_Initialize 0501  
                  ___rparam_used 000001                   __pcstackCOMRAM 0501  
            ??_SYSTEM_Initialize 0501           __end_of_PMD_Initialize FF40  
      __end_of_SYSTEM_Initialize FF00                  ?_PMD_Initialize 0501  
                        _OSCCON1 0000AD                          _OSCCON3 0000AF  
                        _OSCTUNE 0000B0                          _SLRCONA 000403  
                        _SLRCONB 00040B                          _SLRCONC 000413  
                        _SLRCOND 00041B                          _SLRCONE 000423  
                        _SLRCONF 00042B                          __Hparam 0000  
                        __Lparam 0000                          __pcinit FEEC  
                        __ramtop 3700                          __ptext0 FF40  
                        __ptext1 FEF2                          __ptext2 FF18  
                        __ptext3 FF78                          __ptext4 FF00  
          _OSCILLATOR_Initialize FF00         ??_PIN_MANAGER_Initialize 0501  
     __size_of_SYSTEM_Initialize 000E             end_of_initialization FEEC  
         ?_OSCILLATOR_Initialize 0501              start_initialization FEEC  
__size_of_PIN_MANAGER_Initialize 0084                 ??_PMD_Initialize 0501  
         _PIN_MANAGER_Initialize FF78                         __Hrparam 0000  
                       __Lrparam 0000          ??_OSCILLATOR_Initialize 0501  
                  __size_of_main 0038                         isa$xinst 000000  
        ?_PIN_MANAGER_Initialize 0501   __end_of_PIN_MANAGER_Initialize FFFC  
