
---------- Begin Simulation Statistics ----------
final_tick                               12218901431181250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    105                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738536                       # Number of bytes of host memory used
host_op_rate                                      105                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40060.46                       # Real time elapsed on the host
host_tick_rate                           305011498555                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4188491                       # Number of instructions simulated
sim_ops                                       4189247                       # Number of ops (including micro ops) simulated
sim_seconds                              12218.901431                       # Number of seconds simulated
sim_ticks                                12218901431181250                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            83.730250                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                 513562                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups              613353                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect            54098                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted           805661                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             79684                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          83241                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            3557                       # Number of indirect misses.
system.cpu0.branchPred.lookups                1044847                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        10245                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                           254                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts            33305                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                    996351                       # Number of branches committed
system.cpu0.commit.bw_lim_events               114172                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls           1226                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts         144186                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts             4117581                       # Number of instructions committed
system.cpu0.commit.committedOps               4117807                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples      6996970                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.588513                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.338222                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0      4962862     70.93%     70.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      1222909     17.48%     88.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2       310642      4.44%     92.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       273727      3.91%     96.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4        66314      0.95%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5        21898      0.31%     98.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6         6811      0.10%     98.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7        17635      0.25%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8       114172      1.63%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total      6996970                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               97269                       # Number of function calls committed.
system.cpu0.commit.int_insts                  3993059                       # Number of committed integer instructions.
system.cpu0.commit.loads                      1288726                       # Number of loads committed
system.cpu0.commit.membars                        544                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass          544      0.01%      0.01% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu         2243482     54.48%     54.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          32617      0.79%     55.29% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            8232      0.20%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     55.49% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        1288980     31.30%     86.79% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        543936     13.21%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total          4117807                       # Class of committed instruction
system.cpu0.commit.refs                       1832932                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                    4117581                       # Number of Instructions Simulated
system.cpu0.committedOps                      4117807                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.971696                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.971696                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles               104735                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                20893                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved              512834                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts               4343103                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 3783815                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                  3113351                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                 33528                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                48710                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles                 3346                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                    1044847                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                   793342                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                      3268218                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                20504                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           52                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                       4422034                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  29                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           77                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                 108666                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.128698                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           3716066                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches            593246                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.544678                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples           7038775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628290                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.902788                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                 3881532     55.14%     55.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                 2408004     34.21%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                  375654      5.34%     94.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                  297266      4.22%     98.92% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                   47824      0.68%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                    9759      0.14%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                     769      0.01%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   17161      0.24%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                     806      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total             7038775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       16                       # number of floating regfile reads
system.cpu0.idleCycles                        1079844                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts               33555                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 1016631                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.521298                       # Inst execution rate
system.cpu0.iew.exec_refs                     1906161                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                    552717                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles                  17700                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts              1358727                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts               777                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts            21020                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts              555627                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts            4261946                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts              1353444                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts            21914                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts              4232222                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                    59                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents                23332                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                 33528                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles                23488                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked          533                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           61087                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses           45                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        17638                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads        70001                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores        11421                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           115                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect         4150                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect         29405                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                  1678434                       # num instructions consuming a value
system.cpu0.iew.wb_count                      4200428                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.900850                       # average fanout of values written-back
system.cpu0.iew.wb_producers                  1512017                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.517382                       # insts written-back per cycle
system.cpu0.iew.wb_sent                       4200877                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                 5129484                       # number of integer regfile reads
system.cpu0.int_regfile_writes                2677176                       # number of integer regfile writes
system.cpu0.ipc                              0.507178                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.507178                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass              685      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu              2289250     53.81%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32664      0.77%     54.60% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 8237      0.19%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead             1369064     32.18%     86.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             554220     13.03%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            16      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total               4254136                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     18                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                 34                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                18                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                       3404                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.000800                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                    249      7.31%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%      7.31% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                  1829     53.73%     61.05% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 1324     38.90%     99.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%     99.94% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.06%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses               4256837                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads          15550678                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses      4200412                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes          4406179                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                   4260559                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                  4254136                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded               1387                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined         144138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued              261                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           161                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined        67497                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples      7038775                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.604386                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.788094                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0            3867634     54.95%     54.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            2294607     32.60%     87.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2             710743     10.10%     97.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3             134707      1.91%     99.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4              24884      0.35%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5               3894      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6               1411      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7                710      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8                185      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total        7038775                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.523997                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads            23007                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores            2831                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads             1358727                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores             555627                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    128                       # number of misc regfile reads
system.cpu0.numCycles                         8118619                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.rename.BlockCycles                  43818                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps              2621889                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                   826                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 3826729                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                 22028                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                   19                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups              5216027                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts               4312168                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands            2772183                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                  3073596                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                 13572                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                 33528                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles                36442                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                  150294                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups         5216011                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         24662                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               521                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                     7948                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           508                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                    11143127                       # The number of ROB reads
system.cpu0.rob.rob_writes                    8565801                       # The number of ROB writes
system.cpu0.timesIdled                         130091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  128                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            67.740652                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                   3406                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                5028                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect              405                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted             3991                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits               456                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups            615                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses             159                       # Number of indirect misses.
system.cpu1.branchPred.lookups                   5562                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted          101                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                           118                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts              306                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                      4323                       # Number of branches committed
system.cpu1.commit.bw_lim_events                 1226                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls            575                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts           1508                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts               23682                       # Number of instructions committed
system.cpu1.commit.committedOps                 23862                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples        63571                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.375360                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.333710                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0        55163     86.77%     86.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1         4080      6.42%     93.19% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2         1384      2.18%     95.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3          904      1.42%     96.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4          207      0.33%     97.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5          171      0.27%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6          241      0.38%     97.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7          195      0.31%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8         1226      1.93%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total        63571                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls                 763                       # Number of function calls committed.
system.cpu1.commit.int_insts                    23385                       # Number of committed integer instructions.
system.cpu1.commit.loads                         5786                       # Number of loads committed
system.cpu1.commit.membars                        251                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass          251      1.05%      1.05% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu           12312     51.60%     52.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             13      0.05%     52.70% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              26      0.11%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     52.81% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead           5904     24.74%     77.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite          5344     22.40%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%     99.95% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.05%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total            23862                       # Class of committed instruction
system.cpu1.commit.refs                         11260                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                      23682                       # Number of Instructions Simulated
system.cpu1.committedOps                        23862                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.969217                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.969217                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles                32302                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                  104                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved                3203                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts                 26719                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                   17601                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                    13229                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                   384                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                  145                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles                  523                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                       5562                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                     6606                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                        41243                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                  210                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                         28693                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                    966                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.059171                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles             22312                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches              3862                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.305248                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples             64039                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.454192                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.915982                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                   45082     70.40%     70.40% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                   14279     22.30%     92.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                    1900      2.97%     95.66% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                     505      0.79%     96.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                    2025      3.16%     99.61% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                     182      0.28%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                      16      0.02%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      14      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                      36      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total               64039                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                          29960                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts                 310                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                    4463                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.263758                       # Inst execution rate
system.cpu1.iew.exec_refs                       11621                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                      5546                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles                   3683                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts                 6251                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts               384                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts              207                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts                5669                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts              25371                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts                 6075                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts              160                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts                24793                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents                13410                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                   384                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles                13446                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked           12                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads              48                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads          465                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores          195                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect          216                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect            94                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                    10902                       # num instructions consuming a value
system.cpu1.iew.wb_count                        24552                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.711062                       # average fanout of values written-back
system.cpu1.iew.wb_producers                     7752                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.261194                       # insts written-back per cycle
system.cpu1.iew.wb_sent                         24631                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                   32428                       # number of integer regfile reads
system.cpu1.int_regfile_writes                  15171                       # number of integer regfile writes
system.cpu1.ipc                              0.251939                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251939                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass              329      1.32%      1.32% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu                12883     51.63%     52.95% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  16      0.06%     53.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   28      0.11%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     53.12% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead                6247     25.04%     78.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite               5438     21.79%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%     99.95% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.05%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total                 24953                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                        846                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.033904                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                     27      3.19%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%      3.19% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                   270     31.91%     35.11% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  547     64.66%     99.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%     99.76% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.24%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses                 25456                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads            114781                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses        24540                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes            26867                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                     24728                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                    24953                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded                643                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined           1508                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued               16                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved            68                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined          724                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples        64039                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.389653                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.918218                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0              49222     76.86%     76.86% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1               9750     15.23%     92.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2               2725      4.26%     96.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3                746      1.16%     97.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4                731      1.14%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5                651      1.02%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6                162      0.25%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7                 52      0.08%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total          64039                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.265460                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads              307                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores              64                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads                6251                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores               5669                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     78                       # number of misc regfile reads
system.cpu1.numCycles                           93999                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                     8025396                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles                  18007                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps                14449                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                    81                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                   18057                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                    45                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.RenameLookups                32521                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts                 25771                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands              15795                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                    13221                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                  3900                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                   384                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles                 4219                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                    1346                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups           32509                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         10151                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               267                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                     2280                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           268                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                       87286                       # The number of ROB reads
system.cpu1.rob.rob_writes                      51208                       # The number of ROB writes
system.cpu1.timesIdled                            454                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            67.374058                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                   3397                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                5042                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect              393                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted             3974                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits               465                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups            620                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses             155                       # Number of indirect misses.
system.cpu2.branchPred.lookups                   5565                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted           94                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                           120                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts              292                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                      4279                       # Number of branches committed
system.cpu2.commit.bw_lim_events                 1380                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls            568                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts           1328                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts               23488                       # Number of instructions committed
system.cpu2.commit.committedOps                 23667                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples        66018                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.358493                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.348083                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0        58236     88.21%     88.21% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1         3709      5.62%     93.83% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2         1166      1.77%     95.60% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3          732      1.11%     96.71% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4          191      0.29%     96.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5          176      0.27%     97.26% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6          250      0.38%     97.64% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7          178      0.27%     97.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8         1380      2.09%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total        66018                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                 749                       # Number of function calls committed.
system.cpu2.commit.int_insts                    23199                       # Number of committed integer instructions.
system.cpu2.commit.loads                         5743                       # Number of loads committed
system.cpu2.commit.membars                        247                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass          247      1.04%      1.04% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu           12199     51.54%     52.59% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             13      0.05%     52.64% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              26      0.11%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     52.75% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead           5863     24.77%     77.53% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite          5307     22.42%     99.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%     99.95% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.05%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total            23667                       # Class of committed instruction
system.cpu2.commit.refs                         11182                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                      23488                       # Number of Instructions Simulated
system.cpu2.committedOps                        23667                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              3.855458                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        3.855458                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles                36174                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                  107                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved                3166                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts                 26342                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                   16649                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                    12695                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                   371                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                  152                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles                  568                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                       5565                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                     6511                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                        44332                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                  190                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                         28584                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                    944                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.061453                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles             21652                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches              3862                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.315646                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples             66457                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.435740                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.906202                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                   47647     71.70%     71.70% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                   14204     21.37%     93.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                    1784      2.68%     95.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                     524      0.79%     96.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                    2032      3.06%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                     200      0.30%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                      15      0.02%     99.92% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      12      0.02%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                      39      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total               66457                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                          24100                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts                 295                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                    4414                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.270570                       # Inst execution rate
system.cpu2.iew.exec_refs                       11488                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                      5511                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                   5025                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                 6134                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts               383                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts              238                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                5616                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts              24996                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                 5977                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts              161                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                24502                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     1                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                11942                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                   371                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                11988                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads              50                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            1                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads          391                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores          177                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             1                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect          208                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect            87                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                    11236                       # num instructions consuming a value
system.cpu2.iew.wb_count                        24299                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.706924                       # average fanout of values written-back
system.cpu2.iew.wb_producers                     7943                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.268328                       # insts written-back per cycle
system.cpu2.iew.wb_sent                         24380                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                   32146                       # number of integer regfile reads
system.cpu2.int_regfile_writes                  14992                       # number of integer regfile writes
system.cpu2.ipc                              0.259373                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.259373                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass              325      1.32%      1.32% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                12738     51.65%     52.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  13      0.05%     53.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   28      0.11%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     53.13% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                6147     24.92%     78.06% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite               5400     21.90%     99.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%     99.95% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.05%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total                 24663                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                        899                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.036451                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                     26      2.89%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%      2.89% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                   268     29.81%     32.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  603     67.07%     99.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%     99.78% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               2      0.22%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                 25223                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads            116663                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses        24287                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes            26313                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                     24364                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                    24663                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded                632                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined           1328                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued                7                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved            64                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined          560                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples        66457                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.371112                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.908246                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0              51951     78.17%     78.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1               9546     14.36%     92.54% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2               2606      3.92%     96.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                660      0.99%     97.45% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                807      1.21%     98.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                672      1.01%     99.68% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                168      0.25%     99.93% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                 47      0.07%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total          66457                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.272348                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads              302                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores              58                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                6134                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores               5616                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     78                       # number of misc regfile reads
system.cpu2.numCycles                           90557                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                     8027564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles                  17995                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps                14327                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                   151                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                   17120                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                   350                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.RenameLookups                32145                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts                 25415                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands              15551                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                    12709                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                  7067                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                   371                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles                 7711                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                    1224                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups           32133                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         10551                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               267                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                     2457                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           266                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                       89243                       # The number of ROB reads
system.cpu2.rob.rob_writes                      50429                       # The number of ROB writes
system.cpu2.timesIdled                            443                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            64.727844                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                   3294                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                5089                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect              407                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted             3954                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits               451                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups            632                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses             181                       # Number of indirect misses.
system.cpu3.branchPred.lookups                   5567                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted          104                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                           111                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts              307                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                      4345                       # Number of branches committed
system.cpu3.commit.bw_lim_events                 1378                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls            561                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts           1396                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts               23740                       # Number of instructions committed
system.cpu3.commit.committedOps                 23911                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples        66686                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.358561                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.348300                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0        58852     88.25%     88.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1         3746      5.62%     93.87% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2         1105      1.66%     95.53% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3          756      1.13%     96.66% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4          219      0.33%     96.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5          182      0.27%     97.26% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6          259      0.39%     97.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7          189      0.28%     97.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8         1378      2.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total        66686                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                 768                       # Number of function calls committed.
system.cpu3.commit.int_insts                    23447                       # Number of committed integer instructions.
system.cpu3.commit.loads                         5795                       # Number of loads committed
system.cpu3.commit.membars                        241                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass          241      1.01%      1.01% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu           12367     51.72%     52.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             13      0.05%     52.78% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              26      0.11%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     52.89% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead           5906     24.70%     77.59% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite          5346     22.36%     99.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%     99.95% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.05%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total            23911                       # Class of committed instruction
system.cpu3.commit.refs                         11264                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                      23740                       # Number of Instructions Simulated
system.cpu3.committedOps                        23911                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              3.892165                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        3.892165                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles                36595                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                  106                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved                3136                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts                 26786                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                   16963                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                    12597                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                   387                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                  177                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles                  611                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                       5567                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                     6387                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                        43682                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                  229                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                         28888                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                    974                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.060249                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles             22983                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches              3745                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.312641                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples             67153                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.434694                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.905598                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                   48160     71.72%     71.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                   14381     21.42%     93.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                    1762      2.62%     95.76% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                     564      0.84%     96.60% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                    2011      2.99%     99.59% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                     200      0.30%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                      15      0.02%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      20      0.03%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                      40      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total               67153                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                          25247                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts                 311                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                    4474                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.268063                       # Inst execution rate
system.cpu3.iew.exec_refs                       11587                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                      5523                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                   6081                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                 6253                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts               380                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts              212                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                5616                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts              25308                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                 6064                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts              204                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                24769                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                10027                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                   387                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                10079                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            4                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads              49                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads          458                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores          147                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             2                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect          236                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect            75                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                    11494                       # num instructions consuming a value
system.cpu3.iew.wb_count                        24554                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.705325                       # average fanout of values written-back
system.cpu3.iew.wb_producers                     8107                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.265736                       # insts written-back per cycle
system.cpu3.iew.wb_sent                         24635                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                   32433                       # number of integer regfile reads
system.cpu3.int_regfile_writes                  15196                       # number of integer regfile writes
system.cpu3.ipc                              0.256926                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.256926                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass              319      1.28%      1.28% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                12927     51.76%     53.04% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  13      0.05%     53.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   28      0.11%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     53.21% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                6260     25.07%     78.27% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite               5414     21.68%     99.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%     99.95% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.05%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total                 24973                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                        926                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.037080                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                     26      2.81%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%      2.81% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                   265     28.62%     31.43% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                  633     68.36%     99.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%     99.78% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               2      0.22%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                 25566                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads            117999                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses        24542                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes            26694                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                     24685                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                    24973                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded                623                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined           1396                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedNonSpecRemoved            62                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined          612                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples        67153                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.371882                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.917606                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0              52620     78.36%     78.36% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1               9543     14.21%     92.57% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2               2523      3.76%     96.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                701      1.04%     97.37% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                827      1.23%     98.60% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                720      1.07%     99.67% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                161      0.24%     99.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                 57      0.08%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  1      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total          67153                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.270271                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads              246                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores              39                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                6253                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores               5616                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     78                       # number of misc regfile reads
system.cpu3.numCycles                           92400                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                     8027183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles                  17672                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps                14491                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                   104                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                   17449                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                   342                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.RenameLookups                32619                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts                 25839                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands              15880                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                    12627                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                  7855                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                   387                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles                 8515                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                    1389                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups           32607                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         10503                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               273                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                     2561                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           275                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                       90186                       # The number of ROB reads
system.cpu3.rob.rob_writes                      51081                       # The number of ROB writes
system.cpu3.timesIdled                            451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued            20693                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                  249                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified               21236                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                   408                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        24371                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         47587                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         5880                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1807                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       262620                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        14884                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       529717                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          16691                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              22482                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3612                       # Transaction distribution
system.membus.trans_dist::CleanEvict            19463                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              357                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            163                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1501                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1489                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         22482                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             9                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        71558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  71558                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1765312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1765312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              436                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             24512                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   24512    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               24512                       # Request fanout histogram
system.membus.respLayer1.occupancy          123602417                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy            66926633                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 95                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           48                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    254560439351244.781250                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1763645910334456                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           47     97.92%     97.92% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::overflows            1      2.08%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        43000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 12218897372120750                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             48                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON      342321500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 12218901088859750                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst         5875                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total            5875                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst         5875                       # number of overall hits
system.cpu2.icache.overall_hits::total           5875                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst          636                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           636                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst          636                       # number of overall misses
system.cpu2.icache.overall_misses::total          636                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst     25677000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     25677000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst     25677000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     25677000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst         6511                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total         6511                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst         6511                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total         6511                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.097681                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.097681                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.097681                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.097681                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 40372.641509                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 40372.641509                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 40372.641509                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 40372.641509                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          575                       # number of writebacks
system.cpu2.icache.writebacks::total              575                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst           30                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst          606                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          606                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst          606                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          606                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst     24050500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     24050500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst     24050500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     24050500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.093073                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.093073                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.093073                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.093073                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 39687.293729                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 39687.293729                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 39687.293729                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 39687.293729                       # average overall mshr miss latency
system.cpu2.icache.replacements                   575                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst         5875                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total           5875                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst          636                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          636                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst     25677000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     25677000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst         6511                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total         6511                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.097681                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.097681                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 40372.641509                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 40372.641509                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst           30                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst          606                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          606                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst     24050500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     24050500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.093073                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.093073                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 39687.293729                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 39687.293729                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.999999                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs               6481                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              606                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            10.694719                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        297081000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.999999                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.968750                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.968750                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses            13628                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses           13628                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data         3941                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total            3941                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data         3941                       # number of overall hits
system.cpu2.dcache.overall_hits::total           3941                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data         6991                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          6991                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data         6991                       # number of overall misses
system.cpu2.dcache.overall_misses::total         6991                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data    501564999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    501564999                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data    501564999                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    501564999                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data        10932                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        10932                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data        10932                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        10932                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.639499                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.639499                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.639499                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.639499                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 71744.385496                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 71744.385496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 71744.385496                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 71744.385496                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           46                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks          582                       # number of writebacks
system.cpu2.dcache.writebacks::total              582                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data         6099                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         6099                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data         6099                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         6099                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data          892                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          892                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data          892                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          892                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data     51841500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total     51841500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data     51841500                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total     51841500                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.081595                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.081595                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.081595                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.081595                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 58118.273543                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 58118.273543                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 58118.273543                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 58118.273543                       # average overall mshr miss latency
system.cpu2.dcache.replacements                   582                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data         1856                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total           1856                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data         3880                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         3880                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data    279401500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    279401500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data         5736                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total         5736                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.676430                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.676430                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 72010.695876                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 72010.695876                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data         3327                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3327                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data          553                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          553                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data     27590500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total     27590500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.096409                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.096409                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 49892.405063                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 49892.405063                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data         2085                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total          2085                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data         3111                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3111                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data    222163499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    222163499                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data         5196                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total         5196                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.598730                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.598730                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71412.246545                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71412.246545                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data         2772                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2772                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data          339                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          339                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data     24251000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     24251000                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.065242                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.065242                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 71536.873156                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 71536.873156                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          104                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          104                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           71                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           71                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1842500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1842500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.405714                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.405714                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 25950.704225                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 25950.704225                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           45                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           45                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           26                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       917500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       917500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.148571                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.148571                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 35288.461538                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 35288.461538                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           62                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           62                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           54                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       384000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       384000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          116                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.465517                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.465517                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  7111.111111                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  7111.111111                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           50                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       345000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       345000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.431034                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.431034                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data         6900                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total         6900                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       118000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       118000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       107000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       107000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data           29                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total             29                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data           91                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total           91                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data       500000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total       500000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data          120                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total          120                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.758333                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.758333                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data  5494.505495                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total  5494.505495                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data           90                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total           90                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data       405000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total       405000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.750000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data         4500                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total         4500                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.999998                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs               5242                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs              933                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             5.618435                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        297092500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.999998                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.968750                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.968750                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            23619                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           23619                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    271531135173505.562500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   1821485662927207.500000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           44     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::overflows            1      2.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        55000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 12218897371389750                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON      348373500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 12218901082807750                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst         5703                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total            5703                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst         5703                       # number of overall hits
system.cpu3.icache.overall_hits::total           5703                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst          684                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           684                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst          684                       # number of overall misses
system.cpu3.icache.overall_misses::total          684                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst     28304000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     28304000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst     28304000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     28304000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst         6387                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total         6387                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst         6387                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total         6387                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.107093                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.107093                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.107093                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.107093                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 41380.116959                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 41380.116959                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 41380.116959                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 41380.116959                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          617                       # number of writebacks
system.cpu3.icache.writebacks::total              617                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst           35                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst           35                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst          649                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          649                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst          649                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          649                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst     26321500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     26321500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst     26321500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     26321500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.101613                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.101613                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.101613                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.101613                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 40557.010786                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 40557.010786                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 40557.010786                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 40557.010786                       # average overall mshr miss latency
system.cpu3.icache.replacements                   617                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst         5703                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total           5703                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst          684                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          684                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst     28304000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     28304000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst         6387                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total         6387                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.107093                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.107093                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 41380.116959                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 41380.116959                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst           35                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           35                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst          649                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          649                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst     26321500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     26321500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.101613                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.101613                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 40557.010786                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 40557.010786                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs               6352                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              649                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs             9.787365                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        302210000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.999999                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            13423                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           13423                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data         4031                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            4031                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data         4031                       # number of overall hits
system.cpu3.dcache.overall_hits::total           4031                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data         7017                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          7017                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data         7017                       # number of overall misses
system.cpu3.dcache.overall_misses::total         7017                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data    496625997                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    496625997                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data    496625997                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    496625997                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data        11048                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        11048                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data        11048                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        11048                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.635138                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.635138                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.635138                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.635138                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 70774.689611                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 70774.689611                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 70774.689611                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 70774.689611                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs          172                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs           43                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks          583                       # number of writebacks
system.cpu3.dcache.writebacks::total              583                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data         6092                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6092                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data         6092                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6092                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data          925                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          925                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data          925                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          925                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data     50523500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total     50523500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data     50523500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total     50523500                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.083726                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.083726                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.083726                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.083726                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data        54620                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total        54620                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data        54620                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total        54620                       # average overall mshr miss latency
system.cpu3.dcache.replacements                   583                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data         1836                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           1836                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data         3985                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         3985                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data    289445000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    289445000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data         5821                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         5821                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.684590                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.684590                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 72633.626098                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 72633.626098                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data         3422                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         3422                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data          563                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data     27254000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total     27254000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.096719                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.096719                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 48408.525755                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 48408.525755                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data         2195                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          2195                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data         3032                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3032                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data    207180997                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    207180997                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data         5227                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         5227                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.580065                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.580065                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 68331.463391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 68331.463391                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data         2670                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         2670                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data          362                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          362                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data     23269500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     23269500                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.069256                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.069256                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 64280.386740                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 64280.386740                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          111                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          111                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           72                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           72                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      1694000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      1694000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          183                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.393443                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.393443                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23527.777778                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23527.777778                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           43                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           43                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           29                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      1050000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      1050000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.158470                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.158470                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 36206.896552                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36206.896552                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           65                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           65                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           56                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           56                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       511500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       511500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          121                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          121                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.462810                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.462810                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  9133.928571                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  9133.928571                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           56                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           56                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       466500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       466500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.462810                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.462810                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  8330.357143                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  8330.357143                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       160000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       160000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       149000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data           31                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total             31                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data           80                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total           80                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data       501000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total       501000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data          111                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total          111                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.720721                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.720721                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data  6262.500000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total  6262.500000                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data           80                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total           80                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data       421000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total       421000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.720721                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.720721                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data  5262.500000                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total  5262.500000                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.999998                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               5392                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              948                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             5.687764                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        302221500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.999998                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.968750                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.968750                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            23874                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           23874                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  1                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    12218897371877250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::overflows            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value 12218897371877250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value 12218897371877250                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              1                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON     4059304000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 12218897371877250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst       640998                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          640998                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst       640998                       # number of overall hits
system.cpu0.icache.overall_hits::total         640998                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       152343                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        152343                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       152343                       # number of overall misses
system.cpu0.icache.overall_misses::total       152343                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   2333302498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   2333302498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   2333302498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   2333302498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst       793341                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       793341                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst       793341                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       793341                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.192027                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.192027                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.192027                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.192027                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 15316.112312                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 15316.112312                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 15316.112312                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 15316.112312                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1376                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               43                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       143319                       # number of writebacks
system.cpu0.icache.writebacks::total           143319                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8992                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8992                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8992                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8992                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       143351                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       143351                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       143351                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       143351                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   2081166499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   2081166499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   2081166499                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   2081166499                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.180693                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.180693                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.180693                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.180693                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 14517.976847                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 14517.976847                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 14517.976847                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 14517.976847                       # average overall mshr miss latency
system.cpu0.icache.replacements                143319                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst       640998                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         640998                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       152343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       152343                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   2333302498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   2333302498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst       793341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       793341                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.192027                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.192027                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 15316.112312                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 15316.112312                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8992                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8992                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       143351                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       143351                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   2081166499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   2081166499                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.180693                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.180693                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 14517.976847                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 14517.976847                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           32.000000                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             784349                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           143351                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             5.471528                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    32.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1730033                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1730033                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1650201                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1650201                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1650201                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1650201                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       165505                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        165505                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       165505                       # number of overall misses
system.cpu0.dcache.overall_misses::total       165505                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data   3170786729                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3170786729                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data   3170786729                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3170786729                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      1815706                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1815706                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      1815706                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1815706                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.091152                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.091152                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.091152                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.091152                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 19158.253400                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 19158.253400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 19158.253400                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 19158.253400                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs        26760                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets         1392                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              628                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              7                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    42.611465                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   198.857143                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       117017                       # number of writebacks
system.cpu0.dcache.writebacks::total           117017                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        48266                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        48266                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        48266                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        48266                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       117239                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       117239                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       117239                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       117239                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data   1832836899                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1832836899                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data   1832836899                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1832836899                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.064569                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.064569                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.064569                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.064569                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 15633.337874                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 15633.337874                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 15633.337874                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 15633.337874                       # average overall mshr miss latency
system.cpu0.dcache.replacements                117017                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1136063                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1136063                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       135991                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       135991                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data   2356390500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   2356390500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1272054                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1272054                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.106907                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.106907                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 17327.547411                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17327.547411                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data        30669                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        30669                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       105322                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       105322                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data   1580093500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1580093500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.082797                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.082797                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15002.501851                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15002.501851                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       514138                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        514138                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        29514                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        29514                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data    814396229                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    814396229                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       543652                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       543652                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054288                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054288                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 27593.556583                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27593.556583                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data        17597                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total        17597                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11917                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11917                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    252743399                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    252743399                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.021920                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.021920                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 21208.643031                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 21208.643031                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          284                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          284                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           58                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           58                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1825000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1825000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.169591                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.169591                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 31465.517241                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 31465.517241                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           35                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           23                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       860500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       860500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.067251                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.067251                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37413.043478                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37413.043478                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          237                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          237                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           62                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           62                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       452000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       452000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          299                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          299                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.207358                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.207358                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7290.322581                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7290.322581                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           61                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           61                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       391000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       391000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.204013                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.204013                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6409.836066                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6409.836066                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data          221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total            221                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data           33                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total           33                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data       306000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total       306000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data          254                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total          254                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.129921                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.129921                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data  9272.727273                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total  9272.727273                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data           33                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total           33                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data       273000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total       273000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.129921                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.129921                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data  8272.727273                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total  8272.727273                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.000000                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1768359                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           117189                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.089804                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           294500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.000000                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.968750                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.968750                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3750391                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3750391                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              139171                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              112287                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                 386                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                 236                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                 388                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data                 249                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                 415                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data                 201                       # number of demand (read+write) hits
system.l2.demand_hits::total                   253333                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             139171                       # number of overall hits
system.l2.overall_hits::.cpu0.data             112287                       # number of overall hits
system.l2.overall_hits::.cpu1.inst                386                       # number of overall hits
system.l2.overall_hits::.cpu1.data                236                       # number of overall hits
system.l2.overall_hits::.cpu2.inst                388                       # number of overall hits
system.l2.overall_hits::.cpu2.data                249                       # number of overall hits
system.l2.overall_hits::.cpu3.inst                415                       # number of overall hits
system.l2.overall_hits::.cpu3.data                201                       # number of overall hits
system.l2.overall_hits::total                  253333                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              4180                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data              4627                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst               236                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data               439                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst               218                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data               425                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst               234                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data               463                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10822                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             4180                       # number of overall misses
system.l2.overall_misses::.cpu0.data             4627                       # number of overall misses
system.l2.overall_misses::.cpu1.inst              236                       # number of overall misses
system.l2.overall_misses::.cpu1.data              439                       # number of overall misses
system.l2.overall_misses::.cpu2.inst              218                       # number of overall misses
system.l2.overall_misses::.cpu2.data              425                       # number of overall misses
system.l2.overall_misses::.cpu3.inst              234                       # number of overall misses
system.l2.overall_misses::.cpu3.data              463                       # number of overall misses
system.l2.overall_misses::total                 10822                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    387645000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data    406078498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst     22950000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data     45878998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst     18538000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data     47290000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst     20376000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data     46144497                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        994900993                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    387645000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data    406078498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst     22950000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data     45878998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst     18538000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data     47290000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst     20376000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data     46144497                       # number of overall miss cycles
system.l2.overall_miss_latency::total       994900993                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          143351                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          116914                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst             622                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data             675                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst             606                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data             674                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst             649                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data             664                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               264155                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         143351                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         116914                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst            622                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data            675                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst            606                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data            674                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst            649                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data            664                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              264155                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.029159                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.039576                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.379421                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.650370                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.359736                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.630564                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.360555                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.697289                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.040968                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.029159                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.039576                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.379421                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.650370                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.359736                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.630564                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.360555                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.697289                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.040968                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 92738.038278                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 87762.804841                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97245.762712                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104507.968109                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 85036.697248                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 111270.588235                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 87076.923077                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99664.140389                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91933.191000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 92738.038278                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 87762.804841                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97245.762712                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104507.968109                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 85036.697248                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 111270.588235                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 87076.923077                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99664.140389                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91933.191000                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               2054                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        19                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs     108.105263                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                      9979                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                3612                       # number of writebacks
system.l2.writebacks::total                      3612                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             20                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            478                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             61                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            230                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst             90                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            240                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst             84                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            282                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1485                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            20                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           478                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            61                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           230                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst            90                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           240                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst            84                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           282                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1485                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         4160                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data         4149                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst          175                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data          209                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst          128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data          185                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          150                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data          181                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9337                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         4160                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data         4149                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst          175                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data          209                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst          128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data          185                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          150                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data          181                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        16506                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            25843                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    345071501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data    333090498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst     16929000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data     24714498                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst     11099500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data     25035500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     12815500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data     22811999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    791567996                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    345071501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data    333090498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst     16929000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data     24714498                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst     11099500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data     25035500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     12815500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data     22811999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1135873710                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1927441706                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.029020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.035488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.281350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.309630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.211221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.274481                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.231125                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.272590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.035347                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.029020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.035488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.281350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.309630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.211221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.274481                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.231125                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.272590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097833                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82949.880048                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80282.115691                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 96737.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 118251.186603                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 86714.843750                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 135327.027027                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 85436.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 126033.143646                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84777.551248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82949.880048                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80282.115691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 96737.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 118251.186603                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 86714.843750                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 135327.027027                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 85436.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 126033.143646                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 68815.806979                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74582.738304                       # average overall mshr miss latency
system.l2.replacements                          37577                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        19921                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            19921                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        19921                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        19921                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       241876                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           241876                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       241876                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       241876                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        16506                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          16506                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1135873710                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1135873710                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 68815.806979                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 68815.806979                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu1.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              13                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   35                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            46                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data            12                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 70                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        30500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           46                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              105                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.368421                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.480000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  1282.608696                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2541.666667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1278.571429                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           46                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data           12                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            70                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       923500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       104999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data       142000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       240000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1410499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.368421                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.480000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20076.086957                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20999.800000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20285.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20149.985714                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             8                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 20                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            9                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        29500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           16                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             46                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.384615                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.562500                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.565217                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data         5900                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  1134.615385                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            9                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       143999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       101000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data       102000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       179500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       526499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.384615                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.562500                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.565217                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20571.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20200                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20400                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19944.444444                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20249.961538                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            10250                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data               93                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data               94                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data               83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10520                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           1506                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data            193                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data            188                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data            206                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2093                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    121292500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data     21422000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data     22144500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data     21140500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     185999500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11756                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data          286                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data          282                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data          289                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             12613                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.128105                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.674825                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.666667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.712803                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.165940                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 80539.508632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 110994.818653                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117789.893617                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 102623.786408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88867.415194                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data          278                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          111                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data          107                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data          131                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              627                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data         1228                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data           82                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data           81                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data           75                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data     90545500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data     11295000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data     11686000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data     10505000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    124031500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.104457                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.286713                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.287234                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.259516                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.116229                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73734.120521                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 137743.902439                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 144271.604938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 140066.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 84605.388813                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        139171                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst           386                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst           388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst           415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             140360                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         4180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst          236                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst          218                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst          234                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4868                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    387645000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst     22950000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst     18538000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst     20376000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    449509000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       143351                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst          622                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst          606                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst          649                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         145228                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.029159                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.379421                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.359736                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.360555                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033520                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 92738.038278                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97245.762712                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 85036.697248                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 87076.923077                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92339.564503                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           20                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           61                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst           90                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst           84                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           255                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         4160                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst          175                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst          128                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          150                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         4613                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    345071501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst     16929000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst     11099500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     12815500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    385915501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.029020                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.281350                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.211221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.231125                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.031764                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82949.880048                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 96737.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 86714.843750                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 85436.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 83658.248645                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       102037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data          143                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data          155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data          118                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            102453                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3121                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data          246                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data          237                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data          257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            3861                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    284785998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data     24456998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data     25145500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data     25003997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    359392493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       105158                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data          389                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data          392                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data          375                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        106314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.029679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.632391                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.604592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.685333                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036317                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 91248.317206                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99418.691057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 106099.156118                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 97291.817121                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93082.748770                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          200                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          119                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          133                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          151                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          603                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2921                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data          127                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data          104                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data          106                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         3258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    242544998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data     13419498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data     13349500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data     12306999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    281620995                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.027777                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.326478                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.265306                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.282667                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.030645                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 83034.918863                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 105665.338583                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 128360.576923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116103.764151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86439.838858                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 6                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data            9                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              11                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       117000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total       117000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data           14                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.642857                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.647059                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data        13000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 10636.363636                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total            2                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total            9                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       136000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        19500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       174000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.529412                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19428.571429                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19333.333333                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    64.000000                       # Cycle average of tags in use
system.l2.tags.total_refs                      539166                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37649                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.320858                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      15.000005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        6.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.000003                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        5.999998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        1.999999                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.000000                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.999997                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.234375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.109375                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.015625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.093750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046875                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.031250                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.015625                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.453125                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            29                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4246609                       # Number of tag accesses
system.l2.tags.data_accesses                  4246609                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        266368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data        266752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst         11200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data         13568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst          8192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data         12224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst          9600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data         12032                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher       934208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1534144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       266368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst         8192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst         9600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        295360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       231168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          231168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           4162                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data           4168                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst            175                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data            212                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst            128                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data            191                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            150                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data            188                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher        14597                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               23971                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         3612                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3612                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst               22                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data               22                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data                1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher           76                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                   126                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst           22                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst            1                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total               24                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks             19                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                   19                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks             19                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst              22                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data              22                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data               1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher           76                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                  144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3222.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      4159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples      3475.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples       175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples       170.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples       128.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples       174.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       150.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples       166.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     14231.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000955889250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          192                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          192                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          3138625337                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3001                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       23971                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3612                       # Number of write requests accepted
system.mem_ctrls.readBursts                     23971                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3612                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1143                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   390                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1733                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              2586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              3550                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               917                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2269                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              998                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                59                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               593                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              307                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               96                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    659651785                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  114140000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1087676785                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28896.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47646.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    18811                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2890                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.40                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.70                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 23971                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3612                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    2147                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    1817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     385                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    424                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    208                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     52                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    167                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     35                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     57                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         4319                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    385.570734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   286.555503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   309.443895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          273      6.32%      6.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1961     45.40%     51.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          478     11.07%     62.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          449     10.40%     73.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          243      5.63%     78.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          148      3.43%     82.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          117      2.71%     84.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           86      1.99%     86.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          564     13.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         4319                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     118.598958                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     83.810259                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.766247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             26     13.54%     13.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            45     23.44%     36.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            36     18.75%     55.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           22     11.46%     67.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159           20     10.42%     77.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191           15      7.81%     85.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            5      2.60%     88.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            5      2.60%     90.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            4      2.08%     92.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            1      0.52%     93.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      1.04%     94.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            3      1.56%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      2.08%     97.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.52%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            1      0.52%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.52%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.52%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           192                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          192                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.625000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.595113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025844                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              135     70.31%     70.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      2.60%     72.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               44     22.92%     95.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      3.12%     98.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.52%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.52%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           192                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1460992                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   73152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  204288                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1534144                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               231168                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    4059522000                       # Total gap between requests
system.mem_ctrls.avgGap                     147174.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       266176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data       222400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst        11200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data        10880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst         8192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data        11136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst         9600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data        10624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher       910784                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       204288                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 21.783955087873                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 18.201308951757                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 0.916612681024                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 0.890423747280                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 0.670436703835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 0.911374894275                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 0.785668012306                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 0.869472600285                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 74.538943220851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 16.719015301873                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         4162                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data         4168                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst          175                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data          212                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst          128                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data          191                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          150                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data          188                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher        14597                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         3612                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    172513407                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data    166903426                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst      9524019                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data     16073258                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst      5643264                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data     17074257                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst      6449013                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data     15054009                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher    678442132                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  96427210616                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     41449.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40044.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     54422.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     75817.25                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     44088.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     89394.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42993.42                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     80074.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46478.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  26696348.45                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    83.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             11309760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              6011280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            65002560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            9239400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     964549760881200.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     176216434436910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     4543665362773920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       5684431649655030                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.216262                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 11810884110525766                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 408015973040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1347615484                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             19527900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             10379325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            97989360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            7422840                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     964549760881200.125000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     176216633036880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     4543665195531840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       5684431724769345                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        465.216268                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 11810883673364038                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 408015973040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1784777212                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 89                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    271531135400161.125000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   1821485662906983                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           44     97.78%     97.78% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      2.22%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        78000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 12218897371483750                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             45                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON      338174000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 12218901093007250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst         5950                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total            5950                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst         5950                       # number of overall hits
system.cpu1.icache.overall_hits::total           5950                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst          656                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           656                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst          656                       # number of overall misses
system.cpu1.icache.overall_misses::total          656                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst     30710500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     30710500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst     30710500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     30710500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst         6606                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total         6606                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst         6606                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total         6606                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.099304                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.099304                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.099304                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.099304                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 46814.786585                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 46814.786585                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 46814.786585                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 46814.786585                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           96                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           48                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          590                       # number of writebacks
system.cpu1.icache.writebacks::total              590                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst           34                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst           34                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst          622                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          622                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst          622                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          622                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst     28443000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     28443000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst     28443000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     28443000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.094157                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.094157                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.094157                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.094157                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 45728.295820                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 45728.295820                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 45728.295820                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 45728.295820                       # average overall mshr miss latency
system.cpu1.icache.replacements                   590                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst         5950                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total           5950                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst          656                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          656                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst     30710500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     30710500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst         6606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total         6606                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.099304                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.099304                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 46814.786585                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 46814.786585                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst           34                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst          622                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          622                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst     28443000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     28443000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.094157                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.094157                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 45728.295820                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 45728.295820                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.999999                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs               6572                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              622                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            10.565916                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        291211000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.999999                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            13834                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           13834                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data         4331                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total            4331                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data         4331                       # number of overall hits
system.cpu1.dcache.overall_hits::total           4331                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data         6702                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6702                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data         6702                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6702                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data    451823995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    451823995                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data    451823995                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    451823995                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data        11033                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        11033                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data        11033                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        11033                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.607450                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.607450                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.607450                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.607450                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 67416.292898                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 67416.292898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 67416.292898                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 67416.292898                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs          611                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs               12                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    50.916667                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks          587                       # number of writebacks
system.cpu1.dcache.writebacks::total              587                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data         5796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         5796                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data         5796                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         5796                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data          906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          906                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data          906                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          906                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data     50414499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     50414499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data     50414499                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     50414499                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.082117                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.082117                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.082117                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.082117                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 55645.142384                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 55645.142384                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 55645.142384                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 55645.142384                       # average overall mshr miss latency
system.cpu1.dcache.replacements                   587                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data         2212                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           2212                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         3593                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3593                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    250231000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    250231000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data         5805                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         5805                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.618949                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.618949                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 69644.030058                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 69644.030058                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         3025                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3025                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data          568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data     26913000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     26913000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.097847                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.097847                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 47382.042254                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 47382.042254                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data         2119                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          2119                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data         3109                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3109                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    201592995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    201592995                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data         5228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         5228                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.594682                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.594682                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 64841.748151                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 64841.748151                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         2771                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2771                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data          338                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          338                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data     23501499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     23501499                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064652                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064652                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 69531.062130                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 69531.062130                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data           97                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           97                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           79                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           79                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      2245000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      2245000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          176                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.448864                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.448864                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28417.721519                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28417.721519                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           44                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           44                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           35                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       993500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       993500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.198864                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.198864                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 28385.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 28385.714286                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           66                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           66                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           54                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           54                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       348500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       348500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          120                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          120                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.450000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.450000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6453.703704                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6453.703704                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           51                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       310500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       310500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.425000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.425000                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6088.235294                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6088.235294                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       170500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       170500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       157500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       157500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data           31                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total             31                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data           87                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total           87                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data       469000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total       469000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data          118                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total          118                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.737288                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.737288                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data  5390.804598                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total  5390.804598                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data           87                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total           87                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data       382000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total       382000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.737288                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.737288                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data  4390.804598                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total  4390.804598                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           27.999999                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs               5659                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              964                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.870332                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        291222500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    27.999999                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.875000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.875000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            23858                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           23858                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 12218901431181250                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            252352                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        23533                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       243949                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           33965                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            24915                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             392                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           183                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            575                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           35                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           35                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            12858                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           12858                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        145228                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       107124                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           17                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           17                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       430021                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       351354                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         1834                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         2377                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         1787                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side         2353                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         1915                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         2389                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                794030                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     18346880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     14971584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side        77568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side        80768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side        75584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side        80384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side        81024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        79808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               33793600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           64006                       # Total snoops (count)
system.tol2bus.snoopTraffic                    300928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           328335                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.086534                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.376384                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 307045     93.52%     93.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  16881      5.14%     98.66% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2141      0.65%     99.31% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1823      0.56%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    445      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             328335                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          528737482                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           1484449                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy            952890                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           1517454                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           1015896                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         175865974                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         215057937                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           1525951                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            963923                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
