<?xml version="1.0"?>
<block name="ALU_4bits.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:a0028b37d97e004e01c32a7d971681f23a60e8a33b74aa161c63622e08f81c7c" atom_netlist_id="SHA256:d3458b8ed2009014869412667d0d52b683939a9f2f21c053302a322977055097">
	<inputs>operand_A[0] operand_A[1] operand_A[2] operand_A[3] operand_B[0] operand_B[1] operand_B[2] operand_B[3] operation[0] operation[1]</inputs>
	<outputs>out:result[0] out:result[1] out:result[2] out:result[3]</outputs>
	<clocks></clocks>
	<block name="$abc$275$new_n19_" instance="clb[0]" mode="default">
		<inputs>
			<port name="I0">$abc$275$new_n36_ operation[1]</port>
			<port name="I0i">$abc$275$new_n27_ open</port>
			<port name="I1">$abc$275$new_n24_ operation[1]</port>
			<port name="I1i">$abc$275$new_n33_ $abc$275$new_n23_</port>
			<port name="I2">operation[0] operation[1]</port>
			<port name="I2i">operand_B[0] operand_B[1]</port>
			<port name="I3">operation[1] $abc$275$new_n24_</port>
			<port name="I3i">operation[0] operand_B[2]</port>
			<port name="I4">operation[1] operand_B[3]</port>
			<port name="I4i">operand_A[3] $abc$275$new_n35_</port>
			<port name="I5">operand_B[2] operand_A[2]</port>
			<port name="I5i">$abc$275$new_n23_ $abc$275$new_n24_</port>
			<port name="I6">operand_B[0] operand_A[0]</port>
			<port name="I6i">operand_A[1] $abc$275$new_n19_</port>
			<port name="I7">operation[0] operation[1]</port>
			<port name="I7i">operand_B[0] operand_B[1]</port>
			<port name="reg_in">open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[0].out[0]-&gt;clbouts1 open fle[1].out[0]-&gt;clbouts1 open fle[2].out[0]-&gt;clbouts1 open fle[3].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts2 open fle[5].out[0]-&gt;clbouts2 open fle[6].out[0]-&gt;clbouts2 open fle[7].out[0]-&gt;clbouts2</port>
			<port name="reg_out">open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="result[3]" instance="fle[0]" mode="n2_lut3">
			<inputs>
				<port name="in">clb.I0[0]-&gt;direct_fle0 clb.I0[1]-&gt;direct_fle0 clb.I0i[0]-&gt;direct_fle0i open</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">lut3inter[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="result[3]" instance="lut3inter[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">ble3[0].out[0]-&gt;direct3 open</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="result[3]" instance="ble3[0]" mode="default">
					<inputs>
						<port name="in">lut3inter.in[0]-&gt;direct1 lut3inter.in[1]-&gt;direct1 lut3inter.in[2]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut3[0].out[0]-&gt;mux1</port>
					</outputs>
					<clocks>
						<port name="clk">open</port>
					</clocks>
					<block name="result[3]" instance="lut3[0]" mode="lut3">
						<inputs>
							<port name="in">ble3.in[0]-&gt;direct1 ble3.in[1]-&gt;direct1 ble3.in[2]-&gt;direct1</port>
						</inputs>
						<outputs>
							<port name="out">lut[0].out[0]-&gt;direct:lut3</port>
						</outputs>
						<clocks />
						<block name="result[3]" instance="lut[0]">
							<attributes />
							<parameters />
							<inputs>
								<port name="in">lut3.in[0]-&gt;direct:lut3 lut3.in[1]-&gt;direct:lut3 lut3.in[2]-&gt;direct:lut3</port>
								<port_rotation_map name="in">2 1 0</port_rotation_map>
							</inputs>
							<outputs>
								<port name="out">result[3]</port>
							</outputs>
							<clocks />
						</block>
					</block>
					<block name="open" instance="ff[0]" />
				</block>
				<block name="open" instance="ble3[1]" />
			</block>
		</block>
		<block name="result[2]" instance="fle[1]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I1[0]-&gt;direct_fle1 clb.I1[1]-&gt;direct_fle1 clb.I1i[0]-&gt;direct_fle1i clb.I1i[1]-&gt;direct_fle1i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="result[2]" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="result[2]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="result[2]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 3 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">result[2]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$275$new_n24_" instance="fle[2]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I2[0]-&gt;direct_fle2 clb.I2[1]-&gt;direct_fle2 clb.I2i[0]-&gt;direct_fle2i clb.I2i[1]-&gt;direct_fle2i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$275$new_n24_" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$275$new_n24_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="$abc$275$new_n24_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$275$new_n24_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$275$new_n35_" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I3[0]-&gt;direct_fle3 clb.I3[1]-&gt;direct_fle3 clb.I3i[0]-&gt;direct_fle3i clb.I3i[1]-&gt;direct_fle3i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$275$new_n35_" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$275$new_n35_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="$abc$275$new_n35_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$275$new_n35_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$275$new_n36_" instance="fle[4]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I4[0]-&gt;direct_fle4 clb.I4[1]-&gt;direct_fle4 clb.I4i[0]-&gt;direct_fle4i clb.I4i[1]-&gt;direct_fle4i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$275$new_n36_" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$275$new_n36_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="$abc$275$new_n36_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$275$new_n36_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$275$new_n27_" instance="fle[5]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I5[0]-&gt;direct_fle5 clb.I5[1]-&gt;direct_fle5 clb.I5i[0]-&gt;direct_fle5i clb.I5i[1]-&gt;direct_fle5i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$275$new_n27_" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$275$new_n27_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="$abc$275$new_n27_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$275$new_n27_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$275$new_n23_" instance="fle[6]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I6[0]-&gt;direct_fle6 clb.I6[1]-&gt;direct_fle6 clb.I6i[0]-&gt;direct_fle6i clb.I6i[1]-&gt;direct_fle6i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$275$new_n23_" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$275$new_n23_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="$abc$275$new_n23_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 2 0 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$275$new_n23_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="$abc$275$new_n19_" instance="fle[7]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I7[0]-&gt;direct_fle7 clb.I7[1]-&gt;direct_fle7 clb.I7i[0]-&gt;direct_fle7i clb.I7i[1]-&gt;direct_fle7i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$275$new_n19_" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$275$new_n19_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="$abc$275$new_n19_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">1 0 2 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$275$new_n19_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
	</block>
	<block name="$abc$275$new_n31_" instance="clb[1]" mode="default">
		<inputs>
			<port name="I0">operand_B[2] operation[1]</port>
			<port name="I0i">operand_A[2] operation[0]</port>
			<port name="I1">open open</port>
			<port name="I1i">open open</port>
			<port name="I2">open open</port>
			<port name="I2i">open open</port>
			<port name="I3">operation[0] operation[1]</port>
			<port name="I3i">operand_A[0] operand_B[0]</port>
			<port name="I4">operand_B[1] operation[1]</port>
			<port name="I4i">operand_A[1] $abc$275$new_n31_</port>
			<port name="I5">operation[0] operand_B[0]</port>
			<port name="I5i">operation[1] operand_A[0]</port>
			<port name="I6">open open</port>
			<port name="I6i">open open</port>
			<port name="I7">open open</port>
			<port name="I7i">open open</port>
			<port name="reg_in">open</port>
			<port name="sc_in">open</port>
			<port name="cin">open</port>
			<port name="reset">open</port>
		</inputs>
		<outputs>
			<port name="O">open fle[0].out[0]-&gt;clbouts1 open open open open open fle[3].out[0]-&gt;clbouts1 open fle[4].out[0]-&gt;clbouts2 open fle[5].out[0]-&gt;clbouts2 open open open open</port>
			<port name="reg_out">open</port>
			<port name="sc_out">open</port>
			<port name="cout">open</port>
		</outputs>
		<clocks>
			<port name="clk">open</port>
		</clocks>
		<block name="$abc$275$new_n33_" instance="fle[0]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I0[0]-&gt;direct_fle0 clb.I0[1]-&gt;direct_fle0 clb.I0i[0]-&gt;direct_fle0i clb.I0i[1]-&gt;direct_fle0i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$275$new_n33_" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$275$new_n33_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="$abc$275$new_n33_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 3 1 0</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$275$new_n33_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[1]" />
		<block name="open" instance="fle[2]" />
		<block name="$abc$275$new_n31_" instance="fle[3]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I3[0]-&gt;direct_fle3 clb.I3[1]-&gt;direct_fle3 clb.I3i[0]-&gt;direct_fle3i clb.I3i[1]-&gt;direct_fle3i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="$abc$275$new_n31_" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="$abc$275$new_n31_" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="$abc$275$new_n31_" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">3 0 1 2</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">$abc$275$new_n31_</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="result[1]" instance="fle[4]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I4[0]-&gt;direct_fle4 clb.I4[1]-&gt;direct_fle4 clb.I4i[0]-&gt;direct_fle4i clb.I4i[1]-&gt;direct_fle4i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="result[1]" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="result[1]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="result[1]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">2 0 1 3</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">result[1]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="result[0]" instance="fle[5]" mode="n1_lut4">
			<inputs>
				<port name="in">clb.I5[0]-&gt;direct_fle5 clb.I5[1]-&gt;direct_fle5 clb.I5i[0]-&gt;direct_fle5i clb.I5i[1]-&gt;direct_fle5i</port>
				<port name="reg_in">open</port>
				<port name="sc_in">open</port>
				<port name="cin">open</port>
				<port name="reset">open</port>
			</inputs>
			<outputs>
				<port name="out">ble4[0].out[0]-&gt;direct2 open</port>
				<port name="reg_out">open</port>
				<port name="sc_out">open</port>
				<port name="cout">open</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="result[0]" instance="ble4[0]" mode="default">
				<inputs>
					<port name="in">fle.in[0]-&gt;direct1 fle.in[1]-&gt;direct1 fle.in[2]-&gt;direct1 fle.in[3]-&gt;direct1</port>
				</inputs>
				<outputs>
					<port name="out">lut4[0].out[0]-&gt;mux1</port>
				</outputs>
				<clocks>
					<port name="clk">open</port>
				</clocks>
				<block name="result[0]" instance="lut4[0]" mode="lut4">
					<inputs>
						<port name="in">ble4.in[0]-&gt;direct1 ble4.in[1]-&gt;direct1 ble4.in[2]-&gt;direct1 ble4.in[3]-&gt;direct1</port>
					</inputs>
					<outputs>
						<port name="out">lut[0].out[0]-&gt;direct:lut4</port>
					</outputs>
					<clocks />
					<block name="result[0]" instance="lut[0]">
						<attributes />
						<parameters />
						<inputs>
							<port name="in">lut4.in[0]-&gt;direct:lut4 lut4.in[1]-&gt;direct:lut4 lut4.in[2]-&gt;direct:lut4 lut4.in[3]-&gt;direct:lut4</port>
							<port_rotation_map name="in">0 2 3 1</port_rotation_map>
						</inputs>
						<outputs>
							<port name="out">result[0]</port>
						</outputs>
						<clocks />
					</block>
				</block>
				<block name="open" instance="ff[0]" />
			</block>
		</block>
		<block name="open" instance="fle[6]" />
		<block name="open" instance="fle[7]" />
	</block>
	<block name="out:result[3]" instance="io[2]" mode="outpad">
		<inputs>
			<port name="outpad">result[3]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:result[3]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:result[2]" instance="io[3]" mode="outpad">
		<inputs>
			<port name="outpad">result[2]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:result[2]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:result[1]" instance="io[4]" mode="outpad">
		<inputs>
			<port name="outpad">result[1]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:result[1]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="out:result[0]" instance="io[5]" mode="outpad">
		<inputs>
			<port name="outpad">result[0]</port>
		</inputs>
		<outputs>
			<port name="inpad">open</port>
		</outputs>
		<clocks />
		<block name="out:result[0]" instance="outpad[0]">
			<attributes />
			<parameters />
			<inputs>
				<port name="outpad">io.outpad[0]-&gt;outpad</port>
			</inputs>
			<outputs />
			<clocks />
		</block>
	</block>
	<block name="operand_A[0]" instance="io[6]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="operand_A[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">operand_A[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="operand_A[1]" instance="io[7]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="operand_A[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">operand_A[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="operand_A[2]" instance="io[8]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="operand_A[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">operand_A[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="operand_A[3]" instance="io[9]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="operand_A[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">operand_A[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="operand_B[0]" instance="io[10]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="operand_B[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">operand_B[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="operand_B[1]" instance="io[11]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="operand_B[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">operand_B[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="operand_B[2]" instance="io[12]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="operand_B[2]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">operand_B[2]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="operand_B[3]" instance="io[13]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="operand_B[3]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">operand_B[3]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="operation[0]" instance="io[14]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="operation[0]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">operation[0]</port>
			</outputs>
			<clocks />
		</block>
	</block>
	<block name="operation[1]" instance="io[15]" mode="inpad">
		<inputs>
			<port name="outpad">open</port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]-&gt;inpad</port>
		</outputs>
		<clocks />
		<block name="operation[1]" instance="inpad[0]">
			<attributes />
			<parameters />
			<inputs />
			<outputs>
				<port name="inpad">operation[1]</port>
			</outputs>
			<clocks />
		</block>
	</block>
</block>
