ProjectInfo:
  - ProjectName: TEST82
    ProjectRoot: ./
    ProjectType: unknown
    ChiselMajorVersion: 3
    ChiselMinorVersion: 0
Registers:
  - RegName: TEST82.0.reg
    Width: 64
    Index: 0
    PseudoName: pseudoreg.0
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: true
    Shared: false
    SubRegs:
      - SubReg: SUBREG0
        StartBit: 0
        EndBit: 31
      - SubReg: SUBREG1
        StartBit: 32
        EndBit: 63
  - RegName: TEST82.1.reg
    Width: 64
    Index: 1
    PseudoName: pseudoreg.1
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.2.reg
    Width: 64
    Index: 2
    PseudoName: pseudoreg.2
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.3.reg
    Width: 64
    Index: 3
    PseudoName: pseudoreg.3
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.4.reg
    Width: 64
    Index: 4
    PseudoName: pseudoreg.4
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.5.reg
    Width: 64
    Index: 5
    PseudoName: pseudoreg.5
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.6.reg
    Width: 64
    Index: 6
    PseudoName: pseudoreg.6
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.7.reg
    Width: 64
    Index: 7
    PseudoName: pseudoreg.7
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.8.reg
    Width: 64
    Index: 8
    PseudoName: pseudoreg.8
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.9.reg
    Width: 64
    Index: 9
    PseudoName: pseudoreg.9
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.10.reg
    Width: 64
    Index: 10
    PseudoName: pseudoreg.10
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.11.reg
    Width: 64
    Index: 11
    PseudoName: pseudoreg.11
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.12.reg
    Width: 64
    Index: 12
    PseudoName: pseudoreg.12
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.13.reg
    Width: 64
    Index: 13
    PseudoName: pseudoreg.13
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.14.reg
    Width: 64
    Index: 14
    PseudoName: pseudoreg.14
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.15.reg
    Width: 64
    Index: 15
    PseudoName: pseudoreg.15
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.16.reg
    Width: 64
    Index: 16
    PseudoName: pseudoreg.16
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.17.reg
    Width: 64
    Index: 17
    PseudoName: pseudoreg.17
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.18.reg
    Width: 64
    Index: 18
    PseudoName: pseudoreg.18
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.19.reg
    Width: 64
    Index: 19
    PseudoName: pseudoreg.19
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.20.reg
    Width: 64
    Index: 20
    PseudoName: pseudoreg.20
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.21.reg
    Width: 64
    Index: 21
    PseudoName: pseudoreg.21
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.22.reg
    Width: 64
    Index: 22
    PseudoName: pseudoreg.22
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.23.reg
    Width: 64
    Index: 23
    PseudoName: pseudoreg.23
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.24.reg
    Width: 64
    Index: 24
    PseudoName: pseudoreg.24
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.25.reg
    Width: 64
    Index: 25
    PseudoName: pseudoreg.25
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.26.reg
    Width: 64
    Index: 26
    PseudoName: pseudoreg.26
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.27.reg
    Width: 64
    Index: 27
    PseudoName: pseudoreg.27
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.28.reg
    Width: 64
    Index: 28
    PseudoName: pseudoreg.28
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.29.reg
    Width: 64
    Index: 29
    PseudoName: pseudoreg.29
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.30.reg
    Width: 64
    Index: 30
    PseudoName: pseudoreg.30
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.31.reg
    Width: 64
    Index: 31
    PseudoName: pseudoreg.31
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.32.reg
    Width: 64
    Index: 32
    PseudoName: pseudoreg.32
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.33.reg
    Width: 64
    Index: 33
    PseudoName: pseudoreg.33
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.34.reg
    Width: 64
    Index: 34
    PseudoName: pseudoreg.34
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.35.reg
    Width: 64
    Index: 35
    PseudoName: pseudoreg.35
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.36.reg
    Width: 64
    Index: 36
    PseudoName: pseudoreg.36
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.37.reg
    Width: 64
    Index: 37
    PseudoName: pseudoreg.37
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.38.reg
    Width: 64
    Index: 38
    PseudoName: pseudoreg.38
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.39.reg
    Width: 64
    Index: 39
    PseudoName: pseudoreg.39
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.40.reg
    Width: 64
    Index: 40
    PseudoName: pseudoreg.40
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.41.reg
    Width: 64
    Index: 41
    PseudoName: pseudoreg.41
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.42.reg
    Width: 64
    Index: 42
    PseudoName: pseudoreg.42
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.43.reg
    Width: 64
    Index: 43
    PseudoName: pseudoreg.43
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.44.reg
    Width: 64
    Index: 44
    PseudoName: pseudoreg.44
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.45.reg
    Width: 64
    Index: 45
    PseudoName: pseudoreg.45
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.46.reg
    Width: 64
    Index: 46
    PseudoName: pseudoreg.46
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.47.reg
    Width: 64
    Index: 47
    PseudoName: pseudoreg.47
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.48.reg
    Width: 64
    Index: 48
    PseudoName: pseudoreg.48
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.49.reg
    Width: 64
    Index: 49
    PseudoName: pseudoreg.49
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.50.reg
    Width: 64
    Index: 50
    PseudoName: pseudoreg.50
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.51.reg
    Width: 64
    Index: 51
    PseudoName: pseudoreg.51
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.52.reg
    Width: 64
    Index: 52
    PseudoName: pseudoreg.52
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.53.reg
    Width: 64
    Index: 53
    PseudoName: pseudoreg.53
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.54.reg
    Width: 64
    Index: 54
    PseudoName: pseudoreg.54
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.55.reg
    Width: 64
    Index: 55
    PseudoName: pseudoreg.55
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.56.reg
    Width: 64
    Index: 56
    PseudoName: pseudoreg.56
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.57.reg
    Width: 64
    Index: 57
    PseudoName: pseudoreg.57
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.58.reg
    Width: 64
    Index: 58
    PseudoName: pseudoreg.58
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.59.reg
    Width: 64
    Index: 59
    PseudoName: pseudoreg.59
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.60.reg
    Width: 64
    Index: 60
    PseudoName: pseudoreg.60
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.61.reg
    Width: 64
    Index: 61
    PseudoName: pseudoreg.61
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.62.reg
    Width: 64
    Index: 62
    PseudoName: pseudoreg.62
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.63.reg
    Width: 64
    Index: 63
    PseudoName: pseudoreg.63
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.64.reg
    Width: 64
    Index: 64
    PseudoName: pseudoreg.64
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.65.reg
    Width: 64
    Index: 65
    PseudoName: pseudoreg.65
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.66.reg
    Width: 64
    Index: 66
    PseudoName: pseudoreg.66
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.67.reg
    Width: 64
    Index: 67
    PseudoName: pseudoreg.67
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.68.reg
    Width: 64
    Index: 68
    PseudoName: pseudoreg.68
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.69.reg
    Width: 64
    Index: 69
    PseudoName: pseudoreg.69
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.70.reg
    Width: 64
    Index: 70
    PseudoName: pseudoreg.70
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.71.reg
    Width: 64
    Index: 71
    PseudoName: pseudoreg.71
    IsFixedValue: false
    IsSIMD: false
    RWReg: true
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: true
    PCReg: false
    Shared: false
  - RegName: TEST82.0.csr
    Width: 64
    Index: 0
    PseudoName: csr.0
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.1.csr
    Width: 64
    Index: 1
    PseudoName: csr.1
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.2.csr
    Width: 64
    Index: 2
    PseudoName: csr.2
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.3.csr
    Width: 64
    Index: 3
    PseudoName: csr.3
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.4.csr
    Width: 64
    Index: 4
    PseudoName: csr.4
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.5.csr
    Width: 64
    Index: 5
    PseudoName: csr.5
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.6.csr
    Width: 64
    Index: 6
    PseudoName: csr.6
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.7.csr
    Width: 64
    Index: 7
    PseudoName: csr.7
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.8.csr
    Width: 64
    Index: 8
    PseudoName: csr.8
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.9.csr
    Width: 64
    Index: 9
    PseudoName: csr.9
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.10.csr
    Width: 64
    Index: 10
    PseudoName: csr.10
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.11.csr
    Width: 64
    Index: 11
    PseudoName: csr.11
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.12.csr
    Width: 64
    Index: 12
    PseudoName: csr.12
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.13.csr
    Width: 64
    Index: 13
    PseudoName: csr.13
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.14.csr
    Width: 64
    Index: 14
    PseudoName: csr.14
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.15.csr
    Width: 64
    Index: 15
    PseudoName: csr.15
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.16.csr
    Width: 64
    Index: 16
    PseudoName: csr.16
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.17.csr
    Width: 64
    Index: 17
    PseudoName: csr.17
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.18.csr
    Width: 64
    Index: 18
    PseudoName: csr.18
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.19.csr
    Width: 64
    Index: 19
    PseudoName: csr.19
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.20.csr
    Width: 64
    Index: 20
    PseudoName: csr.20
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.21.csr
    Width: 64
    Index: 21
    PseudoName: csr.21
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.22.csr
    Width: 64
    Index: 22
    PseudoName: csr.22
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.23.csr
    Width: 64
    Index: 23
    PseudoName: csr.23
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.24.csr
    Width: 64
    Index: 24
    PseudoName: csr.24
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.25.csr
    Width: 64
    Index: 25
    PseudoName: csr.25
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.26.csr
    Width: 64
    Index: 26
    PseudoName: csr.26
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.27.csr
    Width: 64
    Index: 27
    PseudoName: csr.27
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.28.csr
    Width: 64
    Index: 28
    PseudoName: csr.28
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.29.csr
    Width: 64
    Index: 29
    PseudoName: csr.29
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.30.csr
    Width: 64
    Index: 30
    PseudoName: csr.30
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.31.csr
    Width: 64
    Index: 31
    PseudoName: csr.31
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.32.csr
    Width: 64
    Index: 32
    PseudoName: csr.32
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.33.csr
    Width: 64
    Index: 33
    PseudoName: csr.33
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.34.csr
    Width: 64
    Index: 34
    PseudoName: csr.34
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.35.csr
    Width: 64
    Index: 35
    PseudoName: csr.35
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.36.csr
    Width: 64
    Index: 36
    PseudoName: csr.36
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.37.csr
    Width: 64
    Index: 37
    PseudoName: csr.37
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.38.csr
    Width: 64
    Index: 38
    PseudoName: csr.38
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.39.csr
    Width: 64
    Index: 39
    PseudoName: csr.39
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.40.csr
    Width: 64
    Index: 40
    PseudoName: csr.40
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.41.csr
    Width: 64
    Index: 41
    PseudoName: csr.41
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.42.csr
    Width: 64
    Index: 42
    PseudoName: csr.42
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.43.csr
    Width: 64
    Index: 43
    PseudoName: csr.43
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.44.csr
    Width: 64
    Index: 44
    PseudoName: csr.44
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.45.csr
    Width: 64
    Index: 45
    PseudoName: csr.45
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.46.csr
    Width: 64
    Index: 46
    PseudoName: csr.46
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.47.csr
    Width: 64
    Index: 47
    PseudoName: csr.47
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.48.csr
    Width: 64
    Index: 48
    PseudoName: csr.48
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.49.csr
    Width: 64
    Index: 49
    PseudoName: csr.49
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.50.csr
    Width: 64
    Index: 50
    PseudoName: csr.50
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.51.csr
    Width: 64
    Index: 51
    PseudoName: csr.51
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.52.csr
    Width: 64
    Index: 52
    PseudoName: csr.52
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.53.csr
    Width: 64
    Index: 53
    PseudoName: csr.53
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.54.csr
    Width: 64
    Index: 54
    PseudoName: csr.54
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.55.csr
    Width: 64
    Index: 55
    PseudoName: csr.55
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.56.csr
    Width: 64
    Index: 56
    PseudoName: csr.56
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.57.csr
    Width: 64
    Index: 57
    PseudoName: csr.57
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.58.csr
    Width: 64
    Index: 58
    PseudoName: csr.58
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.59.csr
    Width: 64
    Index: 59
    PseudoName: csr.59
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.60.csr
    Width: 64
    Index: 60
    PseudoName: csr.60
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.61.csr
    Width: 64
    Index: 61
    PseudoName: csr.61
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.62.csr
    Width: 64
    Index: 62
    PseudoName: csr.62
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.63.csr
    Width: 64
    Index: 63
    PseudoName: csr.63
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.64.csr
    Width: 64
    Index: 64
    PseudoName: csr.64
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.65.csr
    Width: 64
    Index: 65
    PseudoName: csr.65
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.66.csr
    Width: 64
    Index: 66
    PseudoName: csr.66
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.67.csr
    Width: 64
    Index: 67
    PseudoName: csr.67
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.68.csr
    Width: 64
    Index: 68
    PseudoName: csr.68
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.69.csr
    Width: 64
    Index: 69
    PseudoName: csr.69
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.70.csr
    Width: 64
    Index: 70
    PseudoName: csr.70
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
  - RegName: TEST82.71.csr
    Width: 64
    Index: 71
    PseudoName: csr.71
    IsFixedValue: false
    IsSIMD: false
    RWReg: false
    ROReg: false
    CSRReg: true
    AMSReg: false
    TUSReg: false
    PCReg: false
    Shared: false
RegClasses:
  - RegisterClassName: TEST82.regclass
    Registers:
      - TEST82.0.reg
      - TEST82.1.reg
      - TEST82.2.reg
      - TEST82.3.reg
      - TEST82.4.reg
      - TEST82.5.reg
      - TEST82.6.reg
      - TEST82.7.reg
      - TEST82.8.reg
      - TEST82.9.reg
      - TEST82.10.reg
      - TEST82.11.reg
      - TEST82.12.reg
      - TEST82.13.reg
      - TEST82.14.reg
      - TEST82.15.reg
      - TEST82.16.reg
      - TEST82.17.reg
      - TEST82.18.reg
      - TEST82.19.reg
      - TEST82.20.reg
      - TEST82.21.reg
      - TEST82.22.reg
      - TEST82.23.reg
      - TEST82.24.reg
      - TEST82.25.reg
      - TEST82.26.reg
      - TEST82.27.reg
      - TEST82.28.reg
      - TEST82.29.reg
      - TEST82.30.reg
      - TEST82.31.reg
      - TEST82.32.reg
      - TEST82.33.reg
      - TEST82.34.reg
      - TEST82.35.reg
      - TEST82.36.reg
      - TEST82.37.reg
      - TEST82.38.reg
      - TEST82.39.reg
      - TEST82.40.reg
      - TEST82.41.reg
      - TEST82.42.reg
      - TEST82.43.reg
      - TEST82.44.reg
      - TEST82.45.reg
      - TEST82.46.reg
      - TEST82.47.reg
      - TEST82.48.reg
      - TEST82.49.reg
      - TEST82.50.reg
      - TEST82.51.reg
      - TEST82.52.reg
      - TEST82.53.reg
      - TEST82.54.reg
      - TEST82.55.reg
      - TEST82.56.reg
      - TEST82.57.reg
      - TEST82.58.reg
      - TEST82.59.reg
      - TEST82.60.reg
      - TEST82.61.reg
      - TEST82.62.reg
      - TEST82.63.reg
      - TEST82.64.reg
      - TEST82.65.reg
      - TEST82.66.reg
      - TEST82.67.reg
      - TEST82.68.reg
      - TEST82.69.reg
      - TEST82.70.reg
      - TEST82.71.reg
  - RegisterClassName: TEST82.csrregclass
    Registers:
      - TEST82.0.csr
      - TEST82.1.csr
      - TEST82.2.csr
      - TEST82.3.csr
      - TEST82.4.csr
      - TEST82.5.csr
      - TEST82.6.csr
      - TEST82.7.csr
      - TEST82.8.csr
      - TEST82.9.csr
      - TEST82.10.csr
      - TEST82.11.csr
      - TEST82.12.csr
      - TEST82.13.csr
      - TEST82.14.csr
      - TEST82.15.csr
      - TEST82.16.csr
      - TEST82.17.csr
      - TEST82.18.csr
      - TEST82.19.csr
      - TEST82.20.csr
      - TEST82.21.csr
      - TEST82.22.csr
      - TEST82.23.csr
      - TEST82.24.csr
      - TEST82.25.csr
      - TEST82.26.csr
      - TEST82.27.csr
      - TEST82.28.csr
      - TEST82.29.csr
      - TEST82.30.csr
      - TEST82.31.csr
      - TEST82.32.csr
      - TEST82.33.csr
      - TEST82.34.csr
      - TEST82.35.csr
      - TEST82.36.csr
      - TEST82.37.csr
      - TEST82.38.csr
      - TEST82.39.csr
      - TEST82.40.csr
      - TEST82.41.csr
      - TEST82.42.csr
      - TEST82.43.csr
      - TEST82.44.csr
      - TEST82.45.csr
      - TEST82.46.csr
      - TEST82.47.csr
      - TEST82.48.csr
      - TEST82.49.csr
      - TEST82.50.csr
      - TEST82.51.csr
      - TEST82.52.csr
      - TEST82.53.csr
      - TEST82.54.csr
      - TEST82.55.csr
      - TEST82.56.csr
      - TEST82.57.csr
      - TEST82.58.csr
      - TEST82.59.csr
      - TEST82.60.csr
      - TEST82.61.csr
      - TEST82.62.csr
      - TEST82.63.csr
      - TEST82.64.csr
      - TEST82.65.csr
      - TEST82.66.csr
      - TEST82.67.csr
      - TEST82.68.csr
      - TEST82.69.csr
      - TEST82.70.csr
      - TEST82.71.csr
ISAs:
  - ISAName: TEST82.isa
InstFormats:
  - InstFormatName: TEST82.if
    ISA: TEST82.isa
    FormatWidth: 32
    Fields:
      - FieldName: opcode
        FieldType: CGInstCode
        FieldWidth: 8
        StartBit: 0
        EndBit: 7
        MandatoryField: true
      - FieldName: RB
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 8
        EndBit: 15
        MandatoryField: false
        RegClass: TEST82.regclass
      - FieldName: RA
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 16
        EndBit: 23
        MandatoryField: false
        RegClass: TEST82.regclass
      - FieldName: RT
        FieldType: CGInstReg
        FieldWidth: 8
        StartBit: 24
        EndBit: 31
        MandatoryField: false
        RegClass: TEST82.csrregclass
    Notes: The one and only inst format
Insts:
  - Inst: TEST82.inst0
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 1
    Impl: RT = RA + RB
    Syntax: TEST82.inst0 %RT, %RA, %RB
  - Inst: TEST82.inst1
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 2
    Impl: RT = RA + RB
    Syntax: TEST82.inst1 %RT, %RA, %RB
  - Inst: TEST82.inst2
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 3
    Impl: RT = RA + RB
    Syntax: TEST82.inst2 %RT, %RA, %RB
  - Inst: TEST82.inst3
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 4
    Impl: RT = RA + RB
    Syntax: TEST82.inst3 %RT, %RA, %RB
  - Inst: TEST82.inst4
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 5
    Impl: RT = RA + RB
    Syntax: TEST82.inst4 %RT, %RA, %RB
  - Inst: TEST82.inst5
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 6
    Impl: RT = RA + RB
    Syntax: TEST82.inst5 %RT, %RA, %RB
  - Inst: TEST82.inst6
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 7
    Impl: RT = RA + RB
    Syntax: TEST82.inst6 %RT, %RA, %RB
  - Inst: TEST82.inst7
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 8
    Impl: RT = RA + RB
    Syntax: TEST82.inst7 %RT, %RA, %RB
  - Inst: TEST82.inst8
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 9
    Impl: RT = RA + RB
    Syntax: TEST82.inst8 %RT, %RA, %RB
  - Inst: TEST82.inst9
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 10
    Impl: RT = RA + RB
    Syntax: TEST82.inst9 %RT, %RA, %RB
  - Inst: TEST82.inst10
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 11
    Impl: RT = RA + RB
    Syntax: TEST82.inst10 %RT, %RA, %RB
  - Inst: TEST82.inst11
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 12
    Impl: RT = RA + RB
    Syntax: TEST82.inst11 %RT, %RA, %RB
  - Inst: TEST82.inst12
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 13
    Impl: RT = RA + RB
    Syntax: TEST82.inst12 %RT, %RA, %RB
  - Inst: TEST82.inst13
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 14
    Impl: RT = RA + RB
    Syntax: TEST82.inst13 %RT, %RA, %RB
  - Inst: TEST82.inst14
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 15
    Impl: RT = RA + RB
    Syntax: TEST82.inst14 %RT, %RA, %RB
  - Inst: TEST82.inst15
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 16
    Impl: RT = RA + RB
    Syntax: TEST82.inst15 %RT, %RA, %RB
  - Inst: TEST82.inst16
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 17
    Impl: RT = RA + RB
    Syntax: TEST82.inst16 %RT, %RA, %RB
  - Inst: TEST82.inst17
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 18
    Impl: RT = RA + RB
    Syntax: TEST82.inst17 %RT, %RA, %RB
  - Inst: TEST82.inst18
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 19
    Impl: RT = RA + RB
    Syntax: TEST82.inst18 %RT, %RA, %RB
  - Inst: TEST82.inst19
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 20
    Impl: RT = RA + RB
    Syntax: TEST82.inst19 %RT, %RA, %RB
  - Inst: TEST82.inst20
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 21
    Impl: RT = RA + RB
    Syntax: TEST82.inst20 %RT, %RA, %RB
  - Inst: TEST82.inst21
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 22
    Impl: RT = RA + RB
    Syntax: TEST82.inst21 %RT, %RA, %RB
  - Inst: TEST82.inst22
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 23
    Impl: RT = RA + RB
    Syntax: TEST82.inst22 %RT, %RA, %RB
  - Inst: TEST82.inst23
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 24
    Impl: RT = RA + RB
    Syntax: TEST82.inst23 %RT, %RA, %RB
  - Inst: TEST82.inst24
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 25
    Impl: RT = RA + RB
    Syntax: TEST82.inst24 %RT, %RA, %RB
  - Inst: TEST82.inst25
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 26
    Impl: RT = RA + RB
    Syntax: TEST82.inst25 %RT, %RA, %RB
  - Inst: TEST82.inst26
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 27
    Impl: RT = RA + RB
    Syntax: TEST82.inst26 %RT, %RA, %RB
  - Inst: TEST82.inst27
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 28
    Impl: RT = RA + RB
    Syntax: TEST82.inst27 %RT, %RA, %RB
  - Inst: TEST82.inst28
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 29
    Impl: RT = RA + RB
    Syntax: TEST82.inst28 %RT, %RA, %RB
  - Inst: TEST82.inst29
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 30
    Impl: RT = RA + RB
    Syntax: TEST82.inst29 %RT, %RA, %RB
  - Inst: TEST82.inst30
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 31
    Impl: RT = RA + RB
    Syntax: TEST82.inst30 %RT, %RA, %RB
  - Inst: TEST82.inst31
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 32
    Impl: RT = RA + RB
    Syntax: TEST82.inst31 %RT, %RA, %RB
  - Inst: TEST82.inst32
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 33
    Impl: RT = RA + RB
    Syntax: TEST82.inst32 %RT, %RA, %RB
  - Inst: TEST82.inst33
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 34
    Impl: RT = RA + RB
    Syntax: TEST82.inst33 %RT, %RA, %RB
  - Inst: TEST82.inst34
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 35
    Impl: RT = RA + RB
    Syntax: TEST82.inst34 %RT, %RA, %RB
  - Inst: TEST82.inst35
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 36
    Impl: RT = RA + RB
    Syntax: TEST82.inst35 %RT, %RA, %RB
  - Inst: TEST82.inst36
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 37
    Impl: RT = RA + RB
    Syntax: TEST82.inst36 %RT, %RA, %RB
  - Inst: TEST82.inst37
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 38
    Impl: RT = RA + RB
    Syntax: TEST82.inst37 %RT, %RA, %RB
  - Inst: TEST82.inst38
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 39
    Impl: RT = RA + RB
    Syntax: TEST82.inst38 %RT, %RA, %RB
  - Inst: TEST82.inst39
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 40
    Impl: RT = RA + RB
    Syntax: TEST82.inst39 %RT, %RA, %RB
  - Inst: TEST82.inst40
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 41
    Impl: RT = RA + RB
    Syntax: TEST82.inst40 %RT, %RA, %RB
  - Inst: TEST82.inst41
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 42
    Impl: RT = RA + RB
    Syntax: TEST82.inst41 %RT, %RA, %RB
  - Inst: TEST82.inst42
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 43
    Impl: RT = RA + RB
    Syntax: TEST82.inst42 %RT, %RA, %RB
  - Inst: TEST82.inst43
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 44
    Impl: RT = RA + RB
    Syntax: TEST82.inst43 %RT, %RA, %RB
  - Inst: TEST82.inst44
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 45
    Impl: RT = RA + RB
    Syntax: TEST82.inst44 %RT, %RA, %RB
  - Inst: TEST82.inst45
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 46
    Impl: RT = RA + RB
    Syntax: TEST82.inst45 %RT, %RA, %RB
  - Inst: TEST82.inst46
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 47
    Impl: RT = RA + RB
    Syntax: TEST82.inst46 %RT, %RA, %RB
  - Inst: TEST82.inst47
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 48
    Impl: RT = RA + RB
    Syntax: TEST82.inst47 %RT, %RA, %RB
  - Inst: TEST82.inst48
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 49
    Impl: RT = RA + RB
    Syntax: TEST82.inst48 %RT, %RA, %RB
  - Inst: TEST82.inst49
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 50
    Impl: RT = RA + RB
    Syntax: TEST82.inst49 %RT, %RA, %RB
  - Inst: TEST82.inst50
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 51
    Impl: RT = RA + RB
    Syntax: TEST82.inst50 %RT, %RA, %RB
  - Inst: TEST82.inst51
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 52
    Impl: RT = RA + RB
    Syntax: TEST82.inst51 %RT, %RA, %RB
  - Inst: TEST82.inst52
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 53
    Impl: RT = RA + RB
    Syntax: TEST82.inst52 %RT, %RA, %RB
  - Inst: TEST82.inst53
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 54
    Impl: RT = RA + RB
    Syntax: TEST82.inst53 %RT, %RA, %RB
  - Inst: TEST82.inst54
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 55
    Impl: RT = RA + RB
    Syntax: TEST82.inst54 %RT, %RA, %RB
  - Inst: TEST82.inst55
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 56
    Impl: RT = RA + RB
    Syntax: TEST82.inst55 %RT, %RA, %RB
  - Inst: TEST82.inst56
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 57
    Impl: RT = RA + RB
    Syntax: TEST82.inst56 %RT, %RA, %RB
  - Inst: TEST82.inst57
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 58
    Impl: RT = RA + RB
    Syntax: TEST82.inst57 %RT, %RA, %RB
  - Inst: TEST82.inst58
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 59
    Impl: RT = RA + RB
    Syntax: TEST82.inst58 %RT, %RA, %RB
  - Inst: TEST82.inst59
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 60
    Impl: RT = RA + RB
    Syntax: TEST82.inst59 %RT, %RA, %RB
  - Inst: TEST82.inst60
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 61
    Impl: RT = RA + RB
    Syntax: TEST82.inst60 %RT, %RA, %RB
  - Inst: TEST82.inst61
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 62
    Impl: RT = RA + RB
    Syntax: TEST82.inst61 %RT, %RA, %RB
  - Inst: TEST82.inst62
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 63
    Impl: RT = RA + RB
    Syntax: TEST82.inst62 %RT, %RA, %RB
  - Inst: TEST82.inst63
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 64
    Impl: RT = RA + RB
    Syntax: TEST82.inst63 %RT, %RA, %RB
  - Inst: TEST82.inst64
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 65
    Impl: RT = RA + RB
    Syntax: TEST82.inst64 %RT, %RA, %RB
  - Inst: TEST82.inst65
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 66
    Impl: RT = RA + RB
    Syntax: TEST82.inst65 %RT, %RA, %RB
  - Inst: TEST82.inst66
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 67
    Impl: RT = RA + RB
    Syntax: TEST82.inst66 %RT, %RA, %RB
  - Inst: TEST82.inst67
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 68
    Impl: RT = RA + RB
    Syntax: TEST82.inst67 %RT, %RA, %RB
  - Inst: TEST82.inst68
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 69
    Impl: RT = RA + RB
    Syntax: TEST82.inst68 %RT, %RA, %RB
  - Inst: TEST82.inst69
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 70
    Impl: RT = RA + RB
    Syntax: TEST82.inst69 %RT, %RA, %RB
  - Inst: TEST82.inst70
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 71
    Impl: RT = RA + RB
    Syntax: TEST82.inst70 %RT, %RA, %RB
  - Inst: TEST82.inst71
    ISA: TEST82.isa
    InstFormat: TEST82.if
    Encodings:
      - EncodingField: opcode
        EncodingWidth: 8
        EncodingValue: 72
    Impl: RT = RA + RB
    Syntax: TEST82.inst71 %RT, %RA, %RB
PseudoInsts:
  - PseudoInst: TEST82.pinst0
    ISA: TEST82.isa
    Inst: TEST82.inst0
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 0
    Syntax: TEST82.pinst0 %RB
  - PseudoInst: TEST82.pinst1
    ISA: TEST82.isa
    Inst: TEST82.inst1
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 1
    Syntax: TEST82.pinst1 %RB
  - PseudoInst: TEST82.pinst2
    ISA: TEST82.isa
    Inst: TEST82.inst2
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 2
    Syntax: TEST82.pinst2 %RB
  - PseudoInst: TEST82.pinst3
    ISA: TEST82.isa
    Inst: TEST82.inst3
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 3
    Syntax: TEST82.pinst3 %RB
  - PseudoInst: TEST82.pinst4
    ISA: TEST82.isa
    Inst: TEST82.inst4
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 4
    Syntax: TEST82.pinst4 %RB
  - PseudoInst: TEST82.pinst5
    ISA: TEST82.isa
    Inst: TEST82.inst5
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 5
    Syntax: TEST82.pinst5 %RB
  - PseudoInst: TEST82.pinst6
    ISA: TEST82.isa
    Inst: TEST82.inst6
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 6
    Syntax: TEST82.pinst6 %RB
  - PseudoInst: TEST82.pinst7
    ISA: TEST82.isa
    Inst: TEST82.inst7
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 7
    Syntax: TEST82.pinst7 %RB
  - PseudoInst: TEST82.pinst8
    ISA: TEST82.isa
    Inst: TEST82.inst8
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 8
    Syntax: TEST82.pinst8 %RB
  - PseudoInst: TEST82.pinst9
    ISA: TEST82.isa
    Inst: TEST82.inst9
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 9
    Syntax: TEST82.pinst9 %RB
  - PseudoInst: TEST82.pinst10
    ISA: TEST82.isa
    Inst: TEST82.inst10
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 10
    Syntax: TEST82.pinst10 %RB
  - PseudoInst: TEST82.pinst11
    ISA: TEST82.isa
    Inst: TEST82.inst11
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 11
    Syntax: TEST82.pinst11 %RB
  - PseudoInst: TEST82.pinst12
    ISA: TEST82.isa
    Inst: TEST82.inst12
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 12
    Syntax: TEST82.pinst12 %RB
  - PseudoInst: TEST82.pinst13
    ISA: TEST82.isa
    Inst: TEST82.inst13
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 13
    Syntax: TEST82.pinst13 %RB
  - PseudoInst: TEST82.pinst14
    ISA: TEST82.isa
    Inst: TEST82.inst14
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 14
    Syntax: TEST82.pinst14 %RB
  - PseudoInst: TEST82.pinst15
    ISA: TEST82.isa
    Inst: TEST82.inst15
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 15
    Syntax: TEST82.pinst15 %RB
  - PseudoInst: TEST82.pinst16
    ISA: TEST82.isa
    Inst: TEST82.inst16
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 16
    Syntax: TEST82.pinst16 %RB
  - PseudoInst: TEST82.pinst17
    ISA: TEST82.isa
    Inst: TEST82.inst17
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 17
    Syntax: TEST82.pinst17 %RB
  - PseudoInst: TEST82.pinst18
    ISA: TEST82.isa
    Inst: TEST82.inst18
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 18
    Syntax: TEST82.pinst18 %RB
  - PseudoInst: TEST82.pinst19
    ISA: TEST82.isa
    Inst: TEST82.inst19
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 19
    Syntax: TEST82.pinst19 %RB
  - PseudoInst: TEST82.pinst20
    ISA: TEST82.isa
    Inst: TEST82.inst20
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 20
    Syntax: TEST82.pinst20 %RB
  - PseudoInst: TEST82.pinst21
    ISA: TEST82.isa
    Inst: TEST82.inst21
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 21
    Syntax: TEST82.pinst21 %RB
  - PseudoInst: TEST82.pinst22
    ISA: TEST82.isa
    Inst: TEST82.inst22
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 22
    Syntax: TEST82.pinst22 %RB
  - PseudoInst: TEST82.pinst23
    ISA: TEST82.isa
    Inst: TEST82.inst23
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 23
    Syntax: TEST82.pinst23 %RB
  - PseudoInst: TEST82.pinst24
    ISA: TEST82.isa
    Inst: TEST82.inst24
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 24
    Syntax: TEST82.pinst24 %RB
  - PseudoInst: TEST82.pinst25
    ISA: TEST82.isa
    Inst: TEST82.inst25
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 25
    Syntax: TEST82.pinst25 %RB
  - PseudoInst: TEST82.pinst26
    ISA: TEST82.isa
    Inst: TEST82.inst26
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 26
    Syntax: TEST82.pinst26 %RB
  - PseudoInst: TEST82.pinst27
    ISA: TEST82.isa
    Inst: TEST82.inst27
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 27
    Syntax: TEST82.pinst27 %RB
  - PseudoInst: TEST82.pinst28
    ISA: TEST82.isa
    Inst: TEST82.inst28
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 28
    Syntax: TEST82.pinst28 %RB
  - PseudoInst: TEST82.pinst29
    ISA: TEST82.isa
    Inst: TEST82.inst29
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 29
    Syntax: TEST82.pinst29 %RB
  - PseudoInst: TEST82.pinst30
    ISA: TEST82.isa
    Inst: TEST82.inst30
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 30
    Syntax: TEST82.pinst30 %RB
  - PseudoInst: TEST82.pinst31
    ISA: TEST82.isa
    Inst: TEST82.inst31
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 31
    Syntax: TEST82.pinst31 %RB
  - PseudoInst: TEST82.pinst32
    ISA: TEST82.isa
    Inst: TEST82.inst32
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 32
    Syntax: TEST82.pinst32 %RB
  - PseudoInst: TEST82.pinst33
    ISA: TEST82.isa
    Inst: TEST82.inst33
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 33
    Syntax: TEST82.pinst33 %RB
  - PseudoInst: TEST82.pinst34
    ISA: TEST82.isa
    Inst: TEST82.inst34
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 34
    Syntax: TEST82.pinst34 %RB
  - PseudoInst: TEST82.pinst35
    ISA: TEST82.isa
    Inst: TEST82.inst35
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 35
    Syntax: TEST82.pinst35 %RB
  - PseudoInst: TEST82.pinst36
    ISA: TEST82.isa
    Inst: TEST82.inst36
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 36
    Syntax: TEST82.pinst36 %RB
  - PseudoInst: TEST82.pinst37
    ISA: TEST82.isa
    Inst: TEST82.inst37
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 37
    Syntax: TEST82.pinst37 %RB
  - PseudoInst: TEST82.pinst38
    ISA: TEST82.isa
    Inst: TEST82.inst38
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 38
    Syntax: TEST82.pinst38 %RB
  - PseudoInst: TEST82.pinst39
    ISA: TEST82.isa
    Inst: TEST82.inst39
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 39
    Syntax: TEST82.pinst39 %RB
  - PseudoInst: TEST82.pinst40
    ISA: TEST82.isa
    Inst: TEST82.inst40
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 40
    Syntax: TEST82.pinst40 %RB
  - PseudoInst: TEST82.pinst41
    ISA: TEST82.isa
    Inst: TEST82.inst41
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 41
    Syntax: TEST82.pinst41 %RB
  - PseudoInst: TEST82.pinst42
    ISA: TEST82.isa
    Inst: TEST82.inst42
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 42
    Syntax: TEST82.pinst42 %RB
  - PseudoInst: TEST82.pinst43
    ISA: TEST82.isa
    Inst: TEST82.inst43
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 43
    Syntax: TEST82.pinst43 %RB
  - PseudoInst: TEST82.pinst44
    ISA: TEST82.isa
    Inst: TEST82.inst44
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 44
    Syntax: TEST82.pinst44 %RB
  - PseudoInst: TEST82.pinst45
    ISA: TEST82.isa
    Inst: TEST82.inst45
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 45
    Syntax: TEST82.pinst45 %RB
  - PseudoInst: TEST82.pinst46
    ISA: TEST82.isa
    Inst: TEST82.inst46
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 46
    Syntax: TEST82.pinst46 %RB
  - PseudoInst: TEST82.pinst47
    ISA: TEST82.isa
    Inst: TEST82.inst47
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 47
    Syntax: TEST82.pinst47 %RB
  - PseudoInst: TEST82.pinst48
    ISA: TEST82.isa
    Inst: TEST82.inst48
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 48
    Syntax: TEST82.pinst48 %RB
  - PseudoInst: TEST82.pinst49
    ISA: TEST82.isa
    Inst: TEST82.inst49
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 49
    Syntax: TEST82.pinst49 %RB
  - PseudoInst: TEST82.pinst50
    ISA: TEST82.isa
    Inst: TEST82.inst50
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 50
    Syntax: TEST82.pinst50 %RB
  - PseudoInst: TEST82.pinst51
    ISA: TEST82.isa
    Inst: TEST82.inst51
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 51
    Syntax: TEST82.pinst51 %RB
  - PseudoInst: TEST82.pinst52
    ISA: TEST82.isa
    Inst: TEST82.inst52
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 52
    Syntax: TEST82.pinst52 %RB
  - PseudoInst: TEST82.pinst53
    ISA: TEST82.isa
    Inst: TEST82.inst53
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 53
    Syntax: TEST82.pinst53 %RB
  - PseudoInst: TEST82.pinst54
    ISA: TEST82.isa
    Inst: TEST82.inst54
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 54
    Syntax: TEST82.pinst54 %RB
  - PseudoInst: TEST82.pinst55
    ISA: TEST82.isa
    Inst: TEST82.inst55
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 55
    Syntax: TEST82.pinst55 %RB
  - PseudoInst: TEST82.pinst56
    ISA: TEST82.isa
    Inst: TEST82.inst56
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 56
    Syntax: TEST82.pinst56 %RB
  - PseudoInst: TEST82.pinst57
    ISA: TEST82.isa
    Inst: TEST82.inst57
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 57
    Syntax: TEST82.pinst57 %RB
  - PseudoInst: TEST82.pinst58
    ISA: TEST82.isa
    Inst: TEST82.inst58
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 58
    Syntax: TEST82.pinst58 %RB
  - PseudoInst: TEST82.pinst59
    ISA: TEST82.isa
    Inst: TEST82.inst59
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 59
    Syntax: TEST82.pinst59 %RB
  - PseudoInst: TEST82.pinst60
    ISA: TEST82.isa
    Inst: TEST82.inst60
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 60
    Syntax: TEST82.pinst60 %RB
  - PseudoInst: TEST82.pinst61
    ISA: TEST82.isa
    Inst: TEST82.inst61
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 61
    Syntax: TEST82.pinst61 %RB
  - PseudoInst: TEST82.pinst62
    ISA: TEST82.isa
    Inst: TEST82.inst62
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 62
    Syntax: TEST82.pinst62 %RB
  - PseudoInst: TEST82.pinst63
    ISA: TEST82.isa
    Inst: TEST82.inst63
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 63
    Syntax: TEST82.pinst63 %RB
  - PseudoInst: TEST82.pinst64
    ISA: TEST82.isa
    Inst: TEST82.inst64
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 64
    Syntax: TEST82.pinst64 %RB
  - PseudoInst: TEST82.pinst65
    ISA: TEST82.isa
    Inst: TEST82.inst65
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 65
    Syntax: TEST82.pinst65 %RB
  - PseudoInst: TEST82.pinst66
    ISA: TEST82.isa
    Inst: TEST82.inst66
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 66
    Syntax: TEST82.pinst66 %RB
  - PseudoInst: TEST82.pinst67
    ISA: TEST82.isa
    Inst: TEST82.inst67
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 67
    Syntax: TEST82.pinst67 %RB
  - PseudoInst: TEST82.pinst68
    ISA: TEST82.isa
    Inst: TEST82.inst68
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 68
    Syntax: TEST82.pinst68 %RB
  - PseudoInst: TEST82.pinst69
    ISA: TEST82.isa
    Inst: TEST82.inst69
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 69
    Syntax: TEST82.pinst69 %RB
  - PseudoInst: TEST82.pinst70
    ISA: TEST82.isa
    Inst: TEST82.inst70
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 70
    Syntax: TEST82.pinst70 %RB
  - PseudoInst: TEST82.pinst71
    ISA: TEST82.isa
    Inst: TEST82.inst71
    Encodings:
      - EncodingField: RA
        EncodingWidth: 8
        EncodingValue: 71
    Syntax: TEST82.pinst71 %RB
Caches:
  - Cache: TEST82.L2.cache
    Sets: 2
    Ways: 8
  - Cache: TEST82.core0.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST82.L2.cache
  - Cache: TEST82.core1.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST82.L2.cache
  - Cache: TEST82.core2.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST82.L2.cache
  - Cache: TEST82.core3.L1.cache
    Sets: 1
    Ways: 1
    SubLevel: TEST82.L2.cache
Comms:
  - Comm: TEST82.comm
    Type: NOC
    Width: 64
    Endpoints:
      []
Scratchpads:
  - Scratchpad: TEST82.0.spad
    MemSize: 1024
    RqstPorts: 1
    RspPorts: 1
    StartAddr: 34359739392
    Notes: scratchpad TEST82.0.spad
  - Scratchpad: TEST82.1.spad
    MemSize: 2048
    RqstPorts: 1
    RspPorts: 1
    StartAddr: 34359740416
    Notes: scratchpad TEST82.1.spad
  - Scratchpad: TEST82.2.spad
    MemSize: 3072
    RqstPorts: 1
    RspPorts: 1
    StartAddr: 34359741440
    Notes: scratchpad TEST82.2.spad
  - Scratchpad: TEST82.3.spad
    MemSize: 4096
    RqstPorts: 1
    RspPorts: 1
    StartAddr: 34359742464
    Notes: scratchpad TEST82.3.spad
MemoryControllers:
  - MemoryController: TEST82.0.mctrl
    Ports: 2
  - MemoryController: TEST82.1.mctrl
    Ports: 2
  - MemoryController: TEST82.2.mctrl
    Ports: 2
  - MemoryController: TEST82.3.mctrl
    Ports: 2
VTPControllers:
  - VTP: TEST82.vtp
Extensions:
  - Extension: TEST82.ext0
    Type: unknown
    Registers:
      - RegName: TEST82.ext0.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        TUSReg: false
        PCReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST82.ext0.regclass
        Registers:
          - TEST82.ext0.reg
    ISAs:
      - ISAName: TEST82.ext0.isa
    RTL: when( RA === 0x05){RT = RA << RB}
    RTLType: Verilog
  - Extension: TEST82.ext1
    Type: unknown
    Registers:
      - RegName: TEST82.ext1.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        TUSReg: false
        PCReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST82.ext1.regclass
        Registers:
          - TEST82.ext1.reg
    ISAs:
      - ISAName: TEST82.ext1.isa
    RTL: when( RA === 0x05){RT = RA << RB}
    RTLType: Verilog
  - Extension: TEST82.ext2
    Type: unknown
    Registers:
      - RegName: TEST82.ext2.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        TUSReg: false
        PCReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST82.ext2.regclass
        Registers:
          - TEST82.ext2.reg
    ISAs:
      - ISAName: TEST82.ext2.isa
    RTL: when( RA === 0x05){RT = RA << RB}
    RTLType: Verilog
  - Extension: TEST82.ext3
    Type: unknown
    Registers:
      - RegName: TEST82.ext3.reg
        Width: 64
        Index: 0
        IsFixedValue: false
        IsSIMD: false
        RWReg: false
        ROReg: false
        CSRReg: true
        AMSReg: false
        TUSReg: false
        PCReg: false
        Shared: false
    RegClasses:
      - RegisterClassName: TEST82.ext3.regclass
        Registers:
          - TEST82.ext3.reg
    ISAs:
      - ISAName: TEST82.ext3.isa
    RTL: when( RA === 0x05){RT = RA << RB}
    RTLType: Verilog
Cores:
  - Core: TEST82.core0
    ThreadUnits: 1
    Cache: TEST82.core0.L1.cache
    ISA: TEST82.isa
    RegisterClasses:
      - RegClass: TEST82.regclass
      - RegClass: TEST82.csrregclass
    Extensions:
      - Extension: TEST82.ext0
  - Core: TEST82.core1
    ThreadUnits: 2
    Cache: TEST82.core1.L1.cache
    ISA: TEST82.isa
    RegisterClasses:
      - RegClass: TEST82.regclass
      - RegClass: TEST82.csrregclass
    Extensions:
      - Extension: TEST82.ext1
  - Core: TEST82.core2
    ThreadUnits: 3
    Cache: TEST82.core2.L1.cache
    ISA: TEST82.isa
    RegisterClasses:
      - RegClass: TEST82.regclass
      - RegClass: TEST82.csrregclass
    Extensions:
      - Extension: TEST82.ext2
  - Core: TEST82.core3
    ThreadUnits: 4
    Cache: TEST82.core3.L1.cache
    ISA: TEST82.isa
    RegisterClasses:
      - RegClass: TEST82.regclass
      - RegClass: TEST82.csrregclass
    Extensions:
      - Extension: TEST82.ext3
Socs:
  - Soc: TEST82.soc
    Cores:
      - Core: TEST82.core0
      - Core: TEST82.core1
      - Core: TEST82.core2
      - Core: TEST82.core3