	component alt_pll_ip_core is
		port (
			refclk   : in  std_logic := 'X'; -- clk
			rst      : in  std_logic := 'X'; -- reset
			outclk_0 : out std_logic;        -- clk
			outclk_1 : out std_logic;        -- clk
			outclk_2 : out std_logic;        -- clk
			outclk_3 : out std_logic;        -- clk
			outclk_4 : out std_logic;        -- clk
			outclk_5 : out std_logic;        -- clk
			outclk_6 : out std_logic;        -- clk
			outclk_7 : out std_logic;        -- clk
			outclk_8 : out std_logic;        -- clk
			locked   : out std_logic         -- export
		);
	end component alt_pll_ip_core;

