Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Feb 10 11:32:39 2017
| Host         : Shinsekai running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.206        0.000                      0                10363       -1.594       -2.991                      4                10362        2.000        0.000                       0                  4597  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                          ------------         ----------      --------------
clk_dc                                                                                         {0.000 8.000}        16.000          62.500          
eth_refclk                                                                                     {0.000 4.000}        8.000           125.000         
  CLKFBIN_1                                                                                    {0.000 4.000}        8.000           125.000         
  I                                                                                            {0.000 16.000}       32.000          31.250          
infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXOUTCLK  {0.000 8.000}        16.000          62.500          
infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK  {0.000 8.000}        16.000          62.500          
  CLKFBIN                                                                                      {0.000 8.000}        16.000          62.500          
  clk125_ub                                                                                    {0.000 4.000}        8.000           125.000         
  clk62_5_ub                                                                                   {0.000 8.000}        16.000          62.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_dc                                                                                              13.320        0.000                      0                  474        0.066        0.000                      0                  474        7.600        0.000                       0                   260  
eth_refclk                                                                                           6.595        0.000                      0                   52        0.138        0.000                      0                   52        2.000        0.000                       0                    58  
  CLKFBIN_1                                                                                                                                                                                                                                      6.929        0.000                       0                     2  
  I                                                                                                 20.621        0.000                      0                 1276        0.107        0.000                      0                 1276       15.600        0.000                       0                   443  
infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK                                                                                                                                                    5.000        0.000                       0                     3  
  CLKFBIN                                                                                                                                                                                                                                       14.929        0.000                       0                     2  
  clk125_ub                                                                                          2.197        0.000                      0                 8246        0.058        0.000                      0                 8245        2.286        0.000                       0                  3697  
  clk62_5_ub                                                                                        13.805        0.000                      0                  161        0.138        0.000                      0                  161        7.600        0.000                       0                   132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
eth_refclk    clk_dc              1.572        0.000                      0                   23        1.682        0.000                      0                   23  
clk_dc        eth_refclk          6.782        0.000                      0                    1       -1.594       -1.594                      1                    1  
I             eth_refclk          3.193        0.000                      0                    1        1.634        0.000                      0                    1  
clk125_ub     eth_refclk          3.421        0.000                      0                    1        1.559        0.000                      0                    1  
eth_refclk    I                   2.730        0.000                      0                    2        0.114        0.000                      0                    2  
clk125_ub     I                   0.814        0.000                      0                   43       -0.540       -1.397                      3                   43  
eth_refclk    clk125_ub           4.810        0.000                      0                    1        0.328        0.000                      0                    1  
I             clk125_ub           0.206        0.000                      0                    6        1.660        0.000                      0                    6  
clk62_5_ub    clk125_ub           6.314        0.000                      0                   26        0.156        0.000                      0                   26  
clk125_ub     clk62_5_ub          6.238        0.000                      0                   22        0.140        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk125_ub          clk125_ub                5.880        0.000                      0                   17        0.785        0.000                      0                   17  
**async_default**  eth_refclk         clk_dc                   1.907        0.000                      0                   16        1.488        0.000                      0                   16  
**async_default**  eth_refclk         eth_refclk               5.593        0.000                      0                   28        0.747        0.000                      0                   28  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_dc
  To Clock:  clk_dc

Setup :            0  Failing Endpoints,  Worst Slack       13.320ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.320ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.372ns  (logic 0.416ns (17.535%)  route 1.956ns (82.465%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.503ns = ( 16.503 - 16.000 ) 
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.611     0.611    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X139Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y291       FDRE (Prop_fdre_C_Q)         0.204     0.815 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/Q
                         net (fo=6, routed)           0.380     1.196    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg__0[1]
    SLICE_X138Y291       LUT6 (Prop_lut6_I1_O)        0.126     1.322 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=3, routed)           0.732     2.054    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_time_cnt[6]_i_4__0
    SLICE_X142Y292       LUT6 (Prop_lut6_I1_O)        0.043     2.097 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.538     2.635    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/I3
    SLICE_X143Y290       LUT5 (Prop_lut5_I1_O)        0.043     2.678 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.306     2.984    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_1_sync_data_valid
    SLICE_X142Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.503    16.503    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.014    16.517    
                         clock uncertainty           -0.035    16.482    
    SLICE_X142Y289       FDRE (Setup_fdre_C_CE)      -0.178    16.304    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.304    
                         arrival time                          -2.984    
  -------------------------------------------------------------------
                         slack                                 13.320    

Slack (MET) :             13.378ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.352ns (15.117%)  route 1.977ns (84.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.652ns = ( 16.652 - 16.000 ) 
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.709     0.709    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.223     0.932 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=2, routed)           0.459     1.391    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X134Y294       LUT6 (Prop_lut6_I5_O)        0.043     1.434 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_10/O
                         net (fo=2, routed)           0.467     1.901    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_10
    SLICE_X136Y294       LUT6 (Prop_lut6_I2_O)        0.043     1.944 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.463     2.407    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_3
    SLICE_X136Y295       LUT6 (Prop_lut6_I0_O)        0.043     2.450 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=19, routed)          0.588     3.038    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1__0
    SLICE_X135Y297       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.652    16.652    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y297       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism              0.000    16.652    
                         clock uncertainty           -0.035    16.616    
    SLICE_X135Y297       FDRE (Setup_fdre_C_CE)      -0.201    16.415    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 13.378    

Slack (MET) :             13.378ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.352ns (15.117%)  route 1.977ns (84.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.652ns = ( 16.652 - 16.000 ) 
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.709     0.709    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.223     0.932 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=2, routed)           0.459     1.391    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X134Y294       LUT6 (Prop_lut6_I5_O)        0.043     1.434 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_10/O
                         net (fo=2, routed)           0.467     1.901    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_10
    SLICE_X136Y294       LUT6 (Prop_lut6_I2_O)        0.043     1.944 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.463     2.407    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_3
    SLICE_X136Y295       LUT6 (Prop_lut6_I0_O)        0.043     2.450 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=19, routed)          0.588     3.038    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1__0
    SLICE_X135Y297       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.652    16.652    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y297       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[17]/C
                         clock pessimism              0.000    16.652    
                         clock uncertainty           -0.035    16.616    
    SLICE_X135Y297       FDRE (Setup_fdre_C_CE)      -0.201    16.415    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 13.378    

Slack (MET) :             13.378ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.329ns  (logic 0.352ns (15.117%)  route 1.977ns (84.883%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.652ns = ( 16.652 - 16.000 ) 
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.709     0.709    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.223     0.932 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=2, routed)           0.459     1.391    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X134Y294       LUT6 (Prop_lut6_I5_O)        0.043     1.434 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_10/O
                         net (fo=2, routed)           0.467     1.901    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_10
    SLICE_X136Y294       LUT6 (Prop_lut6_I2_O)        0.043     1.944 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.463     2.407    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_3
    SLICE_X136Y295       LUT6 (Prop_lut6_I0_O)        0.043     2.450 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=19, routed)          0.588     3.038    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1__0
    SLICE_X135Y297       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.652    16.652    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y297       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[18]/C
                         clock pessimism              0.000    16.652    
                         clock uncertainty           -0.035    16.616    
    SLICE_X135Y297       FDRE (Setup_fdre_C_CE)      -0.201    16.415    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         16.415    
                         arrival time                          -3.038    
  -------------------------------------------------------------------
                         slack                                 13.378    

Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.352ns (15.691%)  route 1.891ns (84.309%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.589ns = ( 16.589 - 16.000 ) 
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.709     0.709    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.223     0.932 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=2, routed)           0.459     1.391    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X134Y294       LUT6 (Prop_lut6_I5_O)        0.043     1.434 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_10/O
                         net (fo=2, routed)           0.467     1.901    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_10
    SLICE_X136Y294       LUT6 (Prop_lut6_I2_O)        0.043     1.944 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.463     2.407    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_3
    SLICE_X136Y295       LUT6 (Prop_lut6_I0_O)        0.043     2.450 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=19, routed)          0.502     2.952    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1__0
    SLICE_X135Y296       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.589    16.589    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y296       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[12]/C
                         clock pessimism              0.029    16.618    
                         clock uncertainty           -0.035    16.582    
    SLICE_X135Y296       FDRE (Setup_fdre_C_CE)      -0.201    16.381    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         16.381    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.352ns (15.691%)  route 1.891ns (84.309%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.589ns = ( 16.589 - 16.000 ) 
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.709     0.709    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.223     0.932 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=2, routed)           0.459     1.391    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X134Y294       LUT6 (Prop_lut6_I5_O)        0.043     1.434 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_10/O
                         net (fo=2, routed)           0.467     1.901    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_10
    SLICE_X136Y294       LUT6 (Prop_lut6_I2_O)        0.043     1.944 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.463     2.407    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_3
    SLICE_X136Y295       LUT6 (Prop_lut6_I0_O)        0.043     2.450 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=19, routed)          0.502     2.952    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1__0
    SLICE_X135Y296       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.589    16.589    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y296       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[13]/C
                         clock pessimism              0.029    16.618    
                         clock uncertainty           -0.035    16.582    
    SLICE_X135Y296       FDRE (Setup_fdre_C_CE)      -0.201    16.381    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         16.381    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.352ns (15.691%)  route 1.891ns (84.309%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.589ns = ( 16.589 - 16.000 ) 
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.709     0.709    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.223     0.932 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=2, routed)           0.459     1.391    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X134Y294       LUT6 (Prop_lut6_I5_O)        0.043     1.434 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_10/O
                         net (fo=2, routed)           0.467     1.901    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_10
    SLICE_X136Y294       LUT6 (Prop_lut6_I2_O)        0.043     1.944 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.463     2.407    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_3
    SLICE_X136Y295       LUT6 (Prop_lut6_I0_O)        0.043     2.450 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=19, routed)          0.502     2.952    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1__0
    SLICE_X135Y296       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.589    16.589    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y296       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]/C
                         clock pessimism              0.029    16.618    
                         clock uncertainty           -0.035    16.582    
    SLICE_X135Y296       FDRE (Setup_fdre_C_CE)      -0.201    16.381    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         16.381    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.429ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.243ns  (logic 0.352ns (15.691%)  route 1.891ns (84.309%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.589ns = ( 16.589 - 16.000 ) 
    Source Clock Delay      (SCD):    0.709ns
    Clock Pessimism Removal (CPR):    0.029ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.709     0.709    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y293       FDRE (Prop_fdre_C_Q)         0.223     0.932 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]/Q
                         net (fo=2, routed)           0.459     1.391    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[3]
    SLICE_X134Y294       LUT6 (Prop_lut6_I5_O)        0.043     1.434 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_10/O
                         net (fo=2, routed)           0.467     1.901    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_10
    SLICE_X136Y294       LUT6 (Prop_lut6_I2_O)        0.043     1.944 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_3/O
                         net (fo=3, routed)           0.463     2.407    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_3
    SLICE_X136Y295       LUT6 (Prop_lut6_I0_O)        0.043     2.450 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter[0]_i_1__0/O
                         net (fo=19, routed)          0.502     2.952    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_counter[0]_i_1__0
    SLICE_X135Y296       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.589    16.589    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X135Y296       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[15]/C
                         clock pessimism              0.029    16.618    
                         clock uncertainty           -0.035    16.582    
    SLICE_X135Y296       FDRE (Setup_fdre_C_CE)      -0.201    16.381    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         16.381    
                         arrival time                          -2.952    
  -------------------------------------------------------------------
                         slack                                 13.429    

Slack (MET) :             13.439ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.416ns (17.717%)  route 1.932ns (82.283%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 16.635 - 16.000 ) 
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.611     0.611    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X139Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y291       FDRE (Prop_fdre_C_Q)         0.204     0.815 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/Q
                         net (fo=6, routed)           0.380     1.196    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg__0[1]
    SLICE_X138Y291       LUT6 (Prop_lut6_I1_O)        0.126     1.322 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=3, routed)           0.732     2.054    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_time_cnt[6]_i_4__0
    SLICE_X142Y292       LUT6 (Prop_lut6_I1_O)        0.043     2.097 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.538     2.635    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/I3
    SLICE_X143Y290       LUT5 (Prop_lut5_I1_O)        0.043     2.678 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.282     2.960    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_1_sync_data_valid
    SLICE_X143Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.635    16.635    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X143Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.000    16.635    
                         clock uncertainty           -0.035    16.599    
    SLICE_X143Y292       FDRE (Setup_fdre_C_CE)      -0.201    16.398    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.398    
                         arrival time                          -2.960    
  -------------------------------------------------------------------
                         slack                                 13.439    

Slack (MET) :             13.439ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_dc rise@16.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 0.416ns (17.717%)  route 1.932ns (82.283%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 16.635 - 16.000 ) 
    Source Clock Delay      (SCD):    0.611ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.611     0.611    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X139Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y291       FDRE (Prop_fdre_C_Q)         0.204     0.815 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/Q
                         net (fo=6, routed)           0.380     1.196    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg__0[1]
    SLICE_X138Y291       LUT6 (Prop_lut6_I1_O)        0.126     1.322 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt[6]_i_4__0/O
                         net (fo=3, routed)           0.732     2.054    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_wait_time_cnt[6]_i_4__0
    SLICE_X142Y292       LUT6 (Prop_lut6_I1_O)        0.043     2.097 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state[3]_i_4/O
                         net (fo=1, routed)           0.538     2.635    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/I3
    SLICE_X143Y290       LUT5 (Prop_lut5_I1_O)        0.043     2.678 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_data_valid/FSM_sequential_rx_state[3]_i_1/O
                         net (fo=4, routed)           0.282     2.960    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_1_sync_data_valid
    SLICE_X143Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.635    16.635    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X143Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                         clock pessimism              0.000    16.635    
                         clock uncertainty           -0.035    16.599    
    SLICE_X143Y292       FDRE (Setup_fdre_C_CE)      -0.201    16.398    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         16.398    
                         arrival time                          -2.960    
  -------------------------------------------------------------------
                         slack                                 13.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.214ns (53.406%)  route 0.187ns (46.594%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.892ns
    Source Clock Delay      (SCD):    0.711ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.711     0.711    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y288       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X133Y288       FDCE (Prop_fdce_C_Q)         0.178     0.889 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/Q
                         net (fo=9, routed)           0.187     1.076    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg__0[0]
    SLICE_X133Y290       LUT5 (Prop_lut5_I3_O)        0.036     1.112 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_i_1/O
                         net (fo=1, routed)           0.000     1.112    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_init_wait_done_i_1
    SLICE_X133Y290       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.892     0.892    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y290       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.000     0.892    
    SLICE_X133Y290       FDCE (Hold_fdce_C_D)         0.154     1.046    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.112    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_2ms_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.128ns (46.549%)  route 0.147ns (53.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.424ns
    Source Clock Delay      (SCD):    0.305ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.305     0.305    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y291       FDRE (Prop_fdre_C_Q)         0.100     0.405 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[9]/Q
                         net (fo=6, routed)           0.147     0.552    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[9]
    SLICE_X142Y291       LUT6 (Prop_lut6_I2_O)        0.028     0.580 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_2ms_i_1/O
                         net (fo=1, routed)           0.000     0.580    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_time_out_2ms_i_1
    SLICE_X142Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_2ms_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.424     0.424    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_2ms_reg/C
                         clock pessimism              0.000     0.424    
    SLICE_X142Y291       FDRE (Hold_fdre_C_D)         0.087     0.511    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_2ms_reg
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           0.580    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.128ns (36.628%)  route 0.221ns (63.372%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.205ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.438ns
    Source Clock Delay      (SCD):    0.233ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.233     0.233    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X145Y296       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y296       FDRE (Prop_fdre_C_Q)         0.100     0.333 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[0]/Q
                         net (fo=16, routed)          0.221     0.555    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter[0]
    SLICE_X143Y296       LUT5 (Prop_lut5_I3_O)        0.028     0.583 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.583    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_0[5]
    SLICE_X143Y296       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.438     0.438    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/independent_clock_bufg
    SLICE_X143Y296       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[5]/C
                         clock pessimism              0.000     0.438    
    SLICE_X143Y296       FDRE (Hold_fdre_C_D)         0.060     0.498    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rx_cdrlock_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.498    
                         arrival time                           0.583    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.253ns (69.947%)  route 0.109ns (30.053%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.264     0.264    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y292       FDRE (Prop_fdre_C_Q)         0.100     0.364 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]/Q
                         net (fo=4, routed)           0.109     0.473    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]
    SLICE_X141Y292       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.585 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.585    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_time_out_counter_reg[12]_i_1__0
    SLICE_X141Y293       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.626 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     0.626    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_7_time_out_counter_reg[16]_i_1__0
    SLICE_X141Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.464     0.464    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]/C
                         clock pessimism              0.000     0.464    
    SLICE_X141Y293       FDRE (Hold_fdre_C_D)         0.071     0.535    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.626    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.264ns (70.834%)  route 0.109ns (29.166%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.264     0.264    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y292       FDRE (Prop_fdre_C_Q)         0.100     0.364 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]/Q
                         net (fo=4, routed)           0.109     0.473    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]
    SLICE_X141Y292       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.585 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.585    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_time_out_counter_reg[12]_i_1__0
    SLICE_X141Y293       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     0.637 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     0.637    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_5_time_out_counter_reg[16]_i_1__0
    SLICE_X141Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.464     0.464    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[18]/C
                         clock pessimism              0.000     0.464    
    SLICE_X141Y293       FDRE (Hold_fdre_C_D)         0.071     0.535    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.637    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.214ns (45.177%)  route 0.260ns (54.823%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.849ns
    Source Clock Delay      (SCD):    0.635ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.635     0.635    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X143Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y292       FDRE (Prop_fdre_C_Q)         0.178     0.813 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[2]/Q
                         net (fo=19, routed)          0.260     1.073    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_state[2]
    SLICE_X144Y292       LUT5 (Prop_lut5_I0_O)        0.036     1.109 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_i_1/O
                         net (fo=1, routed)           0.000     1.109    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_check_tlock_max_i_1
    SLICE_X144Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.849     0.849    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X144Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/C
                         clock pessimism              0.000     0.849    
    SLICE_X144Y292       FDRE (Hold_fdre_C_D)         0.154     1.003    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         -1.003    
                         arrival time                           1.109    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.253ns (71.411%)  route 0.101ns (28.589%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.586ns
    Source Clock Delay      (SCD):    0.393ns
    Clock Pessimism Removal (CPR):    0.017ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.393     0.393    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X143Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y283       FDRE (Prop_fdre_C_Q)         0.100     0.493 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[3]/Q
                         net (fo=3, routed)           0.101     0.595    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[3]
    SLICE_X143Y283       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.707 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.707    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_adapt_wait_hw.adapt_count_reg[0]_i_2
    SLICE_X143Y284       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     0.748 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.748    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_7_adapt_wait_hw.adapt_count_reg[4]_i_1
    SLICE_X143Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.586     0.586    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X143Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]/C
                         clock pessimism             -0.017     0.569    
    SLICE_X143Y284       FDRE (Hold_fdre_C_D)         0.071     0.640    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_wait_hw.adapt_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.748    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.272ns (71.447%)  route 0.109ns (28.553%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.464ns
    Source Clock Delay      (SCD):    0.264ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.264     0.264    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y292       FDRE (Prop_fdre_C_Q)         0.100     0.364 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]/Q
                         net (fo=4, routed)           0.109     0.473    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[15]
    SLICE_X141Y292       CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.112     0.585 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.585    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_time_out_counter_reg[12]_i_1__0
    SLICE_X141Y293       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     0.645 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     0.645    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_6_time_out_counter_reg[16]_i_1__0
    SLICE_X141Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.464     0.464    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[17]/C
                         clock pessimism              0.000     0.464    
    SLICE_X141Y293       FDRE (Hold_fdre_C_D)         0.071     0.535    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.535    
                         arrival time                           0.645    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.333%)  route 0.150ns (50.667%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.481ns
    Source Clock Delay      (SCD):    0.376ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.376     0.376    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X136Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y292       FDRE (Prop_fdre_C_Q)         0.118     0.494 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/Q
                         net (fo=14, routed)          0.150     0.644    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/out[0]
    SLICE_X136Y291       LUT6 (Prop_lut6_I1_O)        0.028     0.672 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_cplllock/reset_time_out_i_1/O
                         net (fo=1, routed)           0.000     0.672    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_sync_cplllock
    SLICE_X136Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.481     0.481    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X136Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
                         clock pessimism             -0.008     0.473    
    SLICE_X136Y291       FDRE (Hold_fdre_C_D)         0.087     0.560    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         -0.560    
                         arrival time                           0.672    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.146ns (48.987%)  route 0.152ns (51.013%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.446ns
    Source Clock Delay      (SCD):    0.349ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.349     0.349    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X136Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y293       FDRE (Prop_fdre_C_Q)         0.118     0.467 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[3]/Q
                         net (fo=14, routed)          0.152     0.619    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_state[3]
    SLICE_X136Y292       LUT5 (Prop_lut5_I2_O)        0.028     0.647 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.647    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_FSM_sequential_tx_state[0]_i_1
    SLICE_X136Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.446     0.446    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X136Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.000     0.446    
    SLICE_X136Y292       FDRE (Hold_fdre_C_D)         0.087     0.533    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.533    
                         arrival time                           0.647    
  -------------------------------------------------------------------
                         slack                                  0.114    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_dc
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { infra/eth/decoupled_clk_reg/Q }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         16.000      14.462     GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     FDRE/C                        n/a            0.750         16.000      15.250     SLICE_X139Y291       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[1]/C
Min Period        n/a     FDRE/C                        n/a            0.750         16.000      15.250     SLICE_X139Y291       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_time_cnt_reg[4]/C
Min Period        n/a     FDCE/C                        n/a            0.750         16.000      15.250     SLICE_X133Y288       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
Min Period        n/a     FDCE/C                        n/a            0.750         16.000      15.250     SLICE_X133Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
Min Period        n/a     FDRE/C                        n/a            0.750         16.000      15.250     SLICE_X141Y294       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
Min Period        n/a     FDRE/C                        n/a            0.750         16.000      15.250     SLICE_X141Y294       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[3]/C
Min Period        n/a     FDRE/C                        n/a            0.750         16.000      15.250     SLICE_X142Y294       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[8]/C
Min Period        n/a     FDRE/C                        n/a            0.750         16.000      15.250     SLICE_X137Y284       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg2/C
Min Period        n/a     FDRE/C                        n/a            0.750         16.000      15.250     SLICE_X137Y284       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_TXRESETDONE/data_sync_reg3/C
Low Pulse Width   Slow    FDCE/C                        n/a            0.400         8.000       7.600      SLICE_X133Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         8.000       7.600      SLICE_X133Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X141Y294       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X141Y294       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X142Y294       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/mmcm_lock_count_reg[8]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X129Y288       infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X129Y287       infra/eth/phy/U0/transceiver_inst/reset_wtd_timer/counter_stg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X140Y295       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X140Y295       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         8.000       7.600      SLICE_X140Y295       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_mmcm_lock_reclocked/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X142Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
High Pulse Width  Slow    FDSE/C                        n/a            0.350         8.000       7.650      SLICE_X143Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_count_reset_reg/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X143Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X141Y290       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[5]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X141Y290       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[6]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X141Y290       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[7]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X141Y291       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X141Y291       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[8]/C
High Pulse Width  Slow    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X141Y291       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[9]/C
High Pulse Width  Fast    FDRE/C                        n/a            0.350         8.000       7.650      SLICE_X141Y291       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_counter_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.595ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.595ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.744ns (53.364%)  route 0.650ns (46.636%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y286       FDCE (Prop_fdce_C_Q)         0.223     5.232 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.650     5.882    infra/clocks/clkdiv/p_1_in
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.184 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    infra/clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.237 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.237    infra/clocks/clkdiv/cnt_reg[20]_i_1_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.403 r  infra/clocks/clkdiv/cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.403    infra/clocks/clkdiv/cnt_reg[24]_i_1_n_6
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y288       FDCE (Setup_fdce_C_D)        0.049    12.998    infra/clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -6.403    
  -------------------------------------------------------------------
                         slack                                  6.595    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.406ns  (logic 1.043ns (74.182%)  route 0.363ns (25.818%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 11.816 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.363     6.372    infra/clocks/clkdiv/rst_b
    SLICE_X130Y285       LUT3 (Prop_lut3_I1_O)        0.043     6.415 r  infra/clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     6.415    infra/clocks/clkdiv/d17_i_1_n_0
    SLICE_X130Y285       FDRE                                         r  infra/clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.270    11.816    infra/clocks/clkdiv/clk
    SLICE_X130Y285       FDRE                                         r  infra/clocks/clkdiv/d17_reg/C
                         clock pessimism              1.168    12.984    
                         clock uncertainty           -0.035    12.948    
    SLICE_X130Y285       FDRE (Setup_fdre_C_D)        0.064    13.012    infra/clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         13.012    
                         arrival time                          -6.415    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/d28_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.414ns  (logic 1.051ns (74.328%)  route 0.363ns (25.672%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 11.816 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.363     6.372    infra/clocks/clkdiv/rst_b
    SLICE_X130Y285       LUT3 (Prop_lut3_I1_O)        0.051     6.423 r  infra/clocks/clkdiv/d28_i_1/O
                         net (fo=1, routed)           0.000     6.423    infra/clocks/clkdiv/d28_i_1_n_0
    SLICE_X130Y285       FDRE                                         r  infra/clocks/clkdiv/d28_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.270    11.816    infra/clocks/clkdiv/clk
    SLICE_X130Y285       FDRE                                         r  infra/clocks/clkdiv/d28_reg/C
                         clock pessimism              1.168    12.984    
                         clock uncertainty           -0.035    12.948    
    SLICE_X130Y285       FDRE (Setup_fdre_C_D)        0.086    13.034    infra/clocks/clkdiv/d28_reg
  -------------------------------------------------------------------
                         required time                         13.034    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.612ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.377ns  (logic 0.727ns (52.789%)  route 0.650ns (47.211%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y286       FDCE (Prop_fdce_C_Q)         0.223     5.232 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.650     5.882    infra/clocks/clkdiv/p_1_in
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.184 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    infra/clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.237 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.237    infra/clocks/clkdiv/cnt_reg[20]_i_1_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.386 r  infra/clocks/clkdiv/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.386    infra/clocks/clkdiv/cnt_reg[24]_i_1_n_4
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y288       FDCE (Setup_fdce_C_D)        0.049    12.998    infra/clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -6.386    
  -------------------------------------------------------------------
                         slack                                  6.612    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.341ns  (logic 0.691ns (51.521%)  route 0.650ns (48.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y286       FDCE (Prop_fdce_C_Q)         0.223     5.232 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.650     5.882    infra/clocks/clkdiv/p_1_in
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.184 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    infra/clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.166     6.350 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.350    infra/clocks/clkdiv/cnt_reg[20]_i_1_n_6
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y287       FDCE (Setup_fdce_C_D)        0.049    12.998    infra/clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -6.350    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.689ns (51.449%)  route 0.650ns (48.551%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y286       FDCE (Prop_fdce_C_Q)         0.223     5.232 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.650     5.882    infra/clocks/clkdiv/p_1_in
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.184 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    infra/clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.237 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.237    infra/clocks/clkdiv/cnt_reg[20]_i_1_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.348 r  infra/clocks/clkdiv/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.348    infra/clocks/clkdiv/cnt_reg[24]_i_1_n_7
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y288       FDCE (Setup_fdce_C_D)        0.049    12.998    infra/clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.650ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.339ns  (logic 0.689ns (51.449%)  route 0.650ns (48.551%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y286       FDCE (Prop_fdce_C_Q)         0.223     5.232 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.650     5.882    infra/clocks/clkdiv/p_1_in
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.184 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    infra/clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.237 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.237    infra/clocks/clkdiv/cnt_reg[20]_i_1_n_0
    SLICE_X128Y288       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.348 r  infra/clocks/clkdiv/cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.348    infra/clocks/clkdiv/cnt_reg[24]_i_1_n_5
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y288       FDCE (Setup_fdce_C_D)        0.049    12.998    infra/clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -6.348    
  -------------------------------------------------------------------
                         slack                                  6.650    

Slack (MET) :             6.665ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.674ns (50.899%)  route 0.650ns (49.101%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y286       FDCE (Prop_fdce_C_Q)         0.223     5.232 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.650     5.882    infra/clocks/clkdiv/p_1_in
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.184 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    infra/clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     6.333 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.333    infra/clocks/clkdiv/cnt_reg[20]_i_1_n_4
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y287       FDCE (Setup_fdce_C_D)        0.049    12.998    infra/clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -6.333    
  -------------------------------------------------------------------
                         slack                                  6.665    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.636ns (49.448%)  route 0.650ns (50.552%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y286       FDCE (Prop_fdce_C_Q)         0.223     5.232 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.650     5.882    infra/clocks/clkdiv/p_1_in
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.184 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    infra/clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     6.295 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.295    infra/clocks/clkdiv/cnt_reg[20]_i_1_n_7
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[20]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y287       FDCE (Setup_fdce_C_D)        0.049    12.998    infra/clocks/clkdiv/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  6.703    

Slack (MET) :             6.703ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.286ns  (logic 0.636ns (49.448%)  route 0.650ns (50.552%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y286       FDCE (Prop_fdce_C_Q)         0.223     5.232 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.650     5.882    infra/clocks/clkdiv/p_1_in
    SLICE_X128Y286       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.302     6.184 r  infra/clocks/clkdiv/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.184    infra/clocks/clkdiv/cnt_reg[16]_i_1_n_0
    SLICE_X128Y287       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     6.295 r  infra/clocks/clkdiv/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.295    infra/clocks/clkdiv/cnt_reg[20]_i_1_n_5
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[22]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y287       FDCE (Setup_fdce_C_D)        0.049    12.998    infra/clocks/clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         12.998    
                         arrival time                          -6.295    
  -------------------------------------------------------------------
                         slack                                  6.703    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.650     1.659    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X138Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X138Y283       FDRE (Prop_fdre_C_Q)         0.107     1.766 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.054     1.819    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/D_0
    SLICE_X138Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.874     2.218    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X138Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2/C
                         clock pessimism             -0.559     1.659    
    SLICE_X138Y283       FDRE (Hold_fdre_C_D)         0.023     1.682    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 infra/clocks/nuke_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.157ns (75.600%)  route 0.051ns (24.400%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/nuke_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.091     1.748 r  infra/clocks/nuke_d2_reg/Q
                         net (fo=1, routed)           0.051     1.798    infra/clocks/nuke_d2
    SLICE_X129Y285       LUT2 (Prop_lut2_I0_O)        0.066     1.864 r  infra/clocks/rst_i_1/O
                         net (fo=1, routed)           0.000     1.864    infra/clocks/rst_i_1_n_0
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rst_reg/C
                         clock pessimism             -0.559     1.657    
    SLICE_X129Y285       FDRE (Hold_fdre_C_D)         0.060     1.717    infra/clocks/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/d17_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.128ns (49.912%)  route 0.128ns (50.088%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y286       FDCE (Prop_fdce_C_Q)         0.100     1.757 r  infra/clocks/clkdiv/cnt_reg[16]/Q
                         net (fo=2, routed)           0.128     1.885    infra/clocks/clkdiv/p_1_in
    SLICE_X130Y285       LUT3 (Prop_lut3_I0_O)        0.028     1.913 r  infra/clocks/clkdiv/d17_i_1/O
                         net (fo=1, routed)           0.000     1.913    infra/clocks/clkdiv/d17_i_1_n_0
    SLICE_X130Y285       FDRE                                         r  infra/clocks/clkdiv/d17_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clkdiv/clk
    SLICE_X130Y285       FDRE                                         r  infra/clocks/clkdiv/d17_reg/C
                         clock pessimism             -0.546     1.670    
    SLICE_X130Y285       FDRE (Hold_fdre_C_D)         0.087     1.757    infra/clocks/clkdiv/d17_reg
  -------------------------------------------------------------------
                         required time                         -1.757    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.650     1.659    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X142Y283       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y283       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.930 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.930    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[31]_srl32
    SLICE_X142Y283       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.874     2.218    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X142Y283       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.559     1.659    
    SLICE_X142Y283       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.758    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.651     1.660    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X142Y284       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y284       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.931 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.931    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[63]_srl32
    SLICE_X142Y284       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.875     2.219    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X142Y284       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.559     1.660    
    SLICE_X142Y284       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.759    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.218ns
    Source Clock Delay      (SCD):    1.659ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.650     1.659    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X142Y283       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y283       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.935 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.935    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllpd_wait_reg[63]_srl32
    SLICE_X142Y283       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.874     2.218    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X142Y283       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.559     1.659    
    SLICE_X142Y283       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.761    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.761    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.651     1.660    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X142Y284       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y284       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.936 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.936    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[95]_srl32
    SLICE_X142Y284       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.875     2.219    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X142Y284       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.559     1.660    
    SLICE_X142Y284       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.762    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.762    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.219ns
    Source Clock Delay      (SCD):    1.660ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.651     1.660    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X142Y284       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y284       SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.936 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.936    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/n_1_cpllreset_wait_reg[31]_srl32
    SLICE_X142Y284       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.875     2.219    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/lopt
    SLICE_X142Y284       SRLC32E                                      r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.559     1.660    
    SLICE_X142Y284       SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.754    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.754    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 infra/clocks/eth_done_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/eth_done_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.517%)  route 0.136ns (51.483%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/eth_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/eth_done_reg/Q
                         net (fo=2, routed)           0.136     1.892    infra/clocks/eth_done
    SLICE_X129Y285       LUT3 (Prop_lut3_I2_O)        0.028     1.920 r  infra/clocks/eth_done_i_1/O
                         net (fo=1, routed)           0.000     1.920    infra/clocks/eth_done0
    SLICE_X129Y285       FDRE                                         r  infra/clocks/eth_done_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/eth_done_reg/C
                         clock pessimism             -0.559     1.657    
    SLICE_X129Y285       FDRE (Hold_fdre_C_D)         0.060     1.717    infra/clocks/eth_done_reg
  -------------------------------------------------------------------
                         required time                         -1.717    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/d17_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/d17_d_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.118ns (48.595%)  route 0.125ns (51.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.559ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X130Y285       FDRE                                         r  infra/clocks/clkdiv/d17_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y285       FDRE (Prop_fdre_C_Q)         0.118     1.775 r  infra/clocks/clkdiv/d17_reg/Q
                         net (fo=3, routed)           0.125     1.899    infra/clocks/d17
    SLICE_X130Y285       FDRE                                         r  infra/clocks/d17_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clki_fr
    SLICE_X130Y285       FDRE                                         r  infra/clocks/d17_d_reg/C
                         clock pessimism             -0.559     1.657    
    SLICE_X130Y285       FDRE (Hold_fdre_C_D)         0.032     1.689    infra/clocks/d17_d_reg
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_refclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/GTREFCLK0
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y31       infra/eth/ibuf0_n_0_BUFG_collapsed_inst/I
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X0Y4     infra/eth/ibuf0/I
Min Period        n/a     MMCME2_ADV/CLKIN1        n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X130Y285       infra/clocks/clkdiv/d28_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X129Y285       infra/clocks/nuke_d2_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X129Y285       infra/clocks/nuke_d_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X138Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKIN1        n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X130Y286       infra/clocks/clkdiv/reset_gen/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y284       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y284       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y284       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y284       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Fast    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1        n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y6      infra/clocks/mmcm/CLKIN1
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X130Y286       infra/clocks/clkdiv/reset_gen/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y283       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y284       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y284       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y284       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X142Y284       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/cpllreset_wait_reg[95]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { infra/clocks/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         8.000       6.929      MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack       20.621ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             20.621ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        10.700ns  (logic 2.077ns (19.412%)  route 8.623ns (80.588%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.290ns = ( 39.290 - 32.000 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.470     8.875    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y57         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      1.800    10.675 r  slaves/slave5/reg_reg/DOADO[15]
                         net (fo=1, routed)           0.775    11.450    slaves/slave5/data[15]
    SLICE_X116Y286       LUT2 (Prop_lut2_I0_O)        0.053    11.503 r  slaves/slave5/ipbus_out[ipb_rdata][15]_INST_0/O
                         net (fo=1, routed)           0.548    12.052    slaves/fabric/ipb_from_slaves[5][ipb_rdata][15]
    SLICE_X114Y286       LUT6 (Prop_lut6_I5_O)        0.138    12.190 r  slaves/fabric/ipb_out[ipb_rdata][15]_INST_0/O
                         net (fo=2, routed)           0.690    12.880    infra/ipbus/trans/sm/ipb_in[ipb_rdata][15]
    SLICE_X112Y281       LUT5 (Prop_lut5_I4_O)        0.043    12.923 r  infra/ipbus/trans/sm/tx_data[15]_INST_0/O
                         net (fo=1, routed)           0.471    13.393    infra/ipbus/trans/iface/tx_data[15]
    SLICE_X112Y281       LUT5 (Prop_lut5_I0_O)        0.043    13.436 r  infra/ipbus/trans/iface/trans_out[wdata][15]_INST_0/O
                         net (fo=1, routed)           6.138    19.575    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[15]
    RAMB36_X5Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.296    39.290    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              1.534    40.824    
                         clock uncertainty           -0.085    40.739    
    RAMB36_X5Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.196    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         40.196    
                         arrival time                         -19.575    
  -------------------------------------------------------------------
                         slack                                 20.621    

Slack (MET) :             20.713ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        10.611ns  (logic 2.067ns (19.480%)  route 8.544ns (80.520%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.293ns = ( 39.293 - 32.000 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.470     8.875    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y57         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.800    10.675 r  slaves/slave5/reg_reg/DOADO[4]
                         net (fo=1, routed)           0.566    11.241    slaves/slave5/data[4]
    SLICE_X122Y285       LUT3 (Prop_lut3_I0_O)        0.047    11.288 r  slaves/slave5/ipbus_out[ipb_rdata][4]_INST_0/O
                         net (fo=1, routed)           0.729    12.017    slaves/fabric/ipb_from_slaves[5][ipb_rdata][4]
    SLICE_X108Y285       LUT6 (Prop_lut6_I5_O)        0.134    12.151 r  slaves/fabric/ipb_out[ipb_rdata][4]_INST_0/O
                         net (fo=2, routed)           0.577    12.728    infra/ipbus/trans/sm/ipb_in[ipb_rdata][4]
    SLICE_X108Y280       LUT5 (Prop_lut5_I4_O)        0.043    12.771 r  infra/ipbus/trans/sm/tx_data[4]_INST_0/O
                         net (fo=1, routed)           0.459    13.230    infra/ipbus/trans/iface/tx_data[4]
    SLICE_X108Y280       LUT5 (Prop_lut5_I0_O)        0.043    13.273 r  infra/ipbus/trans/iface/trans_out[wdata][4]_INST_0/O
                         net (fo=1, routed)           6.213    19.486    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[4]
    RAMB36_X5Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.299    39.293    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              1.534    40.827    
                         clock uncertainty           -0.085    40.742    
    RAMB36_X5Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.199    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         40.199    
                         arrival time                         -19.486    
  -------------------------------------------------------------------
                         slack                                 20.713    

Slack (MET) :             20.751ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        10.593ns  (logic 2.067ns (19.512%)  route 8.526ns (80.488%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.291ns = ( 39.291 - 32.000 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    1.556ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.470     8.875    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y57         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.800    10.675 r  slaves/slave5/reg_reg/DOADO[3]
                         net (fo=1, routed)           0.577    11.252    slaves/slave5/data[3]
    SLICE_X122Y287       LUT3 (Prop_lut3_I0_O)        0.047    11.299 r  slaves/slave5/ipbus_out[ipb_rdata][3]_INST_0/O
                         net (fo=1, routed)           0.699    11.998    slaves/fabric/ipb_from_slaves[5][ipb_rdata][3]
    SLICE_X112Y285       LUT6 (Prop_lut6_I5_O)        0.134    12.132 r  slaves/fabric/ipb_out[ipb_rdata][3]_INST_0/O
                         net (fo=2, routed)           0.705    12.836    infra/ipbus/trans/sm/ipb_in[ipb_rdata][3]
    SLICE_X112Y280       LUT6 (Prop_lut6_I0_O)        0.043    12.879 r  infra/ipbus/trans/sm/tx_data[3]_INST_0/O
                         net (fo=1, routed)           0.473    13.353    infra/ipbus/trans/iface/tx_data[3]
    SLICE_X112Y280       LUT5 (Prop_lut5_I0_O)        0.043    13.396 r  infra/ipbus/trans/iface/trans_out[wdata][3]_INST_0/O
                         net (fo=1, routed)           6.073    19.468    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[3]
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.297    39.291    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.556    40.847    
                         clock uncertainty           -0.085    40.762    
    RAMB36_X4Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.219    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         40.219    
                         arrival time                         -19.468    
  -------------------------------------------------------------------
                         slack                                 20.751    

Slack (MET) :             20.753ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        10.619ns  (logic 1.991ns (18.750%)  route 8.628ns (81.250%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.290ns = ( 39.290 - 32.000 ) 
    Source Clock Delay      (SCD):    8.824ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.419     8.824    infra/ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X3Y52         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y52         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800    10.624 r  infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/DOBDO[1]
                         net (fo=2, routed)           1.133    11.757    infra/ipbus/trans/iface/trans_in[rdata][13]
    SLICE_X105Y276       LUT3 (Prop_lut3_I0_O)        0.054    11.811 r  infra/ipbus/trans/iface/rx_data[13]_INST_0/O
                         net (fo=9, routed)           1.401    13.212    infra/ipbus/trans/iface/rx_data[13]
    SLICE_X112Y280       LUT5 (Prop_lut5_I4_O)        0.137    13.349 r  infra/ipbus/trans/iface/trans_out[wdata][13]_INST_0/O
                         net (fo=1, routed)           6.094    19.443    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[13]
    RAMB36_X5Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.296    39.290    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              1.534    40.824    
                         clock uncertainty           -0.085    40.739    
    RAMB36_X5Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.196    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         40.196    
                         arrival time                         -19.443    
  -------------------------------------------------------------------
                         slack                                 20.753    

Slack (MET) :             20.772ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        10.548ns  (logic 1.972ns (18.696%)  route 8.576ns (81.304%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.289ns = ( 39.289 - 32.000 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.470     8.875    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y57         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      1.800    10.675 r  slaves/slave5/reg_reg/DOADO[28]
                         net (fo=1, routed)           0.694    11.369    slaves/slave5/data[28]
    SLICE_X121Y285       LUT2 (Prop_lut2_I1_O)        0.043    11.412 r  slaves/slave5/ipbus_out[ipb_rdata][28]_INST_0/O
                         net (fo=1, routed)           0.639    12.051    slaves/fabric/ipb_from_slaves[5][ipb_rdata][28]
    SLICE_X114Y286       LUT6 (Prop_lut6_I5_O)        0.043    12.094 r  slaves/fabric/ipb_out[ipb_rdata][28]_INST_0/O
                         net (fo=2, routed)           0.672    12.766    infra/ipbus/trans/sm/ipb_in[ipb_rdata][28]
    SLICE_X111Y278       LUT5 (Prop_lut5_I4_O)        0.043    12.809 r  infra/ipbus/trans/sm/tx_data[28]_INST_0/O
                         net (fo=1, routed)           0.455    13.264    infra/ipbus/trans/iface/tx_data[28]
    SLICE_X111Y278       LUT5 (Prop_lut5_I0_O)        0.043    13.307 r  infra/ipbus/trans/iface/trans_out[wdata][28]_INST_0/O
                         net (fo=1, routed)           6.116    19.423    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[28]
    RAMB36_X4Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.295    39.289    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              1.534    40.823    
                         clock uncertainty           -0.085    40.738    
    RAMB36_X4Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.195    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         40.195    
                         arrival time                         -19.423    
  -------------------------------------------------------------------
                         slack                                 20.772    

Slack (MET) :             20.804ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        10.467ns  (logic 1.972ns (18.840%)  route 8.495ns (81.160%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.240ns = ( 39.240 - 32.000 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.470     8.875    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y57         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[27])
                                                      1.800    10.675 r  slaves/slave5/reg_reg/DOADO[27]
                         net (fo=1, routed)           0.580    11.256    slaves/slave5/data[27]
    SLICE_X122Y287       LUT2 (Prop_lut2_I1_O)        0.043    11.299 r  slaves/slave5/ipbus_out[ipb_rdata][27]_INST_0/O
                         net (fo=1, routed)           0.629    11.927    slaves/fabric/ipb_from_slaves[5][ipb_rdata][27]
    SLICE_X110Y287       LUT6 (Prop_lut6_I5_O)        0.043    11.970 r  slaves/fabric/ipb_out[ipb_rdata][27]_INST_0/O
                         net (fo=2, routed)           0.773    12.743    infra/ipbus/trans/sm/ipb_in[ipb_rdata][27]
    SLICE_X107Y279       LUT5 (Prop_lut5_I4_O)        0.043    12.786 r  infra/ipbus/trans/sm/tx_data[27]_INST_0/O
                         net (fo=1, routed)           0.456    13.242    infra/ipbus/trans/iface/tx_data[27]
    SLICE_X104Y279       LUT5 (Prop_lut5_I0_O)        0.043    13.285 r  infra/ipbus/trans/iface/trans_out[wdata][27]_INST_0/O
                         net (fo=1, routed)           6.057    19.342    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[27]
    RAMB36_X3Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.246    39.240    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X3Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              1.534    40.774    
                         clock uncertainty           -0.085    40.689    
    RAMB36_X3Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    40.146    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         40.146    
                         arrival time                         -19.342    
  -------------------------------------------------------------------
                         slack                                 20.804    

Slack (MET) :             20.829ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        10.491ns  (logic 1.972ns (18.797%)  route 8.519ns (81.203%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.289ns = ( 39.289 - 32.000 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.470     8.875    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y57         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[29])
                                                      1.800    10.675 r  slaves/slave5/reg_reg/DOADO[29]
                         net (fo=1, routed)           0.669    11.345    slaves/slave5/data[29]
    SLICE_X122Y287       LUT2 (Prop_lut2_I1_O)        0.043    11.388 r  slaves/slave5/ipbus_out[ipb_rdata][29]_INST_0/O
                         net (fo=1, routed)           0.578    11.966    slaves/fabric/ipb_from_slaves[5][ipb_rdata][29]
    SLICE_X109Y287       LUT6 (Prop_lut6_I5_O)        0.043    12.009 r  slaves/fabric/ipb_out[ipb_rdata][29]_INST_0/O
                         net (fo=2, routed)           0.689    12.697    infra/ipbus/trans/sm/ipb_in[ipb_rdata][29]
    SLICE_X107Y276       LUT5 (Prop_lut5_I4_O)        0.043    12.740 r  infra/ipbus/trans/sm/tx_data[29]_INST_0/O
                         net (fo=1, routed)           0.528    13.268    infra/ipbus/trans/iface/tx_data[29]
    SLICE_X106Y276       LUT5 (Prop_lut5_I0_O)        0.043    13.311 r  infra/ipbus/trans/iface/trans_out[wdata][29]_INST_0/O
                         net (fo=1, routed)           6.055    19.366    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[29]
    RAMB36_X4Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.295    39.289    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              1.534    40.823    
                         clock uncertainty           -0.085    40.738    
    RAMB36_X4Y53         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.195    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         40.195    
                         arrival time                         -19.366    
  -------------------------------------------------------------------
                         slack                                 20.829    

Slack (MET) :             20.850ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        10.494ns  (logic 2.071ns (19.735%)  route 8.423ns (80.265%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.291ns = ( 39.291 - 32.000 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    1.556ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.470     8.875    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y57         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800    10.675 r  slaves/slave5/reg_reg/DOADO[1]
                         net (fo=1, routed)           0.701    11.376    slaves/slave5/data[1]
    SLICE_X121Y286       LUT3 (Prop_lut3_I0_O)        0.049    11.425 r  slaves/slave5/ipbus_out[ipb_rdata][1]_INST_0/O
                         net (fo=1, routed)           0.397    11.821    slaves/fabric/ipb_from_slaves[5][ipb_rdata][1]
    SLICE_X113Y286       LUT6 (Prop_lut6_I5_O)        0.136    11.957 r  slaves/fabric/ipb_out[ipb_rdata][1]_INST_0/O
                         net (fo=2, routed)           0.679    12.636    infra/ipbus/trans/sm/ipb_in[ipb_rdata][1]
    SLICE_X113Y280       LUT5 (Prop_lut5_I4_O)        0.043    12.679 r  infra/ipbus/trans/sm/tx_data[1]_INST_0/O
                         net (fo=1, routed)           0.344    13.023    infra/ipbus/trans/iface/tx_data[1]
    SLICE_X113Y280       LUT5 (Prop_lut5_I0_O)        0.043    13.066 r  infra/ipbus/trans/iface/trans_out[wdata][1]_INST_0/O
                         net (fo=1, routed)           6.303    19.369    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[1]
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.297    39.291    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              1.556    40.847    
                         clock uncertainty           -0.085    40.762    
    RAMB36_X4Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    40.219    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         40.219    
                         arrival time                         -19.369    
  -------------------------------------------------------------------
                         slack                                 20.850    

Slack (MET) :             20.863ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        10.460ns  (logic 1.886ns (18.030%)  route 8.574ns (81.970%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.295ns = ( 39.295 - 32.000 ) 
    Source Clock Delay      (SCD):    8.878ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.473     8.878    infra/ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X4Y51         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y51         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800    10.678 r  infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/DOBDO[0]
                         net (fo=2, routed)           1.229    11.907    infra/ipbus/trans/iface/trans_in[rdata][8]
    SLICE_X104Y270       LUT3 (Prop_lut3_I0_O)        0.043    11.950 r  infra/ipbus/trans/iface/rx_data[8]_INST_0/O
                         net (fo=9, routed)           1.157    13.107    infra/ipbus/trans/iface/rx_data[8]
    SLICE_X110Y281       LUT5 (Prop_lut5_I4_O)        0.043    13.150 r  infra/ipbus/trans/iface/trans_out[wdata][8]_INST_0/O
                         net (fo=1, routed)           6.189    19.338    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[8]
    RAMB36_X5Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.301    39.295    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              1.534    40.829    
                         clock uncertainty           -0.085    40.744    
    RAMB36_X5Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    40.201    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         40.201    
                         arrival time                         -19.338    
  -------------------------------------------------------------------
                         slack                                 20.863    

Slack (MET) :             20.919ns  (required time - arrival time)
  Source:                 slaves/slave5/reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.000ns  (I rise@32.000ns - I rise@0.000ns)
  Data Path Delay:        10.400ns  (logic 1.972ns (18.961%)  route 8.428ns (81.039%))
  Logic Levels:           4  (LUT2=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 39.288 - 32.000 ) 
    Source Clock Delay      (SCD):    8.875ns
    Clock Pessimism Removal (CPR):    1.534ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.470     8.875    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y57         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      1.800    10.675 r  slaves/slave5/reg_reg/DOADO[22]
                         net (fo=1, routed)           0.813    11.488    slaves/slave5/data[22]
    SLICE_X112Y285       LUT2 (Prop_lut2_I1_O)        0.043    11.531 r  slaves/slave5/ipbus_out[ipb_rdata][22]_INST_0/O
                         net (fo=1, routed)           0.459    11.991    slaves/fabric/ipb_from_slaves[5][ipb_rdata][22]
    SLICE_X110Y285       LUT6 (Prop_lut6_I5_O)        0.043    12.034 r  slaves/fabric/ipb_out[ipb_rdata][22]_INST_0/O
                         net (fo=2, routed)           0.553    12.587    infra/ipbus/trans/sm/ipb_in[ipb_rdata][22]
    SLICE_X107Y278       LUT5 (Prop_lut5_I4_O)        0.043    12.630 r  infra/ipbus/trans/sm/tx_data[22]_INST_0/O
                         net (fo=1, routed)           0.450    13.080    infra/ipbus/trans/iface/tx_data[22]
    SLICE_X107Y278       LUT5 (Prop_lut5_I0_O)        0.043    13.123 r  infra/ipbus/trans/iface/trans_out[wdata][22]_INST_0/O
                         net (fo=1, routed)           6.152    19.275    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[22]
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.294    39.288    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              1.534    40.822    
                         clock uncertainty           -0.085    40.737    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    40.194    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         40.194    
                         arrival time                         -19.275    
  -------------------------------------------------------------------
                         slack                                 20.919    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.118ns (35.205%)  route 0.217ns (64.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.646     3.448    slaves/slave5/clk
    SLICE_X122Y285       FDRE                                         r  slaves/slave5/ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X122Y285       FDRE (Prop_fdre_C_Q)         0.118     3.566 r  slaves/slave5/ptr_reg[4]/Q
                         net (fo=5, routed)           0.217     3.783    slaves/slave5/ptr_reg__0[4]
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.903     4.369    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.876     3.493    
    RAMB36_X4Y57         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     3.676    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.783    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.302ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.877ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.612     3.414    infra/ipbus/trans/sm/clk
    SLICE_X107Y280       FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y280       FDRE (Prop_fdre_C_Q)         0.100     3.514 r  infra/ipbus/trans/sm/rmw_coeff_reg[0]/Q
                         net (fo=1, routed)           0.083     3.596    infra/ipbus/trans/sm/rmw_coeff[0]
    SLICE_X106Y280       LUT5 (Prop_lut5_I4_O)        0.028     3.624 r  infra/ipbus/trans/sm/rmw_result[0]_i_1/O
                         net (fo=1, routed)           0.000     3.624    infra/ipbus/trans/sm/rmw_result[0]
    SLICE_X106Y280       FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.835     4.302    infra/ipbus/trans/sm/clk
    SLICE_X106Y280       FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[0]/C
                         clock pessimism             -0.877     3.425    
    SLICE_X106Y280       FDRE (Hold_fdre_C_D)         0.087     3.512    infra/ipbus/trans/sm/rmw_result_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.512    
                         arrival time                           3.624    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.091ns (29.426%)  route 0.218ns (70.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.646     3.448    slaves/slave5/clk
    SLICE_X123Y285       FDRE                                         r  slaves/slave5/ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y285       FDRE (Prop_fdre_C_Q)         0.091     3.539 r  slaves/slave5/ptr_reg[6]/Q
                         net (fo=6, routed)           0.218     3.757    slaves/slave5/ptr_reg__0[6]
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.903     4.369    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.876     3.493    
    RAMB36_X4Y57         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.145     3.638    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.638    
                         arrival time                           3.757    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.100ns (27.407%)  route 0.265ns (72.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.339ns
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.617     3.419    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X109Y263       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y263       FDRE (Prop_fdre_C_Q)         0.100     3.519 r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_reg[0]/Q
                         net (fo=8, routed)           0.265     3.783    infra/ipbus/udp_if/ipbus_rx_ram/rx_addrb[9]
    RAMB36_X3Y52         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.873     4.339    infra/ipbus/udp_if/ipbus_rx_ram/clk
    RAMB36_X3Y52         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1/CLKBWRCLK
                         clock pessimism             -0.858     3.481    
    RAMB36_X3Y52         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     3.664    infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_1
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           3.783    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.100ns (28.331%)  route 0.253ns (71.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.646     3.448    slaves/slave5/clk
    SLICE_X123Y285       FDRE                                         r  slaves/slave5/ptr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y285       FDRE (Prop_fdre_C_Q)         0.100     3.548 r  slaves/slave5/ptr_reg[5]/Q
                         net (fo=4, routed)           0.253     3.801    slaves/slave5/ptr_reg__0[5]
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.903     4.369    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.876     3.493    
    RAMB36_X4Y57         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     3.676    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.801    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.146ns (73.913%)  route 0.052ns (26.087%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.310ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    0.879ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.618     3.420    infra/ipbus/trans/sm/clk
    SLICE_X104Y289       FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y289       FDRE (Prop_fdre_C_Q)         0.118     3.538 r  infra/ipbus/trans/sm/rmw_coeff_reg[9]/Q
                         net (fo=1, routed)           0.052     3.589    infra/ipbus/trans/sm/rmw_coeff[9]
    SLICE_X105Y289       LUT5 (Prop_lut5_I4_O)        0.028     3.617 r  infra/ipbus/trans/sm/rmw_result[9]_i_1/O
                         net (fo=1, routed)           0.000     3.617    infra/ipbus/trans/sm/rmw_result[9]
    SLICE_X105Y289       FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.843     4.310    infra/ipbus/trans/sm/clk
    SLICE_X105Y289       FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[9]/C
                         clock pessimism             -0.879     3.431    
    SLICE_X105Y289       FDRE (Hold_fdre_C_D)         0.060     3.491    infra/ipbus/trans/sm/rmw_result_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.491    
                         arrival time                           3.617    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/rmw_coeff_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/trans/sm/rmw_result_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.146ns (73.540%)  route 0.053ns (26.459%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.307ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.878ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.616     3.418    infra/ipbus/trans/sm/clk
    SLICE_X106Y286       FDRE                                         r  infra/ipbus/trans/sm/rmw_coeff_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y286       FDRE (Prop_fdre_C_Q)         0.118     3.536 r  infra/ipbus/trans/sm/rmw_coeff_reg[26]/Q
                         net (fo=1, routed)           0.053     3.588    infra/ipbus/trans/sm/rmw_coeff[26]
    SLICE_X107Y286       LUT5 (Prop_lut5_I4_O)        0.028     3.616 r  infra/ipbus/trans/sm/rmw_result[26]_i_1/O
                         net (fo=1, routed)           0.000     3.616    infra/ipbus/trans/sm/rmw_result[26]
    SLICE_X107Y286       FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.840     4.307    infra/ipbus/trans/sm/clk
    SLICE_X107Y286       FDRE                                         r  infra/ipbus/trans/sm/rmw_result_reg[26]/C
                         clock pessimism             -0.878     3.429    
    SLICE_X107Y286       FDRE (Hold_fdre_C_D)         0.060     3.489    infra/ipbus/trans/sm/rmw_result_reg[26]
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.616    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 slaves/slave5/ptr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave5/reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.100ns (28.000%)  route 0.257ns (72.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.369ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.876ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.646     3.448    slaves/slave5/clk
    SLICE_X123Y286       FDRE                                         r  slaves/slave5/ptr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y286       FDRE (Prop_fdre_C_Q)         0.100     3.548 r  slaves/slave5/ptr_reg[7]/Q
                         net (fo=5, routed)           0.257     3.805    slaves/slave5/ptr_reg__0[7]
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.903     4.369    slaves/slave5/clk
    RAMB36_X4Y57         RAMB36E1                                     r  slaves/slave5/reg_reg/CLKARDCLK
                         clock pessimism             -0.876     3.493    
    RAMB36_X4Y57         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.676    slaves/slave5/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.676    
                         arrival time                           3.805    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave4/reg_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.118ns (31.347%)  route 0.258ns (68.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.339ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.616     3.418    infra/ipbus/trans/sm/clk
    SLICE_X106Y284       FDRE                                         r  infra/ipbus/trans/sm/addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y284       FDRE (Prop_fdre_C_Q)         0.118     3.536 r  infra/ipbus/trans/sm/addr_reg[7]/Q
                         net (fo=2, routed)           0.258     3.794    slaves/slave4/ipbus_in[ipb_addr][7]
    RAMB36_X3Y57         RAMB36E1                                     r  slaves/slave4/reg_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.873     4.339    slaves/slave4/clk
    RAMB36_X3Y57         RAMB36E1                                     r  slaves/slave4/reg_reg/CLKARDCLK
                         clock pessimism             -0.858     3.481    
    RAMB36_X3Y57         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     3.664    slaves/slave4/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           3.794    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            slaves/slave4/reg_reg/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.118ns (31.197%)  route 0.260ns (68.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.339ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.858ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.616     3.418    infra/ipbus/trans/sm/clk
    SLICE_X106Y284       FDRE                                         r  infra/ipbus/trans/sm/addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y284       FDRE (Prop_fdre_C_Q)         0.118     3.536 r  infra/ipbus/trans/sm/addr_reg[9]/Q
                         net (fo=2, routed)           0.260     3.796    slaves/slave4/ipbus_in[ipb_addr][9]
    RAMB36_X3Y57         RAMB36E1                                     r  slaves/slave4/reg_reg/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.873     4.339    slaves/slave4/clk
    RAMB36_X3Y57         RAMB36E1                                     r  slaves/slave4/reg_reg/CLKARDCLK
                         clock pessimism             -0.858     3.481    
    RAMB36_X3Y57         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     3.664    slaves/slave4/reg_reg
  -------------------------------------------------------------------
                         required time                         -3.664    
                         arrival time                           3.796    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I
Waveform(ns):       { 0.000 16.000 }
Period(ns):         32.000
Sources:            { infra/clocks/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X3Y55     infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X4Y55     infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X3Y54     infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X5Y56     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X5Y54     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X4Y51     infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         32.000      30.161     RAMB36_X3Y53     infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X4Y56     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X5Y55     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         32.000      30.161     RAMB36_X3Y56     infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       32.000      181.360    MMCME2_ADV_X0Y6  infra/clocks/mmcm/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X123Y285   slaves/slave5/ptr_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X122Y288   infra/clocks/rctr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X122Y288   infra/clocks/rctr_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X122Y288   infra/clocks/rctr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X122Y288   infra/clocks/rctr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X106Y286   infra/ipbus/trans/sm/rmw_coeff_reg[31]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X108Y269   infra/ipbus/udp_if/clock_crossing_if/pkt_rdy_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X116Y282   infra/ipbus/trans/sm/timer_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X116Y282   infra/ipbus/trans/sm/timer_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         16.000      15.600     SLICE_X104Y279   infra/ipbus/trans/iface/hlen_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.350         16.000      15.650     SLICE_X117Y278   infra/ipbus/trans/iface/waddr_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.000      15.650     SLICE_X103Y286   slaves/slave4/slaves/slave4/reg_reg_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.350         16.000      15.650     SLICE_X103Y286   slaves/slave4/slaves/slave4/reg_reg_cooolgate_en_gate_26_cooolDelFlop/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X117Y278   infra/ipbus/trans/iface/waddr_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X117Y278   infra/ipbus/trans/iface/waddr_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X117Y278   infra/ipbus/trans/iface/waddr_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X117Y279   infra/ipbus/trans/iface/waddr_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X117Y279   infra/ipbus/trans/iface/waddr_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X117Y279   infra/ipbus/trans/iface/waddr_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         16.000      15.650     SLICE_X117Y279   infra/ipbus/trans/iface/waddr_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
  To Clock:  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424         16.000      13.576     GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
Min Period        n/a     BUFH/I                  n/a            1.409         16.000      14.592     BUFHCE_X0Y71         infra/eth/bufh_tx/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            3.000         8.000       5.000      MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       14.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { infra/eth/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y5  infra/eth/mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y5  infra/eth/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       16.000      84.000     MMCME2_ADV_X0Y5  infra/eth/mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y5  infra/eth/mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  clk125_ub

Setup :            0  Failing Endpoints,  Worst Slack        2.197ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][10]/R
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.223ns (4.161%)  route 5.136ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 11.087 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659     3.489    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y284       FDRE (Prop_fdre_C_Q)         0.223     3.712 r  infra/clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.136     8.848    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X121Y252       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.572    11.087    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X121Y252       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][10]/C
                         clock pessimism              0.315    11.402    
                         clock uncertainty           -0.053    11.349    
    SLICE_X121Y252       FDRE (Setup_fdre_C_R)       -0.304    11.045    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][10]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][12]/R
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.223ns (4.161%)  route 5.136ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 11.087 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659     3.489    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y284       FDRE (Prop_fdre_C_Q)         0.223     3.712 r  infra/clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.136     8.848    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X121Y252       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.572    11.087    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X121Y252       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][12]/C
                         clock pessimism              0.315    11.402    
                         clock uncertainty           -0.053    11.349    
    SLICE_X121Y252       FDRE (Setup_fdre_C_R)       -0.304    11.045    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][12]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][13]/R
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.359ns  (logic 0.223ns (4.161%)  route 5.136ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 11.087 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659     3.489    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y284       FDRE (Prop_fdre_C_Q)         0.223     3.712 r  infra/clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.136     8.848    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X121Y252       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.572    11.087    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X121Y252       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][13]/C
                         clock pessimism              0.315    11.402    
                         clock uncertainty           -0.053    11.349    
    SLICE_X121Y252       FDRE (Setup_fdre_C_R)       -0.304    11.045    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[14][13]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  2.197    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][0]/R
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.223ns (4.161%)  route 5.137ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 11.087 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659     3.489    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y284       FDRE (Prop_fdre_C_Q)         0.223     3.712 r  infra/clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.137     8.849    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.572    11.087    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][0]/C
                         clock pessimism              0.315    11.402    
                         clock uncertainty           -0.053    11.349    
    SLICE_X118Y251       FDRE (Setup_fdre_C_R)       -0.281    11.068    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][0]
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][10]/R
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.223ns (4.161%)  route 5.137ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 11.087 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659     3.489    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y284       FDRE (Prop_fdre_C_Q)         0.223     3.712 r  infra/clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.137     8.849    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.572    11.087    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][10]/C
                         clock pessimism              0.315    11.402    
                         clock uncertainty           -0.053    11.349    
    SLICE_X118Y251       FDRE (Setup_fdre_C_R)       -0.281    11.068    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][10]
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][11]/R
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.223ns (4.161%)  route 5.137ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 11.087 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659     3.489    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y284       FDRE (Prop_fdre_C_Q)         0.223     3.712 r  infra/clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.137     8.849    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.572    11.087    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][11]/C
                         clock pessimism              0.315    11.402    
                         clock uncertainty           -0.053    11.349    
    SLICE_X118Y251       FDRE (Setup_fdre_C_R)       -0.281    11.068    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][11]
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][3]/R
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.223ns (4.161%)  route 5.137ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 11.087 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659     3.489    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y284       FDRE (Prop_fdre_C_Q)         0.223     3.712 r  infra/clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.137     8.849    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.572    11.087    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][3]/C
                         clock pessimism              0.315    11.402    
                         clock uncertainty           -0.053    11.349    
    SLICE_X118Y251       FDRE (Setup_fdre_C_R)       -0.281    11.068    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][3]
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][4]/R
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.223ns (4.161%)  route 5.137ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 11.087 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659     3.489    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y284       FDRE (Prop_fdre_C_Q)         0.223     3.712 r  infra/clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.137     8.849    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.572    11.087    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][4]/C
                         clock pessimism              0.315    11.402    
                         clock uncertainty           -0.053    11.349    
    SLICE_X118Y251       FDRE (Setup_fdre_C_R)       -0.281    11.068    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][4]
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][7]/R
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.223ns (4.161%)  route 5.137ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 11.087 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659     3.489    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y284       FDRE (Prop_fdre_C_Q)         0.223     3.712 r  infra/clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.137     8.849    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.572    11.087    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][7]/C
                         clock pessimism              0.315    11.402    
                         clock uncertainty           -0.053    11.349    
    SLICE_X118Y251       FDRE (Setup_fdre_C_R)       -0.281    11.068    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][7]
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  2.220    

Slack (MET) :             2.220ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][8]/R
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.360ns  (logic 0.223ns (4.161%)  route 5.137ns (95.839%))
  Logic Levels:           0  
  Clock Path Skew:        -0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.087ns = ( 11.087 - 8.000 ) 
    Source Clock Delay      (SCD):    3.489ns
    Clock Pessimism Removal (CPR):    0.315ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659     3.489    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y284       FDRE (Prop_fdre_C_Q)         0.223     3.712 r  infra/clocks/rst_125_reg/Q
                         net (fo=850, routed)         5.137     8.849    infra/ipbus/udp_if/tx_transactor/rst_macclk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.572    11.087    infra/ipbus/udp_if/tx_transactor/mac_clk
    SLICE_X118Y251       FDRE                                         r  infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][8]/C
                         clock pessimism              0.315    11.402    
                         clock uncertainty           -0.053    11.349    
    SLICE_X118Y251       FDRE (Setup_fdre_C_R)       -0.281    11.068    infra/ipbus/udp_if/tx_transactor/pkt_id_buf_reg[0][8]
  -------------------------------------------------------------------
                         required time                         11.068    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  2.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[292]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[324]_srl4____data_buffer_reg_s_2/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.987%)  route 0.095ns (51.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.295     1.263    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X119Y277       FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[292]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y277       FDRE (Prop_fdre_C_Q)         0.091     1.354 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[292]/Q
                         net (fo=1, routed)           0.095     1.449    infra/ipbus/udp_if/RARP_block/data_buffer[292]
    SLICE_X120Y276       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[324]_srl4____data_buffer_reg_s_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.443     1.705    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X120Y276       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[324]_srl4____data_buffer_reg_s_2/CLK
                         clock pessimism             -0.432     1.273    
    SLICE_X120Y276       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.391    infra/ipbus/udp_if/RARP_block/data_buffer_reg[324]_srl4____data_buffer_reg_s_2
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[193]/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[249]_srl7___data_buffer_reg_r_10/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.261ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.293     1.261    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X111Y277       FDSE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y277       FDSE (Prop_fdse_C_Q)         0.091     1.352 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[193]/Q
                         net (fo=1, routed)           0.106     1.458    infra/ipbus/udp_if/RARP_block/data_buffer[193]
    SLICE_X110Y277       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[249]_srl7___data_buffer_reg_r_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.443     1.705    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X110Y277       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[249]_srl7___data_buffer_reg_r_10/CLK
                         clock pessimism             -0.433     1.272    
    SLICE_X110Y277       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.388    infra/ipbus/udp_if/RARP_block/data_buffer_reg[249]_srl7___data_buffer_reg_r_10
  -------------------------------------------------------------------
                         required time                         -1.388    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____pkt_mask_reg_s_30/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.107ns (53.106%)  route 0.094ns (46.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.330     1.298    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X134Y269       FDRE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y269       FDRE (Prop_fdre_C_Q)         0.107     1.405 r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3/Q
                         net (fo=1, routed)           0.094     1.499    infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[29]__3_n_0
    SLICE_X134Y268       SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____pkt_mask_reg_s_30/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.481     1.743    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X134Y268       SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____pkt_mask_reg_s_30/CLK
                         clock pessimism             -0.432     1.311    
    SLICE_X134Y268       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.429    infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[39]__0_srl10____pkt_mask_reg_s_30
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.499    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__4/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__3_srl4____pkt_mask_reg_s_24/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.107ns (52.338%)  route 0.097ns (47.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.330     1.298    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X136Y269       FDSE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y269       FDSE (Prop_fdse_C_Q)         0.107     1.405 r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__4/Q
                         net (fo=2, routed)           0.097     1.502    infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[5]__4_n_0
    SLICE_X138Y269       SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__3_srl4____pkt_mask_reg_s_24/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.481     1.743    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X138Y269       SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__3_srl4____pkt_mask_reg_s_24/CLK
                         clock pessimism             -0.433     1.310    
    SLICE_X138Y269       SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     1.428    infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[9]__3_srl4____pkt_mask_reg_s_24
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           1.502    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_68/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.107ns (47.675%)  route 0.117ns (52.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.292     1.260    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X114Y275       FDRE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y275       FDRE (Prop_fdre_C_Q)         0.107     1.367 r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0/Q
                         net (fo=1, routed)           0.117     1.484    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[30]__0_n_0
    SLICE_X116Y274       SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_68/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.441     1.703    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X116Y274       SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_68/CLK
                         clock pessimism             -0.414     1.289    
    SLICE_X116Y274       SRL16E (Hold_srl16e_CLK_D)
                                                      0.116     1.405    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_68
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[211]/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[251]_srl5___data_buffer_reg_r_8/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.877%)  route 0.105ns (51.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.295     1.263    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X115Y278       FDSE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[211]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y278       FDSE (Prop_fdse_C_Q)         0.100     1.363 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[211]/Q
                         net (fo=1, routed)           0.105     1.468    infra/ipbus/udp_if/RARP_block/data_buffer[211]
    SLICE_X116Y278       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[251]_srl5___data_buffer_reg_r_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.445     1.707    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X116Y278       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[251]_srl5___data_buffer_reg_r_8/CLK
                         clock pessimism             -0.414     1.293    
    SLICE_X116Y278       SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.387    infra/ipbus/udp_if/RARP_block/data_buffer_reg[251]_srl5___data_buffer_reg_r_8
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.468    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/RARP_block/data_buffer_reg[112]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/RARP_block/data_buffer_reg[136]_srl3____data_buffer_reg_s_1/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.890%)  route 0.097ns (49.110%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.705ns
    Source Clock Delay      (SCD):    1.263ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.295     1.263    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X119Y277       FDRE                                         r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[112]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y277       FDRE (Prop_fdre_C_Q)         0.100     1.363 r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[112]/Q
                         net (fo=1, routed)           0.097     1.460    infra/ipbus/udp_if/RARP_block/data_buffer[112]
    SLICE_X120Y276       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[136]_srl3____data_buffer_reg_s_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.443     1.705    infra/ipbus/udp_if/RARP_block/mac_clk
    SLICE_X120Y276       SRL16E                                       r  infra/ipbus/udp_if/RARP_block/data_buffer_reg[136]_srl3____data_buffer_reg_s_1/CLK
                         clock pessimism             -0.432     1.273    
    SLICE_X120Y276       SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.375    infra/ipbus/udp_if/RARP_block/data_buffer_reg[136]_srl3____data_buffer_reg_s_1
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.460    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.733ns
    Source Clock Delay      (SCD):    1.290ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.322     1.290    infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_axi_clk
    SLICE_X127Y276       FDRE                                         r  infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y276       FDRE (Prop_fdre_C_Q)         0.100     1.390 r  infra/eth/mac/U0/temac_gbe_v9_0_core/flow/rx_data_int_reg[3]/Q
                         net (fo=1, routed)           0.055     1.445    infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/I2[3]
    SLICE_X126Y276       FDRE                                         r  infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.471     1.733    infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_axi_clk
    SLICE_X126Y276       FDRE                                         r  infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_data_reg_reg[3]/C
                         clock pessimism             -0.432     1.301    
    SLICE_X126Y276       FDRE (Hold_fdre_C_D)         0.059     1.360    infra/eth/mac/U0/temac_gbe_v9_0_core/rx_axi_shim/rx_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[43]__1/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl3___pkt_data_reg_r_72/D
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.118ns (46.166%)  route 0.138ns (53.834%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.334     1.302    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X136Y265       FDRE                                         r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[43]__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y265       FDRE (Prop_fdre_C_Q)         0.118     1.420 r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[43]__1/Q
                         net (fo=1, routed)           0.138     1.558    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[43]__1_n_0
    SLICE_X138Y265       SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl3___pkt_data_reg_r_72/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.485     1.747    infra/ipbus/udp_if/rx_packet_parser/mac_clk
    SLICE_X138Y265       SRL16E                                       r  infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl3___pkt_data_reg_r_72/CLK
                         clock pessimism             -0.433     1.314    
    SLICE_X138Y265       SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     1.468    infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[67]__1_srl3___pkt_data_reg_r_72
  -------------------------------------------------------------------
                         required time                         -1.468    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/payload/shift_buf_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/payload/payload_data_sig_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.646%)  route 0.064ns (33.354%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.718ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.304     1.272    infra/ipbus/udp_if/payload/mac_clk
    SLICE_X115Y258       FDRE                                         r  infra/ipbus/udp_if/payload/shift_buf_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y258       FDRE (Prop_fdre_C_Q)         0.100     1.372 r  infra/ipbus/udp_if/payload/shift_buf_reg[11]/Q
                         net (fo=2, routed)           0.064     1.436    infra/ipbus/udp_if/payload/shift_buf[11]
    SLICE_X114Y258       LUT5 (Prop_lut5_I2_O)        0.028     1.464 r  infra/ipbus/udp_if/payload/payload_data_sig[3]_i_1/O
                         net (fo=1, routed)           0.000     1.464    infra/ipbus/udp_if/payload/payload_data_sig[3]_i_1_n_0
    SLICE_X114Y258       FDRE                                         r  infra/ipbus/udp_if/payload/payload_data_sig_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.456     1.718    infra/ipbus/udp_if/payload/mac_clk
    SLICE_X114Y258       FDRE                                         r  infra/ipbus/udp_if/payload/payload_data_sig_reg[3]/C
                         clock pessimism             -0.435     1.283    
    SLICE_X114Y258       FDRE (Hold_fdre_C_D)         0.087     1.370    infra/ipbus/udp_if/payload/payload_data_sig_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.370    
                         arrival time                           1.464    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125_ub
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { infra/eth/mmcm/CLKOUT2 }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714         8.000       2.286      GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         8.000       6.161      RAMB36_X3Y55         infra/ipbus/udp_if/ipbus_rx_ram/ram1_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         8.000       6.161      RAMB36_X4Y55         infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         8.000       6.161      RAMB36_X3Y54         infra/ipbus/udp_if/ipbus_rx_ram/ram4_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         8.000       6.161      RAMB36_X5Y56         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         8.000       6.161      RAMB36_X5Y54         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         8.000       6.161      RAMB36_X4Y51         infra/ipbus/udp_if/ipbus_rx_ram/ram2_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            1.839         8.000       6.161      RAMB36_X3Y53         infra/ipbus/udp_if/ipbus_rx_ram/ram3_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         8.000       6.161      RAMB36_X4Y56         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            1.839         8.000       6.161      RAMB36_X5Y55         infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2    n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y279       infra/ipbus/udp_if/RARP_block/data_buffer_reg[254]_srl2___data_buffer_reg_r_5/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y272       infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[17]__3_srl6____pkt_mask_reg_s_26/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X134Y272       infra/ipbus/udp_if/rx_packet_parser/pkt_mask_reg[31]_srl4___pkt_mask_reg_r_16/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y279       infra/eth/mac/U0/temac_gbe_v9_0_core/rxgen/DELAY_RX_DV2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X110Y269       infra/stretch/clkdiv/reset_gen/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X116Y278       infra/ipbus/udp_if/RARP_block/data_buffer_reg[251]_srl5___data_buffer_reg_r_8/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X122Y273       infra/ipbus/udp_if/RARP_block/data_buffer_reg[322]_srl4____data_buffer_reg_s_2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X122Y273       infra/ipbus/udp_if/RARP_block/data_buffer_reg[326]_srl4____data_buffer_reg_s_2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X122Y273       infra/ipbus/udp_if/RARP_block/data_buffer_reg[327]_srl4____data_buffer_reg_s_2/CLK
Low Pulse Width   Fast    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X116Y278       infra/ipbus/udp_if/RARP_block/data_buffer_reg[96]_srl3___data_buffer_reg_r_6/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X110Y277       infra/ipbus/udp_if/RARP_block/data_buffer_reg[249]_srl7___data_buffer_reg_r_10/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X116Y278       infra/ipbus/udp_if/RARP_block/data_buffer_reg[251]_srl5___data_buffer_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y279       infra/ipbus/udp_if/RARP_block/data_buffer_reg[254]_srl2___data_buffer_reg_r_5/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X120Y276       infra/ipbus/udp_if/RARP_block/data_buffer_reg[264]_srl3____data_buffer_reg_s_1/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X142Y267       infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[90]__1_srl2___pkt_data_reg_r_71/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X116Y274       infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[92]__0_srl8___pkt_data_reg_r_68/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X116Y274       infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[93]__0_srl8___pkt_data_reg_r_68/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X116Y274       infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[94]__0_srl8___pkt_data_reg_r_68/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X116Y274       infra/ipbus/udp_if/rx_packet_parser/pkt_data_reg[95]__0_srl8___pkt_data_reg_r_68/CLK
High Pulse Width  Slow    SRL16E/CLK            n/a            0.642         4.000       3.358      SLICE_X122Y272       infra/ipbus/udp_if/RARP_block/data_buffer_reg[320]_srl4____data_buffer_reg_s_2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk62_5_ub
  To Clock:  clk62_5_ub

Setup :            0  Failing Endpoints,  Worst Slack       13.805ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.805ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.345ns (17.847%)  route 1.588ns (82.153%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 19.133 - 16.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.497    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y290       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.607     4.363    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X133Y290       LUT6 (Prop_lut6_I4_O)        0.043     4.406 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_5/O
                         net (fo=2, routed)           0.527     4.933    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_5
    SLICE_X133Y289       LUT4 (Prop_lut4_I1_O)        0.043     4.976 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.454     5.430    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X132Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.618    19.133    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.337    19.470    
                         clock uncertainty           -0.057    19.413    
    SLICE_X132Y288       FDRE (Setup_fdre_C_CE)      -0.178    19.235    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                 13.805    

Slack (MET) :             13.805ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.345ns (17.847%)  route 1.588ns (82.153%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 19.133 - 16.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.497    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y290       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.607     4.363    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X133Y290       LUT6 (Prop_lut6_I4_O)        0.043     4.406 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_5/O
                         net (fo=2, routed)           0.527     4.933    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_5
    SLICE_X133Y289       LUT4 (Prop_lut4_I1_O)        0.043     4.976 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.454     5.430    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X132Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.618    19.133    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.337    19.470    
                         clock uncertainty           -0.057    19.413    
    SLICE_X132Y288       FDRE (Setup_fdre_C_CE)      -0.178    19.235    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                 13.805    

Slack (MET) :             13.805ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.345ns (17.847%)  route 1.588ns (82.153%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 19.133 - 16.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.497    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y290       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.607     4.363    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X133Y290       LUT6 (Prop_lut6_I4_O)        0.043     4.406 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_5/O
                         net (fo=2, routed)           0.527     4.933    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_5
    SLICE_X133Y289       LUT4 (Prop_lut4_I1_O)        0.043     4.976 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.454     5.430    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X132Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.618    19.133    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]/C
                         clock pessimism              0.337    19.470    
                         clock uncertainty           -0.057    19.413    
    SLICE_X132Y288       FDRE (Setup_fdre_C_CE)      -0.178    19.235    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[2]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                 13.805    

Slack (MET) :             13.805ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.933ns  (logic 0.345ns (17.847%)  route 1.588ns (82.153%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 19.133 - 16.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.497    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y290       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.607     4.363    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X133Y290       LUT6 (Prop_lut6_I4_O)        0.043     4.406 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_5/O
                         net (fo=2, routed)           0.527     4.933    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_5
    SLICE_X133Y289       LUT4 (Prop_lut4_I1_O)        0.043     4.976 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.454     5.430    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X132Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.618    19.133    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism              0.337    19.470    
                         clock uncertainty           -0.057    19.413    
    SLICE_X132Y288       FDRE (Setup_fdre_C_CE)      -0.178    19.235    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         19.235    
                         arrival time                          -5.430    
  -------------------------------------------------------------------
                         slack                                 13.805    

Slack (MET) :             13.889ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.345ns (18.641%)  route 1.506ns (81.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 19.134 - 16.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.497    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y290       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.607     4.363    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X133Y290       LUT6 (Prop_lut6_I4_O)        0.043     4.406 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_5/O
                         net (fo=2, routed)           0.527     4.933    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_5
    SLICE_X133Y289       LUT4 (Prop_lut4_I1_O)        0.043     4.976 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.372     5.348    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X132Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    19.134    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.337    19.471    
                         clock uncertainty           -0.057    19.414    
    SLICE_X132Y289       FDRE (Setup_fdre_C_CE)      -0.178    19.236    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 13.889    

Slack (MET) :             13.889ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.345ns (18.641%)  route 1.506ns (81.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 19.134 - 16.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.497    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y290       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.607     4.363    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X133Y290       LUT6 (Prop_lut6_I4_O)        0.043     4.406 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_5/O
                         net (fo=2, routed)           0.527     4.933    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_5
    SLICE_X133Y289       LUT4 (Prop_lut4_I1_O)        0.043     4.976 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.372     5.348    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X132Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    19.134    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.337    19.471    
                         clock uncertainty           -0.057    19.414    
    SLICE_X132Y289       FDRE (Setup_fdre_C_CE)      -0.178    19.236    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 13.889    

Slack (MET) :             13.889ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.345ns (18.641%)  route 1.506ns (81.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 19.134 - 16.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.497    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y290       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.607     4.363    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X133Y290       LUT6 (Prop_lut6_I4_O)        0.043     4.406 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_5/O
                         net (fo=2, routed)           0.527     4.933    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_5
    SLICE_X133Y289       LUT4 (Prop_lut4_I1_O)        0.043     4.976 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.372     5.348    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X132Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    19.134    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.337    19.471    
                         clock uncertainty           -0.057    19.414    
    SLICE_X132Y289       FDRE (Setup_fdre_C_CE)      -0.178    19.236    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 13.889    

Slack (MET) :             13.889ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.345ns (18.641%)  route 1.506ns (81.359%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 19.134 - 16.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.497    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y290       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.607     4.363    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X133Y290       LUT6 (Prop_lut6_I4_O)        0.043     4.406 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_5/O
                         net (fo=2, routed)           0.527     4.933    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_5
    SLICE_X133Y289       LUT4 (Prop_lut4_I1_O)        0.043     4.976 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.372     5.348    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X132Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.619    19.134    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.337    19.471    
                         clock uncertainty           -0.057    19.414    
    SLICE_X132Y289       FDRE (Setup_fdre_C_CE)      -0.178    19.236    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                         19.236    
                         arrival time                          -5.348    
  -------------------------------------------------------------------
                         slack                                 13.889    

Slack (MET) :             13.962ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.779ns  (logic 0.345ns (19.394%)  route 1.434ns (80.606%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.136ns = ( 19.136 - 16.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.497    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y290       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.607     4.363    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X133Y290       LUT6 (Prop_lut6_I4_O)        0.043     4.406 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_5/O
                         net (fo=2, routed)           0.527     4.933    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_5
    SLICE_X133Y289       LUT4 (Prop_lut4_I1_O)        0.043     4.976 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.300     5.276    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X132Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.621    19.136    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.337    19.473    
                         clock uncertainty           -0.057    19.416    
    SLICE_X132Y292       FDRE (Setup_fdre_C_CE)      -0.178    19.238    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         19.238    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                 13.962    

Slack (MET) :             13.970ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk62_5_ub rise@16.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 0.345ns (19.492%)  route 1.425ns (80.508%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.135ns = ( 19.135 - 16.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.497    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y290       FDRE (Prop_fdre_C_Q)         0.259     3.756 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]/Q
                         net (fo=2, routed)           0.607     4.363    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[11]
    SLICE_X133Y290       LUT6 (Prop_lut6_I4_O)        0.043     4.406 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_5/O
                         net (fo=2, routed)           0.527     4.933    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_5
    SLICE_X133Y289       LUT4 (Prop_lut4_I1_O)        0.043     4.976 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.291     5.267    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_wait_bypass_count[0]_i_2
    SLICE_X132Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.620    19.135    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X132Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.337    19.472    
                         clock uncertainty           -0.057    19.415    
    SLICE_X132Y291       FDRE (Setup_fdre_C_CE)      -0.178    19.237    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         19.237    
                         arrival time                          -5.267    
  -------------------------------------------------------------------
                         slack                                 13.970    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARDISPVAL[0]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.100ns (24.866%)  route 0.302ns (75.134%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.330     1.298    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y280       FDRE (Prop_fdre_C_Q)         0.100     1.398 r  infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[0]/Q
                         net (fo=1, routed)           0.302     1.700    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/I2[0]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXCHARDISPVAL[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.655     1.917    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/userclk
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.433     1.484    
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXCHARDISPVAL[0])
                                                      0.078     1.562    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.171ns (74.074%)  route 0.060ns (25.926%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.336     1.304    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X134Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y289       FDRE (Prop_fdre_C_Q)         0.107     1.411 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/Q
                         net (fo=2, routed)           0.060     1.471    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3
    SLICE_X134Y289       LUT6 (Prop_lut6_I5_O)        0.064     1.535 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     1.535    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/n_0_time_out_wait_bypass_i_1
    SLICE_X134Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.488     1.750    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/userclk
    SLICE_X134Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.446     1.304    
    SLICE_X134Y289       FDRE (Hold_fdre_C_D)         0.087     1.391    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.445ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X139Y284       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y284       FDPE (Prop_fdpe_C_Q)         0.091     1.393 r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync1/Q
                         net (fo=1, routed)           0.052     1.445    infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync_reg1
    SLICE_X139Y284       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.485     1.747    infra/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X139Y284       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2/C
                         clock pessimism             -0.445     1.302    
    SLICE_X139Y284       FDPE (Hold_fdpe_C_D)        -0.006     1.296    infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.296    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.446ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.335     1.303    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/userclk
    SLICE_X144Y287       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y287       FDPE (Prop_fdpe_C_Q)         0.091     1.394 r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync1/Q
                         net (fo=1, routed)           0.056     1.450    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync_reg1
    SLICE_X144Y287       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.487     1.749    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/userclk
    SLICE_X144Y287       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync2/C
                         clock pessimism             -0.446     1.303    
    SLICE_X144Y287       FDPE (Hold_fdpe_C_D)        -0.006     1.297    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.450    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.188%)  route 0.117ns (47.812%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X135Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y286       FDRE (Prop_fdre_C_Q)         0.100     1.402 f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=3, routed)           0.117     1.519    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X133Y286       LUT6 (Prop_lut6_I1_O)        0.028     1.547 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     1.547    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/n_0_time_out_wait_bypass_i_1__0
    SLICE_X133Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.485     1.747    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X133Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.414     1.333    
    SLICE_X133Y286       FDRE (Hold_fdre_C_D)         0.060     1.393    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -1.393    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X141Y286       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y286       FDPE (Prop_fdpe_C_Q)         0.091     1.393 r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync5/Q
                         net (fo=1, routed)           0.095     1.488    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync_reg5
    SLICE_X141Y287       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.487     1.749    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/userclk
    SLICE_X141Y287       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync6/C
                         clock pessimism             -0.433     1.316    
    SLICE_X141Y287       FDPE (Hold_fdpe_C_D)         0.011     1.327    infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X139Y284       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y284       FDPE (Prop_fdpe_C_Q)         0.091     1.393 r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync5/Q
                         net (fo=1, routed)           0.095     1.488    infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync_reg5
    SLICE_X139Y285       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.486     1.748    infra/eth/phy/U0/transceiver_inst/reclock_txreset/userclk
    SLICE_X139Y285       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync6/C
                         clock pessimism             -0.433     1.315    
    SLICE_X139Y285       FDPE (Hold_fdpe_C_D)         0.011     1.326    infra/eth/phy/U0/transceiver_inst/reclock_txreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.435ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.335     1.303    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/userclk
    SLICE_X136Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y287       FDRE (Prop_fdre_C_Q)         0.118     1.421 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.096     1.517    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X137Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.487     1.749    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/userclk
    SLICE_X137Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.435     1.314    
    SLICE_X137Y287       FDRE (Hold_fdre_C_D)         0.040     1.354    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync5/C
                            (rising edge-triggered cell FDPE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/D
                            (rising edge-triggered cell FDPE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.091ns (48.157%)  route 0.098ns (51.843%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.751ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.335     1.303    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/userclk
    SLICE_X144Y287       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y287       FDPE (Prop_fdpe_C_Q)         0.091     1.394 r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync5/Q
                         net (fo=1, routed)           0.098     1.492    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync_reg5
    SLICE_X144Y288       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.489     1.751    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/userclk
    SLICE_X144Y288       FDPE                                         r  infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6/C
                         clock pessimism             -0.433     1.318    
    SLICE_X144Y288       FDPE (Hold_fdpe_C_D)         0.011     1.329    infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync6
  -------------------------------------------------------------------
                         required time                         -1.329    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[15]
                            (rising edge-triggered cell GTXE2_CHANNEL clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.091ns (22.613%)  route 0.311ns (77.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.433ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.330     1.298    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y280       FDRE (Prop_fdre_C_Q)         0.091     1.389 r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/Q
                         net (fo=1, routed)           0.311     1.700    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/Q[15]
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXDATA[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.655     1.917    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/userclk
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                                r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
                         clock pessimism             -0.433     1.484    
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL (Hold_gtxe2_channel_TXUSRCLK2_TXDATA[15])
                                                      0.042     1.526    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.174    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk62_5_ub
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { infra/eth/mmcm/CLKOUT1 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location             Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.030         16.000      12.970     GTXE2_CHANNEL_X0Y10  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     BUFH/I                   n/a            1.409         16.000      14.592     BUFHCE_X1Y70         infra/eth/bufr_62_5/I
Min Period        n/a     MMCME2_ADV/CLKOUT1       n/a            1.071         16.000      14.929     MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKOUT1
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X134Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X136Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X136Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         16.000      15.250     SLICE_X136Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Max Period        n/a     MMCME2_ADV/CLKOUT1       n/a            213.360       16.000      197.360    MMCME2_ADV_X0Y5      infra/eth/mmcm/CLKOUT1
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X134Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X136Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X136Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X136Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X136Y288       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X136Y288       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                   n/a            0.400         8.000       7.600      SLICE_X136Y288       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg5/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         8.000       7.600      SLICE_X141Y287       infra/eth/phy/U0/transceiver_inst/reclock_encommaalign/reset_sync6/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         8.000       7.600      SLICE_X144Y287       infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync1/C
Low Pulse Width   Slow    FDPE/C                   n/a            0.400         8.000       7.600      SLICE_X144Y287       infra/eth/phy/U0/transceiver_inst/reclock_rxreset/reset_sync3/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X133Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X135Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X135Y288       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X135Y288       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X135Y289       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X135Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[1]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X135Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[2]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X135Y286       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X135Y287       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
High Pulse Width  Fast    FDRE/C                   n/a            0.350         8.000       7.650      SLICE_X135Y287       infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  clk_dc

Setup :            0  Failing Endpoints,  Worst Slack        1.572ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.682ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_count_reset_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.585ns  (logic 0.223ns (14.067%)  route 1.362ns (85.933%))
  Logic Levels:           0  
  Clock Path Skew:        -4.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.503ns = ( 16.503 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.362    14.592    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X143Y289       FDSE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_count_reset_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.503    16.503    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X143Y289       FDSE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_count_reset_reg/C
                         clock pessimism              0.000    16.503    
                         clock uncertainty           -0.035    16.468    
    SLICE_X143Y289       FDSE (Setup_fdse_C_S)       -0.304    16.164    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/adapt_count_reset_reg
  -------------------------------------------------------------------
                         required time                         16.164    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.572ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.585ns  (logic 0.223ns (14.067%)  route 1.362ns (85.933%))
  Logic Levels:           0  
  Clock Path Skew:        -4.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.503ns = ( 16.503 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.362    14.592    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X143Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.503    16.503    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X143Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg/C
                         clock pessimism              0.000    16.503    
                         clock uncertainty           -0.035    16.468    
    SLICE_X143Y289       FDRE (Setup_fdre_C_R)       -0.304    16.164    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/rx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         16.164    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                  1.572    

Slack (MET) :             1.595ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.585ns  (logic 0.223ns (14.067%)  route 1.362ns (85.933%))
  Logic Levels:           0  
  Clock Path Skew:        -4.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.503ns = ( 16.503 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.362    14.592    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X142Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.503    16.503    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y289       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]/C
                         clock pessimism              0.000    16.503    
                         clock uncertainty           -0.035    16.468    
    SLICE_X142Y289       FDRE (Setup_fdre_C_R)       -0.281    16.187    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         16.187    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                  1.595    

Slack (MET) :             1.677ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.496ns  (logic 0.223ns (14.909%)  route 1.273ns (85.091%))
  Logic Levels:           0  
  Clock Path Skew:        -4.511ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.495ns = ( 16.495 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.273    14.502    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X142Y290       FDSE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.495    16.495    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y290       FDSE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.000    16.495    
                         clock uncertainty           -0.035    16.460    
    SLICE_X142Y290       FDSE (Setup_fdse_C_S)       -0.281    16.179    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         16.179    
                         arrival time                         -14.502    
  -------------------------------------------------------------------
                         slack                                  1.677    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.586ns  (logic 0.223ns (14.057%)  route 1.363ns (85.943%))
  Logic Levels:           0  
  Clock Path Skew:        -4.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.714ns = ( 16.714 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.363    14.593    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X144Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.714    16.714    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X144Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg/C
                         clock pessimism              0.000    16.714    
                         clock uncertainty           -0.035    16.679    
    SLICE_X144Y292       FDRE (Setup_fdre_C_R)       -0.304    16.375    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/check_tlock_max_reg
  -------------------------------------------------------------------
                         required time                         16.375    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXDFEAGCHOLD_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.608ns  (logic 0.223ns (13.865%)  route 1.385ns (86.135%))
  Logic Levels:           0  
  Clock Path Skew:        -4.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 16.746 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.385    14.615    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X145Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXDFEAGCHOLD_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.746    16.746    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X145Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXDFEAGCHOLD_reg/C
                         clock pessimism              0.000    16.746    
                         clock uncertainty           -0.035    16.710    
    SLICE_X145Y288       FDRE (Setup_fdre_C_R)       -0.304    16.406    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXDFEAGCHOLD_reg
  -------------------------------------------------------------------
                         required time                         16.406    
                         arrival time                         -14.615    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.608ns  (logic 0.223ns (13.865%)  route 1.385ns (86.135%))
  Logic Levels:           0  
  Clock Path Skew:        -4.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 16.746 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.385    14.615    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X145Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.746    16.746    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X145Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg/C
                         clock pessimism              0.000    16.746    
                         clock uncertainty           -0.035    16.710    
    SLICE_X145Y288       FDRE (Setup_fdre_C_R)       -0.304    16.406    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/RXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         16.406    
                         arrival time                         -14.615    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.791ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.608ns  (logic 0.223ns (13.865%)  route 1.385ns (86.135%))
  Logic Levels:           0  
  Clock Path Skew:        -4.261ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.746ns = ( 16.746 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.385    14.615    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X145Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.746    16.746    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X145Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg/C
                         clock pessimism              0.000    16.746    
                         clock uncertainty           -0.035    16.710    
    SLICE_X145Y288       FDRE (Setup_fdre_C_R)       -0.304    16.406    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/gtrxreset_i_reg
  -------------------------------------------------------------------
                         required time                         16.406    
                         arrival time                         -14.615    
  -------------------------------------------------------------------
                         slack                                  1.791    

Slack (MET) :             1.817ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.585ns  (logic 0.223ns (14.067%)  route 1.362ns (85.933%))
  Logic Levels:           0  
  Clock Path Skew:        -4.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.749ns = ( 16.749 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.362    14.592    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X141Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.749    16.749    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X141Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.000    16.749    
                         clock uncertainty           -0.035    16.713    
    SLICE_X141Y288       FDRE (Setup_fdre_C_R)       -0.304    16.409    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                         16.409    
                         arrival time                         -14.592    
  -------------------------------------------------------------------
                         slack                                  1.817    

Slack (MET) :             1.886ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.403ns  (logic 0.223ns (15.898%)  route 1.180ns (84.102%))
  Logic Levels:           0  
  Clock Path Skew:        -4.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 16.635 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.180    14.409    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X143Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.635    16.635    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X143Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]/C
                         clock pessimism              0.000    16.635    
                         clock uncertainty           -0.035    16.599    
    SLICE_X143Y292       FDRE (Setup_fdre_C_R)       -0.304    16.295    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/FSM_sequential_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         16.295    
                         arrival time                         -14.409    
  -------------------------------------------------------------------
                         slack                                  1.886    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gttxreset_i_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.100ns (18.032%)  route 0.455ns (81.968%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.455     2.211    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X136Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gttxreset_i_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.488     0.488    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X136Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gttxreset_i_reg/C
                         clock pessimism              0.000     0.488    
                         clock uncertainty            0.035     0.523    
    SLICE_X136Y290       FDRE (Hold_fdre_C_R)         0.006     0.529    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/gttxreset_i_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.100ns (18.032%)  route 0.455ns (81.968%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.455     2.211    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X136Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.488     0.488    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X136Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg/C
                         clock pessimism              0.000     0.488    
                         clock uncertainty            0.035     0.523    
    SLICE_X136Y290       FDRE (Hold_fdre_C_R)         0.006     0.529    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/run_phase_alignment_int_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.682ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.100ns (18.032%)  route 0.455ns (81.968%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.455     2.211    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X136Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.488     0.488    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X136Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg/C
                         clock pessimism              0.000     0.488    
                         clock uncertainty            0.035     0.523    
    SLICE_X136Y290       FDRE (Hold_fdre_C_R)         0.006     0.529    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/tx_fsm_reset_done_int_reg
  -------------------------------------------------------------------
                         required time                         -0.529    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  1.682    

Slack (MET) :             1.702ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.100ns (18.032%)  route 0.455ns (81.968%))
  Logic Levels:           0  
  Clock Path Skew:        -1.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.488ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.455     2.211    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X137Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.488     0.488    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X137Y290       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg/C
                         clock pessimism              0.000     0.488    
                         clock uncertainty            0.035     0.523    
    SLICE_X137Y290       FDRE (Hold_fdre_C_R)        -0.014     0.509    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/TXUSERRDY_reg
  -------------------------------------------------------------------
                         required time                         -0.509    
                         arrival time                           2.211    
  -------------------------------------------------------------------
                         slack                                  1.702    

Slack (MET) :             1.745ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.100ns (16.383%)  route 0.510ns (83.617%))
  Logic Levels:           0  
  Clock Path Skew:        -1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.481ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.510     2.267    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X136Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.481     0.481    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X136Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg/C
                         clock pessimism              0.000     0.481    
                         clock uncertainty            0.035     0.516    
    SLICE_X136Y291       FDRE (Hold_fdre_C_R)         0.006     0.522    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/reset_time_out_reg
  -------------------------------------------------------------------
                         required time                         -0.522    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  1.745    

Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.100ns (16.383%)  route 0.510ns (83.617%))
  Logic Levels:           0  
  Clock Path Skew:        -1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.481ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.510     2.267    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X137Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.481     0.481    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X137Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg/C
                         clock pessimism              0.000     0.481    
                         clock uncertainty            0.035     0.516    
    SLICE_X137Y291       FDRE (Hold_fdre_C_R)        -0.014     0.502    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/CPLL_RESET_reg
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.765ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.100ns (16.383%)  route 0.510ns (83.617%))
  Logic Levels:           0  
  Clock Path Skew:        -1.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.481ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.510     2.267    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X137Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.481     0.481    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X137Y291       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg/C
                         clock pessimism              0.000     0.481    
                         clock uncertainty            0.035     0.516    
    SLICE_X137Y291       FDRE (Hold_fdre_C_R)        -0.014     0.502    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pll_reset_asserted_reg
  -------------------------------------------------------------------
                         required time                         -0.502    
                         arrival time                           2.267    
  -------------------------------------------------------------------
                         slack                                  1.765    

Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.100ns (15.201%)  route 0.558ns (84.799%))
  Logic Levels:           0  
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.446ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.558     2.314    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X136Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.446     0.446    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X136Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]/C
                         clock pessimism              0.000     0.446    
                         clock uncertainty            0.035     0.482    
    SLICE_X136Y292       FDRE (Hold_fdre_C_R)         0.006     0.488    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.827ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.658ns  (logic 0.100ns (15.201%)  route 0.558ns (84.799%))
  Logic Levels:           0  
  Clock Path Skew:        -1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.446ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.558     2.314    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X136Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.446     0.446    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X136Y292       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]/C
                         clock pessimism              0.000     0.446    
                         clock uncertainty            0.035     0.482    
    SLICE_X136Y292       FDRE (Hold_fdre_C_R)         0.006     0.488    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.488    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  1.827    

Slack (MET) :             1.897ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_dc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.100ns (14.260%)  route 0.601ns (85.740%))
  Logic Levels:           0  
  Clock Path Skew:        -1.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.420ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.601     2.358    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X136Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.420     0.420    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X136Y293       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]/C
                         clock pessimism              0.000     0.420    
                         clock uncertainty            0.035     0.455    
    SLICE_X136Y293       FDRE (Hold_fdre_C_R)         0.006     0.461    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/FSM_sequential_tx_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.461    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  1.897    





---------------------------------------------------------------------------------------------------
From Clock:  clk_dc
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        6.782ns,  Total Violation        0.000ns
Hold  :            1  Failing Endpoint ,  Worst Slack       -1.594ns,  Total Violation       -1.594ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.782ns  (required time - arrival time)
  Source:                 infra/eth/decoupled_clk_reg/Q
                            (clock source 'clk_dc'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/decoupled_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - clk_dc rise@0.000ns)
  Data Path Delay:        2.900ns  (logic 0.035ns (1.207%)  route 2.865ns (98.793%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.664ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.664ns = ( 9.664 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         2.865     2.865    infra/eth/decoupled_clk
    SLICE_X142Y296       LUT1 (Prop_lut1_I0_O)        0.035     2.900 f  infra/eth/decoupled_clk_i_1/O
                         net (fo=1, routed)           0.000     2.900    infra/eth/p_0_in
    SLICE_X142Y296       FDRE                                         f  infra/eth/decoupled_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     8.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     8.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     9.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.655     9.664    infra/eth/xlnx_opt_
    SLICE_X142Y296       FDRE                                         r  infra/eth/decoupled_clk_reg/C
                         clock pessimism              0.000     9.664    
                         clock uncertainty           -0.035     9.628    
    SLICE_X142Y296       FDRE (Setup_fdre_C_D)        0.054     9.682    infra/eth/decoupled_clk_reg
  -------------------------------------------------------------------
                         required time                          9.682    
                         arrival time                          -2.900    
  -------------------------------------------------------------------
                         slack                                  6.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.594ns  (arrival time - required time)
  Source:                 infra/eth/decoupled_clk_reg/Q
                            (clock source 'clk_dc'  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/decoupled_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@8.000ns - clk_dc fall@8.000ns)
  Data Path Delay:        3.646ns  (logic 0.036ns (0.987%)  route 3.610ns (99.013%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        5.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 13.017 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_dc fall edge)     8.000     8.000 f  
    SLICE_X142Y296       FDRE                         0.000     8.000 f  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         3.610    11.610    infra/eth/decoupled_clk
    SLICE_X142Y296       LUT1 (Prop_lut1_I0_O)        0.036    11.646 r  infra/eth/decoupled_clk_i_1/O
                         net (fo=1, routed)           0.000    11.646    infra/eth/p_0_in
    SLICE_X142Y296       FDRE                                         r  infra/eth/decoupled_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.449    13.017    infra/eth/xlnx_opt_
    SLICE_X142Y296       FDRE                                         r  infra/eth/decoupled_clk_reg/C
                         clock pessimism              0.000    13.017    
                         clock uncertainty            0.035    13.052    
    SLICE_X142Y296       FDRE (Hold_fdre_C_D)         0.188    13.240    infra/eth/decoupled_clk_reg
  -------------------------------------------------------------------
                         required time                        -13.240    
                         arrival time                          11.646    
  -------------------------------------------------------------------
                         slack                                 -1.594    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        3.193ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.193ns  (required time - arrival time)
  Source:                 infra/clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.223ns (37.060%)  route 0.379ns (62.940%))
  Logic Levels:           0  
  Clock Path Skew:        -4.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.816ns = ( 11.816 - 8.000 ) 
    Source Clock Delay      (SCD):    8.842ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.436     8.842    infra/clocks/clko_ipb
    SLICE_X123Y284       FDRE                                         r  infra/clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y284       FDRE (Prop_fdre_C_Q)         0.223     9.065 r  infra/clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.379     9.443    infra/clocks/nuke_i
    SLICE_X129Y285       FDRE                                         r  infra/clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.270    11.816    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/nuke_d_reg/C
                         clock pessimism              1.022    12.838    
                         clock uncertainty           -0.182    12.656    
    SLICE_X129Y285       FDRE (Setup_fdre_C_D)       -0.019    12.637    infra/clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         12.637    
                         arrival time                          -9.443    
  -------------------------------------------------------------------
                         slack                                  3.193    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.634ns  (arrival time - required time)
  Source:                 infra/clocks/nuke_i_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/clocks/nuke_d_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.161%)  route 0.193ns (65.839%))
  Logic Levels:           0  
  Clock Path Skew:        -1.567ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.646     3.448    infra/clocks/clko_ipb
    SLICE_X123Y284       FDRE                                         r  infra/clocks/nuke_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y284       FDRE (Prop_fdre_C_Q)         0.100     3.548 r  infra/clocks/nuke_i_reg/Q
                         net (fo=1, routed)           0.193     3.740    infra/clocks/nuke_i
    SLICE_X129Y285       FDRE                                         r  infra/clocks/nuke_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/nuke_d_reg/C
                         clock pessimism             -0.335     1.881    
                         clock uncertainty            0.182     2.062    
    SLICE_X129Y285       FDRE (Hold_fdre_C_D)         0.044     2.106    infra/clocks/nuke_d_reg
  -------------------------------------------------------------------
                         required time                         -2.106    
                         arrival time                           3.740    
  -------------------------------------------------------------------
                         slack                                  1.634    





---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        3.421ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.559ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.421ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/locked_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        4.836ns  (logic 0.302ns (6.245%)  route 4.534ns (93.755%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.324ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.663     3.493    infra/eth/phy/U0/sync_block_reset_done/userclk2
    SLICE_X130Y288       FDRE                                         r  infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y288       FDRE (Prop_fdre_C_Q)         0.259     3.752 r  infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           4.534     8.286    infra/eth/phy_done
    SLICE_X130Y287       LUT2 (Prop_lut2_I1_O)        0.043     8.329 r  infra/eth/locked_int_i_1/O
                         net (fo=1, routed)           0.000     8.329    infra/eth/locked_int_i_1_n_0
    SLICE_X130Y287       FDRE                                         r  infra/eth/locked_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/eth/xlnx_opt_
    SLICE_X130Y287       FDRE                                         r  infra/eth/locked_int_reg/C
                         clock pessimism              0.000    11.817    
                         clock uncertainty           -0.131    11.685    
    SLICE_X130Y287       FDRE (Setup_fdre_C_D)        0.064    11.749    infra/eth/locked_int_reg
  -------------------------------------------------------------------
                         required time                         11.749    
                         arrival time                          -8.329    
  -------------------------------------------------------------------
                         slack                                  3.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.559ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/locked_int_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_refclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        2.693ns  (logic 0.146ns (5.422%)  route 2.547ns (94.578%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.916ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.217ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.333     1.301    infra/eth/phy/U0/sync_block_reset_done/userclk2
    SLICE_X130Y288       FDRE                                         r  infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y288       FDRE (Prop_fdre_C_Q)         0.118     1.419 r  infra/eth/phy/U0/sync_block_reset_done/data_sync_reg6/Q
                         net (fo=1, routed)           2.547     3.966    infra/eth/phy_done
    SLICE_X130Y287       LUT2 (Prop_lut2_I1_O)        0.028     3.994 r  infra/eth/locked_int_i_1/O
                         net (fo=1, routed)           0.000     3.994    infra/eth/locked_int_i_1_n_0
    SLICE_X130Y287       FDRE                                         r  infra/eth/locked_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.873     2.217    infra/eth/xlnx_opt_
    SLICE_X130Y287       FDRE                                         r  infra/eth/locked_int_reg/C
                         clock pessimism              0.000     2.217    
                         clock uncertainty            0.131     2.348    
    SLICE_X130Y287       FDRE (Hold_fdre_C_D)         0.087     2.435    infra/eth/locked_int_reg
  -------------------------------------------------------------------
                         required time                         -2.435    
                         arrival time                           3.994    
  -------------------------------------------------------------------
                         slack                                  1.559    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        2.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.730ns  (required time - arrival time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        8.402ns  (logic 0.266ns (3.166%)  route 8.136ns (96.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.265ns = ( 39.265 - 32.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 29.007 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    24.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    27.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    27.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    29.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    29.230 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           8.136    37.366    infra/clocks/rst_reg_n_0
    SLICE_X123Y288       LUT5 (Prop_lut5_I0_O)        0.043    37.409 r  infra/clocks/rst_ipb_i_1/O
                         net (fo=1, routed)           0.000    37.409    infra/clocks/rst_ipb0
    SLICE_X123Y288       FDRE                                         r  infra/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.270    39.265    infra/clocks/clko_ipb
    SLICE_X123Y288       FDRE                                         r  infra/clocks/rst_ipb_reg/C
                         clock pessimism              1.022    40.287    
                         clock uncertainty           -0.182    40.105    
    SLICE_X123Y288       FDRE (Setup_fdre_C_D)        0.034    40.139    infra/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         40.139    
                         arrival time                         -37.409    
  -------------------------------------------------------------------
                         slack                                  2.730    

Slack (MET) :             5.841ns  (required time - arrival time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - eth_refclk rise@24.000ns)
  Data Path Delay:        5.224ns  (logic 0.223ns (4.269%)  route 5.001ns (95.731%))
  Logic Levels:           0  
  Clock Path Skew:        3.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.263ns = ( 39.263 - 32.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 29.007 - 24.000 ) 
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                     24.000    24.000 r  
    G8                                                0.000    24.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    24.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    24.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    24.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    26.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    27.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    27.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    29.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    29.230 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           5.001    34.231    infra/clocks/rst_reg_n_0
    SLICE_X123Y284       FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.268    39.263    infra/clocks/clko_ipb
    SLICE_X123Y284       FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/C
                         clock pessimism              1.022    40.285    
                         clock uncertainty           -0.182    40.103    
    SLICE_X123Y284       FDRE (Setup_fdre_C_D)       -0.031    40.072    infra/clocks/rst_ipb_ctrl_reg
  -------------------------------------------------------------------
                         required time                         40.072    
                         arrival time                         -34.231    
  -------------------------------------------------------------------
                         slack                                  5.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_ctrl_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        4.401ns  (logic 0.178ns (4.044%)  route 4.223ns (95.956%))
  Logic Levels:           0  
  Clock Path Skew:        4.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.842ns
    Source Clock Delay      (SCD):    3.816ns
    Clock Pessimism Removal (CPR):    1.022ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     1.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044     2.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083     2.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.270     3.816    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.178     3.994 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           4.223     8.217    infra/clocks/rst_reg_n_0
    SLICE_X123Y284       FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.436     8.842    infra/clocks/clko_ipb
    SLICE_X123Y284       FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/C
                         clock pessimism             -1.022     7.820    
                         clock uncertainty            0.182     8.001    
    SLICE_X123Y284       FDRE (Hold_fdre_C_D)         0.101     8.102    infra/clocks/rst_ipb_ctrl_reg
  -------------------------------------------------------------------
                         required time                         -8.102    
                         arrival time                           8.217    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             2.006ns  (arrival time - required time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_ipb_reg/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        4.595ns  (logic 0.128ns (2.785%)  route 4.467ns (97.215%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        2.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.340ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           4.467     6.224    infra/clocks/rst_reg_n_0
    SLICE_X123Y288       LUT5 (Prop_lut5_I0_O)        0.028     6.252 r  infra/clocks/rst_ipb_i_1/O
                         net (fo=1, routed)           0.000     6.252    infra/clocks/rst_ipb0
    SLICE_X123Y288       FDRE                                         r  infra/clocks/rst_ipb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.003     2.347    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     2.400 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.037     3.437    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.030     3.467 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.873     4.340    infra/clocks/clko_ipb
    SLICE_X123Y288       FDRE                                         r  infra/clocks/rst_ipb_reg/C
                         clock pessimism             -0.335     4.005    
                         clock uncertainty            0.182     4.186    
    SLICE_X123Y288       FDRE (Hold_fdre_C_D)         0.060     4.246    infra/clocks/rst_ipb_reg
  -------------------------------------------------------------------
                         required time                         -4.246    
                         arrival time                           6.252    
  -------------------------------------------------------------------
                         slack                                  2.006    





---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  I

Setup :            0  Failing Endpoints,  Worst Slack        0.814ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.540ns,  Total Violation       -1.397ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.814ns  (required time - arrival time)
  Source:                 infra/clocks/rst_125_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        10.196ns  (logic 0.451ns (4.423%)  route 9.745ns (95.577%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        3.799ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 39.288 - 32.000 ) 
    Source Clock Delay      (SCD):    3.489ns = ( 27.489 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    26.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659    27.489    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y284       FDRE (Prop_fdre_C_Q)         0.223    27.712 f  infra/clocks/rst_125_reg/Q
                         net (fo=850, routed)         2.910    30.622    infra/ipbus/trans/cfg/vec_in[84]
    SLICE_X107Y276       LUT4 (Prop_lut4_I2_O)        0.049    30.671 r  infra/ipbus/trans/cfg/dout[20]_INST_0/O
                         net (fo=1, routed)           0.347    31.018    infra/ipbus/trans/sm/cfg_din[20]
    SLICE_X107Y276       LUT5 (Prop_lut5_I2_O)        0.136    31.154 r  infra/ipbus/trans/sm/tx_data[20]_INST_0/O
                         net (fo=1, routed)           0.349    31.503    infra/ipbus/trans/iface/tx_data[20]
    SLICE_X107Y276       LUT5 (Prop_lut5_I0_O)        0.043    31.546 r  infra/ipbus/trans/iface/trans_out[wdata][20]_INST_0/O
                         net (fo=1, routed)           6.139    37.685    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[20]
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.294    39.288    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000    39.288    
                         clock uncertainty           -0.246    39.042    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    38.499    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -37.685    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             1.783ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        9.640ns  (logic 0.236ns (2.448%)  route 9.404ns (97.552%))
  Logic Levels:           0  
  Clock Path Skew:        3.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.217ns = ( 39.217 - 32.000 ) 
    Source Clock Delay      (SCD):    3.442ns = ( 27.442 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    26.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.612    27.442    infra/ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X114Y263       FDRE                                         r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y263       FDRE (Prop_fdre_C_Q)         0.236    27.678 r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[3]/Q
                         net (fo=19, routed)          9.404    37.082    infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[3]
    SLICE_X111Y263       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.222    39.217    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X111Y263       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]/C
                         clock pessimism              0.000    39.217    
                         clock uncertainty           -0.246    38.970    
    SLICE_X111Y263       FDRE (Setup_fdre_C_D)       -0.105    38.865    infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         38.865    
                         arrival time                         -37.082    
  -------------------------------------------------------------------
                         slack                                  1.783    

Slack (MET) :             2.262ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        8.761ns  (logic 0.352ns (4.018%)  route 8.409ns (95.982%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        3.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.240ns = ( 39.240 - 32.000 ) 
    Source Clock Delay      (SCD):    3.428ns = ( 27.428 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    26.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.598    27.428    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X109Y273       FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y273       FDRE (Prop_fdre_C_Q)         0.223    27.651 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[25]/Q
                         net (fo=4, routed)           2.027    29.678    infra/ipbus/trans/cfg/vec_in[121]
    SLICE_X107Y279       LUT3 (Prop_lut3_I1_O)        0.043    29.721 r  infra/ipbus/trans/cfg/dout[25]_INST_0/O
                         net (fo=1, routed)           0.355    30.076    infra/ipbus/trans/sm/cfg_din[25]
    SLICE_X107Y279       LUT5 (Prop_lut5_I2_O)        0.043    30.119 r  infra/ipbus/trans/sm/tx_data[25]_INST_0/O
                         net (fo=1, routed)           0.369    30.489    infra/ipbus/trans/iface/tx_data[25]
    SLICE_X106Y279       LUT5 (Prop_lut5_I0_O)        0.043    30.532 r  infra/ipbus/trans/iface/trans_out[wdata][25]_INST_0/O
                         net (fo=1, routed)           5.658    36.189    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[25]
    RAMB36_X3Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.246    39.240    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X3Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000    39.240    
                         clock uncertainty           -0.246    38.994    
    RAMB36_X3Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    38.451    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                         -36.189    
  -------------------------------------------------------------------
                         slack                                  2.262    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        8.752ns  (logic 0.352ns (4.022%)  route 8.400ns (95.978%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.291ns = ( 39.291 - 32.000 ) 
    Source Clock Delay      (SCD):    3.428ns = ( 27.428 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    26.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.598    27.428    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X113Y274       FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y274       FDRE (Prop_fdre_C_Q)         0.223    27.651 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[2]/Q
                         net (fo=4, routed)           1.158    28.809    infra/ipbus/trans/cfg/vec_in[98]
    SLICE_X113Y279       LUT3 (Prop_lut3_I0_O)        0.043    28.852 r  infra/ipbus/trans/cfg/dout[2]_INST_0/O
                         net (fo=1, routed)           0.490    29.342    infra/ipbus/trans/sm/cfg_din[2]
    SLICE_X113Y279       LUT5 (Prop_lut5_I2_O)        0.043    29.385 r  infra/ipbus/trans/sm/tx_data[2]_INST_0/O
                         net (fo=1, routed)           0.439    29.825    infra/ipbus/trans/iface/tx_data[2]
    SLICE_X113Y279       LUT5 (Prop_lut5_I0_O)        0.043    29.868 r  infra/ipbus/trans/iface/trans_out[wdata][2]_INST_0/O
                         net (fo=1, routed)           6.312    36.180    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[2]
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.297    39.291    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    39.291    
                         clock uncertainty           -0.246    39.045    
    RAMB36_X4Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    38.502    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -36.180    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        8.597ns  (logic 0.388ns (4.513%)  route 8.209ns (95.487%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        3.863ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.290ns = ( 39.290 - 32.000 ) 
    Source Clock Delay      (SCD):    3.427ns = ( 27.427 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    26.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.597    27.427    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X110Y274       FDSE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y274       FDSE (Prop_fdse_C_Q)         0.259    27.686 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[15]/Q
                         net (fo=4, routed)           1.072    28.758    infra/ipbus/trans/cfg/vec_in[111]
    SLICE_X112Y279       LUT3 (Prop_lut3_I0_O)        0.043    28.801 r  infra/ipbus/trans/cfg/dout[15]_INST_0/O
                         net (fo=1, routed)           0.528    29.329    infra/ipbus/trans/sm/cfg_din[15]
    SLICE_X112Y281       LUT5 (Prop_lut5_I2_O)        0.043    29.372 r  infra/ipbus/trans/sm/tx_data[15]_INST_0/O
                         net (fo=1, routed)           0.471    29.843    infra/ipbus/trans/iface/tx_data[15]
    SLICE_X112Y281       LUT5 (Prop_lut5_I0_O)        0.043    29.886 r  infra/ipbus/trans/iface/trans_out[wdata][15]_INST_0/O
                         net (fo=1, routed)           6.138    36.024    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[15]
    RAMB36_X5Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.296    39.290    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000    39.290    
                         clock uncertainty           -0.246    39.044    
    RAMB36_X5Y55         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[3])
                                                     -0.543    38.501    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         38.501    
                         arrival time                         -36.024    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.610ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        8.414ns  (logic 0.447ns (5.313%)  route 7.967ns (94.687%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        3.813ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.240ns = ( 39.240 - 32.000 ) 
    Source Clock Delay      (SCD):    3.427ns = ( 27.427 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    26.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.597    27.427    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X111Y274       FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y274       FDRE (Prop_fdre_C_Q)         0.223    27.650 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[24]/Q
                         net (fo=4, routed)           1.479    29.129    infra/ipbus/trans/cfg/vec_in[120]
    SLICE_X108Y278       LUT3 (Prop_lut3_I1_O)        0.047    29.176 r  infra/ipbus/trans/cfg/dout[24]_INST_0/O
                         net (fo=1, routed)           0.377    29.553    infra/ipbus/trans/sm/cfg_din[24]
    SLICE_X106Y278       LUT5 (Prop_lut5_I2_O)        0.134    29.687 r  infra/ipbus/trans/sm/tx_data[24]_INST_0/O
                         net (fo=1, routed)           0.366    30.053    infra/ipbus/trans/iface/tx_data[24]
    SLICE_X106Y280       LUT5 (Prop_lut5_I0_O)        0.043    30.096 r  infra/ipbus/trans/iface/trans_out[wdata][24]_INST_0/O
                         net (fo=1, routed)           5.745    35.841    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[24]
    RAMB36_X3Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.246    39.240    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X3Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6/CLKARDCLK
                         clock pessimism              0.000    39.240    
                         clock uncertainty           -0.246    38.994    
    RAMB36_X3Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    38.451    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_6
  -------------------------------------------------------------------
                         required time                         38.451    
                         arrival time                         -35.841    
  -------------------------------------------------------------------
                         slack                                  2.610    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        8.412ns  (logic 0.388ns (4.613%)  route 8.024ns (95.387%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        3.864ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.291ns = ( 39.291 - 32.000 ) 
    Source Clock Delay      (SCD):    3.427ns = ( 27.427 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    26.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.597    27.427    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X110Y274       FDSE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y274       FDSE (Prop_fdse_C_Q)         0.259    27.686 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[0]/Q
                         net (fo=4, routed)           0.870    28.556    infra/ipbus/trans/cfg/vec_in[96]
    SLICE_X110Y276       LUT3 (Prop_lut3_I0_O)        0.043    28.599 r  infra/ipbus/trans/cfg/dout[0]_INST_0/O
                         net (fo=1, routed)           0.638    29.237    infra/ipbus/trans/sm/cfg_din[0]
    SLICE_X110Y279       LUT5 (Prop_lut5_I2_O)        0.043    29.280 r  infra/ipbus/trans/sm/tx_data[0]_INST_0/O
                         net (fo=1, routed)           0.459    29.739    infra/ipbus/trans/iface/tx_data[0]
    SLICE_X110Y279       LUT5 (Prop_lut5_I0_O)        0.043    29.782 r  infra/ipbus/trans/iface/trans_out[wdata][0]_INST_0/O
                         net (fo=1, routed)           6.057    35.839    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[0]
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.297    39.291    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0/CLKARDCLK
                         clock pessimism              0.000    39.291    
                         clock uncertainty           -0.246    39.045    
    RAMB36_X4Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[0])
                                                     -0.543    38.502    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_0
  -------------------------------------------------------------------
                         required time                         38.502    
                         arrival time                         -35.839    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.714ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        8.357ns  (logic 0.352ns (4.212%)  route 8.005ns (95.788%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        3.860ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.288ns = ( 39.288 - 32.000 ) 
    Source Clock Delay      (SCD):    3.428ns = ( 27.428 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    26.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.598    27.428    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X109Y273       FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y273       FDRE (Prop_fdre_C_Q)         0.223    27.651 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[22]/Q
                         net (fo=4, routed)           0.985    28.636    infra/ipbus/trans/cfg/vec_in[118]
    SLICE_X108Y277       LUT3 (Prop_lut3_I0_O)        0.043    28.679 r  infra/ipbus/trans/cfg/dout[22]_INST_0/O
                         net (fo=1, routed)           0.418    29.097    infra/ipbus/trans/sm/cfg_din[22]
    SLICE_X107Y278       LUT5 (Prop_lut5_I2_O)        0.043    29.140 r  infra/ipbus/trans/sm/tx_data[22]_INST_0/O
                         net (fo=1, routed)           0.450    29.590    infra/ipbus/trans/iface/tx_data[22]
    SLICE_X107Y278       LUT5 (Prop_lut5_I0_O)        0.043    29.633 r  infra/ipbus/trans/iface/trans_out[wdata][22]_INST_0/O
                         net (fo=1, routed)           6.152    35.785    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[22]
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.294    39.288    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000    39.288    
                         clock uncertainty           -0.246    39.042    
    RAMB36_X5Y54         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    38.499    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         38.499    
                         arrival time                         -35.785    
  -------------------------------------------------------------------
                         slack                                  2.714    

Slack (MET) :             2.739ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        8.337ns  (logic 0.487ns (5.842%)  route 7.850ns (94.158%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        3.865ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.295ns = ( 39.295 - 32.000 ) 
    Source Clock Delay      (SCD):    3.430ns = ( 27.430 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    26.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.600    27.430    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X110Y272       FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y272       FDRE (Prop_fdre_C_Q)         0.259    27.689 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[9]/Q
                         net (fo=4, routed)           1.099    28.788    infra/ipbus/trans/cfg/vec_in[105]
    SLICE_X110Y278       LUT3 (Prop_lut3_I0_O)        0.051    28.839 r  infra/ipbus/trans/cfg/dout[9]_INST_0/O
                         net (fo=1, routed)           0.337    29.176    infra/ipbus/trans/sm/cfg_din[9]
    SLICE_X110Y280       LUT5 (Prop_lut5_I2_O)        0.134    29.310 r  infra/ipbus/trans/sm/tx_data[9]_INST_0/O
                         net (fo=1, routed)           0.346    29.655    infra/ipbus/trans/iface/tx_data[9]
    SLICE_X108Y281       LUT5 (Prop_lut5_I0_O)        0.043    29.698 r  infra/ipbus/trans/iface/trans_out[wdata][9]_INST_0/O
                         net (fo=1, routed)           6.069    35.767    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[9]
    RAMB36_X5Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.301    39.295    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    39.295    
                         clock uncertainty           -0.246    39.049    
    RAMB36_X5Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543    38.506    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         38.506    
                         arrival time                         -35.767    
  -------------------------------------------------------------------
                         slack                                  2.739    

Slack (MET) :             2.755ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (I rise@32.000ns - clk125_ub rise@24.000ns)
  Data Path Delay:        8.324ns  (logic 0.388ns (4.661%)  route 7.936ns (95.339%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        3.868ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.295ns = ( 39.295 - 32.000 ) 
    Source Clock Delay      (SCD):    3.427ns = ( 27.427 - 24.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                     24.000    24.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    24.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587    24.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103    24.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790    25.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077    25.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    26.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    26.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.597    27.427    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X108Y274       FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y274       FDRE (Prop_fdre_C_Q)         0.259    27.686 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[10]/Q
                         net (fo=4, routed)           0.910    28.596    infra/ipbus/trans/cfg/vec_in[106]
    SLICE_X108Y278       LUT3 (Prop_lut3_I1_O)        0.043    28.639 r  infra/ipbus/trans/cfg/dout[10]_INST_0/O
                         net (fo=1, routed)           0.503    29.143    infra/ipbus/trans/sm/cfg_din[10]
    SLICE_X108Y281       LUT5 (Prop_lut5_I2_O)        0.043    29.186 r  infra/ipbus/trans/sm/tx_data[10]_INST_0/O
                         net (fo=1, routed)           0.459    29.645    infra/ipbus/trans/iface/tx_data[10]
    SLICE_X108Y281       LUT5 (Prop_lut5_I0_O)        0.043    29.688 r  infra/ipbus/trans/iface/trans_out[wdata][10]_INST_0/O
                         net (fo=1, routed)           6.063    35.751    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[10]
    RAMB36_X5Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)         32.000    32.000 r  
    G8                                                0.000    32.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000    32.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000    32.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000    32.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418    33.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    34.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    34.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.508    36.054    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    36.127 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.785    37.912    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.083    37.995 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.301    39.295    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000    39.295    
                         clock uncertainty           -0.246    39.049    
    RAMB36_X5Y56         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.543    38.506    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         38.506    
                         arrival time                         -35.751    
  -------------------------------------------------------------------
                         slack                                  2.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.540ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.555ns  (logic 0.206ns (3.708%)  route 5.349ns (96.292%))
  Logic Levels:           0  
  Clock Path Skew:        5.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.791ns
    Source Clock Delay      (SCD):    3.077ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057     2.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.562     3.077    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X110Y267       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/req_send_tff_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y267       FDRE (Prop_fdre_C_Q)         0.206     3.283 r  infra/ipbus/udp_if/clock_crossing_if/req_send_tff_reg/Q
                         net (fo=2, routed)           5.349     8.632    infra/ipbus/udp_if/clock_crossing_if/req_send_tff
    SLICE_X108Y267       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.385     8.791    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X108Y267       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]/C
                         clock pessimism              0.000     8.791    
                         clock uncertainty            0.246     9.037    
    SLICE_X108Y267       FDRE (Hold_fdre_C_D)         0.135     9.172    infra/ipbus/udp_if/clock_crossing_if/req_send_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.172    
                         arrival time                           8.632    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.522ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.575ns  (logic 0.206ns (3.695%)  route 5.369ns (96.305%))
  Logic Levels:           0  
  Clock Path Skew:        5.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.798ns
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057     2.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.567     3.082    infra/ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X114Y263       FDRE                                         r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y263       FDRE (Prop_fdre_C_Q)         0.206     3.288 r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[2]/Q
                         net (fo=20, routed)          5.369     8.657    infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[2]
    SLICE_X114Y262       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.392     8.798    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X114Y262       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]/C
                         clock pessimism              0.000     8.798    
                         clock uncertainty            0.246     9.044    
    SLICE_X114Y262       FDRE (Hold_fdre_C_D)         0.135     9.179    infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.179    
                         arrival time                           8.657    
  -------------------------------------------------------------------
                         slack                                 -0.522    

Slack (VIOLATED) :        -0.335ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        5.667ns  (logic 0.189ns (3.335%)  route 5.478ns (96.665%))
  Logic Levels:           0  
  Clock Path Skew:        5.713ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.795ns
    Source Clock Delay      (SCD):    3.082ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057     2.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.567     3.082    infra/ipbus/udp_if/rx_ram_selector/mac_clk
    SLICE_X114Y263       FDRE                                         r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y263       FDRE (Prop_fdre_C_Q)         0.189     3.271 r  infra/ipbus/udp_if/rx_ram_selector/send_i_reg[1]/Q
                         net (fo=24, routed)          5.478     8.749    infra/ipbus/udp_if/clock_crossing_if/rx_read_buffer_125[1]
    SLICE_X112Y264       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.389     8.795    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X112Y264       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]/C
                         clock pessimism              0.000     8.795    
                         clock uncertainty            0.246     9.041    
    SLICE_X112Y264       FDRE (Hold_fdre_C_D)         0.044     9.085    infra/ipbus/udp_if/clock_crossing_if/rx_read_buf_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.085    
                         arrival time                           8.749    
  -------------------------------------------------------------------
                         slack                                 -0.335    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        6.661ns  (logic 0.286ns (4.294%)  route 6.375ns (95.706%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        5.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.874ns
    Source Clock Delay      (SCD):    3.072ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057     2.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.557     3.072    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X109Y272       FDSE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y272       FDSE (Prop_fdse_C_Q)         0.178     3.250 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[11]/Q
                         net (fo=4, routed)           0.472     3.722    infra/ipbus/trans/cfg/vec_in[107]
    SLICE_X109Y277       LUT3 (Prop_lut3_I0_O)        0.036     3.758 r  infra/ipbus/trans/cfg/dout[11]_INST_0/O
                         net (fo=1, routed)           0.479     4.237    infra/ipbus/trans/sm/cfg_din[11]
    SLICE_X109Y283       LUT5 (Prop_lut5_I2_O)        0.036     4.273 r  infra/ipbus/trans/sm/tx_data[11]_INST_0/O
                         net (fo=1, routed)           0.315     4.588    infra/ipbus/trans/iface/tx_data[11]
    SLICE_X109Y281       LUT5 (Prop_lut5_I0_O)        0.036     4.624 r  infra/ipbus/trans/iface/trans_out[wdata][11]_INST_0/O
                         net (fo=1, routed)           5.109     9.733    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[11]
    RAMB36_X5Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.469     8.874    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y56         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2/CLKARDCLK
                         clock pessimism              0.000     8.874    
                         clock uncertainty            0.246     9.120    
    RAMB36_X5Y56         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.527     9.647    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_2
  -------------------------------------------------------------------
                         required time                         -9.647    
                         arrival time                           9.733    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        6.662ns  (logic 0.286ns (4.293%)  route 6.376ns (95.707%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.802ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.872ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057     2.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.555     3.070    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X111Y274       FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y274       FDRE (Prop_fdre_C_Q)         0.178     3.248 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[6]/Q
                         net (fo=4, routed)           0.404     3.652    infra/ipbus/trans/cfg/vec_in[102]
    SLICE_X110Y276       LUT3 (Prop_lut3_I0_O)        0.036     3.688 r  infra/ipbus/trans/cfg/dout[6]_INST_0/O
                         net (fo=1, routed)           0.438     4.127    infra/ipbus/trans/sm/cfg_din[6]
    SLICE_X109Y280       LUT6 (Prop_lut6_I1_O)        0.036     4.163 r  infra/ipbus/trans/sm/tx_data[6]_INST_0/O
                         net (fo=1, routed)           0.369     4.532    infra/ipbus/trans/iface/tx_data[6]
    SLICE_X109Y280       LUT5 (Prop_lut5_I0_O)        0.036     4.568 r  infra/ipbus/trans/iface/trans_out[wdata][6]_INST_0/O
                         net (fo=1, routed)           5.164     9.732    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[6]
    RAMB36_X5Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.467     8.872    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.872    
                         clock uncertainty            0.246     9.118    
    RAMB36_X5Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.527     9.645    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -9.645    
                         arrival time                           9.732    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/C
                            (rising edge-triggered cell FDSE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        6.700ns  (logic 0.369ns (5.507%)  route 6.331ns (94.493%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        5.798ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.868ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057     2.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.555     3.070    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X109Y275       FDSE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y275       FDSE (Prop_fdse_C_Q)         0.178     3.248 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[31]/Q
                         net (fo=4, routed)           0.503     3.751    infra/ipbus/trans/cfg/vec_in[127]
    SLICE_X113Y279       LUT3 (Prop_lut3_I1_O)        0.044     3.795 r  infra/ipbus/trans/cfg/dout[31]_INST_0/O
                         net (fo=1, routed)           0.371     4.166    infra/ipbus/trans/sm/cfg_din[31]
    SLICE_X113Y280       LUT5 (Prop_lut5_I2_O)        0.111     4.277 r  infra/ipbus/trans/sm/tx_data[31]_INST_0/O
                         net (fo=1, routed)           0.388     4.665    infra/ipbus/trans/iface/tx_data[31]
    SLICE_X113Y280       LUT5 (Prop_lut5_I0_O)        0.036     4.701 r  infra/ipbus/trans/iface/trans_out[wdata][31]_INST_0/O
                         net (fo=1, routed)           5.069     9.770    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[31]
    RAMB36_X4Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.463     8.868    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X4Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7/CLKARDCLK
                         clock pessimism              0.000     8.868    
                         clock uncertainty            0.246     9.114    
    RAMB36_X4Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.527     9.641    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_7
  -------------------------------------------------------------------
                         required time                         -9.641    
                         arrival time                           9.770    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        6.737ns  (logic 0.286ns (4.245%)  route 6.451ns (95.755%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        5.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.879ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057     2.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.556     3.071    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X109Y273       FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y273       FDRE (Prop_fdre_C_Q)         0.178     3.249 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[18]/Q
                         net (fo=4, routed)           0.714     3.963    infra/ipbus/trans/cfg/vec_in[114]
    SLICE_X110Y278       LUT3 (Prop_lut3_I0_O)        0.036     3.999 r  infra/ipbus/trans/cfg/dout[18]_INST_0/O
                         net (fo=1, routed)           0.422     4.420    infra/ipbus/trans/sm/cfg_din[18]
    SLICE_X107Y279       LUT5 (Prop_lut5_I2_O)        0.036     4.456 r  infra/ipbus/trans/sm/tx_data[18]_INST_0/O
                         net (fo=1, routed)           0.361     4.817    infra/ipbus/trans/iface/tx_data[18]
    SLICE_X107Y280       LUT5 (Prop_lut5_I0_O)        0.036     4.853 r  infra/ipbus/trans/iface/trans_out[wdata][18]_INST_0/O
                         net (fo=1, routed)           4.955     9.808    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[18]
    RAMB36_X5Y57         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.474     8.879    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y57         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4/CLKARDCLK
                         clock pessimism              0.000     8.879    
                         clock uncertainty            0.246     9.125    
    RAMB36_X5Y57         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.527     9.652    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_4
  -------------------------------------------------------------------
                         required time                         -9.652    
                         arrival time                           9.808    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        6.733ns  (logic 0.395ns (5.866%)  route 6.338ns (94.134%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        5.795ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.865ns
    Source Clock Delay      (SCD):    3.070ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057     2.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.555     3.070    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X108Y274       FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y274       FDRE (Prop_fdre_C_Q)         0.206     3.276 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[20]/Q
                         net (fo=4, routed)           0.576     3.852    infra/ipbus/trans/cfg/vec_in[116]
    SLICE_X107Y276       LUT4 (Prop_lut4_I0_O)        0.044     3.896 r  infra/ipbus/trans/cfg/dout[20]_INST_0/O
                         net (fo=1, routed)           0.288     4.183    infra/ipbus/trans/sm/cfg_din[20]
    SLICE_X107Y276       LUT5 (Prop_lut5_I2_O)        0.109     4.292 r  infra/ipbus/trans/sm/tx_data[20]_INST_0/O
                         net (fo=1, routed)           0.293     4.586    infra/ipbus/trans/iface/tx_data[20]
    SLICE_X107Y276       LUT5 (Prop_lut5_I0_O)        0.036     4.622 r  infra/ipbus/trans/iface/trans_out[wdata][20]_INST_0/O
                         net (fo=1, routed)           5.181     9.803    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[20]
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.460     8.865    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y54         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5/CLKARDCLK
                         clock pessimism              0.000     8.865    
                         clock uncertainty            0.246     9.111    
    RAMB36_X5Y54         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.527     9.638    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_5
  -------------------------------------------------------------------
                         required time                         -9.638    
                         arrival time                           9.803    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        6.743ns  (logic 0.370ns (5.487%)  route 6.373ns (94.513%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        5.799ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.872ns
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057     2.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.558     3.073    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X111Y271       FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y271       FDRE (Prop_fdre_C_Q)         0.178     3.251 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[5]/Q
                         net (fo=4, routed)           0.637     3.888    infra/ipbus/trans/cfg/vec_in[101]
    SLICE_X110Y276       LUT3 (Prop_lut3_I0_O)        0.045     3.933 r  infra/ipbus/trans/cfg/dout[5]_INST_0/O
                         net (fo=1, routed)           0.368     4.301    infra/ipbus/trans/sm/cfg_din[5]
    SLICE_X109Y279       LUT6 (Prop_lut6_I1_O)        0.111     4.412 r  infra/ipbus/trans/sm/tx_data[5]_INST_0/O
                         net (fo=1, routed)           0.369     4.781    infra/ipbus/trans/iface/tx_data[5]
    SLICE_X109Y279       LUT5 (Prop_lut5_I0_O)        0.036     4.817 r  infra/ipbus/trans/iface/trans_out[wdata][5]_INST_0/O
                         net (fo=1, routed)           4.999     9.816    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[5]
    RAMB36_X5Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.467     8.872    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y53         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1/CLKARDCLK
                         clock pessimism              0.000     8.872    
                         clock uncertainty            0.246     9.118    
    RAMB36_X5Y53         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.527     9.645    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_1
  -------------------------------------------------------------------
                         required time                         -9.645    
                         arrival time                           9.816    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Path Group:             I
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (I rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        6.744ns  (logic 0.366ns (5.427%)  route 6.378ns (94.573%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        5.797ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.868ns
    Source Clock Delay      (SCD):    3.071ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     0.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     0.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     1.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     1.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057     2.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066     2.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.556     3.071    infra/ipbus/udp_if/IPADDR/mac_clk
    SLICE_X113Y274       FDRE                                         r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y274       FDRE (Prop_fdre_C_Q)         0.178     3.249 r  infra/ipbus/udp_if/IPADDR/My_IP_addr_reg[13]/Q
                         net (fo=4, routed)           0.319     3.568    infra/ipbus/trans/cfg/vec_in[109]
    SLICE_X112Y276       LUT3 (Prop_lut3_I0_O)        0.043     3.611 r  infra/ipbus/trans/cfg/dout[13]_INST_0/O
                         net (fo=1, routed)           0.524     4.135    infra/ipbus/trans/sm/cfg_din[13]
    SLICE_X112Y281       LUT5 (Prop_lut5_I2_O)        0.109     4.244 r  infra/ipbus/trans/sm/tx_data[13]_INST_0/O
                         net (fo=1, routed)           0.413     4.657    infra/ipbus/trans/iface/tx_data[13]
    SLICE_X112Y280       LUT5 (Prop_lut5_I0_O)        0.036     4.693 r  infra/ipbus/trans/iface/trans_out[wdata][13]_INST_0/O
                         net (fo=1, routed)           5.122     9.815    infra/ipbus/udp_if/ipbus_tx_ram/tx_dia[13]
    RAMB36_X5Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.463     8.868    infra/ipbus/udp_if/ipbus_tx_ram/clk
    RAMB36_X5Y55         RAMB36E1                                     r  infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3/CLKARDCLK
                         clock pessimism              0.000     8.868    
                         clock uncertainty            0.246     9.114    
    RAMB36_X5Y55         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.527     9.641    infra/ipbus/udp_if/ipbus_tx_ram/ram_reg_3
  -------------------------------------------------------------------
                         required time                         -9.641    
                         arrival time                           9.815    
  -------------------------------------------------------------------
                         slack                                  0.173    





---------------------------------------------------------------------------------------------------
From Clock:  eth_refclk
  To Clock:  clk125_ub

Setup :            0  Failing Endpoints,  Worst Slack        4.810ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.810ns  (required time - arrival time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.214ns  (logic 0.266ns (21.908%)  route 0.948ns (78.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.879ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.128ns = ( 11.128 - 8.000 ) 
    Source Clock Delay      (SCD):    5.007ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439     5.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223     5.230 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           0.948     6.178    infra/clocks/rst_reg_n_0
    SLICE_X129Y284       LUT2 (Prop_lut2_I0_O)        0.043     6.221 r  infra/clocks/rst_125_i_1/O
                         net (fo=1, routed)           0.000     6.221    infra/clocks/rst_125_i_1_n_0
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.613    11.128    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
                         clock pessimism              0.000    11.128    
                         clock uncertainty           -0.131    10.997    
    SLICE_X129Y284       FDRE (Setup_fdre_C_D)        0.034    11.031    infra/clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         11.031    
                         arrival time                          -6.221    
  -------------------------------------------------------------------
                         slack                                  4.810    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 infra/clocks/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/rst_125_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.128ns (21.151%)  route 0.477ns (78.849%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.086ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.078ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 r  infra/clocks/rst_reg/Q
                         net (fo=5, routed)           0.477     2.234    infra/clocks/rst_reg_n_0
    SLICE_X129Y284       LUT2 (Prop_lut2_I0_O)        0.028     2.262 r  infra/clocks/rst_125_i_1/O
                         net (fo=1, routed)           0.000     2.262    infra/clocks/rst_125_i_1_n_0
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.481     1.743    infra/clocks/clki_125
    SLICE_X129Y284       FDRE                                         r  infra/clocks/rst_125_reg/C
                         clock pessimism              0.000     1.743    
                         clock uncertainty            0.131     1.874    
    SLICE_X129Y284       FDRE (Hold_fdre_C_D)         0.060     1.934    infra/clocks/rst_125_reg
  -------------------------------------------------------------------
                         required time                         -1.934    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
From Clock:  I
  To Clock:  clk125_ub

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/sm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.899ns  (logic 0.474ns (24.961%)  route 1.425ns (75.039%))
  Logic Levels:           5  (LUT4=4 LUT5=1)
  Clock Path Skew:        -5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 11.077 - 8.000 ) 
    Source Clock Delay      (SCD):    8.792ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.386     8.792    infra/ipbus/trans/sm/clk
    SLICE_X108Y283       FDRE                                         r  infra/ipbus/trans/sm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y283       FDRE (Prop_fdre_C_Q)         0.259     9.051 r  infra/ipbus/trans/sm/FSM_onehot_state_reg[3]/Q
                         net (fo=12, routed)          0.389     9.440    infra/ipbus/trans/sm/p_1_in
    SLICE_X109Y282       LUT4 (Prop_lut4_I0_O)        0.043     9.483 r  infra/ipbus/trans/sm/ipb_out[ipb_strobe]_INST_0/O
                         net (fo=13, routed)          0.367     9.849    slaves/fabric/ipb_in[ipb_strobe]
    SLICE_X110Y282       LUT5 (Prop_lut5_I1_O)        0.043     9.892 r  slaves/fabric/ipb_out[ipb_ack]_INST_0/O
                         net (fo=4, routed)           0.191    10.083    infra/ipbus/trans/sm/ipb_in[ipb_ack]
    SLICE_X109Y282       LUT4 (Prop_lut4_I0_O)        0.043    10.126 r  infra/ipbus/trans/sm/tx_we_INST_0_i_1/O
                         net (fo=38, routed)          0.367    10.493    infra/ipbus/trans/sm/ack
    SLICE_X108Y282       LUT4 (Prop_lut4_I2_O)        0.043    10.536 r  infra/ipbus/trans/sm/tx_we_INST_0/O
                         net (fo=5, routed)           0.112    10.648    infra/ipbus/trans/iface/tx_we
    SLICE_X108Y282       LUT4 (Prop_lut4_I1_O)        0.043    10.691 r  infra/ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=9, routed)           0.000    10.691    infra/ipbus/udp_if/clock_crossing_if/we
    SLICE_X108Y282       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.562    11.077    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X108Y282       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.000    11.077    
                         clock uncertainty           -0.246    10.831    
    SLICE_X108Y282       FDRE (Setup_fdre_C_D)        0.066    10.897    infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         10.897    
                         arrival time                         -10.691    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/stretch/lgen[0].s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        1.105ns  (logic 0.259ns (23.442%)  route 0.846ns (76.558%))
  Logic Levels:           0  
  Clock Path Skew:        -5.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 11.076 - 8.000 ) 
    Source Clock Delay      (SCD):    8.784ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.378     8.784    infra/ipbus/trans/iface/clk
    SLICE_X104Y278       FDRE                                         r  infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y278       FDRE (Prop_fdre_C_Q)         0.259     9.043 r  infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/Q
                         net (fo=57, routed)          0.846     9.888    infra/stretch/d[0]
    SLICE_X109Y269       FDRE                                         r  infra/stretch/lgen[0].s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.561    11.076    infra/stretch/clk
    SLICE_X109Y269       FDRE                                         r  infra/stretch/lgen[0].s_reg/C
                         clock pessimism              0.000    11.076    
                         clock uncertainty           -0.246    10.830    
    SLICE_X109Y269       FDRE (Setup_fdre_C_D)       -0.019    10.811    infra/stretch/lgen[0].s_reg
  -------------------------------------------------------------------
                         required time                         10.811    
                         arrival time                          -9.888    
  -------------------------------------------------------------------
                         slack                                  0.922    

Slack (MET) :             1.068ns  (required time - arrival time)
  Source:                 infra/clocks/rst_ipb_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.949ns  (logic 0.223ns (23.489%)  route 0.726ns (76.511%))
  Logic Levels:           0  
  Clock Path Skew:        -5.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 11.127 - 8.000 ) 
    Source Clock Delay      (SCD):    8.842ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.436     8.842    infra/clocks/clko_ipb
    SLICE_X123Y284       FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y284       FDRE (Prop_fdre_C_Q)         0.223     9.065 r  infra/clocks/rst_ipb_ctrl_reg/Q
                         net (fo=30, routed)          0.726     9.791    infra/ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X127Y265       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.612    11.127    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X127Y265       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.000    11.127    
                         clock uncertainty           -0.246    10.881    
    SLICE_X127Y265       FDRE (Setup_fdre_C_D)       -0.022    10.859    infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         10.859    
                         arrival time                          -9.791    
  -------------------------------------------------------------------
                         slack                                  1.068    

Slack (MET) :             1.409ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.259ns (42.530%)  route 0.350ns (57.470%))
  Logic Levels:           0  
  Clock Path Skew:        -5.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.080ns = ( 11.080 - 8.000 ) 
    Source Clock Delay      (SCD):    8.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.388     8.794    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X116Y266       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y266       FDRE (Prop_fdre_C_Q)         0.259     9.053 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.350     9.403    infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X117Y265       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.565    11.080    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X117Y265       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.000    11.080    
                         clock uncertainty           -0.246    10.834    
    SLICE_X117Y265       FDRE (Setup_fdre_C_D)       -0.022    10.812    infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         10.812    
                         arrival time                          -9.403    
  -------------------------------------------------------------------
                         slack                                  1.409    

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.223ns (41.617%)  route 0.313ns (58.383%))
  Logic Levels:           0  
  Clock Path Skew:        -5.713ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 11.081 - 8.000 ) 
    Source Clock Delay      (SCD):    8.794ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.388     8.794    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X117Y266       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y266       FDRE (Prop_fdre_C_Q)         0.223     9.017 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.313     9.329    infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X116Y264       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.566    11.081    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X116Y264       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.000    11.081    
                         clock uncertainty           -0.246    10.835    
    SLICE_X116Y264       FDRE (Setup_fdre_C_D)        0.011    10.846    infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         10.846    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 infra/ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - I rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.259ns (52.026%)  route 0.239ns (47.974%))
  Logic Levels:           0  
  Clock Path Skew:        -5.712ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 11.071 - 8.000 ) 
    Source Clock Delay      (SCD):    8.783ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.729     5.297    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     5.374 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           1.939     7.313    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.093     7.406 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         1.377     8.783    infra/ipbus/trans/cfg/clk
    SLICE_X110Y276       FDRE                                         r  infra/ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y276       FDRE (Prop_fdre_C_Q)         0.259     9.042 r  infra/ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.239     9.280    infra/ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X111Y276       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.556    11.071    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X111Y276       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.000    11.071    
                         clock uncertainty           -0.246    10.825    
    SLICE_X111Y276       FDRE (Setup_fdre_C_D)       -0.019    10.806    infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                          -9.280    
  -------------------------------------------------------------------
                         slack                                  1.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.660ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/cfg/vec_out_reg[81]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.118ns (48.595%)  route 0.125ns (51.405%))
  Logic Levels:           0  
  Clock Path Skew:        -1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.703ns
    Source Clock Delay      (SCD):    3.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.609     3.411    infra/ipbus/trans/cfg/clk
    SLICE_X110Y276       FDRE                                         r  infra/ipbus/trans/cfg/vec_out_reg[81]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y276       FDRE (Prop_fdre_C_Q)         0.118     3.529 r  infra/ipbus/trans/cfg/vec_out_reg[81]/Q
                         net (fo=3, routed)           0.125     3.653    infra/ipbus/udp_if/clock_crossing_if/RARP
    SLICE_X111Y276       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.441     1.703    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X111Y276       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]/C
                         clock pessimism              0.000     1.703    
                         clock uncertainty            0.246     1.949    
    SLICE_X111Y276       FDRE (Hold_fdre_C_D)         0.044     1.993    infra/ipbus/udp_if/clock_crossing_if/rarp_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           3.653    
  -------------------------------------------------------------------
                         slack                                  1.660    

Slack (MET) :             1.671ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.100ns (39.396%)  route 0.154ns (60.604%))
  Logic Levels:           0  
  Clock Path Skew:        -1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.714ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.618     3.420    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X117Y266       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y266       FDRE (Prop_fdre_C_Q)         0.100     3.520 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg[2]/Q
                         net (fo=1, routed)           0.154     3.673    infra/ipbus/udp_if/clock_crossing_if/pkt_done_r_tff_reg_n_0_[2]
    SLICE_X116Y264       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.452     1.714    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X116Y264       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]/C
                         clock pessimism              0.000     1.714    
                         clock uncertainty            0.246     1.960    
    SLICE_X116Y264       FDRE (Hold_fdre_C_D)         0.042     2.002    infra/ipbus/udp_if/clock_crossing_if/pkt_done_read_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.002    
                         arrival time                           3.673    
  -------------------------------------------------------------------
                         slack                                  1.671    

Slack (MET) :             1.711ns  (arrival time - required time)
  Source:                 infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.118ns (40.553%)  route 0.173ns (59.447%))
  Logic Levels:           0  
  Clock Path Skew:        -1.707ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.713ns
    Source Clock Delay      (SCD):    3.420ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.618     3.420    infra/ipbus/udp_if/clock_crossing_if/ipb_clk
    SLICE_X116Y266       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y266       FDRE (Prop_fdre_C_Q)         0.118     3.538 r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg[2]/Q
                         net (fo=1, routed)           0.173     3.711    infra/ipbus/udp_if/clock_crossing_if/pkt_done_w_tff_reg_n_0_[2]
    SLICE_X117Y265       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.451     1.713    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X117Y265       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]/C
                         clock pessimism              0.000     1.713    
                         clock uncertainty            0.246     1.959    
    SLICE_X117Y265       FDRE (Hold_fdre_C_D)         0.040     1.999    infra/ipbus/udp_if/clock_crossing_if/pkt_done_write_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.999    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  1.711    

Slack (MET) :             1.744ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/sm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.174ns (47.063%)  route 0.196ns (52.937%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -1.708ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.616     3.418    infra/ipbus/trans/sm/clk
    SLICE_X108Y283       FDRE                                         r  infra/ipbus/trans/sm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y283       FDRE (Prop_fdre_C_Q)         0.118     3.536 r  infra/ipbus/trans/sm/FSM_onehot_state_reg[3]/Q
                         net (fo=12, routed)          0.136     3.671    infra/ipbus/trans/sm/p_1_in
    SLICE_X108Y282       LUT4 (Prop_lut4_I1_O)        0.028     3.699 r  infra/ipbus/trans/sm/tx_we_INST_0/O
                         net (fo=5, routed)           0.060     3.759    infra/ipbus/trans/iface/tx_we
    SLICE_X108Y282       LUT4 (Prop_lut4_I1_O)        0.028     3.787 r  infra/ipbus/trans/iface/trans_out[we]_INST_0/O
                         net (fo=9, routed)           0.000     3.787    infra/ipbus/udp_if/clock_crossing_if/we
    SLICE_X108Y282       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.448     1.710    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X108Y282       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]/C
                         clock pessimism              0.000     1.710    
                         clock uncertainty            0.246     1.956    
    SLICE_X108Y282       FDRE (Hold_fdre_C_D)         0.087     2.043    infra/ipbus/udp_if/clock_crossing_if/we_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.043    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  1.744    

Slack (MET) :             1.913ns  (arrival time - required time)
  Source:                 infra/clocks/rst_ipb_ctrl_reg/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.100ns (20.269%)  route 0.393ns (79.731%))
  Logic Levels:           0  
  Clock Path Skew:        -1.706ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    3.448ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.646     3.448    infra/clocks/clko_ipb
    SLICE_X123Y284       FDRE                                         r  infra/clocks/rst_ipb_ctrl_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y284       FDRE (Prop_fdre_C_Q)         0.100     3.548 r  infra/clocks/rst_ipb_ctrl_reg/Q
                         net (fo=30, routed)          0.393     3.941    infra/ipbus/udp_if/clock_crossing_if/rst_ipb
    SLICE_X127Y265       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.480     1.742    infra/ipbus/udp_if/clock_crossing_if/mac_clk
    SLICE_X127Y265       FDRE                                         r  infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]/C
                         clock pessimism              0.000     1.742    
                         clock uncertainty            0.246     1.988    
    SLICE_X127Y265       FDRE (Hold_fdre_C_D)         0.040     2.028    infra/ipbus/udp_if/clock_crossing_if/rst_ipb_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.028    
                         arrival time                           3.941    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             2.006ns  (arrival time - required time)
  Source:                 infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I  {rise@0.000ns fall@16.000ns period=32.000ns})
  Destination:            infra/stretch/lgen[0].s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - I rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.118ns (19.903%)  route 0.475ns (80.097%))
  Logic Levels:           0  
  Clock Path Skew:        -1.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.708ns
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.246ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.232ns
    Phase Error              (PE):    0.125ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I rise edge)          0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.749     1.758    infra/clocks/clki_fr
    MMCME2_ADV_X0Y6      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.808 r  infra/clocks/mmcm/CLKOUT1
                         net (fo=1, routed)           0.968     2.776    infra/clocks/I
    BUFGCTRL_X0Y30       BUFG (Prop_bufg_I_O)         0.026     2.802 r  infra/clocks/bufgipb/O
                         net (fo=441, routed)         0.610     3.412    infra/ipbus/trans/iface/clk
    SLICE_X104Y278       FDRE                                         r  infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y278       FDRE (Prop_fdre_C_Q)         0.118     3.530 r  infra/ipbus/trans/iface/FSM_onehot_state_reg[3]/Q
                         net (fo=57, routed)          0.475     4.004    infra/stretch/d[0]
    SLICE_X109Y269       FDRE                                         r  infra/stretch/lgen[0].s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.446     1.708    infra/stretch/clk
    SLICE_X109Y269       FDRE                                         r  infra/stretch/lgen[0].s_reg/C
                         clock pessimism              0.000     1.708    
                         clock uncertainty            0.246     1.954    
    SLICE_X109Y269       FDRE (Hold_fdre_C_D)         0.044     1.998    infra/stretch/lgen[0].s_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           4.004    
  -------------------------------------------------------------------
                         slack                                  2.006    





---------------------------------------------------------------------------------------------------
From Clock:  clk62_5_ub
  To Clock:  clk125_ub

Setup :            0  Failing Endpoints,  Worst Slack        6.314ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.156ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.314ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.336ns  (logic 0.259ns (19.389%)  route 1.077ns (80.611%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 11.134 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.496    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X142Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y288       FDRE (Prop_fdre_C_Q)         0.259     3.755 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[2]/Q
                         net (fo=1, routed)           1.077     4.832    infra/eth/phy/U0/transceiver_inst/rxdata_reg[2]
    SLICE_X142Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.619    11.134    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X142Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[2]/C
                         clock pessimism              0.165    11.299    
                         clock uncertainty           -0.177    11.122    
    SLICE_X142Y287       FDRE (Setup_fdre_C_D)        0.023    11.145    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[2]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -4.832    
  -------------------------------------------------------------------
                         slack                                  6.314    

Slack (MET) :             6.319ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.327ns  (logic 0.223ns (16.801%)  route 1.104ns (83.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 11.134 - 8.000 ) 
    Source Clock Delay      (SCD):    3.497ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.667     3.497    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y287       FDRE (Prop_fdre_C_Q)         0.223     3.720 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[10]/Q
                         net (fo=1, routed)           1.104     4.824    infra/eth/phy/U0/transceiver_inst/rxdata_reg[10]
    SLICE_X142Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.619    11.134    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X142Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[10]/C
                         clock pessimism              0.165    11.299    
                         clock uncertainty           -0.177    11.122    
    SLICE_X142Y287       FDRE (Setup_fdre_C_D)        0.021    11.143    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[10]
  -------------------------------------------------------------------
                         required time                         11.143    
                         arrival time                          -4.824    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.298ns  (logic 0.223ns (17.175%)  route 1.075ns (82.825%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.133ns = ( 11.133 - 8.000 ) 
    Source Clock Delay      (SCD):    3.493ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.663     3.493    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y284       FDRE (Prop_fdre_C_Q)         0.223     3.716 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[12]/Q
                         net (fo=1, routed)           1.075     4.791    infra/eth/phy/U0/transceiver_inst/rxdata_reg[12]
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.618    11.133    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[12]/C
                         clock pessimism              0.165    11.298    
                         clock uncertainty           -0.177    11.121    
    SLICE_X145Y285       FDRE (Setup_fdre_C_D)       -0.009    11.112    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[12]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -4.791    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.327ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxcharisk_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.269ns  (logic 0.223ns (17.576%)  route 1.046ns (82.424%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 11.134 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.496    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxcharisk_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y286       FDRE (Prop_fdre_C_Q)         0.223     3.719 r  infra/eth/phy/U0/transceiver_inst/rxcharisk_reg_reg[1]/Q
                         net (fo=1, routed)           1.046     4.765    infra/eth/phy/U0/transceiver_inst/rxcharisk_reg__0[1]
    SLICE_X144Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.619    11.134    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[1]/C
                         clock pessimism              0.165    11.299    
                         clock uncertainty           -0.177    11.122    
    SLICE_X144Y286       FDRE (Setup_fdre_C_D)       -0.031    11.091    infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[1]
  -------------------------------------------------------------------
                         required time                         11.091    
                         arrival time                          -4.765    
  -------------------------------------------------------------------
                         slack                                  6.327    

Slack (MET) :             6.341ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.309ns  (logic 0.223ns (17.041%)  route 1.086ns (82.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 11.134 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.496    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y286       FDRE (Prop_fdre_C_Q)         0.223     3.719 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[11]/Q
                         net (fo=1, routed)           1.086     4.805    infra/eth/phy/U0/transceiver_inst/rxdata_reg[11]
    SLICE_X142Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.619    11.134    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X142Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[11]/C
                         clock pessimism              0.165    11.299    
                         clock uncertainty           -0.177    11.122    
    SLICE_X142Y286       FDRE (Setup_fdre_C_D)        0.023    11.145    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[11]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -4.805    
  -------------------------------------------------------------------
                         slack                                  6.341    

Slack (MET) :             6.344ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxbufstatus_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxbuferr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.223ns (17.246%)  route 1.070ns (82.755%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 11.134 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.496    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X139Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxbufstatus_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y288       FDRE (Prop_fdre_C_Q)         0.223     3.719 r  infra/eth/phy/U0/transceiver_inst/rxbufstatus_reg_reg[2]/Q
                         net (fo=1, routed)           1.070     4.789    infra/eth/phy/U0/transceiver_inst/n_0_rxbufstatus_reg_reg[2]
    SLICE_X138Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxbuferr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.619    11.134    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X138Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxbuferr_reg/C
                         clock pessimism              0.165    11.299    
                         clock uncertainty           -0.177    11.122    
    SLICE_X138Y287       FDRE (Setup_fdre_C_D)        0.011    11.133    infra/eth/phy/U0/transceiver_inst/rxbuferr_reg
  -------------------------------------------------------------------
                         required time                         11.133    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                  6.344    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxcharisk_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.259ns (19.895%)  route 1.043ns (80.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 11.134 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.496    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X142Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxcharisk_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y288       FDRE (Prop_fdre_C_Q)         0.259     3.755 r  infra/eth/phy/U0/transceiver_inst/rxcharisk_reg_reg[0]/Q
                         net (fo=1, routed)           1.043     4.798    infra/eth/phy/U0/transceiver_inst/rxcharisk_reg__0[0]
    SLICE_X142Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.619    11.134    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X142Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[0]/C
                         clock pessimism              0.165    11.299    
                         clock uncertainty           -0.177    11.122    
    SLICE_X142Y286       FDRE (Setup_fdre_C_D)        0.022    11.144    infra/eth/phy/U0/transceiver_inst/rxcharisk_double_reg[0]
  -------------------------------------------------------------------
                         required time                         11.144    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.302ns  (logic 0.259ns (19.887%)  route 1.043ns (80.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 11.134 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.496    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X142Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y288       FDRE (Prop_fdre_C_Q)         0.259     3.755 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[0]/Q
                         net (fo=1, routed)           1.043     4.798    infra/eth/phy/U0/transceiver_inst/rxdata_reg[0]
    SLICE_X142Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.619    11.134    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X142Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[0]/C
                         clock pessimism              0.165    11.299    
                         clock uncertainty           -0.177    11.122    
    SLICE_X142Y286       FDRE (Setup_fdre_C_D)        0.023    11.145    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[0]
  -------------------------------------------------------------------
                         required time                         11.145    
                         arrival time                          -4.798    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.347ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.207ns  (logic 0.236ns (19.547%)  route 0.971ns (80.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 11.134 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.496    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X142Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y288       FDRE (Prop_fdre_C_Q)         0.236     3.732 r  infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[0]/Q
                         net (fo=1, routed)           0.971     4.703    infra/eth/phy/U0/transceiver_inst/rxdisperr_reg__0[0]
    SLICE_X142Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.619    11.134    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X142Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[0]/C
                         clock pessimism              0.165    11.299    
                         clock uncertainty           -0.177    11.122    
    SLICE_X142Y287       FDRE (Setup_fdre_C_D)       -0.072    11.050    infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[0]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -4.703    
  -------------------------------------------------------------------
                         slack                                  6.347    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxnotintable_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        1.201ns  (logic 0.236ns (19.644%)  route 0.965ns (80.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.134ns = ( 11.134 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.666     3.496    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X142Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxnotintable_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y288       FDRE (Prop_fdre_C_Q)         0.236     3.732 r  infra/eth/phy/U0/transceiver_inst/rxnotintable_reg_reg[0]/Q
                         net (fo=1, routed)           0.965     4.697    infra/eth/phy/U0/transceiver_inst/rxnotintable_reg__0[0]
    SLICE_X142Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.619    11.134    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X142Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[0]/C
                         clock pessimism              0.165    11.299    
                         clock uncertainty           -0.177    11.122    
    SLICE_X142Y287       FDRE (Setup_fdre_C_D)       -0.077    11.045    infra/eth/phy/U0/transceiver_inst/rxnotintable_double_reg[0]
  -------------------------------------------------------------------
                         required time                         11.045    
                         arrival time                          -4.697    
  -------------------------------------------------------------------
                         slack                                  6.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.100ns (16.503%)  route 0.506ns (83.497%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.335     1.303    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y287       FDRE (Prop_fdre_C_Q)         0.100     1.403 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[5]/Q
                         net (fo=1, routed)           0.506     1.909    infra/eth/phy/U0/transceiver_inst/rxdata_reg[5]
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.486     1.748    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[5]/C
                         clock pessimism             -0.216     1.532    
                         clock uncertainty            0.177     1.709    
    SLICE_X145Y285       FDRE (Hold_fdre_C_D)         0.044     1.753    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.100ns (16.090%)  route 0.522ns (83.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y284       FDRE (Prop_fdre_C_Q)         0.100     1.402 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[7]/Q
                         net (fo=1, routed)           0.522     1.924    infra/eth/phy/U0/transceiver_inst/rxdata_reg[7]
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.486     1.748    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[7]/C
                         clock pessimism             -0.216     1.532    
                         clock uncertainty            0.177     1.709    
    SLICE_X145Y285       FDRE (Hold_fdre_C_D)         0.049     1.758    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.583ns  (logic 0.091ns (15.614%)  route 0.492ns (84.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y286       FDRE (Prop_fdre_C_Q)         0.091     1.393 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[9]/Q
                         net (fo=1, routed)           0.492     1.885    infra/eth/phy/U0/transceiver_inst/rxdata_reg[9]
    SLICE_X142Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.486     1.748    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X142Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[9]/C
                         clock pessimism             -0.216     1.532    
                         clock uncertainty            0.177     1.709    
    SLICE_X142Y286       FDRE (Hold_fdre_C_D)         0.009     1.718    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.100ns (16.182%)  route 0.518ns (83.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y284       FDRE (Prop_fdre_C_Q)         0.100     1.402 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[14]/Q
                         net (fo=1, routed)           0.518     1.920    infra/eth/phy/U0/transceiver_inst/rxdata_reg[14]
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.486     1.748    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[14]/C
                         clock pessimism             -0.216     1.532    
                         clock uncertainty            0.177     1.709    
    SLICE_X145Y285       FDRE (Hold_fdre_C_D)         0.033     1.742    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.742    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.107ns (18.035%)  route 0.486ns (81.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.749ns
    Source Clock Delay      (SCD):    1.304ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.336     1.304    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X142Y288       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y288       FDRE (Prop_fdre_C_Q)         0.107     1.411 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[3]/Q
                         net (fo=1, routed)           0.486     1.897    infra/eth/phy/U0/transceiver_inst/rxdata_reg[3]
    SLICE_X142Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.487     1.749    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X142Y287       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[3]/C
                         clock pessimism             -0.216     1.533    
                         clock uncertainty            0.177     1.710    
    SLICE_X142Y287       FDRE (Hold_fdre_C_D)         0.004     1.714    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.100ns (15.687%)  route 0.537ns (84.313%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y286       FDRE (Prop_fdre_C_Q)         0.100     1.402 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[4]/Q
                         net (fo=1, routed)           0.537     1.939    infra/eth/phy/U0/transceiver_inst/rxdata_reg[4]
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.486     1.748    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[4]/C
                         clock pessimism             -0.216     1.532    
                         clock uncertainty            0.177     1.709    
    SLICE_X145Y285       FDRE (Hold_fdre_C_D)         0.047     1.756    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.091ns (15.148%)  route 0.510ns (84.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y286       FDRE (Prop_fdre_C_Q)         0.091     1.393 r  infra/eth/phy/U0/transceiver_inst/rxdisperr_reg_reg[1]/Q
                         net (fo=1, routed)           0.510     1.903    infra/eth/phy/U0/transceiver_inst/rxdisperr_reg__0[1]
    SLICE_X142Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.486     1.748    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X142Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[1]/C
                         clock pessimism             -0.216     1.532    
                         clock uncertainty            0.177     1.709    
    SLICE_X142Y286       FDRE (Hold_fdre_C_D)         0.009     1.718    infra/eth/phy/U0/transceiver_inst/rxdisperr_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.100ns (16.007%)  route 0.525ns (83.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y284       FDRE (Prop_fdre_C_Q)         0.100     1.402 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[13]/Q
                         net (fo=1, routed)           0.525     1.927    infra/eth/phy/U0/transceiver_inst/rxdata_reg[13]
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.486     1.748    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[13]/C
                         clock pessimism             -0.216     1.532    
                         clock uncertainty            0.177     1.709    
    SLICE_X145Y285       FDRE (Hold_fdre_C_D)         0.032     1.741    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.741    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.100ns (15.624%)  route 0.540ns (84.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y284       FDRE (Prop_fdre_C_Q)         0.100     1.402 r  infra/eth/phy/U0/transceiver_inst/rxdata_reg_reg[6]/Q
                         net (fo=1, routed)           0.540     1.942    infra/eth/phy/U0/transceiver_inst/rxdata_reg[6]
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.486     1.748    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y285       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[6]/C
                         clock pessimism             -0.216     1.532    
                         clock uncertainty            0.177     1.709    
    SLICE_X145Y285       FDRE (Hold_fdre_C_D)         0.047     1.756    infra/eth/phy/U0/transceiver_inst/rxdata_double_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.756    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/rxchariscomma_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/rxchariscomma_double_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk62_5_ub rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.100ns (15.794%)  route 0.533ns (84.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.748ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.334     1.302    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxchariscomma_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y286       FDRE (Prop_fdre_C_Q)         0.100     1.402 r  infra/eth/phy/U0/transceiver_inst/rxchariscomma_reg_reg[1]/Q
                         net (fo=1, routed)           0.533     1.935    infra/eth/phy/U0/transceiver_inst/rxchariscomma_reg__0[1]
    SLICE_X144Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxchariscomma_double_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.486     1.748    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y286       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/rxchariscomma_double_reg[1]/C
                         clock pessimism             -0.216     1.532    
                         clock uncertainty            0.177     1.709    
    SLICE_X144Y286       FDRE (Hold_fdre_C_D)         0.040     1.749    infra/eth/phy/U0/transceiver_inst/rxchariscomma_double_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  clk125_ub
  To Clock:  clk62_5_ub

Setup :            0  Failing Endpoints,  Worst Slack        6.238ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.238ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.299ns  (logic 0.204ns (15.705%)  route 1.095ns (84.295%))
  Logic Levels:           0  
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 19.130 - 16.000 ) 
    Source Clock Delay      (SCD):    3.491ns = ( 11.491 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    10.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.661    11.491    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y282       FDRE (Prop_fdre_C_Q)         0.204    11.695 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[9]/Q
                         net (fo=1, routed)           1.095    12.790    infra/eth/phy/U0/transceiver_inst/txdata_double[9]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.615    19.130    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[9]/C
                         clock pessimism              0.165    19.295    
                         clock uncertainty           -0.177    19.118    
    SLICE_X145Y282       FDRE (Setup_fdre_C_D)       -0.090    19.028    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                         19.028    
                         arrival time                         -12.790    
  -------------------------------------------------------------------
                         slack                                  6.238    

Slack (MET) :             6.302ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.238ns  (logic 0.204ns (16.476%)  route 1.034ns (83.524%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 19.130 - 16.000 ) 
    Source Clock Delay      (SCD):    3.490ns = ( 11.490 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    10.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.660    11.490    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y281       FDRE (Prop_fdre_C_Q)         0.204    11.694 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[7]/Q
                         net (fo=1, routed)           1.034    12.728    infra/eth/phy/U0/transceiver_inst/txdata_double[7]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.615    19.130    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[7]/C
                         clock pessimism              0.165    19.295    
                         clock uncertainty           -0.177    19.118    
    SLICE_X145Y282       FDRE (Setup_fdre_C_D)       -0.088    19.030    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                         -12.728    
  -------------------------------------------------------------------
                         slack                                  6.302    

Slack (MET) :             6.316ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.198ns  (logic 0.204ns (17.027%)  route 0.994ns (82.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 19.131 - 16.000 ) 
    Source Clock Delay      (SCD):    3.491ns = ( 11.491 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    10.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.661    11.491    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y282       FDRE (Prop_fdre_C_Q)         0.204    11.695 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[11]/Q
                         net (fo=1, routed)           0.994    12.689    infra/eth/phy/U0/transceiver_inst/txdata_double[11]
    SLICE_X145Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.616    19.131    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[11]/C
                         clock pessimism              0.165    19.296    
                         clock uncertainty           -0.177    19.119    
    SLICE_X145Y283       FDRE (Setup_fdre_C_D)       -0.114    19.005    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                         19.005    
                         arrival time                         -12.689    
  -------------------------------------------------------------------
                         slack                                  6.316    

Slack (MET) :             6.318ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.222ns  (logic 0.204ns (16.693%)  route 1.018ns (83.307%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 19.129 - 16.000 ) 
    Source Clock Delay      (SCD):    3.489ns = ( 11.489 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    10.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659    11.489    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y280       FDRE (Prop_fdre_C_Q)         0.204    11.693 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[15]/Q
                         net (fo=1, routed)           1.018    12.711    infra/eth/phy/U0/transceiver_inst/txdata_double[15]
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.614    19.129    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[15]/C
                         clock pessimism              0.165    19.294    
                         clock uncertainty           -0.177    19.117    
    SLICE_X145Y280       FDRE (Setup_fdre_C_D)       -0.088    19.029    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[15]
  -------------------------------------------------------------------
                         required time                         19.029    
                         arrival time                         -12.711    
  -------------------------------------------------------------------
                         slack                                  6.318    

Slack (MET) :             6.335ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txcharisk_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txcharisk_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.275ns  (logic 0.223ns (17.492%)  route 1.052ns (82.508%))
  Logic Levels:           0  
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.132ns = ( 19.132 - 16.000 ) 
    Source Clock Delay      (SCD):    3.491ns = ( 11.491 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    10.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.661    11.491    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txcharisk_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y282       FDRE (Prop_fdre_C_Q)         0.223    11.714 r  infra/eth/phy/U0/transceiver_inst/txcharisk_double_reg[1]/Q
                         net (fo=1, routed)           1.052    12.766    infra/eth/phy/U0/transceiver_inst/txcharisk_double[1]
    SLICE_X144Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txcharisk_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.617    19.132    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txcharisk_int_reg[1]/C
                         clock pessimism              0.165    19.297    
                         clock uncertainty           -0.177    19.120    
    SLICE_X144Y284       FDRE (Setup_fdre_C_D)       -0.019    19.101    infra/eth/phy/U0/transceiver_inst/txcharisk_int_reg[1]
  -------------------------------------------------------------------
                         required time                         19.101    
                         arrival time                         -12.766    
  -------------------------------------------------------------------
                         slack                                  6.335    

Slack (MET) :             6.348ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.178ns  (logic 0.204ns (17.314%)  route 0.974ns (82.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 19.130 - 16.000 ) 
    Source Clock Delay      (SCD):    3.490ns = ( 11.490 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    10.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.660    11.490    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y281       FDRE (Prop_fdre_C_Q)         0.204    11.694 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[6]/Q
                         net (fo=1, routed)           0.974    12.668    infra/eth/phy/U0/transceiver_inst/txdata_double[6]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.615    19.130    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[6]/C
                         clock pessimism              0.165    19.295    
                         clock uncertainty           -0.177    19.118    
    SLICE_X145Y282       FDRE (Setup_fdre_C_D)       -0.102    19.016    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                         19.016    
                         arrival time                         -12.668    
  -------------------------------------------------------------------
                         slack                                  6.348    

Slack (MET) :             6.350ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.187ns  (logic 0.204ns (17.185%)  route 0.983ns (82.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 19.131 - 16.000 ) 
    Source Clock Delay      (SCD):    3.491ns = ( 11.491 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    10.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.661    11.491    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y282       FDRE (Prop_fdre_C_Q)         0.204    11.695 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.983    12.678    infra/eth/phy/U0/transceiver_inst/txdata_double[8]
    SLICE_X145Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.616    19.131    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism              0.165    19.296    
                         clock uncertainty           -0.177    19.119    
    SLICE_X145Y283       FDRE (Setup_fdre_C_D)       -0.091    19.028    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         19.028    
                         arrival time                         -12.678    
  -------------------------------------------------------------------
                         slack                                  6.350    

Slack (MET) :             6.351ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txchardispval_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.267ns  (logic 0.223ns (17.599%)  route 1.044ns (82.401%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 19.129 - 16.000 ) 
    Source Clock Delay      (SCD):    3.489ns = ( 11.489 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    10.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.659    11.489    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispval_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y280       FDRE (Prop_fdre_C_Q)         0.223    11.712 r  infra/eth/phy/U0/transceiver_inst/txchardispval_double_reg[1]/Q
                         net (fo=1, routed)           1.044    12.756    infra/eth/phy/U0/transceiver_inst/txchardispval_double[1]
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.614    19.129    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[1]/C
                         clock pessimism              0.165    19.294    
                         clock uncertainty           -0.177    19.117    
    SLICE_X145Y280       FDRE (Setup_fdre_C_D)       -0.010    19.107    infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[1]
  -------------------------------------------------------------------
                         required time                         19.107    
                         arrival time                         -12.756    
  -------------------------------------------------------------------
                         slack                                  6.351    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.254ns  (logic 0.223ns (17.788%)  route 1.031ns (82.212%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 19.130 - 16.000 ) 
    Source Clock Delay      (SCD):    3.490ns = ( 11.490 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    10.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.660    11.490    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y281       FDRE (Prop_fdre_C_Q)         0.223    11.713 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[1]/Q
                         net (fo=1, routed)           1.031    12.744    infra/eth/phy/U0/transceiver_inst/txdata_double[1]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.615    19.130    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[1]/C
                         clock pessimism              0.165    19.295    
                         clock uncertainty           -0.177    19.118    
    SLICE_X145Y282       FDRE (Setup_fdre_C_D)       -0.009    19.109    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[1]
  -------------------------------------------------------------------
                         required time                         19.109    
                         arrival time                         -12.744    
  -------------------------------------------------------------------
                         slack                                  6.366    

Slack (MET) :             6.366ns  (required time - arrival time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk62_5_ub rise@16.000ns - clk125_ub rise@8.000ns)
  Data Path Delay:        1.252ns  (logic 0.223ns (17.808%)  route 1.029ns (82.192%))
  Logic Levels:           0  
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 19.130 - 16.000 ) 
    Source Clock Delay      (SCD):    3.490ns = ( 11.490 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.165ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     8.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     8.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     9.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     9.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170    10.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103    10.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.660    11.490    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y281       FDRE (Prop_fdre_C_Q)         0.223    11.713 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           1.029    12.742    infra/eth/phy/U0/transceiver_inst/txdata_double[3]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                     16.000    16.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000    16.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531    16.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066    16.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722    17.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    17.392 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           1.057    18.449    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.066    18.515 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.615    19.130    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism              0.165    19.295    
                         clock uncertainty           -0.177    19.118    
    SLICE_X145Y282       FDRE (Setup_fdre_C_D)       -0.010    19.108    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                         -12.742    
  -------------------------------------------------------------------
                         slack                                  6.366    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txchardispmode_double_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.579ns  (logic 0.100ns (17.282%)  route 0.479ns (82.718%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.330     1.298    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispmode_double_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y280       FDRE (Prop_fdre_C_Q)         0.100     1.398 r  infra/eth/phy/U0/transceiver_inst/txchardispmode_double_reg[1]/Q
                         net (fo=1, routed)           0.479     1.877    infra/eth/phy/U0/transceiver_inst/txchardispmode_double[1]
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.481     1.743    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[1]/C
                         clock pessimism             -0.216     1.527    
                         clock uncertainty            0.177     1.704    
    SLICE_X145Y280       FDRE (Hold_fdre_C_D)         0.033     1.737    infra/eth/phy/U0/transceiver_inst/txchardispmode_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.100ns (17.007%)  route 0.488ns (82.993%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.331     1.299    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y281       FDRE (Prop_fdre_C_Q)         0.100     1.399 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[12]/Q
                         net (fo=1, routed)           0.488     1.887    infra/eth/phy/U0/transceiver_inst/txdata_double[12]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.483     1.745    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[12]/C
                         clock pessimism             -0.216     1.529    
                         clock uncertainty            0.177     1.706    
    SLICE_X145Y282       FDRE (Hold_fdre_C_D)         0.032     1.738    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.738    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.100ns (16.740%)  route 0.497ns (83.260%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.333     1.301    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y283       FDRE (Prop_fdre_C_Q)         0.100     1.401 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[4]/Q
                         net (fo=1, routed)           0.497     1.898    infra/eth/phy/U0/transceiver_inst/txdata_double[4]
    SLICE_X145Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.484     1.746    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[4]/C
                         clock pessimism             -0.216     1.530    
                         clock uncertainty            0.177     1.707    
    SLICE_X145Y283       FDRE (Hold_fdre_C_D)         0.041     1.748    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.100ns (16.522%)  route 0.505ns (83.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.333     1.301    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y283       FDRE (Prop_fdre_C_Q)         0.100     1.401 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[5]/Q
                         net (fo=1, routed)           0.505     1.906    infra/eth/phy/U0/transceiver_inst/txdata_double[5]
    SLICE_X145Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.484     1.746    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]/C
                         clock pessimism             -0.216     1.530    
                         clock uncertainty            0.177     1.707    
    SLICE_X145Y283       FDRE (Hold_fdre_C_D)         0.043     1.750    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.750    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txchardispval_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.100ns (16.712%)  route 0.498ns (83.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.331     1.299    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispval_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y281       FDRE (Prop_fdre_C_Q)         0.100     1.399 r  infra/eth/phy/U0/transceiver_inst/txchardispval_double_reg[0]/Q
                         net (fo=1, routed)           0.498     1.897    infra/eth/phy/U0/transceiver_inst/txchardispval_double[0]
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.481     1.743    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[0]/C
                         clock pessimism             -0.216     1.527    
                         clock uncertainty            0.177     1.704    
    SLICE_X145Y280       FDRE (Hold_fdre_C_D)         0.033     1.737    infra/eth/phy/U0/transceiver_inst/txchardispval_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txcharisk_double_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txcharisk_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.100ns (16.321%)  route 0.513ns (83.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.231ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.747ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.332     1.300    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txcharisk_double_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y282       FDRE (Prop_fdre_C_Q)         0.100     1.400 r  infra/eth/phy/U0/transceiver_inst/txcharisk_double_reg[0]/Q
                         net (fo=1, routed)           0.513     1.913    infra/eth/phy/U0/transceiver_inst/txcharisk_double[0]
    SLICE_X144Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txcharisk_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.485     1.747    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X144Y284       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txcharisk_int_reg[0]/C
                         clock pessimism             -0.216     1.531    
                         clock uncertainty            0.177     1.708    
    SLICE_X144Y284       FDRE (Hold_fdre_C_D)         0.041     1.749    infra/eth/phy/U0/transceiver_inst/txcharisk_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.100ns (15.718%)  route 0.536ns (84.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.299ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.331     1.299    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X145Y281       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y281       FDRE (Prop_fdre_C_Q)         0.100     1.399 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[3]/Q
                         net (fo=1, routed)           0.536     1.935    infra/eth/phy/U0/transceiver_inst/txdata_double[3]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.483     1.745    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]/C
                         clock pessimism             -0.216     1.529    
                         clock uncertainty            0.177     1.706    
    SLICE_X145Y282       FDRE (Hold_fdre_C_D)         0.047     1.753    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.753    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.091ns (15.526%)  route 0.495ns (84.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.745ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.332     1.300    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y282       FDRE (Prop_fdre_C_Q)         0.091     1.391 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[2]/Q
                         net (fo=1, routed)           0.495     1.886    infra/eth/phy/U0/transceiver_inst/txdata_double[2]
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.483     1.745    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[2]/C
                         clock pessimism             -0.216     1.529    
                         clock uncertainty            0.177     1.706    
    SLICE_X145Y282       FDRE (Hold_fdre_C_D)        -0.003     1.703    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.091ns (15.114%)  route 0.511ns (84.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.746ns
    Source Clock Delay      (SCD):    1.300ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.332     1.300    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y282       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y282       FDRE (Prop_fdre_C_Q)         0.091     1.391 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[8]/Q
                         net (fo=1, routed)           0.511     1.902    infra/eth/phy/U0/transceiver_inst/txdata_double[8]
    SLICE_X145Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.484     1.746    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y283       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]/C
                         clock pessimism             -0.216     1.530    
                         clock uncertainty            0.177     1.707    
    SLICE_X145Y283       FDRE (Hold_fdre_C_D)         0.011     1.718    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 infra/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk62_5_ub  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk62_5_ub
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk62_5_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.100ns (15.641%)  route 0.539ns (84.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.743ns
    Source Clock Delay      (SCD):    1.298ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.330     1.298    infra/eth/phy/U0/transceiver_inst/userclk2
    SLICE_X144Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y280       FDRE (Prop_fdre_C_Q)         0.100     1.398 r  infra/eth/phy/U0/transceiver_inst/txdata_double_reg[13]/Q
                         net (fo=1, routed)           0.539     1.937    infra/eth/phy/U0/transceiver_inst/txdata_double[13]
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk62_5_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT1
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk62_5_ub
    BUFHCE_X1Y70         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_62_5/O
                         net (fo=130, routed)         0.481     1.743    infra/eth/phy/U0/transceiver_inst/userclk
    SLICE_X145Y280       FDRE                                         r  infra/eth/phy/U0/transceiver_inst/txdata_int_reg[13]/C
                         clock pessimism             -0.216     1.527    
                         clock uncertainty            0.177     1.704    
    SLICE_X145Y280       FDRE (Hold_fdre_C_D)         0.044     1.748    infra/eth/phy/U0/transceiver_inst/txdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.190    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk125_ub
  To Clock:  clk125_ub

Setup :            0  Failing Endpoints,  Worst Slack        5.880ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 1.043ns (56.844%)  route 0.792ns (43.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 11.078 - 8.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.604     3.434    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.434 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.370     4.804    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.043     4.847 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.422     5.269    infra/stretch/clkdiv/clear
    SLICE_X111Y266       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.563    11.078    infra/stretch/clkdiv/clk
    SLICE_X111Y266       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[0]/C
                         clock pessimism              0.336    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X111Y266       FDCE (Recov_fdce_C_CLR)     -0.212    11.149    infra/stretch/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 1.043ns (56.844%)  route 0.792ns (43.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 11.078 - 8.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.604     3.434    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.434 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.370     4.804    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.043     4.847 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.422     5.269    infra/stretch/clkdiv/clear
    SLICE_X111Y266       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.563    11.078    infra/stretch/clkdiv/clk
    SLICE_X111Y266       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[1]/C
                         clock pessimism              0.336    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X111Y266       FDCE (Recov_fdce_C_CLR)     -0.212    11.149    infra/stretch/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 1.043ns (56.844%)  route 0.792ns (43.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 11.078 - 8.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.604     3.434    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.434 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.370     4.804    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.043     4.847 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.422     5.269    infra/stretch/clkdiv/clear
    SLICE_X111Y266       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.563    11.078    infra/stretch/clkdiv/clk
    SLICE_X111Y266       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[2]/C
                         clock pessimism              0.336    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X111Y266       FDCE (Recov_fdce_C_CLR)     -0.212    11.149    infra/stretch/clkdiv/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.880ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.835ns  (logic 1.043ns (56.844%)  route 0.792ns (43.156%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.078ns = ( 11.078 - 8.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.604     3.434    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.434 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.370     4.804    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.043     4.847 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.422     5.269    infra/stretch/clkdiv/clear
    SLICE_X111Y266       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.563    11.078    infra/stretch/clkdiv/clk
    SLICE_X111Y266       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[3]/C
                         clock pessimism              0.336    11.414    
                         clock uncertainty           -0.053    11.361    
    SLICE_X111Y266       FDCE (Recov_fdce_C_CLR)     -0.212    11.149    infra/stretch/clkdiv/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.149    
                         arrival time                          -5.269    
  -------------------------------------------------------------------
                         slack                                  5.880    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[12]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 1.043ns (57.187%)  route 0.781ns (42.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 11.076 - 8.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.604     3.434    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.434 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.370     4.804    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.043     4.847 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.411     5.258    infra/stretch/clkdiv/clear
    SLICE_X111Y269       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.561    11.076    infra/stretch/clkdiv/clk
    SLICE_X111Y269       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[12]/C
                         clock pessimism              0.337    11.413    
                         clock uncertainty           -0.053    11.360    
    SLICE_X111Y269       FDCE (Recov_fdce_C_CLR)     -0.212    11.148    infra/stretch/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[13]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 1.043ns (57.187%)  route 0.781ns (42.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 11.076 - 8.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.604     3.434    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.434 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.370     4.804    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.043     4.847 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.411     5.258    infra/stretch/clkdiv/clear
    SLICE_X111Y269       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.561    11.076    infra/stretch/clkdiv/clk
    SLICE_X111Y269       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[13]/C
                         clock pessimism              0.337    11.413    
                         clock uncertainty           -0.053    11.360    
    SLICE_X111Y269       FDCE (Recov_fdce_C_CLR)     -0.212    11.148    infra/stretch/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[14]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 1.043ns (57.187%)  route 0.781ns (42.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 11.076 - 8.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.604     3.434    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.434 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.370     4.804    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.043     4.847 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.411     5.258    infra/stretch/clkdiv/clear
    SLICE_X111Y269       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.561    11.076    infra/stretch/clkdiv/clk
    SLICE_X111Y269       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[14]/C
                         clock pessimism              0.337    11.413    
                         clock uncertainty           -0.053    11.360    
    SLICE_X111Y269       FDCE (Recov_fdce_C_CLR)     -0.212    11.148    infra/stretch/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.890ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[15]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.824ns  (logic 1.043ns (57.187%)  route 0.781ns (42.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.076ns = ( 11.076 - 8.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.604     3.434    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.434 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.370     4.804    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.043     4.847 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.411     5.258    infra/stretch/clkdiv/clear
    SLICE_X111Y269       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.561    11.076    infra/stretch/clkdiv/clk
    SLICE_X111Y269       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[15]/C
                         clock pessimism              0.337    11.413    
                         clock uncertainty           -0.053    11.360    
    SLICE_X111Y269       FDCE (Recov_fdce_C_CLR)     -0.212    11.148    infra/stretch/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -5.258    
  -------------------------------------------------------------------
                         slack                                  5.890    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 1.043ns (59.330%)  route 0.715ns (40.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 11.077 - 8.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.604     3.434    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.434 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.370     4.804    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.043     4.847 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.345     5.192    infra/stretch/clkdiv/clear
    SLICE_X111Y267       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.562    11.077    infra/stretch/clkdiv/clk
    SLICE_X111Y267       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[4]/C
                         clock pessimism              0.336    11.413    
                         clock uncertainty           -0.053    11.360    
    SLICE_X111Y267       FDCE (Recov_fdce_C_CLR)     -0.212    11.148    infra/stretch/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  5.956    

Slack (MET) :             5.956ns  (required time - arrival time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[5]/CLR
                            (recovery check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125_ub rise@8.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        1.758ns  (logic 1.043ns (59.330%)  route 0.715ns (40.670%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.077ns = ( 11.077 - 8.000 ) 
    Source Clock Delay      (SCD):    3.434ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.078ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.587     0.587    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.103     0.690 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.790     1.480    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     1.557 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.170     2.727    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.103     2.830 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.604     3.434    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     4.434 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.370     4.804    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.043     4.847 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.345     5.192    infra/stretch/clkdiv/clear
    SLICE_X111Y267       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     8.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.531     8.531    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.066     8.597 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.722     9.319    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     9.392 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           1.057    10.449    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.066    10.515 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.562    11.077    infra/stretch/clkdiv/clk
    SLICE_X111Y267       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[5]/C
                         clock pessimism              0.336    11.413    
                         clock uncertainty           -0.053    11.360    
    SLICE_X111Y267       FDCE (Recov_fdce_C_CLR)     -0.212    11.148    infra/stretch/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         11.148    
                         arrival time                          -5.192    
  -------------------------------------------------------------------
                         slack                                  5.956    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[16]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.727ns  (logic 0.426ns (58.581%)  route 0.301ns (41.419%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.707ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.296     1.264    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.662 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.196     1.858    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.028     1.886 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.106     1.991    infra/stretch/clkdiv/clear
    SLICE_X111Y270       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.445     1.707    infra/stretch/clkdiv/clk
    SLICE_X111Y270       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.432     1.275    
    SLICE_X111Y270       FDCE (Remov_fdce_C_CLR)     -0.069     1.206    infra/stretch/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.426ns (54.307%)  route 0.358ns (45.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.296     1.264    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.662 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.196     1.858    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.028     1.886 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.163     2.048    infra/stretch/clkdiv/clear
    SLICE_X111Y268       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.447     1.709    infra/stretch/clkdiv/clk
    SLICE_X111Y268       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.432     1.277    
    SLICE_X111Y268       FDCE (Remov_fdce_C_CLR)     -0.069     1.208    infra/stretch/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[11]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.426ns (54.307%)  route 0.358ns (45.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.296     1.264    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.662 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.196     1.858    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.028     1.886 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.163     2.048    infra/stretch/clkdiv/clear
    SLICE_X111Y268       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.447     1.709    infra/stretch/clkdiv/clk
    SLICE_X111Y268       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.432     1.277    
    SLICE_X111Y268       FDCE (Remov_fdce_C_CLR)     -0.069     1.208    infra/stretch/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[8]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.426ns (54.307%)  route 0.358ns (45.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.296     1.264    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.662 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.196     1.858    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.028     1.886 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.163     2.048    infra/stretch/clkdiv/clear
    SLICE_X111Y268       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.447     1.709    infra/stretch/clkdiv/clk
    SLICE_X111Y268       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[8]/C
                         clock pessimism             -0.432     1.277    
    SLICE_X111Y268       FDCE (Remov_fdce_C_CLR)     -0.069     1.208    infra/stretch/clkdiv/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.840ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[9]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.426ns (54.307%)  route 0.358ns (45.693%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.709ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.296     1.264    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.662 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.196     1.858    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.028     1.886 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.163     2.048    infra/stretch/clkdiv/clear
    SLICE_X111Y268       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.447     1.709    infra/stretch/clkdiv/clk
    SLICE_X111Y268       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[9]/C
                         clock pessimism             -0.432     1.277    
    SLICE_X111Y268       FDCE (Remov_fdce_C_CLR)     -0.069     1.208    infra/stretch/clkdiv/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           2.048    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.426ns (54.064%)  route 0.362ns (45.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.296     1.264    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.662 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.196     1.858    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.028     1.886 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.166     2.052    infra/stretch/clkdiv/clear
    SLICE_X111Y267       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.448     1.710    infra/stretch/clkdiv/clk
    SLICE_X111Y267       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[4]/C
                         clock pessimism             -0.432     1.278    
    SLICE_X111Y267       FDCE (Remov_fdce_C_CLR)     -0.069     1.209    infra/stretch/clkdiv/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[5]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.426ns (54.064%)  route 0.362ns (45.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.296     1.264    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.662 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.196     1.858    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.028     1.886 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.166     2.052    infra/stretch/clkdiv/clear
    SLICE_X111Y267       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.448     1.710    infra/stretch/clkdiv/clk
    SLICE_X111Y267       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[5]/C
                         clock pessimism             -0.432     1.278    
    SLICE_X111Y267       FDCE (Remov_fdce_C_CLR)     -0.069     1.209    infra/stretch/clkdiv/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[6]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.426ns (54.064%)  route 0.362ns (45.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.296     1.264    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.662 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.196     1.858    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.028     1.886 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.166     2.052    infra/stretch/clkdiv/clear
    SLICE_X111Y267       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.448     1.710    infra/stretch/clkdiv/clk
    SLICE_X111Y267       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[6]/C
                         clock pessimism             -0.432     1.278    
    SLICE_X111Y267       FDCE (Remov_fdce_C_CLR)     -0.069     1.209    infra/stretch/clkdiv/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.843ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[7]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.788ns  (logic 0.426ns (54.064%)  route 0.362ns (45.936%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.296     1.264    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.662 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.196     1.858    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.028     1.886 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.166     2.052    infra/stretch/clkdiv/clear
    SLICE_X111Y267       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.448     1.710    infra/stretch/clkdiv/clk
    SLICE_X111Y267       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[7]/C
                         clock pessimism             -0.432     1.278    
    SLICE_X111Y267       FDCE (Remov_fdce_C_CLR)     -0.069     1.209    infra/stretch/clkdiv/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.879ns  (arrival time - required time)
  Source:                 infra/stretch/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/stretch/clkdiv/cnt_reg[0]/CLR
                            (removal check against rising-edge clock clk125_ub  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125_ub rise@0.000ns - clk125_ub rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.426ns (51.645%)  route 0.399ns (48.355%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.711ns
    Source Clock Delay      (SCD):    1.264ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.145     0.145    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.023     0.168 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.352     0.520    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.570 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.375     0.945    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.023     0.968 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.296     1.264    infra/stretch/clkdiv/clk
    SLICE_X110Y269       SRL16E                                       r  infra/stretch/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y269       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     1.662 r  infra/stretch/clkdiv/reset_gen/Q
                         net (fo=2, routed)           0.196     1.858    infra/stretch/clkdiv/rst_b
    SLICE_X110Y269       LUT1 (Prop_lut1_I0_O)        0.028     1.886 f  infra/stretch/clkdiv/cnt[0]_i_2/O
                         net (fo=17, routed)          0.203     2.089    infra/stretch/clkdiv/clear
    SLICE_X111Y266       FDCE                                         f  infra/stretch/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk125_ub rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X0Y10  GTXE2_CHANNEL                0.000     0.000 r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gtwizard_i/gt0_GTWIZARD_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           0.175     0.175    infra/eth/txoutclk_ub
    BUFHCE_X0Y71         BUFH (Prop_bufh_I_O)         0.045     0.220 r  infra/eth/bufh_tx/O
                         net (fo=1, routed)           0.513     0.733    infra/eth/txoutclk
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     0.786 r  infra/eth/mmcm/CLKOUT2
                         net (fo=1, routed)           0.431     1.217    infra/eth/clk125_ub
    BUFHCE_X1Y71         BUFH (Prop_bufh_I_O)         0.045     1.262 r  infra/eth/bufr_125/O
                         net (fo=3695, routed)        0.449     1.711    infra/stretch/clkdiv/clk
    SLICE_X111Y266       FDCE                                         r  infra/stretch/clkdiv/cnt_reg[0]/C
                         clock pessimism             -0.432     1.279    
    SLICE_X111Y266       FDCE (Remov_fdce_C_CLR)     -0.069     1.210    infra/stretch/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.210    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.879    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  clk_dc

Setup :            0  Failing Endpoints,  Worst Slack        1.907ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.488ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.587ns  (logic 0.223ns (14.049%)  route 1.364ns (85.951%))
  Logic Levels:           0  
  Clock Path Skew:        -4.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.749ns = ( 16.749 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.364    14.594    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X140Y288       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.749    16.749    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X140Y288       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.000    16.749    
                         clock uncertainty           -0.035    16.713    
    SLICE_X140Y288       FDCE (Recov_fdce_C_CLR)     -0.212    16.501    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         16.501    
                         arrival time                         -14.594    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.489ns  (logic 0.223ns (14.972%)  route 1.266ns (85.028%))
  Logic Levels:           0  
  Clock Path Skew:        -4.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.748ns = ( 16.748 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.266    14.496    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X142Y285       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.748    16.748    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X142Y285       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.000    16.748    
                         clock uncertainty           -0.035    16.712    
    SLICE_X142Y285       FDCE (Recov_fdce_C_CLR)     -0.154    16.558    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.558    
                         arrival time                         -14.496    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.296ns  (logic 0.223ns (17.211%)  route 1.073ns (82.789%))
  Logic Levels:           0  
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.730ns = ( 16.730 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.073    14.302    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X139Y287       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.730    16.730    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X139Y287       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000    16.730    
                         clock uncertainty           -0.035    16.694    
    SLICE_X139Y287       FDCE (Recov_fdce_C_CLR)     -0.212    16.482    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.482    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.296ns  (logic 0.223ns (17.211%)  route 1.073ns (82.789%))
  Logic Levels:           0  
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.730ns = ( 16.730 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.073    14.302    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X139Y287       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.730    16.730    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X139Y287       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.000    16.730    
                         clock uncertainty           -0.035    16.694    
    SLICE_X139Y287       FDCE (Recov_fdce_C_CLR)     -0.212    16.482    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         16.482    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.296ns  (logic 0.223ns (17.211%)  route 1.073ns (82.789%))
  Logic Levels:           0  
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.730ns = ( 16.730 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.073    14.302    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X139Y287       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.730    16.730    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X139Y287       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.000    16.730    
                         clock uncertainty           -0.035    16.694    
    SLICE_X139Y287       FDCE (Recov_fdce_C_CLR)     -0.212    16.482    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         16.482    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.296ns  (logic 0.223ns (17.211%)  route 1.073ns (82.789%))
  Logic Levels:           0  
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.730ns = ( 16.730 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.073    14.302    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X139Y287       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.730    16.730    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X139Y287       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.000    16.730    
                         clock uncertainty           -0.035    16.694    
    SLICE_X139Y287       FDCE (Recov_fdce_C_CLR)     -0.212    16.482    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         16.482    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.296ns  (logic 0.223ns (17.211%)  route 1.073ns (82.789%))
  Logic Levels:           0  
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.730ns = ( 16.730 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.073    14.302    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X139Y287       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.730    16.730    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X139Y287       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.000    16.730    
                         clock uncertainty           -0.035    16.694    
    SLICE_X139Y287       FDCE (Recov_fdce_C_CLR)     -0.212    16.482    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         16.482    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.180ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        1.296ns  (logic 0.223ns (17.211%)  route 1.073ns (82.789%))
  Logic Levels:           0  
  Clock Path Skew:        -4.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.730ns = ( 16.730 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          1.073    14.302    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X139Y287       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.730    16.730    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X139Y287       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.000    16.730    
                         clock uncertainty           -0.035    16.694    
    SLICE_X139Y287       FDCE (Recov_fdce_C_CLR)     -0.212    16.482    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         16.482    
                         arrival time                         -14.302    
  -------------------------------------------------------------------
                         slack                                  2.180    

Slack (MET) :             2.669ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        0.827ns  (logic 0.223ns (26.958%)  route 0.604ns (73.042%))
  Logic Levels:           0  
  Clock Path Skew:        -4.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.750ns = ( 16.750 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.604    13.834    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y290       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.750    16.750    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y290       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.000    16.750    
                         clock uncertainty           -0.035    16.715    
    SLICE_X133Y290       FDCE (Recov_fdce_C_CLR)     -0.212    16.503    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         16.503    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  2.669    

Slack (MET) :             2.756ns  (required time - arrival time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_dc rise@16.000ns - eth_refclk rise@8.000ns)
  Data Path Delay:        0.742ns  (logic 0.223ns (30.062%)  route 0.519ns (69.938%))
  Logic Levels:           0  
  Clock Path Skew:        -4.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.751ns = ( 16.751 - 16.000 ) 
    Source Clock Delay      (SCD):    5.007ns = ( 13.007 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355    10.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119    11.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093    11.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.439    13.007    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.223    13.230 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.519    13.748    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y289       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)    16.000    16.000 r  
    SLICE_X142Y296       FDRE                         0.000    16.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.751    16.751    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y289       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000    16.751    
                         clock uncertainty           -0.035    16.716    
    SLICE_X133Y289       FDCE (Recov_fdce_C_CLR)     -0.212    16.504    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         16.504    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  2.756    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.207%)  route 0.242ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        -1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.242     1.999    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y288       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.545     0.545    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y288       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.000     0.545    
                         clock uncertainty            0.035     0.580    
    SLICE_X133Y288       FDCE (Remov_fdce_C_CLR)     -0.069     0.511    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.207%)  route 0.242ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        -1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.242     1.999    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y288       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.545     0.545    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y288       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.000     0.545    
                         clock uncertainty            0.035     0.580    
    SLICE_X133Y288       FDCE (Remov_fdce_C_CLR)     -0.069     0.511    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.207%)  route 0.242ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        -1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.242     1.999    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y288       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.545     0.545    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y288       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.000     0.545    
                         clock uncertainty            0.035     0.580    
    SLICE_X133Y288       FDCE (Remov_fdce_C_CLR)     -0.069     0.511    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.207%)  route 0.242ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        -1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.242     1.999    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y288       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.545     0.545    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y288       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.000     0.545    
                         clock uncertainty            0.035     0.580    
    SLICE_X133Y288       FDCE (Remov_fdce_C_CLR)     -0.069     0.511    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.488ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.100ns (29.207%)  route 0.242ns (70.793%))
  Logic Levels:           0  
  Clock Path Skew:        -1.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.545ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.242     1.999    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y288       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.545     0.545    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y288       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.000     0.545    
                         clock uncertainty            0.035     0.580    
    SLICE_X133Y288       FDCE (Remov_fdce_C_CLR)     -0.069     0.511    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.511    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  1.488    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.394%)  route 0.294ns (74.606%))
  Logic Levels:           0  
  Clock Path Skew:        -1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.294     2.050    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y289       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.575     0.575    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y289       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000     0.575    
                         clock uncertainty            0.035     0.611    
    SLICE_X133Y289       FDCE (Remov_fdce_C_CLR)     -0.069     0.542    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.509ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.394%)  route 0.294ns (74.606%))
  Logic Levels:           0  
  Clock Path Skew:        -1.081ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.575ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.294     2.050    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y289       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.575     0.575    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y289       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.000     0.575    
                         clock uncertainty            0.035     0.611    
    SLICE_X133Y289       FDCE (Remov_fdce_C_CLR)     -0.069     0.542    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.542    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  1.509    

Slack (MET) :             1.550ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.100ns (22.873%)  route 0.337ns (77.128%))
  Logic Levels:           0  
  Clock Path Skew:        -1.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.577ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.337     2.094    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/pma_reset
    SLICE_X133Y290       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.577     0.577    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/independent_clock_bufg
    SLICE_X133Y290       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg/C
                         clock pessimism              0.000     0.577    
                         clock uncertainty            0.035     0.612    
    SLICE_X133Y290       FDCE (Remov_fdce_C_CLR)     -0.069     0.543    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_txresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                         -0.543    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.100ns (14.520%)  route 0.589ns (85.480%))
  Logic Levels:           0  
  Clock Path Skew:        -1.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.589     2.345    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X139Y287       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.550     0.550    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X139Y287       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.000     0.550    
                         clock uncertainty            0.035     0.585    
    SLICE_X139Y287       FDCE (Remov_fdce_C_CLR)     -0.069     0.516    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.829    

Slack (MET) :             1.829ns  (arrival time - required time)
  Source:                 infra/clocks/rsto_eth_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_dc  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_dc rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.100ns (14.520%)  route 0.589ns (85.480%))
  Logic Levels:           0  
  Clock Path Skew:        -1.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.550ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clki_fr
    SLICE_X129Y285       FDRE                                         r  infra/clocks/rsto_eth_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X129Y285       FDRE (Prop_fdre_C_Q)         0.100     1.757 f  infra/clocks/rsto_eth_reg/Q
                         net (fo=42, routed)          0.589     2.345    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/pma_reset
    SLICE_X139Y287       FDCE                                         f  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_dc rise edge)     0.000     0.000 r  
    SLICE_X142Y296       FDRE                         0.000     0.000 r  infra/eth/decoupled_clk_reg/Q
                         net (fo=261, routed)         0.550     0.550    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/independent_clock_bufg
    SLICE_X139Y287       FDCE                                         r  infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.000     0.550    
                         clock uncertainty            0.035     0.585    
    SLICE_X139Y287       FDCE (Remov_fdce_C_CLR)     -0.069     0.516    infra/eth/phy/U0/transceiver_inst/gtwizard_inst/U0/gt0_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.516    
                         arrival time                           2.345    
  -------------------------------------------------------------------
                         slack                                  1.829    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  eth_refclk
  To Clock:  eth_refclk

Setup :            0  Failing Endpoints,  Worst Slack        5.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.747ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[24]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.043ns (48.827%)  route 1.093ns (51.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.317     6.326    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.043     6.369 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.776     7.145    infra/clocks/clkdiv/clear
    SLICE_X128Y288       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[24]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y288       FDCE (Recov_fdce_C_CLR)     -0.212    12.737    infra/clocks/clkdiv/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[25]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.043ns (48.827%)  route 1.093ns (51.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.317     6.326    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.043     6.369 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.776     7.145    infra/clocks/clkdiv/clear
    SLICE_X128Y288       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[25]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y288       FDCE (Recov_fdce_C_CLR)     -0.212    12.737    infra/clocks/clkdiv/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[26]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.043ns (48.827%)  route 1.093ns (51.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.317     6.326    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.043     6.369 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.776     7.145    infra/clocks/clkdiv/clear
    SLICE_X128Y288       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[26]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y288       FDCE (Recov_fdce_C_CLR)     -0.212    12.737    infra/clocks/clkdiv/cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.593ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[27]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.043ns (48.827%)  route 1.093ns (51.173%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.317     6.326    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.043     6.369 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.776     7.145    infra/clocks/clkdiv/clear
    SLICE_X128Y288       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y288       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[27]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y288       FDCE (Recov_fdce_C_CLR)     -0.212    12.737    infra/clocks/clkdiv/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.145    
  -------------------------------------------------------------------
                         slack                                  5.593    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[20]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.043ns (50.860%)  route 1.008ns (49.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.317     6.326    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.043     6.369 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.691     7.059    infra/clocks/clkdiv/clear
    SLICE_X128Y287       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[20]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y287       FDCE (Recov_fdce_C_CLR)     -0.212    12.737    infra/clocks/clkdiv/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[21]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.043ns (50.860%)  route 1.008ns (49.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.317     6.326    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.043     6.369 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.691     7.059    infra/clocks/clkdiv/clear
    SLICE_X128Y287       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[21]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y287       FDCE (Recov_fdce_C_CLR)     -0.212    12.737    infra/clocks/clkdiv/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[22]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.043ns (50.860%)  route 1.008ns (49.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.317     6.326    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.043     6.369 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.691     7.059    infra/clocks/clkdiv/clear
    SLICE_X128Y287       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[22]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y287       FDCE (Recov_fdce_C_CLR)     -0.212    12.737    infra/clocks/clkdiv/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.678ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[23]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        2.051ns  (logic 1.043ns (50.860%)  route 1.008ns (49.140%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.817ns = ( 11.817 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.317     6.326    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.043     6.369 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.691     7.059    infra/clocks/clkdiv/clear
    SLICE_X128Y287       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.271    11.817    infra/clocks/clkdiv/clk
    SLICE_X128Y287       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[23]/C
                         clock pessimism              1.168    12.985    
                         clock uncertainty           -0.035    12.949    
    SLICE_X128Y287       FDCE (Recov_fdce_C_CLR)     -0.212    12.737    infra/clocks/clkdiv/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         12.737    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  5.678    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 1.043ns (53.313%)  route 0.913ns (46.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 11.813 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.317     6.326    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.043     6.369 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.596     6.965    infra/clocks/clkdiv/clear
    SLICE_X128Y282       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.267    11.813    infra/clocks/clkdiv/clk
    SLICE_X128Y282       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[0]/C
                         clock pessimism              1.168    12.981    
                         clock uncertainty           -0.035    12.945    
    SLICE_X128Y282       FDCE (Recov_fdce_C_CLR)     -0.212    12.733    infra/clocks/clkdiv/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  5.768    

Slack (MET) :             5.768ns  (required time - arrival time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[1]/CLR
                            (recovery check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_refclk rise@8.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        1.956ns  (logic 1.043ns (53.313%)  route 0.913ns (46.687%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.813ns = ( 11.813 - 8.000 ) 
    Source Clock Delay      (SCD):    5.009ns
    Clock Pessimism Removal (CPR):    1.168ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.119     3.475    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.093     3.568 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.441     5.009    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      1.000     6.009 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.317     6.326    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.043     6.369 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.596     6.965    infra/clocks/clkdiv/clear
    SLICE_X128Y282       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      8.000     8.000 r  
    G8                                                0.000     8.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     8.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     8.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           1.044    10.463    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.083    10.546 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          1.267    11.813    infra/clocks/clkdiv/clk
    SLICE_X128Y282       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[1]/C
                         clock pessimism              1.168    12.981    
                         clock uncertainty           -0.035    12.945    
    SLICE_X128Y282       FDCE (Recov_fdce_C_CLR)     -0.212    12.733    infra/clocks/clkdiv/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         12.733    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                  5.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[16]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.426ns (61.625%)  route 0.265ns (38.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.055 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.162     2.217    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.245 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.103     2.348    infra/clocks/clkdiv/clear
    SLICE_X128Y286       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[16]/C
                         clock pessimism             -0.546     1.670    
    SLICE_X128Y286       FDCE (Remov_fdce_C_CLR)     -0.069     1.601    infra/clocks/clkdiv/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[17]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.426ns (61.625%)  route 0.265ns (38.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.055 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.162     2.217    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.245 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.103     2.348    infra/clocks/clkdiv/clear
    SLICE_X128Y286       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[17]/C
                         clock pessimism             -0.546     1.670    
    SLICE_X128Y286       FDCE (Remov_fdce_C_CLR)     -0.069     1.601    infra/clocks/clkdiv/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[18]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.426ns (61.625%)  route 0.265ns (38.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.055 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.162     2.217    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.245 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.103     2.348    infra/clocks/clkdiv/clear
    SLICE_X128Y286       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[18]/C
                         clock pessimism             -0.546     1.670    
    SLICE_X128Y286       FDCE (Remov_fdce_C_CLR)     -0.069     1.601    infra/clocks/clkdiv/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.747ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[19]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.691ns  (logic 0.426ns (61.625%)  route 0.265ns (38.375%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.055 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.162     2.217    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.245 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.103     2.348    infra/clocks/clkdiv/clear
    SLICE_X128Y286       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clkdiv/clk
    SLICE_X128Y286       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[19]/C
                         clock pessimism             -0.546     1.670    
    SLICE_X128Y286       FDCE (Remov_fdce_C_CLR)     -0.069     1.601    infra/clocks/clkdiv/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.348    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[12]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.426ns (57.725%)  route 0.312ns (42.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.055 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.162     2.217    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.245 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.150     2.395    infra/clocks/clkdiv/clear
    SLICE_X128Y285       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clkdiv/clk
    SLICE_X128Y285       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[12]/C
                         clock pessimism             -0.546     1.670    
    SLICE_X128Y285       FDCE (Remov_fdce_C_CLR)     -0.069     1.601    infra/clocks/clkdiv/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[13]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.426ns (57.725%)  route 0.312ns (42.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.055 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.162     2.217    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.245 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.150     2.395    infra/clocks/clkdiv/clear
    SLICE_X128Y285       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clkdiv/clk
    SLICE_X128Y285       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[13]/C
                         clock pessimism             -0.546     1.670    
    SLICE_X128Y285       FDCE (Remov_fdce_C_CLR)     -0.069     1.601    infra/clocks/clkdiv/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[14]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.426ns (57.725%)  route 0.312ns (42.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.055 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.162     2.217    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.245 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.150     2.395    infra/clocks/clkdiv/clear
    SLICE_X128Y285       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clkdiv/clk
    SLICE_X128Y285       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[14]/C
                         clock pessimism             -0.546     1.670    
    SLICE_X128Y285       FDCE (Remov_fdce_C_CLR)     -0.069     1.601    infra/clocks/clkdiv/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.794ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[15]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.738ns  (logic 0.426ns (57.725%)  route 0.312ns (42.275%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.216ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.055 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.162     2.217    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.245 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.150     2.395    infra/clocks/clkdiv/clear
    SLICE_X128Y285       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.872     2.216    infra/clocks/clkdiv/clk
    SLICE_X128Y285       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[15]/C
                         clock pessimism             -0.546     1.670    
    SLICE_X128Y285       FDCE (Remov_fdce_C_CLR)     -0.069     1.601    infra/clocks/clkdiv/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[10]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.426ns (50.578%)  route 0.416ns (49.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.055 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.162     2.217    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.245 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.254     2.499    infra/clocks/clkdiv/clear
    SLICE_X128Y284       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.871     2.215    infra/clocks/clkdiv/clk
    SLICE_X128Y284       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[10]/C
                         clock pessimism             -0.546     1.669    
    SLICE_X128Y284       FDCE (Remov_fdce_C_CLR)     -0.069     1.600    infra/clocks/clkdiv/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.899ns  (arrival time - required time)
  Source:                 infra/clocks/clkdiv/reset_gen/CLK
                            (rising edge-triggered cell SRL16E clocked by eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            infra/clocks/clkdiv/cnt_reg[11]/CLR
                            (removal check against rising-edge clock eth_refclk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_refclk rise@0.000ns - eth_refclk rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.426ns (50.578%)  route 0.416ns (49.422%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.215ns
    Source Clock Delay      (SCD):    1.657ns
    Clock Pessimism Removal (CPR):    0.546ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.541     0.983    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.026     1.009 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.648     1.657    infra/clocks/clkdiv/clk
    SLICE_X130Y286       SRL16E                                       r  infra/clocks/clkdiv/reset_gen/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y286       SRL16E (Prop_srl16e_CLK_Q)
                                                      0.398     2.055 r  infra/clocks/clkdiv/reset_gen/Q
                         net (fo=3, routed)           0.162     2.217    infra/clocks/clkdiv/rst_b
    SLICE_X129Y286       LUT1 (Prop_lut1_I0_O)        0.028     2.245 f  infra/clocks/clkdiv/cnt[0]_i_2/O
                         net (fo=28, routed)          0.254     2.499    infra/clocks/clkdiv/clear
    SLICE_X128Y284       FDCE                                         f  infra/clocks/clkdiv/cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock eth_refclk rise edge)
                                                      0.000     0.000 r  
    G8                                                0.000     0.000 r  eth_clk_p (IN)
                         net (fo=0)                   0.000     0.000    eth_clk_p
    G8                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  eth_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    infra/eth/gt_clkp
    IBUFDS_GTE2_X0Y4     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  infra/eth/ibuf0/O
                         net (fo=2, routed)           0.581     1.314    infra/eth/ibuf0_n_0
    BUFGCTRL_X0Y31       BUFG (Prop_bufg_I_O)         0.030     1.344 r  infra/eth/ibuf0_n_0_BUFG_collapsed_inst/O
                         net (fo=55, routed)          0.871     2.215    infra/clocks/clkdiv/clk
    SLICE_X128Y284       FDCE                                         r  infra/clocks/clkdiv/cnt_reg[11]/C
                         clock pessimism             -0.546     1.669    
    SLICE_X128Y284       FDCE (Remov_fdce_C_CLR)     -0.069     1.600    infra/clocks/clkdiv/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           2.499    
  -------------------------------------------------------------------
                         slack                                  0.899    





