
SSD_DRIVER_SnakeGame.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000275e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000116  00800060  0000275e  000027f2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  00800176  00800176  00002908  2**0
                  ALLOC
  3 .stab         00001a40  00000000  00000000  00002908  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000b9b  00000000  00000000  00004348  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00004ee3  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  00005023  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00005193  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00006ddc  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00007cc7  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  00008a74  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  00008bd4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  00008e61  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000962f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ee e5       	ldi	r30, 0x5E	; 94
      68:	f7 e2       	ldi	r31, 0x27	; 39
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a6 37       	cpi	r26, 0x76	; 118
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	a6 e7       	ldi	r26, 0x76	; 118
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a2 38       	cpi	r26, 0x82	; 130
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 6f 0b 	call	0x16de	; 0x16de <main>
      8a:	0c 94 ad 13 	jmp	0x275a	; 0x275a <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 76 13 	jmp	0x26ec	; 0x26ec <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 92 13 	jmp	0x2724	; 0x2724 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 82 13 	jmp	0x2704	; 0x2704 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 9e 13 	jmp	0x273c	; 0x273c <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 82 13 	jmp	0x2704	; 0x2704 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 9e 13 	jmp	0x273c	; 0x273c <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 76 13 	jmp	0x26ec	; 0x26ec <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 92 13 	jmp	0x2724	; 0x2724 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 82 13 	jmp	0x2704	; 0x2704 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 9e 13 	jmp	0x273c	; 0x273c <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 82 13 	jmp	0x2704	; 0x2704 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 9e 13 	jmp	0x273c	; 0x273c <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 82 13 	jmp	0x2704	; 0x2704 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 9e 13 	jmp	0x273c	; 0x273c <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 86 13 	jmp	0x270c	; 0x270c <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 a2 13 	jmp	0x2744	; 0x2744 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <DIO_voidInit>:




void DIO_voidInit(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
    DDRA->ByteAccess=CONC_8bit (DIO_u8_PIN0_DIR,
     b4e:	ea e3       	ldi	r30, 0x3A	; 58
     b50:	f0 e0       	ldi	r31, 0x00	; 0
     b52:	8f ef       	ldi	r24, 0xFF	; 255
     b54:	80 83       	st	Z, r24
                           DIO_u8_PIN5_DIR,
                           DIO_u8_PIN6_DIR,
                           DIO_u8_PIN7_DIR
    );

    DDRB->ByteAccess=CONC_8bit(DIO_u8_PIN8_DIR ,
     b56:	e7 e3       	ldi	r30, 0x37	; 55
     b58:	f0 e0       	ldi	r31, 0x00	; 0
     b5a:	8f e1       	ldi	r24, 0x1F	; 31
     b5c:	80 83       	st	Z, r24
                          DIO_u8_PIN13_DIR,
                          DIO_u8_PIN14_DIR,
                          DIO_u8_PIN15_DIR
    );

     DDRC->ByteAccess=CONC_8bit(DIO_u8_PIN16_DIR,
     b5e:	e4 e3       	ldi	r30, 0x34	; 52
     b60:	f0 e0       	ldi	r31, 0x00	; 0
     b62:	10 82       	st	Z, r1
                           DIO_u8_PIN21_DIR,
                           DIO_u8_PIN22_DIR,
                           DIO_u8_PIN23_DIR
    );

     DDRD->ByteAccess=CONC_8bit(DIO_u8_PIN24_DIR,
     b64:	e1 e3       	ldi	r30, 0x31	; 49
     b66:	f0 e0       	ldi	r31, 0x00	; 0
     b68:	10 82       	st	Z, r1
                           DIO_u8_PIN31_DIR
    );


     // SET PORT VALUES  :
     PORTA->ByteAccess=CONC_8bit (DIO_u8_PIN0_VALUE,
     b6a:	eb e3       	ldi	r30, 0x3B	; 59
     b6c:	f0 e0       	ldi	r31, 0x00	; 0
     b6e:	81 e2       	ldi	r24, 0x21	; 33
     b70:	80 83       	st	Z, r24
                            DIO_u8_PIN5_VALUE,
                            DIO_u8_PIN6_VALUE,
                            DIO_u8_PIN7_VALUE
     );

     PORTB->ByteAccess=CONC_8bit(DIO_u8_PIN8_VALUE ,
     b72:	e8 e3       	ldi	r30, 0x38	; 56
     b74:	f0 e0       	ldi	r31, 0x00	; 0
     b76:	10 82       	st	Z, r1
                           DIO_u8_PIN12_VALUE,
                           DIO_u8_PIN13_VALUE,
                           DIO_u8_PIN14_VALUE,
                           DIO_u8_PIN15_VALUE
     );
      PORTC->ByteAccess=CONC_8bit(DIO_u8_PIN16_VALUE,
     b78:	e5 e3       	ldi	r30, 0x35	; 53
     b7a:	f0 e0       	ldi	r31, 0x00	; 0
     b7c:	10 82       	st	Z, r1
                            DIO_u8_PIN20_VALUE,
                            DIO_u8_PIN21_VALUE,
                            DIO_u8_PIN22_VALUE,
                            DIO_u8_PIN23_VALUE
     );
      PORTD->ByteAccess=CONC_8bit(DIO_u8_PIN24_VALUE,
     b7e:	e2 e3       	ldi	r30, 0x32	; 50
     b80:	f0 e0       	ldi	r31, 0x00	; 0
     b82:	10 82       	st	Z, r1
                            DIO_u8_PIN31_VALUE
     );


  return;
}
     b84:	cf 91       	pop	r28
     b86:	df 91       	pop	r29
     b88:	08 95       	ret

00000b8a <DIO_u8SetPinDirection>:




//  pin APIs
u8 DIO_u8SetPinDirection(u8  Copy_u8PinNb, u8 Copy_u8Direction){
     b8a:	df 93       	push	r29
     b8c:	cf 93       	push	r28
     b8e:	cd b7       	in	r28, 0x3d	; 61
     b90:	de b7       	in	r29, 0x3e	; 62
     b92:	27 97       	sbiw	r28, 0x07	; 7
     b94:	0f b6       	in	r0, 0x3f	; 63
     b96:	f8 94       	cli
     b98:	de bf       	out	0x3e, r29	; 62
     b9a:	0f be       	out	0x3f, r0	; 63
     b9c:	cd bf       	out	0x3d, r28	; 61
     b9e:	8c 83       	std	Y+4, r24	; 0x04
     ba0:	6d 83       	std	Y+5, r22	; 0x05
    u8 Local_u8Error=ERROR_OK;
     ba2:	1b 82       	std	Y+3, r1	; 0x03
    u8 Local_u8PinId;
    u8 Local_u8PortId;
    if((Copy_u8PinNb >= DIO_MAXPINNB) || (Copy_u8Direction !=DIO_PIN_OUTPUT && Copy_u8Direction != DIO_PIN_INPUT)){
     ba4:	8c 81       	ldd	r24, Y+4	; 0x04
     ba6:	80 32       	cpi	r24, 0x20	; 32
     ba8:	30 f4       	brcc	.+12     	; 0xbb6 <DIO_u8SetPinDirection+0x2c>
     baa:	8d 81       	ldd	r24, Y+5	; 0x05
     bac:	81 30       	cpi	r24, 0x01	; 1
     bae:	31 f0       	breq	.+12     	; 0xbbc <DIO_u8SetPinDirection+0x32>
     bb0:	8d 81       	ldd	r24, Y+5	; 0x05
     bb2:	88 23       	and	r24, r24
     bb4:	19 f0       	breq	.+6      	; 0xbbc <DIO_u8SetPinDirection+0x32>
      Local_u8Error = ERROR_NOK;
     bb6:	81 e0       	ldi	r24, 0x01	; 1
     bb8:	8b 83       	std	Y+3, r24	; 0x03
     bba:	ce c0       	rjmp	.+412    	; 0xd58 <DIO_u8SetPinDirection+0x1ce>
    }else{

      Local_u8PinId= Copy_u8PinNb %  DIO_NUMBER_PINS_IN_PORT;
     bbc:	8c 81       	ldd	r24, Y+4	; 0x04
     bbe:	87 70       	andi	r24, 0x07	; 7
     bc0:	8a 83       	std	Y+2, r24	; 0x02
      Local_u8PortId = Copy_u8PinNb / DIO_NUMBER_PINS_IN_PORT;
     bc2:	8c 81       	ldd	r24, Y+4	; 0x04
     bc4:	86 95       	lsr	r24
     bc6:	86 95       	lsr	r24
     bc8:	86 95       	lsr	r24
     bca:	89 83       	std	Y+1, r24	; 0x01
      switch (Local_u8PortId){
     bcc:	89 81       	ldd	r24, Y+1	; 0x01
     bce:	28 2f       	mov	r18, r24
     bd0:	30 e0       	ldi	r19, 0x00	; 0
     bd2:	3f 83       	std	Y+7, r19	; 0x07
     bd4:	2e 83       	std	Y+6, r18	; 0x06
     bd6:	6e 81       	ldd	r22, Y+6	; 0x06
     bd8:	7f 81       	ldd	r23, Y+7	; 0x07
     bda:	61 30       	cpi	r22, 0x01	; 1
     bdc:	71 05       	cpc	r23, r1
     bde:	09 f4       	brne	.+2      	; 0xbe2 <DIO_u8SetPinDirection+0x58>
     be0:	41 c0       	rjmp	.+130    	; 0xc64 <DIO_u8SetPinDirection+0xda>
     be2:	8e 81       	ldd	r24, Y+6	; 0x06
     be4:	9f 81       	ldd	r25, Y+7	; 0x07
     be6:	82 30       	cpi	r24, 0x02	; 2
     be8:	91 05       	cpc	r25, r1
     bea:	34 f4       	brge	.+12     	; 0xbf8 <DIO_u8SetPinDirection+0x6e>
     bec:	2e 81       	ldd	r18, Y+6	; 0x06
     bee:	3f 81       	ldd	r19, Y+7	; 0x07
     bf0:	21 15       	cp	r18, r1
     bf2:	31 05       	cpc	r19, r1
     bf4:	71 f0       	breq	.+28     	; 0xc12 <DIO_u8SetPinDirection+0x88>
     bf6:	b0 c0       	rjmp	.+352    	; 0xd58 <DIO_u8SetPinDirection+0x1ce>
     bf8:	6e 81       	ldd	r22, Y+6	; 0x06
     bfa:	7f 81       	ldd	r23, Y+7	; 0x07
     bfc:	62 30       	cpi	r22, 0x02	; 2
     bfe:	71 05       	cpc	r23, r1
     c00:	09 f4       	brne	.+2      	; 0xc04 <DIO_u8SetPinDirection+0x7a>
     c02:	59 c0       	rjmp	.+178    	; 0xcb6 <DIO_u8SetPinDirection+0x12c>
     c04:	8e 81       	ldd	r24, Y+6	; 0x06
     c06:	9f 81       	ldd	r25, Y+7	; 0x07
     c08:	83 30       	cpi	r24, 0x03	; 3
     c0a:	91 05       	cpc	r25, r1
     c0c:	09 f4       	brne	.+2      	; 0xc10 <DIO_u8SetPinDirection+0x86>
     c0e:	7c c0       	rjmp	.+248    	; 0xd08 <DIO_u8SetPinDirection+0x17e>
     c10:	a3 c0       	rjmp	.+326    	; 0xd58 <DIO_u8SetPinDirection+0x1ce>
        case DIO_DDR_A :
          BIT_CALC_ASSIGN_BIT(DDRA->ByteAccess,Local_u8PinId,Copy_u8Direction);
     c12:	8d 81       	ldd	r24, Y+5	; 0x05
     c14:	88 23       	and	r24, r24
     c16:	21 f0       	breq	.+8      	; 0xc20 <DIO_u8SetPinDirection+0x96>
     c18:	8d 81       	ldd	r24, Y+5	; 0x05
     c1a:	81 30       	cpi	r24, 0x01	; 1
     c1c:	09 f0       	breq	.+2      	; 0xc20 <DIO_u8SetPinDirection+0x96>
     c1e:	1d 82       	std	Y+5, r1	; 0x05
     c20:	aa e3       	ldi	r26, 0x3A	; 58
     c22:	b0 e0       	ldi	r27, 0x00	; 0
     c24:	ea e3       	ldi	r30, 0x3A	; 58
     c26:	f0 e0       	ldi	r31, 0x00	; 0
     c28:	80 81       	ld	r24, Z
     c2a:	48 2f       	mov	r20, r24
     c2c:	8a 81       	ldd	r24, Y+2	; 0x02
     c2e:	28 2f       	mov	r18, r24
     c30:	30 e0       	ldi	r19, 0x00	; 0
     c32:	81 e0       	ldi	r24, 0x01	; 1
     c34:	90 e0       	ldi	r25, 0x00	; 0
     c36:	02 c0       	rjmp	.+4      	; 0xc3c <DIO_u8SetPinDirection+0xb2>
     c38:	88 0f       	add	r24, r24
     c3a:	99 1f       	adc	r25, r25
     c3c:	2a 95       	dec	r18
     c3e:	e2 f7       	brpl	.-8      	; 0xc38 <DIO_u8SetPinDirection+0xae>
     c40:	80 95       	com	r24
     c42:	48 23       	and	r20, r24
     c44:	8d 81       	ldd	r24, Y+5	; 0x05
     c46:	28 2f       	mov	r18, r24
     c48:	30 e0       	ldi	r19, 0x00	; 0
     c4a:	8a 81       	ldd	r24, Y+2	; 0x02
     c4c:	88 2f       	mov	r24, r24
     c4e:	90 e0       	ldi	r25, 0x00	; 0
     c50:	b9 01       	movw	r22, r18
     c52:	02 c0       	rjmp	.+4      	; 0xc58 <DIO_u8SetPinDirection+0xce>
     c54:	66 0f       	add	r22, r22
     c56:	77 1f       	adc	r23, r23
     c58:	8a 95       	dec	r24
     c5a:	e2 f7       	brpl	.-8      	; 0xc54 <DIO_u8SetPinDirection+0xca>
     c5c:	cb 01       	movw	r24, r22
     c5e:	84 2b       	or	r24, r20
     c60:	8c 93       	st	X, r24
     c62:	7a c0       	rjmp	.+244    	; 0xd58 <DIO_u8SetPinDirection+0x1ce>
        break;
        case DIO_DDR_B:
          BIT_CALC_ASSIGN_BIT(DDRB->ByteAccess,Local_u8PinId,Copy_u8Direction);
     c64:	8d 81       	ldd	r24, Y+5	; 0x05
     c66:	88 23       	and	r24, r24
     c68:	21 f0       	breq	.+8      	; 0xc72 <DIO_u8SetPinDirection+0xe8>
     c6a:	8d 81       	ldd	r24, Y+5	; 0x05
     c6c:	81 30       	cpi	r24, 0x01	; 1
     c6e:	09 f0       	breq	.+2      	; 0xc72 <DIO_u8SetPinDirection+0xe8>
     c70:	1d 82       	std	Y+5, r1	; 0x05
     c72:	a7 e3       	ldi	r26, 0x37	; 55
     c74:	b0 e0       	ldi	r27, 0x00	; 0
     c76:	e7 e3       	ldi	r30, 0x37	; 55
     c78:	f0 e0       	ldi	r31, 0x00	; 0
     c7a:	80 81       	ld	r24, Z
     c7c:	48 2f       	mov	r20, r24
     c7e:	8a 81       	ldd	r24, Y+2	; 0x02
     c80:	28 2f       	mov	r18, r24
     c82:	30 e0       	ldi	r19, 0x00	; 0
     c84:	81 e0       	ldi	r24, 0x01	; 1
     c86:	90 e0       	ldi	r25, 0x00	; 0
     c88:	02 c0       	rjmp	.+4      	; 0xc8e <DIO_u8SetPinDirection+0x104>
     c8a:	88 0f       	add	r24, r24
     c8c:	99 1f       	adc	r25, r25
     c8e:	2a 95       	dec	r18
     c90:	e2 f7       	brpl	.-8      	; 0xc8a <DIO_u8SetPinDirection+0x100>
     c92:	80 95       	com	r24
     c94:	48 23       	and	r20, r24
     c96:	8d 81       	ldd	r24, Y+5	; 0x05
     c98:	28 2f       	mov	r18, r24
     c9a:	30 e0       	ldi	r19, 0x00	; 0
     c9c:	8a 81       	ldd	r24, Y+2	; 0x02
     c9e:	88 2f       	mov	r24, r24
     ca0:	90 e0       	ldi	r25, 0x00	; 0
     ca2:	b9 01       	movw	r22, r18
     ca4:	02 c0       	rjmp	.+4      	; 0xcaa <DIO_u8SetPinDirection+0x120>
     ca6:	66 0f       	add	r22, r22
     ca8:	77 1f       	adc	r23, r23
     caa:	8a 95       	dec	r24
     cac:	e2 f7       	brpl	.-8      	; 0xca6 <DIO_u8SetPinDirection+0x11c>
     cae:	cb 01       	movw	r24, r22
     cb0:	84 2b       	or	r24, r20
     cb2:	8c 93       	st	X, r24
     cb4:	51 c0       	rjmp	.+162    	; 0xd58 <DIO_u8SetPinDirection+0x1ce>
        break;
        case DIO_DDR_C:
          BIT_CALC_ASSIGN_BIT(DDRC->ByteAccess,Local_u8PinId,Copy_u8Direction);
     cb6:	8d 81       	ldd	r24, Y+5	; 0x05
     cb8:	88 23       	and	r24, r24
     cba:	21 f0       	breq	.+8      	; 0xcc4 <DIO_u8SetPinDirection+0x13a>
     cbc:	8d 81       	ldd	r24, Y+5	; 0x05
     cbe:	81 30       	cpi	r24, 0x01	; 1
     cc0:	09 f0       	breq	.+2      	; 0xcc4 <DIO_u8SetPinDirection+0x13a>
     cc2:	1d 82       	std	Y+5, r1	; 0x05
     cc4:	a4 e3       	ldi	r26, 0x34	; 52
     cc6:	b0 e0       	ldi	r27, 0x00	; 0
     cc8:	e4 e3       	ldi	r30, 0x34	; 52
     cca:	f0 e0       	ldi	r31, 0x00	; 0
     ccc:	80 81       	ld	r24, Z
     cce:	48 2f       	mov	r20, r24
     cd0:	8a 81       	ldd	r24, Y+2	; 0x02
     cd2:	28 2f       	mov	r18, r24
     cd4:	30 e0       	ldi	r19, 0x00	; 0
     cd6:	81 e0       	ldi	r24, 0x01	; 1
     cd8:	90 e0       	ldi	r25, 0x00	; 0
     cda:	02 c0       	rjmp	.+4      	; 0xce0 <DIO_u8SetPinDirection+0x156>
     cdc:	88 0f       	add	r24, r24
     cde:	99 1f       	adc	r25, r25
     ce0:	2a 95       	dec	r18
     ce2:	e2 f7       	brpl	.-8      	; 0xcdc <DIO_u8SetPinDirection+0x152>
     ce4:	80 95       	com	r24
     ce6:	48 23       	and	r20, r24
     ce8:	8d 81       	ldd	r24, Y+5	; 0x05
     cea:	28 2f       	mov	r18, r24
     cec:	30 e0       	ldi	r19, 0x00	; 0
     cee:	8a 81       	ldd	r24, Y+2	; 0x02
     cf0:	88 2f       	mov	r24, r24
     cf2:	90 e0       	ldi	r25, 0x00	; 0
     cf4:	b9 01       	movw	r22, r18
     cf6:	02 c0       	rjmp	.+4      	; 0xcfc <DIO_u8SetPinDirection+0x172>
     cf8:	66 0f       	add	r22, r22
     cfa:	77 1f       	adc	r23, r23
     cfc:	8a 95       	dec	r24
     cfe:	e2 f7       	brpl	.-8      	; 0xcf8 <DIO_u8SetPinDirection+0x16e>
     d00:	cb 01       	movw	r24, r22
     d02:	84 2b       	or	r24, r20
     d04:	8c 93       	st	X, r24
     d06:	28 c0       	rjmp	.+80     	; 0xd58 <DIO_u8SetPinDirection+0x1ce>
        break;
        case DIO_DDR_D:
          BIT_CALC_ASSIGN_BIT(DDRD->ByteAccess,Local_u8PinId,Copy_u8Direction);
     d08:	8d 81       	ldd	r24, Y+5	; 0x05
     d0a:	88 23       	and	r24, r24
     d0c:	21 f0       	breq	.+8      	; 0xd16 <DIO_u8SetPinDirection+0x18c>
     d0e:	8d 81       	ldd	r24, Y+5	; 0x05
     d10:	81 30       	cpi	r24, 0x01	; 1
     d12:	09 f0       	breq	.+2      	; 0xd16 <DIO_u8SetPinDirection+0x18c>
     d14:	1d 82       	std	Y+5, r1	; 0x05
     d16:	a1 e3       	ldi	r26, 0x31	; 49
     d18:	b0 e0       	ldi	r27, 0x00	; 0
     d1a:	e1 e3       	ldi	r30, 0x31	; 49
     d1c:	f0 e0       	ldi	r31, 0x00	; 0
     d1e:	80 81       	ld	r24, Z
     d20:	48 2f       	mov	r20, r24
     d22:	8a 81       	ldd	r24, Y+2	; 0x02
     d24:	28 2f       	mov	r18, r24
     d26:	30 e0       	ldi	r19, 0x00	; 0
     d28:	81 e0       	ldi	r24, 0x01	; 1
     d2a:	90 e0       	ldi	r25, 0x00	; 0
     d2c:	02 c0       	rjmp	.+4      	; 0xd32 <DIO_u8SetPinDirection+0x1a8>
     d2e:	88 0f       	add	r24, r24
     d30:	99 1f       	adc	r25, r25
     d32:	2a 95       	dec	r18
     d34:	e2 f7       	brpl	.-8      	; 0xd2e <DIO_u8SetPinDirection+0x1a4>
     d36:	80 95       	com	r24
     d38:	48 23       	and	r20, r24
     d3a:	8d 81       	ldd	r24, Y+5	; 0x05
     d3c:	28 2f       	mov	r18, r24
     d3e:	30 e0       	ldi	r19, 0x00	; 0
     d40:	8a 81       	ldd	r24, Y+2	; 0x02
     d42:	88 2f       	mov	r24, r24
     d44:	90 e0       	ldi	r25, 0x00	; 0
     d46:	b9 01       	movw	r22, r18
     d48:	02 c0       	rjmp	.+4      	; 0xd4e <DIO_u8SetPinDirection+0x1c4>
     d4a:	66 0f       	add	r22, r22
     d4c:	77 1f       	adc	r23, r23
     d4e:	8a 95       	dec	r24
     d50:	e2 f7       	brpl	.-8      	; 0xd4a <DIO_u8SetPinDirection+0x1c0>
     d52:	cb 01       	movw	r24, r22
     d54:	84 2b       	or	r24, r20
     d56:	8c 93       	st	X, r24
        break;
      }

    }
    return Local_u8Error;
     d58:	8b 81       	ldd	r24, Y+3	; 0x03
}
     d5a:	27 96       	adiw	r28, 0x07	; 7
     d5c:	0f b6       	in	r0, 0x3f	; 63
     d5e:	f8 94       	cli
     d60:	de bf       	out	0x3e, r29	; 62
     d62:	0f be       	out	0x3f, r0	; 63
     d64:	cd bf       	out	0x3d, r28	; 61
     d66:	cf 91       	pop	r28
     d68:	df 91       	pop	r29
     d6a:	08 95       	ret

00000d6c <DIO_u8SetPinValue>:
/*			Copy_u8PinNb     : PIN Number                */
/* 	 	 	Copy_u8PinValue : PIN VALUE                  */
/*	OUTPUT:                                              */
/*			return ERROR STATE                           */
/*********************************************************/
u8 DIO_u8SetPinValue(u8  Copy_u8PinNb, u8  Copy_u8PinValue){
     d6c:	df 93       	push	r29
     d6e:	cf 93       	push	r28
     d70:	cd b7       	in	r28, 0x3d	; 61
     d72:	de b7       	in	r29, 0x3e	; 62
     d74:	27 97       	sbiw	r28, 0x07	; 7
     d76:	0f b6       	in	r0, 0x3f	; 63
     d78:	f8 94       	cli
     d7a:	de bf       	out	0x3e, r29	; 62
     d7c:	0f be       	out	0x3f, r0	; 63
     d7e:	cd bf       	out	0x3d, r28	; 61
     d80:	8c 83       	std	Y+4, r24	; 0x04
     d82:	6d 83       	std	Y+5, r22	; 0x05

   u8 Local_u8Error=ERROR_OK;
     d84:	1b 82       	std	Y+3, r1	; 0x03
  u8 Local_u8PinId;
  u8 Local_u8PortId;
  if((Copy_u8PinNb >= DIO_MAXPINNB) || (Copy_u8PinValue !=DIO_PIN_OUTPUT && Copy_u8PinValue != DIO_PIN_INPUT)){
     d86:	8c 81       	ldd	r24, Y+4	; 0x04
     d88:	80 32       	cpi	r24, 0x20	; 32
     d8a:	30 f4       	brcc	.+12     	; 0xd98 <DIO_u8SetPinValue+0x2c>
     d8c:	8d 81       	ldd	r24, Y+5	; 0x05
     d8e:	81 30       	cpi	r24, 0x01	; 1
     d90:	31 f0       	breq	.+12     	; 0xd9e <DIO_u8SetPinValue+0x32>
     d92:	8d 81       	ldd	r24, Y+5	; 0x05
     d94:	88 23       	and	r24, r24
     d96:	19 f0       	breq	.+6      	; 0xd9e <DIO_u8SetPinValue+0x32>
    Local_u8Error = ERROR_NOK;
     d98:	81 e0       	ldi	r24, 0x01	; 1
     d9a:	8b 83       	std	Y+3, r24	; 0x03
     d9c:	ce c0       	rjmp	.+412    	; 0xf3a <DIO_u8SetPinValue+0x1ce>
  }else{

    Local_u8PinId= Copy_u8PinNb %  DIO_NUMBER_PINS_IN_PORT;
     d9e:	8c 81       	ldd	r24, Y+4	; 0x04
     da0:	87 70       	andi	r24, 0x07	; 7
     da2:	8a 83       	std	Y+2, r24	; 0x02
    Local_u8PortId = Copy_u8PinNb / DIO_NUMBER_PINS_IN_PORT;
     da4:	8c 81       	ldd	r24, Y+4	; 0x04
     da6:	86 95       	lsr	r24
     da8:	86 95       	lsr	r24
     daa:	86 95       	lsr	r24
     dac:	89 83       	std	Y+1, r24	; 0x01
    switch (Local_u8PortId){
     dae:	89 81       	ldd	r24, Y+1	; 0x01
     db0:	28 2f       	mov	r18, r24
     db2:	30 e0       	ldi	r19, 0x00	; 0
     db4:	3f 83       	std	Y+7, r19	; 0x07
     db6:	2e 83       	std	Y+6, r18	; 0x06
     db8:	6e 81       	ldd	r22, Y+6	; 0x06
     dba:	7f 81       	ldd	r23, Y+7	; 0x07
     dbc:	61 30       	cpi	r22, 0x01	; 1
     dbe:	71 05       	cpc	r23, r1
     dc0:	09 f4       	brne	.+2      	; 0xdc4 <DIO_u8SetPinValue+0x58>
     dc2:	41 c0       	rjmp	.+130    	; 0xe46 <DIO_u8SetPinValue+0xda>
     dc4:	8e 81       	ldd	r24, Y+6	; 0x06
     dc6:	9f 81       	ldd	r25, Y+7	; 0x07
     dc8:	82 30       	cpi	r24, 0x02	; 2
     dca:	91 05       	cpc	r25, r1
     dcc:	34 f4       	brge	.+12     	; 0xdda <DIO_u8SetPinValue+0x6e>
     dce:	2e 81       	ldd	r18, Y+6	; 0x06
     dd0:	3f 81       	ldd	r19, Y+7	; 0x07
     dd2:	21 15       	cp	r18, r1
     dd4:	31 05       	cpc	r19, r1
     dd6:	71 f0       	breq	.+28     	; 0xdf4 <DIO_u8SetPinValue+0x88>
     dd8:	b0 c0       	rjmp	.+352    	; 0xf3a <DIO_u8SetPinValue+0x1ce>
     dda:	6e 81       	ldd	r22, Y+6	; 0x06
     ddc:	7f 81       	ldd	r23, Y+7	; 0x07
     dde:	62 30       	cpi	r22, 0x02	; 2
     de0:	71 05       	cpc	r23, r1
     de2:	09 f4       	brne	.+2      	; 0xde6 <DIO_u8SetPinValue+0x7a>
     de4:	59 c0       	rjmp	.+178    	; 0xe98 <DIO_u8SetPinValue+0x12c>
     de6:	8e 81       	ldd	r24, Y+6	; 0x06
     de8:	9f 81       	ldd	r25, Y+7	; 0x07
     dea:	83 30       	cpi	r24, 0x03	; 3
     dec:	91 05       	cpc	r25, r1
     dee:	09 f4       	brne	.+2      	; 0xdf2 <DIO_u8SetPinValue+0x86>
     df0:	7c c0       	rjmp	.+248    	; 0xeea <DIO_u8SetPinValue+0x17e>
     df2:	a3 c0       	rjmp	.+326    	; 0xf3a <DIO_u8SetPinValue+0x1ce>
      case DIO_PORT_A :
        BIT_CALC_ASSIGN_BIT(PORTA->ByteAccess,Local_u8PinId,Copy_u8PinValue);
     df4:	8d 81       	ldd	r24, Y+5	; 0x05
     df6:	88 23       	and	r24, r24
     df8:	21 f0       	breq	.+8      	; 0xe02 <DIO_u8SetPinValue+0x96>
     dfa:	8d 81       	ldd	r24, Y+5	; 0x05
     dfc:	81 30       	cpi	r24, 0x01	; 1
     dfe:	09 f0       	breq	.+2      	; 0xe02 <DIO_u8SetPinValue+0x96>
     e00:	1d 82       	std	Y+5, r1	; 0x05
     e02:	ab e3       	ldi	r26, 0x3B	; 59
     e04:	b0 e0       	ldi	r27, 0x00	; 0
     e06:	eb e3       	ldi	r30, 0x3B	; 59
     e08:	f0 e0       	ldi	r31, 0x00	; 0
     e0a:	80 81       	ld	r24, Z
     e0c:	48 2f       	mov	r20, r24
     e0e:	8a 81       	ldd	r24, Y+2	; 0x02
     e10:	28 2f       	mov	r18, r24
     e12:	30 e0       	ldi	r19, 0x00	; 0
     e14:	81 e0       	ldi	r24, 0x01	; 1
     e16:	90 e0       	ldi	r25, 0x00	; 0
     e18:	02 c0       	rjmp	.+4      	; 0xe1e <DIO_u8SetPinValue+0xb2>
     e1a:	88 0f       	add	r24, r24
     e1c:	99 1f       	adc	r25, r25
     e1e:	2a 95       	dec	r18
     e20:	e2 f7       	brpl	.-8      	; 0xe1a <DIO_u8SetPinValue+0xae>
     e22:	80 95       	com	r24
     e24:	48 23       	and	r20, r24
     e26:	8d 81       	ldd	r24, Y+5	; 0x05
     e28:	28 2f       	mov	r18, r24
     e2a:	30 e0       	ldi	r19, 0x00	; 0
     e2c:	8a 81       	ldd	r24, Y+2	; 0x02
     e2e:	88 2f       	mov	r24, r24
     e30:	90 e0       	ldi	r25, 0x00	; 0
     e32:	b9 01       	movw	r22, r18
     e34:	02 c0       	rjmp	.+4      	; 0xe3a <DIO_u8SetPinValue+0xce>
     e36:	66 0f       	add	r22, r22
     e38:	77 1f       	adc	r23, r23
     e3a:	8a 95       	dec	r24
     e3c:	e2 f7       	brpl	.-8      	; 0xe36 <DIO_u8SetPinValue+0xca>
     e3e:	cb 01       	movw	r24, r22
     e40:	84 2b       	or	r24, r20
     e42:	8c 93       	st	X, r24
     e44:	7a c0       	rjmp	.+244    	; 0xf3a <DIO_u8SetPinValue+0x1ce>
      break;
      case DIO_PORT_B:
        BIT_CALC_ASSIGN_BIT(PORTB->ByteAccess,Local_u8PinId,Copy_u8PinValue);
     e46:	8d 81       	ldd	r24, Y+5	; 0x05
     e48:	88 23       	and	r24, r24
     e4a:	21 f0       	breq	.+8      	; 0xe54 <DIO_u8SetPinValue+0xe8>
     e4c:	8d 81       	ldd	r24, Y+5	; 0x05
     e4e:	81 30       	cpi	r24, 0x01	; 1
     e50:	09 f0       	breq	.+2      	; 0xe54 <DIO_u8SetPinValue+0xe8>
     e52:	1d 82       	std	Y+5, r1	; 0x05
     e54:	a8 e3       	ldi	r26, 0x38	; 56
     e56:	b0 e0       	ldi	r27, 0x00	; 0
     e58:	e8 e3       	ldi	r30, 0x38	; 56
     e5a:	f0 e0       	ldi	r31, 0x00	; 0
     e5c:	80 81       	ld	r24, Z
     e5e:	48 2f       	mov	r20, r24
     e60:	8a 81       	ldd	r24, Y+2	; 0x02
     e62:	28 2f       	mov	r18, r24
     e64:	30 e0       	ldi	r19, 0x00	; 0
     e66:	81 e0       	ldi	r24, 0x01	; 1
     e68:	90 e0       	ldi	r25, 0x00	; 0
     e6a:	02 c0       	rjmp	.+4      	; 0xe70 <DIO_u8SetPinValue+0x104>
     e6c:	88 0f       	add	r24, r24
     e6e:	99 1f       	adc	r25, r25
     e70:	2a 95       	dec	r18
     e72:	e2 f7       	brpl	.-8      	; 0xe6c <DIO_u8SetPinValue+0x100>
     e74:	80 95       	com	r24
     e76:	48 23       	and	r20, r24
     e78:	8d 81       	ldd	r24, Y+5	; 0x05
     e7a:	28 2f       	mov	r18, r24
     e7c:	30 e0       	ldi	r19, 0x00	; 0
     e7e:	8a 81       	ldd	r24, Y+2	; 0x02
     e80:	88 2f       	mov	r24, r24
     e82:	90 e0       	ldi	r25, 0x00	; 0
     e84:	b9 01       	movw	r22, r18
     e86:	02 c0       	rjmp	.+4      	; 0xe8c <DIO_u8SetPinValue+0x120>
     e88:	66 0f       	add	r22, r22
     e8a:	77 1f       	adc	r23, r23
     e8c:	8a 95       	dec	r24
     e8e:	e2 f7       	brpl	.-8      	; 0xe88 <DIO_u8SetPinValue+0x11c>
     e90:	cb 01       	movw	r24, r22
     e92:	84 2b       	or	r24, r20
     e94:	8c 93       	st	X, r24
     e96:	51 c0       	rjmp	.+162    	; 0xf3a <DIO_u8SetPinValue+0x1ce>
      break;
      case DIO_PORT_C:
        BIT_CALC_ASSIGN_BIT(PORTC->ByteAccess,Local_u8PinId,Copy_u8PinValue);
     e98:	8d 81       	ldd	r24, Y+5	; 0x05
     e9a:	88 23       	and	r24, r24
     e9c:	21 f0       	breq	.+8      	; 0xea6 <DIO_u8SetPinValue+0x13a>
     e9e:	8d 81       	ldd	r24, Y+5	; 0x05
     ea0:	81 30       	cpi	r24, 0x01	; 1
     ea2:	09 f0       	breq	.+2      	; 0xea6 <DIO_u8SetPinValue+0x13a>
     ea4:	1d 82       	std	Y+5, r1	; 0x05
     ea6:	a5 e3       	ldi	r26, 0x35	; 53
     ea8:	b0 e0       	ldi	r27, 0x00	; 0
     eaa:	e5 e3       	ldi	r30, 0x35	; 53
     eac:	f0 e0       	ldi	r31, 0x00	; 0
     eae:	80 81       	ld	r24, Z
     eb0:	48 2f       	mov	r20, r24
     eb2:	8a 81       	ldd	r24, Y+2	; 0x02
     eb4:	28 2f       	mov	r18, r24
     eb6:	30 e0       	ldi	r19, 0x00	; 0
     eb8:	81 e0       	ldi	r24, 0x01	; 1
     eba:	90 e0       	ldi	r25, 0x00	; 0
     ebc:	02 c0       	rjmp	.+4      	; 0xec2 <DIO_u8SetPinValue+0x156>
     ebe:	88 0f       	add	r24, r24
     ec0:	99 1f       	adc	r25, r25
     ec2:	2a 95       	dec	r18
     ec4:	e2 f7       	brpl	.-8      	; 0xebe <DIO_u8SetPinValue+0x152>
     ec6:	80 95       	com	r24
     ec8:	48 23       	and	r20, r24
     eca:	8d 81       	ldd	r24, Y+5	; 0x05
     ecc:	28 2f       	mov	r18, r24
     ece:	30 e0       	ldi	r19, 0x00	; 0
     ed0:	8a 81       	ldd	r24, Y+2	; 0x02
     ed2:	88 2f       	mov	r24, r24
     ed4:	90 e0       	ldi	r25, 0x00	; 0
     ed6:	b9 01       	movw	r22, r18
     ed8:	02 c0       	rjmp	.+4      	; 0xede <DIO_u8SetPinValue+0x172>
     eda:	66 0f       	add	r22, r22
     edc:	77 1f       	adc	r23, r23
     ede:	8a 95       	dec	r24
     ee0:	e2 f7       	brpl	.-8      	; 0xeda <DIO_u8SetPinValue+0x16e>
     ee2:	cb 01       	movw	r24, r22
     ee4:	84 2b       	or	r24, r20
     ee6:	8c 93       	st	X, r24
     ee8:	28 c0       	rjmp	.+80     	; 0xf3a <DIO_u8SetPinValue+0x1ce>
      break;
      case DIO_PORT_D:
        BIT_CALC_ASSIGN_BIT(PORTD->ByteAccess,Local_u8PinId,Copy_u8PinValue);
     eea:	8d 81       	ldd	r24, Y+5	; 0x05
     eec:	88 23       	and	r24, r24
     eee:	21 f0       	breq	.+8      	; 0xef8 <DIO_u8SetPinValue+0x18c>
     ef0:	8d 81       	ldd	r24, Y+5	; 0x05
     ef2:	81 30       	cpi	r24, 0x01	; 1
     ef4:	09 f0       	breq	.+2      	; 0xef8 <DIO_u8SetPinValue+0x18c>
     ef6:	1d 82       	std	Y+5, r1	; 0x05
     ef8:	a2 e3       	ldi	r26, 0x32	; 50
     efa:	b0 e0       	ldi	r27, 0x00	; 0
     efc:	e2 e3       	ldi	r30, 0x32	; 50
     efe:	f0 e0       	ldi	r31, 0x00	; 0
     f00:	80 81       	ld	r24, Z
     f02:	48 2f       	mov	r20, r24
     f04:	8a 81       	ldd	r24, Y+2	; 0x02
     f06:	28 2f       	mov	r18, r24
     f08:	30 e0       	ldi	r19, 0x00	; 0
     f0a:	81 e0       	ldi	r24, 0x01	; 1
     f0c:	90 e0       	ldi	r25, 0x00	; 0
     f0e:	02 c0       	rjmp	.+4      	; 0xf14 <DIO_u8SetPinValue+0x1a8>
     f10:	88 0f       	add	r24, r24
     f12:	99 1f       	adc	r25, r25
     f14:	2a 95       	dec	r18
     f16:	e2 f7       	brpl	.-8      	; 0xf10 <DIO_u8SetPinValue+0x1a4>
     f18:	80 95       	com	r24
     f1a:	48 23       	and	r20, r24
     f1c:	8d 81       	ldd	r24, Y+5	; 0x05
     f1e:	28 2f       	mov	r18, r24
     f20:	30 e0       	ldi	r19, 0x00	; 0
     f22:	8a 81       	ldd	r24, Y+2	; 0x02
     f24:	88 2f       	mov	r24, r24
     f26:	90 e0       	ldi	r25, 0x00	; 0
     f28:	b9 01       	movw	r22, r18
     f2a:	02 c0       	rjmp	.+4      	; 0xf30 <DIO_u8SetPinValue+0x1c4>
     f2c:	66 0f       	add	r22, r22
     f2e:	77 1f       	adc	r23, r23
     f30:	8a 95       	dec	r24
     f32:	e2 f7       	brpl	.-8      	; 0xf2c <DIO_u8SetPinValue+0x1c0>
     f34:	cb 01       	movw	r24, r22
     f36:	84 2b       	or	r24, r20
     f38:	8c 93       	st	X, r24
      break;
    }

  }
  return Local_u8Error;
     f3a:	8b 81       	ldd	r24, Y+3	; 0x03
}
     f3c:	27 96       	adiw	r28, 0x07	; 7
     f3e:	0f b6       	in	r0, 0x3f	; 63
     f40:	f8 94       	cli
     f42:	de bf       	out	0x3e, r29	; 62
     f44:	0f be       	out	0x3f, r0	; 63
     f46:	cd bf       	out	0x3d, r28	; 61
     f48:	cf 91       	pop	r28
     f4a:	df 91       	pop	r29
     f4c:	08 95       	ret

00000f4e <DIO_u8GetPinValue>:
u8 DIO_u8GetPinValue(u8  Copy_u8PinNb, u8 *  Copy_pu8PinValue){
     f4e:	df 93       	push	r29
     f50:	cf 93       	push	r28
     f52:	cd b7       	in	r28, 0x3d	; 61
     f54:	de b7       	in	r29, 0x3e	; 62
     f56:	28 97       	sbiw	r28, 0x08	; 8
     f58:	0f b6       	in	r0, 0x3f	; 63
     f5a:	f8 94       	cli
     f5c:	de bf       	out	0x3e, r29	; 62
     f5e:	0f be       	out	0x3f, r0	; 63
     f60:	cd bf       	out	0x3d, r28	; 61
     f62:	8c 83       	std	Y+4, r24	; 0x04
     f64:	7e 83       	std	Y+6, r23	; 0x06
     f66:	6d 83       	std	Y+5, r22	; 0x05
	/*			Copy_u8PinNb     : PIN Number                */
	/* 	 	 	Copy_u8PinValue  : PIN VALUE                 */
	/*	OUTPUT:                                              */
	/*			return :ERROR STATE                          */
	/*********************************************************/
  u8 Local_u8Error=ERROR_OK;
     f68:	1b 82       	std	Y+3, r1	; 0x03
    u8 Local_u8PinId;
    u8 Local_u8PortId;
    if((Copy_u8PinNb >= DIO_MAXPINNB) || (Copy_pu8PinValue ==NULL)){
     f6a:	8c 81       	ldd	r24, Y+4	; 0x04
     f6c:	80 32       	cpi	r24, 0x20	; 32
     f6e:	20 f4       	brcc	.+8      	; 0xf78 <DIO_u8GetPinValue+0x2a>
     f70:	8d 81       	ldd	r24, Y+5	; 0x05
     f72:	9e 81       	ldd	r25, Y+6	; 0x06
     f74:	00 97       	sbiw	r24, 0x00	; 0
     f76:	19 f4       	brne	.+6      	; 0xf7e <DIO_u8GetPinValue+0x30>
      Local_u8Error = ERROR_NOK;
     f78:	81 e0       	ldi	r24, 0x01	; 1
     f7a:	8b 83       	std	Y+3, r24	; 0x03
     f7c:	88 c0       	rjmp	.+272    	; 0x108e <DIO_u8GetPinValue+0x140>
    }else{

      Local_u8PinId= Copy_u8PinNb %  DIO_NUMBER_PINS_IN_PORT;
     f7e:	8c 81       	ldd	r24, Y+4	; 0x04
     f80:	87 70       	andi	r24, 0x07	; 7
     f82:	8a 83       	std	Y+2, r24	; 0x02
      Local_u8PortId = Copy_u8PinNb / DIO_NUMBER_PINS_IN_PORT;
     f84:	8c 81       	ldd	r24, Y+4	; 0x04
     f86:	86 95       	lsr	r24
     f88:	86 95       	lsr	r24
     f8a:	86 95       	lsr	r24
     f8c:	89 83       	std	Y+1, r24	; 0x01
      switch (Local_u8PortId){
     f8e:	89 81       	ldd	r24, Y+1	; 0x01
     f90:	28 2f       	mov	r18, r24
     f92:	30 e0       	ldi	r19, 0x00	; 0
     f94:	38 87       	std	Y+8, r19	; 0x08
     f96:	2f 83       	std	Y+7, r18	; 0x07
     f98:	4f 81       	ldd	r20, Y+7	; 0x07
     f9a:	58 85       	ldd	r21, Y+8	; 0x08
     f9c:	41 30       	cpi	r20, 0x01	; 1
     f9e:	51 05       	cpc	r21, r1
     fa0:	79 f1       	breq	.+94     	; 0x1000 <DIO_u8GetPinValue+0xb2>
     fa2:	8f 81       	ldd	r24, Y+7	; 0x07
     fa4:	98 85       	ldd	r25, Y+8	; 0x08
     fa6:	82 30       	cpi	r24, 0x02	; 2
     fa8:	91 05       	cpc	r25, r1
     faa:	34 f4       	brge	.+12     	; 0xfb8 <DIO_u8GetPinValue+0x6a>
     fac:	2f 81       	ldd	r18, Y+7	; 0x07
     fae:	38 85       	ldd	r19, Y+8	; 0x08
     fb0:	21 15       	cp	r18, r1
     fb2:	31 05       	cpc	r19, r1
     fb4:	69 f0       	breq	.+26     	; 0xfd0 <DIO_u8GetPinValue+0x82>
     fb6:	6b c0       	rjmp	.+214    	; 0x108e <DIO_u8GetPinValue+0x140>
     fb8:	4f 81       	ldd	r20, Y+7	; 0x07
     fba:	58 85       	ldd	r21, Y+8	; 0x08
     fbc:	42 30       	cpi	r20, 0x02	; 2
     fbe:	51 05       	cpc	r21, r1
     fc0:	b9 f1       	breq	.+110    	; 0x1030 <DIO_u8GetPinValue+0xe2>
     fc2:	8f 81       	ldd	r24, Y+7	; 0x07
     fc4:	98 85       	ldd	r25, Y+8	; 0x08
     fc6:	83 30       	cpi	r24, 0x03	; 3
     fc8:	91 05       	cpc	r25, r1
     fca:	09 f4       	brne	.+2      	; 0xfce <DIO_u8GetPinValue+0x80>
     fcc:	49 c0       	rjmp	.+146    	; 0x1060 <DIO_u8GetPinValue+0x112>
     fce:	5f c0       	rjmp	.+190    	; 0x108e <DIO_u8GetPinValue+0x140>
        case DIO_PIN_A :
          *Copy_pu8PinValue = BIT_CALC_GET_BIT(PINA->ByteAccess,Local_u8PinId);
     fd0:	a9 e3       	ldi	r26, 0x39	; 57
     fd2:	b0 e0       	ldi	r27, 0x00	; 0
     fd4:	e9 e3       	ldi	r30, 0x39	; 57
     fd6:	f0 e0       	ldi	r31, 0x00	; 0
     fd8:	80 81       	ld	r24, Z
     fda:	28 2f       	mov	r18, r24
     fdc:	30 e0       	ldi	r19, 0x00	; 0
     fde:	8a 81       	ldd	r24, Y+2	; 0x02
     fe0:	88 2f       	mov	r24, r24
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	a9 01       	movw	r20, r18
     fe6:	02 c0       	rjmp	.+4      	; 0xfec <DIO_u8GetPinValue+0x9e>
     fe8:	55 95       	asr	r21
     fea:	47 95       	ror	r20
     fec:	8a 95       	dec	r24
     fee:	e2 f7       	brpl	.-8      	; 0xfe8 <DIO_u8GetPinValue+0x9a>
     ff0:	ca 01       	movw	r24, r20
     ff2:	81 70       	andi	r24, 0x01	; 1
     ff4:	8c 93       	st	X, r24
     ff6:	8c 91       	ld	r24, X
     ff8:	ed 81       	ldd	r30, Y+5	; 0x05
     ffa:	fe 81       	ldd	r31, Y+6	; 0x06
     ffc:	80 83       	st	Z, r24
     ffe:	47 c0       	rjmp	.+142    	; 0x108e <DIO_u8GetPinValue+0x140>
        break;
        case DIO_PIN_B:
          *Copy_pu8PinValue = BIT_CALC_GET_BIT(PINB->ByteAccess,Local_u8PinId);
    1000:	a6 e3       	ldi	r26, 0x36	; 54
    1002:	b0 e0       	ldi	r27, 0x00	; 0
    1004:	e6 e3       	ldi	r30, 0x36	; 54
    1006:	f0 e0       	ldi	r31, 0x00	; 0
    1008:	80 81       	ld	r24, Z
    100a:	28 2f       	mov	r18, r24
    100c:	30 e0       	ldi	r19, 0x00	; 0
    100e:	8a 81       	ldd	r24, Y+2	; 0x02
    1010:	88 2f       	mov	r24, r24
    1012:	90 e0       	ldi	r25, 0x00	; 0
    1014:	a9 01       	movw	r20, r18
    1016:	02 c0       	rjmp	.+4      	; 0x101c <DIO_u8GetPinValue+0xce>
    1018:	55 95       	asr	r21
    101a:	47 95       	ror	r20
    101c:	8a 95       	dec	r24
    101e:	e2 f7       	brpl	.-8      	; 0x1018 <DIO_u8GetPinValue+0xca>
    1020:	ca 01       	movw	r24, r20
    1022:	81 70       	andi	r24, 0x01	; 1
    1024:	8c 93       	st	X, r24
    1026:	8c 91       	ld	r24, X
    1028:	ed 81       	ldd	r30, Y+5	; 0x05
    102a:	fe 81       	ldd	r31, Y+6	; 0x06
    102c:	80 83       	st	Z, r24
    102e:	2f c0       	rjmp	.+94     	; 0x108e <DIO_u8GetPinValue+0x140>
        break;
        case DIO_PIN_C:
          *Copy_pu8PinValue = BIT_CALC_GET_BIT(PINC->ByteAccess,Local_u8PinId);
    1030:	a3 e3       	ldi	r26, 0x33	; 51
    1032:	b0 e0       	ldi	r27, 0x00	; 0
    1034:	e3 e3       	ldi	r30, 0x33	; 51
    1036:	f0 e0       	ldi	r31, 0x00	; 0
    1038:	80 81       	ld	r24, Z
    103a:	28 2f       	mov	r18, r24
    103c:	30 e0       	ldi	r19, 0x00	; 0
    103e:	8a 81       	ldd	r24, Y+2	; 0x02
    1040:	88 2f       	mov	r24, r24
    1042:	90 e0       	ldi	r25, 0x00	; 0
    1044:	a9 01       	movw	r20, r18
    1046:	02 c0       	rjmp	.+4      	; 0x104c <DIO_u8GetPinValue+0xfe>
    1048:	55 95       	asr	r21
    104a:	47 95       	ror	r20
    104c:	8a 95       	dec	r24
    104e:	e2 f7       	brpl	.-8      	; 0x1048 <DIO_u8GetPinValue+0xfa>
    1050:	ca 01       	movw	r24, r20
    1052:	81 70       	andi	r24, 0x01	; 1
    1054:	8c 93       	st	X, r24
    1056:	8c 91       	ld	r24, X
    1058:	ed 81       	ldd	r30, Y+5	; 0x05
    105a:	fe 81       	ldd	r31, Y+6	; 0x06
    105c:	80 83       	st	Z, r24
    105e:	17 c0       	rjmp	.+46     	; 0x108e <DIO_u8GetPinValue+0x140>
        break;
        case DIO_PIN_D:
          *Copy_pu8PinValue = BIT_CALC_GET_BIT(PIND->ByteAccess,Local_u8PinId);
    1060:	a0 e3       	ldi	r26, 0x30	; 48
    1062:	b0 e0       	ldi	r27, 0x00	; 0
    1064:	e0 e3       	ldi	r30, 0x30	; 48
    1066:	f0 e0       	ldi	r31, 0x00	; 0
    1068:	80 81       	ld	r24, Z
    106a:	28 2f       	mov	r18, r24
    106c:	30 e0       	ldi	r19, 0x00	; 0
    106e:	8a 81       	ldd	r24, Y+2	; 0x02
    1070:	88 2f       	mov	r24, r24
    1072:	90 e0       	ldi	r25, 0x00	; 0
    1074:	a9 01       	movw	r20, r18
    1076:	02 c0       	rjmp	.+4      	; 0x107c <DIO_u8GetPinValue+0x12e>
    1078:	55 95       	asr	r21
    107a:	47 95       	ror	r20
    107c:	8a 95       	dec	r24
    107e:	e2 f7       	brpl	.-8      	; 0x1078 <DIO_u8GetPinValue+0x12a>
    1080:	ca 01       	movw	r24, r20
    1082:	81 70       	andi	r24, 0x01	; 1
    1084:	8c 93       	st	X, r24
    1086:	8c 91       	ld	r24, X
    1088:	ed 81       	ldd	r30, Y+5	; 0x05
    108a:	fe 81       	ldd	r31, Y+6	; 0x06
    108c:	80 83       	st	Z, r24
        break;
      }

    }
    return Local_u8Error;
    108e:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1090:	28 96       	adiw	r28, 0x08	; 8
    1092:	0f b6       	in	r0, 0x3f	; 63
    1094:	f8 94       	cli
    1096:	de bf       	out	0x3e, r29	; 62
    1098:	0f be       	out	0x3f, r0	; 63
    109a:	cd bf       	out	0x3d, r28	; 61
    109c:	cf 91       	pop	r28
    109e:	df 91       	pop	r29
    10a0:	08 95       	ret

000010a2 <DIO_u8SetPortDirection>:

// port APIs
u8 DIO_u8SetPortDirection(u8 Copy_u8PortNb, u8  Copy_u8Direction){
    10a2:	df 93       	push	r29
    10a4:	cf 93       	push	r28
    10a6:	00 d0       	rcall	.+0      	; 0x10a8 <DIO_u8SetPortDirection+0x6>
    10a8:	0f 92       	push	r0
    10aa:	cd b7       	in	r28, 0x3d	; 61
    10ac:	de b7       	in	r29, 0x3e	; 62
    10ae:	8a 83       	std	Y+2, r24	; 0x02
    10b0:	6b 83       	std	Y+3, r22	; 0x03
	/*			Copy_u8PortNb    : PORT Number               */
	/* 	 	 	Copy_u8Direction  : PORT direction           */
	/*	OUTPUT:                                              */
	/*			return :ERROR STATE                          */
	/*********************************************************/
  u8 Local_u8Error=ERROR_OK;
    10b2:	19 82       	std	Y+1, r1	; 0x01
  if((Copy_u8PortNb >= DIO_MAXPORTNB) || (Copy_u8Direction <=DIO_PORT_OUTPUT && Copy_u8Direction >= DIO_PORT_INPUT)){
    Local_u8Error = ERROR_NOK;
    10b4:	81 e0       	ldi	r24, 0x01	; 1
    10b6:	89 83       	std	Y+1, r24	; 0x01
        BIT_CALC_SET_PORT_DIRECTION(PORTD->ByteAccess,Copy_u8Direction);
      break;
    }

  }
  return Local_u8Error;
    10b8:	89 81       	ldd	r24, Y+1	; 0x01
}
    10ba:	0f 90       	pop	r0
    10bc:	0f 90       	pop	r0
    10be:	0f 90       	pop	r0
    10c0:	cf 91       	pop	r28
    10c2:	df 91       	pop	r29
    10c4:	08 95       	ret

000010c6 <DIO_u8SetPortnValue>:
u8 DIO_u8SetPortnValue(u8  Copy_u8PortNb, u8  Copy_u8PortValue){
    10c6:	df 93       	push	r29
    10c8:	cf 93       	push	r28
    10ca:	00 d0       	rcall	.+0      	; 0x10cc <DIO_u8SetPortnValue+0x6>
    10cc:	00 d0       	rcall	.+0      	; 0x10ce <DIO_u8SetPortnValue+0x8>
    10ce:	0f 92       	push	r0
    10d0:	cd b7       	in	r28, 0x3d	; 61
    10d2:	de b7       	in	r29, 0x3e	; 62
    10d4:	8a 83       	std	Y+2, r24	; 0x02
    10d6:	6b 83       	std	Y+3, r22	; 0x03
	/*			Copy_u8PortNb    : PORT Number               */
	/* 	 	 	Copy_u8Direction  : PORT VALUE               */
	/*	OUTPUT:                                              */
	/*			return :ERROR STATE                          */
	/*********************************************************/
  u8 Local_u8Error=ERROR_OK;
    10d8:	19 82       	std	Y+1, r1	; 0x01

    if((Copy_u8PortNb >= DIO_MAXPORTNB) || (Copy_u8PortValue > DIO_PORT_VALUE_MAX || Copy_u8PortValue < DIO_PORT_VALUE_MIN)){
    10da:	8a 81       	ldd	r24, Y+2	; 0x02
    10dc:	84 30       	cpi	r24, 0x04	; 4
    10de:	18 f0       	brcs	.+6      	; 0x10e6 <DIO_u8SetPortnValue+0x20>
    Local_u8Error = ERROR_NOK;
    10e0:	81 e0       	ldi	r24, 0x01	; 1
    10e2:	89 83       	std	Y+1, r24	; 0x01
    10e4:	32 c0       	rjmp	.+100    	; 0x114a <DIO_u8SetPortnValue+0x84>
  }else{
    switch (Copy_u8PortNb){
    10e6:	8a 81       	ldd	r24, Y+2	; 0x02
    10e8:	28 2f       	mov	r18, r24
    10ea:	30 e0       	ldi	r19, 0x00	; 0
    10ec:	3d 83       	std	Y+5, r19	; 0x05
    10ee:	2c 83       	std	Y+4, r18	; 0x04
    10f0:	8c 81       	ldd	r24, Y+4	; 0x04
    10f2:	9d 81       	ldd	r25, Y+5	; 0x05
    10f4:	81 30       	cpi	r24, 0x01	; 1
    10f6:	91 05       	cpc	r25, r1
    10f8:	d1 f0       	breq	.+52     	; 0x112e <DIO_u8SetPortnValue+0x68>
    10fa:	2c 81       	ldd	r18, Y+4	; 0x04
    10fc:	3d 81       	ldd	r19, Y+5	; 0x05
    10fe:	22 30       	cpi	r18, 0x02	; 2
    1100:	31 05       	cpc	r19, r1
    1102:	2c f4       	brge	.+10     	; 0x110e <DIO_u8SetPortnValue+0x48>
    1104:	8c 81       	ldd	r24, Y+4	; 0x04
    1106:	9d 81       	ldd	r25, Y+5	; 0x05
    1108:	00 97       	sbiw	r24, 0x00	; 0
    110a:	61 f0       	breq	.+24     	; 0x1124 <DIO_u8SetPortnValue+0x5e>
    110c:	1e c0       	rjmp	.+60     	; 0x114a <DIO_u8SetPortnValue+0x84>
    110e:	2c 81       	ldd	r18, Y+4	; 0x04
    1110:	3d 81       	ldd	r19, Y+5	; 0x05
    1112:	22 30       	cpi	r18, 0x02	; 2
    1114:	31 05       	cpc	r19, r1
    1116:	81 f0       	breq	.+32     	; 0x1138 <DIO_u8SetPortnValue+0x72>
    1118:	8c 81       	ldd	r24, Y+4	; 0x04
    111a:	9d 81       	ldd	r25, Y+5	; 0x05
    111c:	83 30       	cpi	r24, 0x03	; 3
    111e:	91 05       	cpc	r25, r1
    1120:	81 f0       	breq	.+32     	; 0x1142 <DIO_u8SetPortnValue+0x7c>
    1122:	13 c0       	rjmp	.+38     	; 0x114a <DIO_u8SetPortnValue+0x84>
      case DIO_PORT_A :
        BIT_CALC_SET_PORT_VALUE(PORTA->ByteAccess,Copy_u8PortValue);
    1124:	eb e3       	ldi	r30, 0x3B	; 59
    1126:	f0 e0       	ldi	r31, 0x00	; 0
    1128:	8b 81       	ldd	r24, Y+3	; 0x03
    112a:	80 83       	st	Z, r24
    112c:	0e c0       	rjmp	.+28     	; 0x114a <DIO_u8SetPortnValue+0x84>
      break;
      case DIO_PORT_B:
        BIT_CALC_SET_PORT_VALUE(PORTB->ByteAccess,Copy_u8PortValue);
    112e:	e8 e3       	ldi	r30, 0x38	; 56
    1130:	f0 e0       	ldi	r31, 0x00	; 0
    1132:	8b 81       	ldd	r24, Y+3	; 0x03
    1134:	80 83       	st	Z, r24
    1136:	09 c0       	rjmp	.+18     	; 0x114a <DIO_u8SetPortnValue+0x84>
      break;
      case DIO_PORT_C:
        BIT_CALC_SET_PORT_VALUE(PORTC->ByteAccess,Copy_u8PortValue);
    1138:	e5 e3       	ldi	r30, 0x35	; 53
    113a:	f0 e0       	ldi	r31, 0x00	; 0
    113c:	8b 81       	ldd	r24, Y+3	; 0x03
    113e:	80 83       	st	Z, r24
    1140:	04 c0       	rjmp	.+8      	; 0x114a <DIO_u8SetPortnValue+0x84>
      break;
      case DIO_PORT_D:
        BIT_CALC_SET_PORT_VALUE(PORTD->ByteAccess,Copy_u8PortValue);
    1142:	e2 e3       	ldi	r30, 0x32	; 50
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	8b 81       	ldd	r24, Y+3	; 0x03
    1148:	80 83       	st	Z, r24
      break;
    }

  }
  return Local_u8Error;
    114a:	89 81       	ldd	r24, Y+1	; 0x01
}
    114c:	0f 90       	pop	r0
    114e:	0f 90       	pop	r0
    1150:	0f 90       	pop	r0
    1152:	0f 90       	pop	r0
    1154:	0f 90       	pop	r0
    1156:	cf 91       	pop	r28
    1158:	df 91       	pop	r29
    115a:	08 95       	ret

0000115c <DIO_u8GetPortnValue>:
u8 DIO_u8GetPortnValue(u8  Copy_u8PinNb, u8 *  Copy_pu8PortValue){
    115c:	df 93       	push	r29
    115e:	cf 93       	push	r28
    1160:	00 d0       	rcall	.+0      	; 0x1162 <DIO_u8GetPortnValue+0x6>
    1162:	00 d0       	rcall	.+0      	; 0x1164 <DIO_u8GetPortnValue+0x8>
    1164:	00 d0       	rcall	.+0      	; 0x1166 <DIO_u8GetPortnValue+0xa>
    1166:	cd b7       	in	r28, 0x3d	; 61
    1168:	de b7       	in	r29, 0x3e	; 62
    116a:	8a 83       	std	Y+2, r24	; 0x02
    116c:	7c 83       	std	Y+4, r23	; 0x04
    116e:	6b 83       	std	Y+3, r22	; 0x03
	/*			Copy_u8PortNb    : PORT Number               */
	/* 	 	 	Copy_u8Direction : PORT direction            */
	/*	OUTPUT:                                              */
	/*			return :ERROR STATE                          */
	/*********************************************************/
  u8 Local_u8Error=ERROR_OK;
    1170:	19 82       	std	Y+1, r1	; 0x01
  if((Copy_u8PinNb >= DIO_MAXPORTNB) ){
    1172:	8a 81       	ldd	r24, Y+2	; 0x02
    1174:	84 30       	cpi	r24, 0x04	; 4
    1176:	18 f0       	brcs	.+6      	; 0x117e <DIO_u8GetPortnValue+0x22>
    Local_u8Error = ERROR_NOK;
    1178:	81 e0       	ldi	r24, 0x01	; 1
    117a:	89 83       	std	Y+1, r24	; 0x01
    117c:	3a c0       	rjmp	.+116    	; 0x11f2 <DIO_u8GetPortnValue+0x96>
  }else{
    switch (Copy_u8PinNb){
    117e:	8a 81       	ldd	r24, Y+2	; 0x02
    1180:	28 2f       	mov	r18, r24
    1182:	30 e0       	ldi	r19, 0x00	; 0
    1184:	3e 83       	std	Y+6, r19	; 0x06
    1186:	2d 83       	std	Y+5, r18	; 0x05
    1188:	8d 81       	ldd	r24, Y+5	; 0x05
    118a:	9e 81       	ldd	r25, Y+6	; 0x06
    118c:	81 30       	cpi	r24, 0x01	; 1
    118e:	91 05       	cpc	r25, r1
    1190:	e1 f0       	breq	.+56     	; 0x11ca <DIO_u8GetPortnValue+0x6e>
    1192:	2d 81       	ldd	r18, Y+5	; 0x05
    1194:	3e 81       	ldd	r19, Y+6	; 0x06
    1196:	22 30       	cpi	r18, 0x02	; 2
    1198:	31 05       	cpc	r19, r1
    119a:	2c f4       	brge	.+10     	; 0x11a6 <DIO_u8GetPortnValue+0x4a>
    119c:	8d 81       	ldd	r24, Y+5	; 0x05
    119e:	9e 81       	ldd	r25, Y+6	; 0x06
    11a0:	00 97       	sbiw	r24, 0x00	; 0
    11a2:	61 f0       	breq	.+24     	; 0x11bc <DIO_u8GetPortnValue+0x60>
    11a4:	26 c0       	rjmp	.+76     	; 0x11f2 <DIO_u8GetPortnValue+0x96>
    11a6:	2d 81       	ldd	r18, Y+5	; 0x05
    11a8:	3e 81       	ldd	r19, Y+6	; 0x06
    11aa:	22 30       	cpi	r18, 0x02	; 2
    11ac:	31 05       	cpc	r19, r1
    11ae:	a1 f0       	breq	.+40     	; 0x11d8 <DIO_u8GetPortnValue+0x7c>
    11b0:	8d 81       	ldd	r24, Y+5	; 0x05
    11b2:	9e 81       	ldd	r25, Y+6	; 0x06
    11b4:	83 30       	cpi	r24, 0x03	; 3
    11b6:	91 05       	cpc	r25, r1
    11b8:	b1 f0       	breq	.+44     	; 0x11e6 <DIO_u8GetPortnValue+0x8a>
    11ba:	1b c0       	rjmp	.+54     	; 0x11f2 <DIO_u8GetPortnValue+0x96>
      case DIO_PORT_A :
        *Copy_pu8PortValue = PINA->ByteAccess;
    11bc:	e9 e3       	ldi	r30, 0x39	; 57
    11be:	f0 e0       	ldi	r31, 0x00	; 0
    11c0:	80 81       	ld	r24, Z
    11c2:	eb 81       	ldd	r30, Y+3	; 0x03
    11c4:	fc 81       	ldd	r31, Y+4	; 0x04
    11c6:	80 83       	st	Z, r24
    11c8:	14 c0       	rjmp	.+40     	; 0x11f2 <DIO_u8GetPortnValue+0x96>
      break;
      case DIO_PORT_B:
        *Copy_pu8PortValue = PINB->ByteAccess;
    11ca:	e6 e3       	ldi	r30, 0x36	; 54
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	80 81       	ld	r24, Z
    11d0:	eb 81       	ldd	r30, Y+3	; 0x03
    11d2:	fc 81       	ldd	r31, Y+4	; 0x04
    11d4:	80 83       	st	Z, r24
    11d6:	0d c0       	rjmp	.+26     	; 0x11f2 <DIO_u8GetPortnValue+0x96>
      break;
      case DIO_PORT_C:
        *Copy_pu8PortValue = PINC->ByteAccess;
    11d8:	e3 e3       	ldi	r30, 0x33	; 51
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	80 81       	ld	r24, Z
    11de:	eb 81       	ldd	r30, Y+3	; 0x03
    11e0:	fc 81       	ldd	r31, Y+4	; 0x04
    11e2:	80 83       	st	Z, r24
    11e4:	06 c0       	rjmp	.+12     	; 0x11f2 <DIO_u8GetPortnValue+0x96>
      break;
      case DIO_PORT_D:
        *Copy_pu8PortValue = PIND->ByteAccess;
    11e6:	e0 e3       	ldi	r30, 0x30	; 48
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	80 81       	ld	r24, Z
    11ec:	eb 81       	ldd	r30, Y+3	; 0x03
    11ee:	fc 81       	ldd	r31, Y+4	; 0x04
    11f0:	80 83       	st	Z, r24
      break;
    }

  }
  return Local_u8Error;
    11f2:	89 81       	ldd	r24, Y+1	; 0x01
}
    11f4:	26 96       	adiw	r28, 0x06	; 6
    11f6:	0f b6       	in	r0, 0x3f	; 63
    11f8:	f8 94       	cli
    11fa:	de bf       	out	0x3e, r29	; 62
    11fc:	0f be       	out	0x3f, r0	; 63
    11fe:	cd bf       	out	0x3d, r28	; 61
    1200:	cf 91       	pop	r28
    1202:	df 91       	pop	r29
    1204:	08 95       	ret

00001206 <SSD_u8SetOn>:
#include "SSD_config.h"
#include "SSD_private.h"


u8 SSD_u8SetOn(u8 Copy_u8SsdNb)
{
    1206:	df 93       	push	r29
    1208:	cf 93       	push	r28
    120a:	00 d0       	rcall	.+0      	; 0x120c <SSD_u8SetOn+0x6>
    120c:	00 d0       	rcall	.+0      	; 0x120e <SSD_u8SetOn+0x8>
    120e:	00 d0       	rcall	.+0      	; 0x1210 <SSD_u8SetOn+0xa>
    1210:	cd b7       	in	r28, 0x3d	; 61
    1212:	de b7       	in	r29, 0x3e	; 62
    1214:	8c 83       	std	Y+4, r24	; 0x04
	// check input 
	 u8 local_ErrorState = ERROR_OK;
    1216:	1b 82       	std	Y+3, r1	; 0x03
	 u8 Local_loopIndex = SSD_u8_LOOP_START_INDEX;
    1218:	1a 82       	std	Y+2, r1	; 0x02
	 u8 Local_oldValue = SSD_Au8SetDefaultValues[Copy_u8SsdNb-ARRAY_START_INDEX];
    121a:	8c 81       	ldd	r24, Y+4	; 0x04
    121c:	88 2f       	mov	r24, r24
    121e:	90 e0       	ldi	r25, 0x00	; 0
    1220:	01 97       	sbiw	r24, 0x01	; 1
    1222:	fc 01       	movw	r30, r24
    1224:	e6 58       	subi	r30, 0x86	; 134
    1226:	fe 4f       	sbci	r31, 0xFE	; 254
    1228:	80 81       	ld	r24, Z
    122a:	89 83       	std	Y+1, r24	; 0x01

  if(Copy_u8SsdNb > SSD_NO_OF_SSD || Copy_u8SsdNb < ARRAY_START_INDEX ){
    122c:	8c 81       	ldd	r24, Y+4	; 0x04
    122e:	85 30       	cpi	r24, 0x05	; 5
    1230:	18 f4       	brcc	.+6      	; 0x1238 <SSD_u8SetOn+0x32>
    1232:	8c 81       	ldd	r24, Y+4	; 0x04
    1234:	88 23       	and	r24, r24
    1236:	19 f4       	brne	.+6      	; 0x123e <SSD_u8SetOn+0x38>
    local_ErrorState = ERROR_NOK;
    1238:	81 e0       	ldi	r24, 0x01	; 1
    123a:	8b 83       	std	Y+3, r24	; 0x03
    123c:	ab c0       	rjmp	.+342    	; 0x1394 <SSD_u8SetOn+0x18e>
  }else {
    switch(SSD_Au8SetSsdTypes[Copy_u8SsdNb -ARRAY_START_INDEX])
    123e:	8c 81       	ldd	r24, Y+4	; 0x04
    1240:	88 2f       	mov	r24, r24
    1242:	90 e0       	ldi	r25, 0x00	; 0
    1244:	01 97       	sbiw	r24, 0x01	; 1
    1246:	fc 01       	movw	r30, r24
    1248:	ea 58       	subi	r30, 0x8A	; 138
    124a:	fe 4f       	sbci	r31, 0xFE	; 254
    124c:	80 81       	ld	r24, Z
    124e:	28 2f       	mov	r18, r24
    1250:	30 e0       	ldi	r19, 0x00	; 0
    1252:	3e 83       	std	Y+6, r19	; 0x06
    1254:	2d 83       	std	Y+5, r18	; 0x05
    1256:	8d 81       	ldd	r24, Y+5	; 0x05
    1258:	9e 81       	ldd	r25, Y+6	; 0x06
    125a:	00 97       	sbiw	r24, 0x00	; 0
    125c:	39 f0       	breq	.+14     	; 0x126c <SSD_u8SetOn+0x66>
    125e:	2d 81       	ldd	r18, Y+5	; 0x05
    1260:	3e 81       	ldd	r19, Y+6	; 0x06
    1262:	21 30       	cpi	r18, 0x01	; 1
    1264:	31 05       	cpc	r19, r1
    1266:	09 f4       	brne	.+2      	; 0x126a <SSD_u8SetOn+0x64>
    1268:	4a c0       	rjmp	.+148    	; 0x12fe <SSD_u8SetOn+0xf8>
    126a:	92 c0       	rjmp	.+292    	; 0x1390 <SSD_u8SetOn+0x18a>
    {
      case SSD_u8_CATHODE :
      		// set enable pin = 0 ;
            	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][SSD_u8_MAX_PINS -ARRAY_START_INDEX], DIO_u8_PIN_LOW);
    126c:	8c 81       	ldd	r24, Y+4	; 0x04
    126e:	88 2f       	mov	r24, r24
    1270:	90 e0       	ldi	r25, 0x00	; 0
    1272:	01 97       	sbiw	r24, 0x01	; 1
    1274:	88 0f       	add	r24, r24
    1276:	99 1f       	adc	r25, r25
    1278:	88 0f       	add	r24, r24
    127a:	99 1f       	adc	r25, r25
    127c:	88 0f       	add	r24, r24
    127e:	99 1f       	adc	r25, r25
    1280:	fc 01       	movw	r30, r24
    1282:	e1 59       	subi	r30, 0x91	; 145
    1284:	ff 4f       	sbci	r31, 0xFF	; 255
    1286:	80 81       	ld	r24, Z
    1288:	60 e0       	ldi	r22, 0x00	; 0
    128a:	0e 94 b6 06 	call	0xd6c	; 0xd6c <DIO_u8SetPinValue>
             // set pins default value
             for (Local_loopIndex = SSD_u8_LOOP_START_INDEX; Local_loopIndex <SSD_u8_LOOP_END; Local_loopIndex++){
    128e:	1a 82       	std	Y+2, r1	; 0x02
    1290:	32 c0       	rjmp	.+100    	; 0x12f6 <SSD_u8SetOn+0xf0>
             	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][Local_loopIndex], SSD_Au8SsdNumbers[Local_oldValue][Local_loopIndex]);
    1292:	8c 81       	ldd	r24, Y+4	; 0x04
    1294:	88 2f       	mov	r24, r24
    1296:	90 e0       	ldi	r25, 0x00	; 0
    1298:	ac 01       	movw	r20, r24
    129a:	41 50       	subi	r20, 0x01	; 1
    129c:	50 40       	sbci	r21, 0x00	; 0
    129e:	8a 81       	ldd	r24, Y+2	; 0x02
    12a0:	28 2f       	mov	r18, r24
    12a2:	30 e0       	ldi	r19, 0x00	; 0
    12a4:	ca 01       	movw	r24, r20
    12a6:	88 0f       	add	r24, r24
    12a8:	99 1f       	adc	r25, r25
    12aa:	88 0f       	add	r24, r24
    12ac:	99 1f       	adc	r25, r25
    12ae:	88 0f       	add	r24, r24
    12b0:	99 1f       	adc	r25, r25
    12b2:	82 0f       	add	r24, r18
    12b4:	93 1f       	adc	r25, r19
    12b6:	fc 01       	movw	r30, r24
    12b8:	e8 59       	subi	r30, 0x98	; 152
    12ba:	ff 4f       	sbci	r31, 0xFF	; 255
    12bc:	60 81       	ld	r22, Z
    12be:	89 81       	ldd	r24, Y+1	; 0x01
    12c0:	28 2f       	mov	r18, r24
    12c2:	30 e0       	ldi	r19, 0x00	; 0
    12c4:	8a 81       	ldd	r24, Y+2	; 0x02
    12c6:	48 2f       	mov	r20, r24
    12c8:	50 e0       	ldi	r21, 0x00	; 0
    12ca:	c9 01       	movw	r24, r18
    12cc:	88 0f       	add	r24, r24
    12ce:	99 1f       	adc	r25, r25
    12d0:	88 0f       	add	r24, r24
    12d2:	99 1f       	adc	r25, r25
    12d4:	88 0f       	add	r24, r24
    12d6:	99 1f       	adc	r25, r25
    12d8:	82 1b       	sub	r24, r18
    12da:	93 0b       	sbc	r25, r19
    12dc:	84 0f       	add	r24, r20
    12de:	95 1f       	adc	r25, r21
    12e0:	fc 01       	movw	r30, r24
    12e2:	e8 57       	subi	r30, 0x78	; 120
    12e4:	ff 4f       	sbci	r31, 0xFF	; 255
    12e6:	90 81       	ld	r25, Z
    12e8:	86 2f       	mov	r24, r22
    12ea:	69 2f       	mov	r22, r25
    12ec:	0e 94 b6 06 	call	0xd6c	; 0xd6c <DIO_u8SetPinValue>
    {
      case SSD_u8_CATHODE :
      		// set enable pin = 0 ;
            	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][SSD_u8_MAX_PINS -ARRAY_START_INDEX], DIO_u8_PIN_LOW);
             // set pins default value
             for (Local_loopIndex = SSD_u8_LOOP_START_INDEX; Local_loopIndex <SSD_u8_LOOP_END; Local_loopIndex++){
    12f0:	8a 81       	ldd	r24, Y+2	; 0x02
    12f2:	8f 5f       	subi	r24, 0xFF	; 255
    12f4:	8a 83       	std	Y+2, r24	; 0x02
    12f6:	8a 81       	ldd	r24, Y+2	; 0x02
    12f8:	87 30       	cpi	r24, 0x07	; 7
    12fa:	58 f2       	brcs	.-106    	; 0x1292 <SSD_u8SetOn+0x8c>
    12fc:	4b c0       	rjmp	.+150    	; 0x1394 <SSD_u8SetOn+0x18e>
             	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][Local_loopIndex], SSD_Au8SsdNumbers[Local_oldValue][Local_loopIndex]);
             }
             break;
      case SSD_u8_ANODE :
             // set enable pin = 0 ;
            	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][SSD_u8_MAX_PINS - ARRAY_START_INDEX], DIO_u8_PIN_HIGH);
    12fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1300:	88 2f       	mov	r24, r24
    1302:	90 e0       	ldi	r25, 0x00	; 0
    1304:	01 97       	sbiw	r24, 0x01	; 1
    1306:	88 0f       	add	r24, r24
    1308:	99 1f       	adc	r25, r25
    130a:	88 0f       	add	r24, r24
    130c:	99 1f       	adc	r25, r25
    130e:	88 0f       	add	r24, r24
    1310:	99 1f       	adc	r25, r25
    1312:	fc 01       	movw	r30, r24
    1314:	e1 59       	subi	r30, 0x91	; 145
    1316:	ff 4f       	sbci	r31, 0xFF	; 255
    1318:	80 81       	ld	r24, Z
    131a:	61 e0       	ldi	r22, 0x01	; 1
    131c:	0e 94 b6 06 	call	0xd6c	; 0xd6c <DIO_u8SetPinValue>
             // set pins default value
             for (Local_loopIndex = SSD_u8_LOOP_START_INDEX; Local_loopIndex <SSD_u8_LOOP_END; Local_loopIndex++){
    1320:	1a 82       	std	Y+2, r1	; 0x02
    1322:	32 c0       	rjmp	.+100    	; 0x1388 <SSD_u8SetOn+0x182>
             	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][Local_loopIndex], SSD_Au8SsdNumbersAnode[Local_oldValue][Local_loopIndex]);
    1324:	8c 81       	ldd	r24, Y+4	; 0x04
    1326:	88 2f       	mov	r24, r24
    1328:	90 e0       	ldi	r25, 0x00	; 0
    132a:	ac 01       	movw	r20, r24
    132c:	41 50       	subi	r20, 0x01	; 1
    132e:	50 40       	sbci	r21, 0x00	; 0
    1330:	8a 81       	ldd	r24, Y+2	; 0x02
    1332:	28 2f       	mov	r18, r24
    1334:	30 e0       	ldi	r19, 0x00	; 0
    1336:	ca 01       	movw	r24, r20
    1338:	88 0f       	add	r24, r24
    133a:	99 1f       	adc	r25, r25
    133c:	88 0f       	add	r24, r24
    133e:	99 1f       	adc	r25, r25
    1340:	88 0f       	add	r24, r24
    1342:	99 1f       	adc	r25, r25
    1344:	82 0f       	add	r24, r18
    1346:	93 1f       	adc	r25, r19
    1348:	fc 01       	movw	r30, r24
    134a:	e8 59       	subi	r30, 0x98	; 152
    134c:	ff 4f       	sbci	r31, 0xFF	; 255
    134e:	60 81       	ld	r22, Z
    1350:	89 81       	ldd	r24, Y+1	; 0x01
    1352:	28 2f       	mov	r18, r24
    1354:	30 e0       	ldi	r19, 0x00	; 0
    1356:	8a 81       	ldd	r24, Y+2	; 0x02
    1358:	48 2f       	mov	r20, r24
    135a:	50 e0       	ldi	r21, 0x00	; 0
    135c:	c9 01       	movw	r24, r18
    135e:	88 0f       	add	r24, r24
    1360:	99 1f       	adc	r25, r25
    1362:	88 0f       	add	r24, r24
    1364:	99 1f       	adc	r25, r25
    1366:	88 0f       	add	r24, r24
    1368:	99 1f       	adc	r25, r25
    136a:	82 1b       	sub	r24, r18
    136c:	93 0b       	sbc	r25, r19
    136e:	84 0f       	add	r24, r20
    1370:	95 1f       	adc	r25, r21
    1372:	fc 01       	movw	r30, r24
    1374:	e1 50       	subi	r30, 0x01	; 1
    1376:	ff 4f       	sbci	r31, 0xFF	; 255
    1378:	90 81       	ld	r25, Z
    137a:	86 2f       	mov	r24, r22
    137c:	69 2f       	mov	r22, r25
    137e:	0e 94 b6 06 	call	0xd6c	; 0xd6c <DIO_u8SetPinValue>
             break;
      case SSD_u8_ANODE :
             // set enable pin = 0 ;
            	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][SSD_u8_MAX_PINS - ARRAY_START_INDEX], DIO_u8_PIN_HIGH);
             // set pins default value
             for (Local_loopIndex = SSD_u8_LOOP_START_INDEX; Local_loopIndex <SSD_u8_LOOP_END; Local_loopIndex++){
    1382:	8a 81       	ldd	r24, Y+2	; 0x02
    1384:	8f 5f       	subi	r24, 0xFF	; 255
    1386:	8a 83       	std	Y+2, r24	; 0x02
    1388:	8a 81       	ldd	r24, Y+2	; 0x02
    138a:	87 30       	cpi	r24, 0x07	; 7
    138c:	58 f2       	brcs	.-106    	; 0x1324 <SSD_u8SetOn+0x11e>
    138e:	02 c0       	rjmp	.+4      	; 0x1394 <SSD_u8SetOn+0x18e>
             	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][Local_loopIndex], SSD_Au8SsdNumbersAnode[Local_oldValue][Local_loopIndex]);
             }
             break;
       default :
        local_ErrorState = ERROR_NOK;
    1390:	81 e0       	ldi	r24, 0x01	; 1
    1392:	8b 83       	std	Y+3, r24	; 0x03
    }

  }
  SSD_Au8SsdStatus[Copy_u8SsdNb-ARRAY_START_INDEX]=SSD_STATUS_ON;
    1394:	8c 81       	ldd	r24, Y+4	; 0x04
    1396:	88 2f       	mov	r24, r24
    1398:	90 e0       	ldi	r25, 0x00	; 0
    139a:	01 97       	sbiw	r24, 0x01	; 1
    139c:	fc 01       	movw	r30, r24
    139e:	e2 58       	subi	r30, 0x82	; 130
    13a0:	fe 4f       	sbci	r31, 0xFE	; 254
    13a2:	81 e0       	ldi	r24, 0x01	; 1
    13a4:	80 83       	st	Z, r24
  return local_ErrorState;
    13a6:	8b 81       	ldd	r24, Y+3	; 0x03

}
    13a8:	26 96       	adiw	r28, 0x06	; 6
    13aa:	0f b6       	in	r0, 0x3f	; 63
    13ac:	f8 94       	cli
    13ae:	de bf       	out	0x3e, r29	; 62
    13b0:	0f be       	out	0x3f, r0	; 63
    13b2:	cd bf       	out	0x3d, r28	; 61
    13b4:	cf 91       	pop	r28
    13b6:	df 91       	pop	r29
    13b8:	08 95       	ret

000013ba <SSD_u8SetOff>:
/**********************************************************************/

u8 SSD_u8SetOff(u8 Copy_u8SsdNb){
    13ba:	df 93       	push	r29
    13bc:	cf 93       	push	r28
    13be:	00 d0       	rcall	.+0      	; 0x13c0 <SSD_u8SetOff+0x6>
    13c0:	00 d0       	rcall	.+0      	; 0x13c2 <SSD_u8SetOff+0x8>
    13c2:	cd b7       	in	r28, 0x3d	; 61
    13c4:	de b7       	in	r29, 0x3e	; 62
    13c6:	8a 83       	std	Y+2, r24	; 0x02
	// check input
		 u8 local_ErrorState = ERROR_OK;
    13c8:	19 82       	std	Y+1, r1	; 0x01

	  if(Copy_u8SsdNb > SSD_NO_OF_SSD || Copy_u8SsdNb < ARRAY_START_INDEX )
    13ca:	8a 81       	ldd	r24, Y+2	; 0x02
    13cc:	85 30       	cpi	r24, 0x05	; 5
    13ce:	18 f4       	brcc	.+6      	; 0x13d6 <SSD_u8SetOff+0x1c>
    13d0:	8a 81       	ldd	r24, Y+2	; 0x02
    13d2:	88 23       	and	r24, r24
    13d4:	19 f4       	brne	.+6      	; 0x13dc <SSD_u8SetOff+0x22>
	  {
	    local_ErrorState = ERROR_NOK;
    13d6:	81 e0       	ldi	r24, 0x01	; 1
    13d8:	89 83       	std	Y+1, r24	; 0x01
    13da:	3c c0       	rjmp	.+120    	; 0x1454 <SSD_u8SetOff+0x9a>
	  }
	  else
	  {
	    switch(SSD_Au8SetSsdTypes[Copy_u8SsdNb -ARRAY_START_INDEX])
    13dc:	8a 81       	ldd	r24, Y+2	; 0x02
    13de:	88 2f       	mov	r24, r24
    13e0:	90 e0       	ldi	r25, 0x00	; 0
    13e2:	01 97       	sbiw	r24, 0x01	; 1
    13e4:	fc 01       	movw	r30, r24
    13e6:	ea 58       	subi	r30, 0x8A	; 138
    13e8:	fe 4f       	sbci	r31, 0xFE	; 254
    13ea:	80 81       	ld	r24, Z
    13ec:	28 2f       	mov	r18, r24
    13ee:	30 e0       	ldi	r19, 0x00	; 0
    13f0:	3c 83       	std	Y+4, r19	; 0x04
    13f2:	2b 83       	std	Y+3, r18	; 0x03
    13f4:	8b 81       	ldd	r24, Y+3	; 0x03
    13f6:	9c 81       	ldd	r25, Y+4	; 0x04
    13f8:	00 97       	sbiw	r24, 0x00	; 0
    13fa:	31 f0       	breq	.+12     	; 0x1408 <SSD_u8SetOff+0x4e>
    13fc:	2b 81       	ldd	r18, Y+3	; 0x03
    13fe:	3c 81       	ldd	r19, Y+4	; 0x04
    1400:	21 30       	cpi	r18, 0x01	; 1
    1402:	31 05       	cpc	r19, r1
    1404:	99 f0       	breq	.+38     	; 0x142c <SSD_u8SetOff+0x72>
    1406:	24 c0       	rjmp	.+72     	; 0x1450 <SSD_u8SetOff+0x96>
	    {
	      case SSD_u8_CATHODE :
	      		// set enable pin = 0 ;
	            	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][SSD_u8_MAX_PINS -ARRAY_START_INDEX], DIO_u8_PIN_HIGH);
    1408:	8a 81       	ldd	r24, Y+2	; 0x02
    140a:	88 2f       	mov	r24, r24
    140c:	90 e0       	ldi	r25, 0x00	; 0
    140e:	01 97       	sbiw	r24, 0x01	; 1
    1410:	88 0f       	add	r24, r24
    1412:	99 1f       	adc	r25, r25
    1414:	88 0f       	add	r24, r24
    1416:	99 1f       	adc	r25, r25
    1418:	88 0f       	add	r24, r24
    141a:	99 1f       	adc	r25, r25
    141c:	fc 01       	movw	r30, r24
    141e:	e1 59       	subi	r30, 0x91	; 145
    1420:	ff 4f       	sbci	r31, 0xFF	; 255
    1422:	80 81       	ld	r24, Z
    1424:	61 e0       	ldi	r22, 0x01	; 1
    1426:	0e 94 b6 06 	call	0xd6c	; 0xd6c <DIO_u8SetPinValue>
    142a:	14 c0       	rjmp	.+40     	; 0x1454 <SSD_u8SetOff+0x9a>

	             break;
	      case SSD_u8_ANODE :
	             // set enable pin = 0 ;
	            	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][SSD_u8_MAX_PINS - ARRAY_START_INDEX], DIO_u8_PIN_LOW);
    142c:	8a 81       	ldd	r24, Y+2	; 0x02
    142e:	88 2f       	mov	r24, r24
    1430:	90 e0       	ldi	r25, 0x00	; 0
    1432:	01 97       	sbiw	r24, 0x01	; 1
    1434:	88 0f       	add	r24, r24
    1436:	99 1f       	adc	r25, r25
    1438:	88 0f       	add	r24, r24
    143a:	99 1f       	adc	r25, r25
    143c:	88 0f       	add	r24, r24
    143e:	99 1f       	adc	r25, r25
    1440:	fc 01       	movw	r30, r24
    1442:	e1 59       	subi	r30, 0x91	; 145
    1444:	ff 4f       	sbci	r31, 0xFF	; 255
    1446:	80 81       	ld	r24, Z
    1448:	60 e0       	ldi	r22, 0x00	; 0
    144a:	0e 94 b6 06 	call	0xd6c	; 0xd6c <DIO_u8SetPinValue>
    144e:	02 c0       	rjmp	.+4      	; 0x1454 <SSD_u8SetOff+0x9a>
	             // set pins default value

	             break;
	       default :
	        local_ErrorState = ERROR_NOK;
    1450:	81 e0       	ldi	r24, 0x01	; 1
    1452:	89 83       	std	Y+1, r24	; 0x01
	    }

	  }
	  SSD_Au8SsdStatus[Copy_u8SsdNb-ARRAY_START_INDEX]=SSD_STATUS_OFF;
    1454:	8a 81       	ldd	r24, Y+2	; 0x02
    1456:	88 2f       	mov	r24, r24
    1458:	90 e0       	ldi	r25, 0x00	; 0
    145a:	01 97       	sbiw	r24, 0x01	; 1
    145c:	fc 01       	movw	r30, r24
    145e:	e2 58       	subi	r30, 0x82	; 130
    1460:	fe 4f       	sbci	r31, 0xFE	; 254
    1462:	10 82       	st	Z, r1
	  return local_ErrorState;
    1464:	89 81       	ldd	r24, Y+1	; 0x01


}
    1466:	0f 90       	pop	r0
    1468:	0f 90       	pop	r0
    146a:	0f 90       	pop	r0
    146c:	0f 90       	pop	r0
    146e:	cf 91       	pop	r28
    1470:	df 91       	pop	r29
    1472:	08 95       	ret

00001474 <SSD_u8SetValue>:


/*********************************************************************/


u8 SSD_u8SetValue(u8 Copy_u8SsdNb ,u8 Copy_u8SsdValue){
    1474:	df 93       	push	r29
    1476:	cf 93       	push	r28
    1478:	00 d0       	rcall	.+0      	; 0x147a <SSD_u8SetValue+0x6>
    147a:	00 d0       	rcall	.+0      	; 0x147c <SSD_u8SetValue+0x8>
    147c:	00 d0       	rcall	.+0      	; 0x147e <SSD_u8SetValue+0xa>
    147e:	cd b7       	in	r28, 0x3d	; 61
    1480:	de b7       	in	r29, 0x3e	; 62
    1482:	8b 83       	std	Y+3, r24	; 0x03
    1484:	6c 83       	std	Y+4, r22	; 0x04

	 u8 local_ErrorState = ERROR_OK;
    1486:	1a 82       	std	Y+2, r1	; 0x02
	 u8 Local_loopIndex = SSD_u8_LOOP_START_INDEX;
    1488:	19 82       	std	Y+1, r1	; 0x01

	if((SSD_Au8SsdStatus[Copy_u8SsdNb - ARRAY_START_INDEX]== SSD_STATUS_OFF) || (Copy_u8SsdNb > SSD_NO_OF_SSD) || (Copy_u8SsdNb < ARRAY_START_INDEX) || (Copy_u8SsdValue < SSD_u8_ZERO) || (Copy_u8SsdValue > SSD_u8_SEVNT))
    148a:	8b 81       	ldd	r24, Y+3	; 0x03
    148c:	88 2f       	mov	r24, r24
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	01 97       	sbiw	r24, 0x01	; 1
    1492:	fc 01       	movw	r30, r24
    1494:	e2 58       	subi	r30, 0x82	; 130
    1496:	fe 4f       	sbci	r31, 0xFE	; 254
    1498:	80 81       	ld	r24, Z
    149a:	88 23       	and	r24, r24
    149c:	49 f0       	breq	.+18     	; 0x14b0 <SSD_u8SetValue+0x3c>
    149e:	8b 81       	ldd	r24, Y+3	; 0x03
    14a0:	85 30       	cpi	r24, 0x05	; 5
    14a2:	30 f4       	brcc	.+12     	; 0x14b0 <SSD_u8SetValue+0x3c>
    14a4:	8b 81       	ldd	r24, Y+3	; 0x03
    14a6:	88 23       	and	r24, r24
    14a8:	19 f0       	breq	.+6      	; 0x14b0 <SSD_u8SetValue+0x3c>
    14aa:	8c 81       	ldd	r24, Y+4	; 0x04
    14ac:	82 31       	cpi	r24, 0x12	; 18
    14ae:	18 f0       	brcs	.+6      	; 0x14b6 <SSD_u8SetValue+0x42>
	{
		 local_ErrorState = ERROR_NOK;
    14b0:	81 e0       	ldi	r24, 0x01	; 1
    14b2:	8a 83       	std	Y+2, r24	; 0x02
    14b4:	91 c0       	rjmp	.+290    	; 0x15d8 <SSD_u8SetValue+0x164>

	else

	{

		 switch(SSD_Au8SetSsdTypes[Copy_u8SsdNb -ARRAY_START_INDEX])
    14b6:	8b 81       	ldd	r24, Y+3	; 0x03
    14b8:	88 2f       	mov	r24, r24
    14ba:	90 e0       	ldi	r25, 0x00	; 0
    14bc:	01 97       	sbiw	r24, 0x01	; 1
    14be:	fc 01       	movw	r30, r24
    14c0:	ea 58       	subi	r30, 0x8A	; 138
    14c2:	fe 4f       	sbci	r31, 0xFE	; 254
    14c4:	80 81       	ld	r24, Z
    14c6:	28 2f       	mov	r18, r24
    14c8:	30 e0       	ldi	r19, 0x00	; 0
    14ca:	3e 83       	std	Y+6, r19	; 0x06
    14cc:	2d 83       	std	Y+5, r18	; 0x05
    14ce:	8d 81       	ldd	r24, Y+5	; 0x05
    14d0:	9e 81       	ldd	r25, Y+6	; 0x06
    14d2:	00 97       	sbiw	r24, 0x00	; 0
    14d4:	31 f0       	breq	.+12     	; 0x14e2 <SSD_u8SetValue+0x6e>
    14d6:	2d 81       	ldd	r18, Y+5	; 0x05
    14d8:	3e 81       	ldd	r19, Y+6	; 0x06
    14da:	21 30       	cpi	r18, 0x01	; 1
    14dc:	31 05       	cpc	r19, r1
    14de:	c9 f1       	breq	.+114    	; 0x1552 <SSD_u8SetValue+0xde>
    14e0:	70 c0       	rjmp	.+224    	; 0x15c2 <SSD_u8SetValue+0x14e>
		    {
		      case SSD_u8_CATHODE :

		             // set pins default value
		             for (Local_loopIndex = SSD_u8_LOOP_START_INDEX; Local_loopIndex <SSD_u8_LOOP_END; Local_loopIndex++){
    14e2:	19 82       	std	Y+1, r1	; 0x01
    14e4:	32 c0       	rjmp	.+100    	; 0x154a <SSD_u8SetValue+0xd6>
		             	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][Local_loopIndex], SSD_Au8SsdNumbers[Copy_u8SsdValue][Local_loopIndex]);
    14e6:	8b 81       	ldd	r24, Y+3	; 0x03
    14e8:	88 2f       	mov	r24, r24
    14ea:	90 e0       	ldi	r25, 0x00	; 0
    14ec:	ac 01       	movw	r20, r24
    14ee:	41 50       	subi	r20, 0x01	; 1
    14f0:	50 40       	sbci	r21, 0x00	; 0
    14f2:	89 81       	ldd	r24, Y+1	; 0x01
    14f4:	28 2f       	mov	r18, r24
    14f6:	30 e0       	ldi	r19, 0x00	; 0
    14f8:	ca 01       	movw	r24, r20
    14fa:	88 0f       	add	r24, r24
    14fc:	99 1f       	adc	r25, r25
    14fe:	88 0f       	add	r24, r24
    1500:	99 1f       	adc	r25, r25
    1502:	88 0f       	add	r24, r24
    1504:	99 1f       	adc	r25, r25
    1506:	82 0f       	add	r24, r18
    1508:	93 1f       	adc	r25, r19
    150a:	fc 01       	movw	r30, r24
    150c:	e8 59       	subi	r30, 0x98	; 152
    150e:	ff 4f       	sbci	r31, 0xFF	; 255
    1510:	60 81       	ld	r22, Z
    1512:	8c 81       	ldd	r24, Y+4	; 0x04
    1514:	28 2f       	mov	r18, r24
    1516:	30 e0       	ldi	r19, 0x00	; 0
    1518:	89 81       	ldd	r24, Y+1	; 0x01
    151a:	48 2f       	mov	r20, r24
    151c:	50 e0       	ldi	r21, 0x00	; 0
    151e:	c9 01       	movw	r24, r18
    1520:	88 0f       	add	r24, r24
    1522:	99 1f       	adc	r25, r25
    1524:	88 0f       	add	r24, r24
    1526:	99 1f       	adc	r25, r25
    1528:	88 0f       	add	r24, r24
    152a:	99 1f       	adc	r25, r25
    152c:	82 1b       	sub	r24, r18
    152e:	93 0b       	sbc	r25, r19
    1530:	84 0f       	add	r24, r20
    1532:	95 1f       	adc	r25, r21
    1534:	fc 01       	movw	r30, r24
    1536:	e8 57       	subi	r30, 0x78	; 120
    1538:	ff 4f       	sbci	r31, 0xFF	; 255
    153a:	90 81       	ld	r25, Z
    153c:	86 2f       	mov	r24, r22
    153e:	69 2f       	mov	r22, r25
    1540:	0e 94 b6 06 	call	0xd6c	; 0xd6c <DIO_u8SetPinValue>
		 switch(SSD_Au8SetSsdTypes[Copy_u8SsdNb -ARRAY_START_INDEX])
		    {
		      case SSD_u8_CATHODE :

		             // set pins default value
		             for (Local_loopIndex = SSD_u8_LOOP_START_INDEX; Local_loopIndex <SSD_u8_LOOP_END; Local_loopIndex++){
    1544:	89 81       	ldd	r24, Y+1	; 0x01
    1546:	8f 5f       	subi	r24, 0xFF	; 255
    1548:	89 83       	std	Y+1, r24	; 0x01
    154a:	89 81       	ldd	r24, Y+1	; 0x01
    154c:	87 30       	cpi	r24, 0x07	; 7
    154e:	58 f2       	brcs	.-106    	; 0x14e6 <SSD_u8SetValue+0x72>
    1550:	3a c0       	rjmp	.+116    	; 0x15c6 <SSD_u8SetValue+0x152>
		             }
		             break;
		      case SSD_u8_ANODE :

		             // set pins default value
		             for (Local_loopIndex = SSD_u8_LOOP_START_INDEX; Local_loopIndex <SSD_u8_LOOP_END; Local_loopIndex++){
    1552:	19 82       	std	Y+1, r1	; 0x01
    1554:	32 c0       	rjmp	.+100    	; 0x15ba <SSD_u8SetValue+0x146>
		             	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][Local_loopIndex], SSD_Au8SsdNumbersAnode[Copy_u8SsdValue][Local_loopIndex]);
    1556:	8b 81       	ldd	r24, Y+3	; 0x03
    1558:	88 2f       	mov	r24, r24
    155a:	90 e0       	ldi	r25, 0x00	; 0
    155c:	ac 01       	movw	r20, r24
    155e:	41 50       	subi	r20, 0x01	; 1
    1560:	50 40       	sbci	r21, 0x00	; 0
    1562:	89 81       	ldd	r24, Y+1	; 0x01
    1564:	28 2f       	mov	r18, r24
    1566:	30 e0       	ldi	r19, 0x00	; 0
    1568:	ca 01       	movw	r24, r20
    156a:	88 0f       	add	r24, r24
    156c:	99 1f       	adc	r25, r25
    156e:	88 0f       	add	r24, r24
    1570:	99 1f       	adc	r25, r25
    1572:	88 0f       	add	r24, r24
    1574:	99 1f       	adc	r25, r25
    1576:	82 0f       	add	r24, r18
    1578:	93 1f       	adc	r25, r19
    157a:	fc 01       	movw	r30, r24
    157c:	e8 59       	subi	r30, 0x98	; 152
    157e:	ff 4f       	sbci	r31, 0xFF	; 255
    1580:	60 81       	ld	r22, Z
    1582:	8c 81       	ldd	r24, Y+4	; 0x04
    1584:	28 2f       	mov	r18, r24
    1586:	30 e0       	ldi	r19, 0x00	; 0
    1588:	89 81       	ldd	r24, Y+1	; 0x01
    158a:	48 2f       	mov	r20, r24
    158c:	50 e0       	ldi	r21, 0x00	; 0
    158e:	c9 01       	movw	r24, r18
    1590:	88 0f       	add	r24, r24
    1592:	99 1f       	adc	r25, r25
    1594:	88 0f       	add	r24, r24
    1596:	99 1f       	adc	r25, r25
    1598:	88 0f       	add	r24, r24
    159a:	99 1f       	adc	r25, r25
    159c:	82 1b       	sub	r24, r18
    159e:	93 0b       	sbc	r25, r19
    15a0:	84 0f       	add	r24, r20
    15a2:	95 1f       	adc	r25, r21
    15a4:	fc 01       	movw	r30, r24
    15a6:	e1 50       	subi	r30, 0x01	; 1
    15a8:	ff 4f       	sbci	r31, 0xFF	; 255
    15aa:	90 81       	ld	r25, Z
    15ac:	86 2f       	mov	r24, r22
    15ae:	69 2f       	mov	r22, r25
    15b0:	0e 94 b6 06 	call	0xd6c	; 0xd6c <DIO_u8SetPinValue>
		             }
		             break;
		      case SSD_u8_ANODE :

		             // set pins default value
		             for (Local_loopIndex = SSD_u8_LOOP_START_INDEX; Local_loopIndex <SSD_u8_LOOP_END; Local_loopIndex++){
    15b4:	89 81       	ldd	r24, Y+1	; 0x01
    15b6:	8f 5f       	subi	r24, 0xFF	; 255
    15b8:	89 83       	std	Y+1, r24	; 0x01
    15ba:	89 81       	ldd	r24, Y+1	; 0x01
    15bc:	87 30       	cpi	r24, 0x07	; 7
    15be:	58 f2       	brcs	.-106    	; 0x1556 <SSD_u8SetValue+0xe2>
    15c0:	02 c0       	rjmp	.+4      	; 0x15c6 <SSD_u8SetValue+0x152>
		             	DIO_u8SetPinValue(SSD_Au8SetPinConn[Copy_u8SsdNb-ARRAY_START_INDEX][Local_loopIndex], SSD_Au8SsdNumbersAnode[Copy_u8SsdValue][Local_loopIndex]);
		             }
		             break;
		       default :
		        local_ErrorState = ERROR_NOK;
    15c2:	81 e0       	ldi	r24, 0x01	; 1
    15c4:	8a 83       	std	Y+2, r24	; 0x02
		    }

		 SSD_Au8SetDefaultValues[Copy_u8SsdNb-ARRAY_START_INDEX]=Copy_u8SsdValue;
    15c6:	8b 81       	ldd	r24, Y+3	; 0x03
    15c8:	88 2f       	mov	r24, r24
    15ca:	90 e0       	ldi	r25, 0x00	; 0
    15cc:	01 97       	sbiw	r24, 0x01	; 1
    15ce:	fc 01       	movw	r30, r24
    15d0:	e6 58       	subi	r30, 0x86	; 134
    15d2:	fe 4f       	sbci	r31, 0xFE	; 254
    15d4:	8c 81       	ldd	r24, Y+4	; 0x04
    15d6:	80 83       	st	Z, r24


	}
	return local_ErrorState;
    15d8:	8a 81       	ldd	r24, Y+2	; 0x02
}
    15da:	26 96       	adiw	r28, 0x06	; 6
    15dc:	0f b6       	in	r0, 0x3f	; 63
    15de:	f8 94       	cli
    15e0:	de bf       	out	0x3e, r29	; 62
    15e2:	0f be       	out	0x3f, r0	; 63
    15e4:	cd bf       	out	0x3d, r28	; 61
    15e6:	cf 91       	pop	r28
    15e8:	df 91       	pop	r29
    15ea:	08 95       	ret

000015ec <delay_milliSecond>:
#include "delay_ms_priv.h"




void delay_milliSecond(u32 value){
    15ec:	df 93       	push	r29
    15ee:	cf 93       	push	r28
    15f0:	cd b7       	in	r28, 0x3d	; 61
    15f2:	de b7       	in	r29, 0x3e	; 62
    15f4:	2a 97       	sbiw	r28, 0x0a	; 10
    15f6:	0f b6       	in	r0, 0x3f	; 63
    15f8:	f8 94       	cli
    15fa:	de bf       	out	0x3e, r29	; 62
    15fc:	0f be       	out	0x3f, r0	; 63
    15fe:	cd bf       	out	0x3d, r28	; 61
    1600:	6f 83       	std	Y+7, r22	; 0x07
    1602:	78 87       	std	Y+8, r23	; 0x08
    1604:	89 87       	std	Y+9, r24	; 0x09
    1606:	9a 87       	std	Y+10, r25	; 0x0a


/**************************  OPERATIONS  ****************************/
/*																    */

	value = (u32)value*Milli2Micro;
    1608:	8f 81       	ldd	r24, Y+7	; 0x07
    160a:	98 85       	ldd	r25, Y+8	; 0x08
    160c:	a9 85       	ldd	r26, Y+9	; 0x09
    160e:	ba 85       	ldd	r27, Y+10	; 0x0a
    1610:	28 ee       	ldi	r18, 0xE8	; 232
    1612:	33 e0       	ldi	r19, 0x03	; 3
    1614:	40 e0       	ldi	r20, 0x00	; 0
    1616:	50 e0       	ldi	r21, 0x00	; 0
    1618:	bc 01       	movw	r22, r24
    161a:	cd 01       	movw	r24, r26
    161c:	0e 94 35 13 	call	0x266a	; 0x266a <__mulsi3>
    1620:	dc 01       	movw	r26, r24
    1622:	cb 01       	movw	r24, r22
    1624:	8f 83       	std	Y+7, r24	; 0x07
    1626:	98 87       	std	Y+8, r25	; 0x08
    1628:	a9 87       	std	Y+9, r26	; 0x09
    162a:	ba 87       	std	Y+10, r27	; 0x0a

	value = (u32)(value - InContext - OutContext - OperationsDelay) ;
    162c:	8f 81       	ldd	r24, Y+7	; 0x07
    162e:	98 85       	ldd	r25, Y+8	; 0x08
    1630:	a9 85       	ldd	r26, Y+9	; 0x09
    1632:	ba 85       	ldd	r27, Y+10	; 0x0a
    1634:	8d 55       	subi	r24, 0x5D	; 93
    1636:	90 40       	sbci	r25, 0x00	; 0
    1638:	a0 40       	sbci	r26, 0x00	; 0
    163a:	b0 40       	sbci	r27, 0x00	; 0
    163c:	8f 83       	std	Y+7, r24	; 0x07
    163e:	98 87       	std	Y+8, r25	; 0x08
    1640:	a9 87       	std	Y+9, r26	; 0x09
    1642:	ba 87       	std	Y+10, r27	; 0x0a

	value = (u32)(value / MIC2MILL) ;
    1644:	8f 81       	ldd	r24, Y+7	; 0x07
    1646:	98 85       	ldd	r25, Y+8	; 0x08
    1648:	a9 85       	ldd	r26, Y+9	; 0x09
    164a:	ba 85       	ldd	r27, Y+10	; 0x0a
    164c:	28 ee       	ldi	r18, 0xE8	; 232
    164e:	33 e0       	ldi	r19, 0x03	; 3
    1650:	40 e0       	ldi	r20, 0x00	; 0
    1652:	50 e0       	ldi	r21, 0x00	; 0
    1654:	bc 01       	movw	r22, r24
    1656:	cd 01       	movw	r24, r26
    1658:	0e 94 54 13 	call	0x26a8	; 0x26a8 <__udivmodsi4>
    165c:	da 01       	movw	r26, r20
    165e:	c9 01       	movw	r24, r18
    1660:	8f 83       	std	Y+7, r24	; 0x07
    1662:	98 87       	std	Y+8, r25	; 0x08
    1664:	a9 87       	std	Y+9, r26	; 0x09
    1666:	ba 87       	std	Y+10, r27	; 0x0a

/****************************** LOOP ********************************/
/*																	*/


	for (u32 ii = 0 ; ii < (u32)value ; ii++){
    1668:	1b 82       	std	Y+3, r1	; 0x03
    166a:	1c 82       	std	Y+4, r1	; 0x04
    166c:	1d 82       	std	Y+5, r1	; 0x05
    166e:	1e 82       	std	Y+6, r1	; 0x06
    1670:	20 c0       	rjmp	.+64     	; 0x16b2 <delay_milliSecond+0xc6>

		/* One milli Second loop 									*/
		for (u16 i = 0 ; i < (u16)MAX_TO_1m ; i++){
    1672:	1a 82       	std	Y+2, r1	; 0x02
    1674:	19 82       	std	Y+1, r1	; 0x01
    1676:	0c c0       	rjmp	.+24     	; 0x1690 <delay_milliSecond+0xa4>
	...
			asm("NOP");
			asm("NOP");
			asm("NOP");
			asm("NOP");
			asm("NOP");
			asm("NOP");
    1684:	00 00       	nop


	for (u32 ii = 0 ; ii < (u32)value ; ii++){

		/* One milli Second loop 									*/
		for (u16 i = 0 ; i < (u16)MAX_TO_1m ; i++){
    1686:	89 81       	ldd	r24, Y+1	; 0x01
    1688:	9a 81       	ldd	r25, Y+2	; 0x02
    168a:	01 96       	adiw	r24, 0x01	; 1
    168c:	9a 83       	std	Y+2, r25	; 0x02
    168e:	89 83       	std	Y+1, r24	; 0x01
    1690:	89 81       	ldd	r24, Y+1	; 0x01
    1692:	9a 81       	ldd	r25, Y+2	; 0x02
    1694:	22 e0       	ldi	r18, 0x02	; 2
    1696:	8e 34       	cpi	r24, 0x4E	; 78
    1698:	92 07       	cpc	r25, r18
    169a:	70 f3       	brcs	.-36     	; 0x1678 <delay_milliSecond+0x8c>

/****************************** LOOP ********************************/
/*																	*/


	for (u32 ii = 0 ; ii < (u32)value ; ii++){
    169c:	8b 81       	ldd	r24, Y+3	; 0x03
    169e:	9c 81       	ldd	r25, Y+4	; 0x04
    16a0:	ad 81       	ldd	r26, Y+5	; 0x05
    16a2:	be 81       	ldd	r27, Y+6	; 0x06
    16a4:	01 96       	adiw	r24, 0x01	; 1
    16a6:	a1 1d       	adc	r26, r1
    16a8:	b1 1d       	adc	r27, r1
    16aa:	8b 83       	std	Y+3, r24	; 0x03
    16ac:	9c 83       	std	Y+4, r25	; 0x04
    16ae:	ad 83       	std	Y+5, r26	; 0x05
    16b0:	be 83       	std	Y+6, r27	; 0x06
    16b2:	2b 81       	ldd	r18, Y+3	; 0x03
    16b4:	3c 81       	ldd	r19, Y+4	; 0x04
    16b6:	4d 81       	ldd	r20, Y+5	; 0x05
    16b8:	5e 81       	ldd	r21, Y+6	; 0x06
    16ba:	8f 81       	ldd	r24, Y+7	; 0x07
    16bc:	98 85       	ldd	r25, Y+8	; 0x08
    16be:	a9 85       	ldd	r26, Y+9	; 0x09
    16c0:	ba 85       	ldd	r27, Y+10	; 0x0a
    16c2:	28 17       	cp	r18, r24
    16c4:	39 07       	cpc	r19, r25
    16c6:	4a 07       	cpc	r20, r26
    16c8:	5b 07       	cpc	r21, r27
    16ca:	98 f2       	brcs	.-90     	; 0x1672 <delay_milliSecond+0x86>

		}

	}

}
    16cc:	2a 96       	adiw	r28, 0x0a	; 10
    16ce:	0f b6       	in	r0, 0x3f	; 63
    16d0:	f8 94       	cli
    16d2:	de bf       	out	0x3e, r29	; 62
    16d4:	0f be       	out	0x3f, r0	; 63
    16d6:	cd bf       	out	0x3d, r28	; 61
    16d8:	cf 91       	pop	r28
    16da:	df 91       	pop	r29
    16dc:	08 95       	ret

000016de <main>:
#include "DIO_interface.h"
#include "SSD_interface.h"

#include <util/delay.h>

int main(void){
    16de:	0f 93       	push	r16
    16e0:	1f 93       	push	r17
    16e2:	df 93       	push	r29
    16e4:	cf 93       	push	r28
    16e6:	cd b7       	in	r28, 0x3d	; 61
    16e8:	de b7       	in	r29, 0x3e	; 62
    16ea:	c8 5a       	subi	r28, 0xA8	; 168
    16ec:	d0 40       	sbci	r29, 0x00	; 0
    16ee:	0f b6       	in	r0, 0x3f	; 63
    16f0:	f8 94       	cli
    16f2:	de bf       	out	0x3e, r29	; 62
    16f4:	0f be       	out	0x3f, r0	; 63
    16f6:	cd bf       	out	0x3d, r28	; 61


	DIO_voidInit();
    16f8:	0e 94 a3 05 	call	0xb46	; 0xb46 <DIO_voidInit>


	SSD_u8SetOff(1);
    16fc:	81 e0       	ldi	r24, 0x01	; 1
    16fe:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
	SSD_u8SetOff(2);
    1702:	82 e0       	ldi	r24, 0x02	; 2
    1704:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
	SSD_u8SetOff(3);
    1708:	83 e0       	ldi	r24, 0x03	; 3
    170a:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
	SSD_u8SetOff(4);
    170e:	84 e0       	ldi	r24, 0x04	; 4
    1710:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
	while(1)
	{
		SSD_u8SetOn(1);
    1714:	81 e0       	ldi	r24, 0x01	; 1
    1716:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(1,10);
    171a:	81 e0       	ldi	r24, 0x01	; 1
    171c:	6a e0       	ldi	r22, 0x0A	; 10
    171e:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    1722:	fe 01       	movw	r30, r28
    1724:	eb 55       	subi	r30, 0x5B	; 91
    1726:	ff 4f       	sbci	r31, 0xFF	; 255
    1728:	80 e0       	ldi	r24, 0x00	; 0
    172a:	90 e0       	ldi	r25, 0x00	; 0
    172c:	a8 ec       	ldi	r26, 0xC8	; 200
    172e:	b2 e4       	ldi	r27, 0x42	; 66
    1730:	80 83       	st	Z, r24
    1732:	91 83       	std	Z+1, r25	; 0x01
    1734:	a2 83       	std	Z+2, r26	; 0x02
    1736:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1738:	8e 01       	movw	r16, r28
    173a:	0f 55       	subi	r16, 0x5F	; 95
    173c:	1f 4f       	sbci	r17, 0xFF	; 255
    173e:	fe 01       	movw	r30, r28
    1740:	eb 55       	subi	r30, 0x5B	; 91
    1742:	ff 4f       	sbci	r31, 0xFF	; 255
    1744:	60 81       	ld	r22, Z
    1746:	71 81       	ldd	r23, Z+1	; 0x01
    1748:	82 81       	ldd	r24, Z+2	; 0x02
    174a:	93 81       	ldd	r25, Z+3	; 0x03
    174c:	20 e0       	ldi	r18, 0x00	; 0
    174e:	30 e0       	ldi	r19, 0x00	; 0
    1750:	4a ef       	ldi	r20, 0xFA	; 250
    1752:	54 e4       	ldi	r21, 0x44	; 68
    1754:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1758:	dc 01       	movw	r26, r24
    175a:	cb 01       	movw	r24, r22
    175c:	f8 01       	movw	r30, r16
    175e:	80 83       	st	Z, r24
    1760:	91 83       	std	Z+1, r25	; 0x01
    1762:	a2 83       	std	Z+2, r26	; 0x02
    1764:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1766:	fe 01       	movw	r30, r28
    1768:	ef 55       	subi	r30, 0x5F	; 95
    176a:	ff 4f       	sbci	r31, 0xFF	; 255
    176c:	60 81       	ld	r22, Z
    176e:	71 81       	ldd	r23, Z+1	; 0x01
    1770:	82 81       	ldd	r24, Z+2	; 0x02
    1772:	93 81       	ldd	r25, Z+3	; 0x03
    1774:	20 e0       	ldi	r18, 0x00	; 0
    1776:	30 e0       	ldi	r19, 0x00	; 0
    1778:	40 e8       	ldi	r20, 0x80	; 128
    177a:	5f e3       	ldi	r21, 0x3F	; 63
    177c:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1780:	88 23       	and	r24, r24
    1782:	44 f4       	brge	.+16     	; 0x1794 <main+0xb6>
		__ticks = 1;
    1784:	fe 01       	movw	r30, r28
    1786:	e1 56       	subi	r30, 0x61	; 97
    1788:	ff 4f       	sbci	r31, 0xFF	; 255
    178a:	81 e0       	ldi	r24, 0x01	; 1
    178c:	90 e0       	ldi	r25, 0x00	; 0
    178e:	91 83       	std	Z+1, r25	; 0x01
    1790:	80 83       	st	Z, r24
    1792:	64 c0       	rjmp	.+200    	; 0x185c <main+0x17e>
	else if (__tmp > 65535)
    1794:	fe 01       	movw	r30, r28
    1796:	ef 55       	subi	r30, 0x5F	; 95
    1798:	ff 4f       	sbci	r31, 0xFF	; 255
    179a:	60 81       	ld	r22, Z
    179c:	71 81       	ldd	r23, Z+1	; 0x01
    179e:	82 81       	ldd	r24, Z+2	; 0x02
    17a0:	93 81       	ldd	r25, Z+3	; 0x03
    17a2:	20 e0       	ldi	r18, 0x00	; 0
    17a4:	3f ef       	ldi	r19, 0xFF	; 255
    17a6:	4f e7       	ldi	r20, 0x7F	; 127
    17a8:	57 e4       	ldi	r21, 0x47	; 71
    17aa:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    17ae:	18 16       	cp	r1, r24
    17b0:	0c f0       	brlt	.+2      	; 0x17b4 <main+0xd6>
    17b2:	43 c0       	rjmp	.+134    	; 0x183a <main+0x15c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    17b4:	fe 01       	movw	r30, r28
    17b6:	eb 55       	subi	r30, 0x5B	; 91
    17b8:	ff 4f       	sbci	r31, 0xFF	; 255
    17ba:	60 81       	ld	r22, Z
    17bc:	71 81       	ldd	r23, Z+1	; 0x01
    17be:	82 81       	ldd	r24, Z+2	; 0x02
    17c0:	93 81       	ldd	r25, Z+3	; 0x03
    17c2:	20 e0       	ldi	r18, 0x00	; 0
    17c4:	30 e0       	ldi	r19, 0x00	; 0
    17c6:	40 e2       	ldi	r20, 0x20	; 32
    17c8:	51 e4       	ldi	r21, 0x41	; 65
    17ca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    17ce:	dc 01       	movw	r26, r24
    17d0:	cb 01       	movw	r24, r22
    17d2:	8e 01       	movw	r16, r28
    17d4:	01 56       	subi	r16, 0x61	; 97
    17d6:	1f 4f       	sbci	r17, 0xFF	; 255
    17d8:	bc 01       	movw	r22, r24
    17da:	cd 01       	movw	r24, r26
    17dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17e0:	dc 01       	movw	r26, r24
    17e2:	cb 01       	movw	r24, r22
    17e4:	f8 01       	movw	r30, r16
    17e6:	91 83       	std	Z+1, r25	; 0x01
    17e8:	80 83       	st	Z, r24
    17ea:	1f c0       	rjmp	.+62     	; 0x182a <main+0x14c>
    17ec:	fe 01       	movw	r30, r28
    17ee:	e3 56       	subi	r30, 0x63	; 99
    17f0:	ff 4f       	sbci	r31, 0xFF	; 255
    17f2:	88 ec       	ldi	r24, 0xC8	; 200
    17f4:	90 e0       	ldi	r25, 0x00	; 0
    17f6:	91 83       	std	Z+1, r25	; 0x01
    17f8:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    17fa:	fe 01       	movw	r30, r28
    17fc:	e3 56       	subi	r30, 0x63	; 99
    17fe:	ff 4f       	sbci	r31, 0xFF	; 255
    1800:	80 81       	ld	r24, Z
    1802:	91 81       	ldd	r25, Z+1	; 0x01
    1804:	01 97       	sbiw	r24, 0x01	; 1
    1806:	f1 f7       	brne	.-4      	; 0x1804 <main+0x126>
    1808:	fe 01       	movw	r30, r28
    180a:	e3 56       	subi	r30, 0x63	; 99
    180c:	ff 4f       	sbci	r31, 0xFF	; 255
    180e:	91 83       	std	Z+1, r25	; 0x01
    1810:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1812:	de 01       	movw	r26, r28
    1814:	a1 56       	subi	r26, 0x61	; 97
    1816:	bf 4f       	sbci	r27, 0xFF	; 255
    1818:	fe 01       	movw	r30, r28
    181a:	e1 56       	subi	r30, 0x61	; 97
    181c:	ff 4f       	sbci	r31, 0xFF	; 255
    181e:	80 81       	ld	r24, Z
    1820:	91 81       	ldd	r25, Z+1	; 0x01
    1822:	01 97       	sbiw	r24, 0x01	; 1
    1824:	11 96       	adiw	r26, 0x01	; 1
    1826:	9c 93       	st	X, r25
    1828:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    182a:	fe 01       	movw	r30, r28
    182c:	e1 56       	subi	r30, 0x61	; 97
    182e:	ff 4f       	sbci	r31, 0xFF	; 255
    1830:	80 81       	ld	r24, Z
    1832:	91 81       	ldd	r25, Z+1	; 0x01
    1834:	00 97       	sbiw	r24, 0x00	; 0
    1836:	d1 f6       	brne	.-76     	; 0x17ec <main+0x10e>
    1838:	27 c0       	rjmp	.+78     	; 0x1888 <main+0x1aa>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    183a:	8e 01       	movw	r16, r28
    183c:	01 56       	subi	r16, 0x61	; 97
    183e:	1f 4f       	sbci	r17, 0xFF	; 255
    1840:	fe 01       	movw	r30, r28
    1842:	ef 55       	subi	r30, 0x5F	; 95
    1844:	ff 4f       	sbci	r31, 0xFF	; 255
    1846:	60 81       	ld	r22, Z
    1848:	71 81       	ldd	r23, Z+1	; 0x01
    184a:	82 81       	ldd	r24, Z+2	; 0x02
    184c:	93 81       	ldd	r25, Z+3	; 0x03
    184e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1852:	dc 01       	movw	r26, r24
    1854:	cb 01       	movw	r24, r22
    1856:	f8 01       	movw	r30, r16
    1858:	91 83       	std	Z+1, r25	; 0x01
    185a:	80 83       	st	Z, r24
    185c:	de 01       	movw	r26, r28
    185e:	a5 56       	subi	r26, 0x65	; 101
    1860:	bf 4f       	sbci	r27, 0xFF	; 255
    1862:	fe 01       	movw	r30, r28
    1864:	e1 56       	subi	r30, 0x61	; 97
    1866:	ff 4f       	sbci	r31, 0xFF	; 255
    1868:	80 81       	ld	r24, Z
    186a:	91 81       	ldd	r25, Z+1	; 0x01
    186c:	8d 93       	st	X+, r24
    186e:	9c 93       	st	X, r25
    1870:	fe 01       	movw	r30, r28
    1872:	e5 56       	subi	r30, 0x65	; 101
    1874:	ff 4f       	sbci	r31, 0xFF	; 255
    1876:	80 81       	ld	r24, Z
    1878:	91 81       	ldd	r25, Z+1	; 0x01
    187a:	01 97       	sbiw	r24, 0x01	; 1
    187c:	f1 f7       	brne	.-4      	; 0x187a <main+0x19c>
    187e:	fe 01       	movw	r30, r28
    1880:	e5 56       	subi	r30, 0x65	; 101
    1882:	ff 4f       	sbci	r31, 0xFF	; 255
    1884:	91 83       	std	Z+1, r25	; 0x01
    1886:	80 83       	st	Z, r24
		_delay_ms(100);
		SSD_u8SetOff(1);
    1888:	81 e0       	ldi	r24, 0x01	; 1
    188a:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
		/******************************/
		SSD_u8SetOn(2);
    188e:	82 e0       	ldi	r24, 0x02	; 2
    1890:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(2,10);
    1894:	82 e0       	ldi	r24, 0x02	; 2
    1896:	6a e0       	ldi	r22, 0x0A	; 10
    1898:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    189c:	fe 01       	movw	r30, r28
    189e:	e9 56       	subi	r30, 0x69	; 105
    18a0:	ff 4f       	sbci	r31, 0xFF	; 255
    18a2:	80 e0       	ldi	r24, 0x00	; 0
    18a4:	90 e0       	ldi	r25, 0x00	; 0
    18a6:	a8 ec       	ldi	r26, 0xC8	; 200
    18a8:	b2 e4       	ldi	r27, 0x42	; 66
    18aa:	80 83       	st	Z, r24
    18ac:	91 83       	std	Z+1, r25	; 0x01
    18ae:	a2 83       	std	Z+2, r26	; 0x02
    18b0:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18b2:	8e 01       	movw	r16, r28
    18b4:	0d 56       	subi	r16, 0x6D	; 109
    18b6:	1f 4f       	sbci	r17, 0xFF	; 255
    18b8:	fe 01       	movw	r30, r28
    18ba:	e9 56       	subi	r30, 0x69	; 105
    18bc:	ff 4f       	sbci	r31, 0xFF	; 255
    18be:	60 81       	ld	r22, Z
    18c0:	71 81       	ldd	r23, Z+1	; 0x01
    18c2:	82 81       	ldd	r24, Z+2	; 0x02
    18c4:	93 81       	ldd	r25, Z+3	; 0x03
    18c6:	20 e0       	ldi	r18, 0x00	; 0
    18c8:	30 e0       	ldi	r19, 0x00	; 0
    18ca:	4a ef       	ldi	r20, 0xFA	; 250
    18cc:	54 e4       	ldi	r21, 0x44	; 68
    18ce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18d2:	dc 01       	movw	r26, r24
    18d4:	cb 01       	movw	r24, r22
    18d6:	f8 01       	movw	r30, r16
    18d8:	80 83       	st	Z, r24
    18da:	91 83       	std	Z+1, r25	; 0x01
    18dc:	a2 83       	std	Z+2, r26	; 0x02
    18de:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    18e0:	fe 01       	movw	r30, r28
    18e2:	ed 56       	subi	r30, 0x6D	; 109
    18e4:	ff 4f       	sbci	r31, 0xFF	; 255
    18e6:	60 81       	ld	r22, Z
    18e8:	71 81       	ldd	r23, Z+1	; 0x01
    18ea:	82 81       	ldd	r24, Z+2	; 0x02
    18ec:	93 81       	ldd	r25, Z+3	; 0x03
    18ee:	20 e0       	ldi	r18, 0x00	; 0
    18f0:	30 e0       	ldi	r19, 0x00	; 0
    18f2:	40 e8       	ldi	r20, 0x80	; 128
    18f4:	5f e3       	ldi	r21, 0x3F	; 63
    18f6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    18fa:	88 23       	and	r24, r24
    18fc:	44 f4       	brge	.+16     	; 0x190e <main+0x230>
		__ticks = 1;
    18fe:	fe 01       	movw	r30, r28
    1900:	ef 56       	subi	r30, 0x6F	; 111
    1902:	ff 4f       	sbci	r31, 0xFF	; 255
    1904:	81 e0       	ldi	r24, 0x01	; 1
    1906:	90 e0       	ldi	r25, 0x00	; 0
    1908:	91 83       	std	Z+1, r25	; 0x01
    190a:	80 83       	st	Z, r24
    190c:	64 c0       	rjmp	.+200    	; 0x19d6 <main+0x2f8>
	else if (__tmp > 65535)
    190e:	fe 01       	movw	r30, r28
    1910:	ed 56       	subi	r30, 0x6D	; 109
    1912:	ff 4f       	sbci	r31, 0xFF	; 255
    1914:	60 81       	ld	r22, Z
    1916:	71 81       	ldd	r23, Z+1	; 0x01
    1918:	82 81       	ldd	r24, Z+2	; 0x02
    191a:	93 81       	ldd	r25, Z+3	; 0x03
    191c:	20 e0       	ldi	r18, 0x00	; 0
    191e:	3f ef       	ldi	r19, 0xFF	; 255
    1920:	4f e7       	ldi	r20, 0x7F	; 127
    1922:	57 e4       	ldi	r21, 0x47	; 71
    1924:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1928:	18 16       	cp	r1, r24
    192a:	0c f0       	brlt	.+2      	; 0x192e <main+0x250>
    192c:	43 c0       	rjmp	.+134    	; 0x19b4 <main+0x2d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    192e:	fe 01       	movw	r30, r28
    1930:	e9 56       	subi	r30, 0x69	; 105
    1932:	ff 4f       	sbci	r31, 0xFF	; 255
    1934:	60 81       	ld	r22, Z
    1936:	71 81       	ldd	r23, Z+1	; 0x01
    1938:	82 81       	ldd	r24, Z+2	; 0x02
    193a:	93 81       	ldd	r25, Z+3	; 0x03
    193c:	20 e0       	ldi	r18, 0x00	; 0
    193e:	30 e0       	ldi	r19, 0x00	; 0
    1940:	40 e2       	ldi	r20, 0x20	; 32
    1942:	51 e4       	ldi	r21, 0x41	; 65
    1944:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1948:	dc 01       	movw	r26, r24
    194a:	cb 01       	movw	r24, r22
    194c:	8e 01       	movw	r16, r28
    194e:	0f 56       	subi	r16, 0x6F	; 111
    1950:	1f 4f       	sbci	r17, 0xFF	; 255
    1952:	bc 01       	movw	r22, r24
    1954:	cd 01       	movw	r24, r26
    1956:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    195a:	dc 01       	movw	r26, r24
    195c:	cb 01       	movw	r24, r22
    195e:	f8 01       	movw	r30, r16
    1960:	91 83       	std	Z+1, r25	; 0x01
    1962:	80 83       	st	Z, r24
    1964:	1f c0       	rjmp	.+62     	; 0x19a4 <main+0x2c6>
    1966:	fe 01       	movw	r30, r28
    1968:	e1 57       	subi	r30, 0x71	; 113
    196a:	ff 4f       	sbci	r31, 0xFF	; 255
    196c:	88 ec       	ldi	r24, 0xC8	; 200
    196e:	90 e0       	ldi	r25, 0x00	; 0
    1970:	91 83       	std	Z+1, r25	; 0x01
    1972:	80 83       	st	Z, r24
    1974:	fe 01       	movw	r30, r28
    1976:	e1 57       	subi	r30, 0x71	; 113
    1978:	ff 4f       	sbci	r31, 0xFF	; 255
    197a:	80 81       	ld	r24, Z
    197c:	91 81       	ldd	r25, Z+1	; 0x01
    197e:	01 97       	sbiw	r24, 0x01	; 1
    1980:	f1 f7       	brne	.-4      	; 0x197e <main+0x2a0>
    1982:	fe 01       	movw	r30, r28
    1984:	e1 57       	subi	r30, 0x71	; 113
    1986:	ff 4f       	sbci	r31, 0xFF	; 255
    1988:	91 83       	std	Z+1, r25	; 0x01
    198a:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    198c:	de 01       	movw	r26, r28
    198e:	af 56       	subi	r26, 0x6F	; 111
    1990:	bf 4f       	sbci	r27, 0xFF	; 255
    1992:	fe 01       	movw	r30, r28
    1994:	ef 56       	subi	r30, 0x6F	; 111
    1996:	ff 4f       	sbci	r31, 0xFF	; 255
    1998:	80 81       	ld	r24, Z
    199a:	91 81       	ldd	r25, Z+1	; 0x01
    199c:	01 97       	sbiw	r24, 0x01	; 1
    199e:	11 96       	adiw	r26, 0x01	; 1
    19a0:	9c 93       	st	X, r25
    19a2:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    19a4:	fe 01       	movw	r30, r28
    19a6:	ef 56       	subi	r30, 0x6F	; 111
    19a8:	ff 4f       	sbci	r31, 0xFF	; 255
    19aa:	80 81       	ld	r24, Z
    19ac:	91 81       	ldd	r25, Z+1	; 0x01
    19ae:	00 97       	sbiw	r24, 0x00	; 0
    19b0:	d1 f6       	brne	.-76     	; 0x1966 <main+0x288>
    19b2:	27 c0       	rjmp	.+78     	; 0x1a02 <main+0x324>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    19b4:	8e 01       	movw	r16, r28
    19b6:	0f 56       	subi	r16, 0x6F	; 111
    19b8:	1f 4f       	sbci	r17, 0xFF	; 255
    19ba:	fe 01       	movw	r30, r28
    19bc:	ed 56       	subi	r30, 0x6D	; 109
    19be:	ff 4f       	sbci	r31, 0xFF	; 255
    19c0:	60 81       	ld	r22, Z
    19c2:	71 81       	ldd	r23, Z+1	; 0x01
    19c4:	82 81       	ldd	r24, Z+2	; 0x02
    19c6:	93 81       	ldd	r25, Z+3	; 0x03
    19c8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19cc:	dc 01       	movw	r26, r24
    19ce:	cb 01       	movw	r24, r22
    19d0:	f8 01       	movw	r30, r16
    19d2:	91 83       	std	Z+1, r25	; 0x01
    19d4:	80 83       	st	Z, r24
    19d6:	de 01       	movw	r26, r28
    19d8:	a3 57       	subi	r26, 0x73	; 115
    19da:	bf 4f       	sbci	r27, 0xFF	; 255
    19dc:	fe 01       	movw	r30, r28
    19de:	ef 56       	subi	r30, 0x6F	; 111
    19e0:	ff 4f       	sbci	r31, 0xFF	; 255
    19e2:	80 81       	ld	r24, Z
    19e4:	91 81       	ldd	r25, Z+1	; 0x01
    19e6:	8d 93       	st	X+, r24
    19e8:	9c 93       	st	X, r25
    19ea:	fe 01       	movw	r30, r28
    19ec:	e3 57       	subi	r30, 0x73	; 115
    19ee:	ff 4f       	sbci	r31, 0xFF	; 255
    19f0:	80 81       	ld	r24, Z
    19f2:	91 81       	ldd	r25, Z+1	; 0x01
    19f4:	01 97       	sbiw	r24, 0x01	; 1
    19f6:	f1 f7       	brne	.-4      	; 0x19f4 <main+0x316>
    19f8:	fe 01       	movw	r30, r28
    19fa:	e3 57       	subi	r30, 0x73	; 115
    19fc:	ff 4f       	sbci	r31, 0xFF	; 255
    19fe:	91 83       	std	Z+1, r25	; 0x01
    1a00:	80 83       	st	Z, r24
		_delay_ms(100);
		SSD_u8SetOff(2);
    1a02:	82 e0       	ldi	r24, 0x02	; 2
    1a04:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
		/******************************/
		SSD_u8SetOn(3);
    1a08:	83 e0       	ldi	r24, 0x03	; 3
    1a0a:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(3,10);
    1a0e:	83 e0       	ldi	r24, 0x03	; 3
    1a10:	6a e0       	ldi	r22, 0x0A	; 10
    1a12:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    1a16:	fe 01       	movw	r30, r28
    1a18:	e7 57       	subi	r30, 0x77	; 119
    1a1a:	ff 4f       	sbci	r31, 0xFF	; 255
    1a1c:	80 e0       	ldi	r24, 0x00	; 0
    1a1e:	90 e0       	ldi	r25, 0x00	; 0
    1a20:	a8 ec       	ldi	r26, 0xC8	; 200
    1a22:	b2 e4       	ldi	r27, 0x42	; 66
    1a24:	80 83       	st	Z, r24
    1a26:	91 83       	std	Z+1, r25	; 0x01
    1a28:	a2 83       	std	Z+2, r26	; 0x02
    1a2a:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a2c:	8e 01       	movw	r16, r28
    1a2e:	0b 57       	subi	r16, 0x7B	; 123
    1a30:	1f 4f       	sbci	r17, 0xFF	; 255
    1a32:	fe 01       	movw	r30, r28
    1a34:	e7 57       	subi	r30, 0x77	; 119
    1a36:	ff 4f       	sbci	r31, 0xFF	; 255
    1a38:	60 81       	ld	r22, Z
    1a3a:	71 81       	ldd	r23, Z+1	; 0x01
    1a3c:	82 81       	ldd	r24, Z+2	; 0x02
    1a3e:	93 81       	ldd	r25, Z+3	; 0x03
    1a40:	20 e0       	ldi	r18, 0x00	; 0
    1a42:	30 e0       	ldi	r19, 0x00	; 0
    1a44:	4a ef       	ldi	r20, 0xFA	; 250
    1a46:	54 e4       	ldi	r21, 0x44	; 68
    1a48:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a4c:	dc 01       	movw	r26, r24
    1a4e:	cb 01       	movw	r24, r22
    1a50:	f8 01       	movw	r30, r16
    1a52:	80 83       	st	Z, r24
    1a54:	91 83       	std	Z+1, r25	; 0x01
    1a56:	a2 83       	std	Z+2, r26	; 0x02
    1a58:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1a5a:	fe 01       	movw	r30, r28
    1a5c:	eb 57       	subi	r30, 0x7B	; 123
    1a5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1a60:	60 81       	ld	r22, Z
    1a62:	71 81       	ldd	r23, Z+1	; 0x01
    1a64:	82 81       	ldd	r24, Z+2	; 0x02
    1a66:	93 81       	ldd	r25, Z+3	; 0x03
    1a68:	20 e0       	ldi	r18, 0x00	; 0
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	40 e8       	ldi	r20, 0x80	; 128
    1a6e:	5f e3       	ldi	r21, 0x3F	; 63
    1a70:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1a74:	88 23       	and	r24, r24
    1a76:	44 f4       	brge	.+16     	; 0x1a88 <main+0x3aa>
		__ticks = 1;
    1a78:	fe 01       	movw	r30, r28
    1a7a:	ed 57       	subi	r30, 0x7D	; 125
    1a7c:	ff 4f       	sbci	r31, 0xFF	; 255
    1a7e:	81 e0       	ldi	r24, 0x01	; 1
    1a80:	90 e0       	ldi	r25, 0x00	; 0
    1a82:	91 83       	std	Z+1, r25	; 0x01
    1a84:	80 83       	st	Z, r24
    1a86:	64 c0       	rjmp	.+200    	; 0x1b50 <main+0x472>
	else if (__tmp > 65535)
    1a88:	fe 01       	movw	r30, r28
    1a8a:	eb 57       	subi	r30, 0x7B	; 123
    1a8c:	ff 4f       	sbci	r31, 0xFF	; 255
    1a8e:	60 81       	ld	r22, Z
    1a90:	71 81       	ldd	r23, Z+1	; 0x01
    1a92:	82 81       	ldd	r24, Z+2	; 0x02
    1a94:	93 81       	ldd	r25, Z+3	; 0x03
    1a96:	20 e0       	ldi	r18, 0x00	; 0
    1a98:	3f ef       	ldi	r19, 0xFF	; 255
    1a9a:	4f e7       	ldi	r20, 0x7F	; 127
    1a9c:	57 e4       	ldi	r21, 0x47	; 71
    1a9e:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1aa2:	18 16       	cp	r1, r24
    1aa4:	0c f0       	brlt	.+2      	; 0x1aa8 <main+0x3ca>
    1aa6:	43 c0       	rjmp	.+134    	; 0x1b2e <main+0x450>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1aa8:	fe 01       	movw	r30, r28
    1aaa:	e7 57       	subi	r30, 0x77	; 119
    1aac:	ff 4f       	sbci	r31, 0xFF	; 255
    1aae:	60 81       	ld	r22, Z
    1ab0:	71 81       	ldd	r23, Z+1	; 0x01
    1ab2:	82 81       	ldd	r24, Z+2	; 0x02
    1ab4:	93 81       	ldd	r25, Z+3	; 0x03
    1ab6:	20 e0       	ldi	r18, 0x00	; 0
    1ab8:	30 e0       	ldi	r19, 0x00	; 0
    1aba:	40 e2       	ldi	r20, 0x20	; 32
    1abc:	51 e4       	ldi	r21, 0x41	; 65
    1abe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ac2:	dc 01       	movw	r26, r24
    1ac4:	cb 01       	movw	r24, r22
    1ac6:	8e 01       	movw	r16, r28
    1ac8:	0d 57       	subi	r16, 0x7D	; 125
    1aca:	1f 4f       	sbci	r17, 0xFF	; 255
    1acc:	bc 01       	movw	r22, r24
    1ace:	cd 01       	movw	r24, r26
    1ad0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ad4:	dc 01       	movw	r26, r24
    1ad6:	cb 01       	movw	r24, r22
    1ad8:	f8 01       	movw	r30, r16
    1ada:	91 83       	std	Z+1, r25	; 0x01
    1adc:	80 83       	st	Z, r24
    1ade:	1f c0       	rjmp	.+62     	; 0x1b1e <main+0x440>
    1ae0:	fe 01       	movw	r30, r28
    1ae2:	ef 57       	subi	r30, 0x7F	; 127
    1ae4:	ff 4f       	sbci	r31, 0xFF	; 255
    1ae6:	88 ec       	ldi	r24, 0xC8	; 200
    1ae8:	90 e0       	ldi	r25, 0x00	; 0
    1aea:	91 83       	std	Z+1, r25	; 0x01
    1aec:	80 83       	st	Z, r24
    1aee:	fe 01       	movw	r30, r28
    1af0:	ef 57       	subi	r30, 0x7F	; 127
    1af2:	ff 4f       	sbci	r31, 0xFF	; 255
    1af4:	80 81       	ld	r24, Z
    1af6:	91 81       	ldd	r25, Z+1	; 0x01
    1af8:	01 97       	sbiw	r24, 0x01	; 1
    1afa:	f1 f7       	brne	.-4      	; 0x1af8 <main+0x41a>
    1afc:	fe 01       	movw	r30, r28
    1afe:	ef 57       	subi	r30, 0x7F	; 127
    1b00:	ff 4f       	sbci	r31, 0xFF	; 255
    1b02:	91 83       	std	Z+1, r25	; 0x01
    1b04:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b06:	de 01       	movw	r26, r28
    1b08:	ad 57       	subi	r26, 0x7D	; 125
    1b0a:	bf 4f       	sbci	r27, 0xFF	; 255
    1b0c:	fe 01       	movw	r30, r28
    1b0e:	ed 57       	subi	r30, 0x7D	; 125
    1b10:	ff 4f       	sbci	r31, 0xFF	; 255
    1b12:	80 81       	ld	r24, Z
    1b14:	91 81       	ldd	r25, Z+1	; 0x01
    1b16:	01 97       	sbiw	r24, 0x01	; 1
    1b18:	11 96       	adiw	r26, 0x01	; 1
    1b1a:	9c 93       	st	X, r25
    1b1c:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b1e:	fe 01       	movw	r30, r28
    1b20:	ed 57       	subi	r30, 0x7D	; 125
    1b22:	ff 4f       	sbci	r31, 0xFF	; 255
    1b24:	80 81       	ld	r24, Z
    1b26:	91 81       	ldd	r25, Z+1	; 0x01
    1b28:	00 97       	sbiw	r24, 0x00	; 0
    1b2a:	d1 f6       	brne	.-76     	; 0x1ae0 <main+0x402>
    1b2c:	27 c0       	rjmp	.+78     	; 0x1b7c <main+0x49e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b2e:	8e 01       	movw	r16, r28
    1b30:	0d 57       	subi	r16, 0x7D	; 125
    1b32:	1f 4f       	sbci	r17, 0xFF	; 255
    1b34:	fe 01       	movw	r30, r28
    1b36:	eb 57       	subi	r30, 0x7B	; 123
    1b38:	ff 4f       	sbci	r31, 0xFF	; 255
    1b3a:	60 81       	ld	r22, Z
    1b3c:	71 81       	ldd	r23, Z+1	; 0x01
    1b3e:	82 81       	ldd	r24, Z+2	; 0x02
    1b40:	93 81       	ldd	r25, Z+3	; 0x03
    1b42:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b46:	dc 01       	movw	r26, r24
    1b48:	cb 01       	movw	r24, r22
    1b4a:	f8 01       	movw	r30, r16
    1b4c:	91 83       	std	Z+1, r25	; 0x01
    1b4e:	80 83       	st	Z, r24
    1b50:	de 01       	movw	r26, r28
    1b52:	a1 58       	subi	r26, 0x81	; 129
    1b54:	bf 4f       	sbci	r27, 0xFF	; 255
    1b56:	fe 01       	movw	r30, r28
    1b58:	ed 57       	subi	r30, 0x7D	; 125
    1b5a:	ff 4f       	sbci	r31, 0xFF	; 255
    1b5c:	80 81       	ld	r24, Z
    1b5e:	91 81       	ldd	r25, Z+1	; 0x01
    1b60:	8d 93       	st	X+, r24
    1b62:	9c 93       	st	X, r25
    1b64:	fe 01       	movw	r30, r28
    1b66:	e1 58       	subi	r30, 0x81	; 129
    1b68:	ff 4f       	sbci	r31, 0xFF	; 255
    1b6a:	80 81       	ld	r24, Z
    1b6c:	91 81       	ldd	r25, Z+1	; 0x01
    1b6e:	01 97       	sbiw	r24, 0x01	; 1
    1b70:	f1 f7       	brne	.-4      	; 0x1b6e <main+0x490>
    1b72:	fe 01       	movw	r30, r28
    1b74:	e1 58       	subi	r30, 0x81	; 129
    1b76:	ff 4f       	sbci	r31, 0xFF	; 255
    1b78:	91 83       	std	Z+1, r25	; 0x01
    1b7a:	80 83       	st	Z, r24
		_delay_ms(100);
		SSD_u8SetOff(3);
    1b7c:	83 e0       	ldi	r24, 0x03	; 3
    1b7e:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
		/******************************/
		SSD_u8SetOn(4);
    1b82:	84 e0       	ldi	r24, 0x04	; 4
    1b84:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(4,10);
    1b88:	84 e0       	ldi	r24, 0x04	; 4
    1b8a:	6a e0       	ldi	r22, 0x0A	; 10
    1b8c:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    1b90:	fe 01       	movw	r30, r28
    1b92:	e5 58       	subi	r30, 0x85	; 133
    1b94:	ff 4f       	sbci	r31, 0xFF	; 255
    1b96:	80 e0       	ldi	r24, 0x00	; 0
    1b98:	90 e0       	ldi	r25, 0x00	; 0
    1b9a:	a8 ec       	ldi	r26, 0xC8	; 200
    1b9c:	b2 e4       	ldi	r27, 0x42	; 66
    1b9e:	80 83       	st	Z, r24
    1ba0:	91 83       	std	Z+1, r25	; 0x01
    1ba2:	a2 83       	std	Z+2, r26	; 0x02
    1ba4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ba6:	8e 01       	movw	r16, r28
    1ba8:	09 58       	subi	r16, 0x89	; 137
    1baa:	1f 4f       	sbci	r17, 0xFF	; 255
    1bac:	fe 01       	movw	r30, r28
    1bae:	e5 58       	subi	r30, 0x85	; 133
    1bb0:	ff 4f       	sbci	r31, 0xFF	; 255
    1bb2:	60 81       	ld	r22, Z
    1bb4:	71 81       	ldd	r23, Z+1	; 0x01
    1bb6:	82 81       	ldd	r24, Z+2	; 0x02
    1bb8:	93 81       	ldd	r25, Z+3	; 0x03
    1bba:	20 e0       	ldi	r18, 0x00	; 0
    1bbc:	30 e0       	ldi	r19, 0x00	; 0
    1bbe:	4a ef       	ldi	r20, 0xFA	; 250
    1bc0:	54 e4       	ldi	r21, 0x44	; 68
    1bc2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bc6:	dc 01       	movw	r26, r24
    1bc8:	cb 01       	movw	r24, r22
    1bca:	f8 01       	movw	r30, r16
    1bcc:	80 83       	st	Z, r24
    1bce:	91 83       	std	Z+1, r25	; 0x01
    1bd0:	a2 83       	std	Z+2, r26	; 0x02
    1bd2:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1bd4:	fe 01       	movw	r30, r28
    1bd6:	e9 58       	subi	r30, 0x89	; 137
    1bd8:	ff 4f       	sbci	r31, 0xFF	; 255
    1bda:	60 81       	ld	r22, Z
    1bdc:	71 81       	ldd	r23, Z+1	; 0x01
    1bde:	82 81       	ldd	r24, Z+2	; 0x02
    1be0:	93 81       	ldd	r25, Z+3	; 0x03
    1be2:	20 e0       	ldi	r18, 0x00	; 0
    1be4:	30 e0       	ldi	r19, 0x00	; 0
    1be6:	40 e8       	ldi	r20, 0x80	; 128
    1be8:	5f e3       	ldi	r21, 0x3F	; 63
    1bea:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1bee:	88 23       	and	r24, r24
    1bf0:	44 f4       	brge	.+16     	; 0x1c02 <main+0x524>
		__ticks = 1;
    1bf2:	fe 01       	movw	r30, r28
    1bf4:	eb 58       	subi	r30, 0x8B	; 139
    1bf6:	ff 4f       	sbci	r31, 0xFF	; 255
    1bf8:	81 e0       	ldi	r24, 0x01	; 1
    1bfa:	90 e0       	ldi	r25, 0x00	; 0
    1bfc:	91 83       	std	Z+1, r25	; 0x01
    1bfe:	80 83       	st	Z, r24
    1c00:	64 c0       	rjmp	.+200    	; 0x1cca <main+0x5ec>
	else if (__tmp > 65535)
    1c02:	fe 01       	movw	r30, r28
    1c04:	e9 58       	subi	r30, 0x89	; 137
    1c06:	ff 4f       	sbci	r31, 0xFF	; 255
    1c08:	60 81       	ld	r22, Z
    1c0a:	71 81       	ldd	r23, Z+1	; 0x01
    1c0c:	82 81       	ldd	r24, Z+2	; 0x02
    1c0e:	93 81       	ldd	r25, Z+3	; 0x03
    1c10:	20 e0       	ldi	r18, 0x00	; 0
    1c12:	3f ef       	ldi	r19, 0xFF	; 255
    1c14:	4f e7       	ldi	r20, 0x7F	; 127
    1c16:	57 e4       	ldi	r21, 0x47	; 71
    1c18:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1c1c:	18 16       	cp	r1, r24
    1c1e:	0c f0       	brlt	.+2      	; 0x1c22 <main+0x544>
    1c20:	43 c0       	rjmp	.+134    	; 0x1ca8 <main+0x5ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c22:	fe 01       	movw	r30, r28
    1c24:	e5 58       	subi	r30, 0x85	; 133
    1c26:	ff 4f       	sbci	r31, 0xFF	; 255
    1c28:	60 81       	ld	r22, Z
    1c2a:	71 81       	ldd	r23, Z+1	; 0x01
    1c2c:	82 81       	ldd	r24, Z+2	; 0x02
    1c2e:	93 81       	ldd	r25, Z+3	; 0x03
    1c30:	20 e0       	ldi	r18, 0x00	; 0
    1c32:	30 e0       	ldi	r19, 0x00	; 0
    1c34:	40 e2       	ldi	r20, 0x20	; 32
    1c36:	51 e4       	ldi	r21, 0x41	; 65
    1c38:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c3c:	dc 01       	movw	r26, r24
    1c3e:	cb 01       	movw	r24, r22
    1c40:	8e 01       	movw	r16, r28
    1c42:	0b 58       	subi	r16, 0x8B	; 139
    1c44:	1f 4f       	sbci	r17, 0xFF	; 255
    1c46:	bc 01       	movw	r22, r24
    1c48:	cd 01       	movw	r24, r26
    1c4a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c4e:	dc 01       	movw	r26, r24
    1c50:	cb 01       	movw	r24, r22
    1c52:	f8 01       	movw	r30, r16
    1c54:	91 83       	std	Z+1, r25	; 0x01
    1c56:	80 83       	st	Z, r24
    1c58:	1f c0       	rjmp	.+62     	; 0x1c98 <main+0x5ba>
    1c5a:	fe 01       	movw	r30, r28
    1c5c:	ed 58       	subi	r30, 0x8D	; 141
    1c5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1c60:	88 ec       	ldi	r24, 0xC8	; 200
    1c62:	90 e0       	ldi	r25, 0x00	; 0
    1c64:	91 83       	std	Z+1, r25	; 0x01
    1c66:	80 83       	st	Z, r24
    1c68:	fe 01       	movw	r30, r28
    1c6a:	ed 58       	subi	r30, 0x8D	; 141
    1c6c:	ff 4f       	sbci	r31, 0xFF	; 255
    1c6e:	80 81       	ld	r24, Z
    1c70:	91 81       	ldd	r25, Z+1	; 0x01
    1c72:	01 97       	sbiw	r24, 0x01	; 1
    1c74:	f1 f7       	brne	.-4      	; 0x1c72 <main+0x594>
    1c76:	fe 01       	movw	r30, r28
    1c78:	ed 58       	subi	r30, 0x8D	; 141
    1c7a:	ff 4f       	sbci	r31, 0xFF	; 255
    1c7c:	91 83       	std	Z+1, r25	; 0x01
    1c7e:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c80:	de 01       	movw	r26, r28
    1c82:	ab 58       	subi	r26, 0x8B	; 139
    1c84:	bf 4f       	sbci	r27, 0xFF	; 255
    1c86:	fe 01       	movw	r30, r28
    1c88:	eb 58       	subi	r30, 0x8B	; 139
    1c8a:	ff 4f       	sbci	r31, 0xFF	; 255
    1c8c:	80 81       	ld	r24, Z
    1c8e:	91 81       	ldd	r25, Z+1	; 0x01
    1c90:	01 97       	sbiw	r24, 0x01	; 1
    1c92:	11 96       	adiw	r26, 0x01	; 1
    1c94:	9c 93       	st	X, r25
    1c96:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c98:	fe 01       	movw	r30, r28
    1c9a:	eb 58       	subi	r30, 0x8B	; 139
    1c9c:	ff 4f       	sbci	r31, 0xFF	; 255
    1c9e:	80 81       	ld	r24, Z
    1ca0:	91 81       	ldd	r25, Z+1	; 0x01
    1ca2:	00 97       	sbiw	r24, 0x00	; 0
    1ca4:	d1 f6       	brne	.-76     	; 0x1c5a <main+0x57c>
    1ca6:	27 c0       	rjmp	.+78     	; 0x1cf6 <main+0x618>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ca8:	8e 01       	movw	r16, r28
    1caa:	0b 58       	subi	r16, 0x8B	; 139
    1cac:	1f 4f       	sbci	r17, 0xFF	; 255
    1cae:	fe 01       	movw	r30, r28
    1cb0:	e9 58       	subi	r30, 0x89	; 137
    1cb2:	ff 4f       	sbci	r31, 0xFF	; 255
    1cb4:	60 81       	ld	r22, Z
    1cb6:	71 81       	ldd	r23, Z+1	; 0x01
    1cb8:	82 81       	ldd	r24, Z+2	; 0x02
    1cba:	93 81       	ldd	r25, Z+3	; 0x03
    1cbc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cc0:	dc 01       	movw	r26, r24
    1cc2:	cb 01       	movw	r24, r22
    1cc4:	f8 01       	movw	r30, r16
    1cc6:	91 83       	std	Z+1, r25	; 0x01
    1cc8:	80 83       	st	Z, r24
    1cca:	de 01       	movw	r26, r28
    1ccc:	af 58       	subi	r26, 0x8F	; 143
    1cce:	bf 4f       	sbci	r27, 0xFF	; 255
    1cd0:	fe 01       	movw	r30, r28
    1cd2:	eb 58       	subi	r30, 0x8B	; 139
    1cd4:	ff 4f       	sbci	r31, 0xFF	; 255
    1cd6:	80 81       	ld	r24, Z
    1cd8:	91 81       	ldd	r25, Z+1	; 0x01
    1cda:	8d 93       	st	X+, r24
    1cdc:	9c 93       	st	X, r25
    1cde:	fe 01       	movw	r30, r28
    1ce0:	ef 58       	subi	r30, 0x8F	; 143
    1ce2:	ff 4f       	sbci	r31, 0xFF	; 255
    1ce4:	80 81       	ld	r24, Z
    1ce6:	91 81       	ldd	r25, Z+1	; 0x01
    1ce8:	01 97       	sbiw	r24, 0x01	; 1
    1cea:	f1 f7       	brne	.-4      	; 0x1ce8 <main+0x60a>
    1cec:	fe 01       	movw	r30, r28
    1cee:	ef 58       	subi	r30, 0x8F	; 143
    1cf0:	ff 4f       	sbci	r31, 0xFF	; 255
    1cf2:	91 83       	std	Z+1, r25	; 0x01
    1cf4:	80 83       	st	Z, r24
		_delay_ms(100);
		SSD_u8SetOff(4);
    1cf6:	84 e0       	ldi	r24, 0x04	; 4
    1cf8:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
		/******************************/
		SSD_u8SetOn(4);
    1cfc:	84 e0       	ldi	r24, 0x04	; 4
    1cfe:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(4,15);
    1d02:	84 e0       	ldi	r24, 0x04	; 4
    1d04:	6f e0       	ldi	r22, 0x0F	; 15
    1d06:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    1d0a:	fe 01       	movw	r30, r28
    1d0c:	e3 59       	subi	r30, 0x93	; 147
    1d0e:	ff 4f       	sbci	r31, 0xFF	; 255
    1d10:	80 e0       	ldi	r24, 0x00	; 0
    1d12:	90 e0       	ldi	r25, 0x00	; 0
    1d14:	a8 ec       	ldi	r26, 0xC8	; 200
    1d16:	b2 e4       	ldi	r27, 0x42	; 66
    1d18:	80 83       	st	Z, r24
    1d1a:	91 83       	std	Z+1, r25	; 0x01
    1d1c:	a2 83       	std	Z+2, r26	; 0x02
    1d1e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d20:	8e 01       	movw	r16, r28
    1d22:	07 59       	subi	r16, 0x97	; 151
    1d24:	1f 4f       	sbci	r17, 0xFF	; 255
    1d26:	fe 01       	movw	r30, r28
    1d28:	e3 59       	subi	r30, 0x93	; 147
    1d2a:	ff 4f       	sbci	r31, 0xFF	; 255
    1d2c:	60 81       	ld	r22, Z
    1d2e:	71 81       	ldd	r23, Z+1	; 0x01
    1d30:	82 81       	ldd	r24, Z+2	; 0x02
    1d32:	93 81       	ldd	r25, Z+3	; 0x03
    1d34:	20 e0       	ldi	r18, 0x00	; 0
    1d36:	30 e0       	ldi	r19, 0x00	; 0
    1d38:	4a ef       	ldi	r20, 0xFA	; 250
    1d3a:	54 e4       	ldi	r21, 0x44	; 68
    1d3c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d40:	dc 01       	movw	r26, r24
    1d42:	cb 01       	movw	r24, r22
    1d44:	f8 01       	movw	r30, r16
    1d46:	80 83       	st	Z, r24
    1d48:	91 83       	std	Z+1, r25	; 0x01
    1d4a:	a2 83       	std	Z+2, r26	; 0x02
    1d4c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1d4e:	fe 01       	movw	r30, r28
    1d50:	e7 59       	subi	r30, 0x97	; 151
    1d52:	ff 4f       	sbci	r31, 0xFF	; 255
    1d54:	60 81       	ld	r22, Z
    1d56:	71 81       	ldd	r23, Z+1	; 0x01
    1d58:	82 81       	ldd	r24, Z+2	; 0x02
    1d5a:	93 81       	ldd	r25, Z+3	; 0x03
    1d5c:	20 e0       	ldi	r18, 0x00	; 0
    1d5e:	30 e0       	ldi	r19, 0x00	; 0
    1d60:	40 e8       	ldi	r20, 0x80	; 128
    1d62:	5f e3       	ldi	r21, 0x3F	; 63
    1d64:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1d68:	88 23       	and	r24, r24
    1d6a:	44 f4       	brge	.+16     	; 0x1d7c <main+0x69e>
		__ticks = 1;
    1d6c:	fe 01       	movw	r30, r28
    1d6e:	e9 59       	subi	r30, 0x99	; 153
    1d70:	ff 4f       	sbci	r31, 0xFF	; 255
    1d72:	81 e0       	ldi	r24, 0x01	; 1
    1d74:	90 e0       	ldi	r25, 0x00	; 0
    1d76:	91 83       	std	Z+1, r25	; 0x01
    1d78:	80 83       	st	Z, r24
    1d7a:	64 c0       	rjmp	.+200    	; 0x1e44 <main+0x766>
	else if (__tmp > 65535)
    1d7c:	fe 01       	movw	r30, r28
    1d7e:	e7 59       	subi	r30, 0x97	; 151
    1d80:	ff 4f       	sbci	r31, 0xFF	; 255
    1d82:	60 81       	ld	r22, Z
    1d84:	71 81       	ldd	r23, Z+1	; 0x01
    1d86:	82 81       	ldd	r24, Z+2	; 0x02
    1d88:	93 81       	ldd	r25, Z+3	; 0x03
    1d8a:	20 e0       	ldi	r18, 0x00	; 0
    1d8c:	3f ef       	ldi	r19, 0xFF	; 255
    1d8e:	4f e7       	ldi	r20, 0x7F	; 127
    1d90:	57 e4       	ldi	r21, 0x47	; 71
    1d92:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1d96:	18 16       	cp	r1, r24
    1d98:	0c f0       	brlt	.+2      	; 0x1d9c <main+0x6be>
    1d9a:	43 c0       	rjmp	.+134    	; 0x1e22 <main+0x744>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d9c:	fe 01       	movw	r30, r28
    1d9e:	e3 59       	subi	r30, 0x93	; 147
    1da0:	ff 4f       	sbci	r31, 0xFF	; 255
    1da2:	60 81       	ld	r22, Z
    1da4:	71 81       	ldd	r23, Z+1	; 0x01
    1da6:	82 81       	ldd	r24, Z+2	; 0x02
    1da8:	93 81       	ldd	r25, Z+3	; 0x03
    1daa:	20 e0       	ldi	r18, 0x00	; 0
    1dac:	30 e0       	ldi	r19, 0x00	; 0
    1dae:	40 e2       	ldi	r20, 0x20	; 32
    1db0:	51 e4       	ldi	r21, 0x41	; 65
    1db2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1db6:	dc 01       	movw	r26, r24
    1db8:	cb 01       	movw	r24, r22
    1dba:	8e 01       	movw	r16, r28
    1dbc:	09 59       	subi	r16, 0x99	; 153
    1dbe:	1f 4f       	sbci	r17, 0xFF	; 255
    1dc0:	bc 01       	movw	r22, r24
    1dc2:	cd 01       	movw	r24, r26
    1dc4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1dc8:	dc 01       	movw	r26, r24
    1dca:	cb 01       	movw	r24, r22
    1dcc:	f8 01       	movw	r30, r16
    1dce:	91 83       	std	Z+1, r25	; 0x01
    1dd0:	80 83       	st	Z, r24
    1dd2:	1f c0       	rjmp	.+62     	; 0x1e12 <main+0x734>
    1dd4:	fe 01       	movw	r30, r28
    1dd6:	eb 59       	subi	r30, 0x9B	; 155
    1dd8:	ff 4f       	sbci	r31, 0xFF	; 255
    1dda:	88 ec       	ldi	r24, 0xC8	; 200
    1ddc:	90 e0       	ldi	r25, 0x00	; 0
    1dde:	91 83       	std	Z+1, r25	; 0x01
    1de0:	80 83       	st	Z, r24
    1de2:	fe 01       	movw	r30, r28
    1de4:	eb 59       	subi	r30, 0x9B	; 155
    1de6:	ff 4f       	sbci	r31, 0xFF	; 255
    1de8:	80 81       	ld	r24, Z
    1dea:	91 81       	ldd	r25, Z+1	; 0x01
    1dec:	01 97       	sbiw	r24, 0x01	; 1
    1dee:	f1 f7       	brne	.-4      	; 0x1dec <main+0x70e>
    1df0:	fe 01       	movw	r30, r28
    1df2:	eb 59       	subi	r30, 0x9B	; 155
    1df4:	ff 4f       	sbci	r31, 0xFF	; 255
    1df6:	91 83       	std	Z+1, r25	; 0x01
    1df8:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1dfa:	de 01       	movw	r26, r28
    1dfc:	a9 59       	subi	r26, 0x99	; 153
    1dfe:	bf 4f       	sbci	r27, 0xFF	; 255
    1e00:	fe 01       	movw	r30, r28
    1e02:	e9 59       	subi	r30, 0x99	; 153
    1e04:	ff 4f       	sbci	r31, 0xFF	; 255
    1e06:	80 81       	ld	r24, Z
    1e08:	91 81       	ldd	r25, Z+1	; 0x01
    1e0a:	01 97       	sbiw	r24, 0x01	; 1
    1e0c:	11 96       	adiw	r26, 0x01	; 1
    1e0e:	9c 93       	st	X, r25
    1e10:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e12:	fe 01       	movw	r30, r28
    1e14:	e9 59       	subi	r30, 0x99	; 153
    1e16:	ff 4f       	sbci	r31, 0xFF	; 255
    1e18:	80 81       	ld	r24, Z
    1e1a:	91 81       	ldd	r25, Z+1	; 0x01
    1e1c:	00 97       	sbiw	r24, 0x00	; 0
    1e1e:	d1 f6       	brne	.-76     	; 0x1dd4 <main+0x6f6>
    1e20:	27 c0       	rjmp	.+78     	; 0x1e70 <main+0x792>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e22:	8e 01       	movw	r16, r28
    1e24:	09 59       	subi	r16, 0x99	; 153
    1e26:	1f 4f       	sbci	r17, 0xFF	; 255
    1e28:	fe 01       	movw	r30, r28
    1e2a:	e7 59       	subi	r30, 0x97	; 151
    1e2c:	ff 4f       	sbci	r31, 0xFF	; 255
    1e2e:	60 81       	ld	r22, Z
    1e30:	71 81       	ldd	r23, Z+1	; 0x01
    1e32:	82 81       	ldd	r24, Z+2	; 0x02
    1e34:	93 81       	ldd	r25, Z+3	; 0x03
    1e36:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e3a:	dc 01       	movw	r26, r24
    1e3c:	cb 01       	movw	r24, r22
    1e3e:	f8 01       	movw	r30, r16
    1e40:	91 83       	std	Z+1, r25	; 0x01
    1e42:	80 83       	st	Z, r24
    1e44:	de 01       	movw	r26, r28
    1e46:	ad 59       	subi	r26, 0x9D	; 157
    1e48:	bf 4f       	sbci	r27, 0xFF	; 255
    1e4a:	fe 01       	movw	r30, r28
    1e4c:	e9 59       	subi	r30, 0x99	; 153
    1e4e:	ff 4f       	sbci	r31, 0xFF	; 255
    1e50:	80 81       	ld	r24, Z
    1e52:	91 81       	ldd	r25, Z+1	; 0x01
    1e54:	8d 93       	st	X+, r24
    1e56:	9c 93       	st	X, r25
    1e58:	fe 01       	movw	r30, r28
    1e5a:	ed 59       	subi	r30, 0x9D	; 157
    1e5c:	ff 4f       	sbci	r31, 0xFF	; 255
    1e5e:	80 81       	ld	r24, Z
    1e60:	91 81       	ldd	r25, Z+1	; 0x01
    1e62:	01 97       	sbiw	r24, 0x01	; 1
    1e64:	f1 f7       	brne	.-4      	; 0x1e62 <main+0x784>
    1e66:	fe 01       	movw	r30, r28
    1e68:	ed 59       	subi	r30, 0x9D	; 157
    1e6a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e6c:	91 83       	std	Z+1, r25	; 0x01
    1e6e:	80 83       	st	Z, r24
		_delay_ms(100);
		SSD_u8SetOff(4);
    1e70:	84 e0       	ldi	r24, 0x04	; 4
    1e72:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
		/******************************/
		SSD_u8SetOn(4);
    1e76:	84 e0       	ldi	r24, 0x04	; 4
    1e78:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(4,14);
    1e7c:	84 e0       	ldi	r24, 0x04	; 4
    1e7e:	6e e0       	ldi	r22, 0x0E	; 14
    1e80:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    1e84:	fe 01       	movw	r30, r28
    1e86:	e1 5a       	subi	r30, 0xA1	; 161
    1e88:	ff 4f       	sbci	r31, 0xFF	; 255
    1e8a:	80 e0       	ldi	r24, 0x00	; 0
    1e8c:	90 e0       	ldi	r25, 0x00	; 0
    1e8e:	a8 ec       	ldi	r26, 0xC8	; 200
    1e90:	b2 e4       	ldi	r27, 0x42	; 66
    1e92:	80 83       	st	Z, r24
    1e94:	91 83       	std	Z+1, r25	; 0x01
    1e96:	a2 83       	std	Z+2, r26	; 0x02
    1e98:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e9a:	8e 01       	movw	r16, r28
    1e9c:	05 5a       	subi	r16, 0xA5	; 165
    1e9e:	1f 4f       	sbci	r17, 0xFF	; 255
    1ea0:	fe 01       	movw	r30, r28
    1ea2:	e1 5a       	subi	r30, 0xA1	; 161
    1ea4:	ff 4f       	sbci	r31, 0xFF	; 255
    1ea6:	60 81       	ld	r22, Z
    1ea8:	71 81       	ldd	r23, Z+1	; 0x01
    1eaa:	82 81       	ldd	r24, Z+2	; 0x02
    1eac:	93 81       	ldd	r25, Z+3	; 0x03
    1eae:	20 e0       	ldi	r18, 0x00	; 0
    1eb0:	30 e0       	ldi	r19, 0x00	; 0
    1eb2:	4a ef       	ldi	r20, 0xFA	; 250
    1eb4:	54 e4       	ldi	r21, 0x44	; 68
    1eb6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1eba:	dc 01       	movw	r26, r24
    1ebc:	cb 01       	movw	r24, r22
    1ebe:	f8 01       	movw	r30, r16
    1ec0:	80 83       	st	Z, r24
    1ec2:	91 83       	std	Z+1, r25	; 0x01
    1ec4:	a2 83       	std	Z+2, r26	; 0x02
    1ec6:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1ec8:	fe 01       	movw	r30, r28
    1eca:	e5 5a       	subi	r30, 0xA5	; 165
    1ecc:	ff 4f       	sbci	r31, 0xFF	; 255
    1ece:	60 81       	ld	r22, Z
    1ed0:	71 81       	ldd	r23, Z+1	; 0x01
    1ed2:	82 81       	ldd	r24, Z+2	; 0x02
    1ed4:	93 81       	ldd	r25, Z+3	; 0x03
    1ed6:	20 e0       	ldi	r18, 0x00	; 0
    1ed8:	30 e0       	ldi	r19, 0x00	; 0
    1eda:	40 e8       	ldi	r20, 0x80	; 128
    1edc:	5f e3       	ldi	r21, 0x3F	; 63
    1ede:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    1ee2:	88 23       	and	r24, r24
    1ee4:	44 f4       	brge	.+16     	; 0x1ef6 <main+0x818>
		__ticks = 1;
    1ee6:	fe 01       	movw	r30, r28
    1ee8:	e7 5a       	subi	r30, 0xA7	; 167
    1eea:	ff 4f       	sbci	r31, 0xFF	; 255
    1eec:	81 e0       	ldi	r24, 0x01	; 1
    1eee:	90 e0       	ldi	r25, 0x00	; 0
    1ef0:	91 83       	std	Z+1, r25	; 0x01
    1ef2:	80 83       	st	Z, r24
    1ef4:	64 c0       	rjmp	.+200    	; 0x1fbe <main+0x8e0>
	else if (__tmp > 65535)
    1ef6:	fe 01       	movw	r30, r28
    1ef8:	e5 5a       	subi	r30, 0xA5	; 165
    1efa:	ff 4f       	sbci	r31, 0xFF	; 255
    1efc:	60 81       	ld	r22, Z
    1efe:	71 81       	ldd	r23, Z+1	; 0x01
    1f00:	82 81       	ldd	r24, Z+2	; 0x02
    1f02:	93 81       	ldd	r25, Z+3	; 0x03
    1f04:	20 e0       	ldi	r18, 0x00	; 0
    1f06:	3f ef       	ldi	r19, 0xFF	; 255
    1f08:	4f e7       	ldi	r20, 0x7F	; 127
    1f0a:	57 e4       	ldi	r21, 0x47	; 71
    1f0c:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    1f10:	18 16       	cp	r1, r24
    1f12:	0c f0       	brlt	.+2      	; 0x1f16 <main+0x838>
    1f14:	43 c0       	rjmp	.+134    	; 0x1f9c <main+0x8be>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f16:	fe 01       	movw	r30, r28
    1f18:	e1 5a       	subi	r30, 0xA1	; 161
    1f1a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f1c:	60 81       	ld	r22, Z
    1f1e:	71 81       	ldd	r23, Z+1	; 0x01
    1f20:	82 81       	ldd	r24, Z+2	; 0x02
    1f22:	93 81       	ldd	r25, Z+3	; 0x03
    1f24:	20 e0       	ldi	r18, 0x00	; 0
    1f26:	30 e0       	ldi	r19, 0x00	; 0
    1f28:	40 e2       	ldi	r20, 0x20	; 32
    1f2a:	51 e4       	ldi	r21, 0x41	; 65
    1f2c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1f30:	dc 01       	movw	r26, r24
    1f32:	cb 01       	movw	r24, r22
    1f34:	8e 01       	movw	r16, r28
    1f36:	07 5a       	subi	r16, 0xA7	; 167
    1f38:	1f 4f       	sbci	r17, 0xFF	; 255
    1f3a:	bc 01       	movw	r22, r24
    1f3c:	cd 01       	movw	r24, r26
    1f3e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f42:	dc 01       	movw	r26, r24
    1f44:	cb 01       	movw	r24, r22
    1f46:	f8 01       	movw	r30, r16
    1f48:	91 83       	std	Z+1, r25	; 0x01
    1f4a:	80 83       	st	Z, r24
    1f4c:	1f c0       	rjmp	.+62     	; 0x1f8c <main+0x8ae>
    1f4e:	fe 01       	movw	r30, r28
    1f50:	e9 5a       	subi	r30, 0xA9	; 169
    1f52:	ff 4f       	sbci	r31, 0xFF	; 255
    1f54:	88 ec       	ldi	r24, 0xC8	; 200
    1f56:	90 e0       	ldi	r25, 0x00	; 0
    1f58:	91 83       	std	Z+1, r25	; 0x01
    1f5a:	80 83       	st	Z, r24
    1f5c:	fe 01       	movw	r30, r28
    1f5e:	e9 5a       	subi	r30, 0xA9	; 169
    1f60:	ff 4f       	sbci	r31, 0xFF	; 255
    1f62:	80 81       	ld	r24, Z
    1f64:	91 81       	ldd	r25, Z+1	; 0x01
    1f66:	01 97       	sbiw	r24, 0x01	; 1
    1f68:	f1 f7       	brne	.-4      	; 0x1f66 <main+0x888>
    1f6a:	fe 01       	movw	r30, r28
    1f6c:	e9 5a       	subi	r30, 0xA9	; 169
    1f6e:	ff 4f       	sbci	r31, 0xFF	; 255
    1f70:	91 83       	std	Z+1, r25	; 0x01
    1f72:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f74:	de 01       	movw	r26, r28
    1f76:	a7 5a       	subi	r26, 0xA7	; 167
    1f78:	bf 4f       	sbci	r27, 0xFF	; 255
    1f7a:	fe 01       	movw	r30, r28
    1f7c:	e7 5a       	subi	r30, 0xA7	; 167
    1f7e:	ff 4f       	sbci	r31, 0xFF	; 255
    1f80:	80 81       	ld	r24, Z
    1f82:	91 81       	ldd	r25, Z+1	; 0x01
    1f84:	01 97       	sbiw	r24, 0x01	; 1
    1f86:	11 96       	adiw	r26, 0x01	; 1
    1f88:	9c 93       	st	X, r25
    1f8a:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f8c:	fe 01       	movw	r30, r28
    1f8e:	e7 5a       	subi	r30, 0xA7	; 167
    1f90:	ff 4f       	sbci	r31, 0xFF	; 255
    1f92:	80 81       	ld	r24, Z
    1f94:	91 81       	ldd	r25, Z+1	; 0x01
    1f96:	00 97       	sbiw	r24, 0x00	; 0
    1f98:	d1 f6       	brne	.-76     	; 0x1f4e <main+0x870>
    1f9a:	27 c0       	rjmp	.+78     	; 0x1fea <main+0x90c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f9c:	8e 01       	movw	r16, r28
    1f9e:	07 5a       	subi	r16, 0xA7	; 167
    1fa0:	1f 4f       	sbci	r17, 0xFF	; 255
    1fa2:	fe 01       	movw	r30, r28
    1fa4:	e5 5a       	subi	r30, 0xA5	; 165
    1fa6:	ff 4f       	sbci	r31, 0xFF	; 255
    1fa8:	60 81       	ld	r22, Z
    1faa:	71 81       	ldd	r23, Z+1	; 0x01
    1fac:	82 81       	ldd	r24, Z+2	; 0x02
    1fae:	93 81       	ldd	r25, Z+3	; 0x03
    1fb0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1fb4:	dc 01       	movw	r26, r24
    1fb6:	cb 01       	movw	r24, r22
    1fb8:	f8 01       	movw	r30, r16
    1fba:	91 83       	std	Z+1, r25	; 0x01
    1fbc:	80 83       	st	Z, r24
    1fbe:	de 01       	movw	r26, r28
    1fc0:	ab 5a       	subi	r26, 0xAB	; 171
    1fc2:	bf 4f       	sbci	r27, 0xFF	; 255
    1fc4:	fe 01       	movw	r30, r28
    1fc6:	e7 5a       	subi	r30, 0xA7	; 167
    1fc8:	ff 4f       	sbci	r31, 0xFF	; 255
    1fca:	80 81       	ld	r24, Z
    1fcc:	91 81       	ldd	r25, Z+1	; 0x01
    1fce:	8d 93       	st	X+, r24
    1fd0:	9c 93       	st	X, r25
    1fd2:	fe 01       	movw	r30, r28
    1fd4:	eb 5a       	subi	r30, 0xAB	; 171
    1fd6:	ff 4f       	sbci	r31, 0xFF	; 255
    1fd8:	80 81       	ld	r24, Z
    1fda:	91 81       	ldd	r25, Z+1	; 0x01
    1fdc:	01 97       	sbiw	r24, 0x01	; 1
    1fde:	f1 f7       	brne	.-4      	; 0x1fdc <main+0x8fe>
    1fe0:	fe 01       	movw	r30, r28
    1fe2:	eb 5a       	subi	r30, 0xAB	; 171
    1fe4:	ff 4f       	sbci	r31, 0xFF	; 255
    1fe6:	91 83       	std	Z+1, r25	; 0x01
    1fe8:	80 83       	st	Z, r24
		_delay_ms(100);
		SSD_u8SetOff(4);
    1fea:	84 e0       	ldi	r24, 0x04	; 4
    1fec:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
		/******************************/
		SSD_u8SetOn(4);
    1ff0:	84 e0       	ldi	r24, 0x04	; 4
    1ff2:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(4,13);
    1ff6:	84 e0       	ldi	r24, 0x04	; 4
    1ff8:	6d e0       	ldi	r22, 0x0D	; 13
    1ffa:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    1ffe:	fe 01       	movw	r30, r28
    2000:	ef 5a       	subi	r30, 0xAF	; 175
    2002:	ff 4f       	sbci	r31, 0xFF	; 255
    2004:	80 e0       	ldi	r24, 0x00	; 0
    2006:	90 e0       	ldi	r25, 0x00	; 0
    2008:	a8 ec       	ldi	r26, 0xC8	; 200
    200a:	b2 e4       	ldi	r27, 0x42	; 66
    200c:	80 83       	st	Z, r24
    200e:	91 83       	std	Z+1, r25	; 0x01
    2010:	a2 83       	std	Z+2, r26	; 0x02
    2012:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2014:	8e 01       	movw	r16, r28
    2016:	03 5b       	subi	r16, 0xB3	; 179
    2018:	1f 4f       	sbci	r17, 0xFF	; 255
    201a:	fe 01       	movw	r30, r28
    201c:	ef 5a       	subi	r30, 0xAF	; 175
    201e:	ff 4f       	sbci	r31, 0xFF	; 255
    2020:	60 81       	ld	r22, Z
    2022:	71 81       	ldd	r23, Z+1	; 0x01
    2024:	82 81       	ldd	r24, Z+2	; 0x02
    2026:	93 81       	ldd	r25, Z+3	; 0x03
    2028:	20 e0       	ldi	r18, 0x00	; 0
    202a:	30 e0       	ldi	r19, 0x00	; 0
    202c:	4a ef       	ldi	r20, 0xFA	; 250
    202e:	54 e4       	ldi	r21, 0x44	; 68
    2030:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2034:	dc 01       	movw	r26, r24
    2036:	cb 01       	movw	r24, r22
    2038:	f8 01       	movw	r30, r16
    203a:	80 83       	st	Z, r24
    203c:	91 83       	std	Z+1, r25	; 0x01
    203e:	a2 83       	std	Z+2, r26	; 0x02
    2040:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2042:	fe 01       	movw	r30, r28
    2044:	e3 5b       	subi	r30, 0xB3	; 179
    2046:	ff 4f       	sbci	r31, 0xFF	; 255
    2048:	60 81       	ld	r22, Z
    204a:	71 81       	ldd	r23, Z+1	; 0x01
    204c:	82 81       	ldd	r24, Z+2	; 0x02
    204e:	93 81       	ldd	r25, Z+3	; 0x03
    2050:	20 e0       	ldi	r18, 0x00	; 0
    2052:	30 e0       	ldi	r19, 0x00	; 0
    2054:	40 e8       	ldi	r20, 0x80	; 128
    2056:	5f e3       	ldi	r21, 0x3F	; 63
    2058:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    205c:	88 23       	and	r24, r24
    205e:	44 f4       	brge	.+16     	; 0x2070 <main+0x992>
		__ticks = 1;
    2060:	fe 01       	movw	r30, r28
    2062:	e5 5b       	subi	r30, 0xB5	; 181
    2064:	ff 4f       	sbci	r31, 0xFF	; 255
    2066:	81 e0       	ldi	r24, 0x01	; 1
    2068:	90 e0       	ldi	r25, 0x00	; 0
    206a:	91 83       	std	Z+1, r25	; 0x01
    206c:	80 83       	st	Z, r24
    206e:	64 c0       	rjmp	.+200    	; 0x2138 <main+0xa5a>
	else if (__tmp > 65535)
    2070:	fe 01       	movw	r30, r28
    2072:	e3 5b       	subi	r30, 0xB3	; 179
    2074:	ff 4f       	sbci	r31, 0xFF	; 255
    2076:	60 81       	ld	r22, Z
    2078:	71 81       	ldd	r23, Z+1	; 0x01
    207a:	82 81       	ldd	r24, Z+2	; 0x02
    207c:	93 81       	ldd	r25, Z+3	; 0x03
    207e:	20 e0       	ldi	r18, 0x00	; 0
    2080:	3f ef       	ldi	r19, 0xFF	; 255
    2082:	4f e7       	ldi	r20, 0x7F	; 127
    2084:	57 e4       	ldi	r21, 0x47	; 71
    2086:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    208a:	18 16       	cp	r1, r24
    208c:	0c f0       	brlt	.+2      	; 0x2090 <main+0x9b2>
    208e:	43 c0       	rjmp	.+134    	; 0x2116 <main+0xa38>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2090:	fe 01       	movw	r30, r28
    2092:	ef 5a       	subi	r30, 0xAF	; 175
    2094:	ff 4f       	sbci	r31, 0xFF	; 255
    2096:	60 81       	ld	r22, Z
    2098:	71 81       	ldd	r23, Z+1	; 0x01
    209a:	82 81       	ldd	r24, Z+2	; 0x02
    209c:	93 81       	ldd	r25, Z+3	; 0x03
    209e:	20 e0       	ldi	r18, 0x00	; 0
    20a0:	30 e0       	ldi	r19, 0x00	; 0
    20a2:	40 e2       	ldi	r20, 0x20	; 32
    20a4:	51 e4       	ldi	r21, 0x41	; 65
    20a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20aa:	dc 01       	movw	r26, r24
    20ac:	cb 01       	movw	r24, r22
    20ae:	8e 01       	movw	r16, r28
    20b0:	05 5b       	subi	r16, 0xB5	; 181
    20b2:	1f 4f       	sbci	r17, 0xFF	; 255
    20b4:	bc 01       	movw	r22, r24
    20b6:	cd 01       	movw	r24, r26
    20b8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20bc:	dc 01       	movw	r26, r24
    20be:	cb 01       	movw	r24, r22
    20c0:	f8 01       	movw	r30, r16
    20c2:	91 83       	std	Z+1, r25	; 0x01
    20c4:	80 83       	st	Z, r24
    20c6:	1f c0       	rjmp	.+62     	; 0x2106 <main+0xa28>
    20c8:	fe 01       	movw	r30, r28
    20ca:	e7 5b       	subi	r30, 0xB7	; 183
    20cc:	ff 4f       	sbci	r31, 0xFF	; 255
    20ce:	88 ec       	ldi	r24, 0xC8	; 200
    20d0:	90 e0       	ldi	r25, 0x00	; 0
    20d2:	91 83       	std	Z+1, r25	; 0x01
    20d4:	80 83       	st	Z, r24
    20d6:	fe 01       	movw	r30, r28
    20d8:	e7 5b       	subi	r30, 0xB7	; 183
    20da:	ff 4f       	sbci	r31, 0xFF	; 255
    20dc:	80 81       	ld	r24, Z
    20de:	91 81       	ldd	r25, Z+1	; 0x01
    20e0:	01 97       	sbiw	r24, 0x01	; 1
    20e2:	f1 f7       	brne	.-4      	; 0x20e0 <main+0xa02>
    20e4:	fe 01       	movw	r30, r28
    20e6:	e7 5b       	subi	r30, 0xB7	; 183
    20e8:	ff 4f       	sbci	r31, 0xFF	; 255
    20ea:	91 83       	std	Z+1, r25	; 0x01
    20ec:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20ee:	de 01       	movw	r26, r28
    20f0:	a5 5b       	subi	r26, 0xB5	; 181
    20f2:	bf 4f       	sbci	r27, 0xFF	; 255
    20f4:	fe 01       	movw	r30, r28
    20f6:	e5 5b       	subi	r30, 0xB5	; 181
    20f8:	ff 4f       	sbci	r31, 0xFF	; 255
    20fa:	80 81       	ld	r24, Z
    20fc:	91 81       	ldd	r25, Z+1	; 0x01
    20fe:	01 97       	sbiw	r24, 0x01	; 1
    2100:	11 96       	adiw	r26, 0x01	; 1
    2102:	9c 93       	st	X, r25
    2104:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2106:	fe 01       	movw	r30, r28
    2108:	e5 5b       	subi	r30, 0xB5	; 181
    210a:	ff 4f       	sbci	r31, 0xFF	; 255
    210c:	80 81       	ld	r24, Z
    210e:	91 81       	ldd	r25, Z+1	; 0x01
    2110:	00 97       	sbiw	r24, 0x00	; 0
    2112:	d1 f6       	brne	.-76     	; 0x20c8 <main+0x9ea>
    2114:	27 c0       	rjmp	.+78     	; 0x2164 <main+0xa86>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2116:	8e 01       	movw	r16, r28
    2118:	05 5b       	subi	r16, 0xB5	; 181
    211a:	1f 4f       	sbci	r17, 0xFF	; 255
    211c:	fe 01       	movw	r30, r28
    211e:	e3 5b       	subi	r30, 0xB3	; 179
    2120:	ff 4f       	sbci	r31, 0xFF	; 255
    2122:	60 81       	ld	r22, Z
    2124:	71 81       	ldd	r23, Z+1	; 0x01
    2126:	82 81       	ldd	r24, Z+2	; 0x02
    2128:	93 81       	ldd	r25, Z+3	; 0x03
    212a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    212e:	dc 01       	movw	r26, r24
    2130:	cb 01       	movw	r24, r22
    2132:	f8 01       	movw	r30, r16
    2134:	91 83       	std	Z+1, r25	; 0x01
    2136:	80 83       	st	Z, r24
    2138:	de 01       	movw	r26, r28
    213a:	a9 5b       	subi	r26, 0xB9	; 185
    213c:	bf 4f       	sbci	r27, 0xFF	; 255
    213e:	fe 01       	movw	r30, r28
    2140:	e5 5b       	subi	r30, 0xB5	; 181
    2142:	ff 4f       	sbci	r31, 0xFF	; 255
    2144:	80 81       	ld	r24, Z
    2146:	91 81       	ldd	r25, Z+1	; 0x01
    2148:	8d 93       	st	X+, r24
    214a:	9c 93       	st	X, r25
    214c:	fe 01       	movw	r30, r28
    214e:	e9 5b       	subi	r30, 0xB9	; 185
    2150:	ff 4f       	sbci	r31, 0xFF	; 255
    2152:	80 81       	ld	r24, Z
    2154:	91 81       	ldd	r25, Z+1	; 0x01
    2156:	01 97       	sbiw	r24, 0x01	; 1
    2158:	f1 f7       	brne	.-4      	; 0x2156 <main+0xa78>
    215a:	fe 01       	movw	r30, r28
    215c:	e9 5b       	subi	r30, 0xB9	; 185
    215e:	ff 4f       	sbci	r31, 0xFF	; 255
    2160:	91 83       	std	Z+1, r25	; 0x01
    2162:	80 83       	st	Z, r24
		_delay_ms(100);
		SSD_u8SetOff(4);
    2164:	84 e0       	ldi	r24, 0x04	; 4
    2166:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
		/******************************/
		SSD_u8SetOn(3);
    216a:	83 e0       	ldi	r24, 0x03	; 3
    216c:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(3,13);
    2170:	83 e0       	ldi	r24, 0x03	; 3
    2172:	6d e0       	ldi	r22, 0x0D	; 13
    2174:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    2178:	fe 01       	movw	r30, r28
    217a:	ed 5b       	subi	r30, 0xBD	; 189
    217c:	ff 4f       	sbci	r31, 0xFF	; 255
    217e:	80 e0       	ldi	r24, 0x00	; 0
    2180:	90 e0       	ldi	r25, 0x00	; 0
    2182:	a8 ec       	ldi	r26, 0xC8	; 200
    2184:	b2 e4       	ldi	r27, 0x42	; 66
    2186:	80 83       	st	Z, r24
    2188:	91 83       	std	Z+1, r25	; 0x01
    218a:	a2 83       	std	Z+2, r26	; 0x02
    218c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    218e:	8e 01       	movw	r16, r28
    2190:	01 5c       	subi	r16, 0xC1	; 193
    2192:	1f 4f       	sbci	r17, 0xFF	; 255
    2194:	fe 01       	movw	r30, r28
    2196:	ed 5b       	subi	r30, 0xBD	; 189
    2198:	ff 4f       	sbci	r31, 0xFF	; 255
    219a:	60 81       	ld	r22, Z
    219c:	71 81       	ldd	r23, Z+1	; 0x01
    219e:	82 81       	ldd	r24, Z+2	; 0x02
    21a0:	93 81       	ldd	r25, Z+3	; 0x03
    21a2:	20 e0       	ldi	r18, 0x00	; 0
    21a4:	30 e0       	ldi	r19, 0x00	; 0
    21a6:	4a ef       	ldi	r20, 0xFA	; 250
    21a8:	54 e4       	ldi	r21, 0x44	; 68
    21aa:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21ae:	dc 01       	movw	r26, r24
    21b0:	cb 01       	movw	r24, r22
    21b2:	f8 01       	movw	r30, r16
    21b4:	80 83       	st	Z, r24
    21b6:	91 83       	std	Z+1, r25	; 0x01
    21b8:	a2 83       	std	Z+2, r26	; 0x02
    21ba:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    21bc:	fe 01       	movw	r30, r28
    21be:	ff 96       	adiw	r30, 0x3f	; 63
    21c0:	60 81       	ld	r22, Z
    21c2:	71 81       	ldd	r23, Z+1	; 0x01
    21c4:	82 81       	ldd	r24, Z+2	; 0x02
    21c6:	93 81       	ldd	r25, Z+3	; 0x03
    21c8:	20 e0       	ldi	r18, 0x00	; 0
    21ca:	30 e0       	ldi	r19, 0x00	; 0
    21cc:	40 e8       	ldi	r20, 0x80	; 128
    21ce:	5f e3       	ldi	r21, 0x3F	; 63
    21d0:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    21d4:	88 23       	and	r24, r24
    21d6:	2c f4       	brge	.+10     	; 0x21e2 <main+0xb04>
		__ticks = 1;
    21d8:	81 e0       	ldi	r24, 0x01	; 1
    21da:	90 e0       	ldi	r25, 0x00	; 0
    21dc:	9e af       	std	Y+62, r25	; 0x3e
    21de:	8d af       	std	Y+61, r24	; 0x3d
    21e0:	46 c0       	rjmp	.+140    	; 0x226e <main+0xb90>
	else if (__tmp > 65535)
    21e2:	fe 01       	movw	r30, r28
    21e4:	ff 96       	adiw	r30, 0x3f	; 63
    21e6:	60 81       	ld	r22, Z
    21e8:	71 81       	ldd	r23, Z+1	; 0x01
    21ea:	82 81       	ldd	r24, Z+2	; 0x02
    21ec:	93 81       	ldd	r25, Z+3	; 0x03
    21ee:	20 e0       	ldi	r18, 0x00	; 0
    21f0:	3f ef       	ldi	r19, 0xFF	; 255
    21f2:	4f e7       	ldi	r20, 0x7F	; 127
    21f4:	57 e4       	ldi	r21, 0x47	; 71
    21f6:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    21fa:	18 16       	cp	r1, r24
    21fc:	64 f5       	brge	.+88     	; 0x2256 <main+0xb78>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    21fe:	fe 01       	movw	r30, r28
    2200:	ed 5b       	subi	r30, 0xBD	; 189
    2202:	ff 4f       	sbci	r31, 0xFF	; 255
    2204:	60 81       	ld	r22, Z
    2206:	71 81       	ldd	r23, Z+1	; 0x01
    2208:	82 81       	ldd	r24, Z+2	; 0x02
    220a:	93 81       	ldd	r25, Z+3	; 0x03
    220c:	20 e0       	ldi	r18, 0x00	; 0
    220e:	30 e0       	ldi	r19, 0x00	; 0
    2210:	40 e2       	ldi	r20, 0x20	; 32
    2212:	51 e4       	ldi	r21, 0x41	; 65
    2214:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2218:	dc 01       	movw	r26, r24
    221a:	cb 01       	movw	r24, r22
    221c:	bc 01       	movw	r22, r24
    221e:	cd 01       	movw	r24, r26
    2220:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2224:	dc 01       	movw	r26, r24
    2226:	cb 01       	movw	r24, r22
    2228:	9e af       	std	Y+62, r25	; 0x3e
    222a:	8d af       	std	Y+61, r24	; 0x3d
    222c:	0f c0       	rjmp	.+30     	; 0x224c <main+0xb6e>
    222e:	88 ec       	ldi	r24, 0xC8	; 200
    2230:	90 e0       	ldi	r25, 0x00	; 0
    2232:	9c af       	std	Y+60, r25	; 0x3c
    2234:	8b af       	std	Y+59, r24	; 0x3b
    2236:	8b ad       	ldd	r24, Y+59	; 0x3b
    2238:	9c ad       	ldd	r25, Y+60	; 0x3c
    223a:	01 97       	sbiw	r24, 0x01	; 1
    223c:	f1 f7       	brne	.-4      	; 0x223a <main+0xb5c>
    223e:	9c af       	std	Y+60, r25	; 0x3c
    2240:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2242:	8d ad       	ldd	r24, Y+61	; 0x3d
    2244:	9e ad       	ldd	r25, Y+62	; 0x3e
    2246:	01 97       	sbiw	r24, 0x01	; 1
    2248:	9e af       	std	Y+62, r25	; 0x3e
    224a:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    224c:	8d ad       	ldd	r24, Y+61	; 0x3d
    224e:	9e ad       	ldd	r25, Y+62	; 0x3e
    2250:	00 97       	sbiw	r24, 0x00	; 0
    2252:	69 f7       	brne	.-38     	; 0x222e <main+0xb50>
    2254:	16 c0       	rjmp	.+44     	; 0x2282 <main+0xba4>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2256:	fe 01       	movw	r30, r28
    2258:	ff 96       	adiw	r30, 0x3f	; 63
    225a:	60 81       	ld	r22, Z
    225c:	71 81       	ldd	r23, Z+1	; 0x01
    225e:	82 81       	ldd	r24, Z+2	; 0x02
    2260:	93 81       	ldd	r25, Z+3	; 0x03
    2262:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2266:	dc 01       	movw	r26, r24
    2268:	cb 01       	movw	r24, r22
    226a:	9e af       	std	Y+62, r25	; 0x3e
    226c:	8d af       	std	Y+61, r24	; 0x3d
    226e:	8d ad       	ldd	r24, Y+61	; 0x3d
    2270:	9e ad       	ldd	r25, Y+62	; 0x3e
    2272:	9a af       	std	Y+58, r25	; 0x3a
    2274:	89 af       	std	Y+57, r24	; 0x39
    2276:	89 ad       	ldd	r24, Y+57	; 0x39
    2278:	9a ad       	ldd	r25, Y+58	; 0x3a
    227a:	01 97       	sbiw	r24, 0x01	; 1
    227c:	f1 f7       	brne	.-4      	; 0x227a <main+0xb9c>
    227e:	9a af       	std	Y+58, r25	; 0x3a
    2280:	89 af       	std	Y+57, r24	; 0x39
		_delay_ms(100);
		SSD_u8SetOff(3);
    2282:	83 e0       	ldi	r24, 0x03	; 3
    2284:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
		/******************************/
		SSD_u8SetOn(2);
    2288:	82 e0       	ldi	r24, 0x02	; 2
    228a:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(2,13);
    228e:	82 e0       	ldi	r24, 0x02	; 2
    2290:	6d e0       	ldi	r22, 0x0D	; 13
    2292:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    2296:	80 e0       	ldi	r24, 0x00	; 0
    2298:	90 e0       	ldi	r25, 0x00	; 0
    229a:	a8 ec       	ldi	r26, 0xC8	; 200
    229c:	b2 e4       	ldi	r27, 0x42	; 66
    229e:	8d ab       	std	Y+53, r24	; 0x35
    22a0:	9e ab       	std	Y+54, r25	; 0x36
    22a2:	af ab       	std	Y+55, r26	; 0x37
    22a4:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22a6:	6d a9       	ldd	r22, Y+53	; 0x35
    22a8:	7e a9       	ldd	r23, Y+54	; 0x36
    22aa:	8f a9       	ldd	r24, Y+55	; 0x37
    22ac:	98 ad       	ldd	r25, Y+56	; 0x38
    22ae:	20 e0       	ldi	r18, 0x00	; 0
    22b0:	30 e0       	ldi	r19, 0x00	; 0
    22b2:	4a ef       	ldi	r20, 0xFA	; 250
    22b4:	54 e4       	ldi	r21, 0x44	; 68
    22b6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22ba:	dc 01       	movw	r26, r24
    22bc:	cb 01       	movw	r24, r22
    22be:	89 ab       	std	Y+49, r24	; 0x31
    22c0:	9a ab       	std	Y+50, r25	; 0x32
    22c2:	ab ab       	std	Y+51, r26	; 0x33
    22c4:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    22c6:	69 a9       	ldd	r22, Y+49	; 0x31
    22c8:	7a a9       	ldd	r23, Y+50	; 0x32
    22ca:	8b a9       	ldd	r24, Y+51	; 0x33
    22cc:	9c a9       	ldd	r25, Y+52	; 0x34
    22ce:	20 e0       	ldi	r18, 0x00	; 0
    22d0:	30 e0       	ldi	r19, 0x00	; 0
    22d2:	40 e8       	ldi	r20, 0x80	; 128
    22d4:	5f e3       	ldi	r21, 0x3F	; 63
    22d6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    22da:	88 23       	and	r24, r24
    22dc:	2c f4       	brge	.+10     	; 0x22e8 <main+0xc0a>
		__ticks = 1;
    22de:	81 e0       	ldi	r24, 0x01	; 1
    22e0:	90 e0       	ldi	r25, 0x00	; 0
    22e2:	98 ab       	std	Y+48, r25	; 0x30
    22e4:	8f a7       	std	Y+47, r24	; 0x2f
    22e6:	3f c0       	rjmp	.+126    	; 0x2366 <main+0xc88>
	else if (__tmp > 65535)
    22e8:	69 a9       	ldd	r22, Y+49	; 0x31
    22ea:	7a a9       	ldd	r23, Y+50	; 0x32
    22ec:	8b a9       	ldd	r24, Y+51	; 0x33
    22ee:	9c a9       	ldd	r25, Y+52	; 0x34
    22f0:	20 e0       	ldi	r18, 0x00	; 0
    22f2:	3f ef       	ldi	r19, 0xFF	; 255
    22f4:	4f e7       	ldi	r20, 0x7F	; 127
    22f6:	57 e4       	ldi	r21, 0x47	; 71
    22f8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    22fc:	18 16       	cp	r1, r24
    22fe:	4c f5       	brge	.+82     	; 0x2352 <main+0xc74>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2300:	6d a9       	ldd	r22, Y+53	; 0x35
    2302:	7e a9       	ldd	r23, Y+54	; 0x36
    2304:	8f a9       	ldd	r24, Y+55	; 0x37
    2306:	98 ad       	ldd	r25, Y+56	; 0x38
    2308:	20 e0       	ldi	r18, 0x00	; 0
    230a:	30 e0       	ldi	r19, 0x00	; 0
    230c:	40 e2       	ldi	r20, 0x20	; 32
    230e:	51 e4       	ldi	r21, 0x41	; 65
    2310:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2314:	dc 01       	movw	r26, r24
    2316:	cb 01       	movw	r24, r22
    2318:	bc 01       	movw	r22, r24
    231a:	cd 01       	movw	r24, r26
    231c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2320:	dc 01       	movw	r26, r24
    2322:	cb 01       	movw	r24, r22
    2324:	98 ab       	std	Y+48, r25	; 0x30
    2326:	8f a7       	std	Y+47, r24	; 0x2f
    2328:	0f c0       	rjmp	.+30     	; 0x2348 <main+0xc6a>
    232a:	88 ec       	ldi	r24, 0xC8	; 200
    232c:	90 e0       	ldi	r25, 0x00	; 0
    232e:	9e a7       	std	Y+46, r25	; 0x2e
    2330:	8d a7       	std	Y+45, r24	; 0x2d
    2332:	8d a5       	ldd	r24, Y+45	; 0x2d
    2334:	9e a5       	ldd	r25, Y+46	; 0x2e
    2336:	01 97       	sbiw	r24, 0x01	; 1
    2338:	f1 f7       	brne	.-4      	; 0x2336 <main+0xc58>
    233a:	9e a7       	std	Y+46, r25	; 0x2e
    233c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    233e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2340:	98 a9       	ldd	r25, Y+48	; 0x30
    2342:	01 97       	sbiw	r24, 0x01	; 1
    2344:	98 ab       	std	Y+48, r25	; 0x30
    2346:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2348:	8f a5       	ldd	r24, Y+47	; 0x2f
    234a:	98 a9       	ldd	r25, Y+48	; 0x30
    234c:	00 97       	sbiw	r24, 0x00	; 0
    234e:	69 f7       	brne	.-38     	; 0x232a <main+0xc4c>
    2350:	14 c0       	rjmp	.+40     	; 0x237a <main+0xc9c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2352:	69 a9       	ldd	r22, Y+49	; 0x31
    2354:	7a a9       	ldd	r23, Y+50	; 0x32
    2356:	8b a9       	ldd	r24, Y+51	; 0x33
    2358:	9c a9       	ldd	r25, Y+52	; 0x34
    235a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    235e:	dc 01       	movw	r26, r24
    2360:	cb 01       	movw	r24, r22
    2362:	98 ab       	std	Y+48, r25	; 0x30
    2364:	8f a7       	std	Y+47, r24	; 0x2f
    2366:	8f a5       	ldd	r24, Y+47	; 0x2f
    2368:	98 a9       	ldd	r25, Y+48	; 0x30
    236a:	9c a7       	std	Y+44, r25	; 0x2c
    236c:	8b a7       	std	Y+43, r24	; 0x2b
    236e:	8b a5       	ldd	r24, Y+43	; 0x2b
    2370:	9c a5       	ldd	r25, Y+44	; 0x2c
    2372:	01 97       	sbiw	r24, 0x01	; 1
    2374:	f1 f7       	brne	.-4      	; 0x2372 <main+0xc94>
    2376:	9c a7       	std	Y+44, r25	; 0x2c
    2378:	8b a7       	std	Y+43, r24	; 0x2b
		_delay_ms(100);
		SSD_u8SetOff(2);
    237a:	82 e0       	ldi	r24, 0x02	; 2
    237c:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
		/******************************/
		SSD_u8SetOn(1);
    2380:	81 e0       	ldi	r24, 0x01	; 1
    2382:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(1,13);
    2386:	81 e0       	ldi	r24, 0x01	; 1
    2388:	6d e0       	ldi	r22, 0x0D	; 13
    238a:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    238e:	80 e0       	ldi	r24, 0x00	; 0
    2390:	90 e0       	ldi	r25, 0x00	; 0
    2392:	a8 ec       	ldi	r26, 0xC8	; 200
    2394:	b2 e4       	ldi	r27, 0x42	; 66
    2396:	8f a3       	std	Y+39, r24	; 0x27
    2398:	98 a7       	std	Y+40, r25	; 0x28
    239a:	a9 a7       	std	Y+41, r26	; 0x29
    239c:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    239e:	6f a1       	ldd	r22, Y+39	; 0x27
    23a0:	78 a5       	ldd	r23, Y+40	; 0x28
    23a2:	89 a5       	ldd	r24, Y+41	; 0x29
    23a4:	9a a5       	ldd	r25, Y+42	; 0x2a
    23a6:	20 e0       	ldi	r18, 0x00	; 0
    23a8:	30 e0       	ldi	r19, 0x00	; 0
    23aa:	4a ef       	ldi	r20, 0xFA	; 250
    23ac:	54 e4       	ldi	r21, 0x44	; 68
    23ae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23b2:	dc 01       	movw	r26, r24
    23b4:	cb 01       	movw	r24, r22
    23b6:	8b a3       	std	Y+35, r24	; 0x23
    23b8:	9c a3       	std	Y+36, r25	; 0x24
    23ba:	ad a3       	std	Y+37, r26	; 0x25
    23bc:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    23be:	6b a1       	ldd	r22, Y+35	; 0x23
    23c0:	7c a1       	ldd	r23, Y+36	; 0x24
    23c2:	8d a1       	ldd	r24, Y+37	; 0x25
    23c4:	9e a1       	ldd	r25, Y+38	; 0x26
    23c6:	20 e0       	ldi	r18, 0x00	; 0
    23c8:	30 e0       	ldi	r19, 0x00	; 0
    23ca:	40 e8       	ldi	r20, 0x80	; 128
    23cc:	5f e3       	ldi	r21, 0x3F	; 63
    23ce:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    23d2:	88 23       	and	r24, r24
    23d4:	2c f4       	brge	.+10     	; 0x23e0 <main+0xd02>
		__ticks = 1;
    23d6:	81 e0       	ldi	r24, 0x01	; 1
    23d8:	90 e0       	ldi	r25, 0x00	; 0
    23da:	9a a3       	std	Y+34, r25	; 0x22
    23dc:	89 a3       	std	Y+33, r24	; 0x21
    23de:	3f c0       	rjmp	.+126    	; 0x245e <main+0xd80>
	else if (__tmp > 65535)
    23e0:	6b a1       	ldd	r22, Y+35	; 0x23
    23e2:	7c a1       	ldd	r23, Y+36	; 0x24
    23e4:	8d a1       	ldd	r24, Y+37	; 0x25
    23e6:	9e a1       	ldd	r25, Y+38	; 0x26
    23e8:	20 e0       	ldi	r18, 0x00	; 0
    23ea:	3f ef       	ldi	r19, 0xFF	; 255
    23ec:	4f e7       	ldi	r20, 0x7F	; 127
    23ee:	57 e4       	ldi	r21, 0x47	; 71
    23f0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    23f4:	18 16       	cp	r1, r24
    23f6:	4c f5       	brge	.+82     	; 0x244a <main+0xd6c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    23f8:	6f a1       	ldd	r22, Y+39	; 0x27
    23fa:	78 a5       	ldd	r23, Y+40	; 0x28
    23fc:	89 a5       	ldd	r24, Y+41	; 0x29
    23fe:	9a a5       	ldd	r25, Y+42	; 0x2a
    2400:	20 e0       	ldi	r18, 0x00	; 0
    2402:	30 e0       	ldi	r19, 0x00	; 0
    2404:	40 e2       	ldi	r20, 0x20	; 32
    2406:	51 e4       	ldi	r21, 0x41	; 65
    2408:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    240c:	dc 01       	movw	r26, r24
    240e:	cb 01       	movw	r24, r22
    2410:	bc 01       	movw	r22, r24
    2412:	cd 01       	movw	r24, r26
    2414:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2418:	dc 01       	movw	r26, r24
    241a:	cb 01       	movw	r24, r22
    241c:	9a a3       	std	Y+34, r25	; 0x22
    241e:	89 a3       	std	Y+33, r24	; 0x21
    2420:	0f c0       	rjmp	.+30     	; 0x2440 <main+0xd62>
    2422:	88 ec       	ldi	r24, 0xC8	; 200
    2424:	90 e0       	ldi	r25, 0x00	; 0
    2426:	98 a3       	std	Y+32, r25	; 0x20
    2428:	8f 8f       	std	Y+31, r24	; 0x1f
    242a:	8f 8d       	ldd	r24, Y+31	; 0x1f
    242c:	98 a1       	ldd	r25, Y+32	; 0x20
    242e:	01 97       	sbiw	r24, 0x01	; 1
    2430:	f1 f7       	brne	.-4      	; 0x242e <main+0xd50>
    2432:	98 a3       	std	Y+32, r25	; 0x20
    2434:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2436:	89 a1       	ldd	r24, Y+33	; 0x21
    2438:	9a a1       	ldd	r25, Y+34	; 0x22
    243a:	01 97       	sbiw	r24, 0x01	; 1
    243c:	9a a3       	std	Y+34, r25	; 0x22
    243e:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2440:	89 a1       	ldd	r24, Y+33	; 0x21
    2442:	9a a1       	ldd	r25, Y+34	; 0x22
    2444:	00 97       	sbiw	r24, 0x00	; 0
    2446:	69 f7       	brne	.-38     	; 0x2422 <main+0xd44>
    2448:	14 c0       	rjmp	.+40     	; 0x2472 <main+0xd94>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    244a:	6b a1       	ldd	r22, Y+35	; 0x23
    244c:	7c a1       	ldd	r23, Y+36	; 0x24
    244e:	8d a1       	ldd	r24, Y+37	; 0x25
    2450:	9e a1       	ldd	r25, Y+38	; 0x26
    2452:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2456:	dc 01       	movw	r26, r24
    2458:	cb 01       	movw	r24, r22
    245a:	9a a3       	std	Y+34, r25	; 0x22
    245c:	89 a3       	std	Y+33, r24	; 0x21
    245e:	89 a1       	ldd	r24, Y+33	; 0x21
    2460:	9a a1       	ldd	r25, Y+34	; 0x22
    2462:	9e 8f       	std	Y+30, r25	; 0x1e
    2464:	8d 8f       	std	Y+29, r24	; 0x1d
    2466:	8d 8d       	ldd	r24, Y+29	; 0x1d
    2468:	9e 8d       	ldd	r25, Y+30	; 0x1e
    246a:	01 97       	sbiw	r24, 0x01	; 1
    246c:	f1 f7       	brne	.-4      	; 0x246a <main+0xd8c>
    246e:	9e 8f       	std	Y+30, r25	; 0x1e
    2470:	8d 8f       	std	Y+29, r24	; 0x1d
		_delay_ms(100);
		SSD_u8SetOff(1);
    2472:	81 e0       	ldi	r24, 0x01	; 1
    2474:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
		/******************************/
		SSD_u8SetOn(1);
    2478:	81 e0       	ldi	r24, 0x01	; 1
    247a:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(1,12);
    247e:	81 e0       	ldi	r24, 0x01	; 1
    2480:	6c e0       	ldi	r22, 0x0C	; 12
    2482:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    2486:	80 e0       	ldi	r24, 0x00	; 0
    2488:	90 e0       	ldi	r25, 0x00	; 0
    248a:	a8 ec       	ldi	r26, 0xC8	; 200
    248c:	b2 e4       	ldi	r27, 0x42	; 66
    248e:	89 8f       	std	Y+25, r24	; 0x19
    2490:	9a 8f       	std	Y+26, r25	; 0x1a
    2492:	ab 8f       	std	Y+27, r26	; 0x1b
    2494:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2496:	69 8d       	ldd	r22, Y+25	; 0x19
    2498:	7a 8d       	ldd	r23, Y+26	; 0x1a
    249a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    249c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    249e:	20 e0       	ldi	r18, 0x00	; 0
    24a0:	30 e0       	ldi	r19, 0x00	; 0
    24a2:	4a ef       	ldi	r20, 0xFA	; 250
    24a4:	54 e4       	ldi	r21, 0x44	; 68
    24a6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    24aa:	dc 01       	movw	r26, r24
    24ac:	cb 01       	movw	r24, r22
    24ae:	8d 8b       	std	Y+21, r24	; 0x15
    24b0:	9e 8b       	std	Y+22, r25	; 0x16
    24b2:	af 8b       	std	Y+23, r26	; 0x17
    24b4:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    24b6:	6d 89       	ldd	r22, Y+21	; 0x15
    24b8:	7e 89       	ldd	r23, Y+22	; 0x16
    24ba:	8f 89       	ldd	r24, Y+23	; 0x17
    24bc:	98 8d       	ldd	r25, Y+24	; 0x18
    24be:	20 e0       	ldi	r18, 0x00	; 0
    24c0:	30 e0       	ldi	r19, 0x00	; 0
    24c2:	40 e8       	ldi	r20, 0x80	; 128
    24c4:	5f e3       	ldi	r21, 0x3F	; 63
    24c6:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    24ca:	88 23       	and	r24, r24
    24cc:	2c f4       	brge	.+10     	; 0x24d8 <main+0xdfa>
		__ticks = 1;
    24ce:	81 e0       	ldi	r24, 0x01	; 1
    24d0:	90 e0       	ldi	r25, 0x00	; 0
    24d2:	9c 8b       	std	Y+20, r25	; 0x14
    24d4:	8b 8b       	std	Y+19, r24	; 0x13
    24d6:	3f c0       	rjmp	.+126    	; 0x2556 <main+0xe78>
	else if (__tmp > 65535)
    24d8:	6d 89       	ldd	r22, Y+21	; 0x15
    24da:	7e 89       	ldd	r23, Y+22	; 0x16
    24dc:	8f 89       	ldd	r24, Y+23	; 0x17
    24de:	98 8d       	ldd	r25, Y+24	; 0x18
    24e0:	20 e0       	ldi	r18, 0x00	; 0
    24e2:	3f ef       	ldi	r19, 0xFF	; 255
    24e4:	4f e7       	ldi	r20, 0x7F	; 127
    24e6:	57 e4       	ldi	r21, 0x47	; 71
    24e8:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    24ec:	18 16       	cp	r1, r24
    24ee:	4c f5       	brge	.+82     	; 0x2542 <main+0xe64>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    24f0:	69 8d       	ldd	r22, Y+25	; 0x19
    24f2:	7a 8d       	ldd	r23, Y+26	; 0x1a
    24f4:	8b 8d       	ldd	r24, Y+27	; 0x1b
    24f6:	9c 8d       	ldd	r25, Y+28	; 0x1c
    24f8:	20 e0       	ldi	r18, 0x00	; 0
    24fa:	30 e0       	ldi	r19, 0x00	; 0
    24fc:	40 e2       	ldi	r20, 0x20	; 32
    24fe:	51 e4       	ldi	r21, 0x41	; 65
    2500:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2504:	dc 01       	movw	r26, r24
    2506:	cb 01       	movw	r24, r22
    2508:	bc 01       	movw	r22, r24
    250a:	cd 01       	movw	r24, r26
    250c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2510:	dc 01       	movw	r26, r24
    2512:	cb 01       	movw	r24, r22
    2514:	9c 8b       	std	Y+20, r25	; 0x14
    2516:	8b 8b       	std	Y+19, r24	; 0x13
    2518:	0f c0       	rjmp	.+30     	; 0x2538 <main+0xe5a>
    251a:	88 ec       	ldi	r24, 0xC8	; 200
    251c:	90 e0       	ldi	r25, 0x00	; 0
    251e:	9a 8b       	std	Y+18, r25	; 0x12
    2520:	89 8b       	std	Y+17, r24	; 0x11
    2522:	89 89       	ldd	r24, Y+17	; 0x11
    2524:	9a 89       	ldd	r25, Y+18	; 0x12
    2526:	01 97       	sbiw	r24, 0x01	; 1
    2528:	f1 f7       	brne	.-4      	; 0x2526 <main+0xe48>
    252a:	9a 8b       	std	Y+18, r25	; 0x12
    252c:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    252e:	8b 89       	ldd	r24, Y+19	; 0x13
    2530:	9c 89       	ldd	r25, Y+20	; 0x14
    2532:	01 97       	sbiw	r24, 0x01	; 1
    2534:	9c 8b       	std	Y+20, r25	; 0x14
    2536:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2538:	8b 89       	ldd	r24, Y+19	; 0x13
    253a:	9c 89       	ldd	r25, Y+20	; 0x14
    253c:	00 97       	sbiw	r24, 0x00	; 0
    253e:	69 f7       	brne	.-38     	; 0x251a <main+0xe3c>
    2540:	14 c0       	rjmp	.+40     	; 0x256a <main+0xe8c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2542:	6d 89       	ldd	r22, Y+21	; 0x15
    2544:	7e 89       	ldd	r23, Y+22	; 0x16
    2546:	8f 89       	ldd	r24, Y+23	; 0x17
    2548:	98 8d       	ldd	r25, Y+24	; 0x18
    254a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    254e:	dc 01       	movw	r26, r24
    2550:	cb 01       	movw	r24, r22
    2552:	9c 8b       	std	Y+20, r25	; 0x14
    2554:	8b 8b       	std	Y+19, r24	; 0x13
    2556:	8b 89       	ldd	r24, Y+19	; 0x13
    2558:	9c 89       	ldd	r25, Y+20	; 0x14
    255a:	98 8b       	std	Y+16, r25	; 0x10
    255c:	8f 87       	std	Y+15, r24	; 0x0f
    255e:	8f 85       	ldd	r24, Y+15	; 0x0f
    2560:	98 89       	ldd	r25, Y+16	; 0x10
    2562:	01 97       	sbiw	r24, 0x01	; 1
    2564:	f1 f7       	brne	.-4      	; 0x2562 <main+0xe84>
    2566:	98 8b       	std	Y+16, r25	; 0x10
    2568:	8f 87       	std	Y+15, r24	; 0x0f
		_delay_ms(100);
		SSD_u8SetOff(1);
    256a:	81 e0       	ldi	r24, 0x01	; 1
    256c:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
		/******************************/
		SSD_u8SetOn(1);
    2570:	81 e0       	ldi	r24, 0x01	; 1
    2572:	0e 94 03 09 	call	0x1206	; 0x1206 <SSD_u8SetOn>
		SSD_u8SetValue(1,11);
    2576:	81 e0       	ldi	r24, 0x01	; 1
    2578:	6b e0       	ldi	r22, 0x0B	; 11
    257a:	0e 94 3a 0a 	call	0x1474	; 0x1474 <SSD_u8SetValue>
    257e:	80 e0       	ldi	r24, 0x00	; 0
    2580:	90 e0       	ldi	r25, 0x00	; 0
    2582:	a8 ec       	ldi	r26, 0xC8	; 200
    2584:	b2 e4       	ldi	r27, 0x42	; 66
    2586:	8b 87       	std	Y+11, r24	; 0x0b
    2588:	9c 87       	std	Y+12, r25	; 0x0c
    258a:	ad 87       	std	Y+13, r26	; 0x0d
    258c:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    258e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2590:	7c 85       	ldd	r23, Y+12	; 0x0c
    2592:	8d 85       	ldd	r24, Y+13	; 0x0d
    2594:	9e 85       	ldd	r25, Y+14	; 0x0e
    2596:	20 e0       	ldi	r18, 0x00	; 0
    2598:	30 e0       	ldi	r19, 0x00	; 0
    259a:	4a ef       	ldi	r20, 0xFA	; 250
    259c:	54 e4       	ldi	r21, 0x44	; 68
    259e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25a2:	dc 01       	movw	r26, r24
    25a4:	cb 01       	movw	r24, r22
    25a6:	8f 83       	std	Y+7, r24	; 0x07
    25a8:	98 87       	std	Y+8, r25	; 0x08
    25aa:	a9 87       	std	Y+9, r26	; 0x09
    25ac:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    25ae:	6f 81       	ldd	r22, Y+7	; 0x07
    25b0:	78 85       	ldd	r23, Y+8	; 0x08
    25b2:	89 85       	ldd	r24, Y+9	; 0x09
    25b4:	9a 85       	ldd	r25, Y+10	; 0x0a
    25b6:	20 e0       	ldi	r18, 0x00	; 0
    25b8:	30 e0       	ldi	r19, 0x00	; 0
    25ba:	40 e8       	ldi	r20, 0x80	; 128
    25bc:	5f e3       	ldi	r21, 0x3F	; 63
    25be:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    25c2:	88 23       	and	r24, r24
    25c4:	2c f4       	brge	.+10     	; 0x25d0 <main+0xef2>
		__ticks = 1;
    25c6:	81 e0       	ldi	r24, 0x01	; 1
    25c8:	90 e0       	ldi	r25, 0x00	; 0
    25ca:	9e 83       	std	Y+6, r25	; 0x06
    25cc:	8d 83       	std	Y+5, r24	; 0x05
    25ce:	3f c0       	rjmp	.+126    	; 0x264e <main+0xf70>
	else if (__tmp > 65535)
    25d0:	6f 81       	ldd	r22, Y+7	; 0x07
    25d2:	78 85       	ldd	r23, Y+8	; 0x08
    25d4:	89 85       	ldd	r24, Y+9	; 0x09
    25d6:	9a 85       	ldd	r25, Y+10	; 0x0a
    25d8:	20 e0       	ldi	r18, 0x00	; 0
    25da:	3f ef       	ldi	r19, 0xFF	; 255
    25dc:	4f e7       	ldi	r20, 0x7F	; 127
    25de:	57 e4       	ldi	r21, 0x47	; 71
    25e0:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    25e4:	18 16       	cp	r1, r24
    25e6:	4c f5       	brge	.+82     	; 0x263a <main+0xf5c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    25e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    25ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    25ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    25ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    25f0:	20 e0       	ldi	r18, 0x00	; 0
    25f2:	30 e0       	ldi	r19, 0x00	; 0
    25f4:	40 e2       	ldi	r20, 0x20	; 32
    25f6:	51 e4       	ldi	r21, 0x41	; 65
    25f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    25fc:	dc 01       	movw	r26, r24
    25fe:	cb 01       	movw	r24, r22
    2600:	bc 01       	movw	r22, r24
    2602:	cd 01       	movw	r24, r26
    2604:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2608:	dc 01       	movw	r26, r24
    260a:	cb 01       	movw	r24, r22
    260c:	9e 83       	std	Y+6, r25	; 0x06
    260e:	8d 83       	std	Y+5, r24	; 0x05
    2610:	0f c0       	rjmp	.+30     	; 0x2630 <main+0xf52>
    2612:	88 ec       	ldi	r24, 0xC8	; 200
    2614:	90 e0       	ldi	r25, 0x00	; 0
    2616:	9c 83       	std	Y+4, r25	; 0x04
    2618:	8b 83       	std	Y+3, r24	; 0x03
    261a:	8b 81       	ldd	r24, Y+3	; 0x03
    261c:	9c 81       	ldd	r25, Y+4	; 0x04
    261e:	01 97       	sbiw	r24, 0x01	; 1
    2620:	f1 f7       	brne	.-4      	; 0x261e <main+0xf40>
    2622:	9c 83       	std	Y+4, r25	; 0x04
    2624:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2626:	8d 81       	ldd	r24, Y+5	; 0x05
    2628:	9e 81       	ldd	r25, Y+6	; 0x06
    262a:	01 97       	sbiw	r24, 0x01	; 1
    262c:	9e 83       	std	Y+6, r25	; 0x06
    262e:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2630:	8d 81       	ldd	r24, Y+5	; 0x05
    2632:	9e 81       	ldd	r25, Y+6	; 0x06
    2634:	00 97       	sbiw	r24, 0x00	; 0
    2636:	69 f7       	brne	.-38     	; 0x2612 <main+0xf34>
    2638:	14 c0       	rjmp	.+40     	; 0x2662 <main+0xf84>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    263a:	6f 81       	ldd	r22, Y+7	; 0x07
    263c:	78 85       	ldd	r23, Y+8	; 0x08
    263e:	89 85       	ldd	r24, Y+9	; 0x09
    2640:	9a 85       	ldd	r25, Y+10	; 0x0a
    2642:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2646:	dc 01       	movw	r26, r24
    2648:	cb 01       	movw	r24, r22
    264a:	9e 83       	std	Y+6, r25	; 0x06
    264c:	8d 83       	std	Y+5, r24	; 0x05
    264e:	8d 81       	ldd	r24, Y+5	; 0x05
    2650:	9e 81       	ldd	r25, Y+6	; 0x06
    2652:	9a 83       	std	Y+2, r25	; 0x02
    2654:	89 83       	std	Y+1, r24	; 0x01
    2656:	89 81       	ldd	r24, Y+1	; 0x01
    2658:	9a 81       	ldd	r25, Y+2	; 0x02
    265a:	01 97       	sbiw	r24, 0x01	; 1
    265c:	f1 f7       	brne	.-4      	; 0x265a <main+0xf7c>
    265e:	9a 83       	std	Y+2, r25	; 0x02
    2660:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(100);
		SSD_u8SetOff(1);
    2662:	81 e0       	ldi	r24, 0x01	; 1
    2664:	0e 94 dd 09 	call	0x13ba	; 0x13ba <SSD_u8SetOff>
    2668:	55 c8       	rjmp	.-3926   	; 0x1714 <main+0x36>

0000266a <__mulsi3>:
    266a:	62 9f       	mul	r22, r18
    266c:	d0 01       	movw	r26, r0
    266e:	73 9f       	mul	r23, r19
    2670:	f0 01       	movw	r30, r0
    2672:	82 9f       	mul	r24, r18
    2674:	e0 0d       	add	r30, r0
    2676:	f1 1d       	adc	r31, r1
    2678:	64 9f       	mul	r22, r20
    267a:	e0 0d       	add	r30, r0
    267c:	f1 1d       	adc	r31, r1
    267e:	92 9f       	mul	r25, r18
    2680:	f0 0d       	add	r31, r0
    2682:	83 9f       	mul	r24, r19
    2684:	f0 0d       	add	r31, r0
    2686:	74 9f       	mul	r23, r20
    2688:	f0 0d       	add	r31, r0
    268a:	65 9f       	mul	r22, r21
    268c:	f0 0d       	add	r31, r0
    268e:	99 27       	eor	r25, r25
    2690:	72 9f       	mul	r23, r18
    2692:	b0 0d       	add	r27, r0
    2694:	e1 1d       	adc	r30, r1
    2696:	f9 1f       	adc	r31, r25
    2698:	63 9f       	mul	r22, r19
    269a:	b0 0d       	add	r27, r0
    269c:	e1 1d       	adc	r30, r1
    269e:	f9 1f       	adc	r31, r25
    26a0:	bd 01       	movw	r22, r26
    26a2:	cf 01       	movw	r24, r30
    26a4:	11 24       	eor	r1, r1
    26a6:	08 95       	ret

000026a8 <__udivmodsi4>:
    26a8:	a1 e2       	ldi	r26, 0x21	; 33
    26aa:	1a 2e       	mov	r1, r26
    26ac:	aa 1b       	sub	r26, r26
    26ae:	bb 1b       	sub	r27, r27
    26b0:	fd 01       	movw	r30, r26
    26b2:	0d c0       	rjmp	.+26     	; 0x26ce <__udivmodsi4_ep>

000026b4 <__udivmodsi4_loop>:
    26b4:	aa 1f       	adc	r26, r26
    26b6:	bb 1f       	adc	r27, r27
    26b8:	ee 1f       	adc	r30, r30
    26ba:	ff 1f       	adc	r31, r31
    26bc:	a2 17       	cp	r26, r18
    26be:	b3 07       	cpc	r27, r19
    26c0:	e4 07       	cpc	r30, r20
    26c2:	f5 07       	cpc	r31, r21
    26c4:	20 f0       	brcs	.+8      	; 0x26ce <__udivmodsi4_ep>
    26c6:	a2 1b       	sub	r26, r18
    26c8:	b3 0b       	sbc	r27, r19
    26ca:	e4 0b       	sbc	r30, r20
    26cc:	f5 0b       	sbc	r31, r21

000026ce <__udivmodsi4_ep>:
    26ce:	66 1f       	adc	r22, r22
    26d0:	77 1f       	adc	r23, r23
    26d2:	88 1f       	adc	r24, r24
    26d4:	99 1f       	adc	r25, r25
    26d6:	1a 94       	dec	r1
    26d8:	69 f7       	brne	.-38     	; 0x26b4 <__udivmodsi4_loop>
    26da:	60 95       	com	r22
    26dc:	70 95       	com	r23
    26de:	80 95       	com	r24
    26e0:	90 95       	com	r25
    26e2:	9b 01       	movw	r18, r22
    26e4:	ac 01       	movw	r20, r24
    26e6:	bd 01       	movw	r22, r26
    26e8:	cf 01       	movw	r24, r30
    26ea:	08 95       	ret

000026ec <__prologue_saves__>:
    26ec:	2f 92       	push	r2
    26ee:	3f 92       	push	r3
    26f0:	4f 92       	push	r4
    26f2:	5f 92       	push	r5
    26f4:	6f 92       	push	r6
    26f6:	7f 92       	push	r7
    26f8:	8f 92       	push	r8
    26fa:	9f 92       	push	r9
    26fc:	af 92       	push	r10
    26fe:	bf 92       	push	r11
    2700:	cf 92       	push	r12
    2702:	df 92       	push	r13
    2704:	ef 92       	push	r14
    2706:	ff 92       	push	r15
    2708:	0f 93       	push	r16
    270a:	1f 93       	push	r17
    270c:	cf 93       	push	r28
    270e:	df 93       	push	r29
    2710:	cd b7       	in	r28, 0x3d	; 61
    2712:	de b7       	in	r29, 0x3e	; 62
    2714:	ca 1b       	sub	r28, r26
    2716:	db 0b       	sbc	r29, r27
    2718:	0f b6       	in	r0, 0x3f	; 63
    271a:	f8 94       	cli
    271c:	de bf       	out	0x3e, r29	; 62
    271e:	0f be       	out	0x3f, r0	; 63
    2720:	cd bf       	out	0x3d, r28	; 61
    2722:	09 94       	ijmp

00002724 <__epilogue_restores__>:
    2724:	2a 88       	ldd	r2, Y+18	; 0x12
    2726:	39 88       	ldd	r3, Y+17	; 0x11
    2728:	48 88       	ldd	r4, Y+16	; 0x10
    272a:	5f 84       	ldd	r5, Y+15	; 0x0f
    272c:	6e 84       	ldd	r6, Y+14	; 0x0e
    272e:	7d 84       	ldd	r7, Y+13	; 0x0d
    2730:	8c 84       	ldd	r8, Y+12	; 0x0c
    2732:	9b 84       	ldd	r9, Y+11	; 0x0b
    2734:	aa 84       	ldd	r10, Y+10	; 0x0a
    2736:	b9 84       	ldd	r11, Y+9	; 0x09
    2738:	c8 84       	ldd	r12, Y+8	; 0x08
    273a:	df 80       	ldd	r13, Y+7	; 0x07
    273c:	ee 80       	ldd	r14, Y+6	; 0x06
    273e:	fd 80       	ldd	r15, Y+5	; 0x05
    2740:	0c 81       	ldd	r16, Y+4	; 0x04
    2742:	1b 81       	ldd	r17, Y+3	; 0x03
    2744:	aa 81       	ldd	r26, Y+2	; 0x02
    2746:	b9 81       	ldd	r27, Y+1	; 0x01
    2748:	ce 0f       	add	r28, r30
    274a:	d1 1d       	adc	r29, r1
    274c:	0f b6       	in	r0, 0x3f	; 63
    274e:	f8 94       	cli
    2750:	de bf       	out	0x3e, r29	; 62
    2752:	0f be       	out	0x3f, r0	; 63
    2754:	cd bf       	out	0x3d, r28	; 61
    2756:	ed 01       	movw	r28, r26
    2758:	08 95       	ret

0000275a <_exit>:
    275a:	f8 94       	cli

0000275c <__stop_program>:
    275c:	ff cf       	rjmp	.-2      	; 0x275c <__stop_program>
