<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <header>
    <!-- ISE source project file created by Project Navigator.             -->
    <!--                                                                   -->
    <!-- This file contains project source information including a list of -->
    <!-- project source files, project and process properties.  This file, -->
    <!-- along with the project source files, is sufficient to open and    -->
    <!-- implement in ISE Project Navigator.                               -->
    <!--                                                                   -->
    <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->
  </header>

  <version xil_pn:ise_version="14.7" xil_pn:schema_version="2"/>

  <files>
    <file xil_pn:name="pcie_endpoint/source/pcie_endpoint.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/gtpa1_dual_wrapper.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/gtpa1_dual_wrapper_tile.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/pcie_bram_s6.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/pcie_bram_top_s6.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/pcie_brams_s6.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/axi_basic_tx_thrtl_ctl.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/axi_basic_rx.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/axi_basic_rx_null_gen.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/axi_basic_rx_pipeline.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/axi_basic_tx_pipeline.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/axi_basic_tx.v" xil_pn:type="FILE_VERILOG"/>
    <file xil_pn:name="pcie_endpoint/source/axi_basic_top.v" xil_pn:type="FILE_VERILOG"/>
  </files>

  <properties>
    <property xil_pn:name="Auto Implementation Top" xil_pn:value="false" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device" xil_pn:value="xc6slx100t" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Device Family" xil_pn:value="Spartan6" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Enable Internal Done Pipe" xil_pn:value="true" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Stop View" xil_pn:value="PreSynthesis" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top" xil_pn:value="Module|pcie_endpoint" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top File" xil_pn:value="pcie_endpoint/source/pcie_endpoint.v" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Implementation Top Instance Path" xil_pn:value="/pcie_endpoint" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Package" xil_pn:value="fgg484" xil_pn:valueState="default"/>
    <property xil_pn:name="Preferred Language" xil_pn:value="Verilog" xil_pn:valueState="default"/>
    <property xil_pn:name="Project Generator" xil_pn:value="CoreGen" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Property Specification in Project File" xil_pn:value="Store all values" xil_pn:valueState="default"/>
    <property xil_pn:name="Simulator" xil_pn:value="ISim (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Speed Grade" xil_pn:value="-2" xil_pn:valueState="non-default"/>
    <property xil_pn:name="Synthesis Tool" xil_pn:value="XST (VHDL/Verilog)" xil_pn:valueState="default"/>
    <property xil_pn:name="Top-Level Source Type" xil_pn:value="HDL" xil_pn:valueState="default"/>
    <property xil_pn:name="Working Directory" xil_pn:value="." xil_pn:valueState="non-default"/>
    <!--                                                                                  -->
    <!-- The following properties are for internal use only. These should not be modified.-->
    <!--                                                                                  -->
    <property xil_pn:name="PROP_DesignName" xil_pn:value="pcie_endpoint" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_DevFamilyPMName" xil_pn:value="spartan6" xil_pn:valueState="default"/>
    <property xil_pn:name="PROP_intProjectCreationTimestamp" xil_pn:value="2017-05-14T11:43:01" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWbtProjectID" xil_pn:value="C8F1CB0C47E6476C90C48DC6E07CCB3A" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirLocWRTProjDir" xil_pn:value="Same" xil_pn:valueState="non-default"/>
    <property xil_pn:name="PROP_intWorkingDirUsed" xil_pn:value="No" xil_pn:valueState="non-default"/>
  </properties>

  <bindings/>

  <libraries/>

  <autoManagedFiles>
    <!-- The following files are identified by `include statements in verilog -->
    <!-- source files and are automatically managed by Project Navigator.     -->
    <!--                                                                      -->
    <!-- Do not hand-edit this section, as it will be overwritten when the    -->
    <!-- project is analyzed based on files automatically identified as       -->
    <!-- include files.                                                       -->
  </autoManagedFiles>

</project>
