<!-- HTML header for doxygen 1.8.8-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <!-- For Mobile Devices -->
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8" />
    <meta name="generator" content="Doxygen 1.8.14" />
    <script type="text/javascript" src="jquery-2.1.1.min.js"></script>
    <title>CamelStudioX Library Documentaion: /Users/daizhirui/Development/CamelStudio_Library/Official/src/TC1.h Source File</title>
    <!--<link href="tabs.css" rel="stylesheet" type="text/css"/>-->
    <!--script type="text/javascript" src="dynsections.js"></script-->
    <link href='https://fonts.googleapis.com/css?family=Roboto+Slab' rel='stylesheet' type='text/css'>
    <link rel="stylesheet" href="bootstrap.min.css">
    <script type="text/javascript" src="bootstrap.min.js"></script>
    <script type="text/javascript" src="doxy-boot.js"></script>
    <link rel="stylesheet" href="website-styles.css" />
    <link href="doxygen.css" rel="stylesheet" type="text/css" /> <link href="style.css" rel="stylesheet" type="text/css"/>
</head>
<body>
    <nav class="navbar navbar-fixed-top" role="navigation">
        <div class="container">
            <button type="button" class="navbar-toggle" data-toggle="collapse" data-target=".navbar-responsive-collapse">
                     <span class="icon-bar"></span>
                     <span class="icon-bar"></span>
                     <span class="icon-bar"></span>
                 </button>
            <a href="/" class="navbar-brand"><img src="cmstudio.png" width="32px">&nbsp;CamelStudioX Library Documentaion </a>
            <nav class="collapse navbar-collapse navbar-responsive-collapse">
                <ul class="nav navbar-nav pull-right">
                    <li><a href="index.html">Main Page</a></li>
                    <li><a href="https://rink.hockeyapp.net/apps/798a2dae49b04400bcadaf69bda80417">CamelStudioX For Mac</a></li>
                    <li><a href="https://github.com/daizhirui/CamelStudio_Library">GitHub Project</a></li>
                    <li class="dropdown">
                        <a class="dropdown-toggle" data-toggle="dropdown" href="#">API Documentation<span class="caret"></span></a>
                        <ul class="dropdown-menu">
                            <li><a href="index.html">Overview</a></li>
                            <li><a href="files.html">File&nbsp;List</a></li>
                            <li><a href="pages.html">Related&nbsp;Pages</a></li>
                            <li><a href="annotated.html">Data&nbsp;Structure</a></li>
                            <li><a href="classes.html">Data&nbsp;Structure&nbsp;Index</a></li>
                        </ul>
                    </li>
                </ul>
            </nav>
        </div>
    </nav>
    <!-- nav class="navbar navbar-default" role="navigation">
            <div class="container">
                <div class="navbar-header">
                    <a class="navbar-brand">CamelStudioX Library Documentaion 1.2</a>
        </div>
        </div>
        </nav -->
    <div id="top">
        <!-- do not remove this div, it is closed by doxygen! -->
        <div class="content" id="content">
            <div class="container">
                <div class="row">
                    <div class="col-sm-12 panel " style="padding-bottom: 15px;">
                        <div style="margin-bottom: 15px;">
                            <!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1e2686d79518103fbe72c84ad081e52b.html">Official</a></li><li class="navelem"><a class="el" href="dir_a4bb8b9fe445694ead9fc43d863ab5df.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">TC1.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="a00125.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;#ifndef __TC1_h__</div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#define __TC1_h__</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;</div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="a00065.html">mcu.h</a>&quot;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;</div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/***** Timer clr stop and flag Setup******/</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="a00125.html#ade1093a6b28016a59b5e5b0c2733ab2c">   18</a></span>&#160;<span class="preprocessor">#define RT_TC1_Stop() MemoryWrite32(T1_CTL0_REG, 0)</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="a00125.html#ab9c21242bf3ba2144aa45a336a4dc7ea">   24</a></span>&#160;<span class="preprocessor">#define RT_TC1_ClearIrq() MemoryWrite32(T1_CLRIRQ_REG, 0)</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="a00125.html#abcd4f7c1a53b5d0a31f45076725a1ed6">   30</a></span>&#160;<span class="preprocessor">#define RT_TC1_ClearCnt() MemoryWrite32(T1_CLRCNT_REG, 0)</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="a00125.html#a2a7757de241add69f5fffc4e1dfa431a">   36</a></span>&#160;<span class="preprocessor">#define RT_TC1_ClearAll()  \</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">    {                   \</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">        RT_TC1_ClearIrq(); \</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">        RT_TC1_ClearCnt(); \</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a00125.html#adbef657c94c7b32f07e4210fbf7f4745">   46</a></span>&#160;<span class="preprocessor">#define RT_TC1_TcIrqOn() MemoryOr32(T1_CTL0_REG, 1 &lt;&lt; 7)</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a00125.html#ad8775d32f1b8cb982c2abf045e3b6b95">   52</a></span>&#160;<span class="preprocessor">#define RT_TC1_TcIrqOff() MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 7))</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a00125.html#a61477182241a8629176801cca44ce09a">   58</a></span>&#160;<span class="preprocessor">#define RT_TC1_PWMIrqOn() MemoryOr32(T1_CTL0_REG, 1 &lt;&lt; 6)</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a00125.html#a1c33903adfe470964d7eb5126c4ce7d4">   64</a></span>&#160;<span class="preprocessor">#define RT_TC1_PWMIrqOff() MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 6))</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a00125.html#a3395d62010d1ca815676f3086f0dfb4a">   70</a></span>&#160;<span class="preprocessor">#define RT_TC1_CheckTcFlag() ((MemoryRead32(T1_CTL0_REG) &amp; 0x80000000) &gt;&gt; 31)</span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a00125.html#acf0b6d73b626b9f56f9f6fda79d0860c">   76</a></span>&#160;<span class="preprocessor">#define RT_TC1_CheckPWMFlag() ((MemoryRead32(T1_CTL0_REG) &amp; 0x40000000) &gt;&gt; 30)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/****************** end*******************/</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">/****************** Timer ******************/</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a00125.html#ac76393581e0b1d58a9628139db72cdaf">   84</a></span>&#160;<span class="preprocessor">#define RT_TC1_TimerOn() MemoryOr32(T1_CTL0_REG, 1 &lt;&lt; 1)</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="a00125.html#a1bccbc833364c4f1c6ce63a758136817">   90</a></span>&#160;<span class="preprocessor">#define RT_TC1_TimerOff() MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 1))</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="a00125.html#a69c07e4e9fc56ae94d167f79399e7867">   98</a></span>&#160;<span class="preprocessor">#define RT_TC1_TimerSet1us(T, irq)                        \</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">    {                                                  \</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">        MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 7));           \</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">        MemoryWrite32(T1_CLK_REG, T / 81 + 1);             \</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">        MemoryWrite32(T1_REF_REG, 243 * T / (T + 81)); \</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">        MemoryOr32(T1_CTL0_REG, (0x02 | (irq &lt;&lt; 7)));  \</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">        MemoryOr32(SYS_CTL0_REG, irq);                 \</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a00125.html#ac04f2d9427689062596382399aa7d909">  113</a></span>&#160;<span class="preprocessor">#define RT_TC1_SetCounter(n)                    \</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">    {                                        \</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">        MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 7)); \</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">        MemoryWrite32(T1_CLK_REG, n);        \</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">        MemoryWrite32(T1_REF_REG, 0x0);      \</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">        MemoryOr32(T1_CTL0_REG, (0x02));     \</span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">/****************** ECNT *******************/</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a00125.html#add9b6f778a744d79226f5165a04a38d9">  127</a></span>&#160;<span class="preprocessor">#define RT_TC1_EcntOn() MemoryOr32(T1_CTL0_REG, 1)</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a00125.html#a1c9b9839a03d3e9b1158a2be2feebf42">  133</a></span>&#160;<span class="preprocessor">#define RT_TC1_EcntOff() MemoryAnd32(T1_CTL0_REG, ~1)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a00125.html#a4b786bd70b41c950892beeef4cbd2b27">  142</a></span>&#160;<span class="preprocessor">#define RT_TC1_SetEcnt(n, trigger, irq)                                  \</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">    {                                                                 \</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">        MemoryAnd32(T1_CTL0_REG, ~((0x1 &lt;&lt; 7) + (0x1 &lt;&lt; 2)));         \</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">        MemoryOr32(T1_CTL0_REG, ((trigger &lt;&lt; 2) | (irq &lt;&lt; 7) | 0x1)); \</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">        MemoryWrite32(T1_REF_REG, n);                                 \</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor">        MemoryOr32(SYS_CTL0_REG, irq);                                \</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">/****************** PWM *******************/</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a00125.html#a66b006ccc7fcf8165e1bed013985b92e">  155</a></span>&#160;<span class="preprocessor">#define RT_TC1_PWMOn() MemoryOr32(T1_CTL0_REG, 1 &lt;&lt; 4)</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a00125.html#afbffb90a80851e9a1e6e3dc03938c547">  161</a></span>&#160;<span class="preprocessor">#define RT_TC1_PWMOff() MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 4))</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="a00125.html#af7f2a1fa7c0f6bf6e61dbc2c1ecb1730">  170</a></span>&#160;<span class="preprocessor">#define RT_TC1_SetPWM(div, ref, irq)                                  \</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor">    {                                                              \</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="preprocessor">        MemoryAnd32(T1_CTL0_REG, ~(0x3 &lt;&lt; 6));                     \</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="preprocessor">        MemoryWrite32(T1_CLK_REG, div);                            \</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="preprocessor">        MemoryWrite32(T1_REF_REG, ref);                            \</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="preprocessor">        MemoryOr32(T1_CTL0_REG, (0x10 | (irq &lt;&lt; 6) | (irq &lt;&lt; 7))); \</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/****************** PWMM ******************/</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a00125.html#a6f11e47b5a8e7947fc76e9955e94acea">  184</a></span>&#160;<span class="preprocessor">#define RT_TC1_PWMMOn() MemoryOr32(T1_CTL0_REG, 1 &lt;&lt; 3)</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="a00125.html#aa070a043272a38ae84492146683a00d3">  190</a></span>&#160;<span class="preprocessor">#define RT_TC1_PWMMOff() MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 3))</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="a00125.html#a326645a1e9eb49468e696ba7a186cdba">  197</a></span>&#160;<span class="preprocessor">#define RT_TC1_PWMMTriggerMode(mode)            \</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="preprocessor">    {                                        \</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="preprocessor">        MemoryAnd32(T1_CTL0_REG, ~(1 &lt;&lt; 2)); \</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="preprocessor">        MemoryOr32(T1_CTL0_REG, mode &lt;&lt; 2);  \</span></div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="a00125.html#a1e92ad68930f990a6437c74432689e1b">  209</a></span>&#160;<span class="preprocessor">#define RT_TC1_SetPWMM(trigger, irq)                                   \</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="preprocessor">    {                                                               \</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="preprocessor">        MemoryAnd32(T1_CTL0_REG, ~((0x1 &lt;&lt; 7) + (0x1 &lt;&lt; 2)));       \</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor">        MemoryOr32(T1_CTL0_REG, (0x18 | (irq &lt;&lt; 7) | (rise &lt;&lt; 2))); \</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor">        MemoryOr32(SYS_CTL0_REG, irq);                              \</span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">    }</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment">/*************** Timer0 Read ***************/</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="a00125.html#a98f0ff60ac42d9ca3eef5f7d6e893df2">  221</a></span>&#160;<span class="preprocessor">#define RT_TC1_ReadCnt() MemoryRead32(T1_READ_REG)</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="a00065_html"><div class="ttname"><a href="a00065.html">mcu.h</a></div><div class="ttdoc">M2 micro core unit. </div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.8-->
<!-- start footer part -->
</div>
</div>
</div>
</div>
</div>
<address class="footer">
  <small>Version: 1.2  | Generated by <a href="http://www.doxygen.org/index.html"> Doxygen 1.8.14</a></small>
</address>
 <footer class="examples-footer">&copy; Camel Microelectronic 2018</footer>
</body>
</html>
