**RM0490** **Revision history**

# **33 Revision history**


**Table 179. Document revision history**





|Date|Revision|Changes|
|---|---|---|
|12-Apr-2022|1|Initial release.|
|21-Jul-2022|2|Section_Fast programming_ - row size corrected.<br>_Table 18: Organization of option bytes_ now contains links to option registers<br>and the duplicated description is removed.<br>Format of reset values of option registers updated and/or corrected.<br>Note in bit 16 of_FLASH security register (FLASH_SECR)_ updated.<br>Updated_Section 17.3.18: Clearing the OCxREF signal on an external event_.<br>OC1M[3:0] bitfield description updated in_Section 17.4.8: TIM1_<br>_capture/compare mode register 1 [alternate] (TIM1_CCMR1)_, _Section 18.4.8:_<br>_TIMx capture/compare mode register 1 [alternate] (TIMx_CCMR1) (x = 2 to 3)_, <br>_Section 19.4.6: TIM14 capture/compare mode register 1 [alternate]_<br>_(TIM14_CCMR1)_, and_Section 20.6.7: TIMx capture/compare mode register 1_<br>_[alternate] (TIMx_CCMR1)(x = 16 to 17)_.<br>USART2 information in_Table 27: Device resources enabled in different_<br>_operating modes_ corrected.<br>Spurious “TIM15” removed from_Section 6.2.7: Clock security system (CSS)_.<br>Cross-reference to DBG added in WWDG_Section 23.3.5: Debug mode_.<br>_Section 24.2: RTC main features_ corrected (spurious “or by a tamper event”<br>removed).|
|03-Dec-2022|3|First public release.<br>_Section 5.3.2: Low-power modes_, bulleted point Standby mode.<br>_Section 6.2: Clocks_, bulleted point TIMx.<br>_Figure 9: Clock tree_.<br>_Section 6.3: Low-power modes_, removal of “USART2”.<br>Section_Converting a supply-relative ADC measurement to an absolute voltage_<br>_value_.<br>_Figure 100: Break and Break2 circuitry overview_ - note under the figure<br>corrected.<br>_Section 17.3.25: Interfacing with Hall sensors_ - removal of “TIM4”.<br>_Figure 207: Break circuitry overview_ - note under the figure corrected.|
|10-Jul-2024|4|Document device reference from “STM32C0x1” to “STM32C0 series”;<br>Integration of the information relative to STM32C071xx.<br>Cover page: added reference to the errata sheets.<br>Added_Section 7: Clock recovery system (CRS)_ and_Section 29: Universal_<br>_serial bus full-speed host/device interface (USB)_.<br>**Memory mapping:**Added_Table 1: Peripherals or functions versus products_.<br>Updated_Figure 2: Memory map_, _Table 2: STM32C011xx and STM32C031xx_<br>_boundary addresses_, and_Table 7: STM32C0 series peripheral register_<br>_boundary addresses_; added_Table 4: STM32C071xx boundary addresses_. <br>Promoted_Section 3: Boot modes_ to the first level and updated. Demoted<br>_Section 3.1: Boot configuration_ as a subsection. Reworked_Section 3.1.4:_<br>_Empty check_. In the table of boundary addresses, “Code” replaced with<br>“FLASH” and “FLASH or SRAM”;|


RM0490 Rev 5 1019/1027



1022


