# dual-issue-superscalar-riscv-core
A Verilog implementation of a RISC-V Core (CAO Semester Project)
