<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>D:\My_tool\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml M_Lcd4Top.twx M_Lcd4Top.ncd -o M_Lcd4Top.twr M_Lcd4Top.pcf

</twCmdLine><twDesign>M_Lcd4Top.ncd</twDesign><twDesignPath>M_Lcd4Top.ncd</twDesignPath><twPCF>M_Lcd4Top.pcf</twPCF><twPcfPath>M_Lcd4Top.pcf</twPcfPath><twDevInfo arch="kintex7" pkg="ffg900"><twDevName>xc7k325t</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-3</twSpeedGrade><twSpeedVer>PRODUCTION 1.10 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_CpSl_Clk_i = PERIOD TIMEGRP &quot;TNM_CpSl_Clk_i&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.000</twMinPer></twConstHead><twPinLimitRpt anchorID="7"><twPinLimitBanner>Component Switching Limit Checks: TS_CpSl_Clk_i = PERIOD TIMEGRP &quot;TNM_CpSl_Clk_i&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="8" type="MINPERIOD" name="Tmmcmper_CLKOUT(Foutmax)" slack="1.444" period="2.381" constraintValue="2.381" deviceLimit="0.937" freqLimit="1067.236" physResource="U_M_ClkPll_0/mmcm_adv_inst/CLKOUT0" logResource="U_M_ClkPll_0/mmcm_adv_inst/CLKOUT0" locationPin="MMCME2_ADV_X0Y0.CLKOUT0" clockNet="U_M_ClkPll_0/clkout0"/><twPinLimit anchorID="9" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="U_M_ClkPll_0/mmcm_adv_inst/CLKIN1" logResource="U_M_ClkPll_0/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="U_M_ClkPll_0/clkin1"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="U_M_ClkPll_0/mmcm_adv_inst/CLKIN1" logResource="U_M_ClkPll_0/mmcm_adv_inst/CLKIN1" locationPin="MMCME2_ADV_X0Y0.CLKIN1" clockNet="U_M_ClkPll_0/clkin1"/></twPinLimitRpt></twConst><twConst anchorID="11" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP &quot;TNM_CpSl_Dvi0Clk_i&quot; 165 MHz HIGH 50%;</twConstName><twItemCnt>2161</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1296</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.922</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X0Y35.DIBDI5), 1 path
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.138</twSlack><twSrc BELType="FF">U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>3.871</twTotPathDel><twClkSkew dest = "0.586" src = "0.602">0.016</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X10Y177.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">CpSl_Dvi0Clk_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X10Y177.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.258</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;4&gt;</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[4].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y35.DIBDI5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">3.124</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y35.CLKBWRCLKU</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.747</twLogDel><twRouteDel>3.124</twRouteDel><twTotDel>3.871</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">CpSl_Dvi0Clk_i_BUFGP</twDestClk><twPctLog>19.3</twPctLog><twPctRoute>80.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36 (RAMB36_X0Y30.DIBDI1), 1 path
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.547</twSlack><twSrc BELType="FF">U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twTotPathDel>3.460</twTotPathDel><twClkSkew dest = "0.600" src = "0.618">0.018</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X12Y152.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">CpSl_Dvi0Clk_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X12Y152.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;21&gt;</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[18].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y30.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.659</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;18&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y30.CLKBWRCLKU</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[1].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>2.659</twRouteDel><twTotDel>3.460</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">CpSl_Dvi0Clk_i_BUFGP</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36 (RAMB36_X0Y32.DIBDI10), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.588</twSlack><twSrc BELType="FF">U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twDest><twTotPathDel>3.439</twTotPathDel><twClkSkew dest = "0.125" src = "0.123">-0.002</twClkSkew><twDelConst>6.060</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X8Y158.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">CpSl_Dvi0Clk_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X8Y158.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.312</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;65&gt;</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[64].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y32.DIBDI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">2.638</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;64&gt;</twComp></twPathDel><twPathDel><twSite>RAMB36_X0Y32.CLKBWRCLKL</twSite><twDelType>Trdck_DIB</twDelType><twDelInfo twEdge="twRising">0.489</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[3].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>0.801</twLogDel><twRouteDel>2.638</twRouteDel><twTotDel>3.439</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="9.090">CpSl_Dvi0Clk_i_BUFGP</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP &quot;TNM_CpSl_Dvi0Clk_i&quot; 165 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X0Y31.DIBDI4), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.000</twSlack><twSrc BELType="FF">U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.020</twTotPathDel><twClkSkew dest = "0.644" src = "0.624">-0.020</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y153.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">CpSl_Dvi0Clk_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y153.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.207</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;39&gt;</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[39].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y31.DIBDI4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.316</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;39&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y31.CLKBWRCLKL</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.503</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.296</twLogDel><twRouteDel>0.316</twRouteDel><twTotDel>0.020</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.030">CpSl_Dvi0Clk_i_BUFGP</twDestClk><twPctLog>-1480.0</twPctLog><twPctRoute>1580.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36 (RAMB36_X0Y31.DIBDI9), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.139</twTotPathDel><twClkSkew dest = "0.751" src = "0.615">-0.136</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X6Y148.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">CpSl_Dvi0Clk_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X6Y148.BMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;47&gt;</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[45].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y31.DIBDI9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.285</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;45&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y31.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.146</twLogDel><twRouteDel>0.285</twRouteDel><twTotDel>0.139</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.030">CpSl_Dvi0Clk_i_BUFGP</twDestClk><twPctLog>-105.0</twPctLog><twPctRoute>205.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36 (RAMB36_X0Y35.DIBDI9), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF</twSrc><twDest BELType="RAM">U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twTotPathDel>0.062</twTotPathDel><twClkSkew dest = "0.383" src = "0.326">-0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF</twSrc><twDest BELType='RAM'>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X14Y176.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="3.030">CpSl_Dvi0Clk_i_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X14Y176.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.148</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;12&gt;</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/I_DQ.U_DQQ/DLY_9.DLY_9_GEN[9].I_SRLT_NE_0.FF</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y35.DIBDI9</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/iDATA&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y35.CLKBWRCLKU</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twComp><twBEL>U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36</twBEL></twPathDel><twLogDel>-0.148</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.062</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="3.030">CpSl_Dvi0Clk_i_BUFGP</twDestClk><twPctLog>-238.7</twPctLog><twPctRoute>338.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="24"><twPinLimitBanner>Component Switching Limit Checks: TS_CpSl_Dvi0Clk_i = PERIOD TIMEGRP &quot;TNM_CpSl_Dvi0Clk_i&quot; 165 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="25" type="MINPERIOD" name="Trper_CLKB" slack="4.397" period="6.060" constraintValue="6.060" deviceLimit="1.663" freqLimit="601.323" physResource="U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X0Y31.CLKBWRCLKL" clockNet="CpSl_Dvi0Clk_i_BUFGP"/><twPinLimit anchorID="26" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="4.397" period="6.060" constraintValue="6.060" deviceLimit="1.663" freqLimit="601.323" physResource="U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKU" logResource="U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[2].u_ramb36/U_RAMB36/CLKBWRCLKU" locationPin="RAMB36_X0Y31.CLKBWRCLKU" clockNet="CpSl_Dvi0Clk_i_BUFGP"/><twPinLimit anchorID="27" type="MINPERIOD" name="Trper_CLKB" slack="4.397" period="6.060" constraintValue="6.060" deviceLimit="1.663" freqLimit="601.323" physResource="U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBWRCLKL" logResource="U_M_Ila_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_K7.U_CS_BRAM_CASCADE_K7/I_DEPTH_LTEQ_32K.U_SBRAM_0/I_B36KGT0.G_RAMB36[0].u_ramb36/U_RAMB36/CLKBWRCLKL" locationPin="RAMB36_X0Y35.CLKBWRCLKL" clockNet="CpSl_Dvi0Clk_i_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="28" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_CpSl_Clk_iP = PERIOD TIMEGRP &quot;TNM_CpSl_Clk_iP&quot; 5 ns HIGH 50%;</twConstName><twItemCnt>224</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>159</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8 (SLICE_X46Y171.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.079</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8</twDest><twTotPathDel>1.893</twTotPathDel><twClkSkew dest = "0.543" src = "0.536">-0.007</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X52Y165.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y170.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y170.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y171.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer&lt;10&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8</twBEL></twPathDel><twLogDel>0.622</twLogDel><twRouteDel>1.271</twRouteDel><twTotDel>1.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.627</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8</twDest><twTotPathDel>1.292</twTotPathDel><twClkSkew dest = "0.543" src = "0.589">0.046</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y170.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y170.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y171.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer&lt;10&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_8</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>1.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9 (SLICE_X46Y171.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.079</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9</twDest><twTotPathDel>1.893</twTotPathDel><twClkSkew dest = "0.543" src = "0.536">-0.007</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X52Y165.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y170.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y170.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y171.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer&lt;10&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9</twBEL></twPathDel><twLogDel>0.622</twLogDel><twRouteDel>1.271</twRouteDel><twTotDel>1.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.627</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9</twDest><twTotPathDel>1.292</twTotPathDel><twClkSkew dest = "0.543" src = "0.589">0.046</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y170.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y170.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y171.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer&lt;10&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>1.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10 (SLICE_X46Y171.SR), 2 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.079</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10</twDest><twTotPathDel>1.893</twTotPathDel><twClkSkew dest = "0.543" src = "0.536">-0.007</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y165.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X52Y165.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y170.C1</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">0.909</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y170.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y171.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer&lt;10&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10</twBEL></twPathDel><twLogDel>0.622</twLogDel><twRouteDel>1.271</twRouteDel><twTotDel>1.893</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twDestClk><twPctLog>32.9</twPctLog><twPctRoute>67.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>3.627</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10</twDest><twTotPathDel>1.292</twTotPathDel><twClkSkew dest = "0.543" src = "0.589">0.046</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y170.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X45Y170.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.276</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y170.C2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y170.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y171.SR</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2_xadc_supplied_temperature.sample_timer_clr_OR_48_o</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y171.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.271</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer&lt;10&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_10</twBEL></twPathDel><twLogDel>0.590</twLogDel><twRouteDel>0.702</twRouteDel><twTotDel>1.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CpSl_Clk_iP = PERIOD TIMEGRP &quot;TNM_CpSl_Clk_iP&quot; 5 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_4 (SLICE_X98Y174.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.142</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_3</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_4</twDest><twTotPathDel>0.153</twTotPathDel><twClkSkew dest = "0.063" src = "0.052">-0.011</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_3</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X99Y174.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X99Y174.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r&lt;3&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X98Y174.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.090</twDelInfo><twComp>U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X98Y174.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.037</twDelInfo><twComp>U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r&lt;7&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_iodelay_ctrl/rst_ref_sync_r_4</twBEL></twPathDel><twLogDel>0.063</twLogDel><twRouteDel>0.090</twRouteDel><twTotDel>0.153</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr (SLICE_X45Y170.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.160</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state_FSM_FFd1</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twDest><twTotPathDel>0.192</twTotPathDel><twClkSkew dest = "0.345" src = "0.313">-0.032</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state_FSM_FFd1</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X47Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X47Y171.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state_FSM_FFd2</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y170.A5</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.tempmon_state_FSM_FFd1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y170.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.045</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.xadc_den</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr_glue_set</twBEL><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_clr</twBEL></twPathDel><twLogDel>0.055</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.192</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en (SLICE_X47Y170.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.166</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en</twDest><twTotPathDel>0.179</twTotPathDel><twClkSkew dest = "0.068" src = "0.055">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X46Y171.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X46Y171.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.118</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer&lt;10&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y170.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.094</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X47Y170.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.033</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/GND_54_o_GND_54_o_equal_29_o&lt;10&gt;</twBEL><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_en</twBEL></twPathDel><twLogDel>0.085</twLogDel><twRouteDel>0.094</twRouteDel><twTotDel>0.179</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twDestClk><twPctLog>47.5</twPctLog><twPctRoute>52.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="47"><twPinLimitBanner>Component Switching Limit Checks: TS_CpSl_Clk_iP = PERIOD TIMEGRP &quot;TNM_CpSl_Clk_iP&quot; 5 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="48" type="MAXPERIOD" name="Tdlycper_REFCLK" slack="0.264" period="5.000" constraintValue="5.000" deviceLimit="5.264" freqLimit="189.970" physResource="U_M_DdrCtrl_0/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK" logResource="U_M_DdrCtrl_0/u_iodelay_ctrl/u_idelayctrl_MapLib_replicate8/REFCLK" locationPin="IDELAYCTRL_X1Y2.REFCLK" clockNet="U_M_DdrCtrl_0/clk_ref"/><twPinLimit anchorID="49" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.313" period="1.250" constraintValue="1.250" deviceLimit="0.937" freqLimit="1067.236" physResource="U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i/CLKOUT0" logResource="U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i/CLKOUT0" locationPin="PLLE2_ADV_X1Y1.CLKOUT0" clockNet="U_M_DdrCtrl_0/freq_refclk"/><twPinLimit anchorID="50" type="MINPERIOD" name="Tpllper_CLKOUT(Foutmax)" slack="0.313" period="1.250" constraintValue="1.250" deviceLimit="0.937" freqLimit="1067.236" physResource="U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i/CLKOUT1" logResource="U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i/CLKOUT1" locationPin="PLLE2_ADV_X1Y1.CLKOUT1" clockNet="U_M_DdrCtrl_0/mem_refclk"/></twPinLimitRpt></twConst><twConst anchorID="51" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_ISERDES_CLOCK = PERIOD TIMEGRP &quot;TNM_ISERDES_CLK&quot; 1.25 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="52"><twPinLimitBanner>Component Switching Limit Checks: TS_ISERDES_CLOCK = PERIOD TIMEGRP &quot;TNM_ISERDES_CLK&quot; 1.25 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="53" type="MINPERIOD" name="Tisper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y126.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="54" type="MINPERIOD" name="Tisper_CLKB" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y126.CLKB" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="55" type="MINPERIOD" name="Tisper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y140.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="56" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP &quot;TNM_SOURCE_IDLE&quot; TO TIMEGRP         &quot;TNM_DEST_ISERDES&quot; TS_ISERDES_CLOCK * 6;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>16</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>3.267</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq (ILOGIC_X1Y130.DDLY), 2 paths
</twPathRptBanner><twPathRpt anchorID="57"><twConstPath anchorID="58" twDataPathType="twDataPathFromToDelay"><twSlack>4.233</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twDest><twTotPathDel>5.218</twTotPathDel><twClkSkew dest = "2.633" src = "0.508">-2.125</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AE4.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">3.001</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AE4.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>ddr3_dq&lt;11&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y130.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y130.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y130.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y130.CLKB</twSite><twDelType>Tisdck_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>2.217</twLogDel><twRouteDel>3.001</twRouteDel><twTotDel>5.218</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.546">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="59"><twConstPath anchorID="60" twDataPathType="twDataPathFromToDelay"><twSlack>4.356</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twDest><twTotPathDel>5.095</twTotPathDel><twClkSkew dest = "2.633" src = "0.508">-2.125</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AE4.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">3.001</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AE4.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>ddr3_dq&lt;11&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[11].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y130.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y130.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y130.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y130.CLK</twSite><twDelType>Tisdck_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>2.094</twLogDel><twRouteDel>3.001</twRouteDel><twTotDel>5.095</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.171">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk</twDestClk><twPctLog>41.1</twPctLog><twPctRoute>58.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (ILOGIC_X1Y147.DDLY), 2 paths
</twPathRptBanner><twPathRpt anchorID="61"><twConstPath anchorID="62" twDataPathType="twDataPathFromToDelay"><twSlack>4.326</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twDest><twTotPathDel>5.131</twTotPathDel><twClkSkew dest = "2.639" src = "0.508">-2.131</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AD3.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AD3.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>ddr3_dq&lt;0&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y147.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y147.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y147.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y147.CLKB</twSite><twDelType>Tisdck_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>2.217</twLogDel><twRouteDel>2.914</twRouteDel><twTotDel>5.131</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.546">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk</twDestClk><twPctLog>43.2</twPctLog><twPctRoute>56.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="63"><twConstPath anchorID="64" twDataPathType="twDataPathFromToDelay"><twSlack>4.449</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twDest><twTotPathDel>5.008</twTotPathDel><twClkSkew dest = "2.639" src = "0.508">-2.131</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AD3.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.914</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AD3.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>ddr3_dq&lt;0&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[0].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y147.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y147.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y147.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y147.CLK</twSite><twDelType>Tisdck_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>2.094</twLogDel><twRouteDel>2.914</twRouteDel><twTotDel>5.008</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.171">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq (ILOGIC_X1Y146.DDLY), 2 paths
</twPathRptBanner><twPathRpt anchorID="65"><twConstPath anchorID="66" twDataPathType="twDataPathFromToDelay"><twSlack>4.504</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twDest><twTotPathDel>4.953</twTotPathDel><twClkSkew dest = "2.639" src = "0.508">-2.131</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AC2.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.736</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AC2.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>ddr3_dq&lt;1&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y146.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y146.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y146.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y146.CLKB</twSite><twDelType>Tisdck_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">0.102</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>2.217</twLogDel><twRouteDel>2.736</twRouteDel><twTotDel>4.953</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="0.546">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="67"><twConstPath anchorID="68" twDataPathType="twDataPathFromToDelay"><twSlack>4.627</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twDest><twTotPathDel>4.830</twTotPathDel><twClkSkew dest = "2.639" src = "0.508">-2.131</twClkSkew><twDelConst>7.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AC2.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">2.736</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AC2.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">1.306</twDelInfo><twComp>ddr3_dq&lt;1&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[1].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y146.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y146.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.593</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y146.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/data_in_dly&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>ILOGIC_X1Y146.CLK</twSite><twDelType>Tisdck_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>2.094</twLogDel><twRouteDel>2.736</twRouteDel><twTotDel>4.830</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="1.171">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk</twDestClk><twPctLog>43.4</twPctLog><twPctRoute>56.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP &quot;TNM_SOURCE_IDLE&quot; TO TIMEGRP
        &quot;TNM_DEST_ISERDES&quot; TS_ISERDES_CLOCK * 6;
</twPathRptBanner><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq (ILOGIC_X1Y133.DDLY), 2 paths
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="69"><twSlack>0.054</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twDest><twClkSkew dest = "2.014" src = "0.220">1.794</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AF1.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AF1.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ddr3_dq&lt;10&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y133.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y133.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y133.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y133.CLK</twSite><twDelType>Tisckd_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>0.990</twRouteDel><twTotDel>2.022</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.079">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="70"><twSlack>0.054</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twDest><twClkSkew dest = "2.014" src = "0.220">1.794</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AF1.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AF1.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ddr3_dq&lt;10&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[10].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y133.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y133.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y133.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y133.CLKB</twSite><twDelType>Tisckd_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>0.990</twRouteDel><twTotDel>2.022</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="-0.704">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk</twDestClk><twPctLog>51.0</twPctLog><twPctRoute>49.0</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq (ILOGIC_X1Y134.DDLY), 2 paths
</twPathRptBanner><twRacePath anchorID="71"><twSlack>0.098</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twDest><twClkSkew dest = "2.016" src = "0.220">1.796</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AE1.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AE1.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ddr3_dq&lt;9&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y134.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y134.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y134.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y134.CLK</twSite><twDelType>Tisckd_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.036</twRouteDel><twTotDel>2.068</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.079">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="72"><twSlack>0.098</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twDest><twClkSkew dest = "2.016" src = "0.220">1.796</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AE1.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.036</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AE1.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ddr3_dq&lt;9&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[9].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y134.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y134.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y134.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y134.CLKB</twSite><twDelType>Tisckd_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.036</twRouteDel><twTotDel>2.068</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="-0.704">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk</twDestClk><twPctLog>49.9</twPctLog><twPctRoute>50.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq (ILOGIC_X1Y135.DDLY), 2 paths
</twPathRptBanner><twRacePath anchorID="73"><twSlack>0.143</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twDest><twClkSkew dest = "2.016" src = "0.220">1.796</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AF2.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AF2.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ddr3_dq&lt;8&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y135.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y135.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y135.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y135.CLK</twSite><twDelType>Tisckd_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.081</twRouteDel><twTotDel>2.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="-0.079">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twRacePath><twRacePath anchorID="74"><twSlack>0.143</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twDest><twClkSkew dest = "2.016" src = "0.220">1.796</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.174</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X105Y120.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X105Y120.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_ref_zq_wip_r</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twBEL></twPathDel><twPathDel><twSite>AF2.IBUFDISABLE</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">1.081</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/mc_read_idle_r</twComp></twPathDel><twPathDel><twSite>AF2.I</twSite><twDelType>Tio_IBUFDISABLE</twDelType><twDelInfo twEdge="twRising">0.729</twDelInfo><twComp>ddr3_dq&lt;8&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dq_iobuf_HP.gen_dq_iobuf[8].u_iobuf_dq/IBUF_IBUFDISABLE</twBEL></twPathDel><twPathDel><twSite>IDELAY_X1Y135.IDATAIN</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/in_dq&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>IDELAY_X1Y135.DATAOUT</twSite><twDelType>Tiddo_IDATAIN</twDelType><twDelInfo twEdge="twRising">0.264</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.idelaye2</twBEL></twPathDel><twPathDel><twSite>ILOGIC_X1Y135.DDLY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/data_in_dly&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>ILOGIC_X1Y135.CLKB</twSite><twDelType>Tisckd_DDLY_DDR</twDelType><twDelInfo twEdge="twRising">-0.061</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[8].iserdes_dq_.iserdesdq</twBEL></twPathDel><twLogDel>1.032</twLogDel><twRouteDel>1.081</twRouteDel><twTotDel>2.113</twTotDel><twDestClk twEdge ="twFalling" twArriveTime ="-0.704">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk</twDestClk><twPctLog>48.8</twPctLog><twPctRoute>51.2</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="75" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP         &quot;TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC&quot; 20 ns DATAPATHONLY;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>24</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>2.177</twMaxDel></twConstHead><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_4 (SLICE_X61Y160.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathFromToDelay"><twSlack>17.823</twSlack><twSrc BELType="PAD">CpSl_Clk_iP</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_4</twDest><twTotPathDel>2.177</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CpSl_Clk_iP</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_4</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>CpSl_Clk_iP</twComp><twBEL>CpSl_Clk_iP</twBEL><twBEL>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.069</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.586</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2009</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>PrSl_DdrClk_s</twComp></twPathDel><twLogDel>-2.651</twLogDel><twRouteDel>4.828</twRouteDel><twTotDel>2.177</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="78"><twConstPath anchorID="79" twDataPathType="twDataPathFromToDelay"><twSlack>17.823</twSlack><twSrc BELType="PAD">CpSl_Clk_iN</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_4</twDest><twTotPathDel>2.177</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CpSl_Clk_iN</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_4</twDest><twLogLvls>5</twLogLvls><twSrcSite>AF10.PAD</twSrcSite><twPathDel><twSite>AF10.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CpSl_Clk_iN</twComp><twBEL>CpSl_Clk_iN</twBEL><twBEL>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AE10.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AE10.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>CpSl_Clk_iP</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.069</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.586</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y160.CLK</twSite><twDelType>net</twDelType><twFanCnt>2009</twFanCnt><twDelInfo twEdge="twRising">1.104</twDelInfo><twComp>PrSl_DdrClk_s</twComp></twPathDel><twLogDel>-2.651</twLogDel><twRouteDel>4.828</twRouteDel><twTotDel>2.177</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3 (SLICE_X60Y161.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="80"><twConstPath anchorID="81" twDataPathType="twDataPathFromToDelay"><twSlack>17.824</twSlack><twSrc BELType="PAD">CpSl_Clk_iP</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3</twDest><twTotPathDel>2.176</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CpSl_Clk_iP</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>CpSl_Clk_iP</twComp><twBEL>CpSl_Clk_iP</twBEL><twBEL>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.069</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.586</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>2009</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>PrSl_DdrClk_s</twComp></twPathDel><twLogDel>-2.651</twLogDel><twRouteDel>4.827</twRouteDel><twTotDel>2.176</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="82"><twConstPath anchorID="83" twDataPathType="twDataPathFromToDelay"><twSlack>17.824</twSlack><twSrc BELType="PAD">CpSl_Clk_iN</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3</twDest><twTotPathDel>2.176</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CpSl_Clk_iN</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_3</twDest><twLogLvls>5</twLogLvls><twSrcSite>AF10.PAD</twSrcSite><twPathDel><twSite>AF10.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CpSl_Clk_iN</twComp><twBEL>CpSl_Clk_iN</twBEL><twBEL>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AE10.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AE10.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>CpSl_Clk_iP</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.069</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.586</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y161.CLK</twSite><twDelType>net</twDelType><twFanCnt>2009</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>PrSl_DdrClk_s</twComp></twPathDel><twLogDel>-2.651</twLogDel><twRouteDel>4.827</twRouteDel><twTotDel>2.176</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0 (SLICE_X60Y162.CLK), 2 paths
</twPathRptBanner><twPathRpt anchorID="84"><twConstPath anchorID="85" twDataPathType="twDataPathFromToDelay"><twSlack>17.824</twSlack><twSrc BELType="PAD">CpSl_Clk_iP</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0</twDest><twTotPathDel>2.176</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CpSl_Clk_iP</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>AE10.PAD</twSrcSite><twPathDel><twSite>AE10.I</twSite><twDelType>Tiopi</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>CpSl_Clk_iP</twComp><twBEL>CpSl_Clk_iP</twBEL><twBEL>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.069</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.586</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y162.CLK</twSite><twDelType>net</twDelType><twFanCnt>2009</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>PrSl_DdrClk_s</twComp></twPathDel><twLogDel>-2.651</twLogDel><twRouteDel>4.827</twRouteDel><twTotDel>2.176</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="86"><twConstPath anchorID="87" twDataPathType="twDataPathFromToDelay"><twSlack>17.824</twSlack><twSrc BELType="PAD">CpSl_Clk_iN</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0</twDest><twTotPathDel>2.176</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='PAD'>CpSl_Clk_iN</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>AF10.PAD</twSrcSite><twPathDel><twSite>AF10.PADOUT</twSite><twDelType>Tiopp</twDelType><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>CpSl_Clk_iN</twComp><twBEL>CpSl_Clk_iN</twBEL><twBEL>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twBEL></twPathDel><twPathDel><twSite>AE10.DIFFI_IN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/SLAVEBUF.DIFFIN</twComp></twPathDel><twPathDel><twSite>AE10.I</twSite><twDelType>Tiodi</twDelType><twDelInfo twEdge="twRising">0.786</twDelInfo><twComp>CpSl_Clk_iP</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/diff_input_clk.u_ibufg_sys_clk/IBUFDS</twBEL></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.977</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_clk_ibuf/sys_clk_ibufg</twComp></twPathDel><twPathDel><twSite>PLLE2_ADV_X1Y1.CLKOUT3</twSite><twDelType>Tpllcko_CLK</twDelType><twDelInfo twEdge="twRising">0.069</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/plle2_i</twBEL></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKIN1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3</twComp></twPathDel><twPathDel><twSite>MMCME2_ADV_X1Y1.CLKFBOUT</twSite><twDelType>Tmmcmcko_CLKFBOUT</twDelType><twDelInfo twEdge="twRising">-3.586</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i</twBEL></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.I0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.971</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/clk_pll_i</twComp></twPathDel><twPathDel><twSite>BUFGCTRL_X0Y5.O</twSite><twDelType>Tbccko_O</twDelType><twDelInfo twEdge="twRising">0.080</twDelInfo><twComp>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twComp><twBEL>U_M_DdrCtrl_0/u_ddr3_infrastructure/u_bufg_clkdiv0</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y162.CLK</twSite><twDelType>net</twDelType><twFanCnt>2009</twFanCnt><twDelInfo twEdge="twRising">1.103</twDelInfo><twComp>PrSl_DdrClk_s</twComp></twPathDel><twLogDel>-2.651</twLogDel><twRouteDel>4.827</twRouteDel><twTotDel>2.176</twTotDel></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC = MAXDELAY TO TIMEGRP
        &quot;TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC&quot; 20 ns DATAPATHONLY;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9 (SLICE_X62Y163.D5), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="88"><twSlack>0.329</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_9</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_9</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X53Y169.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl&lt;11&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y163.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y163.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r5&lt;9&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl&lt;9&gt;_rt</twBEL><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_9</twBEL></twPathDel><twLogDel>0.034</twLogDel><twRouteDel>0.295</twRouteDel><twTotDel>0.329</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_11 (SLICE_X62Y164.D5), 1 path
</twPathRptBanner><twRacePath anchorID="89"><twSlack>0.330</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_11</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_11</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_11</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_11</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X53Y169.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X53Y169.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl&lt;11&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y164.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.296</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y164.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.066</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r5&lt;11&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl&lt;11&gt;_rt</twBEL><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_11</twBEL></twPathDel><twLogDel>0.034</twLogDel><twRouteDel>0.296</twRouteDel><twTotDel>0.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twDestClk><twPctLog>10.3</twPctLog><twPctRoute>89.7</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1 (SLICE_X61Y162.D5), 1 path
</twPathRptBanner><twRacePath anchorID="90"><twSlack>0.338</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_1</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_1</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X52Y168.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/clk_ref</twSrcClk><twPathDel><twSite>SLICE_X52Y168.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl&lt;3&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y162.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y162.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">-0.045</twDelInfo><twComp>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r5&lt;1&gt;</twComp><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_lcl&lt;1&gt;_rt</twBEL><twBEL>U_M_DdrCtrl_0/temp_mon_enabled.u_tempmon/device_temp_sync_r1_1</twBEL></twPathDel><twLogDel>0.073</twLogDel><twRouteDel>0.265</twRouteDel><twTotDel>0.338</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twDestClk><twPctLog>21.6</twPctLog><twPctRoute>78.4</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="91" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_U_M_ClkPll_0_clkout1 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout1&quot; TS_CpSl_Clk_i         * 0.6 HIGH 50%;</twConstName><twItemCnt>4450</twItemCnt><twErrCntSetup>53</twErrCntSetup><twErrCntEndPt>53</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>813</twEndPtCnt><twPathErrCnt>808</twPathErrCnt><twMinPer>54.636</twMinPer></twConstHead><twPathRptBanner iPaths="188" iCriticalPaths="72" sType="EndPoint">Paths for end point U_M_DdrIf_0/PrSv_HCnt_s_9 (SLICE_X7Y137.CIN), 188 paths
</twPathRptBanner><twPathRpt anchorID="92"><twConstPath anchorID="93" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.809</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType="FF">U_M_DdrIf_0/PrSv_HCnt_s_9</twDest><twTotPathDel>2.158</twTotPathDel><twClkSkew dest = "3.533" src = "3.752">0.219</twClkSkew><twDelConst>0.794</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType='FF'>U_M_DdrIf_0/PrSv_HCnt_s_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="82.539">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X6Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;4&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y134.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSl_HdisDvld_s</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y135.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;3&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_lut&lt;1&gt;</twBEL><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;7&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;11&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_xor&lt;11&gt;</twBEL><twBEL>U_M_DdrIf_0/PrSv_HCnt_s_9</twBEL></twPathDel><twLogDel>0.836</twLogDel><twRouteDel>1.322</twRouteDel><twTotDel>2.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">PrSl_ClkLcd_s</twDestClk><twPctLog>38.7</twPctLog><twPctRoute>61.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="94"><twConstPath anchorID="95" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.809</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType="FF">U_M_DdrIf_0/PrSv_HCnt_s_9</twDest><twTotPathDel>2.158</twTotPathDel><twClkSkew dest = "3.533" src = "3.752">0.219</twClkSkew><twDelConst>0.794</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType='FF'>U_M_DdrIf_0/PrSv_HCnt_s_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="82.539">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X6Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;4&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y134.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSl_HdisDvld_s</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y135.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y135.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;3&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_lut&lt;2&gt;</twBEL><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;7&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;11&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_xor&lt;11&gt;</twBEL><twBEL>U_M_DdrIf_0/PrSv_HCnt_s_9</twBEL></twPathDel><twLogDel>0.767</twLogDel><twRouteDel>1.391</twRouteDel><twTotDel>2.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">PrSl_ClkLcd_s</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="96"><twConstPath anchorID="97" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.807</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType="FF">U_M_DdrIf_0/PrSv_HCnt_s_9</twDest><twTotPathDel>2.156</twTotPathDel><twClkSkew dest = "3.533" src = "3.752">0.219</twClkSkew><twDelConst>0.794</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType='FF'>U_M_DdrIf_0/PrSv_HCnt_s_9</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="82.539">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X6Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;4&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y134.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSl_HdisDvld_s</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y135.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y135.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;3&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_lut&lt;3&gt;</twBEL><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;7&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;11&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_xor&lt;11&gt;</twBEL><twBEL>U_M_DdrIf_0/PrSv_HCnt_s_9</twBEL></twPathDel><twLogDel>0.766</twLogDel><twRouteDel>1.390</twRouteDel><twTotDel>2.156</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">PrSl_ClkLcd_s</twDestClk><twPctLog>35.5</twPctLog><twPctRoute>64.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="188" iCriticalPaths="72" sType="EndPoint">Paths for end point U_M_DdrIf_0/PrSv_HCnt_s_11 (SLICE_X7Y137.CIN), 188 paths
</twPathRptBanner><twPathRpt anchorID="98"><twConstPath anchorID="99" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.801</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType="FF">U_M_DdrIf_0/PrSv_HCnt_s_11</twDest><twTotPathDel>2.150</twTotPathDel><twClkSkew dest = "3.533" src = "3.752">0.219</twClkSkew><twDelConst>0.794</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType='FF'>U_M_DdrIf_0/PrSv_HCnt_s_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="82.539">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X6Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;4&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y134.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSl_HdisDvld_s</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y135.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;3&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_lut&lt;1&gt;</twBEL><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;7&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;11&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_xor&lt;11&gt;</twBEL><twBEL>U_M_DdrIf_0/PrSv_HCnt_s_11</twBEL></twPathDel><twLogDel>0.828</twLogDel><twRouteDel>1.322</twRouteDel><twTotDel>2.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">PrSl_ClkLcd_s</twDestClk><twPctLog>38.5</twPctLog><twPctRoute>61.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="100"><twConstPath anchorID="101" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.801</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType="FF">U_M_DdrIf_0/PrSv_HCnt_s_11</twDest><twTotPathDel>2.150</twTotPathDel><twClkSkew dest = "3.533" src = "3.752">0.219</twClkSkew><twDelConst>0.794</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType='FF'>U_M_DdrIf_0/PrSv_HCnt_s_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="82.539">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X6Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;4&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y134.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSl_HdisDvld_s</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y135.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y135.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;3&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_lut&lt;2&gt;</twBEL><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;7&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;11&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_xor&lt;11&gt;</twBEL><twBEL>U_M_DdrIf_0/PrSv_HCnt_s_11</twBEL></twPathDel><twLogDel>0.759</twLogDel><twRouteDel>1.391</twRouteDel><twTotDel>2.150</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">PrSl_ClkLcd_s</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="102"><twConstPath anchorID="103" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.799</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType="FF">U_M_DdrIf_0/PrSv_HCnt_s_11</twDest><twTotPathDel>2.148</twTotPathDel><twClkSkew dest = "3.533" src = "3.752">0.219</twClkSkew><twDelConst>0.794</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType='FF'>U_M_DdrIf_0/PrSv_HCnt_s_11</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="82.539">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X6Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;4&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y134.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSl_HdisDvld_s</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y135.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y135.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;3&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_lut&lt;3&gt;</twBEL><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;7&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.096</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;11&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_xor&lt;11&gt;</twBEL><twBEL>U_M_DdrIf_0/PrSv_HCnt_s_11</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>1.390</twRouteDel><twTotDel>2.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">PrSl_ClkLcd_s</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="188" iCriticalPaths="72" sType="EndPoint">Paths for end point U_M_DdrIf_0/PrSv_HCnt_s_10 (SLICE_X7Y137.CIN), 188 paths
</twPathRptBanner><twPathRpt anchorID="104"><twConstPath anchorID="105" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.764</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType="FF">U_M_DdrIf_0/PrSv_HCnt_s_10</twDest><twTotPathDel>2.113</twTotPathDel><twClkSkew dest = "3.533" src = "3.752">0.219</twClkSkew><twDelConst>0.794</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType='FF'>U_M_DdrIf_0/PrSv_HCnt_s_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="82.539">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X6Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;4&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y134.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSl_HdisDvld_s</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y135.B5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.265</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y135.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;3&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_lut&lt;1&gt;</twBEL><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;7&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;11&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_xor&lt;11&gt;</twBEL><twBEL>U_M_DdrIf_0/PrSv_HCnt_s_10</twBEL></twPathDel><twLogDel>0.791</twLogDel><twRouteDel>1.322</twRouteDel><twTotDel>2.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">PrSl_ClkLcd_s</twDestClk><twPctLog>37.4</twPctLog><twPctRoute>62.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="106"><twConstPath anchorID="107" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.764</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType="FF">U_M_DdrIf_0/PrSv_HCnt_s_10</twDest><twTotPathDel>2.113</twTotPathDel><twClkSkew dest = "3.533" src = "3.752">0.219</twClkSkew><twDelConst>0.794</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType='FF'>U_M_DdrIf_0/PrSv_HCnt_s_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="82.539">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X6Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;4&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y134.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSl_HdisDvld_s</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y135.C5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.334</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y135.COUT</twSite><twDelType>Topcyc</twDelType><twDelInfo twEdge="twRising">0.231</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;3&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_lut&lt;2&gt;</twBEL><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;7&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;11&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_xor&lt;11&gt;</twBEL><twBEL>U_M_DdrIf_0/PrSv_HCnt_s_10</twBEL></twPathDel><twLogDel>0.722</twLogDel><twRouteDel>1.391</twRouteDel><twTotDel>2.113</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">PrSl_ClkLcd_s</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="108"><twConstPath anchorID="109" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-1.762</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType="FF">U_M_DdrIf_0/PrSv_HCnt_s_10</twDest><twTotPathDel>2.111</twTotPathDel><twClkSkew dest = "3.533" src = "3.752">0.219</twClkSkew><twDelConst>0.794</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.198" fPhaseErr="0.120" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.226</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twSrc><twDest BELType='FF'>U_M_DdrIf_0/PrSv_HCnt_s_10</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X6Y135.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="82.539">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X6Y135.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;4&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_FreChoice_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y134.D4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreChoice_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSl_HdisDvld_s</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o121</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o12</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y137.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.237</twDelInfo><twComp>N820</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y137.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o_inv</twComp><twBEL>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o125</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y135.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s[11]_CpSv_FreHcnt_i[11]_equal_14_o</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y135.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;3&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_lut&lt;3&gt;</twBEL><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y136.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y136.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.049</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;7&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y137.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y137.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>U_M_DdrIf_0/PrSv_HCnt_s&lt;11&gt;</twComp><twBEL>U_M_DdrIf_0/Mcount_PrSv_HCnt_s_xor&lt;11&gt;</twBEL><twBEL>U_M_DdrIf_0/PrSv_HCnt_s_10</twBEL></twPathDel><twLogDel>0.721</twLogDel><twRouteDel>1.390</twRouteDel><twTotDel>2.111</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="83.333">PrSl_ClkLcd_s</twDestClk><twPctLog>34.2</twPctLog><twPctRoute>65.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_ClkPll_0_clkout1 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout1&quot; TS_CpSl_Clk_i
        * 0.6 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y26.RSTRAMBL), 1 path
</twPathRptBanner><twPathRpt anchorID="110"><twConstPath anchorID="111" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType="RAM">U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.119</twTotPathDel><twClkSkew dest = "0.389" src = "0.331">-0.058</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType='RAM'>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkLcd_s</twSrcClk><twPathDel><twSite>SLICE_X13Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y26.RSTRAMBL</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y26.CLKBWRCLKL</twSite><twDelType>Trckc_RSTRAM</twDelType><twDelInfo twEdge="twFalling">-0.189</twDelInfo><twComp>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.089</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkLcd_s</twDestClk><twPctLog>-74.8</twPctLog><twPctRoute>174.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X0Y26.RSTRAMBU), 1 path
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="FF">U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType="RAM">U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.119</twTotPathDel><twClkSkew dest = "0.389" src = "0.331">-0.058</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType='RAM'>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X13Y131.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkLcd_s</twSrcClk><twPathDel><twSite>SLICE_X13Y131.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y26.RSTRAMBU</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twFalling">0.208</twDelInfo><twComp>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y26.CLKBWRCLKU</twSite><twDelType>Trckc_RSTRAM</twDelType><twDelInfo twEdge="twFalling">-0.189</twDelInfo><twComp>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.089</twLogDel><twRouteDel>0.208</twRouteDel><twTotDel>0.119</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkLcd_s</twDestClk><twPctLog>-74.8</twPctLog><twPctRoute>174.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y26.ADDRBWRADDRL10), 1 path
</twPathRptBanner><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.072</twSlack><twSrc BELType="FF">U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7</twSrc><twDest BELType="RAM">U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.127</twTotPathDel><twClkSkew dest = "0.386" src = "0.331">-0.055</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="27" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7</twSrc><twDest BELType='RAM'>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X17Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkLcd_s</twSrcClk><twPathDel><twSite>SLICE_X17Y132.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;7&gt;</twComp><twBEL>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_7</twBEL></twPathDel><twPathDel><twSite>RAMB36_X1Y26.ADDRBWRADDRL10</twSite><twDelType>net</twDelType><twFanCnt>11</twFanCnt><twDelInfo twEdge="twFalling">0.210</twDelInfo><twComp>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X1Y26.CLKBWRCLKL</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.083</twLogDel><twRouteDel>0.210</twRouteDel><twTotDel>0.127</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkLcd_s</twDestClk><twPctLog>-65.4</twPctLog><twPctRoute>165.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="116"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_ClkPll_0_clkout1 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout1&quot; TS_CpSl_Clk_i
        * 0.6 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="117" type="MINPERIOD" name="Trper_CLKB" slack="15.003" period="16.666" constraintValue="16.666" deviceLimit="1.663" freqLimit="601.323" physResource="U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y26.CLKBWRCLKL" clockNet="PrSl_ClkLcd_s"/><twPinLimit anchorID="118" type="MINPERIOD" name="Trper_CLK_WF_NC(FMAX_BRAM_WF_NC)" slack="15.003" period="16.666" constraintValue="16.666" deviceLimit="1.663" freqLimit="601.323" physResource="U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" logResource="U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKU" locationPin="RAMB36_X2Y26.CLKBWRCLKU" clockNet="PrSl_ClkLcd_s"/><twPinLimit anchorID="119" type="MINPERIOD" name="Trper_CLKB" slack="15.003" period="16.666" constraintValue="16.666" deviceLimit="1.663" freqLimit="601.323" physResource="U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" logResource="U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL" locationPin="RAMB36_X2Y27.CLKBWRCLKL" clockNet="PrSl_ClkLcd_s"/></twPinLimitRpt></twConst><twConst anchorID="120" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout0&quot; TS_CpSl_Clk_i         * 4.2 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.350</twMinPer></twConstHead><twPinLimitRpt anchorID="121"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout0&quot; TS_CpSl_Clk_i
        * 4.2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="122" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="1.030" period="2.380" constraintValue="2.380" deviceLimit="1.350" freqLimit="740.741" physResource="U_M_ClkPll_0/clkout1_buf/I0" logResource="U_M_ClkPll_0/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="U_M_ClkPll_0/clkout0"/><twPinLimit anchorID="123" type="MINPERIOD" name="Tosper_CLK" slack="1.310" period="2.380" constraintValue="2.380" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_LSelectIO_0/pins[11].oserdese2_master/CLK" logResource="U_M_LSelectIO_0/pins[11].oserdese2_master/CLK" locationPin="OLOGIC_X0Y264.CLK" clockNet="PrSl_ClkFmc_s"/><twPinLimit anchorID="124" type="MINPERIOD" name="Tosper_CLK" slack="1.310" period="2.380" constraintValue="2.380" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_HSelectIO_1/pins[8].oserdese2_master/CLK" logResource="U_M_HSelectIO_1/pins[8].oserdese2_master/CLK" locationPin="OLOGIC_X0Y8.CLK" clockNet="PrSl_ClkFmc_s"/></twPinLimitRpt></twConst><twConst anchorID="125" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_U_M_ClkPll_0_clkout2 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout2&quot; TS_CpSl_Clk_i         * 0.969230769 HIGH 50%;</twConstName><twItemCnt>3303</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>156</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>3.987</twMinPer></twConstHead><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_0 (SLICE_X6Y132.CE), 28 paths
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.330</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_1HzCnt_s_1</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_0</twDest><twTotPathDel>3.840</twTotPathDel><twClkSkew dest = "0.616" src = "0.663">0.047</twClkSkew><twDelConst>10.317</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_1HzCnt_s_1</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X3Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_1HzCnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_lut&lt;0&gt;</twBEL><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y120.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp><twBEL>U_M_FreCtrl_0/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_0</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>2.968</twRouteDel><twTotDel>3.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.359</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_1HzCnt_s_2</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_0</twDest><twTotPathDel>3.811</twTotPathDel><twClkSkew dest = "0.616" src = "0.663">0.047</twClkSkew><twDelConst>10.317</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_1HzCnt_s_2</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X3Y116.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_1HzCnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_lut&lt;0&gt;</twBEL><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y120.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp><twBEL>U_M_FreCtrl_0/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_0</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>3.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.381</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_1HzCnt_s_9</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_0</twDest><twTotPathDel>3.790</twTotPathDel><twClkSkew dest = "0.616" src = "0.662">0.046</twClkSkew><twDelConst>10.317</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_1HzCnt_s_9</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X3Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;10&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_1HzCnt_s_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_lut&lt;1&gt;</twBEL><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y120.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp><twBEL>U_M_FreCtrl_0/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_0</twBEL></twPathDel><twLogDel>0.878</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>3.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_1 (SLICE_X6Y132.CE), 28 paths
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.330</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_1HzCnt_s_1</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_1</twDest><twTotPathDel>3.840</twTotPathDel><twClkSkew dest = "0.616" src = "0.663">0.047</twClkSkew><twDelConst>10.317</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_1HzCnt_s_1</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X3Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_1HzCnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_lut&lt;0&gt;</twBEL><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y120.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp><twBEL>U_M_FreCtrl_0/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_1</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>2.968</twRouteDel><twTotDel>3.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.359</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_1HzCnt_s_2</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_1</twDest><twTotPathDel>3.811</twTotPathDel><twClkSkew dest = "0.616" src = "0.663">0.047</twClkSkew><twDelConst>10.317</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_1HzCnt_s_2</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X3Y116.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_1HzCnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_lut&lt;0&gt;</twBEL><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y120.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp><twBEL>U_M_FreCtrl_0/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_1</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>3.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="136"><twConstPath anchorID="137" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.381</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_1HzCnt_s_9</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_1</twDest><twTotPathDel>3.790</twTotPathDel><twClkSkew dest = "0.616" src = "0.662">0.046</twClkSkew><twDelConst>10.317</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_1HzCnt_s_9</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_1</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X3Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;10&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_1HzCnt_s_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_lut&lt;1&gt;</twBEL><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y120.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp><twBEL>U_M_FreCtrl_0/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_1</twBEL></twPathDel><twLogDel>0.878</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>3.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="28" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_2 (SLICE_X6Y132.CE), 28 paths
</twPathRptBanner><twPathRpt anchorID="138"><twConstPath anchorID="139" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.330</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_1HzCnt_s_1</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_2</twDest><twTotPathDel>3.840</twTotPathDel><twClkSkew dest = "0.616" src = "0.663">0.047</twClkSkew><twDelConst>10.317</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_1HzCnt_s_1</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X3Y116.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_1HzCnt_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.670</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_lut&lt;0&gt;</twBEL><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y120.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp><twBEL>U_M_FreCtrl_0/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_2</twBEL></twPathDel><twLogDel>0.872</twLogDel><twRouteDel>2.968</twRouteDel><twTotDel>3.840</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>22.7</twPctLog><twPctRoute>77.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="140"><twConstPath anchorID="141" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.359</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_1HzCnt_s_2</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_2</twDest><twTotPathDel>3.811</twTotPathDel><twClkSkew dest = "0.616" src = "0.663">0.047</twClkSkew><twDelConst>10.317</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_1HzCnt_s_2</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y116.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X3Y116.CMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.275</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_1HzCnt_s_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.A3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.582</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.294</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_lut&lt;0&gt;</twBEL><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y120.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp><twBEL>U_M_FreCtrl_0/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_2</twBEL></twPathDel><twLogDel>0.931</twLogDel><twRouteDel>2.880</twRouteDel><twTotDel>3.811</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>24.4</twPctLog><twPctRoute>75.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="142"><twConstPath anchorID="143" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.381</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_1HzCnt_s_9</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_2</twDest><twTotPathDel>3.790</twTotPathDel><twClkSkew dest = "0.616" src = "0.662">0.046</twClkSkew><twDelConst>10.317</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.186" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.100</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_1HzCnt_s_9</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_2</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X3Y117.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X3Y117.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;10&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_1HzCnt_s_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y119.B1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.614</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_1HzCnt_s&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y119.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_lut&lt;1&gt;</twBEL><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y120.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y120.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.150</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp><twBEL>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y151.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.503</twDelInfo><twComp>U_M_FreCtrl_0/Mcompar_PrSl_RisFlage_s_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y151.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp><twBEL>U_M_FreCtrl_0/_n0116_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y132.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.795</twDelInfo><twComp>U_M_FreCtrl_0/_n0116_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y132.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.169</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s&lt;3&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_2</twBEL></twPathDel><twLogDel>0.878</twLogDel><twRouteDel>2.912</twRouteDel><twTotDel>3.790</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_ClkPll_0_clkout2 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout2&quot; TS_CpSl_Clk_i
        * 0.969230769 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_FreCtrl_0/PrSl_VsyncDly2_s (SLICE_X11Y178.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="144"><twConstPath anchorID="145" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.232</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSl_VsyncDly1_s</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSl_VsyncDly2_s</twDest><twTotPathDel>0.433</twTotPathDel><twClkSkew dest = "0.780" src = "0.579">-0.201</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSl_VsyncDly1_s</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSl_VsyncDly2_s</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X11Y200.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X11Y200.DMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.127</twDelInfo><twComp>U_M_FreCtrl_0/PrSl_VsyncDly1_s</twComp><twBEL>U_M_FreCtrl_0/PrSl_VsyncDly1_s</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y178.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.350</twDelInfo><twComp>U_M_FreCtrl_0/PrSl_VsyncDly1_s</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X11Y178.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.044</twDelInfo><twComp>U_M_FreCtrl_0/PrSl_VsyncDly2_s</twComp><twBEL>U_M_FreCtrl_0/PrSl_VsyncDly2_s</twBEL></twPathDel><twLogDel>0.083</twLogDel><twRouteDel>0.350</twRouteDel><twTotDel>0.433</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>19.2</twPctLog><twPctRoute>80.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_FreCtrl_0/PrSv_FreLed_s_3 (SLICE_X7Y133.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="146"><twConstPath anchorID="147" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.239</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_StateVld_s_1</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSv_FreLed_s_3</twDest><twTotPathDel>0.252</twTotPathDel><twClkSkew dest = "0.072" src = "0.059">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_StateVld_s_1</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSv_FreLed_s_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X7Y132.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twFalling">0.129</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_StateVld_s&lt;0&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_StateVld_s_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y133.BX</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_StateVld_s&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y133.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.038</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreLed_s&lt;2&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_FreLed_s_3</twBEL></twPathDel><twLogDel>0.091</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.252</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>36.1</twPctLog><twPctRoute>63.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_FreCtrl_0/PrSv_FreLed_s_1 (SLICE_X7Y133.C4), 1 path
</twPathRptBanner><twPathRpt anchorID="148"><twConstPath anchorID="149" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.247</twSlack><twSrc BELType="FF">U_M_FreCtrl_0/PrSv_StateVld_s_0</twSrc><twDest BELType="FF">U_M_FreCtrl_0/PrSv_FreLed_s_1</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.072" src = "0.059">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_FreCtrl_0/PrSv_StateVld_s_0</twSrc><twDest BELType='FF'>U_M_FreCtrl_0/PrSv_FreLed_s_1</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y132.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twSrcClk><twPathDel><twSite>SLICE_X7Y132.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_StateVld_s&lt;0&gt;</twComp><twBEL>U_M_FreCtrl_0/PrSv_StateVld_s_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y133.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_StateVld_s&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X7Y133.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>U_M_FreCtrl_0/PrSv_FreLed_s&lt;2&gt;</twComp><twBEL>U_M_FreCtrl_0/Mmux_PWR_130_o_PrSv_FreLed_s[3]_mux_34_OUT21</twBEL><twBEL>U_M_FreCtrl_0/PrSv_FreLed_s_1</twBEL></twPathDel><twLogDel>0.054</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.317">PrSl_ClkFre_s</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="150"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_ClkPll_0_clkout2 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout2&quot; TS_CpSl_Clk_i
        * 0.969230769 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="151" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="8.967" period="10.317" constraintValue="10.317" deviceLimit="1.350" freqLimit="740.741" physResource="U_M_ClkPll_0/clkout3_buf/I0" logResource="U_M_ClkPll_0/clkout3_buf/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="U_M_ClkPll_0/clkout2"/><twPinLimit anchorID="152" type="MINHIGHPULSE" name="Trpw" slack="9.517" period="10.317" constraintValue="5.158" deviceLimit="0.400" physResource="U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s&lt;3&gt;/SR" logResource="U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_0/SR" locationPin="SLICE_X6Y132.SR" clockNet="U_M_FreCtrl_0/CpSl_Rst_iN_inv"/><twPinLimit anchorID="153" type="MINHIGHPULSE" name="Trpw" slack="9.517" period="10.317" constraintValue="5.158" deviceLimit="0.400" physResource="U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s&lt;3&gt;/SR" logResource="U_M_FreCtrl_0/PrSv_VsyncTrigCnt_s_1/SR" locationPin="SLICE_X6Y132.SR" clockNet="U_M_FreCtrl_0/CpSl_Rst_iN_inv"/></twPinLimitRpt></twConst><twConst anchorID="154" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3&quot; TS_CpSl_Clk_iP HIGH         50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.800</twMinPer></twConstHead><twPinLimitRpt anchorID="155"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3&quot; TS_CpSl_Clk_iP HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="156" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1" logResource="U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="157" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_200_250" slack="2.200" period="5.000" constraintValue="2.500" deviceLimit="1.400" physResource="U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1" logResource="U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3"/><twPinLimit anchorID="158" type="MINPERIOD" name="Tmmcmper_CLKIN(Finmax)" slack="4.063" period="5.000" constraintValue="5.000" deviceLimit="0.937" freqLimit="1067.236" physResource="U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1" logResource="U_M_DdrCtrl_0/u_ddr3_infrastructure/gen_mmcm.mmcm_i/CLKIN1" locationPin="MMCME2_ADV_X1Y1.CLKIN1" clockNet="U_M_DdrCtrl_0/u_ddr3_infrastructure/pll_clk3"/></twPinLimitRpt></twConst><twConst anchorID="159" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_freq_refclk = PERIOD TIMEGRP &quot;U_M_DdrCtrl_0_freq_refclk&quot;         TS_CpSl_Clk_iP / 4 PHASE 1.171875 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.938</twMinPer></twConstHead><twPinLimitRpt anchorID="160"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_freq_refclk = PERIOD TIMEGRP &quot;U_M_DdrCtrl_0_freq_refclk&quot;
        TS_CpSl_Clk_iP / 4 PHASE 1.171875 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="161" type="MINPERIOD" name="Tpopper_FRQ" slack="0.312" period="1.250" constraintValue="1.250" deviceLimit="0.938" freqLimit="1066.098" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y11.FREQREFCLK" clockNet="U_M_DdrCtrl_0/freq_refclk"/><twPinLimit anchorID="162" type="MINPERIOD" name="Tpopper_FRQ" slack="0.312" period="1.250" constraintValue="1.250" deviceLimit="0.938" freqLimit="1066.098" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y6.FREQREFCLK" clockNet="U_M_DdrCtrl_0/freq_refclk"/><twPinLimit anchorID="163" type="MINPERIOD" name="Tpopper_FRQ" slack="0.312" period="1.250" constraintValue="1.250" deviceLimit="0.938" freqLimit="1066.098" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out/FREQREFCLK" locationPin="PHASER_OUT_PHY_X1Y7.FREQREFCLK" clockNet="U_M_DdrCtrl_0/freq_refclk"/></twPinLimitRpt></twConst><twConst anchorID="164" twConstType="PERIOD" ><twConstHead uID="12"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIMEGRP &quot;U_M_DdrCtrl_0_mem_refclk&quot;         TS_CpSl_Clk_iP / 4 HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>0.938</twMinPer></twConstHead><twPinLimitRpt anchorID="165"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIMEGRP &quot;U_M_DdrCtrl_0_mem_refclk&quot;
        TS_CpSl_Clk_iP / 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="166" type="MINLOWPULSE" name="Tpctpwl" slack="0.312" period="1.250" constraintValue="0.625" deviceLimit="0.469" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="U_M_DdrCtrl_0/mem_refclk"/><twPinLimit anchorID="167" type="MINHIGHPULSE" name="Tpctpwh" slack="0.312" period="1.250" constraintValue="0.625" deviceLimit="0.469" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="U_M_DdrCtrl_0/mem_refclk"/><twPinLimit anchorID="168" type="MINPERIOD" name="Tpct_MCLK" slack="0.312" period="1.250" constraintValue="1.250" deviceLimit="0.938" freqLimit="1066.098" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="U_M_DdrCtrl_0/mem_refclk"/></twPinLimitRpt></twConst><twConst anchorID="169" twConstType="PERIOD" ><twConstHead uID="13"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_sync_pulse = PERIOD TIMEGRP &quot;U_M_DdrCtrl_0_sync_pulse&quot;         TS_CpSl_Clk_iP / 0.25 PHASE 0.546875 ns HIGH 6.25%;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.504</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="170"><twConstPath anchorID="171" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.057</twSlack><twSrc BELType="OTHER">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>1.053</twTotPathDel><twClkSkew dest = "0.604" src = "0.447">-0.157</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.546">U_M_DdrCtrl_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.MEMREFCLK</twSite><twDelType>Tpctckd_EMP</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.487</twLogDel><twRouteDel>0.566</twRouteDel><twTotDel>1.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.546">U_M_DdrCtrl_0/mem_refclk</twDestClk><twPctLog>46.2</twPctLog><twPctRoute>53.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="172"><twConstPath anchorID="173" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>19.122</twSlack><twSrc BELType="OTHER">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.831</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='OTHER'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.546">U_M_DdrCtrl_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twRising">0.488</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.344</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSite><twDelType>Tpctckd_EMP</twDelType><twDelInfo twEdge="twRising">-0.001</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.487</twLogDel><twRouteDel>0.344</twRouteDel><twTotDel>0.831</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.546">U_M_DdrCtrl_0/mem_refclk</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_DdrCtrl_0_sync_pulse = PERIOD TIMEGRP &quot;U_M_DdrCtrl_0_sync_pulse&quot;
        TS_CpSl_Clk_iP / 0.25 PHASE 0.546875 ns HIGH 6.25%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="174"><twConstPath anchorID="175" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.320</twSlack><twSrc BELType="OTHER">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.487</twTotPathDel><twClkSkew dest = "0.372" src = "0.205">-0.167</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='OTHER'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.546">U_M_DdrCtrl_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y2.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.280</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PHY_CONTROL_X1Y2.MEMREFCLK</twSite><twDelType>Tpctdck_EMP</twDelType><twDelInfo twEdge="twFalling">-0.133</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.280</twRouteDel><twTotDel>0.487</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.546">U_M_DdrCtrl_0/mem_refclk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i (PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY), 1 path
</twPathRptBanner><twPathRpt anchorID="176"><twConstPath anchorID="177" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.385</twSlack><twSrc BELType="OTHER">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType="OTHER">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twTotPathDel>0.385</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="32" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='OTHER'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twSrc><twDest BELType='OTHER'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.546">U_M_DdrCtrl_0/mem_refclk</twSrcClk><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLEMPTY</twSite><twDelType>Tpctcko_EMP</twDelType><twDelInfo twEdge="twFalling">0.340</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twPathDel><twSite>PHY_CONTROL_X1Y1.PHYCTLMSTREMPTY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.178</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/phy_ctl_empty&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>PHY_CONTROL_X1Y1.MEMREFCLK</twSite><twDelType>Tpctdck_EMP</twDelType><twDelInfo twEdge="twFalling">-0.133</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i</twBEL></twPathDel><twLogDel>0.207</twLogDel><twRouteDel>0.178</twRouteDel><twTotDel>0.385</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.546">U_M_DdrCtrl_0/mem_refclk</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="178"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_sync_pulse = PERIOD TIMEGRP &quot;U_M_DdrCtrl_0_sync_pulse&quot;
        TS_CpSl_Clk_iP / 0.25 PHASE 0.546875 ns HIGH 6.25%;</twPinLimitBanner><twPinLimit anchorID="179" type="MINHIGHPULSE" name="Tpctpwh" slack="12.496" period="20.000" constraintValue="1.250" deviceLimit="0.469" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="U_M_DdrCtrl_0/mem_refclk"/><twPinLimit anchorID="180" type="MINHIGHPULSE" name="Tpctpwh" slack="12.496" period="20.000" constraintValue="1.250" deviceLimit="0.469" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y2.MEMREFCLK" clockNet="U_M_DdrCtrl_0/mem_refclk"/><twPinLimit anchorID="181" type="MINPERIOD" name="Tpct_MCLK" slack="19.062" period="20.000" constraintValue="20.000" deviceLimit="0.938" freqLimit="1066.098" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/phy_control_i/MEMREFCLK" locationPin="PHY_CONTROL_X1Y1.MEMREFCLK" clockNet="U_M_DdrCtrl_0/mem_refclk"/></twPinLimitRpt></twConst><twConst anchorID="182" twConstType="PERIOD" ><twConstHead uID="14"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i&quot;         TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;</twConstName><twItemCnt>92498</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>25375</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>4.516</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg2_tap_cnt_2 (SLICE_X107Y97.B6), 1 path
</twPathRptBanner><twPathRpt anchorID="183"><twConstPath anchorID="184" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.484</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_fine_cnt_2</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg2_tap_cnt_2</twDest><twTotPathDel>4.508</twTotPathDel><twClkSkew dest = "1.064" src = "1.019">-0.045</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_fine_cnt_2</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg2_tap_cnt_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X111Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X111Y102.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_fine_cnt&lt;3&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_fine_cnt_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X107Y97.B6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">4.280</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_po_fine_cnt&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X107Y97.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.012</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg2_tap_cnt&lt;3&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/Mmux__n1782412</twBEL><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/stg2_tap_cnt_2</twBEL></twPathDel><twLogDel>0.228</twLogDel><twRouteDel>4.280</twRouteDel><twTotDel>4.508</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twDestClk><twPctLog>5.1</twPctLog><twPctRoute>94.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrIf_0/PrSl_DviVsyncDly1_s (SLICE_X54Y181.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="185"><twConstPath anchorID="186" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.746</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1</twSrc><twDest BELType="FF">U_M_DdrIf_0/PrSl_DviVsyncDly1_s</twDest><twTotPathDel>3.713</twTotPathDel><twClkSkew dest = "0.889" src = "1.377">0.488</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1</twSrc><twDest BELType='FF'>U_M_DdrIf_0/PrSl_DviVsyncDly1_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X140Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_4</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y134.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_match_fall1_r_3</twComp><twBEL>U_M_DdrIf_0/CpSl_DdrRdy_i_inv411_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.854</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.145</twDelInfo><twComp>U_M_DdrIf_0/PrSl_DviVsyncDly1_s</twComp><twBEL>U_M_DdrIf_0/PrSl_DviVsyncDly1_s</twBEL></twPathDel><twLogDel>0.404</twLogDel><twRouteDel>3.309</twRouteDel><twTotDel>3.713</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twDestClk><twPctLog>10.9</twPctLog><twPctRoute>89.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrIf_0/PrSl_DviDeDly1_s (SLICE_X66Y181.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="187"><twConstPath anchorID="188" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.938</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1</twSrc><twDest BELType="FF">U_M_DdrIf_0/PrSl_DviDeDly1_s</twDest><twTotPathDel>3.520</twTotPathDel><twClkSkew dest = "0.888" src = "1.377">0.489</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.079" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.053</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1</twSrc><twDest BELType='FF'>U_M_DdrIf_0/PrSl_DviDeDly1_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X140Y92.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X140Y92.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.216</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_4</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X100Y134.D6</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.455</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_1</twComp></twPathDel><twPathDel><twSite>SLICE_X100Y134.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.043</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/early1_match_fall1_r_3</twComp><twBEL>U_M_DdrIf_0/CpSl_DdrRdy_i_inv411_INV_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X66Y181.SR</twSite><twDelType>net</twDelType><twFanCnt>60</twFanCnt><twDelInfo twEdge="twRising">1.627</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/init_calib_complete_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X66Y181.CLK</twSite><twDelType>Trck</twDelType><twDelInfo twEdge="twRising">0.179</twDelInfo><twComp>U_M_DdrIf_0/PrSl_DviDeDly1_s</twComp><twBEL>U_M_DdrIf_0/PrSl_DviDeDly1_s</twBEL></twPathDel><twLogDel>0.438</twLogDel><twRouteDel>3.082</twRouteDel><twTotDel>3.520</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twDestClk><twPctLog>12.4</twPctLog><twPctRoute>87.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i&quot;
        TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/current_band_0 (SLICE_X87Y148.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="189"><twConstPath anchorID="190" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.003</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_lt_band4</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/current_band_0</twDest><twTotPathDel>0.274</twTotPathDel><twClkSkew dest = "0.749" src = "0.478">-0.271</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_lt_band4</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/current_band_0</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X79Y153.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X79Y153.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_gt_band2_inc</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_lt_band4</twBEL></twPathDel><twPathDel><twSite>SLICE_X87Y148.A6</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.206</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/device_temp_lt_band4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X87Y148.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.032</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/current_band&lt;1&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/Mcount_current_band_xor&lt;0&gt;11</twBEL><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/current_band_0</twBEL></twPathDel><twLogDel>0.068</twLogDel><twRouteDel>0.206</twRouteDel><twTotDel>0.274</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twDestClk><twPctLog>24.8</twPctLog><twPctRoute>75.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/prev_sr_diff_r_4 (SLICE_X70Y92.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="191"><twConstPath anchorID="192" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.004</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/prev_sr_match_cyc2_r_4</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/prev_sr_diff_r_4</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.743" src = "0.481">-0.262</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/prev_sr_match_cyc2_r_4</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/prev_sr_diff_r_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X67Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X67Y103.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/prev_sr_match_cyc2_r_5</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/prev_sr_match_cyc2_r_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X70Y92.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.225</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/prev_sr_match_cyc2_r_4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X70Y92.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.059</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/prev_sr_diff_r_7</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/prev_sr_match_cyc2_r[4]_INV_1232_o1_INV_0</twBEL><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_rdlvl/prev_sr_diff_r_4</twBEL></twPathDel><twLogDel>0.041</twLogDel><twRouteDel>0.225</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twDestClk><twPctLog>15.4</twPctLog><twPctRoute>84.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram (RAMB36_X2Y26.DIADI11), 1 path
</twPathRptBanner><twPathRpt anchorID="193"><twConstPath anchorID="194" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.005</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_76</twSrc><twDest BELType="RAM">U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twTotPathDel>0.225</twTotPathDel><twClkSkew dest = "0.695" src = "0.475">-0.220</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_76</twSrc><twDest BELType='RAM'>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X80Y130.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twSrcClk><twPathDel><twSite>SLICE_X80Y130.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.100</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data&lt;76&gt;</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data_76</twBEL></twPathDel><twPathDel><twSite>RAMB36_X2Y26.DIADI11</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.421</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/u_ui_top/ui_rd_data0/app_rd_data&lt;76&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X2Y26.CLKARDCLKU</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.296</twDelInfo><twComp>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twComp><twBEL>U_M_DdrIf_0/U_M_LcdTxFifo_0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM36.ram</twBEL></twPathDel><twLogDel>-0.196</twLogDel><twRouteDel>0.421</twRouteDel><twTotDel>0.225</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">PrSl_DdrClk_s</twDestClk><twPctLog>-87.1</twPctLog><twPctRoute>187.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="195"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i&quot;
        TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="196" type="MINPERIOD" name="Tidelayper_C" slack="3.000" period="5.000" constraintValue="5.000" deviceLimit="2.000" freqLimit="500.000" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelaye2/C" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.idelaye2/C" locationPin="IDELAY_X1Y128.C" clockNet="PrSl_DdrClk_s"/><twPinLimit anchorID="197" type="MINPERIOD" name="Tidelayper_C" slack="3.000" period="5.000" constraintValue="5.000" deviceLimit="2.000" freqLimit="500.000" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2/C" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2/C" locationPin="IDELAY_X1Y142.C" clockNet="PrSl_DdrClk_s"/><twPinLimit anchorID="198" type="MINPERIOD" name="Tidelayper_C" slack="3.000" period="5.000" constraintValue="5.000" deviceLimit="2.000" freqLimit="500.000" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2/C" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[5].iserdes_dq_.idelaye2/C" locationPin="IDELAY_X1Y130.C" clockNet="PrSl_DdrClk_s"/></twPinLimitRpt></twConst><twConst anchorID="199" twConstType="PERIOD" ><twConstHead uID="15"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="200"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;
        TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="201" type="MINPERIOD" name="Tisper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y126.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="202" type="MINPERIOD" name="Tisper_CLKB" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y126.CLKB" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/><twPinLimit anchorID="203" type="MINPERIOD" name="Tisper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y128.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="204" twConstType="PERIOD" ><twConstHead uID="16"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.876</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="205"><twConstPath anchorID="206" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.128</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.014</twTotPathDel><twClkSkew dest = "0.000" src = "0.311">0.311</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.171">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>1.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="207"><twConstPath anchorID="208" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.129</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.013</twTotPathDel><twClkSkew dest = "0.000" src = "0.311">0.311</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.171">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>1.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="209"><twConstPath anchorID="210" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.133</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.009</twTotPathDel><twClkSkew dest = "0.000" src = "0.311">0.311</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y126.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.171">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y126.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>1.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="211"><twConstPath anchorID="212" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.507</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.333</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="213"><twConstPath anchorID="214" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.507</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.333</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo (IN_FIFO_X1Y10.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="215"><twConstPath anchorID="216" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.509</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.335</twTotPathDel><twClkSkew dest = "0.000" src = "0.174">0.174</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y133.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y133.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y10.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y10.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="217"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="218" type="MINPERIOD" name="Tiffpwl" slack="0.624" period="2.500" constraintValue="2.500" deviceLimit="1.876" freqLimit="533.049" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="219" type="MINLOWPULSE" name="Tiffpwl" slack="0.886" period="2.500" constraintValue="1.250" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/><twPinLimit anchorID="220" type="MINHIGHPULSE" name="Tiffpwh" slack="0.886" period="2.500" constraintValue="1.250" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y10.WRCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="221" twConstType="PERIOD" ><twConstHead uID="17"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="222"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;
        TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="223" type="MINPERIOD" name="Tisper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y140.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="224" type="MINPERIOD" name="Tisper_CLKB" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[3].iserdes_dq_.iserdesdq/CLKB" locationPin="ILOGIC_X1Y140.CLKB" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/><twPinLimit anchorID="225" type="MINPERIOD" name="Tisper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[7].iserdes_dq_.iserdesdq/CLK" locationPin="ILOGIC_X1Y146.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="226" twConstType="PERIOD" ><twConstHead uID="18"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;</twConstName><twItemCnt>32</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>32</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.876</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D13), 1 path
</twPathRptBanner><twPathRpt anchorID="227"><twConstPath anchorID="228" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.115</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.014</twTotPathDel><twClkSkew dest = "0.000" src = "0.324">0.324</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.171">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q1</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D13</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>1.014</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.5</twPctLog><twPctRoute>28.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D12), 1 path
</twPathRptBanner><twPathRpt anchorID="229"><twConstPath anchorID="230" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.116</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.013</twTotPathDel><twClkSkew dest = "0.000" src = "0.324">0.324</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.171">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D12</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.288</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>0.288</twRouteDel><twTotDel>1.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.6</twPctLog><twPctRoute>28.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D10), 1 path
</twPathRptBanner><twPathRpt anchorID="231"><twConstPath anchorID="232" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.120</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>1.009</twTotPathDel><twClkSkew dest = "0.000" src = "0.324">0.324</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y138.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="1.171">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y138.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[1].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.284</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffckd_WRC</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.725</twLogDel><twRouteDel>0.284</twRouteDel><twTotDel>1.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>71.9</twPctLog><twPctRoute>28.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D60), 1 path
</twPathRptBanner><twPathRpt anchorID="233"><twConstPath anchorID="234" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.513</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.333</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q4</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D60</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D61), 1 path
</twPathRptBanner><twPathRpt anchorID="235"><twConstPath anchorID="236" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.513</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.333</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q3</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D61</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.157</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.157</twRouteDel><twTotDel>0.333</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>52.9</twPctLog><twPctRoute>47.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo (IN_FIFO_X1Y11.D62), 1 path
</twPathRptBanner><twPathRpt anchorID="237"><twConstPath anchorID="238" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.515</twSlack><twSrc BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twTotPathDel>0.335</twTotPathDel><twClkSkew dest = "0.000" src = "0.180">0.180</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twSrc><twDest BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X1Y145.CLKDIVP</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twSrcClk><twPathDel><twSite>ILOGIC_X1Y145.Q2</twSite><twDelType>Tiscko_Q</twDelType><twDelInfo twEdge="twFalling">0.142</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/input_[6].iserdes_dq_.iserdesdq</twBEL></twPathDel><twPathDel><twSite>IN_FIFO_X1Y11.D62</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_dout&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>IN_FIFO_X1Y11.WRCLK</twSite><twDelType>Tiffdck_WRC</twDelType><twDelInfo twEdge="twFalling">0.034</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo</twBEL></twPathDel><twLogDel>0.176</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.335</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="3.671">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="239"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="240" type="MINPERIOD" name="Tiffpwl" slack="0.624" period="2.500" constraintValue="2.500" deviceLimit="1.876" freqLimit="533.049" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="241" type="MINLOWPULSE" name="Tiffpwl" slack="0.886" period="2.500" constraintValue="1.250" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/><twPinLimit anchorID="242" type="MINHIGHPULSE" name="Tiffpwh" slack="0.886" period="2.500" constraintValue="1.250" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/in_fifo_gen.in_fifo/WRCLK" locationPin="IN_FIFO_X1Y11.WRCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/iserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="243" twConstType="PERIOD" ><twConstHead uID="19"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="244"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="245" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y127.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="246" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y126.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="247" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[3].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y128.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="248" twConstType="PERIOD" ><twConstHead uID="20"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.876</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y133.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="249"><twConstPath anchorID="250" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.594</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.269" src = "0.000">-0.269</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y133.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y133.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="251"><twConstPath anchorID="252" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.595</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.270" src = "0.000">-0.270</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y126.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="253"><twConstPath anchorID="254" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.595</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.270" src = "0.000">-0.270</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q10</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y126.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q1&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y126.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[1].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="255"><twConstPath anchorID="256" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.259</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.130</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.130</twRouteDel><twTotDel>0.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="257"><twConstPath anchorID="258" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y127.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="259"><twConstPath anchorID="260" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y10.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y10.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y127.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y127.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="261"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="262" type="MINPERIOD" name="Toffpwl" slack="0.624" period="2.500" constraintValue="2.500" deviceLimit="1.876" freqLimit="533.049" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="263" type="MINLOWPULSE" name="Toffpwl" slack="0.886" period="2.500" constraintValue="1.250" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="264" type="MINHIGHPULSE" name="Toffpwh" slack="0.886" period="2.500" constraintValue="1.250" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y10.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="265" twConstType="PERIOD" ><twConstHead uID="21"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="266"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="267" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/slave_ts.oserdes_slave_ts/CLK" locationPin="OLOGIC_X1Y143.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="268" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y148.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="269" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y147.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="270" twConstType="PERIOD" ><twConstHead uID="22"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;</twConstName><twItemCnt>36</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>36</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.876</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y145.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="271"><twConstPath anchorID="272" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.606</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.281" src = "0.000">-0.281</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y145.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y145.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y148.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="273"><twConstPath anchorID="274" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.607</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.282" src = "0.000">-0.282</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q90</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y148.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q9&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y148.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[9].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y147.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="275"><twConstPath anchorID="276" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.607</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.282" src = "0.000">-0.282</twClkSkew><twDelConst>2.500</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q80</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y147.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q8&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y147.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[8].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="277"><twConstPath anchorID="278" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.053</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.259</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.130</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.130</twRouteDel><twTotDel>0.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="279"><twConstPath anchorID="280" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i (OLOGIC_X1Y139.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="281"><twConstPath anchorID="282" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y11.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y11.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y139.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y139.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.ddr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="2.500">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="283"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="284" type="MINPERIOD" name="Toffpwl" slack="0.624" period="2.500" constraintValue="2.500" deviceLimit="1.876" freqLimit="533.049" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="285" type="MINLOWPULSE" name="Toffpwl" slack="0.886" period="2.500" constraintValue="1.250" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="286" type="MINHIGHPULSE" name="Toffpwh" slack="0.886" period="2.500" constraintValue="1.250" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y11.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="287" twConstType="PERIOD" ><twConstHead uID="23"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="288"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="289" type="MINPERIOD" name="Tockper" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_out_q&lt;0&gt;/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck/CK" locationPin="OLOGIC_X1Y94.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="290" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y96.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/><twPinLimit anchorID="291" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y89.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="292" twConstType="PERIOD" ><twConstHead uID="24"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>40</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>40</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.876</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y95.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="293"><twConstPath anchorID="294" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.106</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.281" src = "0.000">-0.281</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y95.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y95.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y96.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="295"><twConstPath anchorID="296" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.107</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.282" src = "0.000">-0.282</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q70</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y96.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q7&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y96.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="297"><twConstPath anchorID="298" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.107</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.282" src = "0.000">-0.282</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="299"><twConstPath anchorID="300" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.053</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.259</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.130</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.130</twRouteDel><twTotDel>0.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="301"><twConstPath anchorID="302" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y89.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="303"><twConstPath anchorID="304" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.054</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.206" src = "0.000">-0.206</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y7.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y7.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y89.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y89.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="305"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="306" type="MINPERIOD" name="Toffpwl" slack="3.124" period="5.000" constraintValue="5.000" deviceLimit="1.876" freqLimit="533.049" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="307" type="MINLOWPULSE" name="Toffpwl" slack="3.386" period="5.000" constraintValue="2.500" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/><twPinLimit anchorID="308" type="MINHIGHPULSE" name="Toffpwh" slack="3.386" period="5.000" constraintValue="2.500" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y7.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="309" twConstType="PERIOD" ><twConstHead uID="25"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="310"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="311" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y83.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="312" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[8].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y85.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/><twPinLimit anchorID="313" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[7].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y84.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="314" twConstType="PERIOD" ><twConstHead uID="26"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>48</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>48</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.876</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y75.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="315"><twConstPath anchorID="316" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.090</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.133</twTotPathDel><twClkSkew dest = "0.270" src = "0.000">-0.270</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q01</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.266</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q0&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y75.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[0].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.266</twRouteDel><twTotDel>1.133</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.5</twPctLog><twPctRoute>23.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y83.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="317"><twConstPath anchorID="318" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.094</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.269" src = "0.000">-0.269</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q60</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y83.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q6&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y83.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[6].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y81.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="319"><twConstPath anchorID="320" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.094</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.269" src = "0.000">-0.269</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q54</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y81.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q5&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y81.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="321"><twConstPath anchorID="322" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.061</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.259</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q22</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.130</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.130</twRouteDel><twTotDel>0.259</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="323"><twConstPath anchorID="324" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q20</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y77.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="325"><twConstPath anchorID="326" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.062</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.198" src = "0.000">-0.198</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y6.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y6.Q21</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.150</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y77.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_q2&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y77.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ddr_byte_group_io/output_[2].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.129</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="327"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="328" type="MINPERIOD" name="Toffpwl" slack="3.124" period="5.000" constraintValue="5.000" deviceLimit="1.876" freqLimit="533.049" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="329" type="MINLOWPULSE" name="Toffpwl" slack="3.386" period="5.000" constraintValue="2.500" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/><twPinLimit anchorID="330" type="MINHIGHPULSE" name="Toffpwh" slack="3.386" period="5.000" constraintValue="2.500" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y6.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConst anchorID="331" twConstType="PERIOD" ><twConstHead uID="27"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.070</twMinPer></twConstHead><twPinLimitRpt anchorID="332"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;
        TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="333" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y69.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/><twPinLimit anchorID="334" type="MINPERIOD" name="Tosper_CLK" slack="0.180" period="1.250" constraintValue="1.250" deviceLimit="1.070" freqLimit="934.579" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i/CLK" locationPin="OLOGIC_X1Y70.CLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clk"/></twPinLimitRpt></twConst><twConst anchorID="335" twConstType="PERIOD" ><twConstHead uID="28"><twConstName UCFConstName="" ScopeName="">TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;</twConstName><twItemCnt>8</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>8</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>1.876</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="336"><twConstPath anchorID="337" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.089</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.264" src = "0.000">-0.264</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q54</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y70.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="338"><twConstPath anchorID="339" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.089</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.128</twTotPathDel><twClkSkew dest = "0.264" src = "0.000">-0.264</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q64</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y70.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.261</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q6&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y70.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[11].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.261</twRouteDel><twTotDel>1.128</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>76.9</twPctLog><twPctRoute>23.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="340"><twConstPath anchorID="341" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.091</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>1.126</twTotPathDel><twClkSkew dest = "0.264" src = "0.000">-0.264</twClkSkew><twDelConst>5.000</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.061" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.047</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q55</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.CLKDIV</twSite><twDelType>Tosdck_D</twDelType><twDelInfo twEdge="twRising">0.363</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.867</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>1.126</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>77.0</twPctLog><twPctRoute>23.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="342"><twConstPath anchorID="343" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.070</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.265</twTotPathDel><twClkSkew dest = "0.195" src = "0.000">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q56</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.130</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y69.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.135</twLogDel><twRouteDel>0.130</twRouteDel><twTotDel>0.265</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>50.9</twPctLog><twPctRoute>49.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D1), 1 path
</twPathRptBanner><twPathRpt anchorID="344"><twConstPath anchorID="345" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.195" src = "0.000">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q54</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y69.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.135</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i (OLOGIC_X1Y69.D2), 1 path
</twPathRptBanner><twPathRpt anchorID="346"><twConstPath anchorID="347" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.071</twSlack><twSrc BELType="RAM">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType="FF">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twTotPathDel>0.266</twTotPathDel><twClkSkew dest = "0.195" src = "0.000">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='RAM'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twSrc><twDest BELType='FF'>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twDest><twLogLvls>0</twLogLvls><twSrcSite>OUT_FIFO_X1Y5.RDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twSrcClk><twPathDel><twSite>OUT_FIFO_X1Y5.Q55</twSite><twDelType>Toffcko_DO</twDelType><twDelInfo twEdge="twFalling">0.156</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo</twBEL></twPathDel><twPathDel><twSite>OLOGIC_X1Y69.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_q5&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>OLOGIC_X1Y69.CLKDIV</twSite><twDelType>Tosckd_D</twDelType><twDelInfo twEdge="twFalling">-0.021</twDelInfo><twComp>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twComp><twBEL>U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_byte_group_io/output_[10].oserdes_dq_.sdr.oserdes_dq_i</twBEL></twPathDel><twLogDel>0.135</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.266</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.000">U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="348"><twPinLimitBanner>Component Switching Limit Checks: TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv
        = PERIOD TIMEGRP
        &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;
        TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="349" type="MINPERIOD" name="Toffpwl" slack="3.124" period="5.000" constraintValue="5.000" deviceLimit="1.876" freqLimit="533.049" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="350" type="MINLOWPULSE" name="Toffpwl" slack="3.386" period="5.000" constraintValue="2.500" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/><twPinLimit anchorID="351" type="MINHIGHPULSE" name="Toffpwh" slack="3.386" period="5.000" constraintValue="2.500" deviceLimit="0.807" physResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" logResource="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo/RDCLK" locationPin="OUT_FIFO_X1Y5.RDCLK" clockNet="U_M_DdrCtrl_0/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/oserdes_clkdiv"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="352"><twConstRollup name="TS_CpSl_Clk_i" fullName="TS_CpSl_Clk_i = PERIOD TIMEGRP &quot;TNM_CpSl_Clk_i&quot; 100 MHz HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="4.000" actualRollup="32.782" errors="0" errorRollup="53" items="0" itemsRollup="7753"/><twConstRollup name="TS_U_M_ClkPll_0_clkout1" fullName="TS_U_M_ClkPll_0_clkout1 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout1&quot; TS_CpSl_Clk_i         * 0.6 HIGH 50%;" type="child" depth="1" requirement="16.667" prefType="period" actual="54.636" actualRollup="N/A" errors="53" errorRollup="0" items="4450" itemsRollup="0"/><twConstRollup name="TS_U_M_ClkPll_0_clkout0" fullName="TS_U_M_ClkPll_0_clkout0 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout0&quot; TS_CpSl_Clk_i         * 4.2 HIGH 50%;" type="child" depth="1" requirement="2.381" prefType="period" actual="1.350" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U_M_ClkPll_0_clkout2" fullName="TS_U_M_ClkPll_0_clkout2 = PERIOD TIMEGRP &quot;U_M_ClkPll_0_clkout2&quot; TS_CpSl_Clk_i         * 0.969230769 HIGH 50%;" type="child" depth="1" requirement="10.317" prefType="period" actual="3.987" actualRollup="N/A" errors="0" errorRollup="0" items="3303" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="3" anchorID="353"><twConstRollup name="TS_CpSl_Clk_iP" fullName="TS_CpSl_Clk_iP = PERIOD TIMEGRP &quot;TNM_CpSl_Clk_iP&quot; 5 ns HIGH 50%;" type="origin" depth="0" requirement="5.000" prefType="period" actual="2.800" actualRollup="4.516" errors="0" errorRollup="0" items="224" itemsRollup="92732"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3" fullName="TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3&quot; TS_CpSl_Clk_iP HIGH         50%;" type="child" depth="1" requirement="5.000" prefType="period" actual="2.800" actualRollup="4.516" errors="0" errorRollup="0" items="0" itemsRollup="92498"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i" fullName="TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_ddr3_infrastructure_clk_pll_i&quot;         TS_U_M_DdrCtrl_0_u_ddr3_infrastructure_pll_clk3 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="4.516" actualRollup="N/A" errors="0" errorRollup="0" items="92498" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_freq_refclk" fullName="TS_U_M_DdrCtrl_0_freq_refclk = PERIOD TIMEGRP &quot;U_M_DdrCtrl_0_freq_refclk&quot;         TS_CpSl_Clk_iP / 4 PHASE 1.171875 ns HIGH 50%;" type="child" depth="1" requirement="1.250" prefType="period" actual="0.938" actualRollup="1.070" errors="0" errorRollup="0" items="0" itemsRollup="64"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clk&quot;         TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.250" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_iserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="2.500" prefType="period" actual="1.876" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clk&quot;         TS_U_M_DdrCtrl_0_freq_refclk HIGH 50%;" type="child" depth="2" requirement="1.250" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_iserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_freq_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="2.500" prefType="period" actual="1.876" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_mem_refclk" fullName="TS_U_M_DdrCtrl_0_mem_refclk = PERIOD TIMEGRP &quot;U_M_DdrCtrl_0_mem_refclk&quot;         TS_CpSl_Clk_iP / 4 HIGH 50%;" type="child" depth="1" requirement="1.250" prefType="period" actual="0.938" actualRollup="1.070" errors="0" errorRollup="0" items="0" itemsRollup="168"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.250" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="2.500" prefType="period" actual="1.876" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.250" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_0_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_mem_refclk * 2 HIGH 50%;" type="child" depth="2" requirement="2.500" prefType="period" actual="1.876" actualRollup="N/A" errors="0" errorRollup="0" items="36" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clk&quot;         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.250" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_D_ddr_byte_lane_D_oserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="1.876" actualRollup="N/A" errors="0" errorRollup="0" items="40" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clk&quot;         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.250" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_C_ddr_byte_lane_C_oserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="1.876" actualRollup="N/A" errors="0" errorRollup="0" items="48" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clk&quot;         TS_U_M_DdrCtrl_0_mem_refclk HIGH 50%;" type="child" depth="2" requirement="1.250" prefType="period" actual="1.070" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv" fullName="TS_U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv         = PERIOD TIMEGRP         &quot;U_M_DdrCtrl_0_u_memc_ui_top_std_mem_intfc0_ddr_phy_top0_u_ddr_mc_phy_wrapper_u_ddr_mc_phy_ddr_phy_4lanes_1_u_ddr_phy_4lanes_ddr_byte_lane_B_ddr_byte_lane_B_oserdes_clkdiv&quot;         TS_U_M_DdrCtrl_0_mem_refclk * 4 HIGH 50%;" type="child" depth="2" requirement="5.000" prefType="period" actual="1.876" actualRollup="N/A" errors="0" errorRollup="0" items="8" itemsRollup="0"/><twConstRollup name="TS_U_M_DdrCtrl_0_sync_pulse" fullName="TS_U_M_DdrCtrl_0_sync_pulse = PERIOD TIMEGRP &quot;U_M_DdrCtrl_0_sync_pulse&quot;         TS_CpSl_Clk_iP / 0.25 PHASE 0.546875 ns HIGH 6.25%;" type="child" depth="1" requirement="20.000" prefType="period" actual="7.504" actualRollup="N/A" errors="0" errorRollup="0" items="2" itemsRollup="0"/></twConstRollupTable><twConstRollupTable uID="4" anchorID="354"><twConstRollup name="TS_ISERDES_CLOCK" fullName="TS_ISERDES_CLOCK = PERIOD TIMEGRP &quot;TNM_ISERDES_CLK&quot; 1.25 ns HIGH 50%;" type="origin" depth="0" requirement="1.250" prefType="period" actual="1.070" actualRollup="0.544" errors="0" errorRollup="0" items="0" itemsRollup="32"/><twConstRollup name="TS_MULTICYCLEPATH" fullName="TS_MULTICYCLEPATH = MAXDELAY FROM TIMEGRP &quot;TNM_SOURCE_IDLE&quot; TO TIMEGRP         &quot;TNM_DEST_ISERDES&quot; TS_ISERDES_CLOCK * 6;" type="child" depth="1" requirement="7.500" prefType="maxdelay" actual="3.267" actualRollup="N/A" errors="0" errorRollup="0" items="32" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="355">1</twUnmetConstCnt><twDataSheet anchorID="356" twNameLen="15"><twClk2SUList anchorID="357" twDestWidth="10"><twDest>CpSl_Clk_i</twDest><twClk2SU><twSrc>CpSl_Clk_i</twSrc><twRiseRise>5.357</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="358" twDestWidth="11"><twDest>CpSl_Clk_iN</twDest><twClk2SU><twSrc>CpSl_Clk_iN</twSrc><twRiseRise>4.516</twRiseRise><twRiseFall>3.267</twRiseFall></twClk2SU><twClk2SU><twSrc>CpSl_Clk_iP</twSrc><twRiseRise>4.516</twRiseRise><twRiseFall>3.267</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="359" twDestWidth="11"><twDest>CpSl_Clk_iP</twDest><twClk2SU><twSrc>CpSl_Clk_iN</twSrc><twRiseRise>4.516</twRiseRise><twRiseFall>3.267</twRiseFall></twClk2SU><twClk2SU><twSrc>CpSl_Clk_iP</twSrc><twRiseRise>4.516</twRiseRise><twRiseFall>3.267</twRiseFall></twClk2SU></twClk2SUList><twClk2SUList anchorID="360" twDestWidth="14"><twDest>CpSl_Dvi0Clk_i</twDest><twClk2SU><twSrc>CpSl_Dvi0Clk_i</twSrc><twFallFall>3.922</twFallFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="361"><twErrCnt>53</twErrCnt><twScore>83925</twScore><twSetupScore>83925</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>102938</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>33573</twConnCnt></twConstCov><twStats anchorID="362"><twMinPer>54.636</twMinPer><twFootnote number="1" /><twMaxFreq>18.303</twMaxFreq><twMaxFromToDel>3.267</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Jun 17 16:05:43 2016 </twTimestamp></twFoot><twClientInfo anchorID="363"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 987 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
