#Clocked_Shift_registers_min_max_with-output-registers_VHDL_port_to_NexysA7

VHDL implementation code ported to the NexysA7 FPGA. Our design was simulated using commandline modelsim and synthesized using vivado. 
