-- generated by newgenasym Wed Jul 25 08:45:22 2007

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity tc55b4257 is
    port (    
	A:         IN     STD_LOGIC_VECTOR (17 DOWNTO 0);    
	\ce*\:     IN     STD_LOGIC;    
	DQ:        INOUT  STD_LOGIC_VECTOR (4 DOWNTO 1);    
	\eo*\:     IN     STD_LOGIC;    
	IO:        INOUT  STD_LOGIC_VECTOR (3 DOWNTO 1);    
	\we*\:     IN     STD_LOGIC);
end tc55b4257;
