// Seed: 1578300492
`default_nettype wire `timescale 1ps / 1ps
`define pp_10 0
module module_0 (
    output id_0,
    input id_1,
    input id_2
    , id_10,
    output logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6,
    output id_7,
    input logic id_8,
    input logic id_9
);
  logic id_11, id_12, id_13, id_14, id_15, id_16, id_17;
endmodule
