{"vcs1":{"timestamp_begin":1739195256.082413134, "rt":0.26, "ut":0.09, "st":0.12}}
{"vcselab":{"timestamp_begin":1739195256.421279985, "rt":0.26, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1739195256.742121467, "rt":0.12, "ut":0.07, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739195255.803552642}
{"VCS_COMP_START_TIME": 1739195255.803552642}
{"VCS_COMP_END_TIME": 1739195256.937001184}
{"VCS_USER_OPTIONS": "-full64 -sverilog -timescale=1ns/10ps top.sv -sverilog ../design/mem.sv mem_test.sv -o simv"}
{"vcs1": {"peak_mem": 307508}}
{"vcselab": {"peak_mem": 174636}}
