// Seed: 1693169210
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  reg id_5;
  wor id_6;
  id_7(
      .id_0(id_1 - ""),
      .id_1(),
      .id_2(1),
      .id_3(id_2 & 1),
      .id_4({1 - 1'h0, 1}),
      .id_5(1'b0),
      .id_6(1),
      .id_7(id_4)
  );
  always @(posedge id_1)
    if (id_5 ==? id_6) begin : LABEL_0
      id_5 <= 1;
    end
endmodule
module module_1;
  wire id_1;
  wire id_2;
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_1
  );
endmodule
