{"version":"1.1.0","info":[["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ADDER.sv",[[[[[["adder",[[2,0],[8,2]],[[2,7],[2,12]],[],["module"]],[12,9]],[[["WIDTH",[[3,2],[3,22]],[[3,12],[3,17]],["adder"],["parameter-port","parameter"]],["in1",[[5,4],[5,26]],[[5,23],[5,26]],["adder"],["port","input"]],["in2",[[6,4],[6,26]],[[6,23],[6,26]],["adder"],["port","input"]],["result",[[7,4],[7,29]],[[7,23],[7,29]],["adder"],["port","output"]]]]]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/DEFS.sv"]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[null,[],null,null,[["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/decode.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/CPU_tb.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/CPU.sv",[[null,[],null,null,[["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/decode.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/CTL_ALU.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/CTL_EX_MEM.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/CTL_ID_EX.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/CTL_IF_ID.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/CTL_MEM_WB.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/CTL_UNIT.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/DATA_MEM.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/DATAPATH.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/DEFS.sv",[[null,[],null,null,[["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/decode.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/EX_MEM.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ID_EX.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/IF_ID.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/INST_MEM.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/MEM_WB.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/MUX0.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/MUX1.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/MUX2.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/MUX3.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/REG_FILE.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/TOP.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/ALU.sv",[[[[[["ALU",[[10,0],[15,2]],[[10,7],[10,10]],[],["module"]],[45,9]],[[["in1",[[11,4],[11,20]],[[11,17],[11,20]],["ALU"],["port","input"]],["in2",[[11,21],[11,24]],[[11,21],[11,24]],["ALU"],["port","in1"]],["alu_control",[[12,4],[12,26]],[[12,15],[12,26]],["ALU"],["port","input"]],["alu_result",[[13,4],[13,32]],[[13,22],[13,32]],["ALU"],["port","reg"]],["zero_flag",[[14,4],[14,24]],[[14,15],[14,24]],["ALU"],["port","reg"]]]]]]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[null,[],null,null,[["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/decode.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/CPU_tb.sv",[[[[[["stimulus",[[2,0],[2,19]],[[2,7],[2,15]],[],["module"]],[29,9]],[[["clock",[[4,4],[4,13]],[[4,8],[4,13]],["stimulus"],["variable","reg"]],["reset",[[5,4],[5,13]],[[5,8],[5,13]],["stimulus"],["variable","reg"]],["zero",[[6,4],[6,13]],[[6,9],[6,13]],["stimulus"],["variable","wire"]],["test_processor",[[9,4],[9,46]],[[9,14],[9,28]],["stimulus"],["instance","PROCESSOR"]]]]]],["/home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/CPU.sv"]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/CPU.sv",[[[[[["CONTROL",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[4,0],[10,2]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[4,7],[4,14]]],[],["module"]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[11,37]]],[[["funct7",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[5,4],[5,22]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[5,16],[5,22]]],["CONTROL"],["port","input"]],["funct3",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[6,4],[6,22]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[6,16],[6,22]]],["CONTROL"],["port","input"]],["opcode",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[7,4],[7,22]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[7,16],[7,22]]],["CONTROL"],["port","input"]],["alu_control",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[8,4],[8,32]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[8,21],[8,32]]],["CONTROL"],["port","reg"]],["regwrite_control",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[9,4],[9,31]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv",[[9,15],[9,31]]],["CONTROL"],["port","reg"]]]]],[[["REG_FILE",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[15,0],[25,2]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[15,7],[15,15]]],[],["module"]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[1,19]]],[[["read_reg_num1",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[16,4],[16,29]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[16,16],[16,29]]],["REG_FILE"],["port","input"]],["read_reg_num2",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[17,4],[17,29]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[17,16],[17,29]]],["REG_FILE"],["port","input"]],["write_reg",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[18,4],[18,25]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[18,16],[18,25]]],["REG_FILE"],["port","input"]],["write_data",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[19,4],[19,27]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[19,17],[19,27]]],["REG_FILE"],["port","input"]],["read_data1",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[20,4],[20,28]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[20,18],[20,28]]],["REG_FILE"],["port","output"]],["read_data2",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[21,4],[21,28]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[21,18],[21,28]]],["REG_FILE"],["port","output"]],["regwrite",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[22,4],[22,18]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[22,10],[22,18]]],["REG_FILE"],["port","input"]],["clock",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[23,4],[23,15]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[23,10],[23,15]]],["REG_FILE"],["port","input"]],["reset",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[24,4],[24,15]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[24,10],[24,15]]],["REG_FILE"],["port","input"]],["reg_memory",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[27,4],[27,32]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[27,15],[27,25]]],["REG_FILE"],["variable","reg"]],["i",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[28,4],[28,15]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[28,12],[28,13]]],["REG_FILE"],["variable","integer"]]]]],[[["alu",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[1,0],[7,2]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[1,7],[1,10]]],[],["module"]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[2,9]]],[[["alu_function",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[2,2],[2,26]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[2,14],[2,26]]],["alu"],["port","input"]],["in1",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[3,2],[3,25]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[3,22],[3,25]]],["alu"],["port","signed"]],["in2",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[4,2],[4,25]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[4,22],[4,25]]],["alu"],["port","signed"]],["result",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[5,2],[5,21]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[5,15],[5,21]]],["alu"],["port","logic"]],["zero_flag",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[6,2],[6,24]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/RISCV_pipelined/ALU.sv",[[6,15],[6,24]]],["alu"],["port","output"]]]]],[[["DATAPATH",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[3,0],[12,2]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[3,7],[3,15]]],[],["module"]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[16,21]]],[[["read_reg_num1",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[4,4],[4,28]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[4,15],[4,28]]],["DATAPATH"],["port","input"]],["read_reg_num2",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[5,4],[5,28]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[5,15],[5,28]]],["DATAPATH"],["port","input"]],["write_reg",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[6,4],[6,24]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[6,15],[6,24]]],["DATAPATH"],["port","input"]],["alu_control",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[7,4],[7,26]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[7,15],[7,26]]],["DATAPATH"],["port","input"]],["regwrite",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[8,4],[8,18]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[8,10],[8,18]]],["DATAPATH"],["port","input"]],["clock",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[9,4],[9,15]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[9,10],[9,15]]],["DATAPATH"],["port","input"]],["reset",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[10,4],[10,15]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[10,10],[10,15]]],["DATAPATH"],["port","input"]],["zero_flag",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[11,4],[11,20]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[11,11],[11,20]]],["DATAPATH"],["port","output"]],["read_data1",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[15,4],[15,25]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[15,15],[15,25]]],["DATAPATH"],["variable","wire"]],["read_data2",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[16,4],[16,25]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[16,15],[16,25]]],["DATAPATH"],["variable","wire"]],["write_data",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[17,4],[17,25]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[17,15],[17,25]]],["DATAPATH"],["variable","wire"]],["reg_file_module",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[20,4],[30,5]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[20,13],[20,28]]],["DATAPATH"],["instance","REG_FILE"]],["alu_module",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[33,4],[33,78]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[33,8],[33,18]]],["DATAPATH"],["instance","ALU"]]]]],[[["INST_MEM",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[[5,0],[9,2]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[[5,7],[5,15]]],[],["module"]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[7,2]]],[[["PC",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[[6,4],[6,19]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[[6,17],[6,19]]],["INST_MEM"],["port","input"]],["reset",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[[7,4],[7,15]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[[7,10],[7,15]]],["INST_MEM"],["port","input"]],["Instruction_Code",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[[8,4],[8,34]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[[8,18],[8,34]]],["INST_MEM"],["port","output"]],["Memory",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[[10,4],[10,27]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[[10,14],[10,20]]],["INST_MEM"],["variable","reg"]]]]],[[["IFU",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[7,0],[10,2]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[7,7],[7,10]]],[],["module"]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[11,20]]],[[["clock",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[8,4],[8,15]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[8,10],[8,15]]],["IFU"],["port","input"]],["reset",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[8,16],[8,21]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[8,16],[8,21]]],["IFU"],["port","clock"]],["Instruction_Code",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[9,4],[9,34]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[9,18],[9,34]]],["IFU"],["port","output"]],["PC",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[11,0],[11,21]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[11,11],[11,13]]],["IFU"],["variable","reg"]],["instr_mem",["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[14,4],[14,49]]],["file:///home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[14,13],[14,22]]],["IFU"],["instance","INST_MEM"]]]]],[[["PROCESSOR",[[10,0],[14,2]],[[10,7],[10,16]],[],["module"]],[26,9]],[[["clock",[[11,4],[11,15]],[[11,10],[11,15]],["PROCESSOR"],["port","input"]],["reset",[[12,4],[12,15]],[[12,10],[12,15]],["PROCESSOR"],["port","input"]],["zero",[[13,4],[13,15]],[[13,11],[13,15]],["PROCESSOR"],["port","output"]],["instruction_code",[[16,4],[16,32]],[[16,16],[16,32]],["PROCESSOR"],["variable","wire"]],["alu_control",[[17,4],[17,26]],[[17,15],[17,26]],["PROCESSOR"],["variable","wire"]],["regwrite",[[18,4],[18,17]],[[18,9],[18,17]],["PROCESSOR"],["variable","wire"]],["IFU_module",[[20,4],[20,50]],[[20,8],[20,18]],["PROCESSOR"],["instance","IFU"]],["control_module",[[22,4],[22,121]],[[22,12],[22,26]],["PROCESSOR"],["instance","CONTROL"]],["datapath_module",[[24,4],[24,145]],[[24,13],[24,28]],["PROCESSOR"],["instance","DATAPATH"]]]]]],["/home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Control.sv","/home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv","/home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv"]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Data_Path.sv",[[null,[],null,null,[["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/decode.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/IFU.sv",[[null,[],null,null,[["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/decode.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Instruction_Mem.sv",[[null,[],null,null,[["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/decode.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/riscv-small-v1/Reg_file.sv",[[null,[],null,null,[["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/decode.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/clock.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/core.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/decode.sv",[[null,[],null,null,[["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/decode.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/soc.sv",[[],null,0]],["/home/adilh/Downloads/5_stage_pipeline_riscv/single_file/uart.sv",[[],null,0]]]}