@verdi rc file Version 1.0
[General]
VerdiVersion = Verdi3_L-2016.06-1
[KeyNote]
Line1 = Automatic Backup 0
[TestBench]
ConstrViewShow = 0
InherViewShow = 0
FSDBMsgShow = 0
AnnotationShow = 0
powerDumped = 0
[hb]
postSimFile = /home/milo/ICCodes/mcu_verify/inter.fsdb
syncTime = 0
viewport = 0 23 1536 841 411 280 291 1016
activeNode = "CpuDriver.main_phase"
activeScope = "CpuDriver"
activeFile = "/home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_component.svh#inc__uvm_pkg__59#"
interactiveMode = False
viewType = Source
simulatorMode = False
sourceBeginLine = 1113
baMode = False
srcLineNum = True
syncSignal = False
traceMode = Hierarchical
showTraceInSchema = True
paMode = False
funcMode = False
traceCrossHier = True
DnDtraceCrossHierOnly = True
traceIncTopPort = False
leadingZero = False
signalPane = False
Scope1 = "CpuDriver"
Scope2 = "raised"
Scope3 = "uvm_objection_events"
Scope4 = "m_raise"
Scope5 = "uvm_objection"
Scope6 = "raise_objection"
Scope7 = "CpuDriver.main_phase"
Scope8 = "uvm_phase"
Scope9 = "TopTb"
rangeSelection = 1047 1047 8 8 1 6
sdfCheckUndef = FALSE
simFlow = FALSE
[hb.sourceTab.1]
scope = CpuDriver
File = /home/milo/Synopsys/vcs/etc/uvm-1.2/src/base/uvm_component.svh#inc__uvm_pkg__59#
Line = 1114
[imp.design1]
dbEnum =  oh
invokeDir = /home/milo/ICCodes/mcu_verify
design = DebussyLib
hostCommand = hostCommand -elab ./simv.daidir/kdb.elab++
topName = TopTb 
fromLibrary = TRUE
[nMemoryManager]
FsdbFile = /home/milo/ICCodes/mcu_verify/inter.fsdb
UserActionNum = 0
nMemWindowNum = 0
