################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: ICer
#     Report Created on: Sun Aug 24 19:53:37 2025
#     Working Directory: /home/ICer/Projects/Digital_System(RTL-to-GDSII)/spyglass/runs
#     Report Location  : ./spyglass-1/lint/lint_functional_rtl/spyglass_reports/auto-verify/auto_verify.rpt
#     SpyGlass Version : SpyGlass_vL-2016.06
#     Policy Name      : auto-verify(SpyGlass_vL-2016.06)
#     Comment          : Generated by auto-verify
#
################################################################################


################################################################################
#
# Purpose: 
#   This report contains the functional analysis statistics of a design.
#
# Format: 
#   It contains the following sections :
#   Section A: Run Parameters
#     Lists the parameters specified in the current run
#   Section B: Clock Information
#     Lists the clock information of the design 
#   Section C: Reset Information
#     Lists the reset information of the design 
#   Section D: Set-Case Analysis Settings
#     Lists the set case analysis settings used in the design 
#   Section E: Initial State of the Design
#     Lists the initial-state statistics of the design along with the 
#     reset percentage. The initial state of each register can be seen 
#     in auto_verify.reg file.
#   Section F: Results Summary (Current) 
#     Lists the statistics of the assertions formed for each rule.
#   Section G: Results Summary (Cumulative) 
#     Lists the summary of cumulative set of assertions formed in the current 
#     run and the information of earlier runs in the property file. This section 
#     is printed when you specify a property file using the -propfile 
#     command-line option.
#   Section H: Assertion Details
#     Lists the assertion details.
################################################################################

##########################################################################################################

					Section A: Run Parameters
					-------------------------

				nocheckoverflow          :     yes

##########################################################################################################

					Section B: Clock Information
					----------------------------

(clock): (period); (Clock Source); (rising/falling); (edgeList); (no. of flops on posedge); (no. of flops on negedge)
-----------------------------------------------------------------------------------------------------
SYSTEM_TOP.UART_CLK: 271.500000; SGDC; Rising; (0.0, 135.6); 86; 0
SYSTEM_TOP.REF_CLK: 10.000000; SGDC; Rising; (0.0, 5.0); 252; 0

Design Cycle: 1124(543)

##########################################################################################################


					Section C: Reset Information
					----------------------------

(reset) ; (value)
------------------------
SYSTEM_TOP.RST ; Active Low

##########################################################################################################


					Section E: Initial State of the Design 
					-------------------------------------- 

Total no of sequential elements: 343
No of '1's: 4
No of '0's: 335
No of 'x's: 4
RESET PERCENTAGE for root 'SYSTEM_TOP'(343 sequential elements) is '98.83%'

##########################################################################################################


					Section F: Results Summary (Current)  
					------------------------------------ 

----------------------------------------------------------------------------------------------------------------------
RuleName                  Passed         Failed         Partially Proved           Not Analyzed         Others         Total
                                                        (Average Depth) 
----------------------------------------------------------------------------------------------------------------------
Av_width_mismatch_assign     1              0                   0                        0                0              1
----------------------------------------------------------------------------------------------------------------------
Total                        1              0                   0                        0                0              1              
----------------------------------------------------------------------------------------------------------------------

##########################################################################################################


					Section G: Results Summary (Cumulative)  
					---------------------------------------

				 NOT APPLICABLE (AS NO PROPERTY FILE PASSED)

##########################################################################################################


					Section H:  Assertion Details
					-----------------------------


Section:Report Summary of Proved checks
---------------------------------------------------------------------------------

Av_width_mismatch_assign: 1 Proved
---------------------------------------------------------------------------------
1. (Hier:SYSTEM_TOP.U0_UART.U0_RX.samp_inst) Width mismatch between expr (half_edges) and expr ((prescale >> 1)), ../rtl/data_sampling.v, 16, :  PROVED 
---------------------------------------------------------------------------------

