<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p404" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_404{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_404{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_404{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_404{left:234px;bottom:1088px;letter-spacing:-0.19px;word-spacing:-0.37px;}
#t5_404{left:344px;bottom:1088px;letter-spacing:-0.17px;word-spacing:-0.42px;}
#t6_404{left:344px;bottom:1071px;letter-spacing:-0.12px;}
#t7_404{left:234px;bottom:1046px;letter-spacing:-0.18px;word-spacing:-0.36px;}
#t8_404{left:344px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-1.36px;}
#t9_404{left:344px;bottom:1030px;letter-spacing:-0.17px;word-spacing:-0.86px;}
#ta_404{left:344px;bottom:1013px;letter-spacing:-0.17px;word-spacing:-0.8px;}
#tb_404{left:344px;bottom:996px;letter-spacing:-0.23px;word-spacing:-0.36px;}
#tc_404{left:344px;bottom:979px;letter-spacing:-0.36px;}
#td_404{left:234px;bottom:955px;letter-spacing:-0.19px;}
#te_404{left:344px;bottom:955px;letter-spacing:-0.22px;word-spacing:-0.4px;}
#tf_404{left:234px;bottom:930px;letter-spacing:-0.17px;word-spacing:-0.38px;}
#tg_404{left:344px;bottom:930px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#th_404{left:344px;bottom:914px;letter-spacing:-0.17px;word-spacing:-0.48px;}
#ti_404{left:344px;bottom:897px;letter-spacing:-0.18px;word-spacing:-0.85px;}
#tj_404{left:344px;bottom:880px;letter-spacing:-0.16px;word-spacing:-1.15px;}
#tk_404{left:344px;bottom:863px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tl_404{left:344px;bottom:846px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tm_404{left:344px;bottom:830px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tn_404{left:344px;bottom:813px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#to_404{left:344px;bottom:796px;letter-spacing:-0.24px;word-spacing:-0.36px;}
#tp_404{left:69px;bottom:774px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tq_404{left:209px;bottom:758px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tr_404{left:234px;bottom:733px;letter-spacing:-0.16px;word-spacing:-0.36px;}
#ts_404{left:344px;bottom:733px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tt_404{left:344px;bottom:716px;letter-spacing:-0.14px;word-spacing:-0.83px;}
#tu_404{left:234px;bottom:692px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#tv_404{left:344px;bottom:675px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#tw_404{left:344px;bottom:658px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tx_404{left:344px;bottom:642px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ty_404{left:69px;bottom:620px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_404{left:209px;bottom:603px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_404{left:69px;bottom:582px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t11_404{left:209px;bottom:565px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t12_404{left:209px;bottom:548px;letter-spacing:-0.17px;word-spacing:-0.66px;}
#t13_404{left:209px;bottom:532px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t14_404{left:69px;bottom:510px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#t15_404{left:210px;bottom:510px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_404{left:209px;bottom:493px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t17_404{left:209px;bottom:477px;letter-spacing:-0.18px;word-spacing:-0.41px;}
#t18_404{left:209px;bottom:460px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t19_404{left:209px;bottom:443px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_404{left:210px;bottom:422px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_404{left:209px;bottom:405px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1c_404{left:209px;bottom:388px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t1d_404{left:210px;bottom:367px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1e_404{left:209px;bottom:350px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1f_404{left:69px;bottom:328px;letter-spacing:-0.19px;}
#t1g_404{left:210px;bottom:328px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1h_404{left:209px;bottom:312px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1i_404{left:209px;bottom:295px;letter-spacing:-0.16px;word-spacing:-0.57px;}
#t1j_404{left:209px;bottom:278px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1k_404{left:69px;bottom:257px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#t1l_404{left:210px;bottom:257px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t1m_404{left:210px;bottom:235px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1n_404{left:210px;bottom:214px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1o_404{left:210px;bottom:192px;letter-spacing:-0.16px;word-spacing:-0.49px;}
#t1p_404{left:209px;bottom:176px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#t1q_404{left:210px;bottom:154px;letter-spacing:-0.14px;word-spacing:-0.46px;}

.s1_404{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_404{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_404{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s4_404{font-size:14px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts404" type="text/css" >

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg404Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg404" style="-webkit-user-select: none;"><object width="935" height="1210" data="404/404.svg" type="image/svg+xml" id="pdf404" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_404" class="t s1_404">11-14 </span><span id="t2_404" class="t s1_404">Vol. 3A </span>
<span id="t3_404" class="t s2_404">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_404" class="t s3_404">100 (NMI) </span><span id="t5_404" class="t s4_404">Delivers an NMI interrupt to the processor. The vector information is ig- </span>
<span id="t6_404" class="t s4_404">nored. </span>
<span id="t7_404" class="t s3_404">101 (INIT) </span><span id="t8_404" class="t s4_404">Delivers an INIT request to the processor core, which causes the processor </span>
<span id="t9_404" class="t s4_404">to perform an INIT. When using this delivery mode, the vector field should </span>
<span id="ta_404" class="t s4_404">be set to 00H for future compatibility. Not supported for the LVT CMCI reg- </span>
<span id="tb_404" class="t s4_404">ister, the LVT thermal monitor register, or the LVT performance counter </span>
<span id="tc_404" class="t s4_404">register. </span>
<span id="td_404" class="t s3_404">110 </span><span id="te_404" class="t s4_404">Reserved; not supported for any LVT register. </span>
<span id="tf_404" class="t s3_404">111 (ExtINT) </span><span id="tg_404" class="t s4_404">Causes the processor to respond to the interrupt as if the interrupt origi- </span>
<span id="th_404" class="t s4_404">nated in an externally connected (8259A-compatible) interrupt controller. </span>
<span id="ti_404" class="t s4_404">A special INTA bus cycle corresponding to ExtINT, is routed to the external </span>
<span id="tj_404" class="t s4_404">controller. The external controller is expected to supply the vector informa- </span>
<span id="tk_404" class="t s4_404">tion. The APIC architecture supports only one ExtINT source in a system, </span>
<span id="tl_404" class="t s4_404">usually contained in the compatibility bridge. Only one processor in the </span>
<span id="tm_404" class="t s4_404">system should have an LVT entry configured to use the ExtINT delivery </span>
<span id="tn_404" class="t s4_404">mode. Not supported for the LVT CMCI register, the LVT thermal monitor </span>
<span id="to_404" class="t s4_404">register, or the LVT performance counter register. </span>
<span id="tp_404" class="t s3_404">Delivery Status (Read Only) </span>
<span id="tq_404" class="t s4_404">Indicates the interrupt delivery status, as follows: </span>
<span id="tr_404" class="t s3_404">0 (Idle) </span><span id="ts_404" class="t s4_404">There is currently no activity for this interrupt source, or the previous in- </span>
<span id="tt_404" class="t s4_404">terrupt from this source was delivered to the processor core and accepted. </span>
<span id="tu_404" class="t s3_404">1 (Send Pending) </span>
<span id="tv_404" class="t s4_404">Indicates that an interrupt from this source has been delivered to the pro- </span>
<span id="tw_404" class="t s4_404">cessor core but has not yet been accepted (see Section 11.5.5, “Local In- </span>
<span id="tx_404" class="t s4_404">terrupt Acceptance”). </span>
<span id="ty_404" class="t s3_404">Interrupt Input Pin Polarity </span>
<span id="tz_404" class="t s4_404">Specifies the polarity of the corresponding interrupt pin: (0) active high or (1) active low. </span>
<span id="t10_404" class="t s3_404">Remote IRR Flag (Read Only) </span>
<span id="t11_404" class="t s4_404">For fixed mode, level-triggered interrupts; this flag is set when the local APIC accepts the </span>
<span id="t12_404" class="t s4_404">interrupt for servicing and is reset when an EOI command is received from the processor. The </span>
<span id="t13_404" class="t s4_404">meaning of this flag is undefined for edge-triggered interrupts and other delivery modes. </span>
<span id="t14_404" class="t s3_404">Trigger Mode </span><span id="t15_404" class="t s4_404">Selects the trigger mode for the local LINT0 and LINT1 pins: (0) edge sensitive and (1) level </span>
<span id="t16_404" class="t s4_404">sensitive. This flag is only used when the delivery mode is Fixed. When the delivery mode is </span>
<span id="t17_404" class="t s4_404">NMI, SMI, or INIT, the trigger mode is always edge sensitive. When the delivery mode is </span>
<span id="t18_404" class="t s4_404">ExtINT, the trigger mode is always level sensitive. The timer and error interrupts are always </span>
<span id="t19_404" class="t s4_404">treated as edge sensitive. </span>
<span id="t1a_404" class="t s4_404">If the local APIC is not used in conjunction with an I/O APIC and fixed delivery mode is </span>
<span id="t1b_404" class="t s4_404">selected; the Pentium 4, Intel Xeon, and P6 family processors will always use level-sensitive </span>
<span id="t1c_404" class="t s4_404">triggering, regardless if edge-sensitive triggering is selected. </span>
<span id="t1d_404" class="t s4_404">Software should always set the trigger mode in the LVT LINT1 register to 0 (edge sensitive). </span>
<span id="t1e_404" class="t s4_404">Level-sensitive interrupts are not supported for LINT1. </span>
<span id="t1f_404" class="t s3_404">Mask </span><span id="t1g_404" class="t s4_404">Interrupt mask: (0) enables reception of the interrupt and (1) inhibits reception of the inter- </span>
<span id="t1h_404" class="t s4_404">rupt. When the local APIC handles a performance-monitoring counters interrupt, it automati- </span>
<span id="t1i_404" class="t s4_404">cally sets the mask flag in the LVT performance counter register. This flag is set to 1 on reset. </span>
<span id="t1j_404" class="t s4_404">It can be cleared only by software. </span>
<span id="t1k_404" class="t s3_404">Timer Mode </span><span id="t1l_404" class="t s4_404">Bits 18:17 selects the timer mode (see Section 11.5.4): </span>
<span id="t1m_404" class="t s4_404">(00b) one-shot mode using a count-down value, </span>
<span id="t1n_404" class="t s4_404">(01b) periodic mode reloading a count-down value, </span>
<span id="t1o_404" class="t s4_404">(10b) TSC-Deadline mode using absolute target value in IA32_TSC_DEADLINE MSR (see </span>
<span id="t1p_404" class="t s4_404">Section 11.5.4.1), </span>
<span id="t1q_404" class="t s4_404">(11b) is reserved. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
