/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Aug  2 14:46:20 2010
 *                 MD5 Checksum         6080c3c4b7d1ec6fc0b6f0255c247b84
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7358/rdb/a0/bchp_clkgen.h $
 * 
 * Hydra_Software_Devel/1   8/2/10 4:21p pntruong
 * SW7358-2: Initial version of rdb header files.
 *
 ***************************************************************************/

#ifndef BCHP_CLKGEN_H__
#define BCHP_CLKGEN_H__

/***************************************************************************
 *CLKGEN - clkgen registers
 ***************************************************************************/
#define BCHP_CLKGEN_PLL_MIPS_PLL_PWRDN           0x00420000 /* Powerdowns */
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL         0x00420004 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV             0x00420008 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MDIV0_2         0x0042000c /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL 0x00420010 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN            0x00420014 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW 0x00420018 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH 0x0042001c /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC            0x00420020 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC2           0x00420024 /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS     0x00420028 /* Lock Status */
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET            0x0042002c /* Resets */
#define BCHP_CLKGEN_PLL_AVD_PLL_PWRDN            0x00420030 /* Powerdowns */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL          0x00420034 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV              0x00420038 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2          0x0042003c /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL 0x00420040 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN             0x00420044 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW 0x00420048 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH 0x0042004c /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC             0x00420050 /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS      0x00420054 /* Lock Status */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET         0x00420058 /* Resets */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN         0x0042005c /* Powerdowns */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL       0x00420060 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV           0x00420064 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN          0x00420068 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW 0x0042006c /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH 0x00420070 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS   0x00420074 /* Lock Status */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET           0x00420078 /* Resets */
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN           0x0042007c /* Powerdowns */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL         0x00420080 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV             0x00420084 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2         0x00420088 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5         0x0042008c /* Post divider Channels 3 to 5 */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL 0x00420090 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN            0x00420094 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW 0x00420098 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH 0x0042009c /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC            0x004200a0 /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS     0x004200a4 /* Lock Status */
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET           0x004200a8 /* Resets */
#define BCHP_CLKGEN_PLL_MOCA_PLL_PWRDN           0x004200ac /* Powerdowns */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL         0x004200b0 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV             0x004200b4 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2         0x004200b8 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5         0x004200bc /* Post divider Channels 3 to 5 */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL 0x004200c0 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN            0x004200c4 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW 0x004200c8 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH 0x004200cc /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC            0x004200d0 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC2           0x004200d4 /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS     0x004200d8 /* Lock Status */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN           0x004200dc /* Powerdowns */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL         0x004200e0 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV             0x004200e4 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2         0x004200e8 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5         0x004200ec /* Post divider Channels 3 to 5 */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL 0x004200f0 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN            0x004200f4 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW 0x004200f8 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH 0x004200fc /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC            0x00420100 /* Miscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2           0x00420104 /* Miscellaneous control bus continued. */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS     0x00420108 /* Lock Status */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET          0x0042010c /* Resets */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN          0x00420110 /* Powerdowns */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL        0x00420114 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV            0x00420118 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2        0x0042011c /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL 0x00420120 /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN           0x00420124 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW 0x00420128 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH 0x0042012c /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC           0x00420130 /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS    0x00420134 /* Lock Status */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET             0x00420138 /* Resets */
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN             0x0042013c /* Powerdowns */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL           0x00420140 /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV               0x00420144 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2           0x00420148 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL  0x0042014c /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN              0x00420150 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW 0x00420154 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH 0x00420158 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC              0x0042015c /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS       0x00420160 /* Lock Status */
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET           0x00420164 /* Resets */
#define BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN           0x00420168 /* Powerdowns */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL         0x0042016c /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV             0x00420170 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2         0x00420174 /* Post divider Channels 0 to 2 */
#define BCHP_CLKGEN_PLL_VCXO_PLL_FRAC            0x00420178 /* Fractional */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL 0x0042017c /* PLL Post Divider Control */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN            0x00420180 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW 0x00420184 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH 0x00420188 /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC            0x0042018c /* Mscellaneous control bus. */
#define BCHP_CLKGEN_PLL_VCXO_PLL_LOCK_STATUS     0x00420190 /* Lock Status */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET         0x00420194 /* Resets */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN         0x00420198 /* Powerdowns */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL       0x0042019c /* Miscellaneous Controls */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV           0x004201a0 /* Pre multiplier */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN          0x004201a4 /* PLL GAIN */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW 0x004201a8 /* Lower bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH 0x004201ac /* Higher bits of Spread Spectrum mode control */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS   0x004201b0 /* Lock Status */
#define BCHP_CLKGEN_MOCA_TOP_MEMORY_STANDBY_ENABLE 0x004201b4 /* Moca top memory standby enable */
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_DISABLE   0x004201b8 /* Disable BCM_MIPS_TOP's clocks */
#define BCHP_CLKGEN_USB0_MEMORY_STANDBY_ENABLE   0x004201bc /* Usb0 memory standby enable */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE         0x004201c0 /* Disable CLKGEN's clocks */
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE          0x004201c4 /* Disable MULTI's clocks */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT         0x004201c8 /* Mux selects for Smartcard clocks */
#define BCHP_CLKGEN_USB0_CLOCK_ENABLE            0x004201cc /* Usb0 clock enable */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT          0x004201d0 /* Mux selects for Internal clocks */
#define BCHP_CLKGEN_SVD0_TOP_POWER_SWITCH_MEMORY 0x004201d4 /* Svd0 top power switch memory */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE    0x004201d8 /* Disable VEC_AIO_TOP's clocks */
#define BCHP_CLKGEN_USB1_CLOCK_DISABLE           0x004201dc /* Disable USB1's clocks */
#define BCHP_CLKGEN_USB0_POWER_SWITCH_MEMORY     0x004201e0 /* Usb0 power switch memory */
#define BCHP_CLKGEN_DVP_HT_MEMORY_STANDBY_ENABLE 0x004201e4 /* Dvp ht memory standby enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_CLOCK_ENABLE    0x004201e8 /* Sds afec top clock enable */
#define BCHP_CLKGEN_SDS_TFEC_TOP_CLOCK_ENABLE    0x004201ec /* Sds tfec top clock enable */
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_ENABLE    0x004201f0 /* Bcm mips top clock enable */
#define BCHP_CLKGEN_SDS_RECEIVER_CLOCK_DISABLE   0x004201f4 /* Disable SDS_RECEIVER's clocks */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B 0x004201f8 /* Vec aio top memory standby enable b */
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE       0x004201fc /* Memsys 32 clock enable */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_B 0x00420200 /* Vec aio top power switch memory b */
#define BCHP_CLKGEN_PAD_MUX_SELECT               0x00420204 /* Mux selects for Pad clocks */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_A 0x00420208 /* Dual genet top rgmii power switch memory a */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE        0x0042020c /* Core xpt clock enable */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE       0x00420210 /* Disable GRAPHICS's clocks */
#define BCHP_CLKGEN_GRAPHICS_POWER_SWITCH_MEMORY 0x00420214 /* Graphics power switch memory */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE   0x00420218 /* Raaga dsp top clock enable */
#define BCHP_CLKGEN_SDS_RECEIVER_OBSERVE_CLOCK   0x0042021c /* Sds receiver observe clock */
#define BCHP_CLKGEN_CORE_XPT_MEMORY_STANDBY_ENABLE 0x00420220 /* Core xpt memory standby enable */
#define BCHP_CLKGEN_PM_PLL_LOCK_WAIT             0x00420224 /* Power management PLL Lock Wait */
#define BCHP_CLKGEN_CORE_XPT_POWER_SWITCH_MEMORY 0x00420228 /* Core xpt power switch memory */
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE            0x0042022c /* Disable HIF's clocks */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE 0x00420230 /* Disable DUAL_GENET_TOP_RGMII's clocks */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A 0x00420234 /* Vec aio top memory standby enable a */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE       0x00420238 /* Disable CORE_XPT's clocks */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE            0x0042023c /* Disable PAD's clocks */
#define BCHP_CLKGEN_USB0_CLOCK_DISABLE           0x00420240 /* Disable USB0's clocks */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_POWER_SWITCH_MEMORY 0x00420244 /* Raaga dsp top power switch memory */
#define BCHP_CLKGEN_SYS_AON_CLOCK_DISABLE        0x00420248 /* Disable SYS_AON's clocks */
#define BCHP_CLKGEN_DVP_HT_CLOCK_DISABLE         0x0042024c /* Disable DVP_HT's clocks */
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_DISABLE       0x00420250 /* Disable UHFR_TOP's clocks */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE       0x00420254 /* Disable SYS_CTRL's clocks */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL 0x00420258 /* Ana xtal low cur 40g m7fc gisb control */
#define BCHP_CLKGEN_PM_DDR_PLL_PWRDN             0x0042025c /* Power management DDR PLL powerdown */
#define BCHP_CLKGEN_GRAPHICS_MEMORY_STANDBY_ENABLE 0x00420260 /* Graphics memory standby enable */
#define BCHP_CLKGEN_SYS_CTRL_MEMORY_STANDBY_ENABLE 0x00420264 /* Sys ctrl memory standby enable */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE        0x00420268 /* Svd0 top clock enable */
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_ENABLE        0x0042026c /* Uhfr top clock enable */
#define BCHP_CLKGEN_SVD0_TOP_MEMORY_STANDBY_ENABLE 0x00420270 /* Svd0 top memory standby enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_MEMORY_STANDBY_ENABLE 0x00420274 /* Sds afec top memory standby enable */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_MEMORY_STANDBY_ENABLE_A 0x00420278 /* Dual genet top rgmii memory standby enable a */
#define BCHP_CLKGEN_DVP_HT_ENABLE                0x0042027c /* Dvp ht enable */
#define BCHP_CLKGEN_CLKGEN_CLOCK_ENABLE          0x00420280 /* Clkgen clock enable */
#define BCHP_CLKGEN_MOCA_TOP_POWER_SWITCH_MEMORY 0x00420284 /* Moca top power switch memory */
#define BCHP_CLKGEN_USB1_POWER_SWITCH_MEMORY     0x00420288 /* Usb1 power switch memory */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE        0x0042028c /* Sys ctrl clock enable */
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE        0x00420290 /* Moca top clock enable */
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE             0x00420294 /* Hif clock enable */
#define BCHP_CLKGEN_MEMSYS_32_MEMORY_STANDBY_ENABLE 0x00420298 /* Memsys 32 memory standby enable */
#define BCHP_CLKGEN_USB1_CLOCK_ENABLE            0x0042029c /* Usb1 clock enable */
#define BCHP_CLKGEN_SDS_AFEC_TOP_POWER_SWITCH_MEMORY 0x004202a0 /* Sds afec top power switch memory */
#define BCHP_CLKGEN_DVP_HT_POWER_SWITCH_MEMORY   0x004202a4 /* Dvp ht power switch memory */
#define BCHP_CLKGEN_SDS_TFEC_TOP_MEMORY_STANDBY_ENABLE 0x004202a8 /* Sds tfec top memory standby enable */
#define BCHP_CLKGEN_SDS_RECEIVER_CLOCK_ENABLE    0x004202ac /* Sds receiver clock enable */
#define BCHP_CLKGEN_SECTOP_CLOCK_ENABLE          0x004202b0 /* Sectop clock enable */
#define BCHP_CLKGEN_BVN_TOP_MEMORY_STANDBY_ENABLE 0x004202b4 /* Bvn top memory standby enable */
#define BCHP_CLKGEN_SECTOP_MEMORY_STANDBY_ENABLE 0x004202b8 /* Sectop memory standby enable */
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE         0x004202bc /* Bvn top clock enable */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE     0x004202c0 /* Vec aio top clock enable */
#define BCHP_CLKGEN_FTM_TOP_MEMORY_STANDBY_ENABLE 0x004202c4 /* Ftm top memory standby enable */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE 0x004202c8 /* Raaga dsp top memory standby enable */
#define BCHP_CLKGEN_USB1_MEMORY_STANDBY_ENABLE   0x004202cc /* Usb1 memory standby enable */
#define BCHP_CLKGEN_UHFR_TOP_MEMORY_STANDBY_ENABLE 0x004202d0 /* Uhfr top memory standby enable */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_A 0x004202d4 /* Vec aio top power switch memory a */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_B 0x004202d8 /* Dual genet top rgmii power switch memory b */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE        0x004202dc /* Graphics clock enable */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE 0x004202e0 /* Dual genet top rgmii clock enable */
#define BCHP_CLKGEN_BCM_MIPS_TOP_MEMORY_STANDBY_ENABLE 0x004202e4 /* Bcm mips top memory standby enable */
#define BCHP_CLKGEN_UHFR_TOP_POWER_SWITCH_MEMORY 0x004202e8 /* Uhfr top power switch memory */
#define BCHP_CLKGEN_SDS_RECEIVER_MEMORY_STANDBY_ENABLE 0x004202ec /* Sds receiver memory standby enable */
#define BCHP_CLKGEN_SDS_TFEC_TOP_POWER_SWITCH_MEMORY 0x004202f0 /* Sds tfec top power switch memory */
#define BCHP_CLKGEN_BVN_TOP_POWER_SWITCH_MEMORY  0x004202f4 /* Bvn top power switch memory */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE          0x004202f8 /* Dvp ht clock enable */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_SELECT 0x004202fc /* Dual genet top rgmii clock select */
#define BCHP_CLKGEN_FTM_TOP_CLOCK_ENABLE         0x00420300 /* Ftm top clock enable */
#define BCHP_CLKGEN_FTM_TOP_POWER_SWITCH_MEMORY  0x00420304 /* Ftm top power switch memory */
#define BCHP_CLKGEN_SDS_RECEIVER_POWER_SWITCH_MEMORY 0x00420308 /* Sds receiver power switch memory */

/***************************************************************************
 *PLL_MIPS_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_MIPS_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_MIPS_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_MIPS_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_CONTROL :: reserved0 [31:05] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_reserved0_MASK            0xffffffe0
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_reserved0_SHIFT           5

/* CLKGEN :: PLL_MIPS_PLL_CONTROL :: PHASE_OFFSET_CH0 [04:02] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x0000001c
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    2

/* CLKGEN :: PLL_MIPS_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_MIPS_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_MIPS_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_MIPS_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_MIPS_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_MIPS_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_MIPS_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_MDIV0_2 :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MDIV0_2_reserved0_MASK            0xffffff00
#define BCHP_CLKGEN_PLL_MIPS_PLL_MDIV0_2_reserved0_SHIFT           8

/* CLKGEN :: PLL_MIPS_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_MIPS_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_MIPS_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_POSTDIVIDER_CTRL :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xfffffffc
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  2

/* CLKGEN :: PLL_MIPS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000002
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 1

/* CLKGEN :: PLL_MIPS_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_MIPS_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_MIPS_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_MIPS_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_MIPS_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_MIPS_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_MISC :: LDO_REF_SEL [31:31] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_LDO_REF_SEL_MASK             0x80000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_LDO_REF_SEL_SHIFT            31

/* CLKGEN :: PLL_MIPS_PLL_MISC :: POR_BYPASS [30:30] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_POR_BYPASS_MASK              0x40000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_POR_BYPASS_SHIFT             30

/* CLKGEN :: PLL_MIPS_PLL_MISC :: NDIV_RELOCK [29:28] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_NDIV_RELOCK_MASK             0x30000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_NDIV_RELOCK_SHIFT            28

/* CLKGEN :: PLL_MIPS_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_FAST_LOCK_MASK               0x08000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_FAST_LOCK_SHIFT              27

/* CLKGEN :: PLL_MIPS_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_VCODIV2_MASK                 0x04000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_VCODIV2_SHIFT                26

/* CLKGEN :: PLL_MIPS_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_VCO_DLY_MASK                 0x03000000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_VCO_DLY_SHIFT                24

/* CLKGEN :: PLL_MIPS_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_PWM_RATE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_PWM_RATE_SHIFT               22

/* CLKGEN :: PLL_MIPS_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_MODE_MASK               0x00300000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_MODE_SHIFT              20

/* CLKGEN :: PLL_MIPS_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_MIPS_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_MIPS_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_MIPS_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_MIPS_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_MIPS_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_MIPS_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_MIPS_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC2_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC2_reserved0_SHIFT             1

/* CLKGEN :: PLL_MIPS_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC2_SPARE_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_MISC2_SPARE_SHIFT                 0

/***************************************************************************
 *PLL_MIPS_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_MIPS_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_MIPS_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_LOCK_MASK             0x00000002
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_LOCK_SHIFT            1

/* CLKGEN :: PLL_MIPS_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000001
#define BCHP_CLKGEN_PLL_MIPS_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       0

/***************************************************************************
 *PLL_AVD_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_reserved0_SHIFT              2

/* CLKGEN :: PLL_AVD_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETD_MASK                  0x00000002
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETD_SHIFT                 1

/* CLKGEN :: PLL_AVD_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETA_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_RESET_RESETA_SHIFT                 0

/***************************************************************************
 *PLL_AVD_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_PWRDN_reserved0_MASK               0xfffffffe
#define BCHP_CLKGEN_PLL_AVD_PLL_PWRDN_reserved0_SHIFT              1

/* CLKGEN :: PLL_AVD_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_PWRDN_PWRDN_PLL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_PWRDN_PWRDN_PLL_SHIFT              0

/***************************************************************************
 *PLL_AVD_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_CONTROL :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_reserved0_MASK             0xffffe000
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_reserved0_SHIFT            13

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: PHASE_OFFSET_CH2 [12:10] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH2_MASK      0x00001c00
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT     10

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: PHASE_OFFSET_CH1 [09:07] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH1_MASK      0x00000380
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT     7

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: PHASE_OFFSET_CH0 [06:04] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH0_MASK      0x00000070
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT     4

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH2_MASK         0x00000008
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT        3

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH1_MASK         0x00000004
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT        2

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH0_MASK         0x00000002
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT        1

/* CLKGEN :: PLL_AVD_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_REF_SEL_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_CONTROL_REF_SEL_SHIFT              0

/***************************************************************************
 *PLL_AVD_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_reserved0_MASK                 0xffffe000
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_reserved0_SHIFT                13

/* CLKGEN :: PLL_AVD_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_NDIV_INT_MASK                  0x00001ff8
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_NDIV_INT_SHIFT                 3

/* CLKGEN :: PLL_AVD_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_PDIV_MASK                      0x00000007
#define BCHP_CLKGEN_PLL_AVD_PLL_DIV_PDIV_SHIFT                     0

/***************************************************************************
 *PLL_AVD_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_reserved0_MASK             0xff000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_reserved0_SHIFT            24

/* CLKGEN :: PLL_AVD_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH2_MASK              0x00ff0000
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH2_SHIFT             16

/* CLKGEN :: PLL_AVD_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH1_MASK              0x0000ff00
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH1_SHIFT             8

/* CLKGEN :: PLL_AVD_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH0_MASK              0x000000ff
#define BCHP_CLKGEN_PLL_AVD_PLL_MDIV0_2_MDIV_CH0_SHIFT             0

/***************************************************************************
 *PLL_AVD_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: reserved0 [31:06] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_reserved0_MASK    0xffffffc0
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT   6

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [05:05] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000020
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 5

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [04:04] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000010
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 4

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [03:03] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000008
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 3

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_AVD_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_AVD_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_reserved0_MASK                0xff000000
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_reserved0_SHIFT               24

/* CLKGEN :: PLL_AVD_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_AVD_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_AVD_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_AVD_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_AVD_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_AVD_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK        0x00000007
#define BCHP_CLKGEN_PLL_AVD_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT       0

/***************************************************************************
 *PLL_AVD_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_AVD_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_AVD_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_AVD_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_AVD_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_reserved0_MASK                0x80000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_reserved0_SHIFT               31

/* CLKGEN :: PLL_AVD_PLL_MISC :: MDIV_RELOCK [30:29] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_MDIV_RELOCK_MASK              0x60000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_MDIV_RELOCK_SHIFT             29

/* CLKGEN :: PLL_AVD_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_FAST_LOCK_MASK                0x10000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_FAST_LOCK_SHIFT               28

/* CLKGEN :: PLL_AVD_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_VCODIV2_MASK                  0x08000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_VCODIV2_SHIFT                 27

/* CLKGEN :: PLL_AVD_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_VCO_DLY_MASK                  0x06000000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_VCO_DLY_SHIFT                 25

/* CLKGEN :: PLL_AVD_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_PWM_RATE_MASK                 0x01800000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_PWM_RATE_SHIFT                23

/* CLKGEN :: PLL_AVD_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_MODE_MASK                0x00600000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_MODE_SHIFT               21

/* CLKGEN :: PLL_AVD_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_VCODIV2_POST_MASK             0x00100000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_VCODIV2_POST_SHIFT            20

/* CLKGEN :: PLL_AVD_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_AUX_CTRL_MASK                 0x00080000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_AUX_CTRL_SHIFT                19

/* CLKGEN :: PLL_AVD_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_REFCLKOUT_MASK                0x00040000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_REFCLKOUT_SHIFT               18

/* CLKGEN :: PLL_AVD_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_UPDATE_MASK              0x00020000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_UPDATE_SHIFT             17

/* CLKGEN :: PLL_AVD_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_SELECT_MASK              0x0001c000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_SELECT_SHIFT             14

/* CLKGEN :: PLL_AVD_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_RESET__MASK              0x00002000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_STAT_RESET__SHIFT             13

/* CLKGEN :: PLL_AVD_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK   0x00001000
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT  12

/* CLKGEN :: PLL_AVD_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_DCO_CTRL_BYPASS_MASK          0x00000fff
#define BCHP_CLKGEN_PLL_AVD_PLL_MISC_DCO_CTRL_BYPASS_SHIFT         0

/***************************************************************************
 *PLL_AVD_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_AVD_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS_reserved0_MASK         0xfffffffe
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS_reserved0_SHIFT        1

/* CLKGEN :: PLL_AVD_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS_LOCK_MASK              0x00000001
#define BCHP_CLKGEN_PLL_AVD_PLL_LOCK_STATUS_LOCK_SHIFT             0

/***************************************************************************
 *PLL_AUDIO1_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_reserved0_SHIFT           2

/* CLKGEN :: PLL_AUDIO1_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETD_MASK               0x00000002
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETD_SHIFT              1

/* CLKGEN :: PLL_AUDIO1_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETA_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_RESET_RESETA_SHIFT              0

/***************************************************************************
 *PLL_AUDIO1_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_reserved0_SHIFT           1

/* CLKGEN :: PLL_AUDIO1_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_PWRDN_PLL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_PWRDN_PWRDN_PLL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO1_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_CONTROL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_reserved0_SHIFT         1

/* CLKGEN :: PLL_AUDIO1_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_REF_SEL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_CONTROL_REF_SEL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO1_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_DIV :: reserved0 [31:03] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_reserved0_MASK              0xfffffff8
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_reserved0_SHIFT             3

/* CLKGEN :: PLL_AUDIO1_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_PDIV_MASK                   0x00000007
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_DIV_PDIV_SHIFT                  0

/***************************************************************************
 *PLL_AUDIO1_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_reserved0_MASK             0xff000000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_reserved0_SHIFT            24

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_AUDIO1_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK     0x00000007
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT    0

/***************************************************************************
 *PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_AUDIO1_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO1_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_reserved0_SHIFT     1

/* CLKGEN :: PLL_AUDIO1_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_LOCK_MASK           0x00000001
#define BCHP_CLKGEN_PLL_AUDIO1_PLL_LOCK_STATUS_LOCK_SHIFT          0

/***************************************************************************
 *PLL_SYS1_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_reserved0_SHIFT             2

/* CLKGEN :: PLL_SYS1_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETD_MASK                 0x00000002
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETD_SHIFT                1

/* CLKGEN :: PLL_SYS1_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETA_MASK                 0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_RESET_RESETA_SHIFT                0

/***************************************************************************
 *PLL_SYS1_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS1_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_SYS1_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: reserved0 [31:17] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_reserved0_MASK            0xfffe0000
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_reserved0_SHIFT           17

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH3 [16:14] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH3_MASK     0x0001c000
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH3_SHIFT    14

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH2 [13:11] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH2_MASK     0x00003800
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT    11

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH1 [10:08] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH1_MASK     0x00000700
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT    8

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: PHASE_OFFSET_CH0 [07:05] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x000000e0
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    5

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH3 [04:04] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH3_MASK        0x00000010
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH3_SHIFT       4

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH2_MASK        0x00000008
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT       3

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH1_MASK        0x00000004
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT       2

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_SYS1_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_SYS1_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_SYS1_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_SYS1_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_SYS1_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_SYS1_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_reserved0_SHIFT           24

/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH2_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH2_SHIFT            16

/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH1_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH1_SHIFT            8

/* CLKGEN :: PLL_SYS1_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_SYS1_PLL_MDIV3_5 - Post divider Channels 3 to 5
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_MDIV3_5 :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_reserved0_MASK            0xffffff00
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_reserved0_SHIFT           8

/* CLKGEN :: PLL_SYS1_PLL_MDIV3_5 :: MDIV_CH3 [07:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_MDIV_CH3_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS1_PLL_MDIV3_5_MDIV_CH3_SHIFT            0

/***************************************************************************
 *PLL_SYS1_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xffffff00
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  8

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH3 [07:07] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_MASK 0x00000080
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_SHIFT 7

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [06:06] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000040
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 6

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [05:05] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000020
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 5

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [04:04] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000010
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 4

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH3 [03:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_MASK 0x00000008
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_SHIFT 3

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_SYS1_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_SYS1_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_SYS1_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_SYS1_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SYS1_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_SYS1_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_reserved0_MASK               0x80000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_reserved0_SHIFT              31

/* CLKGEN :: PLL_SYS1_PLL_MISC :: MDIV_RELOCK [30:29] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_MDIV_RELOCK_MASK             0x60000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_MDIV_RELOCK_SHIFT            29

/* CLKGEN :: PLL_SYS1_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_FAST_LOCK_MASK               0x10000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_FAST_LOCK_SHIFT              28

/* CLKGEN :: PLL_SYS1_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCODIV2_MASK                 0x08000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCODIV2_SHIFT                27

/* CLKGEN :: PLL_SYS1_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCO_DLY_MASK                 0x06000000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCO_DLY_SHIFT                25

/* CLKGEN :: PLL_SYS1_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_PWM_RATE_MASK                0x01800000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_PWM_RATE_SHIFT               23

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_MODE_MASK               0x00600000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_MODE_SHIFT              21

/* CLKGEN :: PLL_SYS1_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCODIV2_POST_MASK            0x00100000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_VCODIV2_POST_SHIFT           20

/* CLKGEN :: PLL_SYS1_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_SYS1_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_SYS1_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_SYS1_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_SYS1_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_SYS1_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_SYS1_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SYS1_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffe
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_reserved0_SHIFT       1

/* CLKGEN :: PLL_SYS1_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_LOCK_MASK             0x00000001
#define BCHP_CLKGEN_PLL_SYS1_PLL_LOCK_STATUS_LOCK_SHIFT            0

/***************************************************************************
 *PLL_MOCA_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_reserved0_SHIFT             2

/* CLKGEN :: PLL_MOCA_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_RESETD_MASK                 0x00000002
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_RESETD_SHIFT                1

/* CLKGEN :: PLL_MOCA_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_RESETA_MASK                 0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_RESET_RESETA_SHIFT                0

/***************************************************************************
 *PLL_MOCA_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_MOCA_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_MOCA_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_MOCA_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: reserved0 [31:25] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_reserved0_MASK            0xfe000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_reserved0_SHIFT           25

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: PHASE_OFFSET_CH5 [24:22] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH5_MASK     0x01c00000
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH5_SHIFT    22

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: PHASE_OFFSET_CH4 [21:19] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH4_MASK     0x00380000
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH4_SHIFT    19

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: PHASE_OFFSET_CH3 [18:16] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH3_MASK     0x00070000
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH3_SHIFT    16

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: PHASE_OFFSET_CH2 [15:13] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH2_MASK     0x0000e000
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT    13

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: PHASE_OFFSET_CH1 [12:10] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH1_MASK     0x00001c00
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT    10

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: PHASE_OFFSET_CH0 [09:07] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x00000380
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    7

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: CLOCK_DIS_CH5 [06:06] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH5_MASK        0x00000040
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH5_SHIFT       6

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: CLOCK_DIS_CH4 [05:05] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH4_MASK        0x00000020
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH4_SHIFT       5

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: CLOCK_DIS_CH3 [04:04] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH3_MASK        0x00000010
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH3_SHIFT       4

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH2_MASK        0x00000008
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT       3

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH1_MASK        0x00000004
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT       2

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_MOCA_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_MOCA_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_MOCA_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_MOCA_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_MOCA_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_MOCA_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_reserved0_SHIFT           24

/* CLKGEN :: PLL_MOCA_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH2_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH2_SHIFT            16

/* CLKGEN :: PLL_MOCA_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH1_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH1_SHIFT            8

/* CLKGEN :: PLL_MOCA_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_MOCA_PLL_MDIV3_5 - Post divider Channels 3 to 5
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_MDIV3_5 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_reserved0_SHIFT           24

/* CLKGEN :: PLL_MOCA_PLL_MDIV3_5 :: MDIV_CH5 [23:16] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_MDIV_CH5_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_MDIV_CH5_SHIFT            16

/* CLKGEN :: PLL_MOCA_PLL_MDIV3_5 :: MDIV_CH4 [15:08] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_MDIV_CH4_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_MDIV_CH4_SHIFT            8

/* CLKGEN :: PLL_MOCA_PLL_MDIV3_5 :: MDIV_CH3 [07:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_MDIV_CH3_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_MOCA_PLL_MDIV3_5_MDIV_CH3_SHIFT            0

/***************************************************************************
 *PLL_MOCA_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xfffff000
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  12

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH5 [11:11] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH5_MASK 0x00000800
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH5_SHIFT 11

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH4 [10:10] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_SHIFT 10

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH3 [09:09] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_SHIFT 9

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [08:08] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000100
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 8

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [07:07] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000080
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 7

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [06:06] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000040
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 6

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH5 [05:05] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH5_MASK 0x00000020
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH5_SHIFT 5

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH4 [04:04] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_MASK 0x00000010
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_SHIFT 4

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH3 [03:03] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_MASK 0x00000008
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_SHIFT 3

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_MOCA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_MOCA_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_MOCA_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_MOCA_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_MOCA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_MOCA_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_MISC :: LDO_REF_SEL [31:31] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_LDO_REF_SEL_MASK             0x80000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_LDO_REF_SEL_SHIFT            31

/* CLKGEN :: PLL_MOCA_PLL_MISC :: POR_BYPASS [30:30] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_POR_BYPASS_MASK              0x40000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_POR_BYPASS_SHIFT             30

/* CLKGEN :: PLL_MOCA_PLL_MISC :: NDIV_RELOCK [29:28] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_NDIV_RELOCK_MASK             0x30000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_NDIV_RELOCK_SHIFT            28

/* CLKGEN :: PLL_MOCA_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_FAST_LOCK_MASK               0x08000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_FAST_LOCK_SHIFT              27

/* CLKGEN :: PLL_MOCA_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_VCODIV2_MASK                 0x04000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_VCODIV2_SHIFT                26

/* CLKGEN :: PLL_MOCA_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_VCO_DLY_MASK                 0x03000000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_VCO_DLY_SHIFT                24

/* CLKGEN :: PLL_MOCA_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_PWM_RATE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_PWM_RATE_SHIFT               22

/* CLKGEN :: PLL_MOCA_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_MODE_MASK               0x00300000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_MODE_SHIFT              20

/* CLKGEN :: PLL_MOCA_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_MOCA_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_MOCA_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_MOCA_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_MOCA_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_MOCA_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_MOCA_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_MOCA_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC2_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC2_reserved0_SHIFT             1

/* CLKGEN :: PLL_MOCA_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC2_SPARE_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_MISC2_SPARE_SHIFT                 0

/***************************************************************************
 *PLL_MOCA_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_MOCA_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_MOCA_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_LOCK_MASK             0x00000002
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_LOCK_SHIFT            1

/* CLKGEN :: PLL_MOCA_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000001
#define BCHP_CLKGEN_PLL_MOCA_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       0

/***************************************************************************
 *PLL_SYS0_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS0_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_SYS0_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: reserved0 [31:25] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_reserved0_MASK            0xfe000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_reserved0_SHIFT           25

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH5 [24:22] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH5_MASK     0x01c00000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH5_SHIFT    22

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH4 [21:19] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH4_MASK     0x00380000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH4_SHIFT    19

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH3 [18:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH3_MASK     0x00070000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH3_SHIFT    16

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH2 [15:13] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH2_MASK     0x0000e000
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT    13

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH1 [12:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH1_MASK     0x00001c00
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT    10

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: PHASE_OFFSET_CH0 [09:07] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x00000380
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    7

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH5 [06:06] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH5_MASK        0x00000040
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH5_SHIFT       6

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH4 [05:05] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH4_MASK        0x00000020
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH4_SHIFT       5

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH3 [04:04] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH3_MASK        0x00000010
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH3_SHIFT       4

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH2_MASK        0x00000008
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT       3

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH1_MASK        0x00000004
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT       2

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_SYS0_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_SYS0_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_SYS0_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_SYS0_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_SYS0_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_SYS0_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_reserved0_SHIFT           24

/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH2_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH2_SHIFT            16

/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH1_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH1_SHIFT            8

/* CLKGEN :: PLL_SYS0_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_SYS0_PLL_MDIV3_5 - Post divider Channels 3 to 5
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_reserved0_SHIFT           24

/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: MDIV_CH5 [23:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH5_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH5_SHIFT            16

/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: MDIV_CH4 [15:08] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH4_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH4_SHIFT            8

/* CLKGEN :: PLL_SYS0_PLL_MDIV3_5 :: MDIV_CH3 [07:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH3_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_SYS0_PLL_MDIV3_5_MDIV_CH3_SHIFT            0

/***************************************************************************
 *PLL_SYS0_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: reserved0 [31:12] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xfffff000
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  12

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH5 [11:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH5_MASK 0x00000800
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH5_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH4 [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH4_SHIFT 10

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH3 [09:09] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_MASK 0x00000200
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH3_SHIFT 9

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [08:08] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000100
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 8

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [07:07] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000080
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 7

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [06:06] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000040
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 6

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH5 [05:05] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH5_MASK 0x00000020
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH5_SHIFT 5

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH4 [04:04] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_MASK 0x00000010
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH4_SHIFT 4

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH3 [03:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_MASK 0x00000008
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH3_SHIFT 3

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_SYS0_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_SYS0_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_SYS0_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_SYS0_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SYS0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_SYS0_PLL_MISC - Miscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MISC :: LDO_REF_SEL [31:31] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_LDO_REF_SEL_MASK             0x80000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_LDO_REF_SEL_SHIFT            31

/* CLKGEN :: PLL_SYS0_PLL_MISC :: POR_BYPASS [30:30] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_POR_BYPASS_MASK              0x40000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_POR_BYPASS_SHIFT             30

/* CLKGEN :: PLL_SYS0_PLL_MISC :: NDIV_RELOCK [29:28] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_NDIV_RELOCK_MASK             0x30000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_NDIV_RELOCK_SHIFT            28

/* CLKGEN :: PLL_SYS0_PLL_MISC :: FAST_LOCK [27:27] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_FAST_LOCK_MASK               0x08000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_FAST_LOCK_SHIFT              27

/* CLKGEN :: PLL_SYS0_PLL_MISC :: VCODIV2 [26:26] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCODIV2_MASK                 0x04000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCODIV2_SHIFT                26

/* CLKGEN :: PLL_SYS0_PLL_MISC :: VCO_DLY [25:24] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_DLY_MASK                 0x03000000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_VCO_DLY_SHIFT                24

/* CLKGEN :: PLL_SYS0_PLL_MISC :: PWM_RATE [23:22] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_PWM_RATE_MASK                0x00c00000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_PWM_RATE_SHIFT               22

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_MODE [21:20] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_MODE_MASK               0x00300000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_MODE_SHIFT              20

/* CLKGEN :: PLL_SYS0_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_SYS0_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_SYS0_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_SYS0_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_SYS0_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_SYS0_PLL_MISC2 - Miscellaneous control bus continued.
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_MISC2 :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_reserved0_SHIFT             1

/* CLKGEN :: PLL_SYS0_PLL_MISC2 :: SPARE [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_SPARE_MASK                  0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_MISC2_SPARE_SHIFT                 0

/***************************************************************************
 *PLL_SYS0_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_reserved0_SHIFT       2

/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: LOCK [01:01] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_MASK             0x00000002
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_SHIFT            1

/* CLKGEN :: PLL_SYS0_PLL_LOCK_STATUS :: LOCK_LOST [00:00] */
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_LOST_MASK        0x00000001
#define BCHP_CLKGEN_PLL_SYS0_PLL_LOCK_STATUS_LOCK_LOST_SHIFT       0

/***************************************************************************
 *PLL_RAAGA_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_reserved0_MASK             0xfffffffc
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_reserved0_SHIFT            2

/* CLKGEN :: PLL_RAAGA_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_MASK                0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETD_SHIFT               1

/* CLKGEN :: PLL_RAAGA_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_MASK                0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_RESET_RESETA_SHIFT               0

/***************************************************************************
 *PLL_RAAGA_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_reserved0_SHIFT            1

/* CLKGEN :: PLL_RAAGA_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_PWRDN_PLL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_PWRDN_PWRDN_PLL_SHIFT            0

/***************************************************************************
 *PLL_RAAGA_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: reserved0 [31:09] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_reserved0_MASK           0xfffffe00
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_reserved0_SHIFT          9

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: PHASE_OFFSET_CH1 [08:06] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_PHASE_OFFSET_CH1_MASK    0x000001c0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT   6

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: PHASE_OFFSET_CH0 [05:03] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_PHASE_OFFSET_CH0_MASK    0x00000038
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT   3

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_CLOCK_DIS_CH1_MASK       0x00000004
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT      2

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_CLOCK_DIS_CH0_MASK       0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT      1

/* CLKGEN :: PLL_RAAGA_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_REF_SEL_MASK             0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_CONTROL_REF_SEL_SHIFT            0

/***************************************************************************
 *PLL_RAAGA_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_reserved0_MASK               0xffffe000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_reserved0_SHIFT              13

/* CLKGEN :: PLL_RAAGA_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_NDIV_INT_MASK                0x00001ff8
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_NDIV_INT_SHIFT               3

/* CLKGEN :: PLL_RAAGA_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_PDIV_MASK                    0x00000007
#define BCHP_CLKGEN_PLL_RAAGA_PLL_DIV_PDIV_SHIFT                   0

/***************************************************************************
 *PLL_RAAGA_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_MDIV0_2 :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_reserved0_MASK           0xffff0000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_reserved0_SHIFT          16

/* CLKGEN :: PLL_RAAGA_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_MDIV_CH1_MASK            0x0000ff00
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_MDIV_CH1_SHIFT           8

/* CLKGEN :: PLL_RAAGA_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_MDIV_CH0_MASK            0x000000ff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MDIV0_2_MDIV_CH0_SHIFT           0

/***************************************************************************
 *PLL_RAAGA_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: reserved0 [31:04] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_reserved0_MASK  0xfffffff0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT 4

/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [03:03] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000008
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 3

/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [02:02] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000004
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 2

/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_RAAGA_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_RAAGA_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_reserved0_MASK              0xff000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_reserved0_SHIFT             24

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_RAAGA_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK      0x00000007
#define BCHP_CLKGEN_PLL_RAAGA_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT     0

/***************************************************************************
 *PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_RAAGA_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_reserved0_MASK              0x80000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_reserved0_SHIFT             31

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: MDIV_RELOCK [30:29] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_MDIV_RELOCK_MASK            0x60000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_MDIV_RELOCK_SHIFT           29

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_FAST_LOCK_MASK              0x10000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_FAST_LOCK_SHIFT             28

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCODIV2_MASK                0x08000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCODIV2_SHIFT               27

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_DLY_MASK                0x06000000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCO_DLY_SHIFT               25

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PWM_RATE_MASK               0x01800000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_PWM_RATE_SHIFT              23

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_MODE_MASK              0x00600000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_MODE_SHIFT             21

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCODIV2_POST_MASK           0x00100000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_VCODIV2_POST_SHIFT          20

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_AUX_CTRL_MASK               0x00080000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_AUX_CTRL_SHIFT              19

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_REFCLKOUT_MASK              0x00040000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_REFCLKOUT_SHIFT             18

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_UPDATE_MASK            0x00020000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_UPDATE_SHIFT           17

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_SELECT_MASK            0x0001c000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_SELECT_SHIFT           14

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_RESET__MASK            0x00002000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_STAT_RESET__SHIFT           13

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_RAAGA_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_MASK        0x00000fff
#define BCHP_CLKGEN_PLL_RAAGA_PLL_MISC_DCO_CTRL_BYPASS_SHIFT       0

/***************************************************************************
 *PLL_RAAGA_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_RAAGA_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_reserved0_SHIFT      1

/* CLKGEN :: PLL_RAAGA_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_MASK            0x00000001
#define BCHP_CLKGEN_PLL_RAAGA_PLL_LOCK_STATUS_LOCK_SHIFT           0

/***************************************************************************
 *PLL_SC_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_reserved0_MASK                0xfffffffc
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_reserved0_SHIFT               2

/* CLKGEN :: PLL_SC_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETD_MASK                   0x00000002
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETD_SHIFT                  1

/* CLKGEN :: PLL_SC_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETA_MASK                   0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_RESET_RESETA_SHIFT                  0

/***************************************************************************
 *PLL_SC_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_reserved0_MASK                0xfffffffe
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_reserved0_SHIFT               1

/* CLKGEN :: PLL_SC_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_PWRDN_PLL_MASK                0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_PWRDN_PWRDN_PLL_SHIFT               0

/***************************************************************************
 *PLL_SC_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_CONTROL :: reserved0 [31:05] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_reserved0_MASK              0xffffffe0
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_reserved0_SHIFT             5

/* CLKGEN :: PLL_SC_PLL_CONTROL :: PHASE_OFFSET_CH0 [04:02] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_PHASE_OFFSET_CH0_MASK       0x0000001c
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT      2

/* CLKGEN :: PLL_SC_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_CLOCK_DIS_CH0_MASK          0x00000002
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT         1

/* CLKGEN :: PLL_SC_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_REF_SEL_MASK                0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_CONTROL_REF_SEL_SHIFT               0

/***************************************************************************
 *PLL_SC_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_reserved0_MASK                  0xffffe000
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_reserved0_SHIFT                 13

/* CLKGEN :: PLL_SC_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_NDIV_INT_MASK                   0x00001ff8
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_NDIV_INT_SHIFT                  3

/* CLKGEN :: PLL_SC_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_PDIV_MASK                       0x00000007
#define BCHP_CLKGEN_PLL_SC_PLL_DIV_PDIV_SHIFT                      0

/***************************************************************************
 *PLL_SC_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_MDIV0_2 :: reserved0 [31:08] */
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_reserved0_MASK              0xffffff00
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_reserved0_SHIFT             8

/* CLKGEN :: PLL_SC_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_MDIV_CH0_MASK               0x000000ff
#define BCHP_CLKGEN_PLL_SC_PLL_MDIV0_2_MDIV_CH0_SHIFT              0

/***************************************************************************
 *PLL_SC_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT    2

/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000002
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 1

/* CLKGEN :: PLL_SC_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_SC_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_reserved0_MASK                 0xff000000
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_reserved0_SHIFT                24

/* CLKGEN :: PLL_SC_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_SC_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_SC_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_SC_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_SC_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_SC_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK         0x00000007
#define BCHP_CLKGEN_PLL_SC_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT        0

/***************************************************************************
 *PLL_SC_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK  0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_SC_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_SC_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_SC_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_SC_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_reserved0_MASK                 0x80000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_reserved0_SHIFT                31

/* CLKGEN :: PLL_SC_PLL_MISC :: MDIV_RELOCK [30:29] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_MDIV_RELOCK_MASK               0x60000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_MDIV_RELOCK_SHIFT              29

/* CLKGEN :: PLL_SC_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_FAST_LOCK_MASK                 0x10000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_FAST_LOCK_SHIFT                28

/* CLKGEN :: PLL_SC_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_MASK                   0x08000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_SHIFT                  27

/* CLKGEN :: PLL_SC_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCO_DLY_MASK                   0x06000000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCO_DLY_SHIFT                  25

/* CLKGEN :: PLL_SC_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_PWM_RATE_MASK                  0x01800000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_PWM_RATE_SHIFT                 23

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_MODE_MASK                 0x00600000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_MODE_SHIFT                21

/* CLKGEN :: PLL_SC_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_POST_MASK              0x00100000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_VCODIV2_POST_SHIFT             20

/* CLKGEN :: PLL_SC_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_AUX_CTRL_MASK                  0x00080000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_AUX_CTRL_SHIFT                 19

/* CLKGEN :: PLL_SC_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_REFCLKOUT_MASK                 0x00040000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_REFCLKOUT_SHIFT                18

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_UPDATE_MASK               0x00020000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_UPDATE_SHIFT              17

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_SELECT_MASK               0x0001c000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_SELECT_SHIFT              14

/* CLKGEN :: PLL_SC_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_RESET__MASK               0x00002000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_STAT_RESET__SHIFT              13

/* CLKGEN :: PLL_SC_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK    0x00001000
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT   12

/* CLKGEN :: PLL_SC_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_MASK           0x00000fff
#define BCHP_CLKGEN_PLL_SC_PLL_MISC_DCO_CTRL_BYPASS_SHIFT          0

/***************************************************************************
 *PLL_SC_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_SC_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_reserved0_SHIFT         1

/* CLKGEN :: PLL_SC_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_LOCK_MASK               0x00000001
#define BCHP_CLKGEN_PLL_SC_PLL_LOCK_STATUS_LOCK_SHIFT              0

/***************************************************************************
 *PLL_VCXO_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_reserved0_MASK              0xfffffffc
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_reserved0_SHIFT             2

/* CLKGEN :: PLL_VCXO_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETD_MASK                 0x00000002
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETD_SHIFT                1

/* CLKGEN :: PLL_VCXO_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETA_MASK                 0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_RESET_RESETA_SHIFT                0

/***************************************************************************
 *PLL_VCXO_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN_reserved0_SHIFT             1

/* CLKGEN :: PLL_VCXO_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN_PWRDN_PLL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_PWRDN_PWRDN_PLL_SHIFT             0

/***************************************************************************
 *PLL_VCXO_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_reserved0_MASK            0xffffe000
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_reserved0_SHIFT           13

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: PHASE_OFFSET_CH2 [12:10] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH2_MASK     0x00001c00
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH2_SHIFT    10

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: PHASE_OFFSET_CH1 [09:07] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH1_MASK     0x00000380
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH1_SHIFT    7

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: PHASE_OFFSET_CH0 [06:04] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH0_MASK     0x00000070
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_PHASE_OFFSET_CH0_SHIFT    4

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: CLOCK_DIS_CH2 [03:03] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH2_MASK        0x00000008
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH2_SHIFT       3

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: CLOCK_DIS_CH1 [02:02] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH1_MASK        0x00000004
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH1_SHIFT       2

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: CLOCK_DIS_CH0 [01:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH0_MASK        0x00000002
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_CLOCK_DIS_CH0_SHIFT       1

/* CLKGEN :: PLL_VCXO_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_REF_SEL_MASK              0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_CONTROL_REF_SEL_SHIFT             0

/***************************************************************************
 *PLL_VCXO_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_DIV :: reserved0 [31:13] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_reserved0_MASK                0xffffe000
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_reserved0_SHIFT               13

/* CLKGEN :: PLL_VCXO_PLL_DIV :: NDIV_INT [12:03] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_NDIV_INT_MASK                 0x00001ff8
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_NDIV_INT_SHIFT                3

/* CLKGEN :: PLL_VCXO_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_PDIV_MASK                     0x00000007
#define BCHP_CLKGEN_PLL_VCXO_PLL_DIV_PDIV_SHIFT                    0

/***************************************************************************
 *PLL_VCXO_PLL_MDIV0_2 - Post divider Channels 0 to 2
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_MDIV0_2 :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_reserved0_MASK            0xff000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_reserved0_SHIFT           24

/* CLKGEN :: PLL_VCXO_PLL_MDIV0_2 :: MDIV_CH2 [23:16] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH2_MASK             0x00ff0000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH2_SHIFT            16

/* CLKGEN :: PLL_VCXO_PLL_MDIV0_2 :: MDIV_CH1 [15:08] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH1_MASK             0x0000ff00
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH1_SHIFT            8

/* CLKGEN :: PLL_VCXO_PLL_MDIV0_2 :: MDIV_CH0 [07:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH0_MASK             0x000000ff
#define BCHP_CLKGEN_PLL_VCXO_PLL_MDIV0_2_MDIV_CH0_SHIFT            0

/***************************************************************************
 *PLL_VCXO_PLL_FRAC - Fractional
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_FRAC :: reserved0 [31:20] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_FRAC_reserved0_MASK               0xfff00000
#define BCHP_CLKGEN_PLL_VCXO_PLL_FRAC_reserved0_SHIFT              20

/* CLKGEN :: PLL_VCXO_PLL_FRAC :: FRAC_CONTROL [19:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_FRAC_FRAC_CONTROL_MASK            0x000fffff
#define BCHP_CLKGEN_PLL_VCXO_PLL_FRAC_FRAC_CONTROL_SHIFT           0

/***************************************************************************
 *PLL_VCXO_PLL_POSTDIVIDER_CTRL - PLL Post Divider Control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: reserved0 [31:06] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_reserved0_MASK   0xffffffc0
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_reserved0_SHIFT  6

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH2 [05:05] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_MASK 0x00000020
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH2_SHIFT 5

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH1 [04:04] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_MASK 0x00000010
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH1_SHIFT 4

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_LOAD_EN_CH0 [03:03] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_MASK 0x00000008
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_LOAD_EN_CH0_SHIFT 3

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH2 [02:02] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_MASK 0x00000004
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH2_SHIFT 2

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH1 [01:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_MASK 0x00000002
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH1_SHIFT 1

/* CLKGEN :: PLL_VCXO_PLL_POSTDIVIDER_CTRL :: POST_DIVIDER_HOLD_CH0 [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_POSTDIVIDER_CTRL_POST_DIVIDER_HOLD_CH0_SHIFT 0

/***************************************************************************
 *PLL_VCXO_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_reserved0_MASK               0xff000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_reserved0_SHIFT              24

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_VCXO_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK       0x00000007
#define BCHP_CLKGEN_PLL_VCXO_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT      0

/***************************************************************************
 *PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_VCXO_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_VCXO_PLL_MISC - Mscellaneous control bus.
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_MISC :: reserved0 [31:31] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_reserved0_MASK               0x80000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_reserved0_SHIFT              31

/* CLKGEN :: PLL_VCXO_PLL_MISC :: MDIV_RELOCK [30:29] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_MDIV_RELOCK_MASK             0x60000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_MDIV_RELOCK_SHIFT            29

/* CLKGEN :: PLL_VCXO_PLL_MISC :: FAST_LOCK [28:28] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_FAST_LOCK_MASK               0x10000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_FAST_LOCK_SHIFT              28

/* CLKGEN :: PLL_VCXO_PLL_MISC :: VCODIV2 [27:27] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCODIV2_MASK                 0x08000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCODIV2_SHIFT                27

/* CLKGEN :: PLL_VCXO_PLL_MISC :: VCO_DLY [26:25] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCO_DLY_MASK                 0x06000000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCO_DLY_SHIFT                25

/* CLKGEN :: PLL_VCXO_PLL_MISC :: PWM_RATE [24:23] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_PWM_RATE_MASK                0x01800000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_PWM_RATE_SHIFT               23

/* CLKGEN :: PLL_VCXO_PLL_MISC :: STAT_MODE [22:21] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_MODE_MASK               0x00600000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_MODE_SHIFT              21

/* CLKGEN :: PLL_VCXO_PLL_MISC :: VCODIV2_POST [20:20] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCODIV2_POST_MASK            0x00100000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_VCODIV2_POST_SHIFT           20

/* CLKGEN :: PLL_VCXO_PLL_MISC :: AUX_CTRL [19:19] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_AUX_CTRL_MASK                0x00080000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_AUX_CTRL_SHIFT               19

/* CLKGEN :: PLL_VCXO_PLL_MISC :: REFCLKOUT [18:18] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_REFCLKOUT_MASK               0x00040000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_REFCLKOUT_SHIFT              18

/* CLKGEN :: PLL_VCXO_PLL_MISC :: STAT_UPDATE [17:17] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_UPDATE_MASK             0x00020000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_UPDATE_SHIFT            17

/* CLKGEN :: PLL_VCXO_PLL_MISC :: STAT_SELECT [16:14] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_SELECT_MASK             0x0001c000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_SELECT_SHIFT            14

/* CLKGEN :: PLL_VCXO_PLL_MISC :: STAT_RESET_ [13:13] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_RESET__MASK             0x00002000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_STAT_RESET__SHIFT            13

/* CLKGEN :: PLL_VCXO_PLL_MISC :: DCO_CTRL_BYPASS_ENABLE [12:12] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_MASK  0x00001000
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_DCO_CTRL_BYPASS_ENABLE_SHIFT 12

/* CLKGEN :: PLL_VCXO_PLL_MISC :: DCO_CTRL_BYPASS [11:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_DCO_CTRL_BYPASS_MASK         0x00000fff
#define BCHP_CLKGEN_PLL_VCXO_PLL_MISC_DCO_CTRL_BYPASS_SHIFT        0

/***************************************************************************
 *PLL_VCXO_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_VCXO_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_LOCK_STATUS_reserved0_MASK        0xfffffffe
#define BCHP_CLKGEN_PLL_VCXO_PLL_LOCK_STATUS_reserved0_SHIFT       1

/* CLKGEN :: PLL_VCXO_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_VCXO_PLL_LOCK_STATUS_LOCK_MASK             0x00000001
#define BCHP_CLKGEN_PLL_VCXO_PLL_LOCK_STATUS_LOCK_SHIFT            0

/***************************************************************************
 *PLL_AUDIO0_PLL_RESET - Resets
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_RESET :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_reserved0_MASK            0xfffffffc
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_reserved0_SHIFT           2

/* CLKGEN :: PLL_AUDIO0_PLL_RESET :: RESETD [01:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETD_MASK               0x00000002
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETD_SHIFT              1

/* CLKGEN :: PLL_AUDIO0_PLL_RESET :: RESETA [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETA_MASK               0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_RESET_RESETA_SHIFT              0

/***************************************************************************
 *PLL_AUDIO0_PLL_PWRDN - Powerdowns
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_reserved0_SHIFT           1

/* CLKGEN :: PLL_AUDIO0_PLL_PWRDN :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_PWRDN_PLL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_PWRDN_PWRDN_PLL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO0_PLL_CONTROL - Miscellaneous Controls
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_CONTROL :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_reserved0_MASK          0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_reserved0_SHIFT         1

/* CLKGEN :: PLL_AUDIO0_PLL_CONTROL :: REF_SEL [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_REF_SEL_MASK            0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_CONTROL_REF_SEL_SHIFT           0

/***************************************************************************
 *PLL_AUDIO0_PLL_DIV - Pre multiplier
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_DIV :: reserved0 [31:03] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_reserved0_MASK              0xfffffff8
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_reserved0_SHIFT             3

/* CLKGEN :: PLL_AUDIO0_PLL_DIV :: PDIV [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_PDIV_MASK                   0x00000007
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_DIV_PDIV_SHIFT                  0

/***************************************************************************
 *PLL_AUDIO0_PLL_GAIN - PLL GAIN
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_reserved0_MASK             0xff000000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_reserved0_SHIFT            24

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: EIGHT_PHASE_OUTPUT_ENABLE [23:23] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_MASK 0x00800000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_EIGHT_PHASE_OUTPUT_ENABLE_SHIFT 23

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK [22:11] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_MASK 0x007ff800
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_PROG_PHASE_OFFSET_REF_AND_FEEDBACK_CLOCK_SHIFT 11

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK [10:10] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_MASK 0x00000400
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_ENABLE_PHASE_MATCH_REF_AND_FEEDBACK_CLOCK_SHIFT 10

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: LOOP_GAIN_PROPORTIONAL_IN_PHASE [09:06] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_MASK 0x000003c0
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_PROPORTIONAL_IN_PHASE_SHIFT 6

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: LOOP_GAIN_INTEGRATOR_IN_PHASE [05:03] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_MASK 0x00000038
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_INTEGRATOR_IN_PHASE_SHIFT 3

/* CLKGEN :: PLL_AUDIO0_PLL_GAIN :: LOOP_GAIN_IN_FREQ [02:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_IN_FREQ_MASK     0x00000007
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_GAIN_LOOP_GAIN_IN_FREQ_SHIFT    0

/***************************************************************************
 *PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW - Lower bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW :: reserved0 [31:23] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_reserved0_MASK 0xff800000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_reserved0_SHIFT 23

/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW :: SSC_LIMIT [22:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_MASK 0x007ffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_LIMIT_SHIFT 1

/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW :: SSC_MODE [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_MASK 0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_LOW_SSC_MODE_SHIFT 0

/***************************************************************************
 *PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH - Higher bits of Spread Spectrum mode control
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH :: reserved0 [31:16] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_MASK 0xffff0000
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_reserved0_SHIFT 16

/* CLKGEN :: PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH :: SSC_STEP [15:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_MASK 0x0000ffff
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_SSC_MODE_CONTROL_HIGH_SSC_STEP_SHIFT 0

/***************************************************************************
 *PLL_AUDIO0_PLL_LOCK_STATUS - Lock Status
 ***************************************************************************/
/* CLKGEN :: PLL_AUDIO0_PLL_LOCK_STATUS :: reserved0 [31:01] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_reserved0_SHIFT     1

/* CLKGEN :: PLL_AUDIO0_PLL_LOCK_STATUS :: LOCK [00:00] */
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_LOCK_MASK           0x00000001
#define BCHP_CLKGEN_PLL_AUDIO0_PLL_LOCK_STATUS_LOCK_SHIFT          0

/***************************************************************************
 *MOCA_TOP_MEMORY_STANDBY_ENABLE - Moca top memory standby enable
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_MOCA_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_MOCA_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: MOCA_TOP_MEMORY_STANDBY_ENABLE :: MOCA_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_MOCA_TOP_MEMORY_STANDBY_ENABLE_MOCA_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MOCA_TOP_MEMORY_STANDBY_ENABLE_MOCA_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *BCM_MIPS_TOP_CLOCK_DISABLE - Disable BCM_MIPS_TOP's clocks
 ***************************************************************************/
/* CLKGEN :: BCM_MIPS_TOP_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_DISABLE_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_DISABLE_reserved0_SHIFT     1

/* CLKGEN :: BCM_MIPS_TOP_CLOCK_DISABLE :: DISABLE_MIPS_20_SHIFT_SCANCLOCK [00:00] */
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_DISABLE_DISABLE_MIPS_20_SHIFT_SCANCLOCK_MASK 0x00000001
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_DISABLE_DISABLE_MIPS_20_SHIFT_SCANCLOCK_SHIFT 0

/***************************************************************************
 *USB0_MEMORY_STANDBY_ENABLE - Usb0 memory standby enable
 ***************************************************************************/
/* CLKGEN :: USB0_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_USB0_MEMORY_STANDBY_ENABLE_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_USB0_MEMORY_STANDBY_ENABLE_reserved0_SHIFT     1

/* CLKGEN :: USB0_MEMORY_STANDBY_ENABLE :: USB0_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_USB0_MEMORY_STANDBY_ENABLE_USB0_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_USB0_MEMORY_STANDBY_ENABLE_USB0_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *CLKGEN_CLOCK_DISABLE - Disable CLKGEN's clocks
 ***************************************************************************/
/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: reserved0 [31:06] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_MASK            0xffffffc0
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_reserved0_SHIFT           6

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_PAD_INPUT_EXTERNAL_SMARTCARD_CLOCK [05:05] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_PAD_INPUT_EXTERNAL_SMARTCARD_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_PAD_INPUT_EXTERNAL_SMARTCARD_CLOCK_SHIFT 5

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_SC0_PREMUX_CLOCK [04:04] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC0_PREMUX_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SC0_PREMUX_CLOCK_SHIFT 4

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_MAIN_PLL_40P5_CLOCK [03:03] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_MAIN_PLL_40P5_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_MAIN_PLL_40P5_CLOCK_SHIFT 3

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_SMARTCARD_OSC_CLOCK [02:02] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SMARTCARD_OSC_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_SMARTCARD_OSC_CLOCK_SHIFT 2

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_AVS_CLOCK [01:01] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_AVS_CLOCK_MASK    0x00000002
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_AVS_CLOCK_SHIFT   1

/* CLKGEN :: CLKGEN_CLOCK_DISABLE :: DISABLE_VCXO_PLL0_CHANNEL0_CLOCK [00:00] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_VCXO_PLL0_CHANNEL0_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_CLKGEN_CLOCK_DISABLE_DISABLE_VCXO_PLL0_CHANNEL0_CLOCK_SHIFT 0

/***************************************************************************
 *MULTI_CLOCK_DISABLE - Disable MULTI's clocks
 ***************************************************************************/
/* CLKGEN :: MULTI_CLOCK_DISABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_reserved0_MASK             0xfffffff8
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_reserved0_SHIFT            3

/* CLKGEN :: MULTI_CLOCK_DISABLE :: DISABLE_SYSTEM_216_CLOCK [02:02] */
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_216_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_216_CLOCK_SHIFT 2

/* CLKGEN :: MULTI_CLOCK_DISABLE :: DISABLE_SYSTEM_108_CLOCK [01:01] */
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_108_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_108_CLOCK_SHIFT 1

/* CLKGEN :: MULTI_CLOCK_DISABLE :: DISABLE_SYSTEM_SCB_CLOCK [00:00] */
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_SCB_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_MULTI_CLOCK_DISABLE_DISABLE_SYSTEM_SCB_CLOCK_SHIFT 0

/***************************************************************************
 *SMARTCARD_MUX_SELECT - Mux selects for Smartcard clocks
 ***************************************************************************/
/* CLKGEN :: SMARTCARD_MUX_SELECT :: reserved0 [31:04] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_reserved0_MASK            0xfffffff0
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_reserved0_SHIFT           4

/* CLKGEN :: SMARTCARD_MUX_SELECT :: SC1_CLOCK [03:02] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC1_CLOCK_MASK            0x0000000c
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC1_CLOCK_SHIFT           2

/* CLKGEN :: SMARTCARD_MUX_SELECT :: SC0_CLOCK [01:00] */
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC0_CLOCK_MASK            0x00000003
#define BCHP_CLKGEN_SMARTCARD_MUX_SELECT_SC0_CLOCK_SHIFT           0

/***************************************************************************
 *USB0_CLOCK_ENABLE - Usb0 clock enable
 ***************************************************************************/
/* CLKGEN :: USB0_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_USB0_CLOCK_ENABLE_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_USB0_CLOCK_ENABLE_reserved0_SHIFT              2

/* CLKGEN :: USB0_CLOCK_ENABLE :: USB0_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_USB0_CLOCK_ENABLE_USB0_SCB_CLOCK_ENABLE_MASK   0x00000002
#define BCHP_CLKGEN_USB0_CLOCK_ENABLE_USB0_SCB_CLOCK_ENABLE_SHIFT  1

/* CLKGEN :: USB0_CLOCK_ENABLE :: USB0_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_USB0_CLOCK_ENABLE_USB0_108_CLOCK_ENABLE_MASK   0x00000001
#define BCHP_CLKGEN_USB0_CLOCK_ENABLE_USB0_108_CLOCK_ENABLE_SHIFT  0

/***************************************************************************
 *INTERNAL_MUX_SELECT - Mux selects for Internal clocks
 ***************************************************************************/
/* CLKGEN :: INTERNAL_MUX_SELECT :: reserved0 [31:03] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_reserved0_MASK             0xfffffff8
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_reserved0_SHIFT            3

/* CLKGEN :: INTERNAL_MUX_SELECT :: PLLAUDIO1_REFERENCE_CLOCK [02:02] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO1_REFERENCE_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO1_REFERENCE_CLOCK_SHIFT 2

/* CLKGEN :: INTERNAL_MUX_SELECT :: PLLAUDIO0_REFERENCE_CLOCK [01:01] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO0_REFERENCE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLAUDIO0_REFERENCE_CLOCK_SHIFT 1

/* CLKGEN :: INTERNAL_MUX_SELECT :: PLLSC_REFERENCE_CLOCK [00:00] */
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLSC_REFERENCE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_INTERNAL_MUX_SELECT_PLLSC_REFERENCE_CLOCK_SHIFT 0

/***************************************************************************
 *SVD0_TOP_POWER_SWITCH_MEMORY - Svd0 top power switch memory
 ***************************************************************************/
/* CLKGEN :: SVD0_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_SVD0_TOP_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_SVD0_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: SVD0_TOP_POWER_SWITCH_MEMORY :: SVD_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_SVD0_TOP_POWER_SWITCH_MEMORY_SVD_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_SVD0_TOP_POWER_SWITCH_MEMORY_SVD_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_CLOCK_DISABLE - Disable VEC_AIO_TOP's clocks
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_reserved0_MASK       0xfffffffc
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_reserved0_SHIFT      2

/* CLKGEN :: VEC_AIO_TOP_CLOCK_DISABLE :: DISABLE_VEC_ITU656_CLOCK [01:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_DISABLE_VEC_ITU656_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_DISABLE_VEC_ITU656_CLOCK_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_CLOCK_DISABLE :: DISABLE_VEC_DACADC_CLOCK [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_DISABLE_VEC_DACADC_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_DISABLE_DISABLE_VEC_DACADC_CLOCK_SHIFT 0

/***************************************************************************
 *USB1_CLOCK_DISABLE - Disable USB1's clocks
 ***************************************************************************/
/* CLKGEN :: USB1_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_USB1_CLOCK_DISABLE_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_USB1_CLOCK_DISABLE_reserved0_SHIFT             1

/* CLKGEN :: USB1_CLOCK_DISABLE :: DISABLE_USB_54_MDIO_CLOCK [00:00] */
#define BCHP_CLKGEN_USB1_CLOCK_DISABLE_DISABLE_USB_54_MDIO_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_USB1_CLOCK_DISABLE_DISABLE_USB_54_MDIO_CLOCK_SHIFT 0

/***************************************************************************
 *USB0_POWER_SWITCH_MEMORY - Usb0 power switch memory
 ***************************************************************************/
/* CLKGEN :: USB0_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_USB0_POWER_SWITCH_MEMORY_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_USB0_POWER_SWITCH_MEMORY_reserved0_SHIFT       2

/* CLKGEN :: USB0_POWER_SWITCH_MEMORY :: USB0_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_USB0_POWER_SWITCH_MEMORY_USB0_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_USB0_POWER_SWITCH_MEMORY_USB0_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *DVP_HT_MEMORY_STANDBY_ENABLE - Dvp ht memory standby enable
 ***************************************************************************/
/* CLKGEN :: DVP_HT_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DVP_HT_MEMORY_STANDBY_ENABLE_reserved0_MASK    0xfffffffe
#define BCHP_CLKGEN_DVP_HT_MEMORY_STANDBY_ENABLE_reserved0_SHIFT   1

/* CLKGEN :: DVP_HT_MEMORY_STANDBY_ENABLE :: DVPHT_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_DVP_HT_MEMORY_STANDBY_ENABLE_DVPHT_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HT_MEMORY_STANDBY_ENABLE_DVPHT_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_CLOCK_ENABLE - Sds afec top clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_CLOCK_ENABLE_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_CLOCK_ENABLE_reserved0_SHIFT      1

/* CLKGEN :: SDS_AFEC_TOP_CLOCK_ENABLE :: SDSAFEC0_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_CLOCK_ENABLE_SDSAFEC0_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_CLOCK_ENABLE_SDSAFEC0_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SDS_TFEC_TOP_CLOCK_ENABLE - Sds tfec top clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_TFEC_TOP_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_TFEC_TOP_CLOCK_ENABLE_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_SDS_TFEC_TOP_CLOCK_ENABLE_reserved0_SHIFT      1

/* CLKGEN :: SDS_TFEC_TOP_CLOCK_ENABLE :: SDSTFEC0_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_TFEC_TOP_CLOCK_ENABLE_SDSTFEC0_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TFEC_TOP_CLOCK_ENABLE_SDSTFEC0_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *BCM_MIPS_TOP_CLOCK_ENABLE - Bcm mips top clock enable
 ***************************************************************************/
/* CLKGEN :: BCM_MIPS_TOP_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_ENABLE_reserved0_MASK       0xfffffff8
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_ENABLE_reserved0_SHIFT      3

/* CLKGEN :: BCM_MIPS_TOP_CLOCK_ENABLE :: MIPS_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_ENABLE_MIPS_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_ENABLE_MIPS_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: BCM_MIPS_TOP_CLOCK_ENABLE :: MIPS_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_ENABLE_MIPS_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_ENABLE_MIPS_216_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: BCM_MIPS_TOP_CLOCK_ENABLE :: MIPS_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_ENABLE_MIPS_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_BCM_MIPS_TOP_CLOCK_ENABLE_MIPS_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SDS_RECEIVER_CLOCK_DISABLE - Disable SDS_RECEIVER's clocks
 ***************************************************************************/
/* CLKGEN :: SDS_RECEIVER_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_RECEIVER_CLOCK_DISABLE_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_SDS_RECEIVER_CLOCK_DISABLE_reserved0_SHIFT     1

/* CLKGEN :: SDS_RECEIVER_CLOCK_DISABLE :: DISABLE_SDSRCVR_108_PRESPMBALANCE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_RECEIVER_CLOCK_DISABLE_DISABLE_SDSRCVR_108_PRESPMBALANCE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_RECEIVER_CLOCK_DISABLE_DISABLE_SDSRCVR_108_PRESPMBALANCE_CLOCK_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B - Vec aio top memory standby enable b
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B :: reserved0 [31:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B_reserved0_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B :: AIO_MEMORY_STANDBY_ENABLE_B [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B_AIO_MEMORY_STANDBY_ENABLE_B_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_B_AIO_MEMORY_STANDBY_ENABLE_B_SHIFT 0

/***************************************************************************
 *MEMSYS_32_CLOCK_ENABLE - Memsys 32 clock enable
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_reserved0_MASK          0xfffffffc
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_reserved0_SHIFT         2

/* CLKGEN :: MEMSYS_32_CLOCK_ENABLE :: DDR_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_DDR_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_DDR_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: MEMSYS_32_CLOCK_ENABLE :: DDR_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_DDR_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MEMSYS_32_CLOCK_ENABLE_DDR_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_POWER_SWITCH_MEMORY_B - Vec aio top power switch memory b
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_POWER_SWITCH_MEMORY_B :: reserved0 [31:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_B_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_B_reserved0_SHIFT 2

/* CLKGEN :: VEC_AIO_TOP_POWER_SWITCH_MEMORY_B :: AIO_POWER_SWITCH_MEMORY_B [01:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_B_AIO_POWER_SWITCH_MEMORY_B_MASK 0x00000003
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_B_AIO_POWER_SWITCH_MEMORY_B_SHIFT 0

/***************************************************************************
 *PAD_MUX_SELECT - Mux selects for Pad clocks
 ***************************************************************************/
/* CLKGEN :: PAD_MUX_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_MASK                  0xfffffffc
#define BCHP_CLKGEN_PAD_MUX_SELECT_reserved0_SHIFT                 2

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_VCXO27_CLOCK [01:01] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_VCXO27_CLOCK_MASK    0x00000002
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_VCXO27_CLOCK_SHIFT   1

/* CLKGEN :: PAD_MUX_SELECT :: PAD_OUTPUT_CLKACC_CLOCK [00:00] */
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLKACC_CLOCK_MASK    0x00000001
#define BCHP_CLKGEN_PAD_MUX_SELECT_PAD_OUTPUT_CLKACC_CLOCK_SHIFT   0

/***************************************************************************
 *DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_A - Dual genet top rgmii power switch memory a
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_A :: reserved0 [31:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_A_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_A_reserved0_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_A :: GENET0_POWER_SWITCH_MEMORY_A [01:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_A_GENET0_POWER_SWITCH_MEMORY_A_MASK 0x00000003
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_A_GENET0_POWER_SWITCH_MEMORY_A_SHIFT 0

/***************************************************************************
 *CORE_XPT_CLOCK_ENABLE - Core xpt clock enable
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_reserved0_MASK           0xfffffff8
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_reserved0_SHIFT          3

/* CLKGEN :: CORE_XPT_CLOCK_ENABLE :: XPT_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: CORE_XPT_CLOCK_ENABLE :: XPT_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: CORE_XPT_CLOCK_ENABLE :: XPT_216_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_216_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_CORE_XPT_CLOCK_ENABLE_XPT_216_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *GRAPHICS_CLOCK_DISABLE - Disable GRAPHICS's clocks
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE_reserved0_MASK          0xfffffffc
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE_reserved0_SHIFT         2

/* CLKGEN :: GRAPHICS_CLOCK_DISABLE :: DISABLE_GFX_M2MC_CORE_CLOCK [01:01] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE_DISABLE_GFX_M2MC_CORE_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE_DISABLE_GFX_M2MC_CORE_CLOCK_SHIFT 1

/* CLKGEN :: GRAPHICS_CLOCK_DISABLE :: DISABLE_GFX_V3D_CORE_CLOCK [00:00] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE_DISABLE_GFX_V3D_CORE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_GRAPHICS_CLOCK_DISABLE_DISABLE_GFX_V3D_CORE_CLOCK_SHIFT 0

/***************************************************************************
 *GRAPHICS_POWER_SWITCH_MEMORY - Graphics power switch memory
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_GRAPHICS_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_GRAPHICS_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: GRAPHICS_POWER_SWITCH_MEMORY :: GFX_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_GRAPHICS_POWER_SWITCH_MEMORY_GFX_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_GRAPHICS_POWER_SWITCH_MEMORY_GFX_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *RAAGA_DSP_TOP_CLOCK_ENABLE - Raaga dsp top clock enable
 ***************************************************************************/
/* CLKGEN :: RAAGA_DSP_TOP_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_reserved0_MASK      0xfffffff8
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_reserved0_SHIFT     3

/* CLKGEN :: RAAGA_DSP_TOP_CLOCK_ENABLE :: RAAGA_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_108_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: RAAGA_DSP_TOP_CLOCK_ENABLE :: RAAGA_DSP_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_DSP_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_DSP_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: RAAGA_DSP_TOP_CLOCK_ENABLE :: RAAGA_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_RAAGA_DSP_TOP_CLOCK_ENABLE_RAAGA_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SDS_RECEIVER_OBSERVE_CLOCK - Sds receiver observe clock
 ***************************************************************************/
/* CLKGEN :: SDS_RECEIVER_OBSERVE_CLOCK :: reserved0 [31:06] */
#define BCHP_CLKGEN_SDS_RECEIVER_OBSERVE_CLOCK_reserved0_MASK      0xffffffc0
#define BCHP_CLKGEN_SDS_RECEIVER_OBSERVE_CLOCK_reserved0_SHIFT     6

/* CLKGEN :: SDS_RECEIVER_OBSERVE_CLOCK :: SDSRCVR0_ENABLE_DIVIDER_OBSERVE_CLOCK [05:05] */
#define BCHP_CLKGEN_SDS_RECEIVER_OBSERVE_CLOCK_SDSRCVR0_ENABLE_DIVIDER_OBSERVE_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_SDS_RECEIVER_OBSERVE_CLOCK_SDSRCVR0_ENABLE_DIVIDER_OBSERVE_CLOCK_SHIFT 5

/* CLKGEN :: SDS_RECEIVER_OBSERVE_CLOCK :: SDSRCVR0_CONTROL_OBSERVE_CLOCK [04:01] */
#define BCHP_CLKGEN_SDS_RECEIVER_OBSERVE_CLOCK_SDSRCVR0_CONTROL_OBSERVE_CLOCK_MASK 0x0000001e
#define BCHP_CLKGEN_SDS_RECEIVER_OBSERVE_CLOCK_SDSRCVR0_CONTROL_OBSERVE_CLOCK_SHIFT 1

/* CLKGEN :: SDS_RECEIVER_OBSERVE_CLOCK :: SDSRCVR0_ENABLE_OBSERVE_CLOCK [00:00] */
#define BCHP_CLKGEN_SDS_RECEIVER_OBSERVE_CLOCK_SDSRCVR0_ENABLE_OBSERVE_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SDS_RECEIVER_OBSERVE_CLOCK_SDSRCVR0_ENABLE_OBSERVE_CLOCK_SHIFT 0

/***************************************************************************
 *CORE_XPT_MEMORY_STANDBY_ENABLE - Core xpt memory standby enable
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_CORE_XPT_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_CORE_XPT_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: CORE_XPT_MEMORY_STANDBY_ENABLE :: XPT_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_CORE_XPT_MEMORY_STANDBY_ENABLE_XPT_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_CORE_XPT_MEMORY_STANDBY_ENABLE_XPT_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *PM_PLL_LOCK_WAIT - Power management PLL Lock Wait
 ***************************************************************************/
/* CLKGEN :: PM_PLL_LOCK_WAIT :: reserved0 [31:02] */
#define BCHP_CLKGEN_PM_PLL_LOCK_WAIT_reserved0_MASK                0xfffffffc
#define BCHP_CLKGEN_PM_PLL_LOCK_WAIT_reserved0_SHIFT               2

/* CLKGEN :: PM_PLL_LOCK_WAIT :: PLL_TIMER_SELECT [01:00] */
#define BCHP_CLKGEN_PM_PLL_LOCK_WAIT_PLL_TIMER_SELECT_MASK         0x00000003
#define BCHP_CLKGEN_PM_PLL_LOCK_WAIT_PLL_TIMER_SELECT_SHIFT        0

/***************************************************************************
 *CORE_XPT_POWER_SWITCH_MEMORY - Core xpt power switch memory
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_CORE_XPT_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_CORE_XPT_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: CORE_XPT_POWER_SWITCH_MEMORY :: XPT_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_CORE_XPT_POWER_SWITCH_MEMORY_XPT_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_CORE_XPT_POWER_SWITCH_MEMORY_XPT_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *HIF_CLOCK_DISABLE - Disable HIF's clocks
 ***************************************************************************/
/* CLKGEN :: HIF_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_reserved0_SHIFT              2

/* CLKGEN :: HIF_CLOCK_DISABLE :: DISABLE_HIF_SPI_CLOCK [01:01] */
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_DISABLE_HIF_SPI_CLOCK_MASK   0x00000002
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_DISABLE_HIF_SPI_CLOCK_SHIFT  1

/* CLKGEN :: HIF_CLOCK_DISABLE :: DISABLE_HIF_54_SCANCLOCK [00:00] */
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_DISABLE_HIF_54_SCANCLOCK_MASK 0x00000001
#define BCHP_CLKGEN_HIF_CLOCK_DISABLE_DISABLE_HIF_54_SCANCLOCK_SHIFT 0

/***************************************************************************
 *DUAL_GENET_TOP_RGMII_CLOCK_DISABLE - Disable DUAL_GENET_TOP_RGMII's clocks
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_DISABLE :: reserved0 [31:09] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_reserved0_MASK 0xfffffe00
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_reserved0_SHIFT 9

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_DISABLE :: DISABLE_GENET1_SYSTEM_PM_CLOCK [08:08] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_PM_CLOCK_MASK 0x00000100
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_PM_CLOCK_SHIFT 8

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_DISABLE :: DISABLE_GENET_UNKNOWN_CLOCK [07:07] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET_UNKNOWN_CLOCK_MASK 0x00000080
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET_UNKNOWN_CLOCK_SHIFT 7

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_DISABLE :: DISABLE_GENET1_SYSTEM_FAST_CLOCK [06:06] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_FAST_CLOCK_MASK 0x00000040
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_FAST_CLOCK_SHIFT 6

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_DISABLE :: DISABLE_GENET0_SYSTEM_PM_CLOCK [05:05] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_PM_CLOCK_MASK 0x00000020
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_PM_CLOCK_SHIFT 5

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_DISABLE :: DISABLE_GENET0_SYSTEM_SLOW_CLOCK [04:04] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_SLOW_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET0_SYSTEM_SLOW_CLOCK_SHIFT 4

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_DISABLE :: DISABLE_GENET_ALWAYSON_CLOCK [03:03] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET_ALWAYSON_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET_ALWAYSON_CLOCK_SHIFT 3

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_DISABLE :: DISABLE_GENET_25_PHY_SCANCLOCK [02:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET_25_PHY_SCANCLOCK_MASK 0x00000004
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET_25_PHY_SCANCLOCK_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_DISABLE :: DISABLE_GENET1_SYSTEM_SLOW_CLOCK [01:01] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_SLOW_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET1_SYSTEM_SLOW_CLOCK_SHIFT 1

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_DISABLE :: DISABLE_GENET_125_PHY_SCANCLOCK [00:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET_125_PHY_SCANCLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_DISABLE_DISABLE_GENET_125_PHY_SCANCLOCK_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A - Vec aio top memory standby enable a
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A :: reserved0 [31:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A_reserved0_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A :: VEC_MEMORY_STANDBY_ENABLE_A [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A_VEC_MEMORY_STANDBY_ENABLE_A_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_MEMORY_STANDBY_ENABLE_A_VEC_MEMORY_STANDBY_ENABLE_A_SHIFT 0

/***************************************************************************
 *CORE_XPT_CLOCK_DISABLE - Disable CORE_XPT's clocks
 ***************************************************************************/
/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_reserved0_MASK          0xffffffe0
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_reserved0_SHIFT         5

/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: DISABLE_XPT_40P5_CLOCK [04:04] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_40P5_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_40P5_CLOCK_SHIFT 4

/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: DISABLE_XPT_81_CLOCK [03:03] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_81_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_81_CLOCK_SHIFT 3

/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: DISABLE_XPT_54_CLOCK [02:02] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_54_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_54_CLOCK_SHIFT 2

/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: DISABLE_XPT_20P25_CLOCK [01:01] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_20P25_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_20P25_CLOCK_SHIFT 1

/* CLKGEN :: CORE_XPT_CLOCK_DISABLE :: DISABLE_XPT_27_CLOCK [00:00] */
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_27_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_CORE_XPT_CLOCK_DISABLE_DISABLE_XPT_27_CLOCK_SHIFT 0

/***************************************************************************
 *PAD_CLOCK_DISABLE - Disable PAD's clocks
 ***************************************************************************/
/* CLKGEN :: PAD_CLOCK_DISABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_MASK               0xfffffff0
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_reserved0_SHIFT              4

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_VCXO27_CLOCK [03:03] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_VCXO27_CLOCK_MASK 0x00000008
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_VCXO27_CLOCK_SHIFT 3

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CODECMCLK_CLOCK [02:02] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CODECMCLK_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CODECMCLK_CLOCK_SHIFT 2

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CLKACC_CLOCK [01:01] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLKACC_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLKACC_CLOCK_SHIFT 1

/* CLKGEN :: PAD_CLOCK_DISABLE :: DISABLE_PAD_OUTPUT_CLK27_CLOCK [00:00] */
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK27_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_PAD_CLOCK_DISABLE_DISABLE_PAD_OUTPUT_CLK27_CLOCK_SHIFT 0

/***************************************************************************
 *USB0_CLOCK_DISABLE - Disable USB0's clocks
 ***************************************************************************/
/* CLKGEN :: USB0_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_USB0_CLOCK_DISABLE_reserved0_MASK              0xfffffffe
#define BCHP_CLKGEN_USB0_CLOCK_DISABLE_reserved0_SHIFT             1

/* CLKGEN :: USB0_CLOCK_DISABLE :: DISABLE_USB_54_MDIO_CLOCK [00:00] */
#define BCHP_CLKGEN_USB0_CLOCK_DISABLE_DISABLE_USB_54_MDIO_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_USB0_CLOCK_DISABLE_DISABLE_USB_54_MDIO_CLOCK_SHIFT 0

/***************************************************************************
 *RAAGA_DSP_TOP_POWER_SWITCH_MEMORY - Raaga dsp top power switch memory
 ***************************************************************************/
/* CLKGEN :: RAAGA_DSP_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_RAAGA_DSP_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: RAAGA_DSP_TOP_POWER_SWITCH_MEMORY :: RAAGA_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_POWER_SWITCH_MEMORY_RAAGA_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_RAAGA_DSP_TOP_POWER_SWITCH_MEMORY_RAAGA_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SYS_AON_CLOCK_DISABLE - Disable SYS_AON's clocks
 ***************************************************************************/
/* CLKGEN :: SYS_AON_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SYS_AON_CLOCK_DISABLE_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_SYS_AON_CLOCK_DISABLE_reserved0_SHIFT          1

/* CLKGEN :: SYS_AON_CLOCK_DISABLE :: DISABLE_AON_27_SCANCLOCK [00:00] */
#define BCHP_CLKGEN_SYS_AON_CLOCK_DISABLE_DISABLE_AON_27_SCANCLOCK_MASK 0x00000001
#define BCHP_CLKGEN_SYS_AON_CLOCK_DISABLE_DISABLE_AON_27_SCANCLOCK_SHIFT 0

/***************************************************************************
 *DVP_HT_CLOCK_DISABLE - Disable DVP_HT's clocks
 ***************************************************************************/
/* CLKGEN :: DVP_HT_CLOCK_DISABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_DISABLE_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_DVP_HT_CLOCK_DISABLE_reserved0_SHIFT           1

/* CLKGEN :: DVP_HT_CLOCK_DISABLE :: DISABLE_DVPHT_IIC_MASTER_CLOCK [00:00] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_DISABLE_DISABLE_DVPHT_IIC_MASTER_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HT_CLOCK_DISABLE_DISABLE_DVPHT_IIC_MASTER_CLOCK_SHIFT 0

/***************************************************************************
 *UHFR_TOP_CLOCK_DISABLE - Disable UHFR_TOP's clocks
 ***************************************************************************/
/* CLKGEN :: UHFR_TOP_CLOCK_DISABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_DISABLE_reserved0_MASK          0xfffffffc
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_DISABLE_reserved0_SHIFT         2

/* CLKGEN :: UHFR_TOP_CLOCK_DISABLE :: DISABLE_UHFR_ALWAYSON_CLOCK [01:01] */
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_DISABLE_DISABLE_UHFR_ALWAYSON_CLOCK_MASK 0x00000002
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_DISABLE_DISABLE_UHFR_ALWAYSON_CLOCK_SHIFT 1

/* CLKGEN :: UHFR_TOP_CLOCK_DISABLE :: DISABLE_UHFR_DIG_CLOCK [00:00] */
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_DISABLE_DISABLE_UHFR_DIG_CLOCK_MASK 0x00000001
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_DISABLE_DISABLE_UHFR_DIG_CLOCK_SHIFT 0

/***************************************************************************
 *SYS_CTRL_CLOCK_DISABLE - Disable SYS_CTRL's clocks
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_reserved0_MASK          0xffffffe0
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_reserved0_SHIFT         5

/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: DISABLE_SYSCTRL_UHFR_CLOCK [04:04] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_UHFR_CLOCK_MASK 0x00000010
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_UHFR_CLOCK_SHIFT 4

/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: DISABLE_SYSCTRL_54_UNDIVIDED_SCANCLOCK [03:03] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_54_UNDIVIDED_SCANCLOCK_MASK 0x00000008
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_54_UNDIVIDED_SCANCLOCK_SHIFT 3

/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: DISABLE_SYSCTRL_SOFTMODEM_CLOCK [02:02] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_SOFTMODEM_CLOCK_MASK 0x00000004
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SYSCTRL_SOFTMODEM_CLOCK_SHIFT 2

/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: DISABLE_SC0_CLOCK [01:01] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SC0_CLOCK_MASK  0x00000002
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SC0_CLOCK_SHIFT 1

/* CLKGEN :: SYS_CTRL_CLOCK_DISABLE :: DISABLE_SC1_CLOCK [00:00] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SC1_CLOCK_MASK  0x00000001
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_DISABLE_DISABLE_SC1_CLOCK_SHIFT 0

/***************************************************************************
 *ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL - Ana xtal low cur 40g m7fc gisb control
 ***************************************************************************/
/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL :: reserved0 [31:05] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_reserved0_MASK 0xffffffe0
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_reserved0_SHIFT 5

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL :: OSC_SELECT_CURRENT_GISB_CONTROL [04:04] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_SELECT_CURRENT_GISB_CONTROL_MASK 0x00000010
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_SELECT_CURRENT_GISB_CONTROL_SHIFT 4

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL :: OSC_D2CBIAS_GISB_CONTROL [03:01] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_D2CBIAS_GISB_CONTROL_MASK 0x0000000e
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_D2CBIAS_GISB_CONTROL_SHIFT 1

/* CLKGEN :: ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL :: OSC_TEST_SELECT_GISB_CONTROL [00:00] */
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_TEST_SELECT_GISB_CONTROL_MASK 0x00000001
#define BCHP_CLKGEN_ANA_XTAL_LOW_CUR_40G_M7FC_GISB_CONTROL_OSC_TEST_SELECT_GISB_CONTROL_SHIFT 0

/***************************************************************************
 *PM_DDR_PLL_PWRDN - Power management DDR PLL powerdown
 ***************************************************************************/
/* CLKGEN :: PM_DDR_PLL_PWRDN :: reserved0 [31:01] */
#define BCHP_CLKGEN_PM_DDR_PLL_PWRDN_reserved0_MASK                0xfffffffe
#define BCHP_CLKGEN_PM_DDR_PLL_PWRDN_reserved0_SHIFT               1

/* CLKGEN :: PM_DDR_PLL_PWRDN :: PWRDN [00:00] */
#define BCHP_CLKGEN_PM_DDR_PLL_PWRDN_PWRDN_MASK                    0x00000001
#define BCHP_CLKGEN_PM_DDR_PLL_PWRDN_PWRDN_SHIFT                   0

/***************************************************************************
 *GRAPHICS_MEMORY_STANDBY_ENABLE - Graphics memory standby enable
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_GRAPHICS_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_GRAPHICS_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: GRAPHICS_MEMORY_STANDBY_ENABLE :: GFX_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_GRAPHICS_MEMORY_STANDBY_ENABLE_GFX_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_GRAPHICS_MEMORY_STANDBY_ENABLE_GFX_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *SYS_CTRL_MEMORY_STANDBY_ENABLE - Sys ctrl memory standby enable
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SYS_CTRL_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_SYS_CTRL_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SYS_CTRL_MEMORY_STANDBY_ENABLE :: SYS_CTRL_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SYS_CTRL_MEMORY_STANDBY_ENABLE_SYS_CTRL_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SYS_CTRL_MEMORY_STANDBY_ENABLE_SYS_CTRL_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *SVD0_TOP_CLOCK_ENABLE - Svd0 top clock enable
 ***************************************************************************/
/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: reserved0 [31:05] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_reserved0_MASK           0xffffffe0
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_reserved0_SHIFT          5

/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: SVD_ALTERNATE_SCB_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_ALTERNATE_SCB_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_ALTERNATE_SCB_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: SVD_CPU_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_CPU_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_CPU_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: SVD_108_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_108_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_108_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: SVD_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: SVD0_TOP_CLOCK_ENABLE :: SVD_CORE_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_CORE_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SVD0_TOP_CLOCK_ENABLE_SVD_CORE_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *UHFR_TOP_CLOCK_ENABLE - Uhfr top clock enable
 ***************************************************************************/
/* CLKGEN :: UHFR_TOP_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_ENABLE_reserved0_MASK           0xfffffffe
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_ENABLE_reserved0_SHIFT          1

/* CLKGEN :: UHFR_TOP_CLOCK_ENABLE :: UHFR_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_ENABLE_UHFR_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_UHFR_TOP_CLOCK_ENABLE_UHFR_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SVD0_TOP_MEMORY_STANDBY_ENABLE - Svd0 top memory standby enable
 ***************************************************************************/
/* CLKGEN :: SVD0_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SVD0_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_SVD0_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SVD0_TOP_MEMORY_STANDBY_ENABLE :: SVD_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SVD0_TOP_MEMORY_STANDBY_ENABLE_SVD_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SVD0_TOP_MEMORY_STANDBY_ENABLE_SVD_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *SDS_AFEC_TOP_MEMORY_STANDBY_ENABLE - Sds afec top memory standby enable
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_AFEC_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SDS_AFEC_TOP_MEMORY_STANDBY_ENABLE :: SDSAFEC0_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_MEMORY_STANDBY_ENABLE_SDSAFEC0_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_AFEC_TOP_MEMORY_STANDBY_ENABLE_SDSAFEC0_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *DUAL_GENET_TOP_RGMII_MEMORY_STANDBY_ENABLE_A - Dual genet top rgmii memory standby enable a
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_RGMII_MEMORY_STANDBY_ENABLE_A :: reserved0 [31:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_MEMORY_STANDBY_ENABLE_A_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_MEMORY_STANDBY_ENABLE_A_reserved0_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_RGMII_MEMORY_STANDBY_ENABLE_A :: GENET0_MEMORY_STANDBY_ENABLE_A [01:01] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_MEMORY_STANDBY_ENABLE_A_GENET0_MEMORY_STANDBY_ENABLE_A_MASK 0x00000002
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_MEMORY_STANDBY_ENABLE_A_GENET0_MEMORY_STANDBY_ENABLE_A_SHIFT 1

/* CLKGEN :: DUAL_GENET_TOP_RGMII_MEMORY_STANDBY_ENABLE_A :: GENET1_MEMORY_STANDBY_ENABLE_A [00:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_MEMORY_STANDBY_ENABLE_A_GENET1_MEMORY_STANDBY_ENABLE_A_MASK 0x00000001
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_MEMORY_STANDBY_ENABLE_A_GENET1_MEMORY_STANDBY_ENABLE_A_SHIFT 0

/***************************************************************************
 *DVP_HT_ENABLE - Dvp ht enable
 ***************************************************************************/
/* CLKGEN :: DVP_HT_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_DVP_HT_ENABLE_reserved0_MASK                   0xfffffffe
#define BCHP_CLKGEN_DVP_HT_ENABLE_reserved0_SHIFT                  1

/* CLKGEN :: DVP_HT_ENABLE :: DVPHT_CLK_MAX_ENABLE [00:00] */
#define BCHP_CLKGEN_DVP_HT_ENABLE_DVPHT_CLK_MAX_ENABLE_MASK        0x00000001
#define BCHP_CLKGEN_DVP_HT_ENABLE_DVPHT_CLK_MAX_ENABLE_SHIFT       0

/***************************************************************************
 *CLKGEN_CLOCK_ENABLE - Clkgen clock enable
 ***************************************************************************/
/* CLKGEN :: CLKGEN_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_ENABLE_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_CLKGEN_CLOCK_ENABLE_reserved0_SHIFT            1

/* CLKGEN :: CLKGEN_CLOCK_ENABLE :: CG_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_CLKGEN_CLOCK_ENABLE_CG_108_CLOCK_ENABLE_MASK   0x00000001
#define BCHP_CLKGEN_CLKGEN_CLOCK_ENABLE_CG_108_CLOCK_ENABLE_SHIFT  0

/***************************************************************************
 *MOCA_TOP_POWER_SWITCH_MEMORY - Moca top power switch memory
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_MOCA_TOP_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_MOCA_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: MOCA_TOP_POWER_SWITCH_MEMORY :: MOCA_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_MOCA_TOP_POWER_SWITCH_MEMORY_MOCA_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_MOCA_TOP_POWER_SWITCH_MEMORY_MOCA_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *USB1_POWER_SWITCH_MEMORY - Usb1 power switch memory
 ***************************************************************************/
/* CLKGEN :: USB1_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_USB1_POWER_SWITCH_MEMORY_reserved0_MASK        0xfffffffc
#define BCHP_CLKGEN_USB1_POWER_SWITCH_MEMORY_reserved0_SHIFT       2

/* CLKGEN :: USB1_POWER_SWITCH_MEMORY :: USB1_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_USB1_POWER_SWITCH_MEMORY_USB1_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_USB1_POWER_SWITCH_MEMORY_USB1_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SYS_CTRL_CLOCK_ENABLE - Sys ctrl clock enable
 ***************************************************************************/
/* CLKGEN :: SYS_CTRL_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_reserved0_MASK           0xfffffffc
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_reserved0_SHIFT          2

/* CLKGEN :: SYS_CTRL_CLOCK_ENABLE :: SYS_CTRL_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_SYS_CTRL_SCB_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_SYS_CTRL_SCB_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: SYS_CTRL_CLOCK_ENABLE :: SYS_CTRL_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_SYS_CTRL_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SYS_CTRL_CLOCK_ENABLE_SYS_CTRL_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *MOCA_TOP_CLOCK_ENABLE - Moca top clock enable
 ***************************************************************************/
/* CLKGEN :: MOCA_TOP_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_reserved0_MASK           0xfffffffc
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_reserved0_SHIFT          2

/* CLKGEN :: MOCA_TOP_CLOCK_ENABLE :: MOCA_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_MOCA_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_MOCA_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: MOCA_TOP_CLOCK_ENABLE :: MOCA_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_MOCA_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MOCA_TOP_CLOCK_ENABLE_MOCA_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *HIF_CLOCK_ENABLE - Hif clock enable
 ***************************************************************************/
/* CLKGEN :: HIF_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_reserved0_MASK                0xfffffff8
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_reserved0_SHIFT               3

/* CLKGEN :: HIF_CLOCK_ENABLE :: HIF_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_SCB_CLOCK_ENABLE_MASK     0x00000004
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_SCB_CLOCK_ENABLE_SHIFT    2

/* CLKGEN :: HIF_CLOCK_ENABLE :: HIF_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_216_CLOCK_ENABLE_MASK     0x00000002
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_216_CLOCK_ENABLE_SHIFT    1

/* CLKGEN :: HIF_CLOCK_ENABLE :: HIF_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_108_CLOCK_ENABLE_MASK     0x00000001
#define BCHP_CLKGEN_HIF_CLOCK_ENABLE_HIF_108_CLOCK_ENABLE_SHIFT    0

/***************************************************************************
 *MEMSYS_32_MEMORY_STANDBY_ENABLE - Memsys 32 memory standby enable
 ***************************************************************************/
/* CLKGEN :: MEMSYS_32_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_MEMSYS_32_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_MEMSYS_32_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: MEMSYS_32_MEMORY_STANDBY_ENABLE :: DDR_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_MEMSYS_32_MEMORY_STANDBY_ENABLE_DDR_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_MEMSYS_32_MEMORY_STANDBY_ENABLE_DDR_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *USB1_CLOCK_ENABLE - Usb1 clock enable
 ***************************************************************************/
/* CLKGEN :: USB1_CLOCK_ENABLE :: reserved0 [31:02] */
#define BCHP_CLKGEN_USB1_CLOCK_ENABLE_reserved0_MASK               0xfffffffc
#define BCHP_CLKGEN_USB1_CLOCK_ENABLE_reserved0_SHIFT              2

/* CLKGEN :: USB1_CLOCK_ENABLE :: USB1_SCB_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_USB1_CLOCK_ENABLE_USB1_SCB_CLOCK_ENABLE_MASK   0x00000002
#define BCHP_CLKGEN_USB1_CLOCK_ENABLE_USB1_SCB_CLOCK_ENABLE_SHIFT  1

/* CLKGEN :: USB1_CLOCK_ENABLE :: USB1_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_USB1_CLOCK_ENABLE_USB1_108_CLOCK_ENABLE_MASK   0x00000001
#define BCHP_CLKGEN_USB1_CLOCK_ENABLE_USB1_108_CLOCK_ENABLE_SHIFT  0

/***************************************************************************
 *SDS_AFEC_TOP_POWER_SWITCH_MEMORY - Sds afec top power switch memory
 ***************************************************************************/
/* CLKGEN :: SDS_AFEC_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_AFEC_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: SDS_AFEC_TOP_POWER_SWITCH_MEMORY :: SDSAFEC0_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_SDS_AFEC_TOP_POWER_SWITCH_MEMORY_SDSAFEC0_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_SDS_AFEC_TOP_POWER_SWITCH_MEMORY_SDSAFEC0_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *DVP_HT_POWER_SWITCH_MEMORY - Dvp ht power switch memory
 ***************************************************************************/
/* CLKGEN :: DVP_HT_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_DVP_HT_POWER_SWITCH_MEMORY_reserved0_MASK      0xfffffffc
#define BCHP_CLKGEN_DVP_HT_POWER_SWITCH_MEMORY_reserved0_SHIFT     2

/* CLKGEN :: DVP_HT_POWER_SWITCH_MEMORY :: DVPHT_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_DVP_HT_POWER_SWITCH_MEMORY_DVPHT_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_DVP_HT_POWER_SWITCH_MEMORY_DVPHT_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SDS_TFEC_TOP_MEMORY_STANDBY_ENABLE - Sds tfec top memory standby enable
 ***************************************************************************/
/* CLKGEN :: SDS_TFEC_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_TFEC_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_TFEC_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SDS_TFEC_TOP_MEMORY_STANDBY_ENABLE :: SDS_TFEC0_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_TFEC_TOP_MEMORY_STANDBY_ENABLE_SDS_TFEC0_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_TFEC_TOP_MEMORY_STANDBY_ENABLE_SDS_TFEC0_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *SDS_RECEIVER_CLOCK_ENABLE - Sds receiver clock enable
 ***************************************************************************/
/* CLKGEN :: SDS_RECEIVER_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_RECEIVER_CLOCK_ENABLE_reserved0_MASK       0xfffffffe
#define BCHP_CLKGEN_SDS_RECEIVER_CLOCK_ENABLE_reserved0_SHIFT      1

/* CLKGEN :: SDS_RECEIVER_CLOCK_ENABLE :: SDSRCVR0_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_RECEIVER_CLOCK_ENABLE_SDSRCVR0_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_RECEIVER_CLOCK_ENABLE_SDSRCVR0_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *SECTOP_CLOCK_ENABLE - Sectop clock enable
 ***************************************************************************/
/* CLKGEN :: SECTOP_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SECTOP_CLOCK_ENABLE_reserved0_MASK             0xfffffffe
#define BCHP_CLKGEN_SECTOP_CLOCK_ENABLE_reserved0_SHIFT            1

/* CLKGEN :: SECTOP_CLOCK_ENABLE :: SEC_ALTERNATE_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_SECTOP_CLOCK_ENABLE_SEC_ALTERNATE_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SECTOP_CLOCK_ENABLE_SEC_ALTERNATE_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *BVN_TOP_MEMORY_STANDBY_ENABLE - Bvn top memory standby enable
 ***************************************************************************/
/* CLKGEN :: BVN_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_BVN_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK   0xfffffffe
#define BCHP_CLKGEN_BVN_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT  1

/* CLKGEN :: BVN_TOP_MEMORY_STANDBY_ENABLE :: BVN_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_BVN_TOP_MEMORY_STANDBY_ENABLE_BVN_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_BVN_TOP_MEMORY_STANDBY_ENABLE_BVN_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *SECTOP_MEMORY_STANDBY_ENABLE - Sectop memory standby enable
 ***************************************************************************/
/* CLKGEN :: SECTOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SECTOP_MEMORY_STANDBY_ENABLE_reserved0_MASK    0xfffffffe
#define BCHP_CLKGEN_SECTOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT   1

/* CLKGEN :: SECTOP_MEMORY_STANDBY_ENABLE :: SEC_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SECTOP_MEMORY_STANDBY_ENABLE_SEC_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SECTOP_MEMORY_STANDBY_ENABLE_SEC_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *BVN_TOP_CLOCK_ENABLE - Bvn top clock enable
 ***************************************************************************/
/* CLKGEN :: BVN_TOP_CLOCK_ENABLE :: reserved0 [31:03] */
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_reserved0_MASK            0xfffffff8
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_reserved0_SHIFT           3

/* CLKGEN :: BVN_TOP_CLOCK_ENABLE :: BVN_216_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_216_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_216_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: BVN_TOP_CLOCK_ENABLE :: BVN_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: BVN_TOP_CLOCK_ENABLE :: BVN_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_BVN_TOP_CLOCK_ENABLE_BVN_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_CLOCK_ENABLE - Vec aio top clock enable
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: reserved0 [31:07] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_reserved0_MASK        0xffffff80
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_reserved0_SHIFT       7

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_108_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_108_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_108_CLOCK_ENABLE_SHIFT 6

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_ALTERNATE_216_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_216_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_216_CLOCK_ENABLE_SHIFT 5

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_216_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_216_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_216_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_ALTERNATE2_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE2_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE2_108_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_ALTERNATE_SCB_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_SCB_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_SCB_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_ALTERNATE_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_ALTERNATE_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: VEC_AIO_TOP_CLOCK_ENABLE :: VEC_AIO_SCB_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_SCB_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_VEC_AIO_TOP_CLOCK_ENABLE_VEC_AIO_SCB_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *FTM_TOP_MEMORY_STANDBY_ENABLE - Ftm top memory standby enable
 ***************************************************************************/
/* CLKGEN :: FTM_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_FTM_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK   0xfffffffe
#define BCHP_CLKGEN_FTM_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT  1

/* CLKGEN :: FTM_TOP_MEMORY_STANDBY_ENABLE :: FTM_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_FTM_TOP_MEMORY_STANDBY_ENABLE_FTM_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_FTM_TOP_MEMORY_STANDBY_ENABLE_FTM_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE - Raaga dsp top memory standby enable
 ***************************************************************************/
/* CLKGEN :: RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE :: RAAGAA_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE_RAAGAA_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_RAAGA_DSP_TOP_MEMORY_STANDBY_ENABLE_RAAGAA_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *USB1_MEMORY_STANDBY_ENABLE - Usb1 memory standby enable
 ***************************************************************************/
/* CLKGEN :: USB1_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_USB1_MEMORY_STANDBY_ENABLE_reserved0_MASK      0xfffffffe
#define BCHP_CLKGEN_USB1_MEMORY_STANDBY_ENABLE_reserved0_SHIFT     1

/* CLKGEN :: USB1_MEMORY_STANDBY_ENABLE :: USB1_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_USB1_MEMORY_STANDBY_ENABLE_USB1_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_USB1_MEMORY_STANDBY_ENABLE_USB1_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *UHFR_TOP_MEMORY_STANDBY_ENABLE - Uhfr top memory standby enable
 ***************************************************************************/
/* CLKGEN :: UHFR_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_UHFR_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK  0xfffffffe
#define BCHP_CLKGEN_UHFR_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: UHFR_TOP_MEMORY_STANDBY_ENABLE :: UHFR_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_UHFR_TOP_MEMORY_STANDBY_ENABLE_UHFR_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_UHFR_TOP_MEMORY_STANDBY_ENABLE_UHFR_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *VEC_AIO_TOP_POWER_SWITCH_MEMORY_A - Vec aio top power switch memory a
 ***************************************************************************/
/* CLKGEN :: VEC_AIO_TOP_POWER_SWITCH_MEMORY_A :: reserved0 [31:02] */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_A_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_A_reserved0_SHIFT 2

/* CLKGEN :: VEC_AIO_TOP_POWER_SWITCH_MEMORY_A :: VEC_POWER_SWITCH_MEMORY_A [01:00] */
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_A_VEC_POWER_SWITCH_MEMORY_A_MASK 0x00000003
#define BCHP_CLKGEN_VEC_AIO_TOP_POWER_SWITCH_MEMORY_A_VEC_POWER_SWITCH_MEMORY_A_SHIFT 0

/***************************************************************************
 *DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_B - Dual genet top rgmii power switch memory b
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_B :: reserved0 [31:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_B_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_B_reserved0_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_B :: GENET1_POWER_SWITCH_MEMORY_B [01:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_B_GENET1_POWER_SWITCH_MEMORY_B_MASK 0x00000003
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_POWER_SWITCH_MEMORY_B_GENET1_POWER_SWITCH_MEMORY_B_SHIFT 0

/***************************************************************************
 *GRAPHICS_CLOCK_ENABLE - Graphics clock enable
 ***************************************************************************/
/* CLKGEN :: GRAPHICS_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_reserved0_MASK           0xfffffff0
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_reserved0_SHIFT          4

/* CLKGEN :: GRAPHICS_CLOCK_ENABLE :: GFX_SCB_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_SCB_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_SCB_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: GRAPHICS_CLOCK_ENABLE :: GFX_V3D_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_V3D_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_V3D_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: GRAPHICS_CLOCK_ENABLE :: GFX_108_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_108_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_108_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: GRAPHICS_CLOCK_ENABLE :: GFX_M2MC_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_M2MC_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_GRAPHICS_CLOCK_ENABLE_GFX_M2MC_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *DUAL_GENET_TOP_RGMII_CLOCK_ENABLE - Dual genet top rgmii clock enable
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: reserved0 [31:17] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_reserved0_MASK 0xfffe0000
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_reserved0_SHIFT 17

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE [16:16] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE_MASK 0x00010000
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_UNIMAC_SYS_TX_CLOCK_ENABLE_SHIFT 16

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET1_HFB_CLOCK_ENABLE [15:15] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_HFB_CLOCK_ENABLE_MASK 0x00008000
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_HFB_CLOCK_ENABLE_SHIFT 15

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE [14:14] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE_MASK 0x00004000
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_UNIMAC_SYS_TX_CLOCK_ENABLE_SHIFT 14

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET1_CLK_250_CLOCK_ENABLE [13:13] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_CLK_250_CLOCK_ENABLE_MASK 0x00002000
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_CLK_250_CLOCK_ENABLE_SHIFT 13

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET1_L2INTR_CLOCK_ENABLE [12:12] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_L2INTR_CLOCK_ENABLE_MASK 0x00001000
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_L2INTR_CLOCK_ENABLE_SHIFT 12

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET0_GMII_CLOCK_ENABLE [11:11] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_GMII_CLOCK_ENABLE_MASK 0x00000800
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_GMII_CLOCK_ENABLE_SHIFT 11

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET_216_CLOCK_ENABLE [10:10] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET_216_CLOCK_ENABLE_MASK 0x00000400
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET_216_CLOCK_ENABLE_SHIFT 10

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET0_EEE_CLOCK_ENABLE [09:09] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_EEE_CLOCK_ENABLE_MASK 0x00000200
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_EEE_CLOCK_ENABLE_SHIFT 9

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET_SCB_CLOCK_ENABLE [08:08] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET_SCB_CLOCK_ENABLE_MASK 0x00000100
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET_SCB_CLOCK_ENABLE_SHIFT 8

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET0_HFB_CLOCK_ENABLE [07:07] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_HFB_CLOCK_ENABLE_MASK 0x00000080
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_HFB_CLOCK_ENABLE_SHIFT 7

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET_108_CLOCK_ENABLE [06:06] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET_108_CLOCK_ENABLE_MASK 0x00000040
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET_108_CLOCK_ENABLE_SHIFT 6

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE [05:05] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_MASK 0x00000020
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_UNIMAC_SYS_RX_CLOCK_ENABLE_SHIFT 5

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET0_L2INTR_CLOCK_ENABLE [04:04] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_L2INTR_CLOCK_ENABLE_MASK 0x00000010
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_L2INTR_CLOCK_ENABLE_SHIFT 4

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET1_EEE_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_EEE_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_EEE_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET0_CLK_250_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_CLK_250_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_CLK_250_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET1_GMII_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_GMII_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET1_GMII_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_ENABLE :: GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_ENABLE_GENET0_UNIMAC_SYS_RX_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *BCM_MIPS_TOP_MEMORY_STANDBY_ENABLE - Bcm mips top memory standby enable
 ***************************************************************************/
/* CLKGEN :: BCM_MIPS_TOP_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_BCM_MIPS_TOP_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_BCM_MIPS_TOP_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: BCM_MIPS_TOP_MEMORY_STANDBY_ENABLE :: MIPS_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_BCM_MIPS_TOP_MEMORY_STANDBY_ENABLE_MIPS_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_BCM_MIPS_TOP_MEMORY_STANDBY_ENABLE_MIPS_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *UHFR_TOP_POWER_SWITCH_MEMORY - Uhfr top power switch memory
 ***************************************************************************/
/* CLKGEN :: UHFR_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_UHFR_TOP_POWER_SWITCH_MEMORY_reserved0_MASK    0xfffffffc
#define BCHP_CLKGEN_UHFR_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT   2

/* CLKGEN :: UHFR_TOP_POWER_SWITCH_MEMORY :: UHFR_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_UHFR_TOP_POWER_SWITCH_MEMORY_UHFR_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_UHFR_TOP_POWER_SWITCH_MEMORY_UHFR_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SDS_RECEIVER_MEMORY_STANDBY_ENABLE - Sds receiver memory standby enable
 ***************************************************************************/
/* CLKGEN :: SDS_RECEIVER_MEMORY_STANDBY_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_SDS_RECEIVER_MEMORY_STANDBY_ENABLE_reserved0_MASK 0xfffffffe
#define BCHP_CLKGEN_SDS_RECEIVER_MEMORY_STANDBY_ENABLE_reserved0_SHIFT 1

/* CLKGEN :: SDS_RECEIVER_MEMORY_STANDBY_ENABLE :: SDSRCVR0_MEMORY_STANDBY_ENABLE [00:00] */
#define BCHP_CLKGEN_SDS_RECEIVER_MEMORY_STANDBY_ENABLE_SDSRCVR0_MEMORY_STANDBY_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_SDS_RECEIVER_MEMORY_STANDBY_ENABLE_SDSRCVR0_MEMORY_STANDBY_ENABLE_SHIFT 0

/***************************************************************************
 *SDS_TFEC_TOP_POWER_SWITCH_MEMORY - Sds tfec top power switch memory
 ***************************************************************************/
/* CLKGEN :: SDS_TFEC_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_TFEC_TOP_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_TFEC_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: SDS_TFEC_TOP_POWER_SWITCH_MEMORY :: SDS_TFEC0_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_SDS_TFEC_TOP_POWER_SWITCH_MEMORY_SDS_TFEC0_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_SDS_TFEC_TOP_POWER_SWITCH_MEMORY_SDS_TFEC0_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *BVN_TOP_POWER_SWITCH_MEMORY - Bvn top power switch memory
 ***************************************************************************/
/* CLKGEN :: BVN_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_BVN_TOP_POWER_SWITCH_MEMORY_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_BVN_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT    2

/* CLKGEN :: BVN_TOP_POWER_SWITCH_MEMORY :: BVN_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_BVN_TOP_POWER_SWITCH_MEMORY_BVN_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_BVN_TOP_POWER_SWITCH_MEMORY_BVN_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *DVP_HT_CLOCK_ENABLE - Dvp ht clock enable
 ***************************************************************************/
/* CLKGEN :: DVP_HT_CLOCK_ENABLE :: reserved0 [31:04] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_reserved0_MASK             0xfffffff0
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_reserved0_SHIFT            4

/* CLKGEN :: DVP_HT_CLOCK_ENABLE :: DVPHT_108_CLOCK_ENABLE [03:03] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_108_CLOCK_ENABLE_MASK 0x00000008
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_108_CLOCK_ENABLE_SHIFT 3

/* CLKGEN :: DVP_HT_CLOCK_ENABLE :: DVPHT_ALTERNATE_216_CLOCK_ENABLE [02:02] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_ALTERNATE_216_CLOCK_ENABLE_MASK 0x00000004
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_ALTERNATE_216_CLOCK_ENABLE_SHIFT 2

/* CLKGEN :: DVP_HT_CLOCK_ENABLE :: DVPHT_216_CLOCK_ENABLE [01:01] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_216_CLOCK_ENABLE_MASK 0x00000002
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_216_CLOCK_ENABLE_SHIFT 1

/* CLKGEN :: DVP_HT_CLOCK_ENABLE :: DVPHT_ALTERNATE_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_ALTERNATE_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_DVP_HT_CLOCK_ENABLE_DVPHT_ALTERNATE_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *DUAL_GENET_TOP_RGMII_CLOCK_SELECT - Dual genet top rgmii clock select
 ***************************************************************************/
/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_SELECT :: reserved0 [31:04] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_SELECT_reserved0_MASK 0xfffffff0
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_SELECT_reserved0_SHIFT 4

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_SELECT :: GENET0_CLOCK_SELECT [03:03] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_SELECT_GENET0_CLOCK_SELECT_MASK 0x00000008
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_SELECT_GENET0_CLOCK_SELECT_SHIFT 3

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_SELECT :: GENET1_CLOCK_SELECT [02:02] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_SELECT_GENET1_CLOCK_SELECT_MASK 0x00000004
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_SELECT_GENET1_CLOCK_SELECT_SHIFT 2

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_SELECT :: GENET1_GMII_CLOCK_SELECT [01:01] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_SELECT_GENET1_GMII_CLOCK_SELECT_MASK 0x00000002
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_SELECT_GENET1_GMII_CLOCK_SELECT_SHIFT 1

/* CLKGEN :: DUAL_GENET_TOP_RGMII_CLOCK_SELECT :: GENET0_GMII_CLOCK_SELECT [00:00] */
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_SELECT_GENET0_GMII_CLOCK_SELECT_MASK 0x00000001
#define BCHP_CLKGEN_DUAL_GENET_TOP_RGMII_CLOCK_SELECT_GENET0_GMII_CLOCK_SELECT_SHIFT 0

/***************************************************************************
 *FTM_TOP_CLOCK_ENABLE - Ftm top clock enable
 ***************************************************************************/
/* CLKGEN :: FTM_TOP_CLOCK_ENABLE :: reserved0 [31:01] */
#define BCHP_CLKGEN_FTM_TOP_CLOCK_ENABLE_reserved0_MASK            0xfffffffe
#define BCHP_CLKGEN_FTM_TOP_CLOCK_ENABLE_reserved0_SHIFT           1

/* CLKGEN :: FTM_TOP_CLOCK_ENABLE :: FTM_108_CLOCK_ENABLE [00:00] */
#define BCHP_CLKGEN_FTM_TOP_CLOCK_ENABLE_FTM_108_CLOCK_ENABLE_MASK 0x00000001
#define BCHP_CLKGEN_FTM_TOP_CLOCK_ENABLE_FTM_108_CLOCK_ENABLE_SHIFT 0

/***************************************************************************
 *FTM_TOP_POWER_SWITCH_MEMORY - Ftm top power switch memory
 ***************************************************************************/
/* CLKGEN :: FTM_TOP_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_FTM_TOP_POWER_SWITCH_MEMORY_reserved0_MASK     0xfffffffc
#define BCHP_CLKGEN_FTM_TOP_POWER_SWITCH_MEMORY_reserved0_SHIFT    2

/* CLKGEN :: FTM_TOP_POWER_SWITCH_MEMORY :: FTM_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_FTM_TOP_POWER_SWITCH_MEMORY_FTM_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_FTM_TOP_POWER_SWITCH_MEMORY_FTM_POWER_SWITCH_MEMORY_SHIFT 0

/***************************************************************************
 *SDS_RECEIVER_POWER_SWITCH_MEMORY - Sds receiver power switch memory
 ***************************************************************************/
/* CLKGEN :: SDS_RECEIVER_POWER_SWITCH_MEMORY :: reserved0 [31:02] */
#define BCHP_CLKGEN_SDS_RECEIVER_POWER_SWITCH_MEMORY_reserved0_MASK 0xfffffffc
#define BCHP_CLKGEN_SDS_RECEIVER_POWER_SWITCH_MEMORY_reserved0_SHIFT 2

/* CLKGEN :: SDS_RECEIVER_POWER_SWITCH_MEMORY :: SDSRCVR0_POWER_SWITCH_MEMORY [01:00] */
#define BCHP_CLKGEN_SDS_RECEIVER_POWER_SWITCH_MEMORY_SDSRCVR0_POWER_SWITCH_MEMORY_MASK 0x00000003
#define BCHP_CLKGEN_SDS_RECEIVER_POWER_SWITCH_MEMORY_SDSRCVR0_POWER_SWITCH_MEMORY_SHIFT 0

#endif /* #ifndef BCHP_CLKGEN_H__ */

/* End of File */
