DAQ FRAMES_PER_BURST 1000
DAQ NUM_BUFFERS 1
DAQ VARIABLE_BURST_RATE 0
DAQ CSV_OFFLINE ON
DAQ MAX_DURATION 10.00
DAQ DURATION_LIMIT OFF
DAQ MAX_FRAMES 100000
DAQ FRAME_LIMIT ON
DT_MASTER
READOUT_1 ON
ASIC_1 MASKB_DISCRI_TIME 00000000
ASIC_1 MASKB_DISCRI_CHAR 00000000
ASIC_1 VTH_TIME 0
ASIC_1 VTH_CHARGE 1023
ASIC_1 EN_DISCRI_DELAY 0
ASIC_1 DAC_DELAY 255
ASIC_1 CMD_POLARITY 1
ASIC_1 CIN 3
ASIC_1 CF 0
READOUT_2 OFF
ASIC_2 MASKB_DISCRI_TIME FFFFFFFF
ASIC_2 MASKB_DISCRI_CHAR FFFFFFFF
ASIC_2 VTH_TIME 200
ASIC_2 VTH_CHARGE 1023
ASIC_2 EN_DISCRI_DELAY 0
ASIC_2 DAC_DELAY 255
ASIC_2 CMD_POLARITY 1
ASIC_2 CIN 3
ASIC_2 CF 0
READOUT_3 OFF
ASIC_3 MASKB_DISCRI_TIME FFFFFFFF
ASIC_3 MASKB_DISCRI_CHAR FFFFFFFF
ASIC_3 VTH_TIME 200
ASIC_3 VTH_CHARGE 1023
ASIC_3 EN_DISCRI_DELAY 0
ASIC_3 DAC_DELAY 255
ASIC_3 CMD_POLARITY 1
ASIC_3 CIN 3
ASIC_3 CF 0
READOUT_4 ON
ASIC_4 MASKB_DISCRI_TIME 00000000
ASIC_4 MASKB_DISCRI_CHAR 00000000
ASIC_4 VTH_TIME 0
ASIC_4 VTH_CHARGE 1023
ASIC_4 EN_DISCRI_DELAY 0
ASIC_4 DAC_DELAY 255
ASIC_4 CMD_POLARITY 1
ASIC_4 CIN 3
ASIC_4 CF 0
FPGA EN_CHECK_FIRST_TRIGGER 1
FPGA EN_CHECK_HOLD 1
FPGA EN_CHECK_CHARGE 1
FPGA EN_CHECK_COINCIDENCE_CHARGE_HOLD 1
FPGA EN_CHECK_COINCIDENCE_PETIROC_S 0
FPGA EN_CHECK_COINCIDENCE_PETIROC_F 0
FPGA EN_CHECK_COINCIDENCE_MATRIX 0
FPGA EN_CHECK_COINCIDENCE_BOARD 0
FPGA EXT_HOLD_SHARE_SELECT 1
FPGA HOLD_FROM_FAST 0
FPGA HOLD_DELAY_WINDOW 37
FPGA VALEVT_WINDOW 0
FPGA COINCIDENCE_PETIROC_WINDOW 0
FPGA COINCIDENCE_MATRIX_WINDOW 0
FPGA COINCIDENCE_BOARD_WINDOW 1
FPGA CUSTOM_CLOCK_SEL 7
FPGA TIME_COINCIDENCE_TIMEOUT 3
FPGA CHARGE_COINCIDENCE_TIMEOUT 25
FPGA THIS_TRIGGER_DELAY 4
FPGA SYNC_STAGE_TIMEOUT 2
FPGA PAUSE_READOUT_ON_FIFO_FULL 1
FPGA ENABLE_BOARD_SYNC 0
HV ENABLE 1
HV V_TARGET 28.750000
DT_SLAVE
READOUT_1 ON
ASIC_1 MASKB_DISCRI_TIME 00000000
ASIC_1 MASKB_DISCRI_CHAR 00000000
ASIC_1 VTH_TIME 0
ASIC_1 VTH_CHARGE 1023
ASIC_1 EN_DISCRI_DELAY 0
ASIC_1 DAC_DELAY 255
ASIC_1 CMD_POLARITY 1
ASIC_1 CIN 3
ASIC_1 CF 0
READOUT_2 OFF
ASIC_2 MASKB_DISCRI_TIME FFFFFFFF
ASIC_2 MASKB_DISCRI_CHAR FFFFFFFF
ASIC_2 VTH_TIME 200
ASIC_2 VTH_CHARGE 1023
ASIC_2 EN_DISCRI_DELAY 0
ASIC_2 DAC_DELAY 255
ASIC_2 CMD_POLARITY 1
ASIC_2 CIN 3
ASIC_2 CF 0
READOUT_3 OFF
ASIC_3 MASKB_DISCRI_TIME FFFFFFFF
ASIC_3 MASKB_DISCRI_CHAR FFFFFFFF
ASIC_3 VTH_TIME 200
ASIC_3 VTH_CHARGE 1023
ASIC_3 EN_DISCRI_DELAY 0
ASIC_3 DAC_DELAY 255
ASIC_3 CMD_POLARITY 1
ASIC_3 CIN 3
ASIC_3 CF 0
READOUT_4 ON
ASIC_4 MASKB_DISCRI_TIME 00000000
ASIC_4 MASKB_DISCRI_CHAR 00000000
ASIC_4 VTH_TIME 0
ASIC_4 VTH_CHARGE 1023
ASIC_4 EN_DISCRI_DELAY 0
ASIC_4 DAC_DELAY 255
ASIC_4 CMD_POLARITY 1
ASIC_4 CIN 3
ASIC_4 CF 0
FPGA EN_CHECK_FIRST_TRIGGER 1
FPGA EN_CHECK_HOLD 1
FPGA EN_CHECK_CHARGE 1
FPGA EN_CHECK_COINCIDENCE_CHARGE_HOLD 1
FPGA EN_CHECK_COINCIDENCE_PETIROC_S 0
FPGA EN_CHECK_COINCIDENCE_PETIROC_F 0
FPGA EN_CHECK_COINCIDENCE_MATRIX 0
FPGA EN_CHECK_COINCIDENCE_BOARD 0
FPGA EXT_HOLD_SHARE_SELECT 1
FPGA HOLD_FROM_FAST 0
FPGA HOLD_DELAY_WINDOW 37
FPGA VALEVT_WINDOW 0
FPGA COINCIDENCE_PETIROC_WINDOW 0
FPGA COINCIDENCE_MATRIX_WINDOW 0
FPGA COINCIDENCE_BOARD_WINDOW 1
FPGA CUSTOM_CLOCK_SEL 7
FPGA TIME_COINCIDENCE_TIMEOUT 3
FPGA CHARGE_COINCIDENCE_TIMEOUT 25
FPGA THIS_TRIGGER_DELAY 4
FPGA SYNC_STAGE_TIMEOUT 2
FPGA PAUSE_READOUT_ON_FIFO_FULL 1
FPGA ENABLE_BOARD_SYNC 0
HV ENABLE 1
HV V_TARGET 28.750000
