
eval6_uart_tx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000524  08000198  08000198  00001198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  080006bc  080006bc  000016bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080006ec  080006ec  000016fc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080006ec  080006ec  000016ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080006f4  080006fc  000016fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080006f4  080006f4  000016f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080006f8  080006f8  000016f8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000016fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  080006fc  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  080006fc  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000016fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   000006be  00000000  00000000  0000172c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000201  00000000  00000000  00001dea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000090  00000000  00000000  00001ff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000065  00000000  00000000  00002080  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000e621  00000000  00000000  000020e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000946  00000000  00000000  00010706  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00052e4d  00000000  00000000  0001104c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00063e99  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000001b4  00000000  00000000  00063edc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00064090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	@ (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	@ (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000000 	.word	0x20000000
 80001b4:	00000000 	.word	0x00000000
 80001b8:	080006a4 	.word	0x080006a4

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	@ (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	@ (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	@ (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000004 	.word	0x20000004
 80001d4:	080006a4 	.word	0x080006a4

080001d8 <strcmp>:
 80001d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e0:	2a01      	cmp	r2, #1
 80001e2:	bf28      	it	cs
 80001e4:	429a      	cmpcs	r2, r3
 80001e6:	d0f7      	beq.n	80001d8 <strcmp>
 80001e8:	1ad0      	subs	r0, r2, r3
 80001ea:	4770      	bx	lr

080001ec <main>:
void UART1_Send_Str(char *str);
char UART1_Receive_Char(void);
void UART1_Receive_Str(char *str);

int main(void)
{
 80001ec:	b580      	push	{r7, lr}
 80001ee:	b092      	sub	sp, #72	@ 0x48
 80001f0:	af00      	add	r7, sp, #0
	SystemClock_Init(); // Selecting HSE 25MHz
 80001f2:	f000 f883 	bl	80002fc <SystemClock_Init>

	B_LED_Init();
 80001f6:	f000 f8bd 	bl	8000374 <B_LED_Init>
	Btn_Init();
 80001fa:	f000 f8eb 	bl	80003d4 <Btn_Init>

	UART1_Init();
 80001fe:	f000 f955 	bl	80004ac <UART1_Init>

	char master_cmd_on[]="M LED ON\n";
 8000202:	4a38      	ldr	r2, [pc, #224]	@ (80002e4 <main+0xf8>)
 8000204:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8000208:	ca07      	ldmia	r2, {r0, r1, r2}
 800020a:	c303      	stmia	r3!, {r0, r1}
 800020c:	801a      	strh	r2, [r3, #0]
	char master_cmd_off[]="M LED OFF\n";
 800020e:	4a36      	ldr	r2, [pc, #216]	@ (80002e8 <main+0xfc>)
 8000210:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000214:	ca07      	ldmia	r2, {r0, r1, r2}
 8000216:	c303      	stmia	r3!, {r0, r1}
 8000218:	801a      	strh	r2, [r3, #0]
 800021a:	3302      	adds	r3, #2
 800021c:	0c12      	lsrs	r2, r2, #16
 800021e:	701a      	strb	r2, [r3, #0]

	char slave_res_on[] = "S LED ON\n";
 8000220:	4a32      	ldr	r2, [pc, #200]	@ (80002ec <main+0x100>)
 8000222:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000226:	ca07      	ldmia	r2, {r0, r1, r2}
 8000228:	c303      	stmia	r3!, {r0, r1}
 800022a:	801a      	strh	r2, [r3, #0]
	char slave_res_off[] = "S LED OFF\n";
 800022c:	4a30      	ldr	r2, [pc, #192]	@ (80002f0 <main+0x104>)
 800022e:	f107 0318 	add.w	r3, r7, #24
 8000232:	ca07      	ldmia	r2, {r0, r1, r2}
 8000234:	c303      	stmia	r3!, {r0, r1}
 8000236:	801a      	strh	r2, [r3, #0]
 8000238:	3302      	adds	r3, #2
 800023a:	0c12      	lsrs	r2, r2, #16
 800023c:	701a      	strb	r2, [r3, #0]

	char buffer[20];

	while(1)
	{
		if (!(GPIOA->IDR & (1<<Btn)))
 800023e:	4b2d      	ldr	r3, [pc, #180]	@ (80002f4 <main+0x108>)
 8000240:	691b      	ldr	r3, [r3, #16]
 8000242:	f003 0301 	and.w	r3, r3, #1
 8000246:	2b00      	cmp	r3, #0
 8000248:	d148      	bne.n	80002dc <main+0xf0>
		{
			while(!(GPIOA->IDR & (1<<Btn))){}
 800024a:	bf00      	nop
 800024c:	4b29      	ldr	r3, [pc, #164]	@ (80002f4 <main+0x108>)
 800024e:	691b      	ldr	r3, [r3, #16]
 8000250:	f003 0301 	and.w	r3, r3, #1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d0f9      	beq.n	800024c <main+0x60>
			TIM3_Delay(20);
 8000258:	2014      	movs	r0, #20
 800025a:	f000 f8df 	bl	800041c <TIM3_Delay>

			if (!(GPIOC->ODR & 1<<B_LED)) // Check LED is ON
 800025e:	4b26      	ldr	r3, [pc, #152]	@ (80002f8 <main+0x10c>)
 8000260:	695b      	ldr	r3, [r3, #20]
 8000262:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000266:	2b00      	cmp	r3, #0
 8000268:	d119      	bne.n	800029e <main+0xb2>
			{
				UART1_Send_Str(master_cmd_off);
 800026a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800026e:	4618      	mov	r0, r3
 8000270:	f000 f97e 	bl	8000570 <UART1_Send_Str>
				UART1_Receive_Str(buffer);
 8000274:	1d3b      	adds	r3, r7, #4
 8000276:	4618      	mov	r0, r3
 8000278:	f000 f9a4 	bl	80005c4 <UART1_Receive_Str>

				if (strcmp(slave_res_off, buffer)==0)
 800027c:	1d3a      	adds	r2, r7, #4
 800027e:	f107 0318 	add.w	r3, r7, #24
 8000282:	4611      	mov	r1, r2
 8000284:	4618      	mov	r0, r3
 8000286:	f7ff ffa7 	bl	80001d8 <strcmp>
 800028a:	4603      	mov	r3, r0
 800028c:	2b00      	cmp	r3, #0
 800028e:	d125      	bne.n	80002dc <main+0xf0>
				{
					GPIOC->BSRR |= (1<<(B_LED)); 	// Toggle LED OFF
 8000290:	4b19      	ldr	r3, [pc, #100]	@ (80002f8 <main+0x10c>)
 8000292:	699b      	ldr	r3, [r3, #24]
 8000294:	4a18      	ldr	r2, [pc, #96]	@ (80002f8 <main+0x10c>)
 8000296:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800029a:	6193      	str	r3, [r2, #24]
 800029c:	e01e      	b.n	80002dc <main+0xf0>
				}
			}

			else if (GPIOC->ODR & 1<<B_LED) // Check LED is OFF
 800029e:	4b16      	ldr	r3, [pc, #88]	@ (80002f8 <main+0x10c>)
 80002a0:	695b      	ldr	r3, [r3, #20]
 80002a2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80002a6:	2b00      	cmp	r3, #0
 80002a8:	d018      	beq.n	80002dc <main+0xf0>
			{
				UART1_Send_Str(master_cmd_on);
 80002aa:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80002ae:	4618      	mov	r0, r3
 80002b0:	f000 f95e 	bl	8000570 <UART1_Send_Str>
				UART1_Receive_Str(buffer);
 80002b4:	1d3b      	adds	r3, r7, #4
 80002b6:	4618      	mov	r0, r3
 80002b8:	f000 f984 	bl	80005c4 <UART1_Receive_Str>

				if (strcmp(slave_res_on, buffer)==0)
 80002bc:	1d3a      	adds	r2, r7, #4
 80002be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80002c2:	4611      	mov	r1, r2
 80002c4:	4618      	mov	r0, r3
 80002c6:	f7ff ff87 	bl	80001d8 <strcmp>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d105      	bne.n	80002dc <main+0xf0>
				{
					GPIOC->BSRR |= (1<<(B_LED+16)); 	// Toggle LED ON
 80002d0:	4b09      	ldr	r3, [pc, #36]	@ (80002f8 <main+0x10c>)
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	4a08      	ldr	r2, [pc, #32]	@ (80002f8 <main+0x10c>)
 80002d6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80002da:	6193      	str	r3, [r2, #24]
				}
			}
		}

		TIM3_Delay(100);
 80002dc:	2064      	movs	r0, #100	@ 0x64
 80002de:	f000 f89d 	bl	800041c <TIM3_Delay>
		if (!(GPIOA->IDR & (1<<Btn)))
 80002e2:	e7ac      	b.n	800023e <main+0x52>
 80002e4:	080006bc 	.word	0x080006bc
 80002e8:	080006c8 	.word	0x080006c8
 80002ec:	080006d4 	.word	0x080006d4
 80002f0:	080006e0 	.word	0x080006e0
 80002f4:	40020000 	.word	0x40020000
 80002f8:	40020800 	.word	0x40020800

080002fc <SystemClock_Init>:
	}
}


void SystemClock_Init(void)
{
 80002fc:	b480      	push	{r7}
 80002fe:	af00      	add	r7, sp, #0
   // Enable HSE
   RCC->CR |= RCC_CR_HSEON;
 8000300:	4b1a      	ldr	r3, [pc, #104]	@ (800036c <SystemClock_Init+0x70>)
 8000302:	681b      	ldr	r3, [r3, #0]
 8000304:	4a19      	ldr	r2, [pc, #100]	@ (800036c <SystemClock_Init+0x70>)
 8000306:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800030a:	6013      	str	r3, [r2, #0]
   while (!(RCC->CR & RCC_CR_HSERDY)) { /* Wait until ready */ }
 800030c:	bf00      	nop
 800030e:	4b17      	ldr	r3, [pc, #92]	@ (800036c <SystemClock_Init+0x70>)
 8000310:	681b      	ldr	r3, [r3, #0]
 8000312:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000316:	2b00      	cmp	r3, #0
 8000318:	d0f9      	beq.n	800030e <SystemClock_Init+0x12>

   // Set Flash latency for 25 MHz (0 WS is fine)
   FLASH->ACR = FLASH_ACR_ICEN | FLASH_ACR_DCEN | FLASH_ACR_PRFTEN | FLASH_ACR_LATENCY_0WS;
 800031a:	4b15      	ldr	r3, [pc, #84]	@ (8000370 <SystemClock_Init+0x74>)
 800031c:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000320:	601a      	str	r2, [r3, #0]

   // Set AHB, APB1, and APB2 prescalers = 1
   RCC->CFGR &= ~(RCC_CFGR_HPRE | RCC_CFGR_PPRE1 | RCC_CFGR_PPRE2);
 8000322:	4b12      	ldr	r3, [pc, #72]	@ (800036c <SystemClock_Init+0x70>)
 8000324:	689b      	ldr	r3, [r3, #8]
 8000326:	4a11      	ldr	r2, [pc, #68]	@ (800036c <SystemClock_Init+0x70>)
 8000328:	f423 437c 	bic.w	r3, r3, #64512	@ 0xfc00
 800032c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000330:	6093      	str	r3, [r2, #8]
   RCC->CFGR |= RCC_CFGR_HPRE_DIV1 | RCC_CFGR_PPRE1_DIV1 | RCC_CFGR_PPRE2_DIV1;
 8000332:	4b0e      	ldr	r3, [pc, #56]	@ (800036c <SystemClock_Init+0x70>)
 8000334:	4a0d      	ldr	r2, [pc, #52]	@ (800036c <SystemClock_Init+0x70>)
 8000336:	689b      	ldr	r3, [r3, #8]
 8000338:	6093      	str	r3, [r2, #8]

   // Select HSE as system clock
   RCC->CFGR &= ~RCC_CFGR_SW;
 800033a:	4b0c      	ldr	r3, [pc, #48]	@ (800036c <SystemClock_Init+0x70>)
 800033c:	689b      	ldr	r3, [r3, #8]
 800033e:	4a0b      	ldr	r2, [pc, #44]	@ (800036c <SystemClock_Init+0x70>)
 8000340:	f023 0303 	bic.w	r3, r3, #3
 8000344:	6093      	str	r3, [r2, #8]
   RCC->CFGR |= RCC_CFGR_SW_HSE;
 8000346:	4b09      	ldr	r3, [pc, #36]	@ (800036c <SystemClock_Init+0x70>)
 8000348:	689b      	ldr	r3, [r3, #8]
 800034a:	4a08      	ldr	r2, [pc, #32]	@ (800036c <SystemClock_Init+0x70>)
 800034c:	f043 0301 	orr.w	r3, r3, #1
 8000350:	6093      	str	r3, [r2, #8]

   // Wait until HSE is used as system clock
   while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSE) { /* Wait */ }
 8000352:	bf00      	nop
 8000354:	4b05      	ldr	r3, [pc, #20]	@ (800036c <SystemClock_Init+0x70>)
 8000356:	689b      	ldr	r3, [r3, #8]
 8000358:	f003 030c 	and.w	r3, r3, #12
 800035c:	2b04      	cmp	r3, #4
 800035e:	d1f9      	bne.n	8000354 <SystemClock_Init+0x58>
}
 8000360:	bf00      	nop
 8000362:	bf00      	nop
 8000364:	46bd      	mov	sp, r7
 8000366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036a:	4770      	bx	lr
 800036c:	40023800 	.word	0x40023800
 8000370:	40023c00 	.word	0x40023c00

08000374 <B_LED_Init>:

void B_LED_Init(void)
{
 8000374:	b480      	push	{r7}
 8000376:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN; 	// Enable GPIOA clock
 8000378:	4b14      	ldr	r3, [pc, #80]	@ (80003cc <B_LED_Init+0x58>)
 800037a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800037c:	4a13      	ldr	r2, [pc, #76]	@ (80003cc <B_LED_Init+0x58>)
 800037e:	f043 0304 	orr.w	r3, r3, #4
 8000382:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOC->MODER &= ~(3U << (B_LED * 2));	// Clear reg
 8000384:	4b12      	ldr	r3, [pc, #72]	@ (80003d0 <B_LED_Init+0x5c>)
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	4a11      	ldr	r2, [pc, #68]	@ (80003d0 <B_LED_Init+0x5c>)
 800038a:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 800038e:	6013      	str	r3, [r2, #0]
	GPIOC->MODER |=  (1U << (B_LED * 2));  	// Output mode
 8000390:	4b0f      	ldr	r3, [pc, #60]	@ (80003d0 <B_LED_Init+0x5c>)
 8000392:	681b      	ldr	r3, [r3, #0]
 8000394:	4a0e      	ldr	r2, [pc, #56]	@ (80003d0 <B_LED_Init+0x5c>)
 8000396:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800039a:	6013      	str	r3, [r2, #0]
	GPIOC->OTYPER &= ~(1U << B_LED);		// Push-pull
 800039c:	4b0c      	ldr	r3, [pc, #48]	@ (80003d0 <B_LED_Init+0x5c>)
 800039e:	685b      	ldr	r3, [r3, #4]
 80003a0:	4a0b      	ldr	r2, [pc, #44]	@ (80003d0 <B_LED_Init+0x5c>)
 80003a2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80003a6:	6053      	str	r3, [r2, #4]
	GPIOC->PUPDR &= ~(3U << (B_LED * 2));	// No pull-up or pull-down
 80003a8:	4b09      	ldr	r3, [pc, #36]	@ (80003d0 <B_LED_Init+0x5c>)
 80003aa:	68db      	ldr	r3, [r3, #12]
 80003ac:	4a08      	ldr	r2, [pc, #32]	@ (80003d0 <B_LED_Init+0x5c>)
 80003ae:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 80003b2:	60d3      	str	r3, [r2, #12]
	GPIOC->ODR |= (1<<B_LED);				// LED off
 80003b4:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <B_LED_Init+0x5c>)
 80003b6:	695b      	ldr	r3, [r3, #20]
 80003b8:	4a05      	ldr	r2, [pc, #20]	@ (80003d0 <B_LED_Init+0x5c>)
 80003ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80003be:	6153      	str	r3, [r2, #20]
}
 80003c0:	bf00      	nop
 80003c2:	46bd      	mov	sp, r7
 80003c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c8:	4770      	bx	lr
 80003ca:	bf00      	nop
 80003cc:	40023800 	.word	0x40023800
 80003d0:	40020800 	.word	0x40020800

080003d4 <Btn_Init>:

void Btn_Init(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
   RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80003d8:	4b0e      	ldr	r3, [pc, #56]	@ (8000414 <Btn_Init+0x40>)
 80003da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003dc:	4a0d      	ldr	r2, [pc, #52]	@ (8000414 <Btn_Init+0x40>)
 80003de:	f043 0301 	orr.w	r3, r3, #1
 80003e2:	6313      	str	r3, [r2, #48]	@ 0x30
   GPIOA->MODER &= ~(3U << (Btn * 2));    // 00: Input mode
 80003e4:	4b0c      	ldr	r3, [pc, #48]	@ (8000418 <Btn_Init+0x44>)
 80003e6:	681b      	ldr	r3, [r3, #0]
 80003e8:	4a0b      	ldr	r2, [pc, #44]	@ (8000418 <Btn_Init+0x44>)
 80003ea:	f023 0303 	bic.w	r3, r3, #3
 80003ee:	6013      	str	r3, [r2, #0]
   GPIOA->PUPDR &= ~(3U << (Btn * 2));    // Clear reg
 80003f0:	4b09      	ldr	r3, [pc, #36]	@ (8000418 <Btn_Init+0x44>)
 80003f2:	68db      	ldr	r3, [r3, #12]
 80003f4:	4a08      	ldr	r2, [pc, #32]	@ (8000418 <Btn_Init+0x44>)
 80003f6:	f023 0303 	bic.w	r3, r3, #3
 80003fa:	60d3      	str	r3, [r2, #12]
   GPIOA->PUPDR |= (1U << (Btn * 2));    // Pull-up config
 80003fc:	4b06      	ldr	r3, [pc, #24]	@ (8000418 <Btn_Init+0x44>)
 80003fe:	68db      	ldr	r3, [r3, #12]
 8000400:	4a05      	ldr	r2, [pc, #20]	@ (8000418 <Btn_Init+0x44>)
 8000402:	f043 0301 	orr.w	r3, r3, #1
 8000406:	60d3      	str	r3, [r2, #12]
}
 8000408:	bf00      	nop
 800040a:	46bd      	mov	sp, r7
 800040c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000410:	4770      	bx	lr
 8000412:	bf00      	nop
 8000414:	40023800 	.word	0x40023800
 8000418:	40020000 	.word	0x40020000

0800041c <TIM3_Delay>:

void TIM3_Delay(uint16_t delay_ms)
{
 800041c:	b480      	push	{r7}
 800041e:	b085      	sub	sp, #20
 8000420:	af00      	add	r7, sp, #0
 8000422:	4603      	mov	r3, r0
 8000424:	80fb      	strh	r3, [r7, #6]
	 RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8000426:	4b1f      	ldr	r3, [pc, #124]	@ (80004a4 <TIM3_Delay+0x88>)
 8000428:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800042a:	4a1e      	ldr	r2, [pc, #120]	@ (80004a4 <TIM3_Delay+0x88>)
 800042c:	f043 0302 	orr.w	r3, r3, #2
 8000430:	6413      	str	r3, [r2, #64]	@ 0x40

	 uint32_t prescaler = (SysClk / 1000) - 1;	// Timer clock = 1 KHz or 1ms
 8000432:	f246 13a7 	movw	r3, #24999	@ 0x61a7
 8000436:	60fb      	str	r3, [r7, #12]
	 TIM3->PSC = prescaler - 1;					// Prescaler update
 8000438:	4a1b      	ldr	r2, [pc, #108]	@ (80004a8 <TIM3_Delay+0x8c>)
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	3b01      	subs	r3, #1
 800043e:	6293      	str	r3, [r2, #40]	@ 0x28

	 TIM3->ARR = delay_ms - 1;   			// Auto-reload 1 second delay (1ms * 999)
 8000440:	88fb      	ldrh	r3, [r7, #6]
 8000442:	1e5a      	subs	r2, r3, #1
 8000444:	4b18      	ldr	r3, [pc, #96]	@ (80004a8 <TIM3_Delay+0x8c>)
 8000446:	62da      	str	r2, [r3, #44]	@ 0x2c
	 TIM3->CNT = 0;							// Reset the counter
 8000448:	4b17      	ldr	r3, [pc, #92]	@ (80004a8 <TIM3_Delay+0x8c>)
 800044a:	2200      	movs	r2, #0
 800044c:	625a      	str	r2, [r3, #36]	@ 0x24
	 TIM3->EGR |= (1 << 0);  				// Event generation
 800044e:	4b16      	ldr	r3, [pc, #88]	@ (80004a8 <TIM3_Delay+0x8c>)
 8000450:	695b      	ldr	r3, [r3, #20]
 8000452:	4a15      	ldr	r2, [pc, #84]	@ (80004a8 <TIM3_Delay+0x8c>)
 8000454:	f043 0301 	orr.w	r3, r3, #1
 8000458:	6153      	str	r3, [r2, #20]

	 TIM3->SR &= ~ (1 << 0);  				// Clear update interrupt flag
 800045a:	4b13      	ldr	r3, [pc, #76]	@ (80004a8 <TIM3_Delay+0x8c>)
 800045c:	691b      	ldr	r3, [r3, #16]
 800045e:	4a12      	ldr	r2, [pc, #72]	@ (80004a8 <TIM3_Delay+0x8c>)
 8000460:	f023 0301 	bic.w	r3, r3, #1
 8000464:	6113      	str	r3, [r2, #16]
	 TIM3->CR1 |= (1 << 0); 				// Enable Timer
 8000466:	4b10      	ldr	r3, [pc, #64]	@ (80004a8 <TIM3_Delay+0x8c>)
 8000468:	681b      	ldr	r3, [r3, #0]
 800046a:	4a0f      	ldr	r2, [pc, #60]	@ (80004a8 <TIM3_Delay+0x8c>)
 800046c:	f043 0301 	orr.w	r3, r3, #1
 8000470:	6013      	str	r3, [r2, #0]

	 while (!(TIM3->SR & (1 << 0))){} 		// Until UIF NEQ 1
 8000472:	bf00      	nop
 8000474:	4b0c      	ldr	r3, [pc, #48]	@ (80004a8 <TIM3_Delay+0x8c>)
 8000476:	691b      	ldr	r3, [r3, #16]
 8000478:	f003 0301 	and.w	r3, r3, #1
 800047c:	2b00      	cmp	r3, #0
 800047e:	d0f9      	beq.n	8000474 <TIM3_Delay+0x58>
	 TIM3->SR &= ~(1 << 0); 				//UIF is cleared manually
 8000480:	4b09      	ldr	r3, [pc, #36]	@ (80004a8 <TIM3_Delay+0x8c>)
 8000482:	691b      	ldr	r3, [r3, #16]
 8000484:	4a08      	ldr	r2, [pc, #32]	@ (80004a8 <TIM3_Delay+0x8c>)
 8000486:	f023 0301 	bic.w	r3, r3, #1
 800048a:	6113      	str	r3, [r2, #16]
	 TIM3->CR1 &= ~(1 << 0); 				//CEN is cleared
 800048c:	4b06      	ldr	r3, [pc, #24]	@ (80004a8 <TIM3_Delay+0x8c>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	4a05      	ldr	r2, [pc, #20]	@ (80004a8 <TIM3_Delay+0x8c>)
 8000492:	f023 0301 	bic.w	r3, r3, #1
 8000496:	6013      	str	r3, [r2, #0]
}
 8000498:	bf00      	nop
 800049a:	3714      	adds	r7, #20
 800049c:	46bd      	mov	sp, r7
 800049e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a2:	4770      	bx	lr
 80004a4:	40023800 	.word	0x40023800
 80004a8:	40000400 	.word	0x40000400

080004ac <UART1_Init>:

void UART1_Init(void)
{
 80004ac:	b480      	push	{r7}
 80004ae:	af00      	add	r7, sp, #0
	 // Enable clocks for GPIOA and USART1
	 RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;   // GPIOA clock enable
 80004b0:	4b20      	ldr	r3, [pc, #128]	@ (8000534 <UART1_Init+0x88>)
 80004b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004b4:	4a1f      	ldr	r2, [pc, #124]	@ (8000534 <UART1_Init+0x88>)
 80004b6:	f043 0301 	orr.w	r3, r3, #1
 80004ba:	6313      	str	r3, [r2, #48]	@ 0x30
	 RCC->APB2ENR |= RCC_APB2ENR_USART1EN;  // USART1 clock enable
 80004bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000534 <UART1_Init+0x88>)
 80004be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80004c0:	4a1c      	ldr	r2, [pc, #112]	@ (8000534 <UART1_Init+0x88>)
 80004c2:	f043 0310 	orr.w	r3, r3, #16
 80004c6:	6453      	str	r3, [r2, #68]	@ 0x44

	 // Configure PA9 (TX1) and PA10 (RX1) as Alternate Function 7 (AF7)
	 GPIOA->MODER &= ~( (3U << (Tx1 * 2)) | (3U << (Rx1 * 2)) );  // clear
 80004c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000538 <UART1_Init+0x8c>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	4a1a      	ldr	r2, [pc, #104]	@ (8000538 <UART1_Init+0x8c>)
 80004ce:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 80004d2:	6013      	str	r3, [r2, #0]
	 GPIOA->MODER |=  ( (2U << (Tx1 * 2)) | (2U << (Rx1 * 2)) );  // AF mode
 80004d4:	4b18      	ldr	r3, [pc, #96]	@ (8000538 <UART1_Init+0x8c>)
 80004d6:	681b      	ldr	r3, [r3, #0]
 80004d8:	4a17      	ldr	r2, [pc, #92]	@ (8000538 <UART1_Init+0x8c>)
 80004da:	f443 1320 	orr.w	r3, r3, #2621440	@ 0x280000
 80004de:	6013      	str	r3, [r2, #0]
	 GPIOA->AFR[1] &= ~( (0xFU << ((Tx1 - 8) * 4)) | (0xFU << ((Rx1 - 8) * 4)) );
 80004e0:	4b15      	ldr	r3, [pc, #84]	@ (8000538 <UART1_Init+0x8c>)
 80004e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004e4:	4a14      	ldr	r2, [pc, #80]	@ (8000538 <UART1_Init+0x8c>)
 80004e6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80004ea:	6253      	str	r3, [r2, #36]	@ 0x24
	 GPIOA->AFR[1] |=  ( (7U << ((Tx1 - 8) * 4)) | (7U << ((Rx1 - 8) * 4)) );  // AF7 for USART1
 80004ec:	4b12      	ldr	r3, [pc, #72]	@ (8000538 <UART1_Init+0x8c>)
 80004ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80004f0:	4a11      	ldr	r2, [pc, #68]	@ (8000538 <UART1_Init+0x8c>)
 80004f2:	f443 63ee 	orr.w	r3, r3, #1904	@ 0x770
 80004f6:	6253      	str	r3, [r2, #36]	@ 0x24
	 GPIOA->OSPEEDR |= (3U << (Tx1 * 2)) | (3U << (Rx1 * 2));  // High speed
 80004f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000538 <UART1_Init+0x8c>)
 80004fa:	689b      	ldr	r3, [r3, #8]
 80004fc:	4a0e      	ldr	r2, [pc, #56]	@ (8000538 <UART1_Init+0x8c>)
 80004fe:	f443 1370 	orr.w	r3, r3, #3932160	@ 0x3c0000
 8000502:	6093      	str	r3, [r2, #8]

	 // Configure USART1
	 USART1->CR1 = 0;  // disable before config
 8000504:	4b0d      	ldr	r3, [pc, #52]	@ (800053c <UART1_Init+0x90>)
 8000506:	2200      	movs	r2, #0
 8000508:	60da      	str	r2, [r3, #12]
	 USART1->BRR = 0xA2C;  // 9600 baud @25 MHz
 800050a:	4b0c      	ldr	r3, [pc, #48]	@ (800053c <UART1_Init+0x90>)
 800050c:	f640 222c 	movw	r2, #2604	@ 0xa2c
 8000510:	609a      	str	r2, [r3, #8]
	 USART1->CR1 |= (USART_CR1_TE | USART_CR1_RE);  // Enable TX, RX
 8000512:	4b0a      	ldr	r3, [pc, #40]	@ (800053c <UART1_Init+0x90>)
 8000514:	68db      	ldr	r3, [r3, #12]
 8000516:	4a09      	ldr	r2, [pc, #36]	@ (800053c <UART1_Init+0x90>)
 8000518:	f043 030c 	orr.w	r3, r3, #12
 800051c:	60d3      	str	r3, [r2, #12]
	 USART1->CR1 |= USART_CR1_UE;                   // Enable USART1
 800051e:	4b07      	ldr	r3, [pc, #28]	@ (800053c <UART1_Init+0x90>)
 8000520:	68db      	ldr	r3, [r3, #12]
 8000522:	4a06      	ldr	r2, [pc, #24]	@ (800053c <UART1_Init+0x90>)
 8000524:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000528:	60d3      	str	r3, [r2, #12]
}
 800052a:	bf00      	nop
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr
 8000534:	40023800 	.word	0x40023800
 8000538:	40020000 	.word	0x40020000
 800053c:	40011000 	.word	0x40011000

08000540 <UART1_Send_Char>:

void UART1_Send_Char(char c)
{
 8000540:	b480      	push	{r7}
 8000542:	b083      	sub	sp, #12
 8000544:	af00      	add	r7, sp, #0
 8000546:	4603      	mov	r3, r0
 8000548:	71fb      	strb	r3, [r7, #7]
	while (!(USART1->SR & USART_SR_TXE));  // wait until TX buffer empty
 800054a:	bf00      	nop
 800054c:	4b07      	ldr	r3, [pc, #28]	@ (800056c <UART1_Send_Char+0x2c>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000554:	2b00      	cmp	r3, #0
 8000556:	d0f9      	beq.n	800054c <UART1_Send_Char+0xc>
	USART1->DR = (c & 0xFF);
 8000558:	4a04      	ldr	r2, [pc, #16]	@ (800056c <UART1_Send_Char+0x2c>)
 800055a:	79fb      	ldrb	r3, [r7, #7]
 800055c:	6053      	str	r3, [r2, #4]
}
 800055e:	bf00      	nop
 8000560:	370c      	adds	r7, #12
 8000562:	46bd      	mov	sp, r7
 8000564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop
 800056c:	40011000 	.word	0x40011000

08000570 <UART1_Send_Str>:

void UART1_Send_Str(char *str)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	b082      	sub	sp, #8
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
	 while(*str)
 8000578:	e006      	b.n	8000588 <UART1_Send_Str+0x18>
	 {
		 UART1_Send_Char(*str++);
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	1c5a      	adds	r2, r3, #1
 800057e:	607a      	str	r2, [r7, #4]
 8000580:	781b      	ldrb	r3, [r3, #0]
 8000582:	4618      	mov	r0, r3
 8000584:	f7ff ffdc 	bl	8000540 <UART1_Send_Char>
	 while(*str)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	781b      	ldrb	r3, [r3, #0]
 800058c:	2b00      	cmp	r3, #0
 800058e:	d1f4      	bne.n	800057a <UART1_Send_Str+0xa>
	 }
}
 8000590:	bf00      	nop
 8000592:	bf00      	nop
 8000594:	3708      	adds	r7, #8
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
	...

0800059c <UART1_Receive_Char>:

char UART1_Receive_Char(void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
   while (!(USART1->SR & USART_SR_RXNE));  // wait until data received
 80005a0:	bf00      	nop
 80005a2:	4b07      	ldr	r3, [pc, #28]	@ (80005c0 <UART1_Receive_Char+0x24>)
 80005a4:	681b      	ldr	r3, [r3, #0]
 80005a6:	f003 0320 	and.w	r3, r3, #32
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d0f9      	beq.n	80005a2 <UART1_Receive_Char+0x6>
   return (char)(USART1->DR & 0xFF);
 80005ae:	4b04      	ldr	r3, [pc, #16]	@ (80005c0 <UART1_Receive_Char+0x24>)
 80005b0:	685b      	ldr	r3, [r3, #4]
 80005b2:	b2db      	uxtb	r3, r3
}
 80005b4:	4618      	mov	r0, r3
 80005b6:	46bd      	mov	sp, r7
 80005b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005bc:	4770      	bx	lr
 80005be:	bf00      	nop
 80005c0:	40011000 	.word	0x40011000

080005c4 <UART1_Receive_Str>:

void UART1_Receive_Str(char *buffer)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b084      	sub	sp, #16
 80005c8:	af00      	add	r7, sp, #0
 80005ca:	6078      	str	r0, [r7, #4]
   char c;
   uint16_t i = 0;
 80005cc:	2300      	movs	r3, #0
 80005ce:	81fb      	strh	r3, [r7, #14]
   do {
       c = UART1_Receive_Char();
 80005d0:	f7ff ffe4 	bl	800059c <UART1_Receive_Char>
 80005d4:	4603      	mov	r3, r0
 80005d6:	737b      	strb	r3, [r7, #13]
       buffer[i++] = c;
 80005d8:	89fb      	ldrh	r3, [r7, #14]
 80005da:	1c5a      	adds	r2, r3, #1
 80005dc:	81fa      	strh	r2, [r7, #14]
 80005de:	461a      	mov	r2, r3
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	4413      	add	r3, r2
 80005e4:	7b7a      	ldrb	r2, [r7, #13]
 80005e6:	701a      	strb	r2, [r3, #0]
   } while (c != '\n' && c != '\r');  	// until newline or carriage return
 80005e8:	7b7b      	ldrb	r3, [r7, #13]
 80005ea:	2b0a      	cmp	r3, #10
 80005ec:	d002      	beq.n	80005f4 <UART1_Receive_Str+0x30>
 80005ee:	7b7b      	ldrb	r3, [r7, #13]
 80005f0:	2b0d      	cmp	r3, #13
 80005f2:	d1ed      	bne.n	80005d0 <UART1_Receive_Str+0xc>
   buffer[i] = '\0';  					// null terminate
 80005f4:	89fb      	ldrh	r3, [r7, #14]
 80005f6:	687a      	ldr	r2, [r7, #4]
 80005f8:	4413      	add	r3, r2
 80005fa:	2200      	movs	r2, #0
 80005fc:	701a      	strb	r2, [r3, #0]
}
 80005fe:	bf00      	nop
 8000600:	3710      	adds	r7, #16
 8000602:	46bd      	mov	sp, r7
 8000604:	bd80      	pop	{r7, pc}
	...

08000608 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000608:	480d      	ldr	r0, [pc, #52]	@ (8000640 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800060a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800060c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000610:	480c      	ldr	r0, [pc, #48]	@ (8000644 <LoopForever+0x6>)
  ldr r1, =_edata
 8000612:	490d      	ldr	r1, [pc, #52]	@ (8000648 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000614:	4a0d      	ldr	r2, [pc, #52]	@ (800064c <LoopForever+0xe>)
  movs r3, #0
 8000616:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000618:	e002      	b.n	8000620 <LoopCopyDataInit>

0800061a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800061a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800061c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800061e:	3304      	adds	r3, #4

08000620 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000620:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000622:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000624:	d3f9      	bcc.n	800061a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000626:	4a0a      	ldr	r2, [pc, #40]	@ (8000650 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000628:	4c0a      	ldr	r4, [pc, #40]	@ (8000654 <LoopForever+0x16>)
  movs r3, #0
 800062a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800062c:	e001      	b.n	8000632 <LoopFillZerobss>

0800062e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800062e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000630:	3204      	adds	r2, #4

08000632 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000632:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000634:	d3fb      	bcc.n	800062e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000636:	f000 f811 	bl	800065c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800063a:	f7ff fdd7 	bl	80001ec <main>

0800063e <LoopForever>:

LoopForever:
  b LoopForever
 800063e:	e7fe      	b.n	800063e <LoopForever>
  ldr   r0, =_estack
 8000640:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000644:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000648:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 800064c:	080006fc 	.word	0x080006fc
  ldr r2, =_sbss
 8000650:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000654:	2000001c 	.word	0x2000001c

08000658 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000658:	e7fe      	b.n	8000658 <ADC_IRQHandler>
	...

0800065c <__libc_init_array>:
 800065c:	b570      	push	{r4, r5, r6, lr}
 800065e:	4d0d      	ldr	r5, [pc, #52]	@ (8000694 <__libc_init_array+0x38>)
 8000660:	4c0d      	ldr	r4, [pc, #52]	@ (8000698 <__libc_init_array+0x3c>)
 8000662:	1b64      	subs	r4, r4, r5
 8000664:	10a4      	asrs	r4, r4, #2
 8000666:	2600      	movs	r6, #0
 8000668:	42a6      	cmp	r6, r4
 800066a:	d109      	bne.n	8000680 <__libc_init_array+0x24>
 800066c:	4d0b      	ldr	r5, [pc, #44]	@ (800069c <__libc_init_array+0x40>)
 800066e:	4c0c      	ldr	r4, [pc, #48]	@ (80006a0 <__libc_init_array+0x44>)
 8000670:	f000 f818 	bl	80006a4 <_init>
 8000674:	1b64      	subs	r4, r4, r5
 8000676:	10a4      	asrs	r4, r4, #2
 8000678:	2600      	movs	r6, #0
 800067a:	42a6      	cmp	r6, r4
 800067c:	d105      	bne.n	800068a <__libc_init_array+0x2e>
 800067e:	bd70      	pop	{r4, r5, r6, pc}
 8000680:	f855 3b04 	ldr.w	r3, [r5], #4
 8000684:	4798      	blx	r3
 8000686:	3601      	adds	r6, #1
 8000688:	e7ee      	b.n	8000668 <__libc_init_array+0xc>
 800068a:	f855 3b04 	ldr.w	r3, [r5], #4
 800068e:	4798      	blx	r3
 8000690:	3601      	adds	r6, #1
 8000692:	e7f2      	b.n	800067a <__libc_init_array+0x1e>
 8000694:	080006f4 	.word	0x080006f4
 8000698:	080006f4 	.word	0x080006f4
 800069c:	080006f4 	.word	0x080006f4
 80006a0:	080006f8 	.word	0x080006f8

080006a4 <_init>:
 80006a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006a6:	bf00      	nop
 80006a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006aa:	bc08      	pop	{r3}
 80006ac:	469e      	mov	lr, r3
 80006ae:	4770      	bx	lr

080006b0 <_fini>:
 80006b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006b2:	bf00      	nop
 80006b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80006b6:	bc08      	pop	{r3}
 80006b8:	469e      	mov	lr, r3
 80006ba:	4770      	bx	lr
