# 
# Steps log generated by SDx
# This log file contains a collection of steps that describe the kernel compilation flow
# Note: Some steps are tagged as internal, these steps are for debugging purposes and 
#       are not expected to be able to run independently.
# 

# The following environment variables are set when running xocc
Environment variables :
------------------------------------------
HDI_PROCESSOR=i686
RDI_ARGS= --iprepo D:/ljd4/GCRU/Release/_sds/iprepo/repo --iprepo C:/Xilinx/SDx/2018.3/data/ip/xilinx --platform C:/Xilinx/SDx/2018.3/platforms/zcu102/zcu102.xpfm --temp_dir D:/ljd4/GCRU/Release/_sds/p0 --output_dir D:/ljd4/GCRU/Release/_sds/p0/vpl --input_file D:/ljd4/GCRU/Release/_sds/p0/.xsd/top.bd.tcl --target hw --save_temps --kernels conv2d_1:adapter --webtalk_flag SDSoC --remote_ip_cache D:/ljd4/ip_cache --xp \"param:compiler.deleteDefaultReportConfigs=false\"
RDI_ARGS_FUNCTION=RDI_EXEC_DEFAULT
XILINX_OPENCL=C:/Xilinx/SDx/2018.3
XILINX_XD=C:/Xilinx/SDx/2018.3
_RDI_BINROOT=C:\Xilinx\SDx\2018.3\bin
_RDI_CWD=D:\ljd4\GCRU\Release
_RDI_DONT_SET_XILINX_AS_PATH=True
_RDI_VERSION_PROG=vpl
_valid=False
ADS_LICENSE_FILE=D:\sswang\Keysight\license.lic
ALLUSERSPROFILE=C:\ProgramData
ALTERAOCLSDKROOT=C:\altera\16.0\hld
AMDAPPSDKROOT=C:\Program Files (x86)\AMD APP\
AMDAPPSDKSAMPLESROOT=C:\Users\Administrator\Documents\AMD APP\
ANSYS_SYSDIR=winx64
ANSYS_SYSDIR32=win32
ANSYS145_DIR=C:\Program Files\ANSYS Inc\v145\ANSYS
ANSYSLIC_DIR=C:\Program Files\ANSYS Inc\Shared Files\Licensing
AOCL_BOARD_PACKAGE_ROOT=C:\altera\16.0\hld\board\DE5NET_openCL_BSP_16.0
APPDATA=C:\Users\Administrator\AppData\Roaming
AWP_LOCALE145=en-us
AWP_ROOT145=C:\Program Files\ANSYS Inc\v145
CADOE_DOCDIR145=C:\Program Files\ANSYS Inc\v145\CommonFiles\help\en-us\solviewer
CADOE_LIBDIR145=C:\Program Files\ANSYS Inc\v145\CommonFiles\Language\en-us
CDS_LIC_FILE=5280@hp-PC
CDS_LIC_ONLY=1
CDSROOT=C:\Cadence\SPB_16.6
CHARPOP=1
CHDL_LIB_INST_DIR=C:\Cadence\SPB_16.6
CommonProgramFiles(x86)=C:\Program Files (x86)\Common Files
CommonProgramFiles=C:\Program Files\Common Files
CommonProgramW6432=C:\Program Files\Common Files
COMPUTERNAME=HP-PC
ComSpec=C:\windows\system32\cmd.exe
CONCEPT_INST_DIR=C:\Cadence\SPB_16.6
CWD=D:\ljd4\GCRU\Release
FP_NO_HOST_CHECK=NO
HDI_APPROOT=C:/Xilinx/SDx/2018.3
HOME=C:\SPB_Data
HOMEDRIVE=C:
HOMEPATH=\Users\Administrator
ICEMCFD_ROOT145=C:\Program Files\ANSYS Inc\v145\icemcfd
ICEMCFD_SYSDIR=win64_amd
INT_VARIABLE_NAME=XILINX_PATH
ISL_IOSTREAMS_RSA=C:/Xilinx/SDx/2018.3/tps/isl
LOCALAPPDATA=C:\Users\Administrator\AppData\Local
LOGONSERVER=\\HP-PC
LSTC_LICENSE=ANSYS
MAKEFLAGS=
MAKELEVEL=1
MFLAGS=
MGLS_LICENSE_FILE=C:\Users\Administrator\Desktop\license2.dat;C:\altera\11.0\quartus\license.dat
NOSPLASH=false
NUMBER_OF_PROCESSORS=24
NVTOOLSEXT_PATH=C:\Program Files\NVIDIA Corporation\NvToolsExt\
OA_PLUGIN_PATH=C:\Cadence\SPB_16.6\Share\oaPlugIns
OS=Windows_NT
P_SCHEMA=C:\Program Files\ANSYS Inc\v145\AISOL\CADIntegration\Parasolid\PSchema
PATH=C:/Xilinx/Vivado/2018.3/tps/win64/binutils-2.26/bin;C:/Xilinx/SDK/2018.3/gnu/aarch64/nt/aarch64-linux/bin;C:/Xilinx/SDx/2018.3/bin/../gnu/ppc64le/4.9.3/win64/bin;C:/Xilinx/SDK/2018.3/gnu/aarch32/nt/gcc-arm-linux-gnueabi/bin;C:/Xilinx/Vivado/2018.3/tps/mingw/6.2.0/win64.o/nt/bin;C:/Xilinx/SDx/2018.3/bin;C:/Xilinx/SDx/2018.3/lib/win64.o;C:/Xilinx/SDx/2018.3/tps/win64/jre9.0.4/bin/server;C:/Xilinx/SDx/2018.3/tps/win64/jre9.0.4/bin;C:/Xilinx/SDK/2018.3/bin;C:/Xilinx/SDx/2018.3\tps\win64\libxslt\bin;C:/Xilinx/SDK/2018.3\gnuwin\bin;C:/Xilinx/SDK/2018.3\gnu\arm\nt\bin;C:/Xilinx/Vivado/2018.3\bin;C:\Xilinx\SDK\2018.3\gnu\microblaze\nt\bin;C:\Xilinx\SDK\2018.3\gnu\microblaze\linux_toolchain\nt64_le\bin;C:\Xilinx\SDK\2018.3\gnu\microblaze\linux_toolchain\nt64_be\bin;C:\Xilinx\SDK\2018.3\gnu\aarch64\nt\aarch64-none\bin;C:\Xilinx\SDK\2018.3\gnu\aarch64\nt\aarch64-linux\bin;C:\Xilinx\SDK\2018.3\gnu\armr5\nt\gcc-arm-none-eabi\bin;C:\Xilinx\SDK\2018.3\gnu\aarch32\nt\gcc-arm-none-eabi\bin;C:\Xilinx\SDK\2018.3\gnu\aarch32\nt\gcc-arm-linux-gnueabi\bin;C:\Xilinx\SDK\2018.3\tps\win64\cmake-3.3.2\bin;;C:\Xilinx\SDK\2018.3\lib\win64.o;C:\Program Files\VanDyke Software\Clients\;C:\Program Files (x86)\AMD APP\bin\x86_64;C:\Program Files (x86)\AMD APP\bin\x86;C:\Users\Administrator\Documents\AMD APP\bin\x86_64;C:\Users\Administrator\Documents\AMD APP\bin\x86;C:\windows\system32;C:\windows;C:\windows\System32\Wbem;C:\windows\System32\WindowsPowerShell\v1.0\;C:\Cadence\SPB_16.6\tools\pcb\bin;C:\Cadence\SPB_16.6\tools\bin;C:\Cadence\SPB_16.6\tools\libutil\bin;C:\Cadence\SPB_16.6\tools\fet\bin;C:\Cadence\SPB_16.6\tools\specctra\bin;C:\Cadence\SPB_16.6\tools\pspice;C:\Cadence\SPB_16.6\tools\capture;C:\Cadence\SPB_16.6\openaccess\bin\win32\opt;C:\Program Files (x86)\Windows Kits\8.1\Windows Performance Toolkit\;C:\Program Files\Microsoft SQL Server\110\Tools\Binn\;C:\Program Files (x86)\Microsoft SDKs\TypeScript\1.0\;C:\Program Files\Microsoft SQL Server\120\Tools\Binn\;C:\Program Files (x86)\NVIDIA Corporation\PhysX\Common;C:\Program Files (x86)\ATI Technologies\ATI.ACE\Core-Static;C:\Program Files (x86)\Microsoft SQL Server\100\Tools\Binn\;C:\Program Files\Microsoft SQL Server\100\Tools\Binn\;C:\Program Files\Microsoft SQL Server\100\DTS\Binn\;C:\opencv\build\x64\vc12\bin;C:\Program Files\PuTTY\;C:\arc_gnu\bin;C:\Program Files (x86)\AMD\ATI.ACE\Core-Static;C:\opencv\build\x86\vc12\bin;C:\opencv\build\x86\vc11\bin;C:\opencv\build\x64\vc11\bin;%AOCL_BOARD_PACKAGE_ROOT%\windows64\bin;C:\intelFPGA\17.1\hls\bin;C:\Xilinx\SDx\2018.3\tps\mingw\6.2.0\win64.o\nt\bin;C:\Xilinx\SDx\2018.3\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
PATHEXT=.COM;.EXE;.BAT;.CMD;.VBS;.VBE;.JS;.JSE;.WSF;.WSH;.MSC
PROCESSOR_ARCHITECTURE=AMD64
PROCESSOR_IDENTIFIER=Intel64 Family 6 Model 62 Stepping 4, GenuineIntel
PROCESSOR_LEVEL=6
PROCESSOR_REVISION=3e04
PRODVERSION_EXE=C:/Xilinx/SDx/2018.3/bin/unwrapped/win64.o/prodversion.exe
ProgramData=C:\ProgramData
ProgramFiles(x86)=C:\Program Files (x86)
ProgramFiles=C:\Program Files
ProgramW6432=C:\Program Files
PROMPT=$P$G
PSModulePath=C:\windows\system32\WindowsPowerShell\v1.0\Modules\
PUBLIC=C:\Users\Public
PWD=D:\ljd4\GCRU\Release
QSYS_ROOTDIR=C:\altera\16.0\quartus\sopc_builder\bin
QUARTUS_ROOTDIR=C:\altera\16.0\quartus
RDI_APPROOT=C:/Xilinx/SDx/2018.3
RDI_BASEROOT=C:/Xilinx/SDx
RDI_BINDIR=C:/Xilinx/SDx/2018.3/bin
RDI_BINROOT=C:/Xilinx/SDx/2018.3/bin
RDI_BUILD=yes
RDI_CHECK_PROG=True
RDI_DATADIR=C:/Xilinx/SDx/2018.3/data
RDI_INSTALLROOT=C:/Xilinx
RDI_INSTALLVER=2018.3
RDI_INSTALLVERSION=2018.3
RDI_JAVA_VERSION=9.0.4
RDI_JAVAROOT=C:/Xilinx/SDx/2018.3/tps/win64/jre9.0.4
RDI_LIBDIR=C:/Xilinx/SDx/2018.3/lib/win64.o
RDI_MINGW_LIB=C:/Xilinx/SDx/2018.3\tps\mingw\6.2.0\win64.o\nt\bin;C:/Xilinx/SDx/2018.3\tps\mingw\6.2.0\win64.o\nt\libexec\gcc\x86_64-w64-mingw32\6.2.0
RDI_OPT_EXT=.o
RDI_OS_ARCH=64
RDI_PLATFORM=win64
RDI_PREPEND_PATH=C:/Xilinx/SDK/2018.3/bin;C:/Xilinx/SDK/2018.3/bin;C:/Xilinx/SDK/2018.3/bin
RDI_PROG=C:/Xilinx/SDx/2018.3/bin/unwrapped/win64.o/vpl.exe
RDI_PROGNAME=vpl.exe
RDI_TPS_ROOT=C:/Xilinx/Vivado/2018.3/tps/win64
RDI_VERBOSE=False
RT_LIBPATH=C:/Xilinx/SDx/2018.3/scripts/rt/data
RT_TCL_PATH=C:/Xilinx/SDx/2018.3/scripts/rt/base_tcl/tcl
SESSIONNAME=Console
SIMPLORER_HOME=D:\sswang\ANSYS\AnsysEM18.0\Win64
SIMPMSCoSimDLL=D:\sswang\ANSYS\AnsysEM18.0\Win64\SIMPMSCoSim.dll
SIMPPncSimCoSimDLL=D:\sswang\ANSYS\AnsysEM18.0\Win64\SIMPncSimCoSim.dll:LoadCoSimInterface
SIWAVE_INSTALL_DIR=D:\sswang\ANSYS\AnsysEM18.0\Win64
SOPC_KIT_NIOS2=C:\altera\16.0\nios2eds
SYNTH_COMMON=C:/Xilinx/SDx/2018.3/scripts/rt/data
SystemDrive=C:
SystemRoot=C:\windows
TCL_LIBRARY=C:/Xilinx/SDx/2018.3/tps/tcl/tcl8.5
TEMP=C:\Users\ADMINI~1\AppData\Local\Temp
TMP=C:\Users\ADMINI~1\AppData\Local\Temp
USERDOMAIN=hp-PC
USERNAME=Administrator
USERPROFILE=C:\Users\Administrator
VS100COMNTOOLS=C:\Program Files (x86)\Microsoft Visual Studio 10.0\Common7\Tools\
VS120COMNTOOLS=C:\Program Files (x86)\Microsoft Visual Studio 12.0\Common7\Tools\
windir=C:\windows
windows_tracing_flags=3
windows_tracing_logfile=C:\BVTBin\Tests\installpackage\csilogfile.log
XIL_CHECK_TCL_DEBUG=False
XIL_NO_OVERRIDE=0
XIL_SUPPRESS_OVERRIDE_WARNINGS=1
XILINX_PLANAHEAD=C:/Xilinx/SDx/2018.3
XILINX_SDK=C:/Xilinx/SDK/2018.3
XILINX_SDX_VERSION=SDx v2018.3 (64-bit)
XILINX_SDX=C:/Xilinx/SDx/2018.3
XILINX_VERSION_DEFAULT=2018.3
XILINX_VERSION_SDX=2018.3
XILINX_VIVADO_HLS=C:/Xilinx/Vivado/2018.3
XILINX_VIVADO=C:/Xilinx/Vivado/2018.3
XSDK_BATCH=0
XVREDIST=C:/Xilinx/SDx/2018.3\tps\win64\xvcredist.exe


------------------------------------------
VPL internal step: generating ipirun.tcl for vivado
timestamp: 25 Nov 2019 19:30:45
------------------------------------------
step: running vivado to generate bitstream
timestamp: 25 Nov 2019 19:30:45
launch dir: D:/ljd4/GCRU/Release/_sds/p0/vivado
cmd: C:/Xilinx/Vivado/2018.3/bin/vivado -mode batch -notrace -source D:/ljd4/GCRU/Release/_sds/p0/vivado/ipirun.tcl -messageDb D:/ljd4/GCRU/Release/_sds/p0/vivado/vivado.pb
   -----------------------
   VPL internal step: creating sdx tcl hooks for implementation run
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:1705
   timestamp: 25 November 2019 19:30:51
   -----------------------
   VPL internal step: source .local/dsa/prj/rebuild.tcl to create prj project
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:229
   timestamp: 25 November 2019 19:30:52
   -----------------------
   VPL internal step: update_ip_catalog
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:1087
   timestamp: 25 November 2019 19:31:04
   -----------------------
   VPL internal step: config_ip_cache -use_cache_location D:/ljd4/ip_cache
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:1097
   timestamp: 25 November 2019 19:31:11
   -----------------------
   VPL internal step: open_bd_design -auto_upgrade [get_files zcu102.bd]
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:873
   timestamp: 25 November 2019 19:31:11
   -----------------------
   VPL internal step: source .local/top.bd.tcl
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:890
   timestamp: 25 November 2019 19:31:12
   -----------------------
   VPL internal step: save_bd_design
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:893
   timestamp: 25 November 2019 19:35:13
   -----------------------
   VPL internal step: inserting profiling and debug cores
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:660
   timestamp: 25 November 2019 19:35:28
   -----------------------
   VPL internal step: assign_bd_address
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:666
   timestamp: 25 November 2019 19:35:28
   -----------------------
   VPL internal step: bd::util_cmd set_bd_source SDSoC [current_bd_design]
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:677
   timestamp: 25 November 2019 19:35:39
   -----------------------
   VPL internal step: save_bd_design
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:683
   timestamp: 25 November 2019 19:35:39
   -----------------------
   VPL internal step: writing address_map.xml
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:690
   timestamp: 25 November 2019 19:35:42
   -----------------------
   VPL internal step: writing debug ip layout
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:695
   timestamp: 25 November 2019 19:35:42
   -----------------------
   VPL internal step: generate_target all [get_files zcu102.bd]
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:709
   timestamp: 25 November 2019 19:35:42
   -----------------------
   VPL internal step: config_ip_cache -export [get_ips -all -of_object [get_files zcu102.bd]]
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:976
   timestamp: 25 November 2019 19:43:02
   -----------------------
   VPL internal step: write_hwdef -force -file output/system.hdf
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:717
   timestamp: 25 November 2019 19:44:22
   -----------------------
   VPL internal step: add_files -norecurse [make_wrapper -top -files [get_files zcu102.bd]]
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:721
   timestamp: 25 November 2019 19:44:25
   -----------------------
   VPL internal step: writing user synth clock constraints in output/zcu102_ooc_copy.xdc
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:1133
   timestamp: 25 November 2019 19:44:25
   -----------------------
   VPL internal step: add_files output/zcu102_ooc_copy.xdc -fileset [current_fileset -constrset]
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:1137
   timestamp: 25 November 2019 19:44:25
   -----------------------
   VPL internal step: source scripts/_vivado_report_commands.tcl
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:263
   timestamp: 25 November 2019 19:44:25
   -----------------------
   VPL internal step: source scripts/_vivado_synth_props.tcl
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:271
   timestamp: 25 November 2019 19:44:25
   -----------------------
   VPL internal step: source scripts/_vivado_impl_props.tcl
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:281
   timestamp: 25 November 2019 19:44:31
   -----------------------
   VPL internal step: launch_runs synth_1 -jobs 8  
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:465
   timestamp: 25 November 2019 19:44:31
   -----------------------
   VPL internal step: generating resource usage report 'output/resource.json'
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:2812
   timestamp: 25 November 2019 20:25:42
   -----------------------
   VPL internal step: log_generated_reports for synthesis 'output/generated_reports.log'
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:485
   timestamp: 25 November 2019 20:25:42
   -----------------------
   VPL internal step: launched run synth_1
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 25 November 2019 20:25:42
   -----------------------
   VPL internal step: launched run zcu102_conv2d_1_1_0_synth_1
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:1365
   timestamp: 25 November 2019 20:25:42
   -----------------------
   VPL internal step: launch_runs impl_1 -to_step write_bitstream 
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:527
   timestamp: 25 November 2019 20:25:42
   -----------------------
   VPL internal step: log_generated_reports for implementation 'output/generated_reports.log'
   File: D:/ljd4/GCRU/Release/_sds/p0/vivado/.local/ocl_util.tcl:540
   timestamp: 25 November 2019 22:15:03
status: success
