#include("../src/use-chipper.stanza")
#include("../src/use-tester.stanza")

#use-syntax(core, chipper)

defpackage shift-register :
   import core
   import verse
   import chipper
   import tester

defmodule ShiftRegisterVec () :
  input ins: UInt<1>[4]
  input load: UInt<1>
  input shift: UInt<1>
  output out: UInt<1>

  reg delays: UInt<1>[4]
  when load :
    ;; fill in here ...
    out := UInt(0)
  else when shift :
    ;; fill in here ...
    out := UInt(1)
  out := UInt(2)

defn shift-register-tests () :
  with-tester [t, c] = ShiftRegisterVec() :
    val r   = Array<Int>(4, 0)
    val ins = Array<Int>(4, 0)
    for n in 0 to 16 all? :
      for i in 0 to 4 do :
        ins[i] = rand(2)
      val shift = rand(2)
      val load  = if n == 0: 1 else: rand(2)
      for i in 0 to 4 do :
        poke(t, c.ins[i], ins[i])
      poke(t, c.load,  load)
      poke(t, c.shift, shift)
      step(t)
      if load == 1 :
        for i in 0 to 4 do :
          r[i] = ins[i]
      else if shift == 1 :
        for i in 3 to 0 by -1 do :
          r[i] = r[i - 1]
        r[0] = ins[0]
      expect(t, c.out, r[3])

defn main (args) :
   if length(args) > 1 and args[1] == "--testing" :
     if shift-register-tests(): 0 else: -1
   else :
     circuit c : ShiftRegisterVec()
     println(c)
   
main(commandline-arguments())
