#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 13 21:59:21 2020
# Process ID: 18660
# Current directory: C:/Users/hp/Desktop/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent21588 C:\Users\hp\Desktop\project_1\project_1.xpr
# Log file: C:/Users/hp/Desktop/project_1/vivado.log
# Journal file: C:/Users/hp/Desktop/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/hp/Desktop/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
[Sun Sep 13 22:00:07 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Sep 13 22:01:02 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Sep 13 22:01:40 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/impl_1/runme.log
add_files -fileset constrs_1 -norecurse C:/Users/hp/Desktop/大二下/数逻实验/hw5/CPU.xdc
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'cpu_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj cpu_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/ALUControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/BranchCtrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BranchCtrl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2458] undeclared symbol Exception, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:112]
INFO: [VRFC 10-2458] undeclared symbol EXForward, assumed default net type wire [C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/CPU.v:292]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/EX_forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_forward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/IDforward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IDforward
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/InstrucitonMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sources_1/new/loadanduse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LoadAndUse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/hp/Desktop/project_1/project_1.srcs/sim_1/new/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/hp/Desktop/project_1/project_1.sim/sim_1/behav/xsim'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
"xelab -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto c17722cd2af44adc865e94bc1d96fad2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot cpu_tb_behav xil_defaultlib.cpu_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.Control
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.IDforward
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.EX_forward
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.BranchCtrl
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.LoadAndUse
Compiling module xil_defaultlib.CPU
Compiling module xil_defaultlib.cpu_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot cpu_tb_behav
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Sep 13 22:05:20 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/synth_1/runme.log
[Sun Sep 13 22:05:20 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Sun Sep 13 22:08:58 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Sun Sep 13 22:09:49 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Sep 13 22:13:53 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/synth_1/runme.log
[Sun Sep 13 22:13:53 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Sep 13 22:21:36 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/synth_1/runme.log
[Sun Sep 13 22:21:36 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Sep 13 22:24:15 2020] Launched synth_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/synth_1/runme.log
[Sun Sep 13 22:24:15 2020] Launched impl_1...
Run output will be captured here: C:/Users/hp/Desktop/project_1/project_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Sep 13 22:28:13 2020...
