/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 16 16 192 176)
	(text "controle" (rect 5 0 52 14)(font "Intel Clear" (font_size 8)))
	(text "inst" (rect 8 144 24 156)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "m[15..0]" (rect 0 0 50 14)(font "Intel Clear" (font_size 8)))
		(text "m[15..0]" (rect 21 27 71 41)(font "Intel Clear" (font_size 8)))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 176 32)
		(output)
		(text "contOP[3..0]" (rect 0 0 73 14)(font "Intel Clear" (font_size 8)))
		(text "contOP[3..0]" (rect 82 27 155 41)(font "Intel Clear" (font_size 8)))
		(line (pt 176 32)(pt 160 32)(line_width 3))
	)
	(port
		(pt 176 48)
		(output)
		(text "contJMP" (rect 0 0 50 14)(font "Intel Clear" (font_size 8)))
		(text "contJMP" (rect 105 43 155 57)(font "Intel Clear" (font_size 8)))
		(line (pt 176 48)(pt 160 48))
	)
	(port
		(pt 176 64)
		(output)
		(text "contCLR" (rect 0 0 48 14)(font "Intel Clear" (font_size 8)))
		(text "contCLR" (rect 107 59 155 73)(font "Intel Clear" (font_size 8)))
		(line (pt 176 64)(pt 160 64))
	)
	(port
		(pt 176 80)
		(output)
		(text "regTO[2..1]" (rect 0 0 67 14)(font "Intel Clear" (font_size 8)))
		(text "regTO[2..1]" (rect 88 75 155 89)(font "Intel Clear" (font_size 8)))
		(line (pt 176 80)(pt 160 80)(line_width 3))
	)
	(port
		(pt 176 96)
		(output)
		(text "regIN[2..1]" (rect 0 0 62 14)(font "Intel Clear" (font_size 8)))
		(text "regIN[2..1]" (rect 93 91 155 105)(font "Intel Clear" (font_size 8)))
		(line (pt 176 96)(pt 160 96)(line_width 3))
	)
	(port
		(pt 176 112)
		(output)
		(text "regCLR" (rect 0 0 42 14)(font "Intel Clear" (font_size 8)))
		(text "regCLR" (rect 113 107 155 121)(font "Intel Clear" (font_size 8)))
		(line (pt 176 112)(pt 160 112))
	)
	(port
		(pt 176 128)
		(output)
		(text "u[1..0]" (rect 0 0 37 14)(font "Intel Clear" (font_size 8)))
		(text "u[1..0]" (rect 118 123 155 137)(font "Intel Clear" (font_size 8)))
		(line (pt 176 128)(pt 160 128)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 160 144))
	)
)
