
*** Running vivado
    with args -log emiss_recep_rs232_bram.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source emiss_recep_rs232_bram.tcl -notrace


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source emiss_recep_rs232_bram.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/vhd/UART/zedb_emiss_recep_rs232_bram.xdc]
Finished Parsing XDC File [/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/vhd/UART/zedb_emiss_recep_rs232_bram.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1381.457 ; gain = 289.859 ; free physical = 180 ; free virtual = 10798
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.97 . Memory (MB): peak = 1409.469 ; gain = 28.008 ; free physical = 174 ; free virtual = 10792
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1489dbbf9

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:04 . Memory (MB): peak = 1859.957 ; gain = 0.000 ; free physical = 137 ; free virtual = 10403
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 38 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1489dbbf9

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:05 . Memory (MB): peak = 1859.957 ; gain = 0.000 ; free physical = 126 ; free virtual = 10402
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 138819342

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.957 ; gain = 0.000 ; free physical = 116 ; free virtual = 10401
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 138819342

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.957 ; gain = 0.000 ; free physical = 117 ; free virtual = 10402
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 138819342

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.957 ; gain = 0.000 ; free physical = 117 ; free virtual = 10402
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1859.957 ; gain = 0.000 ; free physical = 117 ; free virtual = 10402
Ending Logic Optimization Task | Checksum: 138819342

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:06 . Memory (MB): peak = 1859.957 ; gain = 0.000 ; free physical = 117 ; free virtual = 10402

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 13e558e5f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 162 ; free virtual = 10382
Ending Power Optimization Task | Checksum: 13e558e5f

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:17 . Memory (MB): peak = 1934.047 ; gain = 74.090 ; free physical = 166 ; free virtual = 10387
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:40 . Memory (MB): peak = 1934.047 ; gain = 552.590 ; free physical = 161 ; free virtual = 10387
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.39 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 138 ; free virtual = 10386
INFO: [Common 17-1381] The checkpoint '/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/vhd/UART/UART/UART.runs/impl_1/emiss_recep_rs232_bram_opt.dcp' has been generated.
Command: report_drc -file emiss_recep_rs232_bram_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/vhd/UART/UART/UART.runs/impl_1/emiss_recep_rs232_bram_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[8] (net: PRESENT_MODULE/M_M/ADDRARDADDR[2]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[8] (net: PRESENT_MODULE/M_M/ADDRARDADDR[2]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[8] (net: PRESENT_MODULE/M_M/ADDRARDADDR[2]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[8] (net: PRESENT_MODULE/M_M/ADDRARDADDR[2]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[8] (net: PRESENT_MODULE/M_M/ADDRARDADDR[2]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 135 ; free virtual = 10378
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1002a0cf0

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 135 ; free virtual = 10378
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 134 ; free virtual = 10377

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 109271d91

Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 99 ; free virtual = 10373

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 132cfaafc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 134 ; free virtual = 10371

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 132cfaafc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 134 ; free virtual = 10371
Phase 1 Placer Initialization | Checksum: 132cfaafc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 134 ; free virtual = 10371

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 220dc9780

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 122 ; free virtual = 10362

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 220dc9780

Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 122 ; free virtual = 10362

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16a4fc519

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 122 ; free virtual = 10362

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1525ab86b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 122 ; free virtual = 10362

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1525ab86b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 122 ; free virtual = 10362

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13bce62f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 122 ; free virtual = 10362

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1788d4d63

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 110 ; free virtual = 10358

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 11b6762f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 110 ; free virtual = 10358

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 11b6762f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 110 ; free virtual = 10358
Phase 3 Detail Placement | Checksum: 11b6762f7

Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 110 ; free virtual = 10358

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 173f08ecb

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 173f08ecb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:13 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 106 ; free virtual = 10359
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.047. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: caeab821

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 106 ; free virtual = 10359
Phase 4.1 Post Commit Optimization | Checksum: caeab821

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 106 ; free virtual = 10359

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: caeab821

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 106 ; free virtual = 10360

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: caeab821

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 106 ; free virtual = 10360

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 10580d137

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 106 ; free virtual = 10360
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10580d137

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 106 ; free virtual = 10360
Ending Placer Task | Checksum: b6a5eb81

Time (s): cpu = 00:00:05 ; elapsed = 00:00:13 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 115 ; free virtual = 10369
45 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 115 ; free virtual = 10369
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.33 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 109 ; free virtual = 10367
INFO: [Common 17-1381] The checkpoint '/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/vhd/UART/UART/UART.runs/impl_1/emiss_recep_rs232_bram_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 152 ; free virtual = 10356
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 140 ; free virtual = 10366
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1934.047 ; gain = 0.000 ; free physical = 139 ; free virtual = 10365
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 1716e8f2 ConstDB: 0 ShapeSum: 9f8f028f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: d72db302

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2023.715 ; gain = 89.668 ; free physical = 114 ; free virtual = 10221

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: d72db302

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2023.719 ; gain = 89.672 ; free physical = 109 ; free virtual = 10222

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: d72db302

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2023.719 ; gain = 89.672 ; free physical = 150 ; free virtual = 10217

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: d72db302

Time (s): cpu = 00:00:28 ; elapsed = 00:00:25 . Memory (MB): peak = 2023.719 ; gain = 89.672 ; free physical = 150 ; free virtual = 10217
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1be034106

Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 125 ; free virtual = 10207
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.064  | TNS=0.000  | WHS=-0.153 | THS=-12.399|

Phase 2 Router Initialization | Checksum: 145d065b4

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 121 ; free virtual = 10206

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1dbdfb51f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 118 ; free virtual = 10208

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.658  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23ad42ec0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 117 ; free virtual = 10208
Phase 4 Rip-up And Reroute | Checksum: 23ad42ec0

Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 117 ; free virtual = 10208

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ee45ca04

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 117 ; free virtual = 10208
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.773  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1ee45ca04

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 117 ; free virtual = 10208

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ee45ca04

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 117 ; free virtual = 10208
Phase 5 Delay and Skew Optimization | Checksum: 1ee45ca04

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 117 ; free virtual = 10208

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 156cd591d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 118 ; free virtual = 10209
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.773  | TNS=0.000  | WHS=0.049  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2313222a3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 118 ; free virtual = 10209
Phase 6 Post Hold Fix | Checksum: 2313222a3

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 118 ; free virtual = 10209

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.120845 %
  Global Horizontal Routing Utilization  = 0.163032 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 15dcb9189

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 118 ; free virtual = 10209

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 15dcb9189

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 116 ; free virtual = 10208

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12411474e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 116 ; free virtual = 10208

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.773  | TNS=0.000  | WHS=0.049  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 12411474e

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 116 ; free virtual = 10208
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2029.715 ; gain = 95.668 ; free physical = 125 ; free virtual = 10217

Routing Is Done.
58 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2029.719 ; gain = 95.672 ; free physical = 119 ; free virtual = 10218
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:02 . Memory (MB): peak = 2029.719 ; gain = 0.000 ; free physical = 151 ; free virtual = 10219
INFO: [Common 17-1381] The checkpoint '/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/vhd/UART/UART/UART.runs/impl_1/emiss_recep_rs232_bram_routed.dcp' has been generated.
Command: report_drc -file emiss_recep_rs232_bram_drc_routed.rpt -pb emiss_recep_rs232_bram_drc_routed.pb -rpx emiss_recep_rs232_bram_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/vhd/UART/UART/UART.runs/impl_1/emiss_recep_rs232_bram_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2069.734 ; gain = 39.016 ; free physical = 145 ; free virtual = 10211
Command: report_methodology -file emiss_recep_rs232_bram_methodology_drc_routed.rpt -rpx emiss_recep_rs232_bram_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/vhd/UART/UART/UART.runs/impl_1/emiss_recep_rs232_bram_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file emiss_recep_rs232_bram_power_routed.rpt -pb emiss_recep_rs232_bram_power_summary_routed.pb -rpx emiss_recep_rs232_bram_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
65 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force emiss_recep_rs232_bram.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Running DRC as a precondition to command write_bitstream
Command: report_drc (run_mandatory_drcs) for: bitstream_checks
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC PDRC-153] Gated clock check: Net PRESENT_MODULE/F_P/next_round_Counter_s_reg[4]_i_2_n_0 is a gated clock net sourced by a combinational pin PRESENT_MODULE/F_P/next_round_Counter_s_reg[4]_i_2/O, cell PRESENT_MODULE/F_P/next_round_Counter_s_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net PRESENT_MODULE/F_P/next_state is a gated clock net sourced by a combinational pin PRESENT_MODULE/F_P/FSM_sequential_next_state_reg[2]_i_2/O, cell PRESENT_MODULE/F_P/FSM_sequential_next_state_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[10] (net: PRESENT_MODULE/M_M/ADDRARDADDR[4]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[8] (net: PRESENT_MODULE/M_M/ADDRARDADDR[2]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[8] (net: PRESENT_MODULE/M_M/ADDRARDADDR[2]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[8] (net: PRESENT_MODULE/M_M/ADDRARDADDR[2]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[8] (net: PRESENT_MODULE/M_M/ADDRARDADDR[2]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[8] (net: PRESENT_MODULE/M_M/ADDRARDADDR[2]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/FSM_sequential_current_state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 PRESENT_MODULE/M_M/ram_reg has an input control pin PRESENT_MODULE/M_M/ram_reg/ADDRARDADDR[9] (net: PRESENT_MODULE/M_M/ADDRARDADDR[3]) which is driven by a register (PRESENT_MODULE/F_P/round_Counter_s_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 24 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./emiss_recep_rs232_bram.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/vhd/UART/UART/UART.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Fri Apr 27 16:24:33 2018. For additional details about this file, please refer to the WebTalk help file at /softslin/vivado_17.1/Vivado/2017.1/doc/webtalk_introduction.html.
76 Infos, 45 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:01:05 . Memory (MB): peak = 2401.520 ; gain = 331.785 ; free physical = 430 ; free virtual = 10130
INFO: [Common 17-206] Exiting Vivado at Fri Apr 27 16:24:38 2018...
