// Seed: 76340378
module module_0 (
    input  logic id_0,
    output logic id_1
    , id_2
);
  task id_3(input id_4, input id_5);
    begin
      id_3 <= id_2;
    end
  endtask
  assign id_1 = id_0;
endmodule
