# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do GAME_ARMV4_MODULE_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE {C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Jun 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE" C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/CLK_HALF_DIV_MODULE.sv 
# -- Compiling module CLK_HALF_DIV_MODULE
# 
# Top level modules:
# 	CLK_HALF_DIV_MODULE
# End time: 19:36:58 on Jun 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4 {C:/Users/aaron/Desktop/ARMv4/ENABLE_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Jun 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4" C:/Users/aaron/Desktop/ARMv4/ENABLE_MODULE.sv 
# -- Compiling module ENABLE_MODULE
# 
# Top level modules:
# 	ENABLE_MODULE
# End time: 19:36:58 on Jun 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE {C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Jun 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE" C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_ONE_BIT_SUBTRACTOR_MODULE.sv 
# -- Compiling module FULL_ONE_BIT_SUBTRACTOR_MODULE
# 
# Top level modules:
# 	FULL_ONE_BIT_SUBTRACTOR_MODULE
# End time: 19:36:58 on Jun 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE {C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Jun 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE" C:/Users/aaron/Desktop/ARMv4/N_BITS_SUBTRATOR_MODULE/FULL_N_BITS_SUBTRACTOR_MODULE.sv 
# -- Compiling module FULL_N_BITS_SUBTRACTOR_MODULE
# 
# Top level modules:
# 	FULL_N_BITS_SUBTRACTOR_MODULE
# End time: 19:36:58 on Jun 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES {C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_XOR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:58 on Jun 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES" C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_XOR.sv 
# -- Compiling module _XOR
# 
# Top level modules:
# 	_XOR
# End time: 19:36:58 on Jun 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES {C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_OR.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:59 on Jun 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES" C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_OR.sv 
# -- Compiling module _OR
# 
# Top level modules:
# 	_OR
# End time: 19:36:59 on Jun 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES {C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_NOT.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:59 on Jun 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES" C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_NOT.sv 
# -- Compiling module _NOT
# 
# Top level modules:
# 	_NOT
# End time: 19:36:59 on Jun 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES {C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_AND.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:59 on Jun 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES" C:/Users/aaron/Desktop/ARMv4/LOGIC_MODULES/_AND.sv 
# -- Compiling module _AND
# 
# Top level modules:
# 	_AND
# End time: 19:36:59 on Jun 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4 {C:/Users/aaron/Desktop/ARMv4/TESTBENCH_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:59 on Jun 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4" C:/Users/aaron/Desktop/ARMv4/TESTBENCH_MODULE.sv 
# -- Compiling module TESTBENCH_MODULE
# 
# Top level modules:
# 	TESTBENCH_MODULE
# End time: 19:36:59 on Jun 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE {C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:59 on Jun 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE" C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/SYNC_MODULE.sv 
# -- Compiling module SYNC_MODULE
# 
# Top level modules:
# 	SYNC_MODULE
# End time: 19:36:59 on Jun 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE {C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:36:59 on Jun 07,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE" C:/Users/aaron/Desktop/ARMv4/VGA_CONTROLLER_MODULE/VGA_CONTROLLER_MODULE.sv 
# -- Compiling module VGA_CONTROLLER_MODULE
# 
# Top level modules:
# 	VGA_CONTROLLER_MODULE
# End time: 19:36:59 on Jun 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.TESTBENCH_MODULE
# vsim work.TESTBENCH_MODULE 
# Start time: 19:37:09 on Jun 07,2019
# Loading sv_std.std
# Loading work.TESTBENCH_MODULE
# Loading work.VGA_CONTROLLER_MODULE
# Loading work.CLK_HALF_DIV_MODULE
# Loading work.SYNC_MODULE
# Loading work.FULL_N_BITS_SUBTRACTOR_MODULE
# Loading work.FULL_ONE_BIT_SUBTRACTOR_MODULE
# Loading work._XOR
# Loading work._NOT
# Loading work._AND
# Loading work._OR
# Loading work.ENABLE_MODULE
add wave -position end sim:/TESTBENCH_MODULE/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: aaron  Hostname: DESKTOP-NCJRV01  ProcessID: 10964
#           Attempting to use alternate WLF file "./wlftkg71qz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkg71qz
run -all
# Break key hit
# Simulation stop requested.
# End time: 19:47:15 on Jun 07,2019, Elapsed time: 0:10:06
# Errors: 0, Warnings: 2
