// Seed: 2260242450
macromodule module_0 (
    output supply0 id_0
    , id_4,
    output uwire   id_1,
    input  supply0 id_2
);
  assign id_1 = ~1;
  module_2(
      id_2, id_0, id_2, id_2, id_2
  );
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    output wor   id_3,
    input  wor   id_4
    , id_9,
    output uwire id_5,
    input  uwire id_6,
    input  uwire id_7
);
  wire id_10 = id_10;
  wire id_11;
  wire id_12;
  module_0(
      id_3, id_3, id_7
  );
  wire id_13;
  wire id_14;
endmodule
module module_2 (
    input supply0 id_0,
    output supply0 id_1,
    input wire id_2,
    input tri1 id_3,
    input uwire id_4
);
  wire id_6;
  wor  id_7 = 1;
  id_8(
      .id_0(1), .id_1(id_4)
  ); specify
    (id_9 => id_10) = (id_2, 1);
    (id_11 *> id_12) = (id_12);
    specparam id_13 = 1;
  endspecify
endmodule
