<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>WINC1500 Weather Client Demo for SAME70 Xplained: spi0.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">WINC1500 Weather Client Demo for SAME70 Xplained
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_7dbb3f8d9b3c7f1bbfe241818c433d10.html">utils</a></li><li class="navelem"><a class="el" href="dir_903ea45345aa10adf0347c1f0518c9d5.html">cmsis</a></li><li class="navelem"><a class="el" href="dir_ce31852ed2135ff3a989ef6e2cbff7f5.html">same70</a></li><li class="navelem"><a class="el" href="dir_aa47084d0f13b69a05b7aeca4035fbf6.html">include</a></li><li class="navelem"><a class="el" href="dir_911de5c7f45415a4c7c31e5b481e7fa8.html">instance</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">spi0.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Copyright (c) 2015-2018 Microchip Technology Inc.  
<a href="#details">More...</a></p>
<div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="spi0_8h__dep__incl.gif" border="0" usemap="#aspi0_8hdep" alt=""/></div>
</div>
</div>
<p><a href="spi0_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a4c23a31623e4760313bbd0a179c96d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#a4c23a31623e4760313bbd0a179c96d72">REG_SPI0_CR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40008000U)</td></tr>
<tr class="memdesc:a4c23a31623e4760313bbd0a179c96d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Control Register  <br /></td></tr>
<tr class="separator:a4c23a31623e4760313bbd0a179c96d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf738822f5e6867c87d4dcaa20b0fdf0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#adf738822f5e6867c87d4dcaa20b0fdf0">REG_SPI0_CSR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40008030U)</td></tr>
<tr class="memdesc:adf738822f5e6867c87d4dcaa20b0fdf0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Chip Select Register (CS_number = 0)  <br /></td></tr>
<tr class="separator:adf738822f5e6867c87d4dcaa20b0fdf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a3770961d20c96356666936141551b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#a1a3770961d20c96356666936141551b6">REG_SPI0_IDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40008018U)</td></tr>
<tr class="memdesc:a1a3770961d20c96356666936141551b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Interrupt Disable Register  <br /></td></tr>
<tr class="separator:a1a3770961d20c96356666936141551b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a741b0490e044a55a14a25845a49426b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#a741b0490e044a55a14a25845a49426b8">REG_SPI0_IER</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x40008014U)</td></tr>
<tr class="memdesc:a741b0490e044a55a14a25845a49426b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Interrupt Enable Register  <br /></td></tr>
<tr class="separator:a741b0490e044a55a14a25845a49426b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6d227900208d7fab5786968e659fea0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#af6d227900208d7fab5786968e659fea0">REG_SPI0_IMR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x4000801CU)</td></tr>
<tr class="memdesc:af6d227900208d7fab5786968e659fea0"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Interrupt Mask Register  <br /></td></tr>
<tr class="separator:af6d227900208d7fab5786968e659fea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863ceb9295e1405e15a107a72c9c4347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#a863ceb9295e1405e15a107a72c9c4347">REG_SPI0_MR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x40008004U)</td></tr>
<tr class="memdesc:a863ceb9295e1405e15a107a72c9c4347"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Mode Register  <br /></td></tr>
<tr class="separator:a863ceb9295e1405e15a107a72c9c4347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94214b156727642b5a60beaac0ee4db1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#a94214b156727642b5a60beaac0ee4db1">REG_SPI0_RDR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40008008U)</td></tr>
<tr class="memdesc:a94214b156727642b5a60beaac0ee4db1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Receive Data Register  <br /></td></tr>
<tr class="separator:a94214b156727642b5a60beaac0ee4db1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2652909e853d7069c4b280913342c59c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#a2652909e853d7069c4b280913342c59c">REG_SPI0_SR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x40008010U)</td></tr>
<tr class="memdesc:a2652909e853d7069c4b280913342c59c"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Status Register  <br /></td></tr>
<tr class="separator:a2652909e853d7069c4b280913342c59c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3490dc52cec00d4580cf1d9df36ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#add3490dc52cec00d4580cf1d9df36ff6">REG_SPI0_TDR</a>&#160;&#160;&#160;(*(__O  uint32_t*)0x4000800CU)</td></tr>
<tr class="memdesc:add3490dc52cec00d4580cf1d9df36ff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Transmit Data Register  <br /></td></tr>
<tr class="separator:add3490dc52cec00d4580cf1d9df36ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afda15323bfa915f9194318631d73d1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#afda15323bfa915f9194318631d73d1e4">REG_SPI0_VERSION</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400080FCU)</td></tr>
<tr class="memdesc:afda15323bfa915f9194318631d73d1e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Version Register  <br /></td></tr>
<tr class="separator:afda15323bfa915f9194318631d73d1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5516012e8db197f5d8db403797e7874e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#a5516012e8db197f5d8db403797e7874e">REG_SPI0_WPMR</a>&#160;&#160;&#160;(*(__IO uint32_t*)0x400080E4U)</td></tr>
<tr class="memdesc:a5516012e8db197f5d8db403797e7874e"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Write Protection Mode Register  <br /></td></tr>
<tr class="separator:a5516012e8db197f5d8db403797e7874e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a899b3d61d281d478b3f31d3bdf2940a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spi0_8h.html#a899b3d61d281d478b3f31d3bdf2940a3">REG_SPI0_WPSR</a>&#160;&#160;&#160;(*(__I  uint32_t*)0x400080E8U)</td></tr>
<tr class="memdesc:a899b3d61d281d478b3f31d3bdf2940a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">(SPI0) Write Protection Status Register  <br /></td></tr>
<tr class="separator:a899b3d61d281d478b3f31d3bdf2940a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Copyright (c) 2015-2018 Microchip Technology Inc. </p>
<p>and its subsidiaries. </p>

<p class="definition">Definition in file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a4c23a31623e4760313bbd0a179c96d72" name="a4c23a31623e4760313bbd0a179c96d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c23a31623e4760313bbd0a179c96d72">&#9670;&#160;</a></span>REG_SPI0_CR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_CR&#160;&#160;&#160;(*(__O  uint32_t*)0x40008000U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Control Register </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00053">53</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
<a id="adf738822f5e6867c87d4dcaa20b0fdf0" name="adf738822f5e6867c87d4dcaa20b0fdf0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf738822f5e6867c87d4dcaa20b0fdf0">&#9670;&#160;</a></span>REG_SPI0_CSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_CSR&#160;&#160;&#160;(*(__IO uint32_t*)0x40008030U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Chip Select Register (CS_number = 0) </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00061">61</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
<a id="a1a3770961d20c96356666936141551b6" name="a1a3770961d20c96356666936141551b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a3770961d20c96356666936141551b6">&#9670;&#160;</a></span>REG_SPI0_IDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_IDR&#160;&#160;&#160;(*(__O  uint32_t*)0x40008018U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Interrupt Disable Register </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00059">59</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
<a id="a741b0490e044a55a14a25845a49426b8" name="a741b0490e044a55a14a25845a49426b8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a741b0490e044a55a14a25845a49426b8">&#9670;&#160;</a></span>REG_SPI0_IER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_IER&#160;&#160;&#160;(*(__O  uint32_t*)0x40008014U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Interrupt Enable Register </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00058">58</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
<a id="af6d227900208d7fab5786968e659fea0" name="af6d227900208d7fab5786968e659fea0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af6d227900208d7fab5786968e659fea0">&#9670;&#160;</a></span>REG_SPI0_IMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_IMR&#160;&#160;&#160;(*(__I  uint32_t*)0x4000801CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Interrupt Mask Register </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00060">60</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
<a id="a863ceb9295e1405e15a107a72c9c4347" name="a863ceb9295e1405e15a107a72c9c4347"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863ceb9295e1405e15a107a72c9c4347">&#9670;&#160;</a></span>REG_SPI0_MR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_MR&#160;&#160;&#160;(*(__IO uint32_t*)0x40008004U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Mode Register </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00054">54</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
<a id="a94214b156727642b5a60beaac0ee4db1" name="a94214b156727642b5a60beaac0ee4db1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94214b156727642b5a60beaac0ee4db1">&#9670;&#160;</a></span>REG_SPI0_RDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_RDR&#160;&#160;&#160;(*(__I  uint32_t*)0x40008008U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Receive Data Register </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00055">55</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
<a id="a2652909e853d7069c4b280913342c59c" name="a2652909e853d7069c4b280913342c59c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2652909e853d7069c4b280913342c59c">&#9670;&#160;</a></span>REG_SPI0_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_SR&#160;&#160;&#160;(*(__I  uint32_t*)0x40008010U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Status Register </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00057">57</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
<a id="add3490dc52cec00d4580cf1d9df36ff6" name="add3490dc52cec00d4580cf1d9df36ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add3490dc52cec00d4580cf1d9df36ff6">&#9670;&#160;</a></span>REG_SPI0_TDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_TDR&#160;&#160;&#160;(*(__O  uint32_t*)0x4000800CU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Transmit Data Register </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00056">56</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
<a id="afda15323bfa915f9194318631d73d1e4" name="afda15323bfa915f9194318631d73d1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afda15323bfa915f9194318631d73d1e4">&#9670;&#160;</a></span>REG_SPI0_VERSION</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_VERSION&#160;&#160;&#160;(*(__I  uint32_t*)0x400080FCU)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Version Register </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00064">64</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
<a id="a5516012e8db197f5d8db403797e7874e" name="a5516012e8db197f5d8db403797e7874e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5516012e8db197f5d8db403797e7874e">&#9670;&#160;</a></span>REG_SPI0_WPMR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_WPMR&#160;&#160;&#160;(*(__IO uint32_t*)0x400080E4U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Write Protection Mode Register </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00062">62</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
<a id="a899b3d61d281d478b3f31d3bdf2940a3" name="a899b3d61d281d478b3f31d3bdf2940a3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a899b3d61d281d478b3f31d3bdf2940a3">&#9670;&#160;</a></span>REG_SPI0_WPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define REG_SPI0_WPSR&#160;&#160;&#160;(*(__I  uint32_t*)0x400080E8U)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(SPI0) Write Protection Status Register </p>

<p class="definition">Definition at line <a class="el" href="spi0_8h_source.html#l00063">63</a> of file <a class="el" href="spi0_8h_source.html">spi0.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Mar 11 2023 23:19:37 for WINC1500 Weather Client Demo for SAME70 Xplained by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
