// Seed: 2570491438
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_4 = 1;
  assign module_1.type_0 = 0;
  tri id_5 = id_4;
  assign id_4 = id_5;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input uwire id_2,
    input tri id_3,
    input wor id_4,
    output wand id_5,
    output supply0 id_6,
    output supply1 id_7,
    input supply0 id_8,
    input tri1 id_9,
    output logic id_10,
    output supply1 id_11,
    input tri1 id_12,
    output uwire id_13
);
  assign id_10 = 1'b0;
  xor primCall (id_5, id_3, id_1, id_8, id_0, id_4, id_12, id_16, id_9, id_2, id_15);
  wire id_15;
  supply1 id_16 = 1;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_16
  );
  always begin : LABEL_0
    id_10 <= id_4 - 1;
  end
  wire id_17;
endmodule
