<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>user.org</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>axi_sd_card</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>fifo_in_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_in_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.FIFO_IN_RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>fifo_out_resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>fifo_out_resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.FIFO_OUT_RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>resetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>resetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.RESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_BUSIF">S_AXI:data_out:data_in</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK.ASSOCIATED_RESET">resetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>interrupt</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>interrupt</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.INTERRUPT.SENSITIVITY" spirit:choiceRef="choice_list_99a1d2b9">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_out</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>out_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data_in</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>in_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>sd</spirit:name>
      <spirit:busType spirit:vendor="acme" spirit:library="user" spirit:name="sd" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="acme" spirit:library="user" spirit:name="sd_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sd_clk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CMD</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sd_cmd</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>DAT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>sd_dat</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_BASE_PARAM">C_S_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S_AXI.S_AXI_REG.OFFSET_HIGH_PARAM">C_S_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_sd_card</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3618f32e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>axi_sd_card</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>3618f32e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4de28e95</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4e8d0ab4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>45a2f450</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>sd_clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sd_cmd</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sd_dat</spirit:name>
        <spirit:wire>
          <spirit:direction>inout</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>sd_dat3_pullup</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>out_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">1</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_out_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_out_almostfull</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_out_tready_masked</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_out_tvalid_masked</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_out_tready_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_out_tvalid_in</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_DATA_WIDTH&apos;)) - 1)">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>in_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>fifo_in_resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH&apos;)) - 1)">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>interrupt</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>resetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">7</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_DATA_WIDTH</spirit:name>
        <spirit:displayName>C Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_DATA_WIDTH">8</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_99a1d2b9</spirit:name>
      <spirit:enumeration>LEVEL_HIGH</spirit:enumeration>
      <spirit:enumeration>LEVEL_LOW</spirit:enumeration>
      <spirit:enumeration>EDGE_RISING</spirit:enumeration>
      <spirit:enumeration>EDGE_FALLING</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axi4-lite-intf.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sd_bus_interface.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/device.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_sd_card.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_a220ddc5</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/axi4-lite-intf.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/sd_bus_interface.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/device.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/axi_sd_card.sv</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/axi_sd_card_v1_0/data/axi_sd_card.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_sd_card_v1_0/data/axi_sd_card.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_sd_card_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_sd_card_v1_0/src/axi_sd_card.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/axi_sd_card_v1_0/src/axi_sd_card.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/axi_sd_card_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_4e8d0ab4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>AXI SD card</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">axi_sd_card_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_DATA_WIDTH</spirit:name>
      <spirit:displayName>C Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_DATA_WIDTH">8</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>axi_sd_card_v1.0</xilinx:displayName>
      <xilinx:coreRevision>15</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2020-06-04T09:01:52Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@230cca2_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c2c295b_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@604b24d4_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d5315a2_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c9383e6_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b70df46_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b766e37_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dfefada_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31a197d4_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21a26c59_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ce299aa_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@529226f8_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@813898e_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301c7775_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62bbe19a_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b631540_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5793dbbe_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c4ceb4_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a243da1_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6958159e_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a11651_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@400cd4ab_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@737f5493_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f7b006a_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dc41b59_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bbb67de_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3725c6bc_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2403dbed_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2632487d_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50683d56_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b1f9ad5_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8dd1f44_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7371f595_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d1ff7f_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@536f99f8_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2721e8e9_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c585832_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@557e5fa5_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b8cc3c_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7278d66c_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@423335aa_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c691d25_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54f00d3a_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a7e4e5d_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bb74e99_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@594e2d6a_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53ac2485_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1481745a_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55e0b6bb_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c6e54a8_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e94ccc3_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d6d9a7c_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5405b9ea_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc54622_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35019210_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6030b556_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d93cc4f_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2743dfe5_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69678e08_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b0e490f_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d1afaec_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4619c258_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f70d14_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@662c50fd_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31517659_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b911453_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a54fc6a_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30e2253c_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@705ca159_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f37e10b_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@314e0a4_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41f8799c_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54241682_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c30bbb_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ee6cf78_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ec5bce8_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ef80be_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2278fb30_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2beba4_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce38df0_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46cddfba_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2adaef74_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79557048_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cc6e0e_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51c42c98_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c232cf_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17e1ea21_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3891fbf1_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c316b8f_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@782b0c60_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b4214a0_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ba36ef_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d4059ed_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1564bae5_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48052005_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f5d340e_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5902ba7_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@992beeb_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@577ef3e5_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638a967e_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54a4c142_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb51cab_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d65d6ba_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60e300ef_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52a718ef_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d72fde1_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13fc0823_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3483a2f7_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461aa48a_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76a0144f_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2e544d_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68d2a019_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1439c87d_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b0673c3_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386b2e3_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1bda88a0_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e8f903f_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57d25b47_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35e88a45_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d858cd_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e8045d_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32cd16a7_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11959cc6_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78c590e1_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68b77f34_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b2408a_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e89b656_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@773cce11_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@138ce7ad_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4afe0ea2_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bff83c_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@727c9dff_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a51503c_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69f161ba_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5189e0cd_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a1d5c0_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52231ed2_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14bf1503_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47595a68_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cf64927_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22596d7b_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35408b96_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797430fd_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62976460_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a0cac3_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@614f5773_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@259322fe_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34d2e9f9_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@34c61bba_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38c9b8fe_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b4b84eb_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2612dbf1_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@100a55b5_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c4eb2c9_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@797fa64_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7cb7c14d_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77768b3d_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37b2b4a9_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66456a4e_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73047665_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48e7631b_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@188f4276_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d64f9f0_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d42ce4c_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@435c094_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@41d90c97_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46abbac7_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38fffa78_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74087bdf_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@739dd802_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c3a0457_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b960af_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@377f4e27_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@951ab71_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5660ee92_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4de5518a_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@277d6c75_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b93c3a5_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45aec2b6_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a1fe9c2_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50c42772_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@665cb9dc_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4850f3c7_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73090765_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70372a6_ARCHIVE_LOCATION">/home/user/ip_repo/axi_sd_card_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="2190912e"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="c30980da"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3c8686ec"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="f0aba980"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="73348c12"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="13365729"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
