git clone --depth 1 --no-tags https://github.com/krystRe/Port-RS-232.git f:/verilog_sva_gh_scraper/data/full_repos/650528006
git clone --depth 1 --no-tags https://github.com/gustavoscardino/Processador_RISCV.git f:/verilog_sva_gh_scraper/data/full_repos/650424048
git clone --depth 1 --no-tags https://github.com/AliGhAliGh/Risc_v_MultiCycle.git f:/verilog_sva_gh_scraper/data/full_repos/649839694
git clone --depth 1 --no-tags https://github.com/sai-sudo/RISC_V-Simulator.git f:/verilog_sva_gh_scraper/data/full_repos/651057801
git clone --depth 1 --no-tags https://github.com/ShubhamGupta577/Design-and-Comparative-Analysis-of-Different-LFSRs-using-Verilog-for-VLSI-Testing.git f:/verilog_sva_gh_scraper/data/full_repos/653673835
git clone --depth 1 --no-tags https://github.com/Shubham6359/Vending_Machine.git f:/verilog_sva_gh_scraper/data/full_repos/653997893
git clone --depth 1 --no-tags https://github.com/Apostle-lemon/xpart.git f:/verilog_sva_gh_scraper/data/full_repos/650237517
git clone --depth 1 --no-tags https://github.com/shubhamgarg1299/QFlow_Example.git f:/verilog_sva_gh_scraper/data/full_repos/651229884
git clone --depth 1 --no-tags https://github.com/yxgi5/it6801_demo.git f:/verilog_sva_gh_scraper/data/full_repos/652416457
git clone --depth 1 --no-tags https://github.com/PatrickJohnDavies/Alchitry-AU-DDR3.git f:/verilog_sva_gh_scraper/data/full_repos/652367286
git clone --depth 1 --no-tags https://github.com/mahapatrosaga123/DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/655942206
git clone --depth 1 --no-tags https://github.com/900818chuang/Distance-Transform.git f:/verilog_sva_gh_scraper/data/full_repos/655561430
git clone --depth 1 --no-tags https://github.com/srohith03/Summer_Internship_2023.git f:/verilog_sva_gh_scraper/data/full_repos/655238837
git clone --depth 1 --no-tags https://github.com/SagarSorathiya2002/SPI_RTL.git f:/verilog_sva_gh_scraper/data/full_repos/655168648
git clone --depth 1 --no-tags https://github.com/prerna-sarkar/Traffic-Light-Controller-using-Spartan-3E-FPGA-Board.git f:/verilog_sva_gh_scraper/data/full_repos/655346674
git clone --depth 1 --no-tags https://github.com/Lelezinski/SODS-Contest.git f:/verilog_sva_gh_scraper/data/full_repos/651943894
git clone --depth 1 --no-tags https://github.com/juevn/CSED311.git f:/verilog_sva_gh_scraper/data/full_repos/654973338
git clone --depth 1 --no-tags https://github.com/harikrishnan4697/Unit1.git f:/verilog_sva_gh_scraper/data/full_repos/655663708
git clone --depth 1 --no-tags https://github.com/SMath0510/CS2610-Labs-and-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/655836689
git clone --depth 1 --no-tags https://github.com/P-YI/COSE222.git f:/verilog_sva_gh_scraper/data/full_repos/655867462
git clone --depth 1 --no-tags https://github.com/a0911078037/verilog_final.git f:/verilog_sva_gh_scraper/data/full_repos/656041117
git clone --depth 1 --no-tags https://github.com/dubey-sukhsagar/Implementation-of-Quantum-Circuits-for-Cryptanalysis.git f:/verilog_sva_gh_scraper/data/full_repos/655192556
git clone --depth 1 --no-tags https://github.com/eleven5150/cordic.git f:/verilog_sva_gh_scraper/data/full_repos/655086947
git clone --depth 1 --no-tags https://github.com/ZJWatters/ELEC374-.git f:/verilog_sva_gh_scraper/data/full_repos/650817277
git clone --depth 1 --no-tags https://github.com/Dlxxx/ICE2303.git f:/verilog_sva_gh_scraper/data/full_repos/651026078
git clone --depth 1 --no-tags https://github.com/bercats/CNG232-FibonacciSeriesCalculator.git f:/verilog_sva_gh_scraper/data/full_repos/650083150
git clone --depth 1 --no-tags https://github.com/Wangyxht/NUAA_PipeLine_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/650414166
git clone --depth 1 --no-tags https://github.com/jaysoni-8599/jaysoni.git f:/verilog_sva_gh_scraper/data/full_repos/652239641
git clone --depth 1 --no-tags https://github.com/dnjayasinghe/Zedboard.git f:/verilog_sva_gh_scraper/data/full_repos/653885143
git clone --depth 1 --no-tags https://github.com/Salma-me/automatic-irrigation-system.git f:/verilog_sva_gh_scraper/data/full_repos/652793445
git clone --depth 1 --no-tags https://github.com/Pipe5542/Eth_Embebidos.git f:/verilog_sva_gh_scraper/data/full_repos/655134005
git clone --depth 1 --no-tags https://github.com/Hikipeko/ECE470.git f:/verilog_sva_gh_scraper/data/full_repos/655215059
git clone --depth 1 --no-tags https://github.com/sethferrell/m16_final_design.git f:/verilog_sva_gh_scraper/data/full_repos/654662107
git clone --depth 1 --no-tags https://github.com/ArmanGhafarnia/Traffic-light-system.git f:/verilog_sva_gh_scraper/data/full_repos/652958757
git clone --depth 1 --no-tags https://github.com/UrvishJani/32-bit-floating-point-adder-subtractor-in-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652558269
git clone --depth 1 --no-tags https://github.com/jelle-verest/caravan-test-project.git f:/verilog_sva_gh_scraper/data/full_repos/653200406
git clone --depth 1 --no-tags https://github.com/linoil/snake_game.git f:/verilog_sva_gh_scraper/data/full_repos/653309213
git clone --depth 1 --no-tags https://github.com/farukyld/sort-circuit.git f:/verilog_sva_gh_scraper/data/full_repos/656657092
git clone --depth 1 --no-tags https://github.com/JJacobs1618/2022-Digital-Logic-Final.git f:/verilog_sva_gh_scraper/data/full_repos/650189215
git clone --depth 1 --no-tags https://github.com/zhongweidee/caravel_wei_project.git f:/verilog_sva_gh_scraper/data/full_repos/649518595
git clone --depth 1 --no-tags https://github.com/Coreyhang/mips_processor.git f:/verilog_sva_gh_scraper/data/full_repos/650022332
git clone --depth 1 --no-tags https://github.com/Huntarman/Project-OIAK.git f:/verilog_sva_gh_scraper/data/full_repos/650351999
git clone --depth 1 --no-tags https://github.com/Hebbar72/vortex_tut2.git f:/verilog_sva_gh_scraper/data/full_repos/651998851
git clone --depth 1 --no-tags https://github.com/urielcho/test.git f:/verilog_sva_gh_scraper/data/full_repos/652912750
git clone --depth 1 --no-tags https://github.com/sakshamssy/VGAInterfacing_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/653099094
git clone --depth 1 --no-tags https://github.com/Niksolaj/UART_simple.git f:/verilog_sva_gh_scraper/data/full_repos/653477147
git clone --depth 1 --no-tags https://github.com/WongYuetYee/CPU34.git f:/verilog_sva_gh_scraper/data/full_repos/653522104
git clone --depth 1 --no-tags https://github.com/evandr022/Digital-Electronics-II.git f:/verilog_sva_gh_scraper/data/full_repos/654604077
git clone --depth 1 --no-tags https://github.com/18341A04A6/caravel_dwt.git f:/verilog_sva_gh_scraper/data/full_repos/656144324
git clone --depth 1 --no-tags https://github.com/ZhanUPing/final.git f:/verilog_sva_gh_scraper/data/full_repos/649746772
git clone --depth 1 --no-tags https://github.com/boyliker/test.git f:/verilog_sva_gh_scraper/data/full_repos/649726336
git clone --depth 1 --no-tags https://github.com/sans-1701/verilog-ADC-Half_Adder-Full_Adder-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/656006445
git clone --depth 1 --no-tags https://github.com/Jiwhan-Kim/SD_Lab04_MNIST.git f:/verilog_sva_gh_scraper/data/full_repos/654527937
git clone --depth 1 --no-tags https://github.com/KumarSauravv/projects.git f:/verilog_sva_gh_scraper/data/full_repos/652304168
git clone --depth 1 --no-tags https://github.com/marco-milanesi/FlybackConverter-FPGA-based-Digital-Twin.git f:/verilog_sva_gh_scraper/data/full_repos/651189775
git clone --depth 1 --no-tags https://github.com/ahgahgjflshfa/final-project.git f:/verilog_sva_gh_scraper/data/full_repos/649528512
git clone --depth 1 --no-tags https://github.com/Nagaraj3181/project_physical_design.git f:/verilog_sva_gh_scraper/data/full_repos/649708278
git clone --depth 1 --no-tags https://github.com/linD026/basic-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/649544825
git clone --depth 1 --no-tags https://github.com/lavinia0724/Fundamentals-of-Logic-Design-Course-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/649566233
git clone --depth 1 --no-tags https://github.com/Stanlazy/ckv3b.git f:/verilog_sva_gh_scraper/data/full_repos/649943890
git clone --depth 1 --no-tags https://github.com/NouranAbdelaziz/user_proj_spm.git f:/verilog_sva_gh_scraper/data/full_repos/650036112
git clone --depth 1 --no-tags https://github.com/MikeAnj/CSE293_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/651297044
git clone --depth 1 --no-tags https://github.com/MagicHeng-001/TestV3_5_slots_0607.git f:/verilog_sva_gh_scraper/data/full_repos/650818893
git clone --depth 1 --no-tags https://github.com/rajaabdullahjaved98/CPU-Design-using-Verilog-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/651720180
git clone --depth 1 --no-tags https://github.com/rportocarrero/RaptorV.git f:/verilog_sva_gh_scraper/data/full_repos/655716685
git clone --depth 1 --no-tags https://github.com/Jayachanadra-Jagarlamudi/UART-peripheral-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/653500354
git clone --depth 1 --no-tags https://github.com/sprsr/counter.git f:/verilog_sva_gh_scraper/data/full_repos/655162130
git clone --depth 1 --no-tags https://github.com/wakawa13/fpga-note.git f:/verilog_sva_gh_scraper/data/full_repos/654832476
git clone --depth 1 --no-tags https://github.com/khizaralishah1/risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/655621626
git clone --depth 1 --no-tags https://github.com/Lain-Iwakuro/Pipeline.srcs.git f:/verilog_sva_gh_scraper/data/full_repos/655521926
git clone --depth 1 --no-tags https://github.com/krystRe/FrequencyDivider.git f:/verilog_sva_gh_scraper/data/full_repos/650523725
git clone --depth 1 --no-tags https://github.com/wanshika99/RISCV-32-bit-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/656307406
git clone --depth 1 --no-tags https://github.com/HayatoKimura22/caravel_fiarst.git f:/verilog_sva_gh_scraper/data/full_repos/653913394
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-15.git f:/verilog_sva_gh_scraper/data/full_repos/652068036
git clone --depth 1 --no-tags https://github.com/muhammedTarek001/Temsah-training-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/652198997
git clone --depth 1 --no-tags https://github.com/Shubham6359/Verilog_Modules.git f:/verilog_sva_gh_scraper/data/full_repos/654010119
git clone --depth 1 --no-tags https://github.com/PrimozSmog/SFCW_radar.git f:/verilog_sva_gh_scraper/data/full_repos/654065872
git clone --depth 1 --no-tags https://github.com/Shanate/Ubuntu_Linux.git f:/verilog_sva_gh_scraper/data/full_repos/656006479
git clone --depth 1 --no-tags https://github.com/BhargaviGN/RTL-Codes.git f:/verilog_sva_gh_scraper/data/full_repos/653439712
git clone --depth 1 --no-tags https://github.com/saumyatshah/RISC-Machine-Design.git f:/verilog_sva_gh_scraper/data/full_repos/649838234
git clone --depth 1 --no-tags https://github.com/itu-itis21-ilker20/BLG222E-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/653347455
git clone --depth 1 --no-tags https://github.com/Su-Jena/CSE549_Lightweight-Helper-Thread.git f:/verilog_sva_gh_scraper/data/full_repos/651790517
git clone --depth 1 --no-tags https://github.com/encumbrance/lab5.git f:/verilog_sva_gh_scraper/data/full_repos/652000262
git clone --depth 1 --no-tags https://github.com/emersonmaddock/caravel.git f:/verilog_sva_gh_scraper/data/full_repos/655790608
git clone --depth 1 --no-tags https://github.com/Henry9999999/RISC_V.git f:/verilog_sva_gh_scraper/data/full_repos/655342263
git clone --depth 1 --no-tags https://github.com/01sharanshetty/C3_Music_Notes.git f:/verilog_sva_gh_scraper/data/full_repos/649561022
git clone --depth 1 --no-tags https://github.com/sai-na/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/649590859
git clone --depth 1 --no-tags https://github.com/krystRe/Simple-calculator-with-PS-2-keyboard.git f:/verilog_sva_gh_scraper/data/full_repos/650535995
git clone --depth 1 --no-tags https://github.com/kert114/Project-MIPS-CPU-.git f:/verilog_sva_gh_scraper/data/full_repos/655405693
git clone --depth 1 --no-tags https://github.com/mito200/most_updated_version.git f:/verilog_sva_gh_scraper/data/full_repos/652696216
git clone --depth 1 --no-tags https://github.com/minhsmart2k1/De10_SoC.git f:/verilog_sva_gh_scraper/data/full_repos/652662653
git clone --depth 1 --no-tags https://github.com/Youssefhassan1717/Single-Cycle-Mips-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652786882
git clone --depth 1 --no-tags https://github.com/sicajc/SOC_ZYNQ.git f:/verilog_sva_gh_scraper/data/full_repos/654425531
git clone --depth 1 --no-tags https://github.com/hemu33662/Power_Efficiant_FloatingPoint_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/654402199
git clone --depth 1 --no-tags https://github.com/dhananjayawmt/8-bit_single_cycle_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/656271241
git clone --depth 1 --no-tags https://github.com/itscubist/dipoleFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/655856763
git clone --depth 1 --no-tags https://github.com/Dyumnin-Interns/interfaces-Raj-55.git f:/verilog_sva_gh_scraper/data/full_repos/651656702
git clone --depth 1 --no-tags https://github.com/MMurphy98/Giraffe_ADC_Temperature.git f:/verilog_sva_gh_scraper/data/full_repos/651343822
git clone --depth 1 --no-tags https://github.com/visionvlsi/demo.git f:/verilog_sva_gh_scraper/data/full_repos/650185866
git clone --depth 1 --no-tags https://github.com/RamizSaud/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/650094691
