
mk11-bms-mcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011260  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001628  08011440  08011440  00012440  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.exidx    00000008  08012a68  08012a68  00013a68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         000001f8  20000000  08012a70  00014000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000690  200001f8  08012c68  000141f8  2**2
                  ALLOC
  6 ._user_heap_stack 00000600  20000888  08012c68  00014888  2**0
                  ALLOC
  7 .ARM.attributes 00000030  00000000  00000000  000141f8  2**0
                  CONTENTS, READONLY
  8 .debug_info   0001e496  00000000  00000000  00014228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00003ec4  00000000  00000000  000326be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00001668  00000000  00000000  00036588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 00001131  00000000  00000000  00037bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  0002ad55  00000000  00000000  00038d21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   0001e1ab  00000000  00000000  00063a76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    0010b669  00000000  00000000  00081c21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000043  00000000  00000000  0018d28a  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00007430  00000000  00000000  0018d2d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 0000006d  00000000  00000000  00194700  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <Pec15_Calc>:
uint16_t Pec15_Calc
( 
uint8_t len, /* Number of bytes that will be used to calculate a PEC */
uint8_t *data /* Array of data that will be used to calculate  a PEC */								 
)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 800103c:	2310      	movs	r3, #16
 800103e:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001040:	2300      	movs	r3, #0
 8001042:	737b      	strb	r3, [r7, #13]
 8001044:	e019      	b.n	800107a <Pec15_Calc+0x4a>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8001046:	89fb      	ldrh	r3, [r7, #14]
 8001048:	09db      	lsrs	r3, r3, #7
 800104a:	b29b      	uxth	r3, r3
 800104c:	7b7a      	ldrb	r2, [r7, #13]
 800104e:	6839      	ldr	r1, [r7, #0]
 8001050:	440a      	add	r2, r1
 8001052:	7812      	ldrb	r2, [r2, #0]
 8001054:	4053      	eors	r3, r2
 8001056:	b29b      	uxth	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 800105c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001060:	021b      	lsls	r3, r3, #8
 8001062:	b21a      	sxth	r2, r3
 8001064:	897b      	ldrh	r3, [r7, #10]
 8001066:	490b      	ldr	r1, [pc, #44]	@ (8001094 <Pec15_Calc+0x64>)
 8001068:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4053      	eors	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	3301      	adds	r3, #1
 8001078:	737b      	strb	r3, [r7, #13]
 800107a:	7b7a      	ldrb	r2, [r7, #13]
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	429a      	cmp	r2, r3
 8001080:	d3e1      	bcc.n	8001046 <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8001082:	89fb      	ldrh	r3, [r7, #14]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	b29b      	uxth	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	08012400 	.word	0x08012400

08001098 <pec10_calc>:

uint16_t pec10_calc( bool bIsRxCmd, int nLength, uint8_t *pDataBuf)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 80010a6:	2310      	movs	r3, #16
 80010a8:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 80010aa:	238f      	movs	r3, #143	@ 0x8f
 80010ac:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010ae:	2300      	movs	r3, #0
 80010b0:	757b      	strb	r3, [r7, #21]
 80010b2:	e024      	b.n	80010fe <pec10_calc+0x66>
  {
    /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)pDataBuf[nByteIndex] << 2u);
 80010b4:	7d7b      	ldrb	r3, [r7, #21]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	b29a      	uxth	r2, r3
 80010c0:	8afb      	ldrh	r3, [r7, #22]
 80010c2:	4053      	eors	r3, r2
 80010c4:	82fb      	strh	r3, [r7, #22]
 
    /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010c6:	2308      	movs	r3, #8
 80010c8:	753b      	strb	r3, [r7, #20]
 80010ca:	e012      	b.n	80010f2 <pec10_calc+0x5a>
    {
      /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d007      	beq.n	80010e6 <pec10_calc+0x4e>
      {
                nRemainder = (uint16_t)((nRemainder << 1u));
 80010d6:	8afb      	ldrh	r3, [r7, #22]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 80010dc:	8afa      	ldrh	r2, [r7, #22]
 80010de:	8a7b      	ldrh	r3, [r7, #18]
 80010e0:	4053      	eors	r3, r2
 80010e2:	82fb      	strh	r3, [r7, #22]
 80010e4:	e002      	b.n	80010ec <pec10_calc+0x54>
      }
      else
      {
                nRemainder = (uint16_t)(nRemainder << 1u);
 80010e6:	8afb      	ldrh	r3, [r7, #22]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010ec:	7d3b      	ldrb	r3, [r7, #20]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	753b      	strb	r3, [r7, #20]
 80010f2:	7d3b      	ldrb	r3, [r7, #20]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1e9      	bne.n	80010cc <pec10_calc+0x34>
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010f8:	7d7b      	ldrb	r3, [r7, #21]
 80010fa:	3301      	adds	r3, #1
 80010fc:	757b      	strb	r3, [r7, #21]
 80010fe:	7d7b      	ldrb	r3, [r7, #21]
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	429a      	cmp	r2, r3
 8001104:	dcd6      	bgt.n	80010b4 <pec10_calc+0x1c>
      }
    }
  }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (bIsRxCmd == true)
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00e      	beq.n	800112a <pec10_calc+0x92>
  {  
        nRemainder ^= (uint16_t)(((uint16_t)pDataBuf[nLength] & (uint8_t)0xFC) << 2u);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	b21b      	sxth	r3, r3
 800111a:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 800111e:	b21a      	sxth	r2, r3
 8001120:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001124:	4053      	eors	r3, r2
 8001126:	b21b      	sxth	r3, r3
 8001128:	82fb      	strh	r3, [r7, #22]
  }
  /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 800112a:	2306      	movs	r3, #6
 800112c:	753b      	strb	r3, [r7, #20]
 800112e:	e012      	b.n	8001156 <pec10_calc+0xbe>
  {
    /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 8001130:	8afb      	ldrh	r3, [r7, #22]
 8001132:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001136:	2b00      	cmp	r3, #0
 8001138:	d007      	beq.n	800114a <pec10_calc+0xb2>
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800113a:	8afb      	ldrh	r3, [r7, #22]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001140:	8afa      	ldrh	r2, [r7, #22]
 8001142:	8a7b      	ldrh	r3, [r7, #18]
 8001144:	4053      	eors	r3, r2
 8001146:	82fb      	strh	r3, [r7, #22]
 8001148:	e002      	b.n	8001150 <pec10_calc+0xb8>
    }
    else
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800114a:	8afb      	ldrh	r3, [r7, #22]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8001150:	7d3b      	ldrb	r3, [r7, #20]
 8001152:	3b01      	subs	r3, #1
 8001154:	753b      	strb	r3, [r7, #20]
 8001156:	7d3b      	ldrb	r3, [r7, #20]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1e9      	bne.n	8001130 <pec10_calc+0x98>
    }
  }
    return ((uint16_t)(nRemainder & 0x3FFu));
 800115c:	8afb      	ldrh	r3, [r7, #22]
 800115e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001162:	b29b      	uxth	r3, r3
}
 8001164:	4618      	mov	r0, r3
 8001166:	371c      	adds	r7, #28
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <spiSendCmd>:
* @return None
*
*******************************************************************************
*/
void spiSendCmd(uint8_t tx_cmd[2])
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint8_t cmd[4];
  uint16_t cmd_pec;	
  cmd[0] = tx_cmd[0];
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	723b      	strb	r3, [r7, #8]
  cmd[1] =  tx_cmd[1];
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	785b      	ldrb	r3, [r3, #1]
 8001182:	727b      	strb	r3, [r7, #9]
  cmd_pec = Pec15_Calc(2, cmd);
 8001184:	f107 0308 	add.w	r3, r7, #8
 8001188:	4619      	mov	r1, r3
 800118a:	2002      	movs	r0, #2
 800118c:	f7ff ff50 	bl	8001030 <Pec15_Calc>
 8001190:	4603      	mov	r3, r0
 8001192:	81fb      	strh	r3, [r7, #14]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001194:	89fb      	ldrh	r3, [r7, #14]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	72fb      	strb	r3, [r7, #11]
  adBmsCsLow();
 80011a4:	f005 fc9a 	bl	8006adc <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	4619      	mov	r1, r3
 80011ae:	2004      	movs	r0, #4
 80011b0:	f005 fcac 	bl	8006b0c <spiWriteBytes>
  adBmsCsHigh();
 80011b4:	f005 fc9e 	bl	8006af4 <adBmsCsHigh>
}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <spiReadData>:
uint8_t *rx_data,
uint8_t *pec_error,
uint8_t *cmd_cntr,
uint8_t regData_size
)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08c      	sub	sp, #48	@ 0x30
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
  uint8_t *data, *copyArray, src_address = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint16_t cmd_pec, received_pec, calculated_pec;
  uint8_t BYTES_IN_REG = regData_size;
 80011d6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80011da:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t RX_BUFFER = (regData_size * tIC);
 80011de:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	fb12 f303 	smulbb	r3, r2, r3
 80011e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  
  data = (uint8_t *)calloc(RX_BUFFER, sizeof(uint8_t));
 80011ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80011f0:	2101      	movs	r1, #1
 80011f2:	4618      	mov	r0, r3
 80011f4:	f00b fc68 	bl	800cac8 <calloc>
 80011f8:	4603      	mov	r3, r0
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
  copyArray = (uint8_t *)calloc(BYTES_IN_REG, sizeof(uint8_t));
 80011fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001200:	2101      	movs	r1, #1
 8001202:	4618      	mov	r0, r3
 8001204:	f00b fc60 	bl	800cac8 <calloc>
 8001208:	4603      	mov	r3, r0
 800120a:	623b      	str	r3, [r7, #32]
  if((data == NULL) || (copyArray == NULL))
 800120c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120e:	2b00      	cmp	r3, #0
 8001210:	d002      	beq.n	8001218 <spiReadData+0x58>
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d105      	bne.n	8001224 <spiReadData+0x64>
  {
   #ifdef MBED     
    pc.printf(" Failed to allocate spi read data memory \n");
    #else
    printf(" Failed to allocate spi read data memory \n");
 8001218:	486c      	ldr	r0, [pc, #432]	@ (80013cc <spiReadData+0x20c>)
 800121a:	f00d fc8b 	bl	800eb34 <puts>
    #endif	  
    exit(0);
 800121e:	2000      	movs	r0, #0
 8001220:	f00b fc6e 	bl	800cb00 <exit>
  }
  else
  {
    uint8_t cmd[4];
    cmd[0] = tx_cmd[0];
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	753b      	strb	r3, [r7, #20]
    cmd[1] = tx_cmd[1];
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	785b      	ldrb	r3, [r3, #1]
 800122e:	757b      	strb	r3, [r7, #21]
    cmd_pec = Pec15_Calc(2, cmd);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	2002      	movs	r0, #2
 8001238:	f7ff fefa 	bl	8001030 <Pec15_Calc>
 800123c:	4603      	mov	r3, r0
 800123e:	83fb      	strh	r3, [r7, #30]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001240:	8bfb      	ldrh	r3, [r7, #30]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	75bb      	strb	r3, [r7, #22]
    cmd[3] = (uint8_t)(cmd_pec);
 800124a:	8bfb      	ldrh	r3, [r7, #30]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	75fb      	strb	r3, [r7, #23]
    adBmsWakeupIc(tIC);
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	4618      	mov	r0, r3
 8001254:	f005 fc98 	bl	8006b88 <adBmsWakeupIc>
    adBmsCsLow();
 8001258:	f005 fc40 	bl	8006adc <adBmsCsLow>
    spiWriteReadBytes(&cmd[0], &data[0], RX_BUFFER);                 /* Read the configuration data of all ICs on the daisy chain into readdata array */
 800125c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001260:	b29a      	uxth	r2, r3
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001268:	4618      	mov	r0, r3
 800126a:	f005 fc6f 	bl	8006b4c <spiWriteReadBytes>
    adBmsCsHigh();
 800126e:	f005 fc41 	bl	8006af4 <adBmsCsHigh>
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 8001272:	2300      	movs	r3, #0
 8001274:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001278:	e097      	b.n	80013aa <spiReadData+0x1ea>
    {																																      /* Into the r_comm array as well as check the received data for any bit errors */
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 800127a:	2300      	movs	r3, #0
 800127c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001280:	e01e      	b.n	80012c0 <spiReadData+0x100>
      {
        rx_data[(current_ic*BYTES_IN_REG)+current_byte] = data[current_byte + (current_ic*BYTES_IN_REG)];
 8001282:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001286:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800128a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800128e:	fb01 f303 	mul.w	r3, r1, r3
 8001292:	4413      	add	r3, r2
 8001294:	461a      	mov	r2, r3
 8001296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001298:	441a      	add	r2, r3
 800129a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800129e:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 80012a2:	fb03 f101 	mul.w	r1, r3, r1
 80012a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012aa:	440b      	add	r3, r1
 80012ac:	4619      	mov	r1, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	440b      	add	r3, r1
 80012b2:	7812      	ldrb	r2, [r2, #0]
 80012b4:	701a      	strb	r2, [r3, #0]
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 80012b6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012ba:	3301      	adds	r3, #1
 80012bc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80012c0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80012c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3da      	bcc.n	8001282 <spiReadData+0xc2>
      }
      /* Get command counter value */
      cmd_cntr[current_ic] = (data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] >> 2);
 80012cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012d0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012d4:	fb03 f202 	mul.w	r2, r3, r2
 80012d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012dc:	3b02      	subs	r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e4:	4413      	add	r3, r2
 80012e6:	781a      	ldrb	r2, [r3, #0]
 80012e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80012ee:	440b      	add	r3, r1
 80012f0:	0892      	lsrs	r2, r2, #2
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	701a      	strb	r2, [r3, #0]
      /* Get received pec value from ic*/
      received_pec = (uint16_t)(((data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] & 0x03) << 8) | data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 1)]);
 80012f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012fa:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012fe:	fb03 f202 	mul.w	r2, r3, r2
 8001302:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001306:	3b02      	subs	r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	461a      	mov	r2, r3
 800130c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130e:	4413      	add	r3, r2
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b21b      	sxth	r3, r3
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21b      	sxth	r3, r3
 8001318:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800131c:	b21a      	sxth	r2, r3
 800131e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001322:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8001326:	fb03 f101 	mul.w	r1, r3, r1
 800132a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800132e:	3b01      	subs	r3, #1
 8001330:	440b      	add	r3, r1
 8001332:	4619      	mov	r1, r3
 8001334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001336:	440b      	add	r3, r1
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b21b      	sxth	r3, r3
 8001340:	83bb      	strh	r3, [r7, #28]
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], BYTES_IN_REG);
 8001342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001348:	4413      	add	r3, r2
 800134a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800134e:	4619      	mov	r1, r3
 8001350:	6a38      	ldr	r0, [r7, #32]
 8001352:	f00d fc75 	bl	800ec40 <memcpy>
      src_address = ((current_ic+1) * (regData_size));
 8001356:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800135a:	3301      	adds	r3, #1
 800135c:	b2db      	uxtb	r3, r3
 800135e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8001362:	fb12 f303 	smulbb	r3, r2, r3
 8001366:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      /* Calculate data pec */
      calculated_pec = (uint16_t)pec10_calc(true, (BYTES_IN_REG-2), &copyArray[0]);
 800136a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800136e:	3b02      	subs	r3, #2
 8001370:	6a3a      	ldr	r2, [r7, #32]
 8001372:	4619      	mov	r1, r3
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff fe8f 	bl	8001098 <pec10_calc>
 800137a:	4603      	mov	r3, r0
 800137c:	837b      	strh	r3, [r7, #26]
      /* Match received pec with calculated pec */
      if (received_pec == calculated_pec){ pec_error[current_ic] = 0; }/* If no error is there value set to 0 */
 800137e:	8bba      	ldrh	r2, [r7, #28]
 8001380:	8b7b      	ldrh	r3, [r7, #26]
 8001382:	429a      	cmp	r2, r3
 8001384:	d106      	bne.n	8001394 <spiReadData+0x1d4>
 8001386:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800138a:	683a      	ldr	r2, [r7, #0]
 800138c:	4413      	add	r3, r2
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
 8001392:	e005      	b.n	80013a0 <spiReadData+0x1e0>
      else{ pec_error[current_ic] = 1; }                               /* If error is there value set to 1 */                         
 8001394:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	4413      	add	r3, r2
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 80013a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80013a4:	3301      	adds	r3, #1
 80013a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80013aa:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	f4ff af62 	bcc.w	800127a <spiReadData+0xba>
    }
  }
  free(data);
 80013b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013b8:	f00b fe86 	bl	800d0c8 <free>
  free(copyArray);
 80013bc:	6a38      	ldr	r0, [r7, #32]
 80013be:	f00b fe83 	bl	800d0c8 <free>
}
 80013c2:	bf00      	nop
 80013c4:	3730      	adds	r7, #48	@ 0x30
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	08011440 	.word	0x08011440

080013d0 <adBmsReadData>:
* @return None 
*
*******************************************************************************
*/
void adBmsReadData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b090      	sub	sp, #64	@ 0x40
 80013d4:	af02      	add	r7, sp, #8
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	607a      	str	r2, [r7, #4]
 80013da:	461a      	mov	r2, r3
 80013dc:	4603      	mov	r3, r0
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	4613      	mov	r3, r2
 80013e2:	73bb      	strb	r3, [r7, #14]
  uint16_t rBuff_size;
  uint8_t regData_size;
  if(group == ALL_GRP)
 80013e4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d142      	bne.n	8001472 <adBmsReadData+0xa2>
  {
    if(type == Rdcvall){rBuff_size = RDCVALL_SIZE; regData_size = RDCVALL_SIZE;}
 80013ec:	7bbb      	ldrb	r3, [r7, #14]
 80013ee:	2b0c      	cmp	r3, #12
 80013f0:	d105      	bne.n	80013fe <adBmsReadData+0x2e>
 80013f2:	2322      	movs	r3, #34	@ 0x22
 80013f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80013f6:	2322      	movs	r3, #34	@ 0x22
 80013f8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80013fc:	e040      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdsall){rBuff_size = RDSALL_SIZE; regData_size = RDSALL_SIZE;}
 80013fe:	7bbb      	ldrb	r3, [r7, #14]
 8001400:	2b0e      	cmp	r3, #14
 8001402:	d105      	bne.n	8001410 <adBmsReadData+0x40>
 8001404:	2322      	movs	r3, #34	@ 0x22
 8001406:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001408:	2322      	movs	r3, #34	@ 0x22
 800140a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800140e:	e037      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacall){rBuff_size = RDACALL_SIZE; regData_size = RDACALL_SIZE;}
 8001410:	7bbb      	ldrb	r3, [r7, #14]
 8001412:	2b0d      	cmp	r3, #13
 8001414:	d105      	bne.n	8001422 <adBmsReadData+0x52>
 8001416:	2322      	movs	r3, #34	@ 0x22
 8001418:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800141a:	2322      	movs	r3, #34	@ 0x22
 800141c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001420:	e02e      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdfcall){rBuff_size = RDFCALL_SIZE; regData_size = RDFCALL_SIZE;}
 8001422:	7bbb      	ldrb	r3, [r7, #14]
 8001424:	2b11      	cmp	r3, #17
 8001426:	d105      	bne.n	8001434 <adBmsReadData+0x64>
 8001428:	2322      	movs	r3, #34	@ 0x22
 800142a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800142c:	2322      	movs	r3, #34	@ 0x22
 800142e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001432:	e025      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdcsall){rBuff_size = RDCSALL_SIZE; regData_size = RDCSALL_SIZE;}
 8001434:	7bbb      	ldrb	r3, [r7, #14]
 8001436:	2b0f      	cmp	r3, #15
 8001438:	d105      	bne.n	8001446 <adBmsReadData+0x76>
 800143a:	2342      	movs	r3, #66	@ 0x42
 800143c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800143e:	2342      	movs	r3, #66	@ 0x42
 8001440:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001444:	e01c      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdasall){rBuff_size = RDASALL_SIZE; regData_size = RDASALL_SIZE;}
 8001446:	7bbb      	ldrb	r3, [r7, #14]
 8001448:	2b12      	cmp	r3, #18
 800144a:	d105      	bne.n	8001458 <adBmsReadData+0x88>
 800144c:	2346      	movs	r3, #70	@ 0x46
 800144e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001450:	2346      	movs	r3, #70	@ 0x46
 8001452:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001456:	e013      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacsall){rBuff_size = RDACSALL_SIZE; regData_size = RDACSALL_SIZE;}
 8001458:	7bbb      	ldrb	r3, [r7, #14]
 800145a:	2b10      	cmp	r3, #16
 800145c:	d105      	bne.n	800146a <adBmsReadData+0x9a>
 800145e:	2342      	movs	r3, #66	@ 0x42
 8001460:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001462:	2342      	movs	r3, #66	@ 0x42
 8001464:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001468:	e00a      	b.n	8001480 <adBmsReadData+0xb0>
    else{printf("Read All cmd wrong type select \n");}
 800146a:	48bc      	ldr	r0, [pc, #752]	@ (800175c <adBmsReadData+0x38c>)
 800146c:	f00d fb62 	bl	800eb34 <puts>
 8001470:	e006      	b.n	8001480 <adBmsReadData+0xb0>
  }
  else{rBuff_size = (tIC * RX_DATA); regData_size = RX_DATA;}
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	b29b      	uxth	r3, r3
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800147a:	2308      	movs	r3, #8
 800147c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t *read_buffer, *pec_error, *cmd_count;
  read_buffer = (uint8_t *)calloc(rBuff_size, sizeof(uint8_t));
 8001480:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001482:	2101      	movs	r1, #1
 8001484:	4618      	mov	r0, r3
 8001486:	f00b fb1f 	bl	800cac8 <calloc>
 800148a:	4603      	mov	r3, r0
 800148c:	61bb      	str	r3, [r7, #24]
  pec_error = (uint8_t *)calloc(tIC, sizeof(uint8_t)); 
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	2101      	movs	r1, #1
 8001492:	4618      	mov	r0, r3
 8001494:	f00b fb18 	bl	800cac8 <calloc>
 8001498:	4603      	mov	r3, r0
 800149a:	617b      	str	r3, [r7, #20]
  cmd_count = (uint8_t *)calloc(tIC, sizeof(uint8_t));
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	2101      	movs	r1, #1
 80014a0:	4618      	mov	r0, r3
 80014a2:	f00b fb11 	bl	800cac8 <calloc>
 80014a6:	4603      	mov	r3, r0
 80014a8:	613b      	str	r3, [r7, #16]
  if((pec_error == NULL) || (cmd_count == NULL) || (read_buffer == NULL))
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <adBmsReadData+0xec>
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d002      	beq.n	80014bc <adBmsReadData+0xec>
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d105      	bne.n	80014c8 <adBmsReadData+0xf8>
  {
#ifdef MBED
    pc.printf(" Failed to allocate memory \n");
#else
    printf(" Failed to allocate memory \n");
 80014bc:	48a8      	ldr	r0, [pc, #672]	@ (8001760 <adBmsReadData+0x390>)
 80014be:	f00d fb39 	bl	800eb34 <puts>
#endif
    exit(0);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f00b fb1c 	bl	800cb00 <exit>
  }
  else
  {
    spiReadData(tIC, &cmd_arg[0], &read_buffer[0], &pec_error[0], &cmd_count[0], regData_size);
 80014c8:	7bf8      	ldrb	r0, [r7, #15]
 80014ca:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	f7ff fe71 	bl	80011c0 <spiReadData>
    switch (type)
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b12      	cmp	r3, #18
 80014e2:	f200 849e 	bhi.w	8001e22 <adBmsReadData+0xa52>
 80014e6:	a201      	add	r2, pc, #4	@ (adr r2, 80014ec <adBmsReadData+0x11c>)
 80014e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ec:	080015a3 	.word	0x080015a3
 80014f0:	08001745 	.word	0x08001745
 80014f4:	080017b7 	.word	0x080017b7
 80014f8:	0800181f 	.word	0x0800181f
 80014fc:	080018ed 	.word	0x080018ed
 8001500:	0800160d 	.word	0x0800160d
 8001504:	08001675 	.word	0x08001675
 8001508:	080016dd 	.word	0x080016dd
 800150c:	08001539 	.word	0x08001539
 8001510:	08001887 	.word	0x08001887
 8001514:	08001955 	.word	0x08001955
 8001518:	08001e23 	.word	0x08001e23
 800151c:	080019bb 	.word	0x080019bb
 8001520:	08001a23 	.word	0x08001a23
 8001524:	08001a8b 	.word	0x08001a8b
 8001528:	08001b5b 	.word	0x08001b5b
 800152c:	08001c2b 	.word	0x08001c2b
 8001530:	08001af3 	.word	0x08001af3
 8001534:	08001cfb 	.word	0x08001cfb
    {
    case Config:
      adBms6830ParseConfig(tIC, ic, group, &read_buffer[0]);
 8001538:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800153c:	7bf8      	ldrb	r0, [r7, #15]
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	f001 f9e6 	bl	8002912 <adBms6830ParseConfig>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001546:	2300      	movs	r3, #0
 8001548:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800154c:	e022      	b.n	8001594 <adBmsReadData+0x1c4>
      {							
        ic[cic].cccrc.cfgr_pec = pec_error[cic];
 800154e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	441a      	add	r2, r3
 8001556:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800155a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800155e:	fb01 f303 	mul.w	r3, r1, r3
 8001562:	68b9      	ldr	r1, [r7, #8]
 8001564:	440b      	add	r3, r1
 8001566:	7812      	ldrb	r2, [r2, #0]
 8001568:	f883 2190 	strb.w	r2, [r3, #400]	@ 0x190
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800156c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	441a      	add	r2, r3
 8001574:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001578:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800157c:	fb01 f303 	mul.w	r3, r1, r3
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	440b      	add	r3, r1
 8001584:	7812      	ldrb	r2, [r2, #0]
 8001586:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800158a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800158e:	3301      	adds	r3, #1
 8001590:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001594:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	429a      	cmp	r2, r3
 800159c:	d3d7      	bcc.n	800154e <adBmsReadData+0x17e>
      }
      break;
 800159e:	f000 bc41 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case Cell:
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80015a2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80015a6:	7bf8      	ldrb	r0, [r7, #15]
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	68b9      	ldr	r1, [r7, #8]
 80015ac:	f001 f9d2 	bl	8002954 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015b6:	e022      	b.n	80015fe <adBmsReadData+0x22e>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80015b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	441a      	add	r2, r3
 80015c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015c8:	fb01 f303 	mul.w	r3, r1, r3
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	440b      	add	r3, r1
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80015d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	441a      	add	r2, r3
 80015de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015e2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80015e6:	fb01 f303 	mul.w	r3, r1, r3
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	440b      	add	r3, r1
 80015ee:	7812      	ldrb	r2, [r2, #0]
 80015f0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015f8:	3301      	adds	r3, #1
 80015fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015fe:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	429a      	cmp	r2, r3
 8001606:	d3d7      	bcc.n	80015b8 <adBmsReadData+0x1e8>
      }
      break;
 8001608:	f000 bc0c 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case AvgCell:
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 800160c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001610:	7bf8      	ldrb	r0, [r7, #15]
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	f001 fc79 	bl	8002f0c <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800161a:	2300      	movs	r3, #0
 800161c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001620:	e022      	b.n	8001668 <adBmsReadData+0x298>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001622:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	441a      	add	r2, r3
 800162a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800162e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	68b9      	ldr	r1, [r7, #8]
 8001638:	440b      	add	r3, r1
 800163a:	7812      	ldrb	r2, [r2, #0]
 800163c:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001640:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	441a      	add	r2, r3
 8001648:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800164c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001650:	fb01 f303 	mul.w	r3, r1, r3
 8001654:	68b9      	ldr	r1, [r7, #8]
 8001656:	440b      	add	r3, r1
 8001658:	7812      	ldrb	r2, [r2, #0]
 800165a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800165e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001662:	3301      	adds	r3, #1
 8001664:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001668:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800166c:	7bfb      	ldrb	r3, [r7, #15]
 800166e:	429a      	cmp	r2, r3
 8001670:	d3d7      	bcc.n	8001622 <adBmsReadData+0x252>
      }
      break;
 8001672:	e3d7      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case S_volt:
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001674:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001678:	7bf8      	ldrb	r0, [r7, #15]
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	68b9      	ldr	r1, [r7, #8]
 800167e:	f001 ff41 	bl	8003504 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001682:	2300      	movs	r3, #0
 8001684:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001688:	e022      	b.n	80016d0 <adBmsReadData+0x300>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 800168a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	441a      	add	r2, r3
 8001692:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001696:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800169a:	fb01 f303 	mul.w	r3, r1, r3
 800169e:	68b9      	ldr	r1, [r7, #8]
 80016a0:	440b      	add	r3, r1
 80016a2:	7812      	ldrb	r2, [r2, #0]
 80016a4:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80016a8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	441a      	add	r2, r3
 80016b0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80016b8:	fb01 f303 	mul.w	r3, r1, r3
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	440b      	add	r3, r1
 80016c0:	7812      	ldrb	r2, [r2, #0]
 80016c2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016c6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ca:	3301      	adds	r3, #1
 80016cc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80016d0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d3d7      	bcc.n	800168a <adBmsReadData+0x2ba>
      }
      break;
 80016da:	e3a3      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case F_volt:
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 80016dc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80016e0:	7bf8      	ldrb	r0, [r7, #15]
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	68b9      	ldr	r1, [r7, #8]
 80016e6:	f002 fa09 	bl	8003afc <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016ea:	2300      	movs	r3, #0
 80016ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80016f0:	e022      	b.n	8001738 <adBmsReadData+0x368>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 80016f2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	441a      	add	r2, r3
 80016fa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016fe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001702:	fb01 f303 	mul.w	r3, r1, r3
 8001706:	68b9      	ldr	r1, [r7, #8]
 8001708:	440b      	add	r3, r1
 800170a:	7812      	ldrb	r2, [r2, #0]
 800170c:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001710:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	441a      	add	r2, r3
 8001718:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800171c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001720:	fb01 f303 	mul.w	r3, r1, r3
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	440b      	add	r3, r1
 8001728:	7812      	ldrb	r2, [r2, #0]
 800172a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800172e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001732:	3301      	adds	r3, #1
 8001734:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8001738:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	429a      	cmp	r2, r3
 8001740:	d3d7      	bcc.n	80016f2 <adBmsReadData+0x322>
      }
      break;
 8001742:	e36f      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Aux:
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001744:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001748:	7bf8      	ldrb	r0, [r7, #15]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	68b9      	ldr	r1, [r7, #8]
 800174e:	f002 fcd1 	bl	80040f4 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001752:	2300      	movs	r3, #0
 8001754:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001758:	e027      	b.n	80017aa <adBmsReadData+0x3da>
 800175a:	bf00      	nop
 800175c:	0801146c 	.word	0x0801146c
 8001760:	0801148c 	.word	0x0801148c
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001764:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	441a      	add	r2, r3
 800176c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001770:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001774:	fb01 f303 	mul.w	r3, r1, r3
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	440b      	add	r3, r1
 800177c:	7812      	ldrb	r2, [r2, #0]
 800177e:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001782:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	441a      	add	r2, r3
 800178a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800178e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	68b9      	ldr	r1, [r7, #8]
 8001798:	440b      	add	r3, r1
 800179a:	7812      	ldrb	r2, [r2, #0]
 800179c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017a4:	3301      	adds	r3, #1
 80017a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017aa:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017ae:	7bfb      	ldrb	r3, [r7, #15]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d3d7      	bcc.n	8001764 <adBmsReadData+0x394>
      }
      break;
 80017b4:	e336      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case RAux:
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[0]);
 80017b6:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80017ba:	7bf8      	ldrb	r0, [r7, #15]
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	68b9      	ldr	r1, [r7, #8]
 80017c0:	f002 fee8 	bl	8004594 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80017ca:	e022      	b.n	8001812 <adBmsReadData+0x442>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 80017cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	441a      	add	r2, r3
 80017d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017dc:	fb01 f303 	mul.w	r3, r1, r3
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	440b      	add	r3, r1
 80017e4:	7812      	ldrb	r2, [r2, #0]
 80017e6:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80017ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	441a      	add	r2, r3
 80017f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017f6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	68b9      	ldr	r1, [r7, #8]
 8001800:	440b      	add	r3, r1
 8001802:	7812      	ldrb	r2, [r2, #0]
 8001804:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001808:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800180c:	3301      	adds	r3, #1
 800180e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001812:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	429a      	cmp	r2, r3
 800181a:	d3d7      	bcc.n	80017cc <adBmsReadData+0x3fc>
      }
      break;
 800181c:	e302      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Status:
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[0]);
 800181e:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001822:	7bf8      	ldrb	r0, [r7, #15]
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	68b9      	ldr	r1, [r7, #8]
 8001828:	f003 ff86 	bl	8005738 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800182c:	2300      	movs	r3, #0
 800182e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001832:	e022      	b.n	800187a <adBmsReadData+0x4aa>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001834:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	441a      	add	r2, r3
 800183c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001840:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	440b      	add	r3, r1
 800184c:	7812      	ldrb	r2, [r2, #0]
 800184e:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001852:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	441a      	add	r2, r3
 800185a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800185e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001862:	fb01 f303 	mul.w	r3, r1, r3
 8001866:	68b9      	ldr	r1, [r7, #8]
 8001868:	440b      	add	r3, r1
 800186a:	7812      	ldrb	r2, [r2, #0]
 800186c:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001870:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001874:	3301      	adds	r3, #1
 8001876:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800187a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	429a      	cmp	r2, r3
 8001882:	d3d7      	bcc.n	8001834 <adBmsReadData+0x464>
      }
      break;
 8001884:	e2ce      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Comm:
      adBms6830ParseComm(tIC, ic, &read_buffer[0]);
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	68b9      	ldr	r1, [r7, #8]
 800188c:	4618      	mov	r0, r3
 800188e:	f003 ffcd 	bl	800582c <adBms6830ParseComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001892:	2300      	movs	r3, #0
 8001894:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001898:	e022      	b.n	80018e0 <adBmsReadData+0x510>
      {
        ic[cic].cccrc.comm_pec = pec_error[cic];
 800189a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	441a      	add	r2, r3
 80018a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018a6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018aa:	fb01 f303 	mul.w	r3, r1, r3
 80018ae:	68b9      	ldr	r1, [r7, #8]
 80018b0:	440b      	add	r3, r1
 80018b2:	7812      	ldrb	r2, [r2, #0]
 80018b4:	f883 2198 	strb.w	r2, [r3, #408]	@ 0x198
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80018b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	441a      	add	r2, r3
 80018c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80018c8:	fb01 f303 	mul.w	r3, r1, r3
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	440b      	add	r3, r1
 80018d0:	7812      	ldrb	r2, [r2, #0]
 80018d2:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018da:	3301      	adds	r3, #1
 80018dc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80018e0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d3d7      	bcc.n	800189a <adBmsReadData+0x4ca>
      }
      break;
 80018ea:	e29b      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Pwm:
      adBms6830ParsePwm(tIC, ic, group, &read_buffer[0]);
 80018ec:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80018f0:	7bf8      	ldrb	r0, [r7, #15]
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	f004 fab5 	bl	8005e64 <adBms6830ParsePwm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018fa:	2300      	movs	r3, #0
 80018fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001900:	e022      	b.n	8001948 <adBmsReadData+0x578>
      {
        ic[cic].cccrc.pwm_pec = pec_error[cic];
 8001902:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	441a      	add	r2, r3
 800190a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800190e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001912:	fb01 f303 	mul.w	r3, r1, r3
 8001916:	68b9      	ldr	r1, [r7, #8]
 8001918:	440b      	add	r3, r1
 800191a:	7812      	ldrb	r2, [r2, #0]
 800191c:	f883 2199 	strb.w	r2, [r3, #409]	@ 0x199
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001920:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	441a      	add	r2, r3
 8001928:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800192c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001930:	fb01 f303 	mul.w	r3, r1, r3
 8001934:	68b9      	ldr	r1, [r7, #8]
 8001936:	440b      	add	r3, r1
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 800193e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001942:	3301      	adds	r3, #1
 8001944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001948:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	429a      	cmp	r2, r3
 8001950:	d3d7      	bcc.n	8001902 <adBmsReadData+0x532>
      }
      break;
 8001952:	e267      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Sid:
      adBms6830ParseSID(tIC, ic, &read_buffer[0]);
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	4618      	mov	r0, r3
 800195c:	f004 f845 	bl	80059ea <adBms6830ParseSID>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001960:	2300      	movs	r3, #0
 8001962:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001966:	e022      	b.n	80019ae <adBmsReadData+0x5de>
      {
        ic[cic].cccrc.sid_pec = pec_error[cic];
 8001968:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	441a      	add	r2, r3
 8001970:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001974:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001978:	fb01 f303 	mul.w	r3, r1, r3
 800197c:	68b9      	ldr	r1, [r7, #8]
 800197e:	440b      	add	r3, r1
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	f883 219a 	strb.w	r2, [r3, #410]	@ 0x19a
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001986:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	441a      	add	r2, r3
 800198e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001992:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001996:	fb01 f303 	mul.w	r3, r1, r3
 800199a:	68b9      	ldr	r1, [r7, #8]
 800199c:	440b      	add	r3, r1
 800199e:	7812      	ldrb	r2, [r2, #0]
 80019a0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80019a8:	3301      	adds	r3, #1
 80019aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80019ae:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d3d7      	bcc.n	8001968 <adBmsReadData+0x598>
      }
      break;
 80019b8:	e234      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcvall:
      /* 32 byte cell data + 2 byte pec */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80019ba:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80019be:	7bf8      	ldrb	r0, [r7, #15]
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	68b9      	ldr	r1, [r7, #8]
 80019c4:	f000 ffc6 	bl	8002954 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019c8:	2300      	movs	r3, #0
 80019ca:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80019ce:	e022      	b.n	8001a16 <adBmsReadData+0x646>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80019d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	441a      	add	r2, r3
 80019d8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019dc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019e0:	fb01 f303 	mul.w	r3, r1, r3
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	440b      	add	r3, r1
 80019e8:	7812      	ldrb	r2, [r2, #0]
 80019ea:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80019ee:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	441a      	add	r2, r3
 80019f6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019fa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80019fe:	fb01 f303 	mul.w	r3, r1, r3
 8001a02:	68b9      	ldr	r1, [r7, #8]
 8001a04:	440b      	add	r3, r1
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001a10:	3301      	adds	r3, #1
 8001a12:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001a16:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d3d7      	bcc.n	80019d0 <adBmsReadData+0x600>
      }
      break;
 8001a20:	e200      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacall:
      /* 32 byte avg cell data + 2 byte pec */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001a22:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a26:	7bf8      	ldrb	r0, [r7, #15]
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	68b9      	ldr	r1, [r7, #8]
 8001a2c:	f001 fa6e 	bl	8002f0c <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a36:	e022      	b.n	8001a7e <adBmsReadData+0x6ae>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001a38:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	441a      	add	r2, r3
 8001a40:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a44:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a48:	fb01 f303 	mul.w	r3, r1, r3
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	440b      	add	r3, r1
 8001a50:	7812      	ldrb	r2, [r2, #0]
 8001a52:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001a56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	441a      	add	r2, r3
 8001a5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a62:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	440b      	add	r3, r1
 8001a6e:	7812      	ldrb	r2, [r2, #0]
 8001a70:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a74:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a7e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d3d7      	bcc.n	8001a38 <adBmsReadData+0x668>
      }
      break;
 8001a88:	e1cc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdsall:
      /* 32 byte scell volt data + 2 byte pec */
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001a8a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a8e:	7bf8      	ldrb	r0, [r7, #15]
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	f001 fd36 	bl	8003504 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a9e:	e022      	b.n	8001ae6 <adBmsReadData+0x716>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	441a      	add	r2, r3
 8001aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ab0:	fb01 f303 	mul.w	r3, r1, r3
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	440b      	add	r3, r1
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001abe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	441a      	add	r2, r3
 8001ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aca:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001ace:	fb01 f303 	mul.w	r3, r1, r3
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	440b      	add	r3, r1
 8001ad6:	7812      	ldrb	r2, [r2, #0]
 8001ad8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001adc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001ae6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3d7      	bcc.n	8001aa0 <adBmsReadData+0x6d0>
      }
      break;
 8001af0:	e198      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdfcall:
      /* 32 byte fcell data + 2 byte pec */
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 8001af2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001af6:	7bf8      	ldrb	r0, [r7, #15]
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	68b9      	ldr	r1, [r7, #8]
 8001afc:	f001 fffe 	bl	8003afc <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b06:	e022      	b.n	8001b4e <adBmsReadData+0x77e>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 8001b08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	441a      	add	r2, r3
 8001b10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b14:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b18:	fb01 f303 	mul.w	r3, r1, r3
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	440b      	add	r3, r1
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	f883 2194 	strb.w	r2, [r3, #404]	@ 0x194
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	441a      	add	r2, r3
 8001b2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b32:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b36:	fb01 f303 	mul.w	r3, r1, r3
 8001b3a:	68b9      	ldr	r1, [r7, #8]
 8001b3c:	440b      	add	r3, r1
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b48:	3301      	adds	r3, #1
 8001b4a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b4e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d3d7      	bcc.n	8001b08 <adBmsReadData+0x738>
      }
      break;
 8001b58:	e164      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcsall:
      /* 64 byte + 2 byte pec = 32 byte cell data + 32 byte scell volt data */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 8001b5a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001b5e:	7bf8      	ldrb	r0, [r7, #15]
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	68b9      	ldr	r1, [r7, #8]
 8001b64:	f000 fef6 	bl	8002954 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001b6e:	e022      	b.n	8001bb6 <adBmsReadData+0x7e6>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 8001b70:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	441a      	add	r2, r3
 8001b78:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b7c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b80:	fb01 f303 	mul.w	r3, r1, r3
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	440b      	add	r3, r1
 8001b88:	7812      	ldrb	r2, [r2, #0]
 8001b8a:	f883 2191 	strb.w	r2, [r3, #401]	@ 0x191
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b8e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	441a      	add	r2, r3
 8001b96:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b9a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	68b9      	ldr	r1, [r7, #8]
 8001ba4:	440b      	add	r3, r1
 8001ba6:	7812      	ldrb	r2, [r2, #0]
 8001ba8:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001bb6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d3d7      	bcc.n	8001b70 <adBmsReadData+0x7a0>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	3320      	adds	r3, #32
 8001bc4:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001bc8:	7bf8      	ldrb	r0, [r7, #15]
 8001bca:	68b9      	ldr	r1, [r7, #8]
 8001bcc:	f001 fc9a 	bl	8003504 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001bd6:	e022      	b.n	8001c1e <adBmsReadData+0x84e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001bd8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	441a      	add	r2, r3
 8001be0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001be4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001be8:	fb01 f303 	mul.w	r3, r1, r3
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	440b      	add	r3, r1
 8001bf0:	7812      	ldrb	r2, [r2, #0]
 8001bf2:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001bf6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	441a      	add	r2, r3
 8001bfe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c02:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c06:	fb01 f303 	mul.w	r3, r1, r3
 8001c0a:	68b9      	ldr	r1, [r7, #8]
 8001c0c:	440b      	add	r3, r1
 8001c0e:	7812      	ldrb	r2, [r2, #0]
 8001c10:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c18:	3301      	adds	r3, #1
 8001c1a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001c1e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d3d7      	bcc.n	8001bd8 <adBmsReadData+0x808>
      }
      break;
 8001c28:	e0fc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacsall:
      /* 64 byte + 2 byte pec = 32 byte avg cell data + 32 byte scell volt data */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001c2a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c2e:	7bf8      	ldrb	r0, [r7, #15]
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	68b9      	ldr	r1, [r7, #8]
 8001c34:	f001 f96a 	bl	8002f0c <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c3e:	e022      	b.n	8001c86 <adBmsReadData+0x8b6>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001c40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	441a      	add	r2, r3
 8001c48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c4c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c50:	fb01 f303 	mul.w	r3, r1, r3
 8001c54:	68b9      	ldr	r1, [r7, #8]
 8001c56:	440b      	add	r3, r1
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	f883 2192 	strb.w	r2, [r3, #402]	@ 0x192
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001c5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	441a      	add	r2, r3
 8001c66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c6a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001c6e:	fb01 f303 	mul.w	r3, r1, r3
 8001c72:	68b9      	ldr	r1, [r7, #8]
 8001c74:	440b      	add	r3, r1
 8001c76:	7812      	ldrb	r2, [r2, #0]
 8001c78:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c7c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c80:	3301      	adds	r3, #1
 8001c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c86:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d3d7      	bcc.n	8001c40 <adBmsReadData+0x870>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	3320      	adds	r3, #32
 8001c94:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c98:	7bf8      	ldrb	r0, [r7, #15]
 8001c9a:	68b9      	ldr	r1, [r7, #8]
 8001c9c:	f001 fc32 	bl	8003504 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001ca6:	e022      	b.n	8001cee <adBmsReadData+0x91e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001ca8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	441a      	add	r2, r3
 8001cb0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cb4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cb8:	fb01 f303 	mul.w	r3, r1, r3
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	440b      	add	r3, r1
 8001cc0:	7812      	ldrb	r2, [r2, #0]
 8001cc2:	f883 2193 	strb.w	r2, [r3, #403]	@ 0x193
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001cc6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	441a      	add	r2, r3
 8001cce:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cd2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001cd6:	fb01 f303 	mul.w	r3, r1, r3
 8001cda:	68b9      	ldr	r1, [r7, #8]
 8001cdc:	440b      	add	r3, r1
 8001cde:	7812      	ldrb	r2, [r2, #0]
 8001ce0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ce4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ce8:	3301      	adds	r3, #1
 8001cea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001cee:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d3d7      	bcc.n	8001ca8 <adBmsReadData+0x8d8>
      }
      break;
 8001cf8:	e094      	b.n	8001e24 <adBmsReadData+0xa54>
    case Rdasall:
      /* 68 byte + 2 byte pec: 
      24 byte gpio data + 20 byte Redundant gpio data +
      24 byte status A(6 byte), B(6 byte), C(4 byte), D(6 byte) & E(2 byte)
      */
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001cfa:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001cfe:	7bf8      	ldrb	r0, [r7, #15]
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	68b9      	ldr	r1, [r7, #8]
 8001d04:	f002 f9f6 	bl	80040f4 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d0e:	e022      	b.n	8001d56 <adBmsReadData+0x986>
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001d10:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	441a      	add	r2, r3
 8001d18:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d1c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d20:	fb01 f303 	mul.w	r3, r1, r3
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	440b      	add	r3, r1
 8001d28:	7812      	ldrb	r2, [r2, #0]
 8001d2a:	f883 2195 	strb.w	r2, [r3, #405]	@ 0x195
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	441a      	add	r2, r3
 8001d36:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d3a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d3e:	fb01 f303 	mul.w	r3, r1, r3
 8001d42:	68b9      	ldr	r1, [r7, #8]
 8001d44:	440b      	add	r3, r1
 8001d46:	7812      	ldrb	r2, [r2, #0]
 8001d48:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d4c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d50:	3301      	adds	r3, #1
 8001d52:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d56:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d3d7      	bcc.n	8001d10 <adBmsReadData+0x940>
      }
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[24]);
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	3318      	adds	r3, #24
 8001d64:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001d68:	7bf8      	ldrb	r0, [r7, #15]
 8001d6a:	68b9      	ldr	r1, [r7, #8]
 8001d6c:	f002 fc12 	bl	8004594 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d70:	2300      	movs	r3, #0
 8001d72:	f887 3020 	strb.w	r3, [r7, #32]
 8001d76:	e022      	b.n	8001dbe <adBmsReadData+0x9ee>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 8001d78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	441a      	add	r2, r3
 8001d80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d84:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001d88:	fb01 f303 	mul.w	r3, r1, r3
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	440b      	add	r3, r1
 8001d90:	7812      	ldrb	r2, [r2, #0]
 8001d92:	f883 2196 	strb.w	r2, [r3, #406]	@ 0x196
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d96:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	441a      	add	r2, r3
 8001d9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001da2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001da6:	fb01 f303 	mul.w	r3, r1, r3
 8001daa:	68b9      	ldr	r1, [r7, #8]
 8001dac:	440b      	add	r3, r1
 8001dae:	7812      	ldrb	r2, [r2, #0]
 8001db0:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001db4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001db8:	3301      	adds	r3, #1
 8001dba:	f887 3020 	strb.w	r3, [r7, #32]
 8001dbe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d3d7      	bcc.n	8001d78 <adBmsReadData+0x9a8>
      }
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[44]);
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	332c      	adds	r3, #44	@ 0x2c
 8001dcc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001dd0:	7bf8      	ldrb	r0, [r7, #15]
 8001dd2:	68b9      	ldr	r1, [r7, #8]
 8001dd4:	f003 fcb0 	bl	8005738 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001dd8:	2300      	movs	r3, #0
 8001dda:	77fb      	strb	r3, [r7, #31]
 8001ddc:	e01c      	b.n	8001e18 <adBmsReadData+0xa48>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001dde:	7ffb      	ldrb	r3, [r7, #31]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	441a      	add	r2, r3
 8001de4:	7ffb      	ldrb	r3, [r7, #31]
 8001de6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001dea:	fb01 f303 	mul.w	r3, r1, r3
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	440b      	add	r3, r1
 8001df2:	7812      	ldrb	r2, [r2, #0]
 8001df4:	f883 2197 	strb.w	r2, [r3, #407]	@ 0x197
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001df8:	7ffb      	ldrb	r3, [r7, #31]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	441a      	add	r2, r3
 8001dfe:	7ffb      	ldrb	r3, [r7, #31]
 8001e00:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8001e04:	fb01 f303 	mul.w	r3, r1, r3
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	440b      	add	r3, r1
 8001e0c:	7812      	ldrb	r2, [r2, #0]
 8001e0e:	f883 218f 	strb.w	r2, [r3, #399]	@ 0x18f
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001e12:	7ffb      	ldrb	r3, [r7, #31]
 8001e14:	3301      	adds	r3, #1
 8001e16:	77fb      	strb	r3, [r7, #31]
 8001e18:	7ffa      	ldrb	r2, [r7, #31]
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d3de      	bcc.n	8001dde <adBmsReadData+0xa0e>
      }
      break;
 8001e20:	e000      	b.n	8001e24 <adBmsReadData+0xa54>
      
    default:
      break;
 8001e22:	bf00      	nop
    }
  }
  free(read_buffer);
 8001e24:	69b8      	ldr	r0, [r7, #24]
 8001e26:	f00b f94f 	bl	800d0c8 <free>
  free(pec_error); 
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f00b f94c 	bl	800d0c8 <free>
  free(cmd_count); 
 8001e30:	6938      	ldr	r0, [r7, #16]
 8001e32:	f00b f949 	bl	800d0c8 <free>
}
 8001e36:	bf00      	nop
 8001e38:	3738      	adds	r7, #56	@ 0x38
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop

08001e40 <spiWriteData>:
(
uint8_t tIC, 
uint8_t tx_cmd[2], 
uint8_t *data
)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	@ 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	73fb      	strb	r3, [r7, #15]
  uint8_t BYTES_IN_REG = TX_DATA;
 8001e4e:	2306      	movs	r3, #6
 8001e50:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t CMD_LEN = 4 + (RX_DATA * tIC);
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint16_t data_pec, cmd_pec;
  uint8_t *cmd, copyArray[TX_DATA], src_address = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t cmd_index;
  cmd = (uint8_t *)calloc(CMD_LEN, sizeof(uint8_t)); 
 8001e66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f00a fe2b 	bl	800cac8 <calloc>
 8001e72:	4603      	mov	r3, r0
 8001e74:	61fb      	str	r3, [r7, #28]
  if(cmd == NULL)
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <spiWriteData+0x48>
  {
#ifdef MBED
    pc.printf(" Failed to allocate cmd array memory \n");
#else
    printf(" Failed to allocate cmd array memory \n");
 8001e7c:	4851      	ldr	r0, [pc, #324]	@ (8001fc4 <spiWriteData+0x184>)
 8001e7e:	f00c fe59 	bl	800eb34 <puts>
#endif  
    exit(0);
 8001e82:	2000      	movs	r0, #0
 8001e84:	f00a fe3c 	bl	800cb00 <exit>
  }
  else
  {
    cmd[0] = tx_cmd[0];
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	781a      	ldrb	r2, [r3, #0]
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	3301      	adds	r3, #1
 8001e94:	68ba      	ldr	r2, [r7, #8]
 8001e96:	7852      	ldrb	r2, [r2, #1]
 8001e98:	701a      	strb	r2, [r3, #0]
    cmd_pec = Pec15_Calc(2, cmd);
 8001e9a:	69f9      	ldr	r1, [r7, #28]
 8001e9c:	2002      	movs	r0, #2
 8001e9e:	f7ff f8c7 	bl	8001030 <Pec15_Calc>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	837b      	strh	r3, [r7, #26]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001ea6:	8b7b      	ldrh	r3, [r7, #26]
 8001ea8:	0a1b      	lsrs	r3, r3, #8
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	3302      	adds	r3, #2
 8001eb0:	b2d2      	uxtb	r2, r2
 8001eb2:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t)(cmd_pec);
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	3303      	adds	r3, #3
 8001eb8:	8b7a      	ldrh	r2, [r7, #26]
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	701a      	strb	r2, [r3, #0]
    cmd_index = 4;
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* executes for each LTC68xx, this loops starts with the last IC on the stack */
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001eca:	e064      	b.n	8001f96 <spiWriteData+0x156>
    {                                                                         
      src_address = ((current_ic-1) * TX_DATA); 
 8001ecc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	0052      	lsls	r2, r2, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	3b06      	subs	r3, #6
 8001edc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      /* The first configuration written is received by the last IC in the daisy chain */
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001ee6:	e01d      	b.n	8001f24 <spiWriteData+0xe4>
      {
        cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8001ee8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001eec:	1e5a      	subs	r2, r3, #1
 8001eee:	4613      	mov	r3, r2
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4413      	add	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001efc:	4413      	add	r3, r2
 8001efe:	461a      	mov	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	441a      	add	r2, r3
 8001f04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f08:	69f9      	ldr	r1, [r7, #28]
 8001f0a:	440b      	add	r3, r1
 8001f0c:	7812      	ldrb	r2, [r2, #0]
 8001f0e:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 1;
 8001f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f14:	3301      	adds	r3, #1
 8001f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001f1a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001f1e:	3301      	adds	r3, #1
 8001f20:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001f24:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001f28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d3db      	bcc.n	8001ee8 <spiWriteData+0xa8>
      }
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], TX_DATA); /* dst, src, size */
 8001f30:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	18d1      	adds	r1, r2, r3
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	2206      	movs	r2, #6
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f00c fe7e 	bl	800ec40 <memcpy>
      /* calculating the PEC for each Ics configuration register data */
      data_pec = (uint16_t)pec10_calc(false, BYTES_IN_REG, &copyArray[0]);  
 8001f44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f48:	f107 0210 	add.w	r2, r7, #16
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f7ff f8a2 	bl	8001098 <pec10_calc>
 8001f54:	4603      	mov	r3, r0
 8001f56:	833b      	strh	r3, [r7, #24]
      cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 8001f58:	8b3b      	ldrh	r3, [r7, #24]
 8001f5a:	0a1b      	lsrs	r3, r3, #8
 8001f5c:	b299      	uxth	r1, r3
 8001f5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f62:	69fa      	ldr	r2, [r7, #28]
 8001f64:	4413      	add	r3, r2
 8001f66:	b2ca      	uxtb	r2, r1
 8001f68:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f6e:	3301      	adds	r3, #1
 8001f70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      cmd[cmd_index] = (uint8_t)data_pec;
 8001f74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f78:	69fa      	ldr	r2, [r7, #28]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	8b3a      	ldrh	r2, [r7, #24]
 8001f7e:	b2d2      	uxtb	r2, r2
 8001f80:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f86:	3301      	adds	r3, #1
 8001f88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001f8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f90:	3b01      	subs	r3, #1
 8001f92:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001f96:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d196      	bne.n	8001ecc <spiWriteData+0x8c>
    }
    adBmsCsLow();
 8001f9e:	f004 fd9d 	bl	8006adc <adBmsCsLow>
    spiWriteBytes(CMD_LEN, &cmd[0]);
 8001fa2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	69f9      	ldr	r1, [r7, #28]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f004 fdae 	bl	8006b0c <spiWriteBytes>
    adBmsCsHigh();
 8001fb0:	f004 fda0 	bl	8006af4 <adBmsCsHigh>
  }
  free(cmd); 
 8001fb4:	69f8      	ldr	r0, [r7, #28]
 8001fb6:	f00b f887 	bl	800d0c8 <free>
}
 8001fba:	bf00      	nop
 8001fbc:	3728      	adds	r7, #40	@ 0x28
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	080114a8 	.word	0x080114a8

08001fc8 <adBmsWriteData>:
* @return None 
*
*******************************************************************************
*/
void adBmsWriteData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{	  
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	@ 0x28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60b9      	str	r1, [r7, #8]
 8001fd0:	607a      	str	r2, [r7, #4]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	73fb      	strb	r3, [r7, #15]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	73bb      	strb	r3, [r7, #14]
  uint8_t data_len = TX_DATA, write_size = (TX_DATA * tIC);
 8001fdc:	2306      	movs	r3, #6
 8001fde:	76fb      	strb	r3, [r7, #27]
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	0052      	lsls	r2, r2, #1
 8001fe6:	4413      	add	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	76bb      	strb	r3, [r7, #26]
  uint8_t *write_buffer = (uint8_t *)calloc(write_size, sizeof(uint8_t));
 8001fec:	7ebb      	ldrb	r3, [r7, #26]
 8001fee:	2101      	movs	r1, #1
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f00a fd69 	bl	800cac8 <calloc>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	617b      	str	r3, [r7, #20]
  if(write_buffer == NULL)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d105      	bne.n	800200c <adBmsWriteData+0x44>
  {
#ifdef MBED
    pc.printf(" Failed to allocate write_buffer array memory \n");
#else
    printf(" Failed to allocate write_buffer array memory \n");
 8002000:	48bb      	ldr	r0, [pc, #748]	@ (80022f0 <adBmsWriteData+0x328>)
 8002002:	f00c fd97 	bl	800eb34 <puts>
#endif
    exit(0);
 8002006:	2000      	movs	r0, #0
 8002008:	f00a fd7a 	bl	800cb00 <exit>
  }
  else
  {
    switch (type)
 800200c:	7bbb      	ldrb	r3, [r7, #14]
 800200e:	3b04      	subs	r3, #4
 8002010:	2b07      	cmp	r3, #7
 8002012:	f200 816f 	bhi.w	80022f4 <adBmsWriteData+0x32c>
 8002016:	a201      	add	r2, pc, #4	@ (adr r2, 800201c <adBmsWriteData+0x54>)
 8002018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201c:	080021af 	.word	0x080021af
 8002020:	080022f5 	.word	0x080022f5
 8002024:	080022f5 	.word	0x080022f5
 8002028:	080022f5 	.word	0x080022f5
 800202c:	0800203d 	.word	0x0800203d
 8002030:	08002139 	.word	0x08002139
 8002034:	080022f5 	.word	0x080022f5
 8002038:	08002293 	.word	0x08002293
    {	   
    case Config:	
      switch (group)
 800203c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002040:	2b01      	cmp	r3, #1
 8002042:	d002      	beq.n	800204a <adBmsWriteData+0x82>
 8002044:	2b02      	cmp	r3, #2
 8002046:	d03b      	beq.n	80020c0 <adBmsWriteData+0xf8>
          }		
        }
        break;

      default:
    	  break;
 8002048:	e075      	b.n	8002136 <adBmsWriteData+0x16e>
        adBms6830CreateConfiga(tIC, &ic[0]);
 800204a:	7bfb      	ldrb	r3, [r7, #15]
 800204c:	68b9      	ldr	r1, [r7, #8]
 800204e:	4618      	mov	r0, r3
 8002050:	f003 ff29 	bl	8005ea6 <adBms6830CreateConfiga>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002054:	2300      	movs	r3, #0
 8002056:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800205a:	e02b      	b.n	80020b4 <adBmsWriteData+0xec>
          for (uint8_t data = 0; data < data_len; data++)
 800205c:	2300      	movs	r3, #0
 800205e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8002062:	e01d      	b.n	80020a0 <adBmsWriteData+0xd8>
            write_buffer[(cic * data_len) + data] = ic[cic].configa.tx_data[data];
 8002064:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002068:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800206c:	fb02 f303 	mul.w	r3, r2, r3
 8002070:	68ba      	ldr	r2, [r7, #8]
 8002072:	18d1      	adds	r1, r2, r3
 8002074:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002078:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800207c:	7ef8      	ldrb	r0, [r7, #27]
 800207e:	fb03 f000 	mul.w	r0, r3, r0
 8002082:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002086:	4403      	add	r3, r0
 8002088:	4618      	mov	r0, r3
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	4403      	add	r3, r0
 800208e:	440a      	add	r2, r1
 8002090:	f892 211f 	ldrb.w	r2, [r2, #287]	@ 0x11f
 8002094:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002096:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800209a:	3301      	adds	r3, #1
 800209c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80020a0:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80020a4:	7efb      	ldrb	r3, [r7, #27]
 80020a6:	429a      	cmp	r2, r3
 80020a8:	d3dc      	bcc.n	8002064 <adBmsWriteData+0x9c>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020ae:	3301      	adds	r3, #1
 80020b0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80020b4:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80020b8:	7bfb      	ldrb	r3, [r7, #15]
 80020ba:	429a      	cmp	r2, r3
 80020bc:	d3ce      	bcc.n	800205c <adBmsWriteData+0x94>
        break;
 80020be:	e03a      	b.n	8002136 <adBmsWriteData+0x16e>
        adBms6830CreateConfigb(tIC, &ic[0]);
 80020c0:	7bfb      	ldrb	r3, [r7, #15]
 80020c2:	68b9      	ldr	r1, [r7, #8]
 80020c4:	4618      	mov	r0, r3
 80020c6:	f003 fffe 	bl	80060c6 <adBms6830CreateConfigb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020ca:	2300      	movs	r3, #0
 80020cc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80020d0:	e02b      	b.n	800212a <adBmsWriteData+0x162>
          for (uint8_t data = 0; data < data_len; data++)
 80020d2:	2300      	movs	r3, #0
 80020d4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80020d8:	e01d      	b.n	8002116 <adBmsWriteData+0x14e>
            write_buffer[(cic * data_len) + data] = ic[cic].configb.tx_data[data];
 80020da:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80020e2:	fb02 f303 	mul.w	r3, r2, r3
 80020e6:	68ba      	ldr	r2, [r7, #8]
 80020e8:	18d1      	adds	r1, r2, r3
 80020ea:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80020ee:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020f2:	7ef8      	ldrb	r0, [r7, #27]
 80020f4:	fb03 f000 	mul.w	r0, r3, r0
 80020f8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80020fc:	4403      	add	r3, r0
 80020fe:	4618      	mov	r0, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	4403      	add	r3, r0
 8002104:	440a      	add	r2, r1
 8002106:	f892 212d 	ldrb.w	r2, [r2, #301]	@ 0x12d
 800210a:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 800210c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002110:	3301      	adds	r3, #1
 8002112:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002116:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 800211a:	7efb      	ldrb	r3, [r7, #27]
 800211c:	429a      	cmp	r2, r3
 800211e:	d3dc      	bcc.n	80020da <adBmsWriteData+0x112>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002120:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8002124:	3301      	adds	r3, #1
 8002126:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800212a:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 800212e:	7bfb      	ldrb	r3, [r7, #15]
 8002130:	429a      	cmp	r2, r3
 8002132:	d3ce      	bcc.n	80020d2 <adBmsWriteData+0x10a>
        break;
 8002134:	bf00      	nop
      }
      break;
 8002136:	e0de      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Comm:
      adBms6830CreateComm(tIC, &ic[0]);
 8002138:	7bfb      	ldrb	r3, [r7, #15]
 800213a:	68b9      	ldr	r1, [r7, #8]
 800213c:	4618      	mov	r0, r3
 800213e:	f004 f9d2 	bl	80064e6 <adBms6830CreateComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002142:	2300      	movs	r3, #0
 8002144:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002148:	e02b      	b.n	80021a2 <adBmsWriteData+0x1da>
      {
        for (uint8_t data = 0; data < data_len; data++)
 800214a:	2300      	movs	r3, #0
 800214c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002150:	e01d      	b.n	800218e <adBmsWriteData+0x1c6>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].com.tx_data[data];
 8002152:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002156:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800215a:	fb02 f303 	mul.w	r3, r2, r3
 800215e:	68ba      	ldr	r2, [r7, #8]
 8002160:	18d1      	adds	r1, r2, r3
 8002162:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002166:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800216a:	7ef8      	ldrb	r0, [r7, #27]
 800216c:	fb03 f000 	mul.w	r0, r3, r0
 8002170:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002174:	4403      	add	r3, r0
 8002176:	4618      	mov	r0, r3
 8002178:	697b      	ldr	r3, [r7, #20]
 800217a:	4403      	add	r3, r0
 800217c:	440a      	add	r2, r1
 800217e:	f892 2157 	ldrb.w	r2, [r2, #343]	@ 0x157
 8002182:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8002184:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002188:	3301      	adds	r3, #1
 800218a:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800218e:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8002192:	7efb      	ldrb	r3, [r7, #27]
 8002194:	429a      	cmp	r2, r3
 8002196:	d3dc      	bcc.n	8002152 <adBmsWriteData+0x18a>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8002198:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800219c:	3301      	adds	r3, #1
 800219e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80021a2:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80021a6:	7bfb      	ldrb	r3, [r7, #15]
 80021a8:	429a      	cmp	r2, r3
 80021aa:	d3ce      	bcc.n	800214a <adBmsWriteData+0x182>
        }	
      }
      break;
 80021ac:	e0a3      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Pwm:
      switch (group)
 80021ae:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80021b2:	2b01      	cmp	r3, #1
 80021b4:	d002      	beq.n	80021bc <adBmsWriteData+0x1f4>
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d03b      	beq.n	8002232 <adBmsWriteData+0x26a>
          }	
        }
        break;

      default:
    	  break;
 80021ba:	e069      	b.n	8002290 <adBmsWriteData+0x2c8>
        adBms6830CreatePwma(tIC, &ic[0]);
 80021bc:	7bfb      	ldrb	r3, [r7, #15]
 80021be:	68b9      	ldr	r1, [r7, #8]
 80021c0:	4618      	mov	r0, r3
 80021c2:	f004 fa4d 	bl	8006660 <adBms6830CreatePwma>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80021c6:	2300      	movs	r3, #0
 80021c8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80021cc:	e02b      	b.n	8002226 <adBmsWriteData+0x25e>
          for (uint8_t data = 0; data < data_len; data++)
 80021ce:	2300      	movs	r3, #0
 80021d0:	f887 3020 	strb.w	r3, [r7, #32]
 80021d4:	e01d      	b.n	8002212 <adBmsWriteData+0x24a>
            write_buffer[(cic * data_len) + data] = ic[cic].pwma.tx_data[data];
 80021d6:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80021de:	fb02 f303 	mul.w	r3, r2, r3
 80021e2:	68ba      	ldr	r2, [r7, #8]
 80021e4:	18d1      	adds	r1, r2, r3
 80021e6:	f897 2020 	ldrb.w	r2, [r7, #32]
 80021ea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021ee:	7ef8      	ldrb	r0, [r7, #27]
 80021f0:	fb03 f000 	mul.w	r0, r3, r0
 80021f4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80021f8:	4403      	add	r3, r0
 80021fa:	4618      	mov	r0, r3
 80021fc:	697b      	ldr	r3, [r7, #20]
 80021fe:	4403      	add	r3, r0
 8002200:	440a      	add	r2, r1
 8002202:	f892 2165 	ldrb.w	r2, [r2, #357]	@ 0x165
 8002206:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002208:	f897 3020 	ldrb.w	r3, [r7, #32]
 800220c:	3301      	adds	r3, #1
 800220e:	f887 3020 	strb.w	r3, [r7, #32]
 8002212:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002216:	7efb      	ldrb	r3, [r7, #27]
 8002218:	429a      	cmp	r2, r3
 800221a:	d3dc      	bcc.n	80021d6 <adBmsWriteData+0x20e>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800221c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8002220:	3301      	adds	r3, #1
 8002222:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8002226:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 800222a:	7bfb      	ldrb	r3, [r7, #15]
 800222c:	429a      	cmp	r2, r3
 800222e:	d3ce      	bcc.n	80021ce <adBmsWriteData+0x206>
        break;   
 8002230:	e02e      	b.n	8002290 <adBmsWriteData+0x2c8>
        adBms6830CreatePwmb(tIC, &ic[0]);
 8002232:	7bfb      	ldrb	r3, [r7, #15]
 8002234:	68b9      	ldr	r1, [r7, #8]
 8002236:	4618      	mov	r0, r3
 8002238:	f004 fb08 	bl	800684c <adBms6830CreatePwmb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800223c:	2300      	movs	r3, #0
 800223e:	77fb      	strb	r3, [r7, #31]
 8002240:	e021      	b.n	8002286 <adBmsWriteData+0x2be>
          for (uint8_t data = 0; data < data_len; data++)
 8002242:	2300      	movs	r3, #0
 8002244:	77bb      	strb	r3, [r7, #30]
 8002246:	e017      	b.n	8002278 <adBmsWriteData+0x2b0>
            write_buffer[(cic * data_len) + data] = ic[cic].pwmb.tx_data[data];
 8002248:	7ffb      	ldrb	r3, [r7, #31]
 800224a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800224e:	fb02 f303 	mul.w	r3, r2, r3
 8002252:	68ba      	ldr	r2, [r7, #8]
 8002254:	18d1      	adds	r1, r2, r3
 8002256:	7fba      	ldrb	r2, [r7, #30]
 8002258:	7ffb      	ldrb	r3, [r7, #31]
 800225a:	7ef8      	ldrb	r0, [r7, #27]
 800225c:	fb03 f000 	mul.w	r0, r3, r0
 8002260:	7fbb      	ldrb	r3, [r7, #30]
 8002262:	4403      	add	r3, r0
 8002264:	4618      	mov	r0, r3
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	4403      	add	r3, r0
 800226a:	440a      	add	r2, r1
 800226c:	f892 2173 	ldrb.w	r2, [r2, #371]	@ 0x173
 8002270:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002272:	7fbb      	ldrb	r3, [r7, #30]
 8002274:	3301      	adds	r3, #1
 8002276:	77bb      	strb	r3, [r7, #30]
 8002278:	7fba      	ldrb	r2, [r7, #30]
 800227a:	7efb      	ldrb	r3, [r7, #27]
 800227c:	429a      	cmp	r2, r3
 800227e:	d3e3      	bcc.n	8002248 <adBmsWriteData+0x280>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002280:	7ffb      	ldrb	r3, [r7, #31]
 8002282:	3301      	adds	r3, #1
 8002284:	77fb      	strb	r3, [r7, #31]
 8002286:	7ffa      	ldrb	r2, [r7, #31]
 8002288:	7bfb      	ldrb	r3, [r7, #15]
 800228a:	429a      	cmp	r2, r3
 800228c:	d3d9      	bcc.n	8002242 <adBmsWriteData+0x27a>
        break;
 800228e:	bf00      	nop
      }
      break;
 8002290:	e031      	b.n	80022f6 <adBmsWriteData+0x32e>
      
    case Clrflag:	
      adBms6830CreateClrflagData(tIC, &ic[0]);
 8002292:	7bfb      	ldrb	r3, [r7, #15]
 8002294:	68b9      	ldr	r1, [r7, #8]
 8002296:	4618      	mov	r0, r3
 8002298:	f003 ffd7 	bl	800624a <adBms6830CreateClrflagData>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800229c:	2300      	movs	r3, #0
 800229e:	777b      	strb	r3, [r7, #29]
 80022a0:	e021      	b.n	80022e6 <adBmsWriteData+0x31e>
      {
        for (uint8_t data = 0; data < data_len; data++)
 80022a2:	2300      	movs	r3, #0
 80022a4:	773b      	strb	r3, [r7, #28]
 80022a6:	e017      	b.n	80022d8 <adBmsWriteData+0x310>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].clrflag.tx_data[data];
 80022a8:	7f7b      	ldrb	r3, [r7, #29]
 80022aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80022ae:	fb02 f303 	mul.w	r3, r2, r3
 80022b2:	68ba      	ldr	r2, [r7, #8]
 80022b4:	18d1      	adds	r1, r2, r3
 80022b6:	7f3a      	ldrb	r2, [r7, #28]
 80022b8:	7f7b      	ldrb	r3, [r7, #29]
 80022ba:	7ef8      	ldrb	r0, [r7, #27]
 80022bc:	fb03 f000 	mul.w	r0, r3, r0
 80022c0:	7f3b      	ldrb	r3, [r7, #28]
 80022c2:	4403      	add	r3, r0
 80022c4:	4618      	mov	r0, r3
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	4403      	add	r3, r0
 80022ca:	440a      	add	r2, r1
 80022cc:	f892 213b 	ldrb.w	r2, [r2, #315]	@ 0x13b
 80022d0:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 80022d2:	7f3b      	ldrb	r3, [r7, #28]
 80022d4:	3301      	adds	r3, #1
 80022d6:	773b      	strb	r3, [r7, #28]
 80022d8:	7f3a      	ldrb	r2, [r7, #28]
 80022da:	7efb      	ldrb	r3, [r7, #27]
 80022dc:	429a      	cmp	r2, r3
 80022de:	d3e3      	bcc.n	80022a8 <adBmsWriteData+0x2e0>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80022e0:	7f7b      	ldrb	r3, [r7, #29]
 80022e2:	3301      	adds	r3, #1
 80022e4:	777b      	strb	r3, [r7, #29]
 80022e6:	7f7a      	ldrb	r2, [r7, #29]
 80022e8:	7bfb      	ldrb	r3, [r7, #15]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d3d9      	bcc.n	80022a2 <adBmsWriteData+0x2da>
        }
      }
      break;
 80022ee:	e002      	b.n	80022f6 <adBmsWriteData+0x32e>
 80022f0:	080114d0 	.word	0x080114d0
      
    default:
      break;
 80022f4:	bf00      	nop
    }
  }
  adBmsWakeupIc(tIC);
 80022f6:	7bfb      	ldrb	r3, [r7, #15]
 80022f8:	4618      	mov	r0, r3
 80022fa:	f004 fc45 	bl	8006b88 <adBmsWakeupIc>
  spiWriteData(tIC, cmd_arg, &write_buffer[0]);	
 80022fe:	7bfb      	ldrb	r3, [r7, #15]
 8002300:	697a      	ldr	r2, [r7, #20]
 8002302:	6879      	ldr	r1, [r7, #4]
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff fd9b 	bl	8001e40 <spiWriteData>
  free(write_buffer);
 800230a:	6978      	ldr	r0, [r7, #20]
 800230c:	f00a fedc 	bl	800d0c8 <free>
}
 8002310:	bf00      	nop
 8002312:	3728      	adds	r7, #40	@ 0x28
 8002314:	46bd      	mov	sp, r7
 8002316:	bd80      	pop	{r7, pc}

08002318 <adBms6830_Adcv>:
CONT cont,
DCP dcp,
RSTF rstf,
OW_C_S owcs
)
{
 8002318:	b590      	push	{r4, r7, lr}
 800231a:	b085      	sub	sp, #20
 800231c:	af00      	add	r7, sp, #0
 800231e:	4604      	mov	r4, r0
 8002320:	4608      	mov	r0, r1
 8002322:	4611      	mov	r1, r2
 8002324:	461a      	mov	r2, r3
 8002326:	4623      	mov	r3, r4
 8002328:	71fb      	strb	r3, [r7, #7]
 800232a:	4603      	mov	r3, r0
 800232c:	71bb      	strb	r3, [r7, #6]
 800232e:	460b      	mov	r3, r1
 8002330:	717b      	strb	r3, [r7, #5]
 8002332:	4613      	mov	r3, r2
 8002334:	713b      	strb	r3, [r7, #4]
  uint8_t cmd[2];
  cmd[0] = 0x02 + rd;
 8002336:	79fb      	ldrb	r3, [r7, #7]
 8002338:	3302      	adds	r3, #2
 800233a:	b2db      	uxtb	r3, r3
 800233c:	733b      	strb	r3, [r7, #12]
  cmd[1] = (cont<<7)+(dcp<<4)+(rstf<<2)+(owcs & 0x03) + 0x60;
 800233e:	79bb      	ldrb	r3, [r7, #6]
 8002340:	01db      	lsls	r3, r3, #7
 8002342:	b2da      	uxtb	r2, r3
 8002344:	797b      	ldrb	r3, [r7, #5]
 8002346:	011b      	lsls	r3, r3, #4
 8002348:	b2db      	uxtb	r3, r3
 800234a:	4413      	add	r3, r2
 800234c:	b2da      	uxtb	r2, r3
 800234e:	793b      	ldrb	r3, [r7, #4]
 8002350:	009b      	lsls	r3, r3, #2
 8002352:	b2db      	uxtb	r3, r3
 8002354:	4413      	add	r3, r2
 8002356:	b2da      	uxtb	r2, r3
 8002358:	f897 3020 	ldrb.w	r3, [r7, #32]
 800235c:	f003 0303 	and.w	r3, r3, #3
 8002360:	b2db      	uxtb	r3, r3
 8002362:	4413      	add	r3, r2
 8002364:	b2db      	uxtb	r3, r3
 8002366:	3360      	adds	r3, #96	@ 0x60
 8002368:	b2db      	uxtb	r3, r3
 800236a:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 800236c:	f107 030c 	add.w	r3, r7, #12
 8002370:	4618      	mov	r0, r3
 8002372:	f7fe fefd 	bl	8001170 <spiSendCmd>
}
 8002376:	bf00      	nop
 8002378:	3714      	adds	r7, #20
 800237a:	46bd      	mov	sp, r7
 800237c:	bd90      	pop	{r4, r7, pc}

0800237e <adBms6830_Snap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Snap()
{
 800237e:	b580      	push	{r7, lr}
 8002380:	b082      	sub	sp, #8
 8002382:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 8002384:	2300      	movs	r3, #0
 8002386:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2D;
 8002388:	232d      	movs	r3, #45	@ 0x2d
 800238a:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 800238c:	1d3b      	adds	r3, r7, #4
 800238e:	4618      	mov	r0, r3
 8002390:	f7fe feee 	bl	8001170 <spiSendCmd>
}
 8002394:	bf00      	nop
 8002396:	3708      	adds	r7, #8
 8002398:	46bd      	mov	sp, r7
 800239a:	bd80      	pop	{r7, pc}

0800239c <adBms6830_Unsnap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Unsnap()
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 80023a2:	2300      	movs	r3, #0
 80023a4:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2F;
 80023a6:	232f      	movs	r3, #47	@ 0x2f
 80023a8:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 80023aa:	1d3b      	adds	r3, r7, #4
 80023ac:	4618      	mov	r0, r3
 80023ae:	f7fe fedf 	bl	8001170 <spiSendCmd>
}
 80023b2:	bf00      	nop
 80023b4:	3708      	adds	r7, #8
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bd80      	pop	{r7, pc}
 80023ba:	0000      	movs	r0, r0
 80023bc:	0000      	movs	r0, r0
	...

080023c0 <SetOverVoltageThreshold>:
 * @return OverVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetOverVoltageThreshold(float voltage)
{
 80023c0:	b580      	push	{r7, lr}
 80023c2:	b084      	sub	sp, #16
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vov_value;
  uint8_t rbits = 12;
 80023ca:	230c      	movs	r3, #12
 80023cc:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 80023ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80023d2:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80023d6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80023da:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 80023de:	6878      	ldr	r0, [r7, #4]
 80023e0:	f7fe f8ba 	bl	8000558 <__aeabi_f2d>
 80023e4:	a314      	add	r3, pc, #80	@ (adr r3, 8002438 <SetOverVoltageThreshold+0x78>)
 80023e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ea:	f7fe fa37 	bl	800085c <__aeabi_ddiv>
 80023ee:	4602      	mov	r2, r0
 80023f0:	460b      	mov	r3, r1
 80023f2:	4610      	mov	r0, r2
 80023f4:	4619      	mov	r1, r3
 80023f6:	f7fe fbff 	bl	8000bf8 <__aeabi_d2f>
 80023fa:	4603      	mov	r3, r0
 80023fc:	607b      	str	r3, [r7, #4]
  vov_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 80023fe:	7bfb      	ldrb	r3, [r7, #15]
 8002400:	3b01      	subs	r3, #1
 8002402:	2202      	movs	r2, #2
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	ee07 3a90 	vmov	s15, r3
 800240c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002410:	edd7 7a01 	vldr	s15, [r7, #4]
 8002414:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002418:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800241c:	ee17 3a90 	vmov	r3, s15
 8002420:	81bb      	strh	r3, [r7, #12]
  vov_value &= 0xFFF;
 8002422:	89bb      	ldrh	r3, [r7, #12]
 8002424:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002428:	81bb      	strh	r3, [r7, #12]
  return vov_value;
 800242a:	89bb      	ldrh	r3, [r7, #12]
}
 800242c:	4618      	mov	r0, r3
 800242e:	3710      	adds	r7, #16
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}
 8002434:	f3af 8000 	nop.w
 8002438:	30553261 	.word	0x30553261
 800243c:	3f63a92a 	.word	0x3f63a92a

08002440 <SetUnderVoltageThreshold>:
 * @return UnderVoltage_value
 *
 *******************************************************************************
*/
uint16_t SetUnderVoltageThreshold(float voltage)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b084      	sub	sp, #16
 8002444:	af00      	add	r7, sp, #0
 8002446:	ed87 0a01 	vstr	s0, [r7, #4]
  uint16_t vuv_value;
  uint8_t rbits = 12;
 800244a:	230c      	movs	r3, #12
 800244c:	73fb      	strb	r3, [r7, #15]
  voltage = (voltage - 1.5);
 800244e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002452:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002456:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800245a:	edc7 7a01 	vstr	s15, [r7, #4]
  voltage = voltage / (16 * 0.000150);
 800245e:	6878      	ldr	r0, [r7, #4]
 8002460:	f7fe f87a 	bl	8000558 <__aeabi_f2d>
 8002464:	a314      	add	r3, pc, #80	@ (adr r3, 80024b8 <SetUnderVoltageThreshold+0x78>)
 8002466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800246a:	f7fe f9f7 	bl	800085c <__aeabi_ddiv>
 800246e:	4602      	mov	r2, r0
 8002470:	460b      	mov	r3, r1
 8002472:	4610      	mov	r0, r2
 8002474:	4619      	mov	r1, r3
 8002476:	f7fe fbbf 	bl	8000bf8 <__aeabi_d2f>
 800247a:	4603      	mov	r3, r0
 800247c:	607b      	str	r3, [r7, #4]
  vuv_value = (uint16_t )(voltage + 2 * (1 << (rbits - 1)));
 800247e:	7bfb      	ldrb	r3, [r7, #15]
 8002480:	3b01      	subs	r3, #1
 8002482:	2202      	movs	r2, #2
 8002484:	fa02 f303 	lsl.w	r3, r2, r3
 8002488:	ee07 3a90 	vmov	s15, r3
 800248c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002490:	edd7 7a01 	vldr	s15, [r7, #4]
 8002494:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002498:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800249c:	ee17 3a90 	vmov	r3, s15
 80024a0:	81bb      	strh	r3, [r7, #12]
  vuv_value &= 0xFFF;
 80024a2:	89bb      	ldrh	r3, [r7, #12]
 80024a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80024a8:	81bb      	strh	r3, [r7, #12]
  return vuv_value;
 80024aa:	89bb      	ldrh	r3, [r7, #12]
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	f3af 8000 	nop.w
 80024b8:	30553261 	.word	0x30553261
 80024bc:	3f63a92a 	.word	0x3f63a92a

080024c0 <adBms6830ParseConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfiga(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b086      	sub	sp, #24
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	4603      	mov	r3, r0
 80024c8:	60b9      	str	r1, [r7, #8]
 80024ca:	607a      	str	r2, [r7, #4]
 80024cc:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80024ce:	2300      	movs	r3, #0
 80024d0:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80024d2:	2300      	movs	r3, #0
 80024d4:	75bb      	strb	r3, [r7, #22]
 80024d6:	e133      	b.n	8002740 <adBms6830ParseConfiga+0x280>
  {
    memcpy(&ic[curr_ic].configa.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80024d8:	7dbb      	ldrb	r3, [r7, #22]
 80024da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80024de:	fb02 f303 	mul.w	r3, r2, r3
 80024e2:	68ba      	ldr	r2, [r7, #8]
 80024e4:	4413      	add	r3, r2
 80024e6:	f203 1025 	addw	r0, r3, #293	@ 0x125
 80024ea:	7dfb      	ldrb	r3, [r7, #23]
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	4413      	add	r3, r2
 80024f0:	2208      	movs	r2, #8
 80024f2:	4619      	mov	r1, r3
 80024f4:	f00c fba4 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80024f8:	7dbb      	ldrb	r3, [r7, #22]
 80024fa:	3301      	adds	r3, #1
 80024fc:	b2db      	uxtb	r3, r3
 80024fe:	00db      	lsls	r3, r3, #3
 8002500:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfga.cth = (ic[curr_ic].configa.rx_data[0] & 0x07);
 8002502:	7dbb      	ldrb	r3, [r7, #22]
 8002504:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002508:	fb02 f303 	mul.w	r3, r2, r3
 800250c:	68ba      	ldr	r2, [r7, #8]
 800250e:	4413      	add	r3, r2
 8002510:	f893 1125 	ldrb.w	r1, [r3, #293]	@ 0x125
 8002514:	7dbb      	ldrb	r3, [r7, #22]
 8002516:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800251a:	fb02 f303 	mul.w	r3, r2, r3
 800251e:	68ba      	ldr	r2, [r7, #8]
 8002520:	441a      	add	r2, r3
 8002522:	460b      	mov	r3, r1
 8002524:	f003 0307 	and.w	r3, r3, #7
 8002528:	b2d9      	uxtb	r1, r3
 800252a:	7993      	ldrb	r3, [r2, #6]
 800252c:	f361 0343 	bfi	r3, r1, #1, #3
 8002530:	7193      	strb	r3, [r2, #6]
    ic[curr_ic].rx_cfga.refon   = (ic[curr_ic].configa.rx_data[0] & 0x80) >> 7;
 8002532:	7dbb      	ldrb	r3, [r7, #22]
 8002534:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002538:	fb02 f303 	mul.w	r3, r2, r3
 800253c:	68ba      	ldr	r2, [r7, #8]
 800253e:	4413      	add	r3, r2
 8002540:	f893 3125 	ldrb.w	r3, [r3, #293]	@ 0x125
 8002544:	09db      	lsrs	r3, r3, #7
 8002546:	b2d9      	uxtb	r1, r3
 8002548:	7dbb      	ldrb	r3, [r7, #22]
 800254a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800254e:	fb02 f303 	mul.w	r3, r2, r3
 8002552:	68ba      	ldr	r2, [r7, #8]
 8002554:	441a      	add	r2, r3
 8002556:	460b      	mov	r3, r1
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	b2d9      	uxtb	r1, r3
 800255e:	7993      	ldrb	r3, [r2, #6]
 8002560:	f361 0300 	bfi	r3, r1, #0, #1
 8002564:	7193      	strb	r3, [r2, #6]

    ic[curr_ic].rx_cfga.flag_d  = (ic[curr_ic].configa.rx_data[1] & 0xFF);
 8002566:	7dbb      	ldrb	r3, [r7, #22]
 8002568:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800256c:	fb02 f303 	mul.w	r3, r2, r3
 8002570:	68ba      	ldr	r2, [r7, #8]
 8002572:	441a      	add	r2, r3
 8002574:	7dbb      	ldrb	r3, [r7, #22]
 8002576:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800257a:	fb01 f303 	mul.w	r3, r1, r3
 800257e:	68b9      	ldr	r1, [r7, #8]
 8002580:	440b      	add	r3, r1
 8002582:	f892 2126 	ldrb.w	r2, [r2, #294]	@ 0x126
 8002586:	71da      	strb	r2, [r3, #7]

    ic[curr_ic].rx_cfga.soakon   = (ic[curr_ic].configa.rx_data[2] & 0x80) >> 7;
 8002588:	7dbb      	ldrb	r3, [r7, #22]
 800258a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800258e:	fb02 f303 	mul.w	r3, r2, r3
 8002592:	68ba      	ldr	r2, [r7, #8]
 8002594:	4413      	add	r3, r2
 8002596:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 800259a:	09db      	lsrs	r3, r3, #7
 800259c:	b2d9      	uxtb	r1, r3
 800259e:	7dbb      	ldrb	r3, [r7, #22]
 80025a0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025a4:	fb02 f303 	mul.w	r3, r2, r3
 80025a8:	68ba      	ldr	r2, [r7, #8]
 80025aa:	441a      	add	r2, r3
 80025ac:	460b      	mov	r3, r1
 80025ae:	f003 0301 	and.w	r3, r3, #1
 80025b2:	b2d9      	uxtb	r1, r3
 80025b4:	7a13      	ldrb	r3, [r2, #8]
 80025b6:	f361 0300 	bfi	r3, r1, #0, #1
 80025ba:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owrng    = (((ic[curr_ic].configa.rx_data[2] & 0x40) >> 6));
 80025bc:	7dbb      	ldrb	r3, [r7, #22]
 80025be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025c2:	fb02 f303 	mul.w	r3, r2, r3
 80025c6:	68ba      	ldr	r2, [r7, #8]
 80025c8:	4413      	add	r3, r2
 80025ca:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 80025ce:	1199      	asrs	r1, r3, #6
 80025d0:	7dbb      	ldrb	r3, [r7, #22]
 80025d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025d6:	fb02 f303 	mul.w	r3, r2, r3
 80025da:	68ba      	ldr	r2, [r7, #8]
 80025dc:	441a      	add	r2, r3
 80025de:	460b      	mov	r3, r1
 80025e0:	f003 0301 	and.w	r3, r3, #1
 80025e4:	b2d9      	uxtb	r1, r3
 80025e6:	7a13      	ldrb	r3, [r2, #8]
 80025e8:	f361 0341 	bfi	r3, r1, #1, #1
 80025ec:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owa    = ( (ic[curr_ic].configa.rx_data[2] & 0x38) >> 3);
 80025ee:	7dbb      	ldrb	r3, [r7, #22]
 80025f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80025f4:	fb02 f303 	mul.w	r3, r2, r3
 80025f8:	68ba      	ldr	r2, [r7, #8]
 80025fa:	4413      	add	r3, r2
 80025fc:	f893 3127 	ldrb.w	r3, [r3, #295]	@ 0x127
 8002600:	10d9      	asrs	r1, r3, #3
 8002602:	7dbb      	ldrb	r3, [r7, #22]
 8002604:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002608:	fb02 f303 	mul.w	r3, r2, r3
 800260c:	68ba      	ldr	r2, [r7, #8]
 800260e:	441a      	add	r2, r3
 8002610:	460b      	mov	r3, r1
 8002612:	f003 0307 	and.w	r3, r3, #7
 8002616:	b2d9      	uxtb	r1, r3
 8002618:	7a13      	ldrb	r3, [r2, #8]
 800261a:	f361 0384 	bfi	r3, r1, #2, #3
 800261e:	7213      	strb	r3, [r2, #8]

    ic[curr_ic].rx_cfga.gpo        = ( (ic[curr_ic].configa.rx_data[3] & 0xFF)| ((ic[curr_ic].configa.rx_data[4] & 0x03) << 8) );
 8002620:	7dbb      	ldrb	r3, [r7, #22]
 8002622:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002626:	fb02 f303 	mul.w	r3, r2, r3
 800262a:	68ba      	ldr	r2, [r7, #8]
 800262c:	4413      	add	r3, r2
 800262e:	f893 3128 	ldrb.w	r3, [r3, #296]	@ 0x128
 8002632:	b21a      	sxth	r2, r3
 8002634:	7dbb      	ldrb	r3, [r7, #22]
 8002636:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800263a:	fb01 f303 	mul.w	r3, r1, r3
 800263e:	68b9      	ldr	r1, [r7, #8]
 8002640:	440b      	add	r3, r1
 8002642:	f893 3129 	ldrb.w	r3, [r3, #297]	@ 0x129
 8002646:	b21b      	sxth	r3, r3
 8002648:	021b      	lsls	r3, r3, #8
 800264a:	b21b      	sxth	r3, r3
 800264c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002650:	b21b      	sxth	r3, r3
 8002652:	4313      	orrs	r3, r2
 8002654:	b219      	sxth	r1, r3
 8002656:	7dbb      	ldrb	r3, [r7, #22]
 8002658:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800265c:	fb02 f303 	mul.w	r3, r2, r3
 8002660:	68ba      	ldr	r2, [r7, #8]
 8002662:	441a      	add	r2, r3
 8002664:	460b      	mov	r3, r1
 8002666:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800266a:	b299      	uxth	r1, r3
 800266c:	8913      	ldrh	r3, [r2, #8]
 800266e:	f361 134e 	bfi	r3, r1, #5, #10
 8002672:	8113      	strh	r3, [r2, #8]

    ic[curr_ic].rx_cfga.snap   = ((ic[curr_ic].configa.rx_data[5] & 0x20) >> 5);
 8002674:	7dbb      	ldrb	r3, [r7, #22]
 8002676:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800267a:	fb02 f303 	mul.w	r3, r2, r3
 800267e:	68ba      	ldr	r2, [r7, #8]
 8002680:	4413      	add	r3, r2
 8002682:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 8002686:	1159      	asrs	r1, r3, #5
 8002688:	7dbb      	ldrb	r3, [r7, #22]
 800268a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800268e:	fb02 f303 	mul.w	r3, r2, r3
 8002692:	68ba      	ldr	r2, [r7, #8]
 8002694:	441a      	add	r2, r3
 8002696:	460b      	mov	r3, r1
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	b2d9      	uxtb	r1, r3
 800269e:	7a53      	ldrb	r3, [r2, #9]
 80026a0:	f361 13c7 	bfi	r3, r1, #7, #1
 80026a4:	7253      	strb	r3, [r2, #9]
    ic[curr_ic].rx_cfga.mute_st   = ((ic[curr_ic].configa.rx_data[5] & 0x10) >> 4);
 80026a6:	7dbb      	ldrb	r3, [r7, #22]
 80026a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026ac:	fb02 f303 	mul.w	r3, r2, r3
 80026b0:	68ba      	ldr	r2, [r7, #8]
 80026b2:	4413      	add	r3, r2
 80026b4:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 80026b8:	1119      	asrs	r1, r3, #4
 80026ba:	7dbb      	ldrb	r3, [r7, #22]
 80026bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026c0:	fb02 f303 	mul.w	r3, r2, r3
 80026c4:	68ba      	ldr	r2, [r7, #8]
 80026c6:	441a      	add	r2, r3
 80026c8:	460b      	mov	r3, r1
 80026ca:	f003 0301 	and.w	r3, r3, #1
 80026ce:	b2d9      	uxtb	r1, r3
 80026d0:	7a93      	ldrb	r3, [r2, #10]
 80026d2:	f361 0300 	bfi	r3, r1, #0, #1
 80026d6:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.comm_bk   = ((ic[curr_ic].configa.rx_data[5] & 0x08) >> 3);
 80026d8:	7dbb      	ldrb	r3, [r7, #22]
 80026da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026de:	fb02 f303 	mul.w	r3, r2, r3
 80026e2:	68ba      	ldr	r2, [r7, #8]
 80026e4:	4413      	add	r3, r2
 80026e6:	f893 312a 	ldrb.w	r3, [r3, #298]	@ 0x12a
 80026ea:	10d9      	asrs	r1, r3, #3
 80026ec:	7dbb      	ldrb	r3, [r7, #22]
 80026ee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80026f2:	fb02 f303 	mul.w	r3, r2, r3
 80026f6:	68ba      	ldr	r2, [r7, #8]
 80026f8:	441a      	add	r2, r3
 80026fa:	460b      	mov	r3, r1
 80026fc:	f003 0301 	and.w	r3, r3, #1
 8002700:	b2d9      	uxtb	r1, r3
 8002702:	7a93      	ldrb	r3, [r2, #10]
 8002704:	f361 0341 	bfi	r3, r1, #1, #1
 8002708:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.fc   = ((ic[curr_ic].configa.rx_data[5] & 0x07) >> 0);
 800270a:	7dbb      	ldrb	r3, [r7, #22]
 800270c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002710:	fb02 f303 	mul.w	r3, r2, r3
 8002714:	68ba      	ldr	r2, [r7, #8]
 8002716:	4413      	add	r3, r2
 8002718:	f893 112a 	ldrb.w	r1, [r3, #298]	@ 0x12a
 800271c:	7dbb      	ldrb	r3, [r7, #22]
 800271e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002722:	fb02 f303 	mul.w	r3, r2, r3
 8002726:	68ba      	ldr	r2, [r7, #8]
 8002728:	441a      	add	r2, r3
 800272a:	460b      	mov	r3, r1
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	b2d9      	uxtb	r1, r3
 8002732:	7a93      	ldrb	r3, [r2, #10]
 8002734:	f361 0384 	bfi	r3, r1, #2, #3
 8002738:	7293      	strb	r3, [r2, #10]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800273a:	7dbb      	ldrb	r3, [r7, #22]
 800273c:	3301      	adds	r3, #1
 800273e:	75bb      	strb	r3, [r7, #22]
 8002740:	7dba      	ldrb	r2, [r7, #22]
 8002742:	7bfb      	ldrb	r3, [r7, #15]
 8002744:	429a      	cmp	r2, r3
 8002746:	f4ff aec7 	bcc.w	80024d8 <adBms6830ParseConfiga+0x18>
  }
}
 800274a:	bf00      	nop
 800274c:	bf00      	nop
 800274e:	3718      	adds	r7, #24
 8002750:	46bd      	mov	sp, r7
 8002752:	bd80      	pop	{r7, pc}

08002754 <adBms6830ParseConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfigb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b086      	sub	sp, #24
 8002758:	af00      	add	r7, sp, #0
 800275a:	4603      	mov	r3, r0
 800275c:	60b9      	str	r1, [r7, #8]
 800275e:	607a      	str	r2, [r7, #4]
 8002760:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8002762:	2300      	movs	r3, #0
 8002764:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002766:	2300      	movs	r3, #0
 8002768:	75bb      	strb	r3, [r7, #22]
 800276a:	e0c8      	b.n	80028fe <adBms6830ParseConfigb+0x1aa>
  {
    memcpy(&ic[curr_ic].configb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 800276c:	7dbb      	ldrb	r3, [r7, #22]
 800276e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002772:	fb02 f303 	mul.w	r3, r2, r3
 8002776:	68ba      	ldr	r2, [r7, #8]
 8002778:	4413      	add	r3, r2
 800277a:	f203 1033 	addw	r0, r3, #307	@ 0x133
 800277e:	7dfb      	ldrb	r3, [r7, #23]
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	4413      	add	r3, r2
 8002784:	2208      	movs	r2, #8
 8002786:	4619      	mov	r1, r3
 8002788:	f00c fa5a 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 800278c:	7dbb      	ldrb	r3, [r7, #22]
 800278e:	3301      	adds	r3, #1
 8002790:	b2db      	uxtb	r3, r3
 8002792:	00db      	lsls	r3, r3, #3
 8002794:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfgb.vuv = ((ic[curr_ic].configb.rx_data[0])  | ((ic[curr_ic].configb.rx_data[1] & 0x0F) << 8));
 8002796:	7dbb      	ldrb	r3, [r7, #22]
 8002798:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800279c:	fb02 f303 	mul.w	r3, r2, r3
 80027a0:	68ba      	ldr	r2, [r7, #8]
 80027a2:	4413      	add	r3, r2
 80027a4:	f893 3133 	ldrb.w	r3, [r3, #307]	@ 0x133
 80027a8:	b21a      	sxth	r2, r3
 80027aa:	7dbb      	ldrb	r3, [r7, #22]
 80027ac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80027b0:	fb01 f303 	mul.w	r3, r1, r3
 80027b4:	68b9      	ldr	r1, [r7, #8]
 80027b6:	440b      	add	r3, r1
 80027b8:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 80027bc:	b21b      	sxth	r3, r3
 80027be:	021b      	lsls	r3, r3, #8
 80027c0:	b21b      	sxth	r3, r3
 80027c2:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80027c6:	b21b      	sxth	r3, r3
 80027c8:	4313      	orrs	r3, r2
 80027ca:	b219      	sxth	r1, r3
 80027cc:	7dbb      	ldrb	r3, [r7, #22]
 80027ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027d2:	fb02 f303 	mul.w	r3, r2, r3
 80027d6:	68ba      	ldr	r2, [r7, #8]
 80027d8:	4413      	add	r3, r2
 80027da:	b28a      	uxth	r2, r1
 80027dc:	829a      	strh	r2, [r3, #20]
    ic[curr_ic].rx_cfgb.vov  = (ic[curr_ic].configb.rx_data[2]<<4)+((ic[curr_ic].configb.rx_data[1] &0xF0)>>4)  ;
 80027de:	7dbb      	ldrb	r3, [r7, #22]
 80027e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80027e4:	fb02 f303 	mul.w	r3, r2, r3
 80027e8:	68ba      	ldr	r2, [r7, #8]
 80027ea:	4413      	add	r3, r2
 80027ec:	f893 3135 	ldrb.w	r3, [r3, #309]	@ 0x135
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	b29a      	uxth	r2, r3
 80027f4:	7dbb      	ldrb	r3, [r7, #22]
 80027f6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80027fa:	fb01 f303 	mul.w	r3, r1, r3
 80027fe:	68b9      	ldr	r1, [r7, #8]
 8002800:	440b      	add	r3, r1
 8002802:	f893 3134 	ldrb.w	r3, [r3, #308]	@ 0x134
 8002806:	091b      	lsrs	r3, r3, #4
 8002808:	b2db      	uxtb	r3, r3
 800280a:	4618      	mov	r0, r3
 800280c:	7dbb      	ldrb	r3, [r7, #22]
 800280e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8002812:	fb01 f303 	mul.w	r3, r1, r3
 8002816:	68b9      	ldr	r1, [r7, #8]
 8002818:	440b      	add	r3, r1
 800281a:	4402      	add	r2, r0
 800281c:	b292      	uxth	r2, r2
 800281e:	82da      	strh	r2, [r3, #22]
    ic[curr_ic].rx_cfgb.dtmen = (((ic[curr_ic].configb.rx_data[3] & 0x80) >> 7));
 8002820:	7dbb      	ldrb	r3, [r7, #22]
 8002822:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002826:	fb02 f303 	mul.w	r3, r2, r3
 800282a:	68ba      	ldr	r2, [r7, #8]
 800282c:	4413      	add	r3, r2
 800282e:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8002832:	09db      	lsrs	r3, r3, #7
 8002834:	b2d9      	uxtb	r1, r3
 8002836:	7dbb      	ldrb	r3, [r7, #22]
 8002838:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800283c:	fb02 f303 	mul.w	r3, r2, r3
 8002840:	68ba      	ldr	r2, [r7, #8]
 8002842:	441a      	add	r2, r3
 8002844:	460b      	mov	r3, r1
 8002846:	f003 0301 	and.w	r3, r3, #1
 800284a:	b2d9      	uxtb	r1, r3
 800284c:	7e13      	ldrb	r3, [r2, #24]
 800284e:	f361 0300 	bfi	r3, r1, #0, #1
 8002852:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dtrng= ((ic[curr_ic].configb.rx_data[3] & 0x40) >> 6);
 8002854:	7dbb      	ldrb	r3, [r7, #22]
 8002856:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800285a:	fb02 f303 	mul.w	r3, r2, r3
 800285e:	68ba      	ldr	r2, [r7, #8]
 8002860:	4413      	add	r3, r2
 8002862:	f893 3136 	ldrb.w	r3, [r3, #310]	@ 0x136
 8002866:	1199      	asrs	r1, r3, #6
 8002868:	7dbb      	ldrb	r3, [r7, #22]
 800286a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800286e:	fb02 f303 	mul.w	r3, r2, r3
 8002872:	68ba      	ldr	r2, [r7, #8]
 8002874:	441a      	add	r2, r3
 8002876:	460b      	mov	r3, r1
 8002878:	f003 0301 	and.w	r3, r3, #1
 800287c:	b2d9      	uxtb	r1, r3
 800287e:	7e13      	ldrb	r3, [r2, #24]
 8002880:	f361 0341 	bfi	r3, r1, #1, #1
 8002884:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcto   = ((ic[curr_ic].configb.rx_data[3] & 0x3F));
 8002886:	7dbb      	ldrb	r3, [r7, #22]
 8002888:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800288c:	fb02 f303 	mul.w	r3, r2, r3
 8002890:	68ba      	ldr	r2, [r7, #8]
 8002892:	4413      	add	r3, r2
 8002894:	f893 1136 	ldrb.w	r1, [r3, #310]	@ 0x136
 8002898:	7dbb      	ldrb	r3, [r7, #22]
 800289a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800289e:	fb02 f303 	mul.w	r3, r2, r3
 80028a2:	68ba      	ldr	r2, [r7, #8]
 80028a4:	441a      	add	r2, r3
 80028a6:	460b      	mov	r3, r1
 80028a8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80028ac:	b2d9      	uxtb	r1, r3
 80028ae:	7e13      	ldrb	r3, [r2, #24]
 80028b0:	f361 0387 	bfi	r3, r1, #2, #6
 80028b4:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcc = ((ic[curr_ic].configb.rx_data[4]) | ((ic[curr_ic].configb.rx_data[5] & 0xFF) << 8));
 80028b6:	7dbb      	ldrb	r3, [r7, #22]
 80028b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028bc:	fb02 f303 	mul.w	r3, r2, r3
 80028c0:	68ba      	ldr	r2, [r7, #8]
 80028c2:	4413      	add	r3, r2
 80028c4:	f893 3137 	ldrb.w	r3, [r3, #311]	@ 0x137
 80028c8:	b21a      	sxth	r2, r3
 80028ca:	7dbb      	ldrb	r3, [r7, #22]
 80028cc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80028d0:	fb01 f303 	mul.w	r3, r1, r3
 80028d4:	68b9      	ldr	r1, [r7, #8]
 80028d6:	440b      	add	r3, r1
 80028d8:	f893 3138 	ldrb.w	r3, [r3, #312]	@ 0x138
 80028dc:	b21b      	sxth	r3, r3
 80028de:	021b      	lsls	r3, r3, #8
 80028e0:	b21b      	sxth	r3, r3
 80028e2:	4313      	orrs	r3, r2
 80028e4:	b219      	sxth	r1, r3
 80028e6:	7dbb      	ldrb	r3, [r7, #22]
 80028e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80028ec:	fb02 f303 	mul.w	r3, r2, r3
 80028f0:	68ba      	ldr	r2, [r7, #8]
 80028f2:	4413      	add	r3, r2
 80028f4:	b28a      	uxth	r2, r1
 80028f6:	835a      	strh	r2, [r3, #26]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80028f8:	7dbb      	ldrb	r3, [r7, #22]
 80028fa:	3301      	adds	r3, #1
 80028fc:	75bb      	strb	r3, [r7, #22]
 80028fe:	7dba      	ldrb	r2, [r7, #22]
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	429a      	cmp	r2, r3
 8002904:	f4ff af32 	bcc.w	800276c <adBms6830ParseConfigb+0x18>
  }
}
 8002908:	bf00      	nop
 800290a:	bf00      	nop
 800290c:	3718      	adds	r7, #24
 800290e:	46bd      	mov	sp, r7
 8002910:	bd80      	pop	{r7, pc}

08002912 <adBms6830ParseConfig>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfig(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b084      	sub	sp, #16
 8002916:	af00      	add	r7, sp, #0
 8002918:	60b9      	str	r1, [r7, #8]
 800291a:	607b      	str	r3, [r7, #4]
 800291c:	4603      	mov	r3, r0
 800291e:	73fb      	strb	r3, [r7, #15]
 8002920:	4613      	mov	r3, r2
 8002922:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8002924:	7bbb      	ldrb	r3, [r7, #14]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d002      	beq.n	8002930 <adBms6830ParseConfig+0x1e>
 800292a:	2b02      	cmp	r3, #2
 800292c:	d007      	beq.n	800293e <adBms6830ParseConfig+0x2c>
  case B:
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
    break;

  default:
    break;
 800292e:	e00d      	b.n	800294c <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfiga(tIC, &ic[0], &data[0]);
 8002930:	7bfb      	ldrb	r3, [r7, #15]
 8002932:	687a      	ldr	r2, [r7, #4]
 8002934:	68b9      	ldr	r1, [r7, #8]
 8002936:	4618      	mov	r0, r3
 8002938:	f7ff fdc2 	bl	80024c0 <adBms6830ParseConfiga>
    break;
 800293c:	e006      	b.n	800294c <adBms6830ParseConfig+0x3a>
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
 800293e:	7bfb      	ldrb	r3, [r7, #15]
 8002940:	687a      	ldr	r2, [r7, #4]
 8002942:	68b9      	ldr	r1, [r7, #8]
 8002944:	4618      	mov	r0, r3
 8002946:	f7ff ff05 	bl	8002754 <adBms6830ParseConfigb>
    break;
 800294a:	bf00      	nop
  }
}
 800294c:	bf00      	nop
 800294e:	3710      	adds	r7, #16
 8002950:	46bd      	mov	sp, r7
 8002952:	bd80      	pop	{r7, pc}

08002954 <adBms6830ParseCell>:
 *
 *******************************************************************************
*/
/* Parse cell voltages */
void adBms6830ParseCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *cv_data)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	b086      	sub	sp, #24
 8002958:	af00      	add	r7, sp, #0
 800295a:	60b9      	str	r1, [r7, #8]
 800295c:	607b      	str	r3, [r7, #4]
 800295e:	4603      	mov	r3, r0
 8002960:	73fb      	strb	r3, [r7, #15]
 8002962:	4613      	mov	r3, r2
 8002964:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002966:	2300      	movs	r3, #0
 8002968:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDCVALL_SIZE;}
 800296a:	7bbb      	ldrb	r3, [r7, #14]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d102      	bne.n	8002976 <adBms6830ParseCell+0x22>
 8002970:	2322      	movs	r3, #34	@ 0x22
 8002972:	75fb      	strb	r3, [r7, #23]
 8002974:	e001      	b.n	800297a <adBms6830ParseCell+0x26>
  else {data_size = RX_DATA;}
 8002976:	2308      	movs	r3, #8
 8002978:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800297a:	7dfb      	ldrb	r3, [r7, #23]
 800297c:	2101      	movs	r1, #1
 800297e:	4618      	mov	r0, r3
 8002980:	f00a f8a2 	bl	800cac8 <calloc>
 8002984:	4603      	mov	r3, r0
 8002986:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002988:	693b      	ldr	r3, [r7, #16]
 800298a:	2b00      	cmp	r3, #0
 800298c:	d105      	bne.n	800299a <adBms6830ParseCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse cell memory \n");
    #else
    printf(" Failed to allocate parse cell memory \n");
 800298e:	488e      	ldr	r0, [pc, #568]	@ (8002bc8 <adBms6830ParseCell+0x274>)
 8002990:	f00c f8d0 	bl	800eb34 <puts>
    #endif
    exit(0);
 8002994:	2000      	movs	r0, #0
 8002996:	f00a f8b3 	bl	800cb00 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800299a:	2300      	movs	r3, #0
 800299c:	757b      	strb	r3, [r7, #21]
 800299e:	e2a9      	b.n	8002ef4 <adBms6830ParseCell+0x5a0>
  {
    memcpy(&data[0], &cv_data[address], data_size); /* dst , src , size */
 80029a0:	7dbb      	ldrb	r3, [r7, #22]
 80029a2:	687a      	ldr	r2, [r7, #4]
 80029a4:	4413      	add	r3, r2
 80029a6:	7dfa      	ldrb	r2, [r7, #23]
 80029a8:	4619      	mov	r1, r3
 80029aa:	6938      	ldr	r0, [r7, #16]
 80029ac:	f00c f948 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (data_size));
 80029b0:	7d7b      	ldrb	r3, [r7, #21]
 80029b2:	3301      	adds	r3, #1
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	7dfa      	ldrb	r2, [r7, #23]
 80029b8:	fb12 f303 	smulbb	r3, r2, r3
 80029bc:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80029be:	7bbb      	ldrb	r3, [r7, #14]
 80029c0:	2b06      	cmp	r3, #6
 80029c2:	f200 8293 	bhi.w	8002eec <adBms6830ParseCell+0x598>
 80029c6:	a201      	add	r2, pc, #4	@ (adr r2, 80029cc <adBms6830ParseCell+0x78>)
 80029c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029cc:	08002c6d 	.word	0x08002c6d
 80029d0:	080029e9 	.word	0x080029e9
 80029d4:	08002a61 	.word	0x08002a61
 80029d8:	08002ad9 	.word	0x08002ad9
 80029dc:	08002b51 	.word	0x08002b51
 80029e0:	08002bcd 	.word	0x08002bcd
 80029e4:	08002c45 	.word	0x08002c45
    {
    case A: /* Cell Register group A */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 80029e8:	693b      	ldr	r3, [r7, #16]
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	461a      	mov	r2, r3
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	3301      	adds	r3, #1
 80029f2:	781b      	ldrb	r3, [r3, #0]
 80029f4:	021b      	lsls	r3, r3, #8
 80029f6:	b29b      	uxth	r3, r3
 80029f8:	4413      	add	r3, r2
 80029fa:	b299      	uxth	r1, r3
 80029fc:	7d7b      	ldrb	r3, [r7, #21]
 80029fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a02:	fb02 f303 	mul.w	r3, r2, r3
 8002a06:	68ba      	ldr	r2, [r7, #8]
 8002a08:	4413      	add	r3, r2
 8002a0a:	b20a      	sxth	r2, r1
 8002a0c:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002a0e:	693b      	ldr	r3, [r7, #16]
 8002a10:	3302      	adds	r3, #2
 8002a12:	781b      	ldrb	r3, [r3, #0]
 8002a14:	461a      	mov	r2, r3
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	3303      	adds	r3, #3
 8002a1a:	781b      	ldrb	r3, [r3, #0]
 8002a1c:	021b      	lsls	r3, r3, #8
 8002a1e:	b29b      	uxth	r3, r3
 8002a20:	4413      	add	r3, r2
 8002a22:	b299      	uxth	r1, r3
 8002a24:	7d7b      	ldrb	r3, [r7, #21]
 8002a26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a2a:	fb02 f303 	mul.w	r3, r2, r3
 8002a2e:	68ba      	ldr	r2, [r7, #8]
 8002a30:	4413      	add	r3, r2
 8002a32:	b20a      	sxth	r2, r1
 8002a34:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002a36:	693b      	ldr	r3, [r7, #16]
 8002a38:	3304      	adds	r3, #4
 8002a3a:	781b      	ldrb	r3, [r3, #0]
 8002a3c:	461a      	mov	r2, r3
 8002a3e:	693b      	ldr	r3, [r7, #16]
 8002a40:	3305      	adds	r3, #5
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	021b      	lsls	r3, r3, #8
 8002a46:	b29b      	uxth	r3, r3
 8002a48:	4413      	add	r3, r2
 8002a4a:	b299      	uxth	r1, r3
 8002a4c:	7d7b      	ldrb	r3, [r7, #21]
 8002a4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a52:	fb02 f303 	mul.w	r3, r2, r3
 8002a56:	68ba      	ldr	r2, [r7, #8]
 8002a58:	4413      	add	r3, r2
 8002a5a:	b20a      	sxth	r2, r1
 8002a5c:	849a      	strh	r2, [r3, #36]	@ 0x24
      break;
 8002a5e:	e246      	b.n	8002eee <adBms6830ParseCell+0x59a>

    case B: /* Cell Register group B */
      ic[curr_ic].cell.c_codes[3] = (data[0] + (data[1] << 8));
 8002a60:	693b      	ldr	r3, [r7, #16]
 8002a62:	781b      	ldrb	r3, [r3, #0]
 8002a64:	461a      	mov	r2, r3
 8002a66:	693b      	ldr	r3, [r7, #16]
 8002a68:	3301      	adds	r3, #1
 8002a6a:	781b      	ldrb	r3, [r3, #0]
 8002a6c:	021b      	lsls	r3, r3, #8
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	4413      	add	r3, r2
 8002a72:	b299      	uxth	r1, r3
 8002a74:	7d7b      	ldrb	r3, [r7, #21]
 8002a76:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002a7a:	fb02 f303 	mul.w	r3, r2, r3
 8002a7e:	68ba      	ldr	r2, [r7, #8]
 8002a80:	4413      	add	r3, r2
 8002a82:	b20a      	sxth	r2, r1
 8002a84:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[2] + (data[3] << 8));
 8002a86:	693b      	ldr	r3, [r7, #16]
 8002a88:	3302      	adds	r3, #2
 8002a8a:	781b      	ldrb	r3, [r3, #0]
 8002a8c:	461a      	mov	r2, r3
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	3303      	adds	r3, #3
 8002a92:	781b      	ldrb	r3, [r3, #0]
 8002a94:	021b      	lsls	r3, r3, #8
 8002a96:	b29b      	uxth	r3, r3
 8002a98:	4413      	add	r3, r2
 8002a9a:	b299      	uxth	r1, r3
 8002a9c:	7d7b      	ldrb	r3, [r7, #21]
 8002a9e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002aa2:	fb02 f303 	mul.w	r3, r2, r3
 8002aa6:	68ba      	ldr	r2, [r7, #8]
 8002aa8:	4413      	add	r3, r2
 8002aaa:	b20a      	sxth	r2, r1
 8002aac:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[4] + (data[5] << 8));
 8002aae:	693b      	ldr	r3, [r7, #16]
 8002ab0:	3304      	adds	r3, #4
 8002ab2:	781b      	ldrb	r3, [r3, #0]
 8002ab4:	461a      	mov	r2, r3
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	3305      	adds	r3, #5
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	021b      	lsls	r3, r3, #8
 8002abe:	b29b      	uxth	r3, r3
 8002ac0:	4413      	add	r3, r2
 8002ac2:	b299      	uxth	r1, r3
 8002ac4:	7d7b      	ldrb	r3, [r7, #21]
 8002ac6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002aca:	fb02 f303 	mul.w	r3, r2, r3
 8002ace:	68ba      	ldr	r2, [r7, #8]
 8002ad0:	4413      	add	r3, r2
 8002ad2:	b20a      	sxth	r2, r1
 8002ad4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      break;
 8002ad6:	e20a      	b.n	8002eee <adBms6830ParseCell+0x59a>

    case C: /* Cell Register group C */
      ic[curr_ic].cell.c_codes[6] = (data[0] + (data[1] << 8));
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	781b      	ldrb	r3, [r3, #0]
 8002adc:	461a      	mov	r2, r3
 8002ade:	693b      	ldr	r3, [r7, #16]
 8002ae0:	3301      	adds	r3, #1
 8002ae2:	781b      	ldrb	r3, [r3, #0]
 8002ae4:	021b      	lsls	r3, r3, #8
 8002ae6:	b29b      	uxth	r3, r3
 8002ae8:	4413      	add	r3, r2
 8002aea:	b299      	uxth	r1, r3
 8002aec:	7d7b      	ldrb	r3, [r7, #21]
 8002aee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002af2:	fb02 f303 	mul.w	r3, r2, r3
 8002af6:	68ba      	ldr	r2, [r7, #8]
 8002af8:	4413      	add	r3, r2
 8002afa:	b20a      	sxth	r2, r1
 8002afc:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[2] + (data[3] << 8));
 8002afe:	693b      	ldr	r3, [r7, #16]
 8002b00:	3302      	adds	r3, #2
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	461a      	mov	r2, r3
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	3303      	adds	r3, #3
 8002b0a:	781b      	ldrb	r3, [r3, #0]
 8002b0c:	021b      	lsls	r3, r3, #8
 8002b0e:	b29b      	uxth	r3, r3
 8002b10:	4413      	add	r3, r2
 8002b12:	b299      	uxth	r1, r3
 8002b14:	7d7b      	ldrb	r3, [r7, #21]
 8002b16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b1a:	fb02 f303 	mul.w	r3, r2, r3
 8002b1e:	68ba      	ldr	r2, [r7, #8]
 8002b20:	4413      	add	r3, r2
 8002b22:	b20a      	sxth	r2, r1
 8002b24:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[4] + (data[5] << 8));
 8002b26:	693b      	ldr	r3, [r7, #16]
 8002b28:	3304      	adds	r3, #4
 8002b2a:	781b      	ldrb	r3, [r3, #0]
 8002b2c:	461a      	mov	r2, r3
 8002b2e:	693b      	ldr	r3, [r7, #16]
 8002b30:	3305      	adds	r3, #5
 8002b32:	781b      	ldrb	r3, [r3, #0]
 8002b34:	021b      	lsls	r3, r3, #8
 8002b36:	b29b      	uxth	r3, r3
 8002b38:	4413      	add	r3, r2
 8002b3a:	b299      	uxth	r1, r3
 8002b3c:	7d7b      	ldrb	r3, [r7, #21]
 8002b3e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b42:	fb02 f303 	mul.w	r3, r2, r3
 8002b46:	68ba      	ldr	r2, [r7, #8]
 8002b48:	4413      	add	r3, r2
 8002b4a:	b20a      	sxth	r2, r1
 8002b4c:	861a      	strh	r2, [r3, #48]	@ 0x30
      break;
 8002b4e:	e1ce      	b.n	8002eee <adBms6830ParseCell+0x59a>

    case D: /* Cell Register group D */
      ic[curr_ic].cell.c_codes[9] =  (data[0] + (data[1] << 8));
 8002b50:	693b      	ldr	r3, [r7, #16]
 8002b52:	781b      	ldrb	r3, [r3, #0]
 8002b54:	461a      	mov	r2, r3
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	021b      	lsls	r3, r3, #8
 8002b5e:	b29b      	uxth	r3, r3
 8002b60:	4413      	add	r3, r2
 8002b62:	b299      	uxth	r1, r3
 8002b64:	7d7b      	ldrb	r3, [r7, #21]
 8002b66:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b6a:	fb02 f303 	mul.w	r3, r2, r3
 8002b6e:	68ba      	ldr	r2, [r7, #8]
 8002b70:	4413      	add	r3, r2
 8002b72:	b20a      	sxth	r2, r1
 8002b74:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[2] + (data[3] << 8));
 8002b76:	693b      	ldr	r3, [r7, #16]
 8002b78:	3302      	adds	r3, #2
 8002b7a:	781b      	ldrb	r3, [r3, #0]
 8002b7c:	461a      	mov	r2, r3
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	3303      	adds	r3, #3
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	021b      	lsls	r3, r3, #8
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	4413      	add	r3, r2
 8002b8a:	b299      	uxth	r1, r3
 8002b8c:	7d7b      	ldrb	r3, [r7, #21]
 8002b8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002b92:	fb02 f303 	mul.w	r3, r2, r3
 8002b96:	68ba      	ldr	r2, [r7, #8]
 8002b98:	4413      	add	r3, r2
 8002b9a:	b20a      	sxth	r2, r1
 8002b9c:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[4] + (data[5] << 8));
 8002b9e:	693b      	ldr	r3, [r7, #16]
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	781b      	ldrb	r3, [r3, #0]
 8002ba4:	461a      	mov	r2, r3
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	3305      	adds	r3, #5
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	021b      	lsls	r3, r3, #8
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	4413      	add	r3, r2
 8002bb2:	b299      	uxth	r1, r3
 8002bb4:	7d7b      	ldrb	r3, [r7, #21]
 8002bb6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002bba:	fb02 f303 	mul.w	r3, r2, r3
 8002bbe:	68ba      	ldr	r2, [r7, #8]
 8002bc0:	4413      	add	r3, r2
 8002bc2:	b20a      	sxth	r2, r1
 8002bc4:	86da      	strh	r2, [r3, #54]	@ 0x36
      break;
 8002bc6:	e192      	b.n	8002eee <adBms6830ParseCell+0x59a>
 8002bc8:	08011500 	.word	0x08011500

    case E: /* Cell Register group E */
      ic[curr_ic].cell.c_codes[12] = (data[0] + (data[1] << 8));
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	021b      	lsls	r3, r3, #8
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	4413      	add	r3, r2
 8002bde:	b299      	uxth	r1, r3
 8002be0:	7d7b      	ldrb	r3, [r7, #21]
 8002be2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002be6:	fb02 f303 	mul.w	r3, r2, r3
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	4413      	add	r3, r2
 8002bee:	b20a      	sxth	r2, r1
 8002bf0:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[2] + (data[3] << 8));
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	3302      	adds	r3, #2
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	3303      	adds	r3, #3
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	021b      	lsls	r3, r3, #8
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	4413      	add	r3, r2
 8002c06:	b299      	uxth	r1, r3
 8002c08:	7d7b      	ldrb	r3, [r7, #21]
 8002c0a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c0e:	fb02 f303 	mul.w	r3, r2, r3
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	4413      	add	r3, r2
 8002c16:	b20a      	sxth	r2, r1
 8002c18:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[4] + (data[5] << 8));
 8002c1a:	693b      	ldr	r3, [r7, #16]
 8002c1c:	3304      	adds	r3, #4
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	461a      	mov	r2, r3
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	3305      	adds	r3, #5
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	021b      	lsls	r3, r3, #8
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	b299      	uxth	r1, r3
 8002c30:	7d7b      	ldrb	r3, [r7, #21]
 8002c32:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c36:	fb02 f303 	mul.w	r3, r2, r3
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	b20a      	sxth	r2, r1
 8002c40:	879a      	strh	r2, [r3, #60]	@ 0x3c
      break;
 8002c42:	e154      	b.n	8002eee <adBms6830ParseCell+0x59a>

    case F: /* Cell Register group F */
      ic[curr_ic].cell.c_codes[15] = (data[0] + (data[1] << 8));
 8002c44:	693b      	ldr	r3, [r7, #16]
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	461a      	mov	r2, r3
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	021b      	lsls	r3, r3, #8
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	4413      	add	r3, r2
 8002c56:	b299      	uxth	r1, r3
 8002c58:	7d7b      	ldrb	r3, [r7, #21]
 8002c5a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c5e:	fb02 f303 	mul.w	r3, r2, r3
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	4413      	add	r3, r2
 8002c66:	b20a      	sxth	r2, r1
 8002c68:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002c6a:	e140      	b.n	8002eee <adBms6830ParseCell+0x59a>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	461a      	mov	r2, r3
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	3301      	adds	r3, #1
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	021b      	lsls	r3, r3, #8
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	4413      	add	r3, r2
 8002c7e:	b299      	uxth	r1, r3
 8002c80:	7d7b      	ldrb	r3, [r7, #21]
 8002c82:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002c86:	fb02 f303 	mul.w	r3, r2, r3
 8002c8a:	68ba      	ldr	r2, [r7, #8]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	b20a      	sxth	r2, r1
 8002c90:	841a      	strh	r2, [r3, #32]
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	3302      	adds	r3, #2
 8002c96:	781b      	ldrb	r3, [r3, #0]
 8002c98:	461a      	mov	r2, r3
 8002c9a:	693b      	ldr	r3, [r7, #16]
 8002c9c:	3303      	adds	r3, #3
 8002c9e:	781b      	ldrb	r3, [r3, #0]
 8002ca0:	021b      	lsls	r3, r3, #8
 8002ca2:	b29b      	uxth	r3, r3
 8002ca4:	4413      	add	r3, r2
 8002ca6:	b299      	uxth	r1, r3
 8002ca8:	7d7b      	ldrb	r3, [r7, #21]
 8002caa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cae:	fb02 f303 	mul.w	r3, r2, r3
 8002cb2:	68ba      	ldr	r2, [r7, #8]
 8002cb4:	4413      	add	r3, r2
 8002cb6:	b20a      	sxth	r2, r1
 8002cb8:	845a      	strh	r2, [r3, #34]	@ 0x22
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002cba:	693b      	ldr	r3, [r7, #16]
 8002cbc:	3304      	adds	r3, #4
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	3305      	adds	r3, #5
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	021b      	lsls	r3, r3, #8
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	4413      	add	r3, r2
 8002cce:	b299      	uxth	r1, r3
 8002cd0:	7d7b      	ldrb	r3, [r7, #21]
 8002cd2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cd6:	fb02 f303 	mul.w	r3, r2, r3
 8002cda:	68ba      	ldr	r2, [r7, #8]
 8002cdc:	4413      	add	r3, r2
 8002cde:	b20a      	sxth	r2, r1
 8002ce0:	849a      	strh	r2, [r3, #36]	@ 0x24
      ic[curr_ic].cell.c_codes[3] = (data[6] + (data[7] << 8));
 8002ce2:	693b      	ldr	r3, [r7, #16]
 8002ce4:	3306      	adds	r3, #6
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	3307      	adds	r3, #7
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	021b      	lsls	r3, r3, #8
 8002cf2:	b29b      	uxth	r3, r3
 8002cf4:	4413      	add	r3, r2
 8002cf6:	b299      	uxth	r1, r3
 8002cf8:	7d7b      	ldrb	r3, [r7, #21]
 8002cfa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002cfe:	fb02 f303 	mul.w	r3, r2, r3
 8002d02:	68ba      	ldr	r2, [r7, #8]
 8002d04:	4413      	add	r3, r2
 8002d06:	b20a      	sxth	r2, r1
 8002d08:	84da      	strh	r2, [r3, #38]	@ 0x26
      ic[curr_ic].cell.c_codes[4] = (data[8] + (data[9] << 8));
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	3308      	adds	r3, #8
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	461a      	mov	r2, r3
 8002d12:	693b      	ldr	r3, [r7, #16]
 8002d14:	3309      	adds	r3, #9
 8002d16:	781b      	ldrb	r3, [r3, #0]
 8002d18:	021b      	lsls	r3, r3, #8
 8002d1a:	b29b      	uxth	r3, r3
 8002d1c:	4413      	add	r3, r2
 8002d1e:	b299      	uxth	r1, r3
 8002d20:	7d7b      	ldrb	r3, [r7, #21]
 8002d22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d26:	fb02 f303 	mul.w	r3, r2, r3
 8002d2a:	68ba      	ldr	r2, [r7, #8]
 8002d2c:	4413      	add	r3, r2
 8002d2e:	b20a      	sxth	r2, r1
 8002d30:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[5] = (data[10] + (data[11] << 8));
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	330a      	adds	r3, #10
 8002d36:	781b      	ldrb	r3, [r3, #0]
 8002d38:	461a      	mov	r2, r3
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	330b      	adds	r3, #11
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	021b      	lsls	r3, r3, #8
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	4413      	add	r3, r2
 8002d46:	b299      	uxth	r1, r3
 8002d48:	7d7b      	ldrb	r3, [r7, #21]
 8002d4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d4e:	fb02 f303 	mul.w	r3, r2, r3
 8002d52:	68ba      	ldr	r2, [r7, #8]
 8002d54:	4413      	add	r3, r2
 8002d56:	b20a      	sxth	r2, r1
 8002d58:	855a      	strh	r2, [r3, #42]	@ 0x2a
      ic[curr_ic].cell.c_codes[6] = (data[12] + (data[13] << 8));
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	330c      	adds	r3, #12
 8002d5e:	781b      	ldrb	r3, [r3, #0]
 8002d60:	461a      	mov	r2, r3
 8002d62:	693b      	ldr	r3, [r7, #16]
 8002d64:	330d      	adds	r3, #13
 8002d66:	781b      	ldrb	r3, [r3, #0]
 8002d68:	021b      	lsls	r3, r3, #8
 8002d6a:	b29b      	uxth	r3, r3
 8002d6c:	4413      	add	r3, r2
 8002d6e:	b299      	uxth	r1, r3
 8002d70:	7d7b      	ldrb	r3, [r7, #21]
 8002d72:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d76:	fb02 f303 	mul.w	r3, r2, r3
 8002d7a:	68ba      	ldr	r2, [r7, #8]
 8002d7c:	4413      	add	r3, r2
 8002d7e:	b20a      	sxth	r2, r1
 8002d80:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[7] = (data[14] + (data[15] << 8));
 8002d82:	693b      	ldr	r3, [r7, #16]
 8002d84:	330e      	adds	r3, #14
 8002d86:	781b      	ldrb	r3, [r3, #0]
 8002d88:	461a      	mov	r2, r3
 8002d8a:	693b      	ldr	r3, [r7, #16]
 8002d8c:	330f      	adds	r3, #15
 8002d8e:	781b      	ldrb	r3, [r3, #0]
 8002d90:	021b      	lsls	r3, r3, #8
 8002d92:	b29b      	uxth	r3, r3
 8002d94:	4413      	add	r3, r2
 8002d96:	b299      	uxth	r1, r3
 8002d98:	7d7b      	ldrb	r3, [r7, #21]
 8002d9a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002d9e:	fb02 f303 	mul.w	r3, r2, r3
 8002da2:	68ba      	ldr	r2, [r7, #8]
 8002da4:	4413      	add	r3, r2
 8002da6:	b20a      	sxth	r2, r1
 8002da8:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[8] = (data[16] + (data[17] << 8));
 8002daa:	693b      	ldr	r3, [r7, #16]
 8002dac:	3310      	adds	r3, #16
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	461a      	mov	r2, r3
 8002db2:	693b      	ldr	r3, [r7, #16]
 8002db4:	3311      	adds	r3, #17
 8002db6:	781b      	ldrb	r3, [r3, #0]
 8002db8:	021b      	lsls	r3, r3, #8
 8002dba:	b29b      	uxth	r3, r3
 8002dbc:	4413      	add	r3, r2
 8002dbe:	b299      	uxth	r1, r3
 8002dc0:	7d7b      	ldrb	r3, [r7, #21]
 8002dc2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002dc6:	fb02 f303 	mul.w	r3, r2, r3
 8002dca:	68ba      	ldr	r2, [r7, #8]
 8002dcc:	4413      	add	r3, r2
 8002dce:	b20a      	sxth	r2, r1
 8002dd0:	861a      	strh	r2, [r3, #48]	@ 0x30
      ic[curr_ic].cell.c_codes[9] =  (data[18] + (data[19] << 8));
 8002dd2:	693b      	ldr	r3, [r7, #16]
 8002dd4:	3312      	adds	r3, #18
 8002dd6:	781b      	ldrb	r3, [r3, #0]
 8002dd8:	461a      	mov	r2, r3
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	3313      	adds	r3, #19
 8002dde:	781b      	ldrb	r3, [r3, #0]
 8002de0:	021b      	lsls	r3, r3, #8
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	4413      	add	r3, r2
 8002de6:	b299      	uxth	r1, r3
 8002de8:	7d7b      	ldrb	r3, [r7, #21]
 8002dea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002dee:	fb02 f303 	mul.w	r3, r2, r3
 8002df2:	68ba      	ldr	r2, [r7, #8]
 8002df4:	4413      	add	r3, r2
 8002df6:	b20a      	sxth	r2, r1
 8002df8:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[10] = (data[20] + (data[21] << 8));
 8002dfa:	693b      	ldr	r3, [r7, #16]
 8002dfc:	3314      	adds	r3, #20
 8002dfe:	781b      	ldrb	r3, [r3, #0]
 8002e00:	461a      	mov	r2, r3
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	3315      	adds	r3, #21
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	021b      	lsls	r3, r3, #8
 8002e0a:	b29b      	uxth	r3, r3
 8002e0c:	4413      	add	r3, r2
 8002e0e:	b299      	uxth	r1, r3
 8002e10:	7d7b      	ldrb	r3, [r7, #21]
 8002e12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e16:	fb02 f303 	mul.w	r3, r2, r3
 8002e1a:	68ba      	ldr	r2, [r7, #8]
 8002e1c:	4413      	add	r3, r2
 8002e1e:	b20a      	sxth	r2, r1
 8002e20:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[11] = (data[22] + (data[23] << 8));
 8002e22:	693b      	ldr	r3, [r7, #16]
 8002e24:	3316      	adds	r3, #22
 8002e26:	781b      	ldrb	r3, [r3, #0]
 8002e28:	461a      	mov	r2, r3
 8002e2a:	693b      	ldr	r3, [r7, #16]
 8002e2c:	3317      	adds	r3, #23
 8002e2e:	781b      	ldrb	r3, [r3, #0]
 8002e30:	021b      	lsls	r3, r3, #8
 8002e32:	b29b      	uxth	r3, r3
 8002e34:	4413      	add	r3, r2
 8002e36:	b299      	uxth	r1, r3
 8002e38:	7d7b      	ldrb	r3, [r7, #21]
 8002e3a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e3e:	fb02 f303 	mul.w	r3, r2, r3
 8002e42:	68ba      	ldr	r2, [r7, #8]
 8002e44:	4413      	add	r3, r2
 8002e46:	b20a      	sxth	r2, r1
 8002e48:	86da      	strh	r2, [r3, #54]	@ 0x36
      ic[curr_ic].cell.c_codes[12] = (data[24] + (data[25] << 8));
 8002e4a:	693b      	ldr	r3, [r7, #16]
 8002e4c:	3318      	adds	r3, #24
 8002e4e:	781b      	ldrb	r3, [r3, #0]
 8002e50:	461a      	mov	r2, r3
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	3319      	adds	r3, #25
 8002e56:	781b      	ldrb	r3, [r3, #0]
 8002e58:	021b      	lsls	r3, r3, #8
 8002e5a:	b29b      	uxth	r3, r3
 8002e5c:	4413      	add	r3, r2
 8002e5e:	b299      	uxth	r1, r3
 8002e60:	7d7b      	ldrb	r3, [r7, #21]
 8002e62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e66:	fb02 f303 	mul.w	r3, r2, r3
 8002e6a:	68ba      	ldr	r2, [r7, #8]
 8002e6c:	4413      	add	r3, r2
 8002e6e:	b20a      	sxth	r2, r1
 8002e70:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[13] = (data[26] + (data[27] << 8));
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	331a      	adds	r3, #26
 8002e76:	781b      	ldrb	r3, [r3, #0]
 8002e78:	461a      	mov	r2, r3
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	331b      	adds	r3, #27
 8002e7e:	781b      	ldrb	r3, [r3, #0]
 8002e80:	021b      	lsls	r3, r3, #8
 8002e82:	b29b      	uxth	r3, r3
 8002e84:	4413      	add	r3, r2
 8002e86:	b299      	uxth	r1, r3
 8002e88:	7d7b      	ldrb	r3, [r7, #21]
 8002e8a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002e8e:	fb02 f303 	mul.w	r3, r2, r3
 8002e92:	68ba      	ldr	r2, [r7, #8]
 8002e94:	4413      	add	r3, r2
 8002e96:	b20a      	sxth	r2, r1
 8002e98:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[14] = (data[28] + (data[29] << 8));
 8002e9a:	693b      	ldr	r3, [r7, #16]
 8002e9c:	331c      	adds	r3, #28
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	461a      	mov	r2, r3
 8002ea2:	693b      	ldr	r3, [r7, #16]
 8002ea4:	331d      	adds	r3, #29
 8002ea6:	781b      	ldrb	r3, [r3, #0]
 8002ea8:	021b      	lsls	r3, r3, #8
 8002eaa:	b29b      	uxth	r3, r3
 8002eac:	4413      	add	r3, r2
 8002eae:	b299      	uxth	r1, r3
 8002eb0:	7d7b      	ldrb	r3, [r7, #21]
 8002eb2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002eb6:	fb02 f303 	mul.w	r3, r2, r3
 8002eba:	68ba      	ldr	r2, [r7, #8]
 8002ebc:	4413      	add	r3, r2
 8002ebe:	b20a      	sxth	r2, r1
 8002ec0:	879a      	strh	r2, [r3, #60]	@ 0x3c
      ic[curr_ic].cell.c_codes[15] = (data[30] + (data[31] << 8));
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	331e      	adds	r3, #30
 8002ec6:	781b      	ldrb	r3, [r3, #0]
 8002ec8:	461a      	mov	r2, r3
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	331f      	adds	r3, #31
 8002ece:	781b      	ldrb	r3, [r3, #0]
 8002ed0:	021b      	lsls	r3, r3, #8
 8002ed2:	b29b      	uxth	r3, r3
 8002ed4:	4413      	add	r3, r2
 8002ed6:	b299      	uxth	r1, r3
 8002ed8:	7d7b      	ldrb	r3, [r7, #21]
 8002eda:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002ede:	fb02 f303 	mul.w	r3, r2, r3
 8002ee2:	68ba      	ldr	r2, [r7, #8]
 8002ee4:	4413      	add	r3, r2
 8002ee6:	b20a      	sxth	r2, r1
 8002ee8:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002eea:	e000      	b.n	8002eee <adBms6830ParseCell+0x59a>

    default:
      break;
 8002eec:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002eee:	7d7b      	ldrb	r3, [r7, #21]
 8002ef0:	3301      	adds	r3, #1
 8002ef2:	757b      	strb	r3, [r7, #21]
 8002ef4:	7d7a      	ldrb	r2, [r7, #21]
 8002ef6:	7bfb      	ldrb	r3, [r7, #15]
 8002ef8:	429a      	cmp	r2, r3
 8002efa:	f4ff ad51 	bcc.w	80029a0 <adBms6830ParseCell+0x4c>
    }
  }
  free(data);
 8002efe:	6938      	ldr	r0, [r7, #16]
 8002f00:	f00a f8e2 	bl	800d0c8 <free>
}
 8002f04:	bf00      	nop
 8002f06:	3718      	adds	r7, #24
 8002f08:	46bd      	mov	sp, r7
 8002f0a:	bd80      	pop	{r7, pc}

08002f0c <adBms6830ParseAverageCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAverageCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *acv_data)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b086      	sub	sp, #24
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	60b9      	str	r1, [r7, #8]
 8002f14:	607b      	str	r3, [r7, #4]
 8002f16:	4603      	mov	r3, r0
 8002f18:	73fb      	strb	r3, [r7, #15]
 8002f1a:	4613      	mov	r3, r2
 8002f1c:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002f1e:	2300      	movs	r3, #0
 8002f20:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDACALL_SIZE;}
 8002f22:	7bbb      	ldrb	r3, [r7, #14]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d102      	bne.n	8002f2e <adBms6830ParseAverageCell+0x22>
 8002f28:	2322      	movs	r3, #34	@ 0x22
 8002f2a:	75fb      	strb	r3, [r7, #23]
 8002f2c:	e001      	b.n	8002f32 <adBms6830ParseAverageCell+0x26>
  else {data_size = RX_DATA;}
 8002f2e:	2308      	movs	r3, #8
 8002f30:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8002f32:	7dfb      	ldrb	r3, [r7, #23]
 8002f34:	2101      	movs	r1, #1
 8002f36:	4618      	mov	r0, r3
 8002f38:	f009 fdc6 	bl	800cac8 <calloc>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d105      	bne.n	8002f52 <adBms6830ParseAverageCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse avg cell memory \n");
    #else
    printf(" Failed to allocate parse avg cell memory \n");
 8002f46:	4894      	ldr	r0, [pc, #592]	@ (8003198 <adBms6830ParseAverageCell+0x28c>)
 8002f48:	f00b fdf4 	bl	800eb34 <puts>
    #endif
    exit(0);
 8002f4c:	2000      	movs	r0, #0
 8002f4e:	f009 fdd7 	bl	800cb00 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002f52:	2300      	movs	r3, #0
 8002f54:	757b      	strb	r3, [r7, #21]
 8002f56:	e2c9      	b.n	80034ec <adBms6830ParseAverageCell+0x5e0>
  {
    memcpy(&data[0], &acv_data[address], data_size); /* dst , src , size */
 8002f58:	7dbb      	ldrb	r3, [r7, #22]
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	4413      	add	r3, r2
 8002f5e:	7dfa      	ldrb	r2, [r7, #23]
 8002f60:	4619      	mov	r1, r3
 8002f62:	6938      	ldr	r0, [r7, #16]
 8002f64:	f00b fe6c 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002f68:	7d7b      	ldrb	r3, [r7, #21]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	b2db      	uxtb	r3, r3
 8002f6e:	7dfa      	ldrb	r2, [r7, #23]
 8002f70:	fb12 f303 	smulbb	r3, r2, r3
 8002f74:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002f76:	7bbb      	ldrb	r3, [r7, #14]
 8002f78:	2b06      	cmp	r3, #6
 8002f7a:	f200 82b3 	bhi.w	80034e4 <adBms6830ParseAverageCell+0x5d8>
 8002f7e:	a201      	add	r2, pc, #4	@ (adr r2, 8002f84 <adBms6830ParseAverageCell+0x78>)
 8002f80:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f84:	08003245 	.word	0x08003245
 8002f88:	08002fa1 	.word	0x08002fa1
 8002f8c:	0800301f 	.word	0x0800301f
 8002f90:	0800309d 	.word	0x0800309d
 8002f94:	0800311b 	.word	0x0800311b
 8002f98:	0800319d 	.word	0x0800319d
 8002f9c:	0800321b 	.word	0x0800321b
    {
    case A: /* Cell Register group A */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8002fa0:	693b      	ldr	r3, [r7, #16]
 8002fa2:	781b      	ldrb	r3, [r3, #0]
 8002fa4:	461a      	mov	r2, r3
 8002fa6:	693b      	ldr	r3, [r7, #16]
 8002fa8:	3301      	adds	r3, #1
 8002faa:	781b      	ldrb	r3, [r3, #0]
 8002fac:	021b      	lsls	r3, r3, #8
 8002fae:	b29b      	uxth	r3, r3
 8002fb0:	4413      	add	r3, r2
 8002fb2:	b299      	uxth	r1, r3
 8002fb4:	7d7b      	ldrb	r3, [r7, #21]
 8002fb6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002fba:	fb02 f303 	mul.w	r3, r2, r3
 8002fbe:	68ba      	ldr	r2, [r7, #8]
 8002fc0:	4413      	add	r3, r2
 8002fc2:	b20a      	sxth	r2, r1
 8002fc4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 8002fc8:	693b      	ldr	r3, [r7, #16]
 8002fca:	3302      	adds	r3, #2
 8002fcc:	781b      	ldrb	r3, [r3, #0]
 8002fce:	461a      	mov	r2, r3
 8002fd0:	693b      	ldr	r3, [r7, #16]
 8002fd2:	3303      	adds	r3, #3
 8002fd4:	781b      	ldrb	r3, [r3, #0]
 8002fd6:	021b      	lsls	r3, r3, #8
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	4413      	add	r3, r2
 8002fdc:	b299      	uxth	r1, r3
 8002fde:	7d7b      	ldrb	r3, [r7, #21]
 8002fe0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8002fe4:	fb02 f303 	mul.w	r3, r2, r3
 8002fe8:	68ba      	ldr	r2, [r7, #8]
 8002fea:	4413      	add	r3, r2
 8002fec:	b20a      	sxth	r2, r1
 8002fee:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 8002ff2:	693b      	ldr	r3, [r7, #16]
 8002ff4:	3304      	adds	r3, #4
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	3305      	adds	r3, #5
 8002ffe:	781b      	ldrb	r3, [r3, #0]
 8003000:	021b      	lsls	r3, r3, #8
 8003002:	b29b      	uxth	r3, r3
 8003004:	4413      	add	r3, r2
 8003006:	b299      	uxth	r1, r3
 8003008:	7d7b      	ldrb	r3, [r7, #21]
 800300a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800300e:	fb02 f303 	mul.w	r3, r2, r3
 8003012:	68ba      	ldr	r2, [r7, #8]
 8003014:	4413      	add	r3, r2
 8003016:	b20a      	sxth	r2, r1
 8003018:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      break;
 800301c:	e263      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].acell.ac_codes[3] = (data[0] + (data[1] << 8));
 800301e:	693b      	ldr	r3, [r7, #16]
 8003020:	781b      	ldrb	r3, [r3, #0]
 8003022:	461a      	mov	r2, r3
 8003024:	693b      	ldr	r3, [r7, #16]
 8003026:	3301      	adds	r3, #1
 8003028:	781b      	ldrb	r3, [r3, #0]
 800302a:	021b      	lsls	r3, r3, #8
 800302c:	b29b      	uxth	r3, r3
 800302e:	4413      	add	r3, r2
 8003030:	b299      	uxth	r1, r3
 8003032:	7d7b      	ldrb	r3, [r7, #21]
 8003034:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003038:	fb02 f303 	mul.w	r3, r2, r3
 800303c:	68ba      	ldr	r2, [r7, #8]
 800303e:	4413      	add	r3, r2
 8003040:	b20a      	sxth	r2, r1
 8003042:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[2] + (data[3] << 8));
 8003046:	693b      	ldr	r3, [r7, #16]
 8003048:	3302      	adds	r3, #2
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	461a      	mov	r2, r3
 800304e:	693b      	ldr	r3, [r7, #16]
 8003050:	3303      	adds	r3, #3
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	021b      	lsls	r3, r3, #8
 8003056:	b29b      	uxth	r3, r3
 8003058:	4413      	add	r3, r2
 800305a:	b299      	uxth	r1, r3
 800305c:	7d7b      	ldrb	r3, [r7, #21]
 800305e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003062:	fb02 f303 	mul.w	r3, r2, r3
 8003066:	68ba      	ldr	r2, [r7, #8]
 8003068:	4413      	add	r3, r2
 800306a:	b20a      	sxth	r2, r1
 800306c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[4] + (data[5] << 8));
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	3304      	adds	r3, #4
 8003074:	781b      	ldrb	r3, [r3, #0]
 8003076:	461a      	mov	r2, r3
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	3305      	adds	r3, #5
 800307c:	781b      	ldrb	r3, [r3, #0]
 800307e:	021b      	lsls	r3, r3, #8
 8003080:	b29b      	uxth	r3, r3
 8003082:	4413      	add	r3, r2
 8003084:	b299      	uxth	r1, r3
 8003086:	7d7b      	ldrb	r3, [r7, #21]
 8003088:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800308c:	fb02 f303 	mul.w	r3, r2, r3
 8003090:	68ba      	ldr	r2, [r7, #8]
 8003092:	4413      	add	r3, r2
 8003094:	b20a      	sxth	r2, r1
 8003096:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      break;
 800309a:	e224      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].acell.ac_codes[6] = (data[0] + (data[1] << 8));
 800309c:	693b      	ldr	r3, [r7, #16]
 800309e:	781b      	ldrb	r3, [r3, #0]
 80030a0:	461a      	mov	r2, r3
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	3301      	adds	r3, #1
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	021b      	lsls	r3, r3, #8
 80030aa:	b29b      	uxth	r3, r3
 80030ac:	4413      	add	r3, r2
 80030ae:	b299      	uxth	r1, r3
 80030b0:	7d7b      	ldrb	r3, [r7, #21]
 80030b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030b6:	fb02 f303 	mul.w	r3, r2, r3
 80030ba:	68ba      	ldr	r2, [r7, #8]
 80030bc:	4413      	add	r3, r2
 80030be:	b20a      	sxth	r2, r1
 80030c0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[2] + (data[3] << 8));
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	3302      	adds	r3, #2
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	461a      	mov	r2, r3
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	3303      	adds	r3, #3
 80030d0:	781b      	ldrb	r3, [r3, #0]
 80030d2:	021b      	lsls	r3, r3, #8
 80030d4:	b29b      	uxth	r3, r3
 80030d6:	4413      	add	r3, r2
 80030d8:	b299      	uxth	r1, r3
 80030da:	7d7b      	ldrb	r3, [r7, #21]
 80030dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80030e0:	fb02 f303 	mul.w	r3, r2, r3
 80030e4:	68ba      	ldr	r2, [r7, #8]
 80030e6:	4413      	add	r3, r2
 80030e8:	b20a      	sxth	r2, r1
 80030ea:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[4] + (data[5] << 8));
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	3304      	adds	r3, #4
 80030f2:	781b      	ldrb	r3, [r3, #0]
 80030f4:	461a      	mov	r2, r3
 80030f6:	693b      	ldr	r3, [r7, #16]
 80030f8:	3305      	adds	r3, #5
 80030fa:	781b      	ldrb	r3, [r3, #0]
 80030fc:	021b      	lsls	r3, r3, #8
 80030fe:	b29b      	uxth	r3, r3
 8003100:	4413      	add	r3, r2
 8003102:	b299      	uxth	r1, r3
 8003104:	7d7b      	ldrb	r3, [r7, #21]
 8003106:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800310a:	fb02 f303 	mul.w	r3, r2, r3
 800310e:	68ba      	ldr	r2, [r7, #8]
 8003110:	4413      	add	r3, r2
 8003112:	b20a      	sxth	r2, r1
 8003114:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      break;
 8003118:	e1e5      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].acell.ac_codes[9] =  (data[0] + (data[1] << 8));
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	461a      	mov	r2, r3
 8003120:	693b      	ldr	r3, [r7, #16]
 8003122:	3301      	adds	r3, #1
 8003124:	781b      	ldrb	r3, [r3, #0]
 8003126:	021b      	lsls	r3, r3, #8
 8003128:	b29b      	uxth	r3, r3
 800312a:	4413      	add	r3, r2
 800312c:	b299      	uxth	r1, r3
 800312e:	7d7b      	ldrb	r3, [r7, #21]
 8003130:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003134:	fb02 f303 	mul.w	r3, r2, r3
 8003138:	68ba      	ldr	r2, [r7, #8]
 800313a:	4413      	add	r3, r2
 800313c:	b20a      	sxth	r2, r1
 800313e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[2] + (data[3] << 8));
 8003142:	693b      	ldr	r3, [r7, #16]
 8003144:	3302      	adds	r3, #2
 8003146:	781b      	ldrb	r3, [r3, #0]
 8003148:	461a      	mov	r2, r3
 800314a:	693b      	ldr	r3, [r7, #16]
 800314c:	3303      	adds	r3, #3
 800314e:	781b      	ldrb	r3, [r3, #0]
 8003150:	021b      	lsls	r3, r3, #8
 8003152:	b29b      	uxth	r3, r3
 8003154:	4413      	add	r3, r2
 8003156:	b299      	uxth	r1, r3
 8003158:	7d7b      	ldrb	r3, [r7, #21]
 800315a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800315e:	fb02 f303 	mul.w	r3, r2, r3
 8003162:	68ba      	ldr	r2, [r7, #8]
 8003164:	4413      	add	r3, r2
 8003166:	b20a      	sxth	r2, r1
 8003168:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[4] + (data[5] << 8));
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	3304      	adds	r3, #4
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	461a      	mov	r2, r3
 8003174:	693b      	ldr	r3, [r7, #16]
 8003176:	3305      	adds	r3, #5
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	021b      	lsls	r3, r3, #8
 800317c:	b29b      	uxth	r3, r3
 800317e:	4413      	add	r3, r2
 8003180:	b299      	uxth	r1, r3
 8003182:	7d7b      	ldrb	r3, [r7, #21]
 8003184:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003188:	fb02 f303 	mul.w	r3, r2, r3
 800318c:	68ba      	ldr	r2, [r7, #8]
 800318e:	4413      	add	r3, r2
 8003190:	b20a      	sxth	r2, r1
 8003192:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      break;
 8003196:	e1a6      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>
 8003198:	08011528 	.word	0x08011528

    case E: /* Cell Register group E */
      ic[curr_ic].acell.ac_codes[12] = (data[0] + (data[1] << 8));
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	781b      	ldrb	r3, [r3, #0]
 80031a0:	461a      	mov	r2, r3
 80031a2:	693b      	ldr	r3, [r7, #16]
 80031a4:	3301      	adds	r3, #1
 80031a6:	781b      	ldrb	r3, [r3, #0]
 80031a8:	021b      	lsls	r3, r3, #8
 80031aa:	b29b      	uxth	r3, r3
 80031ac:	4413      	add	r3, r2
 80031ae:	b299      	uxth	r1, r3
 80031b0:	7d7b      	ldrb	r3, [r7, #21]
 80031b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031b6:	fb02 f303 	mul.w	r3, r2, r3
 80031ba:	68ba      	ldr	r2, [r7, #8]
 80031bc:	4413      	add	r3, r2
 80031be:	b20a      	sxth	r2, r1
 80031c0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[2] + (data[3] << 8));
 80031c4:	693b      	ldr	r3, [r7, #16]
 80031c6:	3302      	adds	r3, #2
 80031c8:	781b      	ldrb	r3, [r3, #0]
 80031ca:	461a      	mov	r2, r3
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	3303      	adds	r3, #3
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	021b      	lsls	r3, r3, #8
 80031d4:	b29b      	uxth	r3, r3
 80031d6:	4413      	add	r3, r2
 80031d8:	b299      	uxth	r1, r3
 80031da:	7d7b      	ldrb	r3, [r7, #21]
 80031dc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80031e0:	fb02 f303 	mul.w	r3, r2, r3
 80031e4:	68ba      	ldr	r2, [r7, #8]
 80031e6:	4413      	add	r3, r2
 80031e8:	b20a      	sxth	r2, r1
 80031ea:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[4] + (data[5] << 8));
 80031ee:	693b      	ldr	r3, [r7, #16]
 80031f0:	3304      	adds	r3, #4
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	461a      	mov	r2, r3
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	3305      	adds	r3, #5
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	021b      	lsls	r3, r3, #8
 80031fe:	b29b      	uxth	r3, r3
 8003200:	4413      	add	r3, r2
 8003202:	b299      	uxth	r1, r3
 8003204:	7d7b      	ldrb	r3, [r7, #21]
 8003206:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800320a:	fb02 f303 	mul.w	r3, r2, r3
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	4413      	add	r3, r2
 8003212:	b20a      	sxth	r2, r1
 8003214:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      break;
 8003218:	e165      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].acell.ac_codes[15] = (data[0] + (data[1] << 8));
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	781b      	ldrb	r3, [r3, #0]
 800321e:	461a      	mov	r2, r3
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	3301      	adds	r3, #1
 8003224:	781b      	ldrb	r3, [r3, #0]
 8003226:	021b      	lsls	r3, r3, #8
 8003228:	b29b      	uxth	r3, r3
 800322a:	4413      	add	r3, r2
 800322c:	b299      	uxth	r1, r3
 800322e:	7d7b      	ldrb	r3, [r7, #21]
 8003230:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003234:	fb02 f303 	mul.w	r3, r2, r3
 8003238:	68ba      	ldr	r2, [r7, #8]
 800323a:	4413      	add	r3, r2
 800323c:	b20a      	sxth	r2, r1
 800323e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 8003242:	e150      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8003244:	693b      	ldr	r3, [r7, #16]
 8003246:	781b      	ldrb	r3, [r3, #0]
 8003248:	461a      	mov	r2, r3
 800324a:	693b      	ldr	r3, [r7, #16]
 800324c:	3301      	adds	r3, #1
 800324e:	781b      	ldrb	r3, [r3, #0]
 8003250:	021b      	lsls	r3, r3, #8
 8003252:	b29b      	uxth	r3, r3
 8003254:	4413      	add	r3, r2
 8003256:	b299      	uxth	r1, r3
 8003258:	7d7b      	ldrb	r3, [r7, #21]
 800325a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800325e:	fb02 f303 	mul.w	r3, r2, r3
 8003262:	68ba      	ldr	r2, [r7, #8]
 8003264:	4413      	add	r3, r2
 8003266:	b20a      	sxth	r2, r1
 8003268:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	3302      	adds	r3, #2
 8003270:	781b      	ldrb	r3, [r3, #0]
 8003272:	461a      	mov	r2, r3
 8003274:	693b      	ldr	r3, [r7, #16]
 8003276:	3303      	adds	r3, #3
 8003278:	781b      	ldrb	r3, [r3, #0]
 800327a:	021b      	lsls	r3, r3, #8
 800327c:	b29b      	uxth	r3, r3
 800327e:	4413      	add	r3, r2
 8003280:	b299      	uxth	r1, r3
 8003282:	7d7b      	ldrb	r3, [r7, #21]
 8003284:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003288:	fb02 f303 	mul.w	r3, r2, r3
 800328c:	68ba      	ldr	r2, [r7, #8]
 800328e:	4413      	add	r3, r2
 8003290:	b20a      	sxth	r2, r1
 8003292:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	3304      	adds	r3, #4
 800329a:	781b      	ldrb	r3, [r3, #0]
 800329c:	461a      	mov	r2, r3
 800329e:	693b      	ldr	r3, [r7, #16]
 80032a0:	3305      	adds	r3, #5
 80032a2:	781b      	ldrb	r3, [r3, #0]
 80032a4:	021b      	lsls	r3, r3, #8
 80032a6:	b29b      	uxth	r3, r3
 80032a8:	4413      	add	r3, r2
 80032aa:	b299      	uxth	r1, r3
 80032ac:	7d7b      	ldrb	r3, [r7, #21]
 80032ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032b2:	fb02 f303 	mul.w	r3, r2, r3
 80032b6:	68ba      	ldr	r2, [r7, #8]
 80032b8:	4413      	add	r3, r2
 80032ba:	b20a      	sxth	r2, r1
 80032bc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      ic[curr_ic].acell.ac_codes[3] = (data[6] + (data[7] << 8));
 80032c0:	693b      	ldr	r3, [r7, #16]
 80032c2:	3306      	adds	r3, #6
 80032c4:	781b      	ldrb	r3, [r3, #0]
 80032c6:	461a      	mov	r2, r3
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	3307      	adds	r3, #7
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	021b      	lsls	r3, r3, #8
 80032d0:	b29b      	uxth	r3, r3
 80032d2:	4413      	add	r3, r2
 80032d4:	b299      	uxth	r1, r3
 80032d6:	7d7b      	ldrb	r3, [r7, #21]
 80032d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80032dc:	fb02 f303 	mul.w	r3, r2, r3
 80032e0:	68ba      	ldr	r2, [r7, #8]
 80032e2:	4413      	add	r3, r2
 80032e4:	b20a      	sxth	r2, r1
 80032e6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      ic[curr_ic].acell.ac_codes[4] = (data[8] + (data[9] << 8));
 80032ea:	693b      	ldr	r3, [r7, #16]
 80032ec:	3308      	adds	r3, #8
 80032ee:	781b      	ldrb	r3, [r3, #0]
 80032f0:	461a      	mov	r2, r3
 80032f2:	693b      	ldr	r3, [r7, #16]
 80032f4:	3309      	adds	r3, #9
 80032f6:	781b      	ldrb	r3, [r3, #0]
 80032f8:	021b      	lsls	r3, r3, #8
 80032fa:	b29b      	uxth	r3, r3
 80032fc:	4413      	add	r3, r2
 80032fe:	b299      	uxth	r1, r3
 8003300:	7d7b      	ldrb	r3, [r7, #21]
 8003302:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003306:	fb02 f303 	mul.w	r3, r2, r3
 800330a:	68ba      	ldr	r2, [r7, #8]
 800330c:	4413      	add	r3, r2
 800330e:	b20a      	sxth	r2, r1
 8003310:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[5] = (data[10] + (data[11] << 8));
 8003314:	693b      	ldr	r3, [r7, #16]
 8003316:	330a      	adds	r3, #10
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	461a      	mov	r2, r3
 800331c:	693b      	ldr	r3, [r7, #16]
 800331e:	330b      	adds	r3, #11
 8003320:	781b      	ldrb	r3, [r3, #0]
 8003322:	021b      	lsls	r3, r3, #8
 8003324:	b29b      	uxth	r3, r3
 8003326:	4413      	add	r3, r2
 8003328:	b299      	uxth	r1, r3
 800332a:	7d7b      	ldrb	r3, [r7, #21]
 800332c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003330:	fb02 f303 	mul.w	r3, r2, r3
 8003334:	68ba      	ldr	r2, [r7, #8]
 8003336:	4413      	add	r3, r2
 8003338:	b20a      	sxth	r2, r1
 800333a:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      ic[curr_ic].acell.ac_codes[6] = (data[12] + (data[13] << 8));
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	330c      	adds	r3, #12
 8003342:	781b      	ldrb	r3, [r3, #0]
 8003344:	461a      	mov	r2, r3
 8003346:	693b      	ldr	r3, [r7, #16]
 8003348:	330d      	adds	r3, #13
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	021b      	lsls	r3, r3, #8
 800334e:	b29b      	uxth	r3, r3
 8003350:	4413      	add	r3, r2
 8003352:	b299      	uxth	r1, r3
 8003354:	7d7b      	ldrb	r3, [r7, #21]
 8003356:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800335a:	fb02 f303 	mul.w	r3, r2, r3
 800335e:	68ba      	ldr	r2, [r7, #8]
 8003360:	4413      	add	r3, r2
 8003362:	b20a      	sxth	r2, r1
 8003364:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[7] = (data[14] + (data[15] << 8));
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	330e      	adds	r3, #14
 800336c:	781b      	ldrb	r3, [r3, #0]
 800336e:	461a      	mov	r2, r3
 8003370:	693b      	ldr	r3, [r7, #16]
 8003372:	330f      	adds	r3, #15
 8003374:	781b      	ldrb	r3, [r3, #0]
 8003376:	021b      	lsls	r3, r3, #8
 8003378:	b29b      	uxth	r3, r3
 800337a:	4413      	add	r3, r2
 800337c:	b299      	uxth	r1, r3
 800337e:	7d7b      	ldrb	r3, [r7, #21]
 8003380:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003384:	fb02 f303 	mul.w	r3, r2, r3
 8003388:	68ba      	ldr	r2, [r7, #8]
 800338a:	4413      	add	r3, r2
 800338c:	b20a      	sxth	r2, r1
 800338e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[8] = (data[16] + (data[17] << 8));
 8003392:	693b      	ldr	r3, [r7, #16]
 8003394:	3310      	adds	r3, #16
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	461a      	mov	r2, r3
 800339a:	693b      	ldr	r3, [r7, #16]
 800339c:	3311      	adds	r3, #17
 800339e:	781b      	ldrb	r3, [r3, #0]
 80033a0:	021b      	lsls	r3, r3, #8
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	4413      	add	r3, r2
 80033a6:	b299      	uxth	r1, r3
 80033a8:	7d7b      	ldrb	r3, [r7, #21]
 80033aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033ae:	fb02 f303 	mul.w	r3, r2, r3
 80033b2:	68ba      	ldr	r2, [r7, #8]
 80033b4:	4413      	add	r3, r2
 80033b6:	b20a      	sxth	r2, r1
 80033b8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      ic[curr_ic].acell.ac_codes[9] =  (data[18] + (data[19] << 8));
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	3312      	adds	r3, #18
 80033c0:	781b      	ldrb	r3, [r3, #0]
 80033c2:	461a      	mov	r2, r3
 80033c4:	693b      	ldr	r3, [r7, #16]
 80033c6:	3313      	adds	r3, #19
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	021b      	lsls	r3, r3, #8
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	4413      	add	r3, r2
 80033d0:	b299      	uxth	r1, r3
 80033d2:	7d7b      	ldrb	r3, [r7, #21]
 80033d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80033d8:	fb02 f303 	mul.w	r3, r2, r3
 80033dc:	68ba      	ldr	r2, [r7, #8]
 80033de:	4413      	add	r3, r2
 80033e0:	b20a      	sxth	r2, r1
 80033e2:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[10] = (data[20] + (data[21] << 8));
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	3314      	adds	r3, #20
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	461a      	mov	r2, r3
 80033ee:	693b      	ldr	r3, [r7, #16]
 80033f0:	3315      	adds	r3, #21
 80033f2:	781b      	ldrb	r3, [r3, #0]
 80033f4:	021b      	lsls	r3, r3, #8
 80033f6:	b29b      	uxth	r3, r3
 80033f8:	4413      	add	r3, r2
 80033fa:	b299      	uxth	r1, r3
 80033fc:	7d7b      	ldrb	r3, [r7, #21]
 80033fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003402:	fb02 f303 	mul.w	r3, r2, r3
 8003406:	68ba      	ldr	r2, [r7, #8]
 8003408:	4413      	add	r3, r2
 800340a:	b20a      	sxth	r2, r1
 800340c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[11] = (data[22] + (data[23] << 8));
 8003410:	693b      	ldr	r3, [r7, #16]
 8003412:	3316      	adds	r3, #22
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	461a      	mov	r2, r3
 8003418:	693b      	ldr	r3, [r7, #16]
 800341a:	3317      	adds	r3, #23
 800341c:	781b      	ldrb	r3, [r3, #0]
 800341e:	021b      	lsls	r3, r3, #8
 8003420:	b29b      	uxth	r3, r3
 8003422:	4413      	add	r3, r2
 8003424:	b299      	uxth	r1, r3
 8003426:	7d7b      	ldrb	r3, [r7, #21]
 8003428:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800342c:	fb02 f303 	mul.w	r3, r2, r3
 8003430:	68ba      	ldr	r2, [r7, #8]
 8003432:	4413      	add	r3, r2
 8003434:	b20a      	sxth	r2, r1
 8003436:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      ic[curr_ic].acell.ac_codes[12] = (data[24] + (data[25] << 8));
 800343a:	693b      	ldr	r3, [r7, #16]
 800343c:	3318      	adds	r3, #24
 800343e:	781b      	ldrb	r3, [r3, #0]
 8003440:	461a      	mov	r2, r3
 8003442:	693b      	ldr	r3, [r7, #16]
 8003444:	3319      	adds	r3, #25
 8003446:	781b      	ldrb	r3, [r3, #0]
 8003448:	021b      	lsls	r3, r3, #8
 800344a:	b29b      	uxth	r3, r3
 800344c:	4413      	add	r3, r2
 800344e:	b299      	uxth	r1, r3
 8003450:	7d7b      	ldrb	r3, [r7, #21]
 8003452:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003456:	fb02 f303 	mul.w	r3, r2, r3
 800345a:	68ba      	ldr	r2, [r7, #8]
 800345c:	4413      	add	r3, r2
 800345e:	b20a      	sxth	r2, r1
 8003460:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[13] = (data[26] + (data[27] << 8));
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	331a      	adds	r3, #26
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	331b      	adds	r3, #27
 8003470:	781b      	ldrb	r3, [r3, #0]
 8003472:	021b      	lsls	r3, r3, #8
 8003474:	b29b      	uxth	r3, r3
 8003476:	4413      	add	r3, r2
 8003478:	b299      	uxth	r1, r3
 800347a:	7d7b      	ldrb	r3, [r7, #21]
 800347c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003480:	fb02 f303 	mul.w	r3, r2, r3
 8003484:	68ba      	ldr	r2, [r7, #8]
 8003486:	4413      	add	r3, r2
 8003488:	b20a      	sxth	r2, r1
 800348a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[14] = (data[28] + (data[29] << 8));
 800348e:	693b      	ldr	r3, [r7, #16]
 8003490:	331c      	adds	r3, #28
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	461a      	mov	r2, r3
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	331d      	adds	r3, #29
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	021b      	lsls	r3, r3, #8
 800349e:	b29b      	uxth	r3, r3
 80034a0:	4413      	add	r3, r2
 80034a2:	b299      	uxth	r1, r3
 80034a4:	7d7b      	ldrb	r3, [r7, #21]
 80034a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034aa:	fb02 f303 	mul.w	r3, r2, r3
 80034ae:	68ba      	ldr	r2, [r7, #8]
 80034b0:	4413      	add	r3, r2
 80034b2:	b20a      	sxth	r2, r1
 80034b4:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      ic[curr_ic].acell.ac_codes[15] = (data[30] + (data[31] << 8));
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	331e      	adds	r3, #30
 80034bc:	781b      	ldrb	r3, [r3, #0]
 80034be:	461a      	mov	r2, r3
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	331f      	adds	r3, #31
 80034c4:	781b      	ldrb	r3, [r3, #0]
 80034c6:	021b      	lsls	r3, r3, #8
 80034c8:	b29b      	uxth	r3, r3
 80034ca:	4413      	add	r3, r2
 80034cc:	b299      	uxth	r1, r3
 80034ce:	7d7b      	ldrb	r3, [r7, #21]
 80034d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80034d4:	fb02 f303 	mul.w	r3, r2, r3
 80034d8:	68ba      	ldr	r2, [r7, #8]
 80034da:	4413      	add	r3, r2
 80034dc:	b20a      	sxth	r2, r1
 80034de:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 80034e2:	e000      	b.n	80034e6 <adBms6830ParseAverageCell+0x5da>

    default:
      break;
 80034e4:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80034e6:	7d7b      	ldrb	r3, [r7, #21]
 80034e8:	3301      	adds	r3, #1
 80034ea:	757b      	strb	r3, [r7, #21]
 80034ec:	7d7a      	ldrb	r2, [r7, #21]
 80034ee:	7bfb      	ldrb	r3, [r7, #15]
 80034f0:	429a      	cmp	r2, r3
 80034f2:	f4ff ad31 	bcc.w	8002f58 <adBms6830ParseAverageCell+0x4c>
    }
  }
  free(data);
 80034f6:	6938      	ldr	r0, [r7, #16]
 80034f8:	f009 fde6 	bl	800d0c8 <free>
}
 80034fc:	bf00      	nop
 80034fe:	3718      	adds	r7, #24
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <adBms6830ParseSCell>:
 *
 *******************************************************************************
*/
/* Parse S cell voltages */
void adBms6830ParseSCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *scv_data)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b086      	sub	sp, #24
 8003508:	af00      	add	r7, sp, #0
 800350a:	60b9      	str	r1, [r7, #8]
 800350c:	607b      	str	r3, [r7, #4]
 800350e:	4603      	mov	r3, r0
 8003510:	73fb      	strb	r3, [r7, #15]
 8003512:	4613      	mov	r3, r2
 8003514:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003516:	2300      	movs	r3, #0
 8003518:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDSALL_SIZE;}
 800351a:	7bbb      	ldrb	r3, [r7, #14]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d102      	bne.n	8003526 <adBms6830ParseSCell+0x22>
 8003520:	2322      	movs	r3, #34	@ 0x22
 8003522:	75fb      	strb	r3, [r7, #23]
 8003524:	e001      	b.n	800352a <adBms6830ParseSCell+0x26>
  else {data_size = RX_DATA;}
 8003526:	2308      	movs	r3, #8
 8003528:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800352a:	7dfb      	ldrb	r3, [r7, #23]
 800352c:	2101      	movs	r1, #1
 800352e:	4618      	mov	r0, r3
 8003530:	f009 faca 	bl	800cac8 <calloc>
 8003534:	4603      	mov	r3, r0
 8003536:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	2b00      	cmp	r3, #0
 800353c:	d105      	bne.n	800354a <adBms6830ParseSCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse scv memory \n");
    #else
    printf(" Failed to allocate parse scv memory \n");
 800353e:	4894      	ldr	r0, [pc, #592]	@ (8003790 <adBms6830ParseSCell+0x28c>)
 8003540:	f00b faf8 	bl	800eb34 <puts>
    #endif
    exit(0);
 8003544:	2000      	movs	r0, #0
 8003546:	f009 fadb 	bl	800cb00 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800354a:	2300      	movs	r3, #0
 800354c:	757b      	strb	r3, [r7, #21]
 800354e:	e2c9      	b.n	8003ae4 <adBms6830ParseSCell+0x5e0>
  {
    memcpy(&data[0], &scv_data[address], data_size); /* dst , src , size */
 8003550:	7dbb      	ldrb	r3, [r7, #22]
 8003552:	687a      	ldr	r2, [r7, #4]
 8003554:	4413      	add	r3, r2
 8003556:	7dfa      	ldrb	r2, [r7, #23]
 8003558:	4619      	mov	r1, r3
 800355a:	6938      	ldr	r0, [r7, #16]
 800355c:	f00b fb70 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003560:	7d7b      	ldrb	r3, [r7, #21]
 8003562:	3301      	adds	r3, #1
 8003564:	b2db      	uxtb	r3, r3
 8003566:	7dfa      	ldrb	r2, [r7, #23]
 8003568:	fb12 f303 	smulbb	r3, r2, r3
 800356c:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 800356e:	7bbb      	ldrb	r3, [r7, #14]
 8003570:	2b06      	cmp	r3, #6
 8003572:	f200 82b3 	bhi.w	8003adc <adBms6830ParseSCell+0x5d8>
 8003576:	a201      	add	r2, pc, #4	@ (adr r2, 800357c <adBms6830ParseSCell+0x78>)
 8003578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800357c:	0800383d 	.word	0x0800383d
 8003580:	08003599 	.word	0x08003599
 8003584:	08003617 	.word	0x08003617
 8003588:	08003695 	.word	0x08003695
 800358c:	08003713 	.word	0x08003713
 8003590:	08003795 	.word	0x08003795
 8003594:	08003813 	.word	0x08003813
    {
    case A: /* Cell Register group A */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8003598:	693b      	ldr	r3, [r7, #16]
 800359a:	781b      	ldrb	r3, [r3, #0]
 800359c:	461a      	mov	r2, r3
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	3301      	adds	r3, #1
 80035a2:	781b      	ldrb	r3, [r3, #0]
 80035a4:	021b      	lsls	r3, r3, #8
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	4413      	add	r3, r2
 80035aa:	b299      	uxth	r1, r3
 80035ac:	7d7b      	ldrb	r3, [r7, #21]
 80035ae:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80035b2:	fb02 f303 	mul.w	r3, r2, r3
 80035b6:	68ba      	ldr	r2, [r7, #8]
 80035b8:	4413      	add	r3, r2
 80035ba:	b20a      	sxth	r2, r1
 80035bc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	3302      	adds	r3, #2
 80035c4:	781b      	ldrb	r3, [r3, #0]
 80035c6:	461a      	mov	r2, r3
 80035c8:	693b      	ldr	r3, [r7, #16]
 80035ca:	3303      	adds	r3, #3
 80035cc:	781b      	ldrb	r3, [r3, #0]
 80035ce:	021b      	lsls	r3, r3, #8
 80035d0:	b29b      	uxth	r3, r3
 80035d2:	4413      	add	r3, r2
 80035d4:	b299      	uxth	r1, r3
 80035d6:	7d7b      	ldrb	r3, [r7, #21]
 80035d8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80035dc:	fb02 f303 	mul.w	r3, r2, r3
 80035e0:	68ba      	ldr	r2, [r7, #8]
 80035e2:	4413      	add	r3, r2
 80035e4:	b20a      	sxth	r2, r1
 80035e6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	3304      	adds	r3, #4
 80035ee:	781b      	ldrb	r3, [r3, #0]
 80035f0:	461a      	mov	r2, r3
 80035f2:	693b      	ldr	r3, [r7, #16]
 80035f4:	3305      	adds	r3, #5
 80035f6:	781b      	ldrb	r3, [r3, #0]
 80035f8:	021b      	lsls	r3, r3, #8
 80035fa:	b29b      	uxth	r3, r3
 80035fc:	4413      	add	r3, r2
 80035fe:	b299      	uxth	r1, r3
 8003600:	7d7b      	ldrb	r3, [r7, #21]
 8003602:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003606:	fb02 f303 	mul.w	r3, r2, r3
 800360a:	68ba      	ldr	r2, [r7, #8]
 800360c:	4413      	add	r3, r2
 800360e:	b20a      	sxth	r2, r1
 8003610:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      break;
 8003614:	e263      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].scell.sc_codes[3] = (data[0] + (data[1] << 8));
 8003616:	693b      	ldr	r3, [r7, #16]
 8003618:	781b      	ldrb	r3, [r3, #0]
 800361a:	461a      	mov	r2, r3
 800361c:	693b      	ldr	r3, [r7, #16]
 800361e:	3301      	adds	r3, #1
 8003620:	781b      	ldrb	r3, [r3, #0]
 8003622:	021b      	lsls	r3, r3, #8
 8003624:	b29b      	uxth	r3, r3
 8003626:	4413      	add	r3, r2
 8003628:	b299      	uxth	r1, r3
 800362a:	7d7b      	ldrb	r3, [r7, #21]
 800362c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003630:	fb02 f303 	mul.w	r3, r2, r3
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	4413      	add	r3, r2
 8003638:	b20a      	sxth	r2, r1
 800363a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[2] + (data[3] << 8));
 800363e:	693b      	ldr	r3, [r7, #16]
 8003640:	3302      	adds	r3, #2
 8003642:	781b      	ldrb	r3, [r3, #0]
 8003644:	461a      	mov	r2, r3
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	3303      	adds	r3, #3
 800364a:	781b      	ldrb	r3, [r3, #0]
 800364c:	021b      	lsls	r3, r3, #8
 800364e:	b29b      	uxth	r3, r3
 8003650:	4413      	add	r3, r2
 8003652:	b299      	uxth	r1, r3
 8003654:	7d7b      	ldrb	r3, [r7, #21]
 8003656:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800365a:	fb02 f303 	mul.w	r3, r2, r3
 800365e:	68ba      	ldr	r2, [r7, #8]
 8003660:	4413      	add	r3, r2
 8003662:	b20a      	sxth	r2, r1
 8003664:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[4] + (data[5] << 8));
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	3304      	adds	r3, #4
 800366c:	781b      	ldrb	r3, [r3, #0]
 800366e:	461a      	mov	r2, r3
 8003670:	693b      	ldr	r3, [r7, #16]
 8003672:	3305      	adds	r3, #5
 8003674:	781b      	ldrb	r3, [r3, #0]
 8003676:	021b      	lsls	r3, r3, #8
 8003678:	b29b      	uxth	r3, r3
 800367a:	4413      	add	r3, r2
 800367c:	b299      	uxth	r1, r3
 800367e:	7d7b      	ldrb	r3, [r7, #21]
 8003680:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003684:	fb02 f303 	mul.w	r3, r2, r3
 8003688:	68ba      	ldr	r2, [r7, #8]
 800368a:	4413      	add	r3, r2
 800368c:	b20a      	sxth	r2, r1
 800368e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      break;
 8003692:	e224      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].scell.sc_codes[6] = (data[0] + (data[1] << 8));
 8003694:	693b      	ldr	r3, [r7, #16]
 8003696:	781b      	ldrb	r3, [r3, #0]
 8003698:	461a      	mov	r2, r3
 800369a:	693b      	ldr	r3, [r7, #16]
 800369c:	3301      	adds	r3, #1
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	021b      	lsls	r3, r3, #8
 80036a2:	b29b      	uxth	r3, r3
 80036a4:	4413      	add	r3, r2
 80036a6:	b299      	uxth	r1, r3
 80036a8:	7d7b      	ldrb	r3, [r7, #21]
 80036aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036ae:	fb02 f303 	mul.w	r3, r2, r3
 80036b2:	68ba      	ldr	r2, [r7, #8]
 80036b4:	4413      	add	r3, r2
 80036b6:	b20a      	sxth	r2, r1
 80036b8:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[2] + (data[3] << 8));
 80036bc:	693b      	ldr	r3, [r7, #16]
 80036be:	3302      	adds	r3, #2
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	461a      	mov	r2, r3
 80036c4:	693b      	ldr	r3, [r7, #16]
 80036c6:	3303      	adds	r3, #3
 80036c8:	781b      	ldrb	r3, [r3, #0]
 80036ca:	021b      	lsls	r3, r3, #8
 80036cc:	b29b      	uxth	r3, r3
 80036ce:	4413      	add	r3, r2
 80036d0:	b299      	uxth	r1, r3
 80036d2:	7d7b      	ldrb	r3, [r7, #21]
 80036d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80036d8:	fb02 f303 	mul.w	r3, r2, r3
 80036dc:	68ba      	ldr	r2, [r7, #8]
 80036de:	4413      	add	r3, r2
 80036e0:	b20a      	sxth	r2, r1
 80036e2:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[4] + (data[5] << 8));
 80036e6:	693b      	ldr	r3, [r7, #16]
 80036e8:	3304      	adds	r3, #4
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	461a      	mov	r2, r3
 80036ee:	693b      	ldr	r3, [r7, #16]
 80036f0:	3305      	adds	r3, #5
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	021b      	lsls	r3, r3, #8
 80036f6:	b29b      	uxth	r3, r3
 80036f8:	4413      	add	r3, r2
 80036fa:	b299      	uxth	r1, r3
 80036fc:	7d7b      	ldrb	r3, [r7, #21]
 80036fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003702:	fb02 f303 	mul.w	r3, r2, r3
 8003706:	68ba      	ldr	r2, [r7, #8]
 8003708:	4413      	add	r3, r2
 800370a:	b20a      	sxth	r2, r1
 800370c:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      break;
 8003710:	e1e5      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].scell.sc_codes[9] =  (data[0] + (data[1] << 8));
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	781b      	ldrb	r3, [r3, #0]
 8003716:	461a      	mov	r2, r3
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	3301      	adds	r3, #1
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	021b      	lsls	r3, r3, #8
 8003720:	b29b      	uxth	r3, r3
 8003722:	4413      	add	r3, r2
 8003724:	b299      	uxth	r1, r3
 8003726:	7d7b      	ldrb	r3, [r7, #21]
 8003728:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800372c:	fb02 f303 	mul.w	r3, r2, r3
 8003730:	68ba      	ldr	r2, [r7, #8]
 8003732:	4413      	add	r3, r2
 8003734:	b20a      	sxth	r2, r1
 8003736:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[2] + (data[3] << 8));
 800373a:	693b      	ldr	r3, [r7, #16]
 800373c:	3302      	adds	r3, #2
 800373e:	781b      	ldrb	r3, [r3, #0]
 8003740:	461a      	mov	r2, r3
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	3303      	adds	r3, #3
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	021b      	lsls	r3, r3, #8
 800374a:	b29b      	uxth	r3, r3
 800374c:	4413      	add	r3, r2
 800374e:	b299      	uxth	r1, r3
 8003750:	7d7b      	ldrb	r3, [r7, #21]
 8003752:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003756:	fb02 f303 	mul.w	r3, r2, r3
 800375a:	68ba      	ldr	r2, [r7, #8]
 800375c:	4413      	add	r3, r2
 800375e:	b20a      	sxth	r2, r1
 8003760:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[4] + (data[5] << 8));
 8003764:	693b      	ldr	r3, [r7, #16]
 8003766:	3304      	adds	r3, #4
 8003768:	781b      	ldrb	r3, [r3, #0]
 800376a:	461a      	mov	r2, r3
 800376c:	693b      	ldr	r3, [r7, #16]
 800376e:	3305      	adds	r3, #5
 8003770:	781b      	ldrb	r3, [r3, #0]
 8003772:	021b      	lsls	r3, r3, #8
 8003774:	b29b      	uxth	r3, r3
 8003776:	4413      	add	r3, r2
 8003778:	b299      	uxth	r1, r3
 800377a:	7d7b      	ldrb	r3, [r7, #21]
 800377c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003780:	fb02 f303 	mul.w	r3, r2, r3
 8003784:	68ba      	ldr	r2, [r7, #8]
 8003786:	4413      	add	r3, r2
 8003788:	b20a      	sxth	r2, r1
 800378a:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      break;
 800378e:	e1a6      	b.n	8003ade <adBms6830ParseSCell+0x5da>
 8003790:	08011554 	.word	0x08011554

    case E: /* Cell Register group E */
      ic[curr_ic].scell.sc_codes[12] = (data[0] + (data[1] << 8));
 8003794:	693b      	ldr	r3, [r7, #16]
 8003796:	781b      	ldrb	r3, [r3, #0]
 8003798:	461a      	mov	r2, r3
 800379a:	693b      	ldr	r3, [r7, #16]
 800379c:	3301      	adds	r3, #1
 800379e:	781b      	ldrb	r3, [r3, #0]
 80037a0:	021b      	lsls	r3, r3, #8
 80037a2:	b29b      	uxth	r3, r3
 80037a4:	4413      	add	r3, r2
 80037a6:	b299      	uxth	r1, r3
 80037a8:	7d7b      	ldrb	r3, [r7, #21]
 80037aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037ae:	fb02 f303 	mul.w	r3, r2, r3
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	4413      	add	r3, r2
 80037b6:	b20a      	sxth	r2, r1
 80037b8:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[2] + (data[3] << 8));
 80037bc:	693b      	ldr	r3, [r7, #16]
 80037be:	3302      	adds	r3, #2
 80037c0:	781b      	ldrb	r3, [r3, #0]
 80037c2:	461a      	mov	r2, r3
 80037c4:	693b      	ldr	r3, [r7, #16]
 80037c6:	3303      	adds	r3, #3
 80037c8:	781b      	ldrb	r3, [r3, #0]
 80037ca:	021b      	lsls	r3, r3, #8
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	4413      	add	r3, r2
 80037d0:	b299      	uxth	r1, r3
 80037d2:	7d7b      	ldrb	r3, [r7, #21]
 80037d4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80037d8:	fb02 f303 	mul.w	r3, r2, r3
 80037dc:	68ba      	ldr	r2, [r7, #8]
 80037de:	4413      	add	r3, r2
 80037e0:	b20a      	sxth	r2, r1
 80037e2:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[4] + (data[5] << 8));
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	3304      	adds	r3, #4
 80037ea:	781b      	ldrb	r3, [r3, #0]
 80037ec:	461a      	mov	r2, r3
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	3305      	adds	r3, #5
 80037f2:	781b      	ldrb	r3, [r3, #0]
 80037f4:	021b      	lsls	r3, r3, #8
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	4413      	add	r3, r2
 80037fa:	b299      	uxth	r1, r3
 80037fc:	7d7b      	ldrb	r3, [r7, #21]
 80037fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003802:	fb02 f303 	mul.w	r3, r2, r3
 8003806:	68ba      	ldr	r2, [r7, #8]
 8003808:	4413      	add	r3, r2
 800380a:	b20a      	sxth	r2, r1
 800380c:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      break;
 8003810:	e165      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].scell.sc_codes[15] = (data[0] + (data[1] << 8));
 8003812:	693b      	ldr	r3, [r7, #16]
 8003814:	781b      	ldrb	r3, [r3, #0]
 8003816:	461a      	mov	r2, r3
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	3301      	adds	r3, #1
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	021b      	lsls	r3, r3, #8
 8003820:	b29b      	uxth	r3, r3
 8003822:	4413      	add	r3, r2
 8003824:	b299      	uxth	r1, r3
 8003826:	7d7b      	ldrb	r3, [r7, #21]
 8003828:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800382c:	fb02 f303 	mul.w	r3, r2, r3
 8003830:	68ba      	ldr	r2, [r7, #8]
 8003832:	4413      	add	r3, r2
 8003834:	b20a      	sxth	r2, r1
 8003836:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 800383a:	e150      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 800383c:	693b      	ldr	r3, [r7, #16]
 800383e:	781b      	ldrb	r3, [r3, #0]
 8003840:	461a      	mov	r2, r3
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	3301      	adds	r3, #1
 8003846:	781b      	ldrb	r3, [r3, #0]
 8003848:	021b      	lsls	r3, r3, #8
 800384a:	b29b      	uxth	r3, r3
 800384c:	4413      	add	r3, r2
 800384e:	b299      	uxth	r1, r3
 8003850:	7d7b      	ldrb	r3, [r7, #21]
 8003852:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003856:	fb02 f303 	mul.w	r3, r2, r3
 800385a:	68ba      	ldr	r2, [r7, #8]
 800385c:	4413      	add	r3, r2
 800385e:	b20a      	sxth	r2, r1
 8003860:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 8003864:	693b      	ldr	r3, [r7, #16]
 8003866:	3302      	adds	r3, #2
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	461a      	mov	r2, r3
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	3303      	adds	r3, #3
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	021b      	lsls	r3, r3, #8
 8003874:	b29b      	uxth	r3, r3
 8003876:	4413      	add	r3, r2
 8003878:	b299      	uxth	r1, r3
 800387a:	7d7b      	ldrb	r3, [r7, #21]
 800387c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003880:	fb02 f303 	mul.w	r3, r2, r3
 8003884:	68ba      	ldr	r2, [r7, #8]
 8003886:	4413      	add	r3, r2
 8003888:	b20a      	sxth	r2, r1
 800388a:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	3304      	adds	r3, #4
 8003892:	781b      	ldrb	r3, [r3, #0]
 8003894:	461a      	mov	r2, r3
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	3305      	adds	r3, #5
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	021b      	lsls	r3, r3, #8
 800389e:	b29b      	uxth	r3, r3
 80038a0:	4413      	add	r3, r2
 80038a2:	b299      	uxth	r1, r3
 80038a4:	7d7b      	ldrb	r3, [r7, #21]
 80038a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038aa:	fb02 f303 	mul.w	r3, r2, r3
 80038ae:	68ba      	ldr	r2, [r7, #8]
 80038b0:	4413      	add	r3, r2
 80038b2:	b20a      	sxth	r2, r1
 80038b4:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      ic[curr_ic].scell.sc_codes[3] = (data[6] + (data[7] << 8));
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	3306      	adds	r3, #6
 80038bc:	781b      	ldrb	r3, [r3, #0]
 80038be:	461a      	mov	r2, r3
 80038c0:	693b      	ldr	r3, [r7, #16]
 80038c2:	3307      	adds	r3, #7
 80038c4:	781b      	ldrb	r3, [r3, #0]
 80038c6:	021b      	lsls	r3, r3, #8
 80038c8:	b29b      	uxth	r3, r3
 80038ca:	4413      	add	r3, r2
 80038cc:	b299      	uxth	r1, r3
 80038ce:	7d7b      	ldrb	r3, [r7, #21]
 80038d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038d4:	fb02 f303 	mul.w	r3, r2, r3
 80038d8:	68ba      	ldr	r2, [r7, #8]
 80038da:	4413      	add	r3, r2
 80038dc:	b20a      	sxth	r2, r1
 80038de:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      ic[curr_ic].scell.sc_codes[4] = (data[8] + (data[9] << 8));
 80038e2:	693b      	ldr	r3, [r7, #16]
 80038e4:	3308      	adds	r3, #8
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	461a      	mov	r2, r3
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	3309      	adds	r3, #9
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	021b      	lsls	r3, r3, #8
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	4413      	add	r3, r2
 80038f6:	b299      	uxth	r1, r3
 80038f8:	7d7b      	ldrb	r3, [r7, #21]
 80038fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80038fe:	fb02 f303 	mul.w	r3, r2, r3
 8003902:	68ba      	ldr	r2, [r7, #8]
 8003904:	4413      	add	r3, r2
 8003906:	b20a      	sxth	r2, r1
 8003908:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[5] = (data[10] + (data[11] << 8));
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	330a      	adds	r3, #10
 8003910:	781b      	ldrb	r3, [r3, #0]
 8003912:	461a      	mov	r2, r3
 8003914:	693b      	ldr	r3, [r7, #16]
 8003916:	330b      	adds	r3, #11
 8003918:	781b      	ldrb	r3, [r3, #0]
 800391a:	021b      	lsls	r3, r3, #8
 800391c:	b29b      	uxth	r3, r3
 800391e:	4413      	add	r3, r2
 8003920:	b299      	uxth	r1, r3
 8003922:	7d7b      	ldrb	r3, [r7, #21]
 8003924:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003928:	fb02 f303 	mul.w	r3, r2, r3
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	4413      	add	r3, r2
 8003930:	b20a      	sxth	r2, r1
 8003932:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      ic[curr_ic].scell.sc_codes[6] = (data[12] + (data[13] << 8));
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	330c      	adds	r3, #12
 800393a:	781b      	ldrb	r3, [r3, #0]
 800393c:	461a      	mov	r2, r3
 800393e:	693b      	ldr	r3, [r7, #16]
 8003940:	330d      	adds	r3, #13
 8003942:	781b      	ldrb	r3, [r3, #0]
 8003944:	021b      	lsls	r3, r3, #8
 8003946:	b29b      	uxth	r3, r3
 8003948:	4413      	add	r3, r2
 800394a:	b299      	uxth	r1, r3
 800394c:	7d7b      	ldrb	r3, [r7, #21]
 800394e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003952:	fb02 f303 	mul.w	r3, r2, r3
 8003956:	68ba      	ldr	r2, [r7, #8]
 8003958:	4413      	add	r3, r2
 800395a:	b20a      	sxth	r2, r1
 800395c:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[7] = (data[14] + (data[15] << 8));
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	330e      	adds	r3, #14
 8003964:	781b      	ldrb	r3, [r3, #0]
 8003966:	461a      	mov	r2, r3
 8003968:	693b      	ldr	r3, [r7, #16]
 800396a:	330f      	adds	r3, #15
 800396c:	781b      	ldrb	r3, [r3, #0]
 800396e:	021b      	lsls	r3, r3, #8
 8003970:	b29b      	uxth	r3, r3
 8003972:	4413      	add	r3, r2
 8003974:	b299      	uxth	r1, r3
 8003976:	7d7b      	ldrb	r3, [r7, #21]
 8003978:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800397c:	fb02 f303 	mul.w	r3, r2, r3
 8003980:	68ba      	ldr	r2, [r7, #8]
 8003982:	4413      	add	r3, r2
 8003984:	b20a      	sxth	r2, r1
 8003986:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[8] = (data[16] + (data[17] << 8));
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	3310      	adds	r3, #16
 800398e:	781b      	ldrb	r3, [r3, #0]
 8003990:	461a      	mov	r2, r3
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	3311      	adds	r3, #17
 8003996:	781b      	ldrb	r3, [r3, #0]
 8003998:	021b      	lsls	r3, r3, #8
 800399a:	b29b      	uxth	r3, r3
 800399c:	4413      	add	r3, r2
 800399e:	b299      	uxth	r1, r3
 80039a0:	7d7b      	ldrb	r3, [r7, #21]
 80039a2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039a6:	fb02 f303 	mul.w	r3, r2, r3
 80039aa:	68ba      	ldr	r2, [r7, #8]
 80039ac:	4413      	add	r3, r2
 80039ae:	b20a      	sxth	r2, r1
 80039b0:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      ic[curr_ic].scell.sc_codes[9] = (data[18] + (data[19] << 8));
 80039b4:	693b      	ldr	r3, [r7, #16]
 80039b6:	3312      	adds	r3, #18
 80039b8:	781b      	ldrb	r3, [r3, #0]
 80039ba:	461a      	mov	r2, r3
 80039bc:	693b      	ldr	r3, [r7, #16]
 80039be:	3313      	adds	r3, #19
 80039c0:	781b      	ldrb	r3, [r3, #0]
 80039c2:	021b      	lsls	r3, r3, #8
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	4413      	add	r3, r2
 80039c8:	b299      	uxth	r1, r3
 80039ca:	7d7b      	ldrb	r3, [r7, #21]
 80039cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039d0:	fb02 f303 	mul.w	r3, r2, r3
 80039d4:	68ba      	ldr	r2, [r7, #8]
 80039d6:	4413      	add	r3, r2
 80039d8:	b20a      	sxth	r2, r1
 80039da:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[10] = (data[20] + (data[21] << 8));
 80039de:	693b      	ldr	r3, [r7, #16]
 80039e0:	3314      	adds	r3, #20
 80039e2:	781b      	ldrb	r3, [r3, #0]
 80039e4:	461a      	mov	r2, r3
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	3315      	adds	r3, #21
 80039ea:	781b      	ldrb	r3, [r3, #0]
 80039ec:	021b      	lsls	r3, r3, #8
 80039ee:	b29b      	uxth	r3, r3
 80039f0:	4413      	add	r3, r2
 80039f2:	b299      	uxth	r1, r3
 80039f4:	7d7b      	ldrb	r3, [r7, #21]
 80039f6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80039fa:	fb02 f303 	mul.w	r3, r2, r3
 80039fe:	68ba      	ldr	r2, [r7, #8]
 8003a00:	4413      	add	r3, r2
 8003a02:	b20a      	sxth	r2, r1
 8003a04:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[11] = (data[22] + (data[23] << 8));
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	3316      	adds	r3, #22
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	461a      	mov	r2, r3
 8003a10:	693b      	ldr	r3, [r7, #16]
 8003a12:	3317      	adds	r3, #23
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	021b      	lsls	r3, r3, #8
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	4413      	add	r3, r2
 8003a1c:	b299      	uxth	r1, r3
 8003a1e:	7d7b      	ldrb	r3, [r7, #21]
 8003a20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a24:	fb02 f303 	mul.w	r3, r2, r3
 8003a28:	68ba      	ldr	r2, [r7, #8]
 8003a2a:	4413      	add	r3, r2
 8003a2c:	b20a      	sxth	r2, r1
 8003a2e:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      ic[curr_ic].scell.sc_codes[12] = (data[24] + (data[25] << 8));
 8003a32:	693b      	ldr	r3, [r7, #16]
 8003a34:	3318      	adds	r3, #24
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	461a      	mov	r2, r3
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	3319      	adds	r3, #25
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	021b      	lsls	r3, r3, #8
 8003a42:	b29b      	uxth	r3, r3
 8003a44:	4413      	add	r3, r2
 8003a46:	b299      	uxth	r1, r3
 8003a48:	7d7b      	ldrb	r3, [r7, #21]
 8003a4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a4e:	fb02 f303 	mul.w	r3, r2, r3
 8003a52:	68ba      	ldr	r2, [r7, #8]
 8003a54:	4413      	add	r3, r2
 8003a56:	b20a      	sxth	r2, r1
 8003a58:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[13] = (data[26] + (data[27] << 8));
 8003a5c:	693b      	ldr	r3, [r7, #16]
 8003a5e:	331a      	adds	r3, #26
 8003a60:	781b      	ldrb	r3, [r3, #0]
 8003a62:	461a      	mov	r2, r3
 8003a64:	693b      	ldr	r3, [r7, #16]
 8003a66:	331b      	adds	r3, #27
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	021b      	lsls	r3, r3, #8
 8003a6c:	b29b      	uxth	r3, r3
 8003a6e:	4413      	add	r3, r2
 8003a70:	b299      	uxth	r1, r3
 8003a72:	7d7b      	ldrb	r3, [r7, #21]
 8003a74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003a78:	fb02 f303 	mul.w	r3, r2, r3
 8003a7c:	68ba      	ldr	r2, [r7, #8]
 8003a7e:	4413      	add	r3, r2
 8003a80:	b20a      	sxth	r2, r1
 8003a82:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[14] = (data[28] + (data[29] << 8));
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	331c      	adds	r3, #28
 8003a8a:	781b      	ldrb	r3, [r3, #0]
 8003a8c:	461a      	mov	r2, r3
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	331d      	adds	r3, #29
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	021b      	lsls	r3, r3, #8
 8003a96:	b29b      	uxth	r3, r3
 8003a98:	4413      	add	r3, r2
 8003a9a:	b299      	uxth	r1, r3
 8003a9c:	7d7b      	ldrb	r3, [r7, #21]
 8003a9e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003aa2:	fb02 f303 	mul.w	r3, r2, r3
 8003aa6:	68ba      	ldr	r2, [r7, #8]
 8003aa8:	4413      	add	r3, r2
 8003aaa:	b20a      	sxth	r2, r1
 8003aac:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      ic[curr_ic].scell.sc_codes[15] = (data[30] + (data[31] << 8));
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	331e      	adds	r3, #30
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	331f      	adds	r3, #31
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	021b      	lsls	r3, r3, #8
 8003ac0:	b29b      	uxth	r3, r3
 8003ac2:	4413      	add	r3, r2
 8003ac4:	b299      	uxth	r1, r3
 8003ac6:	7d7b      	ldrb	r3, [r7, #21]
 8003ac8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003acc:	fb02 f303 	mul.w	r3, r2, r3
 8003ad0:	68ba      	ldr	r2, [r7, #8]
 8003ad2:	4413      	add	r3, r2
 8003ad4:	b20a      	sxth	r2, r1
 8003ad6:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 8003ada:	e000      	b.n	8003ade <adBms6830ParseSCell+0x5da>

    default:
      break;
 8003adc:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003ade:	7d7b      	ldrb	r3, [r7, #21]
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	757b      	strb	r3, [r7, #21]
 8003ae4:	7d7a      	ldrb	r2, [r7, #21]
 8003ae6:	7bfb      	ldrb	r3, [r7, #15]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	f4ff ad31 	bcc.w	8003550 <adBms6830ParseSCell+0x4c>
    }
  }
  free(data);
 8003aee:	6938      	ldr	r0, [r7, #16]
 8003af0:	f009 faea 	bl	800d0c8 <free>
}
 8003af4:	bf00      	nop
 8003af6:	3718      	adds	r7, #24
 8003af8:	46bd      	mov	sp, r7
 8003afa:	bd80      	pop	{r7, pc}

08003afc <adBms6830ParseFCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseFCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *fcv_data)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b086      	sub	sp, #24
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	60b9      	str	r1, [r7, #8]
 8003b04:	607b      	str	r3, [r7, #4]
 8003b06:	4603      	mov	r3, r0
 8003b08:	73fb      	strb	r3, [r7, #15]
 8003b0a:	4613      	mov	r3, r2
 8003b0c:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003b0e:	2300      	movs	r3, #0
 8003b10:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDFCALL_SIZE;}
 8003b12:	7bbb      	ldrb	r3, [r7, #14]
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d102      	bne.n	8003b1e <adBms6830ParseFCell+0x22>
 8003b18:	2322      	movs	r3, #34	@ 0x22
 8003b1a:	75fb      	strb	r3, [r7, #23]
 8003b1c:	e001      	b.n	8003b22 <adBms6830ParseFCell+0x26>
  else {data_size = RX_DATA;}
 8003b1e:	2308      	movs	r3, #8
 8003b20:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003b22:	7dfb      	ldrb	r3, [r7, #23]
 8003b24:	2101      	movs	r1, #1
 8003b26:	4618      	mov	r0, r3
 8003b28:	f008 ffce 	bl	800cac8 <calloc>
 8003b2c:	4603      	mov	r3, r0
 8003b2e:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003b30:	693b      	ldr	r3, [r7, #16]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d105      	bne.n	8003b42 <adBms6830ParseFCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse fcell memory \n");
    #else
    printf(" Failed to allocate parse fcell memory \n");
 8003b36:	4894      	ldr	r0, [pc, #592]	@ (8003d88 <adBms6830ParseFCell+0x28c>)
 8003b38:	f00a fffc 	bl	800eb34 <puts>
    #endif
    exit(0);
 8003b3c:	2000      	movs	r0, #0
 8003b3e:	f008 ffdf 	bl	800cb00 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003b42:	2300      	movs	r3, #0
 8003b44:	757b      	strb	r3, [r7, #21]
 8003b46:	e2c9      	b.n	80040dc <adBms6830ParseFCell+0x5e0>
  {
    memcpy(&data[0], &fcv_data[address], data_size); /* dst , src , size */
 8003b48:	7dbb      	ldrb	r3, [r7, #22]
 8003b4a:	687a      	ldr	r2, [r7, #4]
 8003b4c:	4413      	add	r3, r2
 8003b4e:	7dfa      	ldrb	r2, [r7, #23]
 8003b50:	4619      	mov	r1, r3
 8003b52:	6938      	ldr	r0, [r7, #16]
 8003b54:	f00b f874 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003b58:	7d7b      	ldrb	r3, [r7, #21]
 8003b5a:	3301      	adds	r3, #1
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	7dfa      	ldrb	r2, [r7, #23]
 8003b60:	fb12 f303 	smulbb	r3, r2, r3
 8003b64:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003b66:	7bbb      	ldrb	r3, [r7, #14]
 8003b68:	2b06      	cmp	r3, #6
 8003b6a:	f200 82b3 	bhi.w	80040d4 <adBms6830ParseFCell+0x5d8>
 8003b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8003b74 <adBms6830ParseFCell+0x78>)
 8003b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b74:	08003e35 	.word	0x08003e35
 8003b78:	08003b91 	.word	0x08003b91
 8003b7c:	08003c0f 	.word	0x08003c0f
 8003b80:	08003c8d 	.word	0x08003c8d
 8003b84:	08003d0b 	.word	0x08003d0b
 8003b88:	08003d8d 	.word	0x08003d8d
 8003b8c:	08003e0b 	.word	0x08003e0b
    {
    case A: /* Cell Register group A */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	781b      	ldrb	r3, [r3, #0]
 8003b94:	461a      	mov	r2, r3
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	3301      	adds	r3, #1
 8003b9a:	781b      	ldrb	r3, [r3, #0]
 8003b9c:	021b      	lsls	r3, r3, #8
 8003b9e:	b29b      	uxth	r3, r3
 8003ba0:	4413      	add	r3, r2
 8003ba2:	b299      	uxth	r1, r3
 8003ba4:	7d7b      	ldrb	r3, [r7, #21]
 8003ba6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003baa:	fb02 f303 	mul.w	r3, r2, r3
 8003bae:	68ba      	ldr	r2, [r7, #8]
 8003bb0:	4413      	add	r3, r2
 8003bb2:	b20a      	sxth	r2, r1
 8003bb4:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003bb8:	693b      	ldr	r3, [r7, #16]
 8003bba:	3302      	adds	r3, #2
 8003bbc:	781b      	ldrb	r3, [r3, #0]
 8003bbe:	461a      	mov	r2, r3
 8003bc0:	693b      	ldr	r3, [r7, #16]
 8003bc2:	3303      	adds	r3, #3
 8003bc4:	781b      	ldrb	r3, [r3, #0]
 8003bc6:	021b      	lsls	r3, r3, #8
 8003bc8:	b29b      	uxth	r3, r3
 8003bca:	4413      	add	r3, r2
 8003bcc:	b299      	uxth	r1, r3
 8003bce:	7d7b      	ldrb	r3, [r7, #21]
 8003bd0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003bd4:	fb02 f303 	mul.w	r3, r2, r3
 8003bd8:	68ba      	ldr	r2, [r7, #8]
 8003bda:	4413      	add	r3, r2
 8003bdc:	b20a      	sxth	r2, r1
 8003bde:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003be2:	693b      	ldr	r3, [r7, #16]
 8003be4:	3304      	adds	r3, #4
 8003be6:	781b      	ldrb	r3, [r3, #0]
 8003be8:	461a      	mov	r2, r3
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	3305      	adds	r3, #5
 8003bee:	781b      	ldrb	r3, [r3, #0]
 8003bf0:	021b      	lsls	r3, r3, #8
 8003bf2:	b29b      	uxth	r3, r3
 8003bf4:	4413      	add	r3, r2
 8003bf6:	b299      	uxth	r1, r3
 8003bf8:	7d7b      	ldrb	r3, [r7, #21]
 8003bfa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003bfe:	fb02 f303 	mul.w	r3, r2, r3
 8003c02:	68ba      	ldr	r2, [r7, #8]
 8003c04:	4413      	add	r3, r2
 8003c06:	b20a      	sxth	r2, r1
 8003c08:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      break;
 8003c0c:	e263      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].fcell.fc_codes[3] = (data[0] + (data[1] << 8));
 8003c0e:	693b      	ldr	r3, [r7, #16]
 8003c10:	781b      	ldrb	r3, [r3, #0]
 8003c12:	461a      	mov	r2, r3
 8003c14:	693b      	ldr	r3, [r7, #16]
 8003c16:	3301      	adds	r3, #1
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	021b      	lsls	r3, r3, #8
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	4413      	add	r3, r2
 8003c20:	b299      	uxth	r1, r3
 8003c22:	7d7b      	ldrb	r3, [r7, #21]
 8003c24:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c28:	fb02 f303 	mul.w	r3, r2, r3
 8003c2c:	68ba      	ldr	r2, [r7, #8]
 8003c2e:	4413      	add	r3, r2
 8003c30:	b20a      	sxth	r2, r1
 8003c32:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[2] + (data[3] << 8));
 8003c36:	693b      	ldr	r3, [r7, #16]
 8003c38:	3302      	adds	r3, #2
 8003c3a:	781b      	ldrb	r3, [r3, #0]
 8003c3c:	461a      	mov	r2, r3
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	3303      	adds	r3, #3
 8003c42:	781b      	ldrb	r3, [r3, #0]
 8003c44:	021b      	lsls	r3, r3, #8
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	4413      	add	r3, r2
 8003c4a:	b299      	uxth	r1, r3
 8003c4c:	7d7b      	ldrb	r3, [r7, #21]
 8003c4e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c52:	fb02 f303 	mul.w	r3, r2, r3
 8003c56:	68ba      	ldr	r2, [r7, #8]
 8003c58:	4413      	add	r3, r2
 8003c5a:	b20a      	sxth	r2, r1
 8003c5c:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[4] + (data[5] << 8));
 8003c60:	693b      	ldr	r3, [r7, #16]
 8003c62:	3304      	adds	r3, #4
 8003c64:	781b      	ldrb	r3, [r3, #0]
 8003c66:	461a      	mov	r2, r3
 8003c68:	693b      	ldr	r3, [r7, #16]
 8003c6a:	3305      	adds	r3, #5
 8003c6c:	781b      	ldrb	r3, [r3, #0]
 8003c6e:	021b      	lsls	r3, r3, #8
 8003c70:	b29b      	uxth	r3, r3
 8003c72:	4413      	add	r3, r2
 8003c74:	b299      	uxth	r1, r3
 8003c76:	7d7b      	ldrb	r3, [r7, #21]
 8003c78:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003c7c:	fb02 f303 	mul.w	r3, r2, r3
 8003c80:	68ba      	ldr	r2, [r7, #8]
 8003c82:	4413      	add	r3, r2
 8003c84:	b20a      	sxth	r2, r1
 8003c86:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      break;
 8003c8a:	e224      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].fcell.fc_codes[6] = (data[0] + (data[1] << 8));
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	781b      	ldrb	r3, [r3, #0]
 8003c90:	461a      	mov	r2, r3
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	3301      	adds	r3, #1
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	021b      	lsls	r3, r3, #8
 8003c9a:	b29b      	uxth	r3, r3
 8003c9c:	4413      	add	r3, r2
 8003c9e:	b299      	uxth	r1, r3
 8003ca0:	7d7b      	ldrb	r3, [r7, #21]
 8003ca2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ca6:	fb02 f303 	mul.w	r3, r2, r3
 8003caa:	68ba      	ldr	r2, [r7, #8]
 8003cac:	4413      	add	r3, r2
 8003cae:	b20a      	sxth	r2, r1
 8003cb0:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[2] + (data[3] << 8));
 8003cb4:	693b      	ldr	r3, [r7, #16]
 8003cb6:	3302      	adds	r3, #2
 8003cb8:	781b      	ldrb	r3, [r3, #0]
 8003cba:	461a      	mov	r2, r3
 8003cbc:	693b      	ldr	r3, [r7, #16]
 8003cbe:	3303      	adds	r3, #3
 8003cc0:	781b      	ldrb	r3, [r3, #0]
 8003cc2:	021b      	lsls	r3, r3, #8
 8003cc4:	b29b      	uxth	r3, r3
 8003cc6:	4413      	add	r3, r2
 8003cc8:	b299      	uxth	r1, r3
 8003cca:	7d7b      	ldrb	r3, [r7, #21]
 8003ccc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cd0:	fb02 f303 	mul.w	r3, r2, r3
 8003cd4:	68ba      	ldr	r2, [r7, #8]
 8003cd6:	4413      	add	r3, r2
 8003cd8:	b20a      	sxth	r2, r1
 8003cda:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[4] + (data[5] << 8));
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	3304      	adds	r3, #4
 8003ce2:	781b      	ldrb	r3, [r3, #0]
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	693b      	ldr	r3, [r7, #16]
 8003ce8:	3305      	adds	r3, #5
 8003cea:	781b      	ldrb	r3, [r3, #0]
 8003cec:	021b      	lsls	r3, r3, #8
 8003cee:	b29b      	uxth	r3, r3
 8003cf0:	4413      	add	r3, r2
 8003cf2:	b299      	uxth	r1, r3
 8003cf4:	7d7b      	ldrb	r3, [r7, #21]
 8003cf6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003cfa:	fb02 f303 	mul.w	r3, r2, r3
 8003cfe:	68ba      	ldr	r2, [r7, #8]
 8003d00:	4413      	add	r3, r2
 8003d02:	b20a      	sxth	r2, r1
 8003d04:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      break;
 8003d08:	e1e5      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].fcell.fc_codes[9] =  (data[0] + (data[1] << 8));
 8003d0a:	693b      	ldr	r3, [r7, #16]
 8003d0c:	781b      	ldrb	r3, [r3, #0]
 8003d0e:	461a      	mov	r2, r3
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	3301      	adds	r3, #1
 8003d14:	781b      	ldrb	r3, [r3, #0]
 8003d16:	021b      	lsls	r3, r3, #8
 8003d18:	b29b      	uxth	r3, r3
 8003d1a:	4413      	add	r3, r2
 8003d1c:	b299      	uxth	r1, r3
 8003d1e:	7d7b      	ldrb	r3, [r7, #21]
 8003d20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d24:	fb02 f303 	mul.w	r3, r2, r3
 8003d28:	68ba      	ldr	r2, [r7, #8]
 8003d2a:	4413      	add	r3, r2
 8003d2c:	b20a      	sxth	r2, r1
 8003d2e:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[2] + (data[3] << 8));
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	3302      	adds	r3, #2
 8003d36:	781b      	ldrb	r3, [r3, #0]
 8003d38:	461a      	mov	r2, r3
 8003d3a:	693b      	ldr	r3, [r7, #16]
 8003d3c:	3303      	adds	r3, #3
 8003d3e:	781b      	ldrb	r3, [r3, #0]
 8003d40:	021b      	lsls	r3, r3, #8
 8003d42:	b29b      	uxth	r3, r3
 8003d44:	4413      	add	r3, r2
 8003d46:	b299      	uxth	r1, r3
 8003d48:	7d7b      	ldrb	r3, [r7, #21]
 8003d4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d4e:	fb02 f303 	mul.w	r3, r2, r3
 8003d52:	68ba      	ldr	r2, [r7, #8]
 8003d54:	4413      	add	r3, r2
 8003d56:	b20a      	sxth	r2, r1
 8003d58:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[4] + (data[5] << 8));
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	3304      	adds	r3, #4
 8003d60:	781b      	ldrb	r3, [r3, #0]
 8003d62:	461a      	mov	r2, r3
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	3305      	adds	r3, #5
 8003d68:	781b      	ldrb	r3, [r3, #0]
 8003d6a:	021b      	lsls	r3, r3, #8
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	4413      	add	r3, r2
 8003d70:	b299      	uxth	r1, r3
 8003d72:	7d7b      	ldrb	r3, [r7, #21]
 8003d74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003d78:	fb02 f303 	mul.w	r3, r2, r3
 8003d7c:	68ba      	ldr	r2, [r7, #8]
 8003d7e:	4413      	add	r3, r2
 8003d80:	b20a      	sxth	r2, r1
 8003d82:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      break;
 8003d86:	e1a6      	b.n	80040d6 <adBms6830ParseFCell+0x5da>
 8003d88:	0801157c 	.word	0x0801157c

    case E: /* Cell Register group E */
      ic[curr_ic].fcell.fc_codes[12] = (data[0] + (data[1] << 8));
 8003d8c:	693b      	ldr	r3, [r7, #16]
 8003d8e:	781b      	ldrb	r3, [r3, #0]
 8003d90:	461a      	mov	r2, r3
 8003d92:	693b      	ldr	r3, [r7, #16]
 8003d94:	3301      	adds	r3, #1
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	021b      	lsls	r3, r3, #8
 8003d9a:	b29b      	uxth	r3, r3
 8003d9c:	4413      	add	r3, r2
 8003d9e:	b299      	uxth	r1, r3
 8003da0:	7d7b      	ldrb	r3, [r7, #21]
 8003da2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003da6:	fb02 f303 	mul.w	r3, r2, r3
 8003daa:	68ba      	ldr	r2, [r7, #8]
 8003dac:	4413      	add	r3, r2
 8003dae:	b20a      	sxth	r2, r1
 8003db0:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[2] + (data[3] << 8));
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	3302      	adds	r3, #2
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	461a      	mov	r2, r3
 8003dbc:	693b      	ldr	r3, [r7, #16]
 8003dbe:	3303      	adds	r3, #3
 8003dc0:	781b      	ldrb	r3, [r3, #0]
 8003dc2:	021b      	lsls	r3, r3, #8
 8003dc4:	b29b      	uxth	r3, r3
 8003dc6:	4413      	add	r3, r2
 8003dc8:	b299      	uxth	r1, r3
 8003dca:	7d7b      	ldrb	r3, [r7, #21]
 8003dcc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dd0:	fb02 f303 	mul.w	r3, r2, r3
 8003dd4:	68ba      	ldr	r2, [r7, #8]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	b20a      	sxth	r2, r1
 8003dda:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[4] + (data[5] << 8));
 8003dde:	693b      	ldr	r3, [r7, #16]
 8003de0:	3304      	adds	r3, #4
 8003de2:	781b      	ldrb	r3, [r3, #0]
 8003de4:	461a      	mov	r2, r3
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	3305      	adds	r3, #5
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	021b      	lsls	r3, r3, #8
 8003dee:	b29b      	uxth	r3, r3
 8003df0:	4413      	add	r3, r2
 8003df2:	b299      	uxth	r1, r3
 8003df4:	7d7b      	ldrb	r3, [r7, #21]
 8003df6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003dfa:	fb02 f303 	mul.w	r3, r2, r3
 8003dfe:	68ba      	ldr	r2, [r7, #8]
 8003e00:	4413      	add	r3, r2
 8003e02:	b20a      	sxth	r2, r1
 8003e04:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      break;
 8003e08:	e165      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].fcell.fc_codes[15] = (data[0] + (data[1] << 8));
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	781b      	ldrb	r3, [r3, #0]
 8003e0e:	461a      	mov	r2, r3
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	3301      	adds	r3, #1
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	021b      	lsls	r3, r3, #8
 8003e18:	b29b      	uxth	r3, r3
 8003e1a:	4413      	add	r3, r2
 8003e1c:	b299      	uxth	r1, r3
 8003e1e:	7d7b      	ldrb	r3, [r7, #21]
 8003e20:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e24:	fb02 f303 	mul.w	r3, r2, r3
 8003e28:	68ba      	ldr	r2, [r7, #8]
 8003e2a:	4413      	add	r3, r2
 8003e2c:	b20a      	sxth	r2, r1
 8003e2e:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003e32:	e150      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003e34:	693b      	ldr	r3, [r7, #16]
 8003e36:	781b      	ldrb	r3, [r3, #0]
 8003e38:	461a      	mov	r2, r3
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	3301      	adds	r3, #1
 8003e3e:	781b      	ldrb	r3, [r3, #0]
 8003e40:	021b      	lsls	r3, r3, #8
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	4413      	add	r3, r2
 8003e46:	b299      	uxth	r1, r3
 8003e48:	7d7b      	ldrb	r3, [r7, #21]
 8003e4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e4e:	fb02 f303 	mul.w	r3, r2, r3
 8003e52:	68ba      	ldr	r2, [r7, #8]
 8003e54:	4413      	add	r3, r2
 8003e56:	b20a      	sxth	r2, r1
 8003e58:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003e5c:	693b      	ldr	r3, [r7, #16]
 8003e5e:	3302      	adds	r3, #2
 8003e60:	781b      	ldrb	r3, [r3, #0]
 8003e62:	461a      	mov	r2, r3
 8003e64:	693b      	ldr	r3, [r7, #16]
 8003e66:	3303      	adds	r3, #3
 8003e68:	781b      	ldrb	r3, [r3, #0]
 8003e6a:	021b      	lsls	r3, r3, #8
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	4413      	add	r3, r2
 8003e70:	b299      	uxth	r1, r3
 8003e72:	7d7b      	ldrb	r3, [r7, #21]
 8003e74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003e78:	fb02 f303 	mul.w	r3, r2, r3
 8003e7c:	68ba      	ldr	r2, [r7, #8]
 8003e7e:	4413      	add	r3, r2
 8003e80:	b20a      	sxth	r2, r1
 8003e82:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	3304      	adds	r3, #4
 8003e8a:	781b      	ldrb	r3, [r3, #0]
 8003e8c:	461a      	mov	r2, r3
 8003e8e:	693b      	ldr	r3, [r7, #16]
 8003e90:	3305      	adds	r3, #5
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	021b      	lsls	r3, r3, #8
 8003e96:	b29b      	uxth	r3, r3
 8003e98:	4413      	add	r3, r2
 8003e9a:	b299      	uxth	r1, r3
 8003e9c:	7d7b      	ldrb	r3, [r7, #21]
 8003e9e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ea2:	fb02 f303 	mul.w	r3, r2, r3
 8003ea6:	68ba      	ldr	r2, [r7, #8]
 8003ea8:	4413      	add	r3, r2
 8003eaa:	b20a      	sxth	r2, r1
 8003eac:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      ic[curr_ic].fcell.fc_codes[3] = (data[6] + (data[7] << 8));
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	3306      	adds	r3, #6
 8003eb4:	781b      	ldrb	r3, [r3, #0]
 8003eb6:	461a      	mov	r2, r3
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	3307      	adds	r3, #7
 8003ebc:	781b      	ldrb	r3, [r3, #0]
 8003ebe:	021b      	lsls	r3, r3, #8
 8003ec0:	b29b      	uxth	r3, r3
 8003ec2:	4413      	add	r3, r2
 8003ec4:	b299      	uxth	r1, r3
 8003ec6:	7d7b      	ldrb	r3, [r7, #21]
 8003ec8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ecc:	fb02 f303 	mul.w	r3, r2, r3
 8003ed0:	68ba      	ldr	r2, [r7, #8]
 8003ed2:	4413      	add	r3, r2
 8003ed4:	b20a      	sxth	r2, r1
 8003ed6:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      ic[curr_ic].fcell.fc_codes[4] = (data[8] + (data[9] << 8));
 8003eda:	693b      	ldr	r3, [r7, #16]
 8003edc:	3308      	adds	r3, #8
 8003ede:	781b      	ldrb	r3, [r3, #0]
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	693b      	ldr	r3, [r7, #16]
 8003ee4:	3309      	adds	r3, #9
 8003ee6:	781b      	ldrb	r3, [r3, #0]
 8003ee8:	021b      	lsls	r3, r3, #8
 8003eea:	b29b      	uxth	r3, r3
 8003eec:	4413      	add	r3, r2
 8003eee:	b299      	uxth	r1, r3
 8003ef0:	7d7b      	ldrb	r3, [r7, #21]
 8003ef2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ef6:	fb02 f303 	mul.w	r3, r2, r3
 8003efa:	68ba      	ldr	r2, [r7, #8]
 8003efc:	4413      	add	r3, r2
 8003efe:	b20a      	sxth	r2, r1
 8003f00:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[5] = (data[10] + (data[11] << 8));
 8003f04:	693b      	ldr	r3, [r7, #16]
 8003f06:	330a      	adds	r3, #10
 8003f08:	781b      	ldrb	r3, [r3, #0]
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	693b      	ldr	r3, [r7, #16]
 8003f0e:	330b      	adds	r3, #11
 8003f10:	781b      	ldrb	r3, [r3, #0]
 8003f12:	021b      	lsls	r3, r3, #8
 8003f14:	b29b      	uxth	r3, r3
 8003f16:	4413      	add	r3, r2
 8003f18:	b299      	uxth	r1, r3
 8003f1a:	7d7b      	ldrb	r3, [r7, #21]
 8003f1c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f20:	fb02 f303 	mul.w	r3, r2, r3
 8003f24:	68ba      	ldr	r2, [r7, #8]
 8003f26:	4413      	add	r3, r2
 8003f28:	b20a      	sxth	r2, r1
 8003f2a:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      ic[curr_ic].fcell.fc_codes[6] = (data[12] + (data[13] << 8));
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	330c      	adds	r3, #12
 8003f32:	781b      	ldrb	r3, [r3, #0]
 8003f34:	461a      	mov	r2, r3
 8003f36:	693b      	ldr	r3, [r7, #16]
 8003f38:	330d      	adds	r3, #13
 8003f3a:	781b      	ldrb	r3, [r3, #0]
 8003f3c:	021b      	lsls	r3, r3, #8
 8003f3e:	b29b      	uxth	r3, r3
 8003f40:	4413      	add	r3, r2
 8003f42:	b299      	uxth	r1, r3
 8003f44:	7d7b      	ldrb	r3, [r7, #21]
 8003f46:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f4a:	fb02 f303 	mul.w	r3, r2, r3
 8003f4e:	68ba      	ldr	r2, [r7, #8]
 8003f50:	4413      	add	r3, r2
 8003f52:	b20a      	sxth	r2, r1
 8003f54:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[7] = (data[14] + (data[15] << 8));
 8003f58:	693b      	ldr	r3, [r7, #16]
 8003f5a:	330e      	adds	r3, #14
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	461a      	mov	r2, r3
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	330f      	adds	r3, #15
 8003f64:	781b      	ldrb	r3, [r3, #0]
 8003f66:	021b      	lsls	r3, r3, #8
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	4413      	add	r3, r2
 8003f6c:	b299      	uxth	r1, r3
 8003f6e:	7d7b      	ldrb	r3, [r7, #21]
 8003f70:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f74:	fb02 f303 	mul.w	r3, r2, r3
 8003f78:	68ba      	ldr	r2, [r7, #8]
 8003f7a:	4413      	add	r3, r2
 8003f7c:	b20a      	sxth	r2, r1
 8003f7e:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[8] = (data[16] + (data[17] << 8));
 8003f82:	693b      	ldr	r3, [r7, #16]
 8003f84:	3310      	adds	r3, #16
 8003f86:	781b      	ldrb	r3, [r3, #0]
 8003f88:	461a      	mov	r2, r3
 8003f8a:	693b      	ldr	r3, [r7, #16]
 8003f8c:	3311      	adds	r3, #17
 8003f8e:	781b      	ldrb	r3, [r3, #0]
 8003f90:	021b      	lsls	r3, r3, #8
 8003f92:	b29b      	uxth	r3, r3
 8003f94:	4413      	add	r3, r2
 8003f96:	b299      	uxth	r1, r3
 8003f98:	7d7b      	ldrb	r3, [r7, #21]
 8003f9a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003f9e:	fb02 f303 	mul.w	r3, r2, r3
 8003fa2:	68ba      	ldr	r2, [r7, #8]
 8003fa4:	4413      	add	r3, r2
 8003fa6:	b20a      	sxth	r2, r1
 8003fa8:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      ic[curr_ic].fcell.fc_codes[9] =  (data[18] + (data[19] << 8));
 8003fac:	693b      	ldr	r3, [r7, #16]
 8003fae:	3312      	adds	r3, #18
 8003fb0:	781b      	ldrb	r3, [r3, #0]
 8003fb2:	461a      	mov	r2, r3
 8003fb4:	693b      	ldr	r3, [r7, #16]
 8003fb6:	3313      	adds	r3, #19
 8003fb8:	781b      	ldrb	r3, [r3, #0]
 8003fba:	021b      	lsls	r3, r3, #8
 8003fbc:	b29b      	uxth	r3, r3
 8003fbe:	4413      	add	r3, r2
 8003fc0:	b299      	uxth	r1, r3
 8003fc2:	7d7b      	ldrb	r3, [r7, #21]
 8003fc4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003fc8:	fb02 f303 	mul.w	r3, r2, r3
 8003fcc:	68ba      	ldr	r2, [r7, #8]
 8003fce:	4413      	add	r3, r2
 8003fd0:	b20a      	sxth	r2, r1
 8003fd2:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[10] = (data[20] + (data[21] << 8));
 8003fd6:	693b      	ldr	r3, [r7, #16]
 8003fd8:	3314      	adds	r3, #20
 8003fda:	781b      	ldrb	r3, [r3, #0]
 8003fdc:	461a      	mov	r2, r3
 8003fde:	693b      	ldr	r3, [r7, #16]
 8003fe0:	3315      	adds	r3, #21
 8003fe2:	781b      	ldrb	r3, [r3, #0]
 8003fe4:	021b      	lsls	r3, r3, #8
 8003fe6:	b29b      	uxth	r3, r3
 8003fe8:	4413      	add	r3, r2
 8003fea:	b299      	uxth	r1, r3
 8003fec:	7d7b      	ldrb	r3, [r7, #21]
 8003fee:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8003ff2:	fb02 f303 	mul.w	r3, r2, r3
 8003ff6:	68ba      	ldr	r2, [r7, #8]
 8003ff8:	4413      	add	r3, r2
 8003ffa:	b20a      	sxth	r2, r1
 8003ffc:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[11] = (data[22] + (data[23] << 8));
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	3316      	adds	r3, #22
 8004004:	781b      	ldrb	r3, [r3, #0]
 8004006:	461a      	mov	r2, r3
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	3317      	adds	r3, #23
 800400c:	781b      	ldrb	r3, [r3, #0]
 800400e:	021b      	lsls	r3, r3, #8
 8004010:	b29b      	uxth	r3, r3
 8004012:	4413      	add	r3, r2
 8004014:	b299      	uxth	r1, r3
 8004016:	7d7b      	ldrb	r3, [r7, #21]
 8004018:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800401c:	fb02 f303 	mul.w	r3, r2, r3
 8004020:	68ba      	ldr	r2, [r7, #8]
 8004022:	4413      	add	r3, r2
 8004024:	b20a      	sxth	r2, r1
 8004026:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      ic[curr_ic].fcell.fc_codes[12] = (data[24] + (data[25] << 8));
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	3318      	adds	r3, #24
 800402e:	781b      	ldrb	r3, [r3, #0]
 8004030:	461a      	mov	r2, r3
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	3319      	adds	r3, #25
 8004036:	781b      	ldrb	r3, [r3, #0]
 8004038:	021b      	lsls	r3, r3, #8
 800403a:	b29b      	uxth	r3, r3
 800403c:	4413      	add	r3, r2
 800403e:	b299      	uxth	r1, r3
 8004040:	7d7b      	ldrb	r3, [r7, #21]
 8004042:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004046:	fb02 f303 	mul.w	r3, r2, r3
 800404a:	68ba      	ldr	r2, [r7, #8]
 800404c:	4413      	add	r3, r2
 800404e:	b20a      	sxth	r2, r1
 8004050:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[13] = (data[26] + (data[27] << 8));
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	331a      	adds	r3, #26
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	461a      	mov	r2, r3
 800405c:	693b      	ldr	r3, [r7, #16]
 800405e:	331b      	adds	r3, #27
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	021b      	lsls	r3, r3, #8
 8004064:	b29b      	uxth	r3, r3
 8004066:	4413      	add	r3, r2
 8004068:	b299      	uxth	r1, r3
 800406a:	7d7b      	ldrb	r3, [r7, #21]
 800406c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004070:	fb02 f303 	mul.w	r3, r2, r3
 8004074:	68ba      	ldr	r2, [r7, #8]
 8004076:	4413      	add	r3, r2
 8004078:	b20a      	sxth	r2, r1
 800407a:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[14] = (data[28] + (data[29] << 8));
 800407e:	693b      	ldr	r3, [r7, #16]
 8004080:	331c      	adds	r3, #28
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	461a      	mov	r2, r3
 8004086:	693b      	ldr	r3, [r7, #16]
 8004088:	331d      	adds	r3, #29
 800408a:	781b      	ldrb	r3, [r3, #0]
 800408c:	021b      	lsls	r3, r3, #8
 800408e:	b29b      	uxth	r3, r3
 8004090:	4413      	add	r3, r2
 8004092:	b299      	uxth	r1, r3
 8004094:	7d7b      	ldrb	r3, [r7, #21]
 8004096:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800409a:	fb02 f303 	mul.w	r3, r2, r3
 800409e:	68ba      	ldr	r2, [r7, #8]
 80040a0:	4413      	add	r3, r2
 80040a2:	b20a      	sxth	r2, r1
 80040a4:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      ic[curr_ic].fcell.fc_codes[15] = (data[30] + (data[31] << 8));
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	331e      	adds	r3, #30
 80040ac:	781b      	ldrb	r3, [r3, #0]
 80040ae:	461a      	mov	r2, r3
 80040b0:	693b      	ldr	r3, [r7, #16]
 80040b2:	331f      	adds	r3, #31
 80040b4:	781b      	ldrb	r3, [r3, #0]
 80040b6:	021b      	lsls	r3, r3, #8
 80040b8:	b29b      	uxth	r3, r3
 80040ba:	4413      	add	r3, r2
 80040bc:	b299      	uxth	r1, r3
 80040be:	7d7b      	ldrb	r3, [r7, #21]
 80040c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80040c4:	fb02 f303 	mul.w	r3, r2, r3
 80040c8:	68ba      	ldr	r2, [r7, #8]
 80040ca:	4413      	add	r3, r2
 80040cc:	b20a      	sxth	r2, r1
 80040ce:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 80040d2:	e000      	b.n	80040d6 <adBms6830ParseFCell+0x5da>

    default:
      break;
 80040d4:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80040d6:	7d7b      	ldrb	r3, [r7, #21]
 80040d8:	3301      	adds	r3, #1
 80040da:	757b      	strb	r3, [r7, #21]
 80040dc:	7d7a      	ldrb	r2, [r7, #21]
 80040de:	7bfb      	ldrb	r3, [r7, #15]
 80040e0:	429a      	cmp	r2, r3
 80040e2:	f4ff ad31 	bcc.w	8003b48 <adBms6830ParseFCell+0x4c>
    }
  }
  free(data);
 80040e6:	6938      	ldr	r0, [r7, #16]
 80040e8:	f008 ffee 	bl	800d0c8 <free>
}
 80040ec:	bf00      	nop
 80040ee:	3718      	adds	r7, #24
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <adBms6830ParseAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *aux_data)
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b086      	sub	sp, #24
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	60b9      	str	r1, [r7, #8]
 80040fc:	607b      	str	r3, [r7, #4]
 80040fe:	4603      	mov	r3, r0
 8004100:	73fb      	strb	r3, [r7, #15]
 8004102:	4613      	mov	r3, r2
 8004104:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8004106:	2300      	movs	r3, #0
 8004108:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-44);}  /* RDASALL_SIZE 68 byte - (RAUX 20 byte + STATUS 24 byte) */
 800410a:	7bbb      	ldrb	r3, [r7, #14]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d102      	bne.n	8004116 <adBms6830ParseAux+0x22>
 8004110:	231a      	movs	r3, #26
 8004112:	75fb      	strb	r3, [r7, #23]
 8004114:	e001      	b.n	800411a <adBms6830ParseAux+0x26>
  else {data_size = RX_DATA;}
 8004116:	2308      	movs	r3, #8
 8004118:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800411a:	7dfb      	ldrb	r3, [r7, #23]
 800411c:	2101      	movs	r1, #1
 800411e:	4618      	mov	r0, r3
 8004120:	f008 fcd2 	bl	800cac8 <calloc>
 8004124:	4603      	mov	r3, r0
 8004126:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8004128:	693b      	ldr	r3, [r7, #16]
 800412a:	2b00      	cmp	r3, #0
 800412c:	d105      	bne.n	800413a <adBms6830ParseAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse aux memory \n");
    #else
    printf(" Failed to allocate parse aux memory \n");
 800412e:	4892      	ldr	r0, [pc, #584]	@ (8004378 <adBms6830ParseAux+0x284>)
 8004130:	f00a fd00 	bl	800eb34 <puts>
    #endif
    exit(0);
 8004134:	2000      	movs	r0, #0
 8004136:	f008 fce3 	bl	800cb00 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800413a:	2300      	movs	r3, #0
 800413c:	757b      	strb	r3, [r7, #21]
 800413e:	e21d      	b.n	800457c <adBms6830ParseAux+0x488>
  {
    memcpy(&data[0], &aux_data[address], data_size); /* dst , src , size */
 8004140:	7dbb      	ldrb	r3, [r7, #22]
 8004142:	687a      	ldr	r2, [r7, #4]
 8004144:	4413      	add	r3, r2
 8004146:	7dfa      	ldrb	r2, [r7, #23]
 8004148:	4619      	mov	r1, r3
 800414a:	6938      	ldr	r0, [r7, #16]
 800414c:	f00a fd78 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8004150:	7d7b      	ldrb	r3, [r7, #21]
 8004152:	3301      	adds	r3, #1
 8004154:	b2db      	uxtb	r3, r3
 8004156:	7dfa      	ldrb	r2, [r7, #23]
 8004158:	fb12 f303 	smulbb	r3, r2, r3
 800415c:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 800415e:	7bbb      	ldrb	r3, [r7, #14]
 8004160:	2b04      	cmp	r3, #4
 8004162:	f200 8207 	bhi.w	8004574 <adBms6830ParseAux+0x480>
 8004166:	a201      	add	r2, pc, #4	@ (adr r2, 800416c <adBms6830ParseAux+0x78>)
 8004168:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800416c:	0800437d 	.word	0x0800437d
 8004170:	08004181 	.word	0x08004181
 8004174:	080041ff 	.word	0x080041ff
 8004178:	0800427d 	.word	0x0800427d
 800417c:	080042fb 	.word	0x080042fb
    {
    case A: /* Aux Register group A */
      ic[curr_ic].aux.a_codes[0] = (data[0] + (data[1] << 8));
 8004180:	693b      	ldr	r3, [r7, #16]
 8004182:	781b      	ldrb	r3, [r3, #0]
 8004184:	461a      	mov	r2, r3
 8004186:	693b      	ldr	r3, [r7, #16]
 8004188:	3301      	adds	r3, #1
 800418a:	781b      	ldrb	r3, [r3, #0]
 800418c:	021b      	lsls	r3, r3, #8
 800418e:	b29b      	uxth	r3, r3
 8004190:	4413      	add	r3, r2
 8004192:	b299      	uxth	r1, r3
 8004194:	7d7b      	ldrb	r3, [r7, #21]
 8004196:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800419a:	fb02 f303 	mul.w	r3, r2, r3
 800419e:	68ba      	ldr	r2, [r7, #8]
 80041a0:	4413      	add	r3, r2
 80041a2:	b20a      	sxth	r2, r1
 80041a4:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1] = (data[2] + (data[3] << 8));
 80041a8:	693b      	ldr	r3, [r7, #16]
 80041aa:	3302      	adds	r3, #2
 80041ac:	781b      	ldrb	r3, [r3, #0]
 80041ae:	461a      	mov	r2, r3
 80041b0:	693b      	ldr	r3, [r7, #16]
 80041b2:	3303      	adds	r3, #3
 80041b4:	781b      	ldrb	r3, [r3, #0]
 80041b6:	021b      	lsls	r3, r3, #8
 80041b8:	b29b      	uxth	r3, r3
 80041ba:	4413      	add	r3, r2
 80041bc:	b299      	uxth	r1, r3
 80041be:	7d7b      	ldrb	r3, [r7, #21]
 80041c0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041c4:	fb02 f303 	mul.w	r3, r2, r3
 80041c8:	68ba      	ldr	r2, [r7, #8]
 80041ca:	4413      	add	r3, r2
 80041cc:	b20a      	sxth	r2, r1
 80041ce:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2] = (data[4] + (data[5] << 8));
 80041d2:	693b      	ldr	r3, [r7, #16]
 80041d4:	3304      	adds	r3, #4
 80041d6:	781b      	ldrb	r3, [r3, #0]
 80041d8:	461a      	mov	r2, r3
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	3305      	adds	r3, #5
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	021b      	lsls	r3, r3, #8
 80041e2:	b29b      	uxth	r3, r3
 80041e4:	4413      	add	r3, r2
 80041e6:	b299      	uxth	r1, r3
 80041e8:	7d7b      	ldrb	r3, [r7, #21]
 80041ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80041ee:	fb02 f303 	mul.w	r3, r2, r3
 80041f2:	68ba      	ldr	r2, [r7, #8]
 80041f4:	4413      	add	r3, r2
 80041f6:	b20a      	sxth	r2, r1
 80041f8:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      break;
 80041fc:	e1bb      	b.n	8004576 <adBms6830ParseAux+0x482>

    case B: /* Aux Register group B */
      ic[curr_ic].aux.a_codes[3] = (data[0] + (data[1] << 8));
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	461a      	mov	r2, r3
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	3301      	adds	r3, #1
 8004208:	781b      	ldrb	r3, [r3, #0]
 800420a:	021b      	lsls	r3, r3, #8
 800420c:	b29b      	uxth	r3, r3
 800420e:	4413      	add	r3, r2
 8004210:	b299      	uxth	r1, r3
 8004212:	7d7b      	ldrb	r3, [r7, #21]
 8004214:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004218:	fb02 f303 	mul.w	r3, r2, r3
 800421c:	68ba      	ldr	r2, [r7, #8]
 800421e:	4413      	add	r3, r2
 8004220:	b20a      	sxth	r2, r1
 8004222:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4] = (data[2] + (data[3] << 8));
 8004226:	693b      	ldr	r3, [r7, #16]
 8004228:	3302      	adds	r3, #2
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	461a      	mov	r2, r3
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	3303      	adds	r3, #3
 8004232:	781b      	ldrb	r3, [r3, #0]
 8004234:	021b      	lsls	r3, r3, #8
 8004236:	b29b      	uxth	r3, r3
 8004238:	4413      	add	r3, r2
 800423a:	b299      	uxth	r1, r3
 800423c:	7d7b      	ldrb	r3, [r7, #21]
 800423e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004242:	fb02 f303 	mul.w	r3, r2, r3
 8004246:	68ba      	ldr	r2, [r7, #8]
 8004248:	4413      	add	r3, r2
 800424a:	b20a      	sxth	r2, r1
 800424c:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5] = (data[4] + (data[5] << 8));
 8004250:	693b      	ldr	r3, [r7, #16]
 8004252:	3304      	adds	r3, #4
 8004254:	781b      	ldrb	r3, [r3, #0]
 8004256:	461a      	mov	r2, r3
 8004258:	693b      	ldr	r3, [r7, #16]
 800425a:	3305      	adds	r3, #5
 800425c:	781b      	ldrb	r3, [r3, #0]
 800425e:	021b      	lsls	r3, r3, #8
 8004260:	b29b      	uxth	r3, r3
 8004262:	4413      	add	r3, r2
 8004264:	b299      	uxth	r1, r3
 8004266:	7d7b      	ldrb	r3, [r7, #21]
 8004268:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800426c:	fb02 f303 	mul.w	r3, r2, r3
 8004270:	68ba      	ldr	r2, [r7, #8]
 8004272:	4413      	add	r3, r2
 8004274:	b20a      	sxth	r2, r1
 8004276:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      break;
 800427a:	e17c      	b.n	8004576 <adBms6830ParseAux+0x482>

    case C: /* Aux Register group C */
      ic[curr_ic].aux.a_codes[6] = (data[0] + (data[1] << 8));
 800427c:	693b      	ldr	r3, [r7, #16]
 800427e:	781b      	ldrb	r3, [r3, #0]
 8004280:	461a      	mov	r2, r3
 8004282:	693b      	ldr	r3, [r7, #16]
 8004284:	3301      	adds	r3, #1
 8004286:	781b      	ldrb	r3, [r3, #0]
 8004288:	021b      	lsls	r3, r3, #8
 800428a:	b29b      	uxth	r3, r3
 800428c:	4413      	add	r3, r2
 800428e:	b299      	uxth	r1, r3
 8004290:	7d7b      	ldrb	r3, [r7, #21]
 8004292:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004296:	fb02 f303 	mul.w	r3, r2, r3
 800429a:	68ba      	ldr	r2, [r7, #8]
 800429c:	4413      	add	r3, r2
 800429e:	b20a      	sxth	r2, r1
 80042a0:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7] = (data[2] + (data[3] << 8));
 80042a4:	693b      	ldr	r3, [r7, #16]
 80042a6:	3302      	adds	r3, #2
 80042a8:	781b      	ldrb	r3, [r3, #0]
 80042aa:	461a      	mov	r2, r3
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	3303      	adds	r3, #3
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	021b      	lsls	r3, r3, #8
 80042b4:	b29b      	uxth	r3, r3
 80042b6:	4413      	add	r3, r2
 80042b8:	b299      	uxth	r1, r3
 80042ba:	7d7b      	ldrb	r3, [r7, #21]
 80042bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042c0:	fb02 f303 	mul.w	r3, r2, r3
 80042c4:	68ba      	ldr	r2, [r7, #8]
 80042c6:	4413      	add	r3, r2
 80042c8:	b20a      	sxth	r2, r1
 80042ca:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8] = (data[4] + (data[5] << 8));
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	3304      	adds	r3, #4
 80042d2:	781b      	ldrb	r3, [r3, #0]
 80042d4:	461a      	mov	r2, r3
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	3305      	adds	r3, #5
 80042da:	781b      	ldrb	r3, [r3, #0]
 80042dc:	021b      	lsls	r3, r3, #8
 80042de:	b29b      	uxth	r3, r3
 80042e0:	4413      	add	r3, r2
 80042e2:	b299      	uxth	r1, r3
 80042e4:	7d7b      	ldrb	r3, [r7, #21]
 80042e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80042ea:	fb02 f303 	mul.w	r3, r2, r3
 80042ee:	68ba      	ldr	r2, [r7, #8]
 80042f0:	4413      	add	r3, r2
 80042f2:	b20a      	sxth	r2, r1
 80042f4:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      break;
 80042f8:	e13d      	b.n	8004576 <adBms6830ParseAux+0x482>

    case D: /* Aux Register group D */
      ic[curr_ic].aux.a_codes[9] =  (data[0] + (data[1] << 8));
 80042fa:	693b      	ldr	r3, [r7, #16]
 80042fc:	781b      	ldrb	r3, [r3, #0]
 80042fe:	461a      	mov	r2, r3
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	3301      	adds	r3, #1
 8004304:	781b      	ldrb	r3, [r3, #0]
 8004306:	021b      	lsls	r3, r3, #8
 8004308:	b29b      	uxth	r3, r3
 800430a:	4413      	add	r3, r2
 800430c:	b299      	uxth	r1, r3
 800430e:	7d7b      	ldrb	r3, [r7, #21]
 8004310:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004314:	fb02 f303 	mul.w	r3, r2, r3
 8004318:	68ba      	ldr	r2, [r7, #8]
 800431a:	4413      	add	r3, r2
 800431c:	b20a      	sxth	r2, r1
 800431e:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] =  (data[2] + (data[3] << 8));
 8004322:	693b      	ldr	r3, [r7, #16]
 8004324:	3302      	adds	r3, #2
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	461a      	mov	r2, r3
 800432a:	693b      	ldr	r3, [r7, #16]
 800432c:	3303      	adds	r3, #3
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	021b      	lsls	r3, r3, #8
 8004332:	b29b      	uxth	r3, r3
 8004334:	4413      	add	r3, r2
 8004336:	b299      	uxth	r1, r3
 8004338:	7d7b      	ldrb	r3, [r7, #21]
 800433a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800433e:	fb02 f303 	mul.w	r3, r2, r3
 8004342:	68ba      	ldr	r2, [r7, #8]
 8004344:	4413      	add	r3, r2
 8004346:	b20a      	sxth	r2, r1
 8004348:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] =  (data[4] + (data[5] << 8));
 800434c:	693b      	ldr	r3, [r7, #16]
 800434e:	3304      	adds	r3, #4
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	461a      	mov	r2, r3
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	3305      	adds	r3, #5
 8004358:	781b      	ldrb	r3, [r3, #0]
 800435a:	021b      	lsls	r3, r3, #8
 800435c:	b29b      	uxth	r3, r3
 800435e:	4413      	add	r3, r2
 8004360:	b299      	uxth	r1, r3
 8004362:	7d7b      	ldrb	r3, [r7, #21]
 8004364:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004368:	fb02 f303 	mul.w	r3, r2, r3
 800436c:	68ba      	ldr	r2, [r7, #8]
 800436e:	4413      	add	r3, r2
 8004370:	b20a      	sxth	r2, r1
 8004372:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
      break;
 8004376:	e0fe      	b.n	8004576 <adBms6830ParseAux+0x482>
 8004378:	080115a4 	.word	0x080115a4

   case ALL_GRP: /* Aux Register group ALL */
      ic[curr_ic].aux.a_codes[0]  = (data[0] + (data[1] << 8));
 800437c:	693b      	ldr	r3, [r7, #16]
 800437e:	781b      	ldrb	r3, [r3, #0]
 8004380:	461a      	mov	r2, r3
 8004382:	693b      	ldr	r3, [r7, #16]
 8004384:	3301      	adds	r3, #1
 8004386:	781b      	ldrb	r3, [r3, #0]
 8004388:	021b      	lsls	r3, r3, #8
 800438a:	b29b      	uxth	r3, r3
 800438c:	4413      	add	r3, r2
 800438e:	b299      	uxth	r1, r3
 8004390:	7d7b      	ldrb	r3, [r7, #21]
 8004392:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004396:	fb02 f303 	mul.w	r3, r2, r3
 800439a:	68ba      	ldr	r2, [r7, #8]
 800439c:	4413      	add	r3, r2
 800439e:	b20a      	sxth	r2, r1
 80043a0:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].aux.a_codes[1]  = (data[2] + (data[3] << 8));
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	3302      	adds	r3, #2
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	461a      	mov	r2, r3
 80043ac:	693b      	ldr	r3, [r7, #16]
 80043ae:	3303      	adds	r3, #3
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	021b      	lsls	r3, r3, #8
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	4413      	add	r3, r2
 80043b8:	b299      	uxth	r1, r3
 80043ba:	7d7b      	ldrb	r3, [r7, #21]
 80043bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043c0:	fb02 f303 	mul.w	r3, r2, r3
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	4413      	add	r3, r2
 80043c8:	b20a      	sxth	r2, r1
 80043ca:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].aux.a_codes[2]  = (data[4] + (data[5] << 8));
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	3304      	adds	r3, #4
 80043d2:	781b      	ldrb	r3, [r3, #0]
 80043d4:	461a      	mov	r2, r3
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	3305      	adds	r3, #5
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	021b      	lsls	r3, r3, #8
 80043de:	b29b      	uxth	r3, r3
 80043e0:	4413      	add	r3, r2
 80043e2:	b299      	uxth	r1, r3
 80043e4:	7d7b      	ldrb	r3, [r7, #21]
 80043e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80043ea:	fb02 f303 	mul.w	r3, r2, r3
 80043ee:	68ba      	ldr	r2, [r7, #8]
 80043f0:	4413      	add	r3, r2
 80043f2:	b20a      	sxth	r2, r1
 80043f4:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      ic[curr_ic].aux.a_codes[3]  = (data[6] + (data[7] << 8));
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	3306      	adds	r3, #6
 80043fc:	781b      	ldrb	r3, [r3, #0]
 80043fe:	461a      	mov	r2, r3
 8004400:	693b      	ldr	r3, [r7, #16]
 8004402:	3307      	adds	r3, #7
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	021b      	lsls	r3, r3, #8
 8004408:	b29b      	uxth	r3, r3
 800440a:	4413      	add	r3, r2
 800440c:	b299      	uxth	r1, r3
 800440e:	7d7b      	ldrb	r3, [r7, #21]
 8004410:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004414:	fb02 f303 	mul.w	r3, r2, r3
 8004418:	68ba      	ldr	r2, [r7, #8]
 800441a:	4413      	add	r3, r2
 800441c:	b20a      	sxth	r2, r1
 800441e:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      ic[curr_ic].aux.a_codes[4]  = (data[8] + (data[9] << 8));
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	3308      	adds	r3, #8
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	461a      	mov	r2, r3
 800442a:	693b      	ldr	r3, [r7, #16]
 800442c:	3309      	adds	r3, #9
 800442e:	781b      	ldrb	r3, [r3, #0]
 8004430:	021b      	lsls	r3, r3, #8
 8004432:	b29b      	uxth	r3, r3
 8004434:	4413      	add	r3, r2
 8004436:	b299      	uxth	r1, r3
 8004438:	7d7b      	ldrb	r3, [r7, #21]
 800443a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800443e:	fb02 f303 	mul.w	r3, r2, r3
 8004442:	68ba      	ldr	r2, [r7, #8]
 8004444:	4413      	add	r3, r2
 8004446:	b20a      	sxth	r2, r1
 8004448:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[5]  = (data[10] + (data[11] << 8));
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	330a      	adds	r3, #10
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	461a      	mov	r2, r3
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	330b      	adds	r3, #11
 8004458:	781b      	ldrb	r3, [r3, #0]
 800445a:	021b      	lsls	r3, r3, #8
 800445c:	b29b      	uxth	r3, r3
 800445e:	4413      	add	r3, r2
 8004460:	b299      	uxth	r1, r3
 8004462:	7d7b      	ldrb	r3, [r7, #21]
 8004464:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004468:	fb02 f303 	mul.w	r3, r2, r3
 800446c:	68ba      	ldr	r2, [r7, #8]
 800446e:	4413      	add	r3, r2
 8004470:	b20a      	sxth	r2, r1
 8004472:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      ic[curr_ic].aux.a_codes[6]  = (data[12] + (data[13] << 8));
 8004476:	693b      	ldr	r3, [r7, #16]
 8004478:	330c      	adds	r3, #12
 800447a:	781b      	ldrb	r3, [r3, #0]
 800447c:	461a      	mov	r2, r3
 800447e:	693b      	ldr	r3, [r7, #16]
 8004480:	330d      	adds	r3, #13
 8004482:	781b      	ldrb	r3, [r3, #0]
 8004484:	021b      	lsls	r3, r3, #8
 8004486:	b29b      	uxth	r3, r3
 8004488:	4413      	add	r3, r2
 800448a:	b299      	uxth	r1, r3
 800448c:	7d7b      	ldrb	r3, [r7, #21]
 800448e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004492:	fb02 f303 	mul.w	r3, r2, r3
 8004496:	68ba      	ldr	r2, [r7, #8]
 8004498:	4413      	add	r3, r2
 800449a:	b20a      	sxth	r2, r1
 800449c:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[7]  = (data[14] + (data[15] << 8));
 80044a0:	693b      	ldr	r3, [r7, #16]
 80044a2:	330e      	adds	r3, #14
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	461a      	mov	r2, r3
 80044a8:	693b      	ldr	r3, [r7, #16]
 80044aa:	330f      	adds	r3, #15
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	021b      	lsls	r3, r3, #8
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	4413      	add	r3, r2
 80044b4:	b299      	uxth	r1, r3
 80044b6:	7d7b      	ldrb	r3, [r7, #21]
 80044b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044bc:	fb02 f303 	mul.w	r3, r2, r3
 80044c0:	68ba      	ldr	r2, [r7, #8]
 80044c2:	4413      	add	r3, r2
 80044c4:	b20a      	sxth	r2, r1
 80044c6:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[8]  = (data[16] + (data[17] << 8));
 80044ca:	693b      	ldr	r3, [r7, #16]
 80044cc:	3310      	adds	r3, #16
 80044ce:	781b      	ldrb	r3, [r3, #0]
 80044d0:	461a      	mov	r2, r3
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	3311      	adds	r3, #17
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	021b      	lsls	r3, r3, #8
 80044da:	b29b      	uxth	r3, r3
 80044dc:	4413      	add	r3, r2
 80044de:	b299      	uxth	r1, r3
 80044e0:	7d7b      	ldrb	r3, [r7, #21]
 80044e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80044e6:	fb02 f303 	mul.w	r3, r2, r3
 80044ea:	68ba      	ldr	r2, [r7, #8]
 80044ec:	4413      	add	r3, r2
 80044ee:	b20a      	sxth	r2, r1
 80044f0:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      ic[curr_ic].aux.a_codes[9]  = (data[18] + (data[19] << 8));
 80044f4:	693b      	ldr	r3, [r7, #16]
 80044f6:	3312      	adds	r3, #18
 80044f8:	781b      	ldrb	r3, [r3, #0]
 80044fa:	461a      	mov	r2, r3
 80044fc:	693b      	ldr	r3, [r7, #16]
 80044fe:	3313      	adds	r3, #19
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	021b      	lsls	r3, r3, #8
 8004504:	b29b      	uxth	r3, r3
 8004506:	4413      	add	r3, r2
 8004508:	b299      	uxth	r1, r3
 800450a:	7d7b      	ldrb	r3, [r7, #21]
 800450c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004510:	fb02 f303 	mul.w	r3, r2, r3
 8004514:	68ba      	ldr	r2, [r7, #8]
 8004516:	4413      	add	r3, r2
 8004518:	b20a      	sxth	r2, r1
 800451a:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[10] = (data[20] + (data[21] << 8));
 800451e:	693b      	ldr	r3, [r7, #16]
 8004520:	3314      	adds	r3, #20
 8004522:	781b      	ldrb	r3, [r3, #0]
 8004524:	461a      	mov	r2, r3
 8004526:	693b      	ldr	r3, [r7, #16]
 8004528:	3315      	adds	r3, #21
 800452a:	781b      	ldrb	r3, [r3, #0]
 800452c:	021b      	lsls	r3, r3, #8
 800452e:	b29b      	uxth	r3, r3
 8004530:	4413      	add	r3, r2
 8004532:	b299      	uxth	r1, r3
 8004534:	7d7b      	ldrb	r3, [r7, #21]
 8004536:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800453a:	fb02 f303 	mul.w	r3, r2, r3
 800453e:	68ba      	ldr	r2, [r7, #8]
 8004540:	4413      	add	r3, r2
 8004542:	b20a      	sxth	r2, r1
 8004544:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[11] = (data[22] + (data[23] << 8));
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	3316      	adds	r3, #22
 800454c:	781b      	ldrb	r3, [r3, #0]
 800454e:	461a      	mov	r2, r3
 8004550:	693b      	ldr	r3, [r7, #16]
 8004552:	3317      	adds	r3, #23
 8004554:	781b      	ldrb	r3, [r3, #0]
 8004556:	021b      	lsls	r3, r3, #8
 8004558:	b29b      	uxth	r3, r3
 800455a:	4413      	add	r3, r2
 800455c:	b299      	uxth	r1, r3
 800455e:	7d7b      	ldrb	r3, [r7, #21]
 8004560:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004564:	fb02 f303 	mul.w	r3, r2, r3
 8004568:	68ba      	ldr	r2, [r7, #8]
 800456a:	4413      	add	r3, r2
 800456c:	b20a      	sxth	r2, r1
 800456e:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
     break;
 8004572:	e000      	b.n	8004576 <adBms6830ParseAux+0x482>

    default:
      break;
 8004574:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004576:	7d7b      	ldrb	r3, [r7, #21]
 8004578:	3301      	adds	r3, #1
 800457a:	757b      	strb	r3, [r7, #21]
 800457c:	7d7a      	ldrb	r2, [r7, #21]
 800457e:	7bfb      	ldrb	r3, [r7, #15]
 8004580:	429a      	cmp	r2, r3
 8004582:	f4ff addd 	bcc.w	8004140 <adBms6830ParseAux+0x4c>
    }
  }
  free(data);
 8004586:	6938      	ldr	r0, [r7, #16]
 8004588:	f008 fd9e 	bl	800d0c8 <free>
}
 800458c:	bf00      	nop
 800458e:	3718      	adds	r7, #24
 8004590:	46bd      	mov	sp, r7
 8004592:	bd80      	pop	{r7, pc}

08004594 <adBms6830ParseRAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseRAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *raux_data)
{
 8004594:	b580      	push	{r7, lr}
 8004596:	b086      	sub	sp, #24
 8004598:	af00      	add	r7, sp, #0
 800459a:	60b9      	str	r1, [r7, #8]
 800459c:	607b      	str	r3, [r7, #4]
 800459e:	4603      	mov	r3, r0
 80045a0:	73fb      	strb	r3, [r7, #15]
 80045a2:	4613      	mov	r3, r2
 80045a4:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80045a6:	2300      	movs	r3, #0
 80045a8:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-48);}  /* RDASALL_SIZE 68 byte - (AUX 24 byte + STATUS 24 byte) */
 80045aa:	7bbb      	ldrb	r3, [r7, #14]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d102      	bne.n	80045b6 <adBms6830ParseRAux+0x22>
 80045b0:	2316      	movs	r3, #22
 80045b2:	75fb      	strb	r3, [r7, #23]
 80045b4:	e001      	b.n	80045ba <adBms6830ParseRAux+0x26>
  else {data_size = RX_DATA;}
 80045b6:	2308      	movs	r3, #8
 80045b8:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 80045ba:	7dfb      	ldrb	r3, [r7, #23]
 80045bc:	2101      	movs	r1, #1
 80045be:	4618      	mov	r0, r3
 80045c0:	f008 fa82 	bl	800cac8 <calloc>
 80045c4:	4603      	mov	r3, r0
 80045c6:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 80045c8:	693b      	ldr	r3, [r7, #16]
 80045ca:	2b00      	cmp	r3, #0
 80045cc:	d105      	bne.n	80045da <adBms6830ParseRAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse raux memory \n");
    #else
    printf(" Failed to allocate parse raux memory \n");
 80045ce:	487d      	ldr	r0, [pc, #500]	@ (80047c4 <adBms6830ParseRAux+0x230>)
 80045d0:	f00a fab0 	bl	800eb34 <puts>
    #endif
    exit(0);
 80045d4:	2000      	movs	r0, #0
 80045d6:	f008 fa93 	bl	800cb00 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80045da:	2300      	movs	r3, #0
 80045dc:	757b      	strb	r3, [r7, #21]
 80045de:	e1c9      	b.n	8004974 <adBms6830ParseRAux+0x3e0>
  {
    memcpy(&data[0], &raux_data[address], data_size); /* dst , src , size */
 80045e0:	7dbb      	ldrb	r3, [r7, #22]
 80045e2:	687a      	ldr	r2, [r7, #4]
 80045e4:	4413      	add	r3, r2
 80045e6:	7dfa      	ldrb	r2, [r7, #23]
 80045e8:	4619      	mov	r1, r3
 80045ea:	6938      	ldr	r0, [r7, #16]
 80045ec:	f00a fb28 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (data_size));
 80045f0:	7d7b      	ldrb	r3, [r7, #21]
 80045f2:	3301      	adds	r3, #1
 80045f4:	b2db      	uxtb	r3, r3
 80045f6:	7dfa      	ldrb	r2, [r7, #23]
 80045f8:	fb12 f303 	smulbb	r3, r2, r3
 80045fc:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80045fe:	7bbb      	ldrb	r3, [r7, #14]
 8004600:	2b04      	cmp	r3, #4
 8004602:	f200 81b3 	bhi.w	800496c <adBms6830ParseRAux+0x3d8>
 8004606:	a201      	add	r2, pc, #4	@ (adr r2, 800460c <adBms6830ParseRAux+0x78>)
 8004608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800460c:	080047c9 	.word	0x080047c9
 8004610:	08004621 	.word	0x08004621
 8004614:	0800469f 	.word	0x0800469f
 8004618:	0800471d 	.word	0x0800471d
 800461c:	0800479b 	.word	0x0800479b
    {
    case A: /* RAux Register group A */
      ic[curr_ic].raux.ra_codes[0] = (data[0] + (data[1] << 8));
 8004620:	693b      	ldr	r3, [r7, #16]
 8004622:	781b      	ldrb	r3, [r3, #0]
 8004624:	461a      	mov	r2, r3
 8004626:	693b      	ldr	r3, [r7, #16]
 8004628:	3301      	adds	r3, #1
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	021b      	lsls	r3, r3, #8
 800462e:	b29b      	uxth	r3, r3
 8004630:	4413      	add	r3, r2
 8004632:	b299      	uxth	r1, r3
 8004634:	7d7b      	ldrb	r3, [r7, #21]
 8004636:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800463a:	fb02 f303 	mul.w	r3, r2, r3
 800463e:	68ba      	ldr	r2, [r7, #8]
 8004640:	4413      	add	r3, r2
 8004642:	b20a      	sxth	r2, r1
 8004644:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1] = (data[2] + (data[3] << 8));
 8004648:	693b      	ldr	r3, [r7, #16]
 800464a:	3302      	adds	r3, #2
 800464c:	781b      	ldrb	r3, [r3, #0]
 800464e:	461a      	mov	r2, r3
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	3303      	adds	r3, #3
 8004654:	781b      	ldrb	r3, [r3, #0]
 8004656:	021b      	lsls	r3, r3, #8
 8004658:	b29b      	uxth	r3, r3
 800465a:	4413      	add	r3, r2
 800465c:	b299      	uxth	r1, r3
 800465e:	7d7b      	ldrb	r3, [r7, #21]
 8004660:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004664:	fb02 f303 	mul.w	r3, r2, r3
 8004668:	68ba      	ldr	r2, [r7, #8]
 800466a:	4413      	add	r3, r2
 800466c:	b20a      	sxth	r2, r1
 800466e:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2] = (data[4] + (data[5] << 8));
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	3304      	adds	r3, #4
 8004676:	781b      	ldrb	r3, [r3, #0]
 8004678:	461a      	mov	r2, r3
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	3305      	adds	r3, #5
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	021b      	lsls	r3, r3, #8
 8004682:	b29b      	uxth	r3, r3
 8004684:	4413      	add	r3, r2
 8004686:	b299      	uxth	r1, r3
 8004688:	7d7b      	ldrb	r3, [r7, #21]
 800468a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800468e:	fb02 f303 	mul.w	r3, r2, r3
 8004692:	68ba      	ldr	r2, [r7, #8]
 8004694:	4413      	add	r3, r2
 8004696:	b20a      	sxth	r2, r1
 8004698:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      break;
 800469c:	e167      	b.n	800496e <adBms6830ParseRAux+0x3da>

    case B: /* RAux Register group B */
      ic[curr_ic].raux.ra_codes[3] = (data[0] + (data[1] << 8));
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	781b      	ldrb	r3, [r3, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	3301      	adds	r3, #1
 80046a8:	781b      	ldrb	r3, [r3, #0]
 80046aa:	021b      	lsls	r3, r3, #8
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	4413      	add	r3, r2
 80046b0:	b299      	uxth	r1, r3
 80046b2:	7d7b      	ldrb	r3, [r7, #21]
 80046b4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046b8:	fb02 f303 	mul.w	r3, r2, r3
 80046bc:	68ba      	ldr	r2, [r7, #8]
 80046be:	4413      	add	r3, r2
 80046c0:	b20a      	sxth	r2, r1
 80046c2:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4] = (data[2] + (data[3] << 8));
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	3302      	adds	r3, #2
 80046ca:	781b      	ldrb	r3, [r3, #0]
 80046cc:	461a      	mov	r2, r3
 80046ce:	693b      	ldr	r3, [r7, #16]
 80046d0:	3303      	adds	r3, #3
 80046d2:	781b      	ldrb	r3, [r3, #0]
 80046d4:	021b      	lsls	r3, r3, #8
 80046d6:	b29b      	uxth	r3, r3
 80046d8:	4413      	add	r3, r2
 80046da:	b299      	uxth	r1, r3
 80046dc:	7d7b      	ldrb	r3, [r7, #21]
 80046de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80046e2:	fb02 f303 	mul.w	r3, r2, r3
 80046e6:	68ba      	ldr	r2, [r7, #8]
 80046e8:	4413      	add	r3, r2
 80046ea:	b20a      	sxth	r2, r1
 80046ec:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5] = (data[4] + (data[5] << 8));
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	3304      	adds	r3, #4
 80046f4:	781b      	ldrb	r3, [r3, #0]
 80046f6:	461a      	mov	r2, r3
 80046f8:	693b      	ldr	r3, [r7, #16]
 80046fa:	3305      	adds	r3, #5
 80046fc:	781b      	ldrb	r3, [r3, #0]
 80046fe:	021b      	lsls	r3, r3, #8
 8004700:	b29b      	uxth	r3, r3
 8004702:	4413      	add	r3, r2
 8004704:	b299      	uxth	r1, r3
 8004706:	7d7b      	ldrb	r3, [r7, #21]
 8004708:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800470c:	fb02 f303 	mul.w	r3, r2, r3
 8004710:	68ba      	ldr	r2, [r7, #8]
 8004712:	4413      	add	r3, r2
 8004714:	b20a      	sxth	r2, r1
 8004716:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      break;
 800471a:	e128      	b.n	800496e <adBms6830ParseRAux+0x3da>

    case C: /* RAux Register group C */
      ic[curr_ic].raux.ra_codes[6] = (data[0] + (data[1] << 8));
 800471c:	693b      	ldr	r3, [r7, #16]
 800471e:	781b      	ldrb	r3, [r3, #0]
 8004720:	461a      	mov	r2, r3
 8004722:	693b      	ldr	r3, [r7, #16]
 8004724:	3301      	adds	r3, #1
 8004726:	781b      	ldrb	r3, [r3, #0]
 8004728:	021b      	lsls	r3, r3, #8
 800472a:	b29b      	uxth	r3, r3
 800472c:	4413      	add	r3, r2
 800472e:	b299      	uxth	r1, r3
 8004730:	7d7b      	ldrb	r3, [r7, #21]
 8004732:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004736:	fb02 f303 	mul.w	r3, r2, r3
 800473a:	68ba      	ldr	r2, [r7, #8]
 800473c:	4413      	add	r3, r2
 800473e:	b20a      	sxth	r2, r1
 8004740:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7] = (data[2] + (data[3] << 8));
 8004744:	693b      	ldr	r3, [r7, #16]
 8004746:	3302      	adds	r3, #2
 8004748:	781b      	ldrb	r3, [r3, #0]
 800474a:	461a      	mov	r2, r3
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	3303      	adds	r3, #3
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	021b      	lsls	r3, r3, #8
 8004754:	b29b      	uxth	r3, r3
 8004756:	4413      	add	r3, r2
 8004758:	b299      	uxth	r1, r3
 800475a:	7d7b      	ldrb	r3, [r7, #21]
 800475c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004760:	fb02 f303 	mul.w	r3, r2, r3
 8004764:	68ba      	ldr	r2, [r7, #8]
 8004766:	4413      	add	r3, r2
 8004768:	b20a      	sxth	r2, r1
 800476a:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8] = (data[4] + (data[5] << 8));
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	3304      	adds	r3, #4
 8004772:	781b      	ldrb	r3, [r3, #0]
 8004774:	461a      	mov	r2, r3
 8004776:	693b      	ldr	r3, [r7, #16]
 8004778:	3305      	adds	r3, #5
 800477a:	781b      	ldrb	r3, [r3, #0]
 800477c:	021b      	lsls	r3, r3, #8
 800477e:	b29b      	uxth	r3, r3
 8004780:	4413      	add	r3, r2
 8004782:	b299      	uxth	r1, r3
 8004784:	7d7b      	ldrb	r3, [r7, #21]
 8004786:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800478a:	fb02 f303 	mul.w	r3, r2, r3
 800478e:	68ba      	ldr	r2, [r7, #8]
 8004790:	4413      	add	r3, r2
 8004792:	b20a      	sxth	r2, r1
 8004794:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      break;
 8004798:	e0e9      	b.n	800496e <adBms6830ParseRAux+0x3da>

    case D: /* RAux Register group D */
      ic[curr_ic].raux.ra_codes[9] =  (data[0] + (data[1] << 8));
 800479a:	693b      	ldr	r3, [r7, #16]
 800479c:	781b      	ldrb	r3, [r3, #0]
 800479e:	461a      	mov	r2, r3
 80047a0:	693b      	ldr	r3, [r7, #16]
 80047a2:	3301      	adds	r3, #1
 80047a4:	781b      	ldrb	r3, [r3, #0]
 80047a6:	021b      	lsls	r3, r3, #8
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	4413      	add	r3, r2
 80047ac:	b299      	uxth	r1, r3
 80047ae:	7d7b      	ldrb	r3, [r7, #21]
 80047b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047b4:	fb02 f303 	mul.w	r3, r2, r3
 80047b8:	68ba      	ldr	r2, [r7, #8]
 80047ba:	4413      	add	r3, r2
 80047bc:	b20a      	sxth	r2, r1
 80047be:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
      break;
 80047c2:	e0d4      	b.n	800496e <adBms6830ParseRAux+0x3da>
 80047c4:	080115cc 	.word	0x080115cc

    case ALL_GRP: /* RAux Register group ALL */
      ic[curr_ic].raux.ra_codes[0]  = (data[0] + (data[1] << 8));
 80047c8:	693b      	ldr	r3, [r7, #16]
 80047ca:	781b      	ldrb	r3, [r3, #0]
 80047cc:	461a      	mov	r2, r3
 80047ce:	693b      	ldr	r3, [r7, #16]
 80047d0:	3301      	adds	r3, #1
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	021b      	lsls	r3, r3, #8
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	4413      	add	r3, r2
 80047da:	b299      	uxth	r1, r3
 80047dc:	7d7b      	ldrb	r3, [r7, #21]
 80047de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80047e2:	fb02 f303 	mul.w	r3, r2, r3
 80047e6:	68ba      	ldr	r2, [r7, #8]
 80047e8:	4413      	add	r3, r2
 80047ea:	b20a      	sxth	r2, r1
 80047ec:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].raux.ra_codes[1]  = (data[2] + (data[3] << 8));
 80047f0:	693b      	ldr	r3, [r7, #16]
 80047f2:	3302      	adds	r3, #2
 80047f4:	781b      	ldrb	r3, [r3, #0]
 80047f6:	461a      	mov	r2, r3
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	3303      	adds	r3, #3
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	021b      	lsls	r3, r3, #8
 8004800:	b29b      	uxth	r3, r3
 8004802:	4413      	add	r3, r2
 8004804:	b299      	uxth	r1, r3
 8004806:	7d7b      	ldrb	r3, [r7, #21]
 8004808:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800480c:	fb02 f303 	mul.w	r3, r2, r3
 8004810:	68ba      	ldr	r2, [r7, #8]
 8004812:	4413      	add	r3, r2
 8004814:	b20a      	sxth	r2, r1
 8004816:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].raux.ra_codes[2]  = (data[4] + (data[5] << 8));
 800481a:	693b      	ldr	r3, [r7, #16]
 800481c:	3304      	adds	r3, #4
 800481e:	781b      	ldrb	r3, [r3, #0]
 8004820:	461a      	mov	r2, r3
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	3305      	adds	r3, #5
 8004826:	781b      	ldrb	r3, [r3, #0]
 8004828:	021b      	lsls	r3, r3, #8
 800482a:	b29b      	uxth	r3, r3
 800482c:	4413      	add	r3, r2
 800482e:	b299      	uxth	r1, r3
 8004830:	7d7b      	ldrb	r3, [r7, #21]
 8004832:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004836:	fb02 f303 	mul.w	r3, r2, r3
 800483a:	68ba      	ldr	r2, [r7, #8]
 800483c:	4413      	add	r3, r2
 800483e:	b20a      	sxth	r2, r1
 8004840:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      ic[curr_ic].raux.ra_codes[3]  = (data[6] + (data[7] << 8));
 8004844:	693b      	ldr	r3, [r7, #16]
 8004846:	3306      	adds	r3, #6
 8004848:	781b      	ldrb	r3, [r3, #0]
 800484a:	461a      	mov	r2, r3
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	3307      	adds	r3, #7
 8004850:	781b      	ldrb	r3, [r3, #0]
 8004852:	021b      	lsls	r3, r3, #8
 8004854:	b29b      	uxth	r3, r3
 8004856:	4413      	add	r3, r2
 8004858:	b299      	uxth	r1, r3
 800485a:	7d7b      	ldrb	r3, [r7, #21]
 800485c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004860:	fb02 f303 	mul.w	r3, r2, r3
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	4413      	add	r3, r2
 8004868:	b20a      	sxth	r2, r1
 800486a:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      ic[curr_ic].raux.ra_codes[4]  = (data[8] + (data[9] << 8));
 800486e:	693b      	ldr	r3, [r7, #16]
 8004870:	3308      	adds	r3, #8
 8004872:	781b      	ldrb	r3, [r3, #0]
 8004874:	461a      	mov	r2, r3
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	3309      	adds	r3, #9
 800487a:	781b      	ldrb	r3, [r3, #0]
 800487c:	021b      	lsls	r3, r3, #8
 800487e:	b29b      	uxth	r3, r3
 8004880:	4413      	add	r3, r2
 8004882:	b299      	uxth	r1, r3
 8004884:	7d7b      	ldrb	r3, [r7, #21]
 8004886:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800488a:	fb02 f303 	mul.w	r3, r2, r3
 800488e:	68ba      	ldr	r2, [r7, #8]
 8004890:	4413      	add	r3, r2
 8004892:	b20a      	sxth	r2, r1
 8004894:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[5]  = (data[10] + (data[11] << 8));
 8004898:	693b      	ldr	r3, [r7, #16]
 800489a:	330a      	adds	r3, #10
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	461a      	mov	r2, r3
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	330b      	adds	r3, #11
 80048a4:	781b      	ldrb	r3, [r3, #0]
 80048a6:	021b      	lsls	r3, r3, #8
 80048a8:	b29b      	uxth	r3, r3
 80048aa:	4413      	add	r3, r2
 80048ac:	b299      	uxth	r1, r3
 80048ae:	7d7b      	ldrb	r3, [r7, #21]
 80048b0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048b4:	fb02 f303 	mul.w	r3, r2, r3
 80048b8:	68ba      	ldr	r2, [r7, #8]
 80048ba:	4413      	add	r3, r2
 80048bc:	b20a      	sxth	r2, r1
 80048be:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      ic[curr_ic].raux.ra_codes[6]  = (data[12] + (data[13] << 8));
 80048c2:	693b      	ldr	r3, [r7, #16]
 80048c4:	330c      	adds	r3, #12
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	461a      	mov	r2, r3
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	330d      	adds	r3, #13
 80048ce:	781b      	ldrb	r3, [r3, #0]
 80048d0:	021b      	lsls	r3, r3, #8
 80048d2:	b29b      	uxth	r3, r3
 80048d4:	4413      	add	r3, r2
 80048d6:	b299      	uxth	r1, r3
 80048d8:	7d7b      	ldrb	r3, [r7, #21]
 80048da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80048de:	fb02 f303 	mul.w	r3, r2, r3
 80048e2:	68ba      	ldr	r2, [r7, #8]
 80048e4:	4413      	add	r3, r2
 80048e6:	b20a      	sxth	r2, r1
 80048e8:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[7]  = (data[14] + (data[15] << 8));
 80048ec:	693b      	ldr	r3, [r7, #16]
 80048ee:	330e      	adds	r3, #14
 80048f0:	781b      	ldrb	r3, [r3, #0]
 80048f2:	461a      	mov	r2, r3
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	330f      	adds	r3, #15
 80048f8:	781b      	ldrb	r3, [r3, #0]
 80048fa:	021b      	lsls	r3, r3, #8
 80048fc:	b29b      	uxth	r3, r3
 80048fe:	4413      	add	r3, r2
 8004900:	b299      	uxth	r1, r3
 8004902:	7d7b      	ldrb	r3, [r7, #21]
 8004904:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004908:	fb02 f303 	mul.w	r3, r2, r3
 800490c:	68ba      	ldr	r2, [r7, #8]
 800490e:	4413      	add	r3, r2
 8004910:	b20a      	sxth	r2, r1
 8004912:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[8]  = (data[16] + (data[17] << 8));
 8004916:	693b      	ldr	r3, [r7, #16]
 8004918:	3310      	adds	r3, #16
 800491a:	781b      	ldrb	r3, [r3, #0]
 800491c:	461a      	mov	r2, r3
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	3311      	adds	r3, #17
 8004922:	781b      	ldrb	r3, [r3, #0]
 8004924:	021b      	lsls	r3, r3, #8
 8004926:	b29b      	uxth	r3, r3
 8004928:	4413      	add	r3, r2
 800492a:	b299      	uxth	r1, r3
 800492c:	7d7b      	ldrb	r3, [r7, #21]
 800492e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004932:	fb02 f303 	mul.w	r3, r2, r3
 8004936:	68ba      	ldr	r2, [r7, #8]
 8004938:	4413      	add	r3, r2
 800493a:	b20a      	sxth	r2, r1
 800493c:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      ic[curr_ic].raux.ra_codes[9]  = (data[18] + (data[19] << 8));
 8004940:	693b      	ldr	r3, [r7, #16]
 8004942:	3312      	adds	r3, #18
 8004944:	781b      	ldrb	r3, [r3, #0]
 8004946:	461a      	mov	r2, r3
 8004948:	693b      	ldr	r3, [r7, #16]
 800494a:	3313      	adds	r3, #19
 800494c:	781b      	ldrb	r3, [r3, #0]
 800494e:	021b      	lsls	r3, r3, #8
 8004950:	b29b      	uxth	r3, r3
 8004952:	4413      	add	r3, r2
 8004954:	b299      	uxth	r1, r3
 8004956:	7d7b      	ldrb	r3, [r7, #21]
 8004958:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800495c:	fb02 f303 	mul.w	r3, r2, r3
 8004960:	68ba      	ldr	r2, [r7, #8]
 8004962:	4413      	add	r3, r2
 8004964:	b20a      	sxth	r2, r1
 8004966:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
     break;
 800496a:	e000      	b.n	800496e <adBms6830ParseRAux+0x3da>

    default:
      break;
 800496c:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800496e:	7d7b      	ldrb	r3, [r7, #21]
 8004970:	3301      	adds	r3, #1
 8004972:	757b      	strb	r3, [r7, #21]
 8004974:	7d7a      	ldrb	r2, [r7, #21]
 8004976:	7bfb      	ldrb	r3, [r7, #15]
 8004978:	429a      	cmp	r2, r3
 800497a:	f4ff ae31 	bcc.w	80045e0 <adBms6830ParseRAux+0x4c>
    }
  }
  free(data);
 800497e:	6938      	ldr	r0, [r7, #16]
 8004980:	f008 fba2 	bl	800d0c8 <free>
}
 8004984:	bf00      	nop
 8004986:	3718      	adds	r7, #24
 8004988:	46bd      	mov	sp, r7
 800498a:	bd80      	pop	{r7, pc}

0800498c <adBms6830ParseStatusA>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusA(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	4603      	mov	r3, r0
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
 8004998:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800499a:	2300      	movs	r3, #0
 800499c:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800499e:	2300      	movs	r3, #0
 80049a0:	75bb      	strb	r3, [r7, #22]
 80049a2:	e07d      	b.n	8004aa0 <adBms6830ParseStatusA+0x114>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80049a4:	7dbb      	ldrb	r3, [r7, #22]
 80049a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049aa:	fb02 f303 	mul.w	r3, r2, r3
 80049ae:	68ba      	ldr	r2, [r7, #8]
 80049b0:	4413      	add	r3, r2
 80049b2:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 80049b6:	7dfb      	ldrb	r3, [r7, #23]
 80049b8:	687a      	ldr	r2, [r7, #4]
 80049ba:	4413      	add	r3, r2
 80049bc:	2208      	movs	r2, #8
 80049be:	4619      	mov	r1, r3
 80049c0:	f00a f93e 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80049c4:	7dbb      	ldrb	r3, [r7, #22]
 80049c6:	3301      	adds	r3, #1
 80049c8:	b2db      	uxtb	r3, r3
 80049ca:	00db      	lsls	r3, r3, #3
 80049cc:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].stata.vref2   = (ic[curr_ic].stat.rx_data[0] | (ic[curr_ic].stat.rx_data[1] << 8));
 80049ce:	7dbb      	ldrb	r3, [r7, #22]
 80049d0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80049d4:	fb02 f303 	mul.w	r3, r2, r3
 80049d8:	68ba      	ldr	r2, [r7, #8]
 80049da:	4413      	add	r3, r2
 80049dc:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80049e0:	b21a      	sxth	r2, r3
 80049e2:	7dbb      	ldrb	r3, [r7, #22]
 80049e4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80049e8:	fb01 f303 	mul.w	r3, r1, r3
 80049ec:	68b9      	ldr	r1, [r7, #8]
 80049ee:	440b      	add	r3, r1
 80049f0:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80049f4:	b21b      	sxth	r3, r3
 80049f6:	021b      	lsls	r3, r3, #8
 80049f8:	b21b      	sxth	r3, r3
 80049fa:	4313      	orrs	r3, r2
 80049fc:	b219      	sxth	r1, r3
 80049fe:	7dbb      	ldrb	r3, [r7, #22]
 8004a00:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a04:	fb02 f303 	mul.w	r3, r2, r3
 8004a08:	68ba      	ldr	r2, [r7, #8]
 8004a0a:	4413      	add	r3, r2
 8004a0c:	b28a      	uxth	r2, r1
 8004a0e:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
    ic[curr_ic].stata.itmp = (ic[curr_ic].stat.rx_data[2] | (ic[curr_ic].stat.rx_data[3] << 8));
 8004a12:	7dbb      	ldrb	r3, [r7, #22]
 8004a14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a18:	fb02 f303 	mul.w	r3, r2, r3
 8004a1c:	68ba      	ldr	r2, [r7, #8]
 8004a1e:	4413      	add	r3, r2
 8004a20:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004a24:	b21a      	sxth	r2, r3
 8004a26:	7dbb      	ldrb	r3, [r7, #22]
 8004a28:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a2c:	fb01 f303 	mul.w	r3, r1, r3
 8004a30:	68b9      	ldr	r1, [r7, #8]
 8004a32:	440b      	add	r3, r1
 8004a34:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004a38:	b21b      	sxth	r3, r3
 8004a3a:	021b      	lsls	r3, r3, #8
 8004a3c:	b21b      	sxth	r3, r3
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	b219      	sxth	r1, r3
 8004a42:	7dbb      	ldrb	r3, [r7, #22]
 8004a44:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a48:	fb02 f303 	mul.w	r3, r2, r3
 8004a4c:	68ba      	ldr	r2, [r7, #8]
 8004a4e:	4413      	add	r3, r2
 8004a50:	b28a      	uxth	r2, r1
 8004a52:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
    ic[curr_ic].stata.vref3   = (ic[curr_ic].stat.rx_data[4] | (ic[curr_ic].stat.rx_data[5] << 8));
 8004a56:	7dbb      	ldrb	r3, [r7, #22]
 8004a58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a5c:	fb02 f303 	mul.w	r3, r2, r3
 8004a60:	68ba      	ldr	r2, [r7, #8]
 8004a62:	4413      	add	r3, r2
 8004a64:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004a68:	b21a      	sxth	r2, r3
 8004a6a:	7dbb      	ldrb	r3, [r7, #22]
 8004a6c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004a70:	fb01 f303 	mul.w	r3, r1, r3
 8004a74:	68b9      	ldr	r1, [r7, #8]
 8004a76:	440b      	add	r3, r1
 8004a78:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004a7c:	b21b      	sxth	r3, r3
 8004a7e:	021b      	lsls	r3, r3, #8
 8004a80:	b21b      	sxth	r3, r3
 8004a82:	4313      	orrs	r3, r2
 8004a84:	b219      	sxth	r1, r3
 8004a86:	7dbb      	ldrb	r3, [r7, #22]
 8004a88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004a8c:	fb02 f303 	mul.w	r3, r2, r3
 8004a90:	68ba      	ldr	r2, [r7, #8]
 8004a92:	4413      	add	r3, r2
 8004a94:	b28a      	uxth	r2, r1
 8004a96:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a9a:	7dbb      	ldrb	r3, [r7, #22]
 8004a9c:	3301      	adds	r3, #1
 8004a9e:	75bb      	strb	r3, [r7, #22]
 8004aa0:	7dba      	ldrb	r2, [r7, #22]
 8004aa2:	7bfb      	ldrb	r3, [r7, #15]
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	f4ff af7d 	bcc.w	80049a4 <adBms6830ParseStatusA+0x18>
  }
}
 8004aaa:	bf00      	nop
 8004aac:	bf00      	nop
 8004aae:	3718      	adds	r7, #24
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}

08004ab4 <adBms6830ParseStatusB>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusB(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	4603      	mov	r3, r0
 8004abc:	60b9      	str	r1, [r7, #8]
 8004abe:	607a      	str	r2, [r7, #4]
 8004ac0:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004ac2:	2300      	movs	r3, #0
 8004ac4:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	75bb      	strb	r3, [r7, #22]
 8004aca:	e077      	b.n	8004bbc <adBms6830ParseStatusB+0x108>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004acc:	7dbb      	ldrb	r3, [r7, #22]
 8004ace:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ad2:	fb02 f303 	mul.w	r3, r2, r3
 8004ad6:	68ba      	ldr	r2, [r7, #8]
 8004ad8:	4413      	add	r3, r2
 8004ada:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004ade:	7dfb      	ldrb	r3, [r7, #23]
 8004ae0:	687a      	ldr	r2, [r7, #4]
 8004ae2:	4413      	add	r3, r2
 8004ae4:	2208      	movs	r2, #8
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	f00a f8aa 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004aec:	7dbb      	ldrb	r3, [r7, #22]
 8004aee:	3301      	adds	r3, #1
 8004af0:	b2db      	uxtb	r3, r3
 8004af2:	00db      	lsls	r3, r3, #3
 8004af4:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statb.vd   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004af6:	7dbb      	ldrb	r3, [r7, #22]
 8004af8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004afc:	fb02 f303 	mul.w	r3, r2, r3
 8004b00:	68ba      	ldr	r2, [r7, #8]
 8004b02:	4413      	add	r3, r2
 8004b04:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004b08:	4618      	mov	r0, r3
 8004b0a:	7dbb      	ldrb	r3, [r7, #22]
 8004b0c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b10:	fb02 f303 	mul.w	r3, r2, r3
 8004b14:	68ba      	ldr	r2, [r7, #8]
 8004b16:	4413      	add	r3, r2
 8004b18:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004b1c:	021b      	lsls	r3, r3, #8
 8004b1e:	b29a      	uxth	r2, r3
 8004b20:	7dbb      	ldrb	r3, [r7, #22]
 8004b22:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004b26:	fb01 f303 	mul.w	r3, r1, r3
 8004b2a:	68b9      	ldr	r1, [r7, #8]
 8004b2c:	440b      	add	r3, r1
 8004b2e:	4402      	add	r2, r0
 8004b30:	b292      	uxth	r2, r2
 8004b32:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
    ic[curr_ic].statb.va = (ic[curr_ic].stat.rx_data[2] + (ic[curr_ic].stat.rx_data[3] << 8));
 8004b36:	7dbb      	ldrb	r3, [r7, #22]
 8004b38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b3c:	fb02 f303 	mul.w	r3, r2, r3
 8004b40:	68ba      	ldr	r2, [r7, #8]
 8004b42:	4413      	add	r3, r2
 8004b44:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8004b48:	4618      	mov	r0, r3
 8004b4a:	7dbb      	ldrb	r3, [r7, #22]
 8004b4c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b50:	fb02 f303 	mul.w	r3, r2, r3
 8004b54:	68ba      	ldr	r2, [r7, #8]
 8004b56:	4413      	add	r3, r2
 8004b58:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8004b5c:	021b      	lsls	r3, r3, #8
 8004b5e:	b29a      	uxth	r2, r3
 8004b60:	7dbb      	ldrb	r3, [r7, #22]
 8004b62:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004b66:	fb01 f303 	mul.w	r3, r1, r3
 8004b6a:	68b9      	ldr	r1, [r7, #8]
 8004b6c:	440b      	add	r3, r1
 8004b6e:	4402      	add	r2, r0
 8004b70:	b292      	uxth	r2, r2
 8004b72:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
    ic[curr_ic].statb.vr4k   = (ic[curr_ic].stat.rx_data[4] + (ic[curr_ic].stat.rx_data[5] << 8));
 8004b76:	7dbb      	ldrb	r3, [r7, #22]
 8004b78:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b7c:	fb02 f303 	mul.w	r3, r2, r3
 8004b80:	68ba      	ldr	r2, [r7, #8]
 8004b82:	4413      	add	r3, r2
 8004b84:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004b88:	4618      	mov	r0, r3
 8004b8a:	7dbb      	ldrb	r3, [r7, #22]
 8004b8c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004b90:	fb02 f303 	mul.w	r3, r2, r3
 8004b94:	68ba      	ldr	r2, [r7, #8]
 8004b96:	4413      	add	r3, r2
 8004b98:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004b9c:	021b      	lsls	r3, r3, #8
 8004b9e:	b29a      	uxth	r2, r3
 8004ba0:	7dbb      	ldrb	r3, [r7, #22]
 8004ba2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004ba6:	fb01 f303 	mul.w	r3, r1, r3
 8004baa:	68b9      	ldr	r1, [r7, #8]
 8004bac:	440b      	add	r3, r1
 8004bae:	4402      	add	r2, r0
 8004bb0:	b292      	uxth	r2, r2
 8004bb2:	f8a3 20d6 	strh.w	r2, [r3, #214]	@ 0xd6
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004bb6:	7dbb      	ldrb	r3, [r7, #22]
 8004bb8:	3301      	adds	r3, #1
 8004bba:	75bb      	strb	r3, [r7, #22]
 8004bbc:	7dba      	ldrb	r2, [r7, #22]
 8004bbe:	7bfb      	ldrb	r3, [r7, #15]
 8004bc0:	429a      	cmp	r2, r3
 8004bc2:	d383      	bcc.n	8004acc <adBms6830ParseStatusB+0x18>
  }
}
 8004bc4:	bf00      	nop
 8004bc6:	bf00      	nop
 8004bc8:	3718      	adds	r7, #24
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <adBms6830ParseStatusC>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusC(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004bce:	b580      	push	{r7, lr}
 8004bd0:	b086      	sub	sp, #24
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	4603      	mov	r3, r0
 8004bd6:	60b9      	str	r1, [r7, #8]
 8004bd8:	607a      	str	r2, [r7, #4]
 8004bda:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004bdc:	2300      	movs	r3, #0
 8004bde:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004be0:	2300      	movs	r3, #0
 8004be2:	75bb      	strb	r3, [r7, #22]
 8004be4:	e1e7      	b.n	8004fb6 <adBms6830ParseStatusC+0x3e8>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004be6:	7dbb      	ldrb	r3, [r7, #22]
 8004be8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004bec:	fb02 f303 	mul.w	r3, r2, r3
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004bf8:	7dfb      	ldrb	r3, [r7, #23]
 8004bfa:	687a      	ldr	r2, [r7, #4]
 8004bfc:	4413      	add	r3, r2
 8004bfe:	2208      	movs	r2, #8
 8004c00:	4619      	mov	r1, r3
 8004c02:	f00a f81d 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004c06:	7dbb      	ldrb	r3, [r7, #22]
 8004c08:	3301      	adds	r3, #1
 8004c0a:	b2db      	uxtb	r3, r3
 8004c0c:	00db      	lsls	r3, r3, #3
 8004c0e:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statc.cs_flt   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004c10:	7dbb      	ldrb	r3, [r7, #22]
 8004c12:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c16:	fb02 f303 	mul.w	r3, r2, r3
 8004c1a:	68ba      	ldr	r2, [r7, #8]
 8004c1c:	4413      	add	r3, r2
 8004c1e:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8004c22:	4618      	mov	r0, r3
 8004c24:	7dbb      	ldrb	r3, [r7, #22]
 8004c26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c2a:	fb02 f303 	mul.w	r3, r2, r3
 8004c2e:	68ba      	ldr	r2, [r7, #8]
 8004c30:	4413      	add	r3, r2
 8004c32:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8004c36:	021b      	lsls	r3, r3, #8
 8004c38:	b29a      	uxth	r2, r3
 8004c3a:	7dbb      	ldrb	r3, [r7, #22]
 8004c3c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8004c40:	fb01 f303 	mul.w	r3, r1, r3
 8004c44:	68b9      	ldr	r1, [r7, #8]
 8004c46:	440b      	add	r3, r1
 8004c48:	4402      	add	r2, r0
 8004c4a:	b292      	uxth	r2, r2
 8004c4c:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
    ic[curr_ic].statc.otp2_med = (ic[curr_ic].stat.rx_data[4] & 0x01);
 8004c50:	7dbb      	ldrb	r3, [r7, #22]
 8004c52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c56:	fb02 f303 	mul.w	r3, r2, r3
 8004c5a:	68ba      	ldr	r2, [r7, #8]
 8004c5c:	4413      	add	r3, r2
 8004c5e:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 8004c62:	7dbb      	ldrb	r3, [r7, #22]
 8004c64:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c68:	fb02 f303 	mul.w	r3, r2, r3
 8004c6c:	68ba      	ldr	r2, [r7, #8]
 8004c6e:	441a      	add	r2, r3
 8004c70:	460b      	mov	r3, r1
 8004c72:	f003 0301 	and.w	r3, r3, #1
 8004c76:	b2d9      	uxtb	r1, r3
 8004c78:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004c7c:	f361 13c7 	bfi	r3, r1, #7, #1
 8004c80:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp2_ed = ((ic[curr_ic].stat.rx_data[4] & 0x02) >> 1);
 8004c84:	7dbb      	ldrb	r3, [r7, #22]
 8004c86:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c8a:	fb02 f303 	mul.w	r3, r2, r3
 8004c8e:	68ba      	ldr	r2, [r7, #8]
 8004c90:	4413      	add	r3, r2
 8004c92:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004c96:	1059      	asrs	r1, r3, #1
 8004c98:	7dbb      	ldrb	r3, [r7, #22]
 8004c9a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004c9e:	fb02 f303 	mul.w	r3, r2, r3
 8004ca2:	68ba      	ldr	r2, [r7, #8]
 8004ca4:	441a      	add	r2, r3
 8004ca6:	460b      	mov	r3, r1
 8004ca8:	f003 0301 	and.w	r3, r3, #1
 8004cac:	b2d9      	uxtb	r1, r3
 8004cae:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004cb2:	f361 1386 	bfi	r3, r1, #6, #1
 8004cb6:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_med = ((ic[curr_ic].stat.rx_data[4] & 0x04) >> 2);
 8004cba:	7dbb      	ldrb	r3, [r7, #22]
 8004cbc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cc0:	fb02 f303 	mul.w	r3, r2, r3
 8004cc4:	68ba      	ldr	r2, [r7, #8]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004ccc:	1099      	asrs	r1, r3, #2
 8004cce:	7dbb      	ldrb	r3, [r7, #22]
 8004cd0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cd4:	fb02 f303 	mul.w	r3, r2, r3
 8004cd8:	68ba      	ldr	r2, [r7, #8]
 8004cda:	441a      	add	r2, r3
 8004cdc:	460b      	mov	r3, r1
 8004cde:	f003 0301 	and.w	r3, r3, #1
 8004ce2:	b2d9      	uxtb	r1, r3
 8004ce4:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004ce8:	f361 1345 	bfi	r3, r1, #5, #1
 8004cec:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.otp1_ed = ((ic[curr_ic].stat.rx_data[4] & 0x08) >> 3);
 8004cf0:	7dbb      	ldrb	r3, [r7, #22]
 8004cf2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004cf6:	fb02 f303 	mul.w	r3, r2, r3
 8004cfa:	68ba      	ldr	r2, [r7, #8]
 8004cfc:	4413      	add	r3, r2
 8004cfe:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004d02:	10d9      	asrs	r1, r3, #3
 8004d04:	7dbb      	ldrb	r3, [r7, #22]
 8004d06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d0a:	fb02 f303 	mul.w	r3, r2, r3
 8004d0e:	68ba      	ldr	r2, [r7, #8]
 8004d10:	441a      	add	r2, r3
 8004d12:	460b      	mov	r3, r1
 8004d14:	f003 0301 	and.w	r3, r3, #1
 8004d18:	b2d9      	uxtb	r1, r3
 8004d1a:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004d1e:	f361 1304 	bfi	r3, r1, #4, #1
 8004d22:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_uv  = ((ic[curr_ic].stat.rx_data[4] & 0x10) >> 4);
 8004d26:	7dbb      	ldrb	r3, [r7, #22]
 8004d28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d2c:	fb02 f303 	mul.w	r3, r2, r3
 8004d30:	68ba      	ldr	r2, [r7, #8]
 8004d32:	4413      	add	r3, r2
 8004d34:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004d38:	1119      	asrs	r1, r3, #4
 8004d3a:	7dbb      	ldrb	r3, [r7, #22]
 8004d3c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d40:	fb02 f303 	mul.w	r3, r2, r3
 8004d44:	68ba      	ldr	r2, [r7, #8]
 8004d46:	441a      	add	r2, r3
 8004d48:	460b      	mov	r3, r1
 8004d4a:	f003 0301 	and.w	r3, r3, #1
 8004d4e:	b2d9      	uxtb	r1, r3
 8004d50:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004d54:	f361 03c3 	bfi	r3, r1, #3, #1
 8004d58:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.vd_ov = ((ic[curr_ic].stat.rx_data[4] & 0x20) >> 5);
 8004d5c:	7dbb      	ldrb	r3, [r7, #22]
 8004d5e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d62:	fb02 f303 	mul.w	r3, r2, r3
 8004d66:	68ba      	ldr	r2, [r7, #8]
 8004d68:	4413      	add	r3, r2
 8004d6a:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004d6e:	1159      	asrs	r1, r3, #5
 8004d70:	7dbb      	ldrb	r3, [r7, #22]
 8004d72:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d76:	fb02 f303 	mul.w	r3, r2, r3
 8004d7a:	68ba      	ldr	r2, [r7, #8]
 8004d7c:	441a      	add	r2, r3
 8004d7e:	460b      	mov	r3, r1
 8004d80:	f003 0301 	and.w	r3, r3, #1
 8004d84:	b2d9      	uxtb	r1, r3
 8004d86:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004d8a:	f361 0382 	bfi	r3, r1, #2, #1
 8004d8e:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_uv = ((ic[curr_ic].stat.rx_data[4] & 0x40) >> 6);
 8004d92:	7dbb      	ldrb	r3, [r7, #22]
 8004d94:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004d98:	fb02 f303 	mul.w	r3, r2, r3
 8004d9c:	68ba      	ldr	r2, [r7, #8]
 8004d9e:	4413      	add	r3, r2
 8004da0:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004da4:	1199      	asrs	r1, r3, #6
 8004da6:	7dbb      	ldrb	r3, [r7, #22]
 8004da8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004dac:	fb02 f303 	mul.w	r3, r2, r3
 8004db0:	68ba      	ldr	r2, [r7, #8]
 8004db2:	441a      	add	r2, r3
 8004db4:	460b      	mov	r3, r1
 8004db6:	f003 0301 	and.w	r3, r3, #1
 8004dba:	b2d9      	uxtb	r1, r3
 8004dbc:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004dc0:	f361 0341 	bfi	r3, r1, #1, #1
 8004dc4:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.va_ov = ((ic[curr_ic].stat.rx_data[4] & 0x80) >> 7);
 8004dc8:	7dbb      	ldrb	r3, [r7, #22]
 8004dca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004dce:	fb02 f303 	mul.w	r3, r2, r3
 8004dd2:	68ba      	ldr	r2, [r7, #8]
 8004dd4:	4413      	add	r3, r2
 8004dd6:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 8004dda:	09db      	lsrs	r3, r3, #7
 8004ddc:	b2d9      	uxtb	r1, r3
 8004dde:	7dbb      	ldrb	r3, [r7, #22]
 8004de0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004de4:	fb02 f303 	mul.w	r3, r2, r3
 8004de8:	68ba      	ldr	r2, [r7, #8]
 8004dea:	441a      	add	r2, r3
 8004dec:	460b      	mov	r3, r1
 8004dee:	f003 0301 	and.w	r3, r3, #1
 8004df2:	b2d9      	uxtb	r1, r3
 8004df4:	f892 30da 	ldrb.w	r3, [r2, #218]	@ 0xda
 8004df8:	f361 0300 	bfi	r3, r1, #0, #1
 8004dfc:	f882 30da 	strb.w	r3, [r2, #218]	@ 0xda
    ic[curr_ic].statc.oscchk = (ic[curr_ic].stat.rx_data[5] & 0x01);
 8004e00:	7dbb      	ldrb	r3, [r7, #22]
 8004e02:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e06:	fb02 f303 	mul.w	r3, r2, r3
 8004e0a:	68ba      	ldr	r2, [r7, #8]
 8004e0c:	4413      	add	r3, r2
 8004e0e:	f893 1154 	ldrb.w	r1, [r3, #340]	@ 0x154
 8004e12:	7dbb      	ldrb	r3, [r7, #22]
 8004e14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e18:	fb02 f303 	mul.w	r3, r2, r3
 8004e1c:	68ba      	ldr	r2, [r7, #8]
 8004e1e:	441a      	add	r2, r3
 8004e20:	460b      	mov	r3, r1
 8004e22:	f003 0301 	and.w	r3, r3, #1
 8004e26:	b2d9      	uxtb	r1, r3
 8004e28:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004e2c:	f361 13c7 	bfi	r3, r1, #7, #1
 8004e30:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.tmodchk = ((ic[curr_ic].stat.rx_data[5] & 0x02) >> 1);
 8004e34:	7dbb      	ldrb	r3, [r7, #22]
 8004e36:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e3a:	fb02 f303 	mul.w	r3, r2, r3
 8004e3e:	68ba      	ldr	r2, [r7, #8]
 8004e40:	4413      	add	r3, r2
 8004e42:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004e46:	1059      	asrs	r1, r3, #1
 8004e48:	7dbb      	ldrb	r3, [r7, #22]
 8004e4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e4e:	fb02 f303 	mul.w	r3, r2, r3
 8004e52:	68ba      	ldr	r2, [r7, #8]
 8004e54:	441a      	add	r2, r3
 8004e56:	460b      	mov	r3, r1
 8004e58:	f003 0301 	and.w	r3, r3, #1
 8004e5c:	b2d9      	uxtb	r1, r3
 8004e5e:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004e62:	f361 1386 	bfi	r3, r1, #6, #1
 8004e66:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.thsd = ((ic[curr_ic].stat.rx_data[5] & 0x04) >> 2);
 8004e6a:	7dbb      	ldrb	r3, [r7, #22]
 8004e6c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e70:	fb02 f303 	mul.w	r3, r2, r3
 8004e74:	68ba      	ldr	r2, [r7, #8]
 8004e76:	4413      	add	r3, r2
 8004e78:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004e7c:	1099      	asrs	r1, r3, #2
 8004e7e:	7dbb      	ldrb	r3, [r7, #22]
 8004e80:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004e84:	fb02 f303 	mul.w	r3, r2, r3
 8004e88:	68ba      	ldr	r2, [r7, #8]
 8004e8a:	441a      	add	r2, r3
 8004e8c:	460b      	mov	r3, r1
 8004e8e:	f003 0301 	and.w	r3, r3, #1
 8004e92:	b2d9      	uxtb	r1, r3
 8004e94:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004e98:	f361 1345 	bfi	r3, r1, #5, #1
 8004e9c:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.sleep = ((ic[curr_ic].stat.rx_data[5] & 0x08) >> 3);
 8004ea0:	7dbb      	ldrb	r3, [r7, #22]
 8004ea2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ea6:	fb02 f303 	mul.w	r3, r2, r3
 8004eaa:	68ba      	ldr	r2, [r7, #8]
 8004eac:	4413      	add	r3, r2
 8004eae:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004eb2:	10d9      	asrs	r1, r3, #3
 8004eb4:	7dbb      	ldrb	r3, [r7, #22]
 8004eb6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004eba:	fb02 f303 	mul.w	r3, r2, r3
 8004ebe:	68ba      	ldr	r2, [r7, #8]
 8004ec0:	441a      	add	r2, r3
 8004ec2:	460b      	mov	r3, r1
 8004ec4:	f003 0301 	and.w	r3, r3, #1
 8004ec8:	b2d9      	uxtb	r1, r3
 8004eca:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004ece:	f361 1304 	bfi	r3, r1, #4, #1
 8004ed2:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.spiflt  = ((ic[curr_ic].stat.rx_data[5] & 0x10) >> 4);
 8004ed6:	7dbb      	ldrb	r3, [r7, #22]
 8004ed8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004edc:	fb02 f303 	mul.w	r3, r2, r3
 8004ee0:	68ba      	ldr	r2, [r7, #8]
 8004ee2:	4413      	add	r3, r2
 8004ee4:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004ee8:	1119      	asrs	r1, r3, #4
 8004eea:	7dbb      	ldrb	r3, [r7, #22]
 8004eec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004ef0:	fb02 f303 	mul.w	r3, r2, r3
 8004ef4:	68ba      	ldr	r2, [r7, #8]
 8004ef6:	441a      	add	r2, r3
 8004ef8:	460b      	mov	r3, r1
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	b2d9      	uxtb	r1, r3
 8004f00:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f04:	f361 03c3 	bfi	r3, r1, #3, #1
 8004f08:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.comp = ((ic[curr_ic].stat.rx_data[5] & 0x20) >> 5);
 8004f0c:	7dbb      	ldrb	r3, [r7, #22]
 8004f0e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f12:	fb02 f303 	mul.w	r3, r2, r3
 8004f16:	68ba      	ldr	r2, [r7, #8]
 8004f18:	4413      	add	r3, r2
 8004f1a:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f1e:	1159      	asrs	r1, r3, #5
 8004f20:	7dbb      	ldrb	r3, [r7, #22]
 8004f22:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f26:	fb02 f303 	mul.w	r3, r2, r3
 8004f2a:	68ba      	ldr	r2, [r7, #8]
 8004f2c:	441a      	add	r2, r3
 8004f2e:	460b      	mov	r3, r1
 8004f30:	f003 0301 	and.w	r3, r3, #1
 8004f34:	b2d9      	uxtb	r1, r3
 8004f36:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f3a:	f361 0382 	bfi	r3, r1, #2, #1
 8004f3e:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vdel = ((ic[curr_ic].stat.rx_data[5] & 0x40) >> 6);
 8004f42:	7dbb      	ldrb	r3, [r7, #22]
 8004f44:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f48:	fb02 f303 	mul.w	r3, r2, r3
 8004f4c:	68ba      	ldr	r2, [r7, #8]
 8004f4e:	4413      	add	r3, r2
 8004f50:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f54:	1199      	asrs	r1, r3, #6
 8004f56:	7dbb      	ldrb	r3, [r7, #22]
 8004f58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f5c:	fb02 f303 	mul.w	r3, r2, r3
 8004f60:	68ba      	ldr	r2, [r7, #8]
 8004f62:	441a      	add	r2, r3
 8004f64:	460b      	mov	r3, r1
 8004f66:	f003 0301 	and.w	r3, r3, #1
 8004f6a:	b2d9      	uxtb	r1, r3
 8004f6c:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004f70:	f361 0341 	bfi	r3, r1, #1, #1
 8004f74:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
    ic[curr_ic].statc.vde = ((ic[curr_ic].stat.rx_data[5] & 0x80) >> 7);
 8004f78:	7dbb      	ldrb	r3, [r7, #22]
 8004f7a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f7e:	fb02 f303 	mul.w	r3, r2, r3
 8004f82:	68ba      	ldr	r2, [r7, #8]
 8004f84:	4413      	add	r3, r2
 8004f86:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 8004f8a:	09db      	lsrs	r3, r3, #7
 8004f8c:	b2d9      	uxtb	r1, r3
 8004f8e:	7dbb      	ldrb	r3, [r7, #22]
 8004f90:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004f94:	fb02 f303 	mul.w	r3, r2, r3
 8004f98:	68ba      	ldr	r2, [r7, #8]
 8004f9a:	441a      	add	r2, r3
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	f003 0301 	and.w	r3, r3, #1
 8004fa2:	b2d9      	uxtb	r1, r3
 8004fa4:	f892 30db 	ldrb.w	r3, [r2, #219]	@ 0xdb
 8004fa8:	f361 0300 	bfi	r3, r1, #0, #1
 8004fac:	f882 30db 	strb.w	r3, [r2, #219]	@ 0xdb
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004fb0:	7dbb      	ldrb	r3, [r7, #22]
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	75bb      	strb	r3, [r7, #22]
 8004fb6:	7dba      	ldrb	r2, [r7, #22]
 8004fb8:	7bfb      	ldrb	r3, [r7, #15]
 8004fba:	429a      	cmp	r2, r3
 8004fbc:	f4ff ae13 	bcc.w	8004be6 <adBms6830ParseStatusC+0x18>
  }
}
 8004fc0:	bf00      	nop
 8004fc2:	bf00      	nop
 8004fc4:	3718      	adds	r7, #24
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}

08004fca <adBms6830ParseStatusD>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusD(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b086      	sub	sp, #24
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	60b9      	str	r1, [r7, #8]
 8004fd4:	607a      	str	r2, [r7, #4]
 8004fd6:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004fd8:	2300      	movs	r3, #0
 8004fda:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004fdc:	2300      	movs	r3, #0
 8004fde:	75bb      	strb	r3, [r7, #22]
 8004fe0:	e32b      	b.n	800563a <adBms6830ParseStatusD+0x670>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004fe2:	7dbb      	ldrb	r3, [r7, #22]
 8004fe4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8004fe8:	fb02 f303 	mul.w	r3, r2, r3
 8004fec:	68ba      	ldr	r2, [r7, #8]
 8004fee:	4413      	add	r3, r2
 8004ff0:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8004ff4:	7dfb      	ldrb	r3, [r7, #23]
 8004ff6:	687a      	ldr	r2, [r7, #4]
 8004ff8:	4413      	add	r3, r2
 8004ffa:	2208      	movs	r2, #8
 8004ffc:	4619      	mov	r1, r3
 8004ffe:	f009 fe1f 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005002:	7dbb      	ldrb	r3, [r7, #22]
 8005004:	3301      	adds	r3, #1
 8005006:	b2db      	uxtb	r3, r3
 8005008:	00db      	lsls	r3, r3, #3
 800500a:	75fb      	strb	r3, [r7, #23]
    /* uv, ov bits 1 to 4 status bits */
    ic[curr_ic].statd.c_uv[0] = (ic[curr_ic].stat.rx_data[0] & 0x01);
 800500c:	7dbb      	ldrb	r3, [r7, #22]
 800500e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005012:	fb02 f303 	mul.w	r3, r2, r3
 8005016:	68ba      	ldr	r2, [r7, #8]
 8005018:	4413      	add	r3, r2
 800501a:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 800501e:	7dbb      	ldrb	r3, [r7, #22]
 8005020:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005024:	fb01 f303 	mul.w	r3, r1, r3
 8005028:	68b9      	ldr	r1, [r7, #8]
 800502a:	440b      	add	r3, r1
 800502c:	f002 0201 	and.w	r2, r2, #1
 8005030:	b2d2      	uxtb	r2, r2
 8005032:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    ic[curr_ic].statd.c_ov[0] = ((ic[curr_ic].stat.rx_data[0] & 0x02) >> 1);
 8005036:	7dbb      	ldrb	r3, [r7, #22]
 8005038:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800503c:	fb02 f303 	mul.w	r3, r2, r3
 8005040:	68ba      	ldr	r2, [r7, #8]
 8005042:	4413      	add	r3, r2
 8005044:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8005048:	105b      	asrs	r3, r3, #1
 800504a:	b2da      	uxtb	r2, r3
 800504c:	7dbb      	ldrb	r3, [r7, #22]
 800504e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005052:	fb01 f303 	mul.w	r3, r1, r3
 8005056:	68b9      	ldr	r1, [r7, #8]
 8005058:	440b      	add	r3, r1
 800505a:	f002 0201 	and.w	r2, r2, #1
 800505e:	b2d2      	uxtb	r2, r2
 8005060:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
    ic[curr_ic].statd.c_uv[1] = ((ic[curr_ic].stat.rx_data[0] & 0x04) >> 2);
 8005064:	7dbb      	ldrb	r3, [r7, #22]
 8005066:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800506a:	fb02 f303 	mul.w	r3, r2, r3
 800506e:	68ba      	ldr	r2, [r7, #8]
 8005070:	4413      	add	r3, r2
 8005072:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8005076:	109b      	asrs	r3, r3, #2
 8005078:	b2da      	uxtb	r2, r3
 800507a:	7dbb      	ldrb	r3, [r7, #22]
 800507c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005080:	fb01 f303 	mul.w	r3, r1, r3
 8005084:	68b9      	ldr	r1, [r7, #8]
 8005086:	440b      	add	r3, r1
 8005088:	f002 0201 	and.w	r2, r2, #1
 800508c:	b2d2      	uxtb	r2, r2
 800508e:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    ic[curr_ic].statd.c_ov[1] = ((ic[curr_ic].stat.rx_data[0] & 0x08) >> 3);
 8005092:	7dbb      	ldrb	r3, [r7, #22]
 8005094:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005098:	fb02 f303 	mul.w	r3, r2, r3
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	4413      	add	r3, r2
 80050a0:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80050a4:	10db      	asrs	r3, r3, #3
 80050a6:	b2da      	uxtb	r2, r3
 80050a8:	7dbb      	ldrb	r3, [r7, #22]
 80050aa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050ae:	fb01 f303 	mul.w	r3, r1, r3
 80050b2:	68b9      	ldr	r1, [r7, #8]
 80050b4:	440b      	add	r3, r1
 80050b6:	f002 0201 	and.w	r2, r2, #1
 80050ba:	b2d2      	uxtb	r2, r2
 80050bc:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
    ic[curr_ic].statd.c_uv[2] = ((ic[curr_ic].stat.rx_data[0] & 0x10) >> 4);
 80050c0:	7dbb      	ldrb	r3, [r7, #22]
 80050c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050c6:	fb02 f303 	mul.w	r3, r2, r3
 80050ca:	68ba      	ldr	r2, [r7, #8]
 80050cc:	4413      	add	r3, r2
 80050ce:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 80050d2:	111b      	asrs	r3, r3, #4
 80050d4:	b2da      	uxtb	r2, r3
 80050d6:	7dbb      	ldrb	r3, [r7, #22]
 80050d8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80050dc:	fb01 f303 	mul.w	r3, r1, r3
 80050e0:	68b9      	ldr	r1, [r7, #8]
 80050e2:	440b      	add	r3, r1
 80050e4:	f002 0201 	and.w	r2, r2, #1
 80050e8:	b2d2      	uxtb	r2, r2
 80050ea:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
    ic[curr_ic].statd.c_ov[2] = ((ic[curr_ic].stat.rx_data[0] & 0x20) >> 5);
 80050ee:	7dbb      	ldrb	r3, [r7, #22]
 80050f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80050f4:	fb02 f303 	mul.w	r3, r2, r3
 80050f8:	68ba      	ldr	r2, [r7, #8]
 80050fa:	4413      	add	r3, r2
 80050fc:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 8005100:	115b      	asrs	r3, r3, #5
 8005102:	b2da      	uxtb	r2, r3
 8005104:	7dbb      	ldrb	r3, [r7, #22]
 8005106:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800510a:	fb01 f303 	mul.w	r3, r1, r3
 800510e:	68b9      	ldr	r1, [r7, #8]
 8005110:	440b      	add	r3, r1
 8005112:	f002 0201 	and.w	r2, r2, #1
 8005116:	b2d2      	uxtb	r2, r2
 8005118:	f883 20de 	strb.w	r2, [r3, #222]	@ 0xde
    ic[curr_ic].statd.c_uv[3] = ((ic[curr_ic].stat.rx_data[0] & 0x40) >> 6);
 800511c:	7dbb      	ldrb	r3, [r7, #22]
 800511e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005122:	fb02 f303 	mul.w	r3, r2, r3
 8005126:	68ba      	ldr	r2, [r7, #8]
 8005128:	4413      	add	r3, r2
 800512a:	f893 314f 	ldrb.w	r3, [r3, #335]	@ 0x14f
 800512e:	119b      	asrs	r3, r3, #6
 8005130:	b2da      	uxtb	r2, r3
 8005132:	7dbb      	ldrb	r3, [r7, #22]
 8005134:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005138:	fb01 f303 	mul.w	r3, r1, r3
 800513c:	68b9      	ldr	r1, [r7, #8]
 800513e:	440b      	add	r3, r1
 8005140:	f002 0201 	and.w	r2, r2, #1
 8005144:	b2d2      	uxtb	r2, r2
 8005146:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
    ic[curr_ic].statd.c_ov[3] = ((ic[curr_ic].stat.rx_data[0] & 0x80) >> 7);
 800514a:	7dbb      	ldrb	r3, [r7, #22]
 800514c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005150:	fb02 f303 	mul.w	r3, r2, r3
 8005154:	68ba      	ldr	r2, [r7, #8]
 8005156:	4413      	add	r3, r2
 8005158:	f893 214f 	ldrb.w	r2, [r3, #335]	@ 0x14f
 800515c:	7dbb      	ldrb	r3, [r7, #22]
 800515e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005162:	fb01 f303 	mul.w	r3, r1, r3
 8005166:	68b9      	ldr	r1, [r7, #8]
 8005168:	440b      	add	r3, r1
 800516a:	09d2      	lsrs	r2, r2, #7
 800516c:	b2d2      	uxtb	r2, r2
 800516e:	f883 20df 	strb.w	r2, [r3, #223]	@ 0xdf
    /* uv, ov bits 5 to 8 status bits */
    ic[curr_ic].statd.c_uv[4] = (ic[curr_ic].stat.rx_data[1] & 0x01);
 8005172:	7dbb      	ldrb	r3, [r7, #22]
 8005174:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005178:	fb02 f303 	mul.w	r3, r2, r3
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	4413      	add	r3, r2
 8005180:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 8005184:	7dbb      	ldrb	r3, [r7, #22]
 8005186:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	68b9      	ldr	r1, [r7, #8]
 8005190:	440b      	add	r3, r1
 8005192:	f002 0201 	and.w	r2, r2, #1
 8005196:	b2d2      	uxtb	r2, r2
 8005198:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    ic[curr_ic].statd.c_ov[4] = ((ic[curr_ic].stat.rx_data[1] & 0x02) >> 1);
 800519c:	7dbb      	ldrb	r3, [r7, #22]
 800519e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051a2:	fb02 f303 	mul.w	r3, r2, r3
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	4413      	add	r3, r2
 80051aa:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80051ae:	105b      	asrs	r3, r3, #1
 80051b0:	b2da      	uxtb	r2, r3
 80051b2:	7dbb      	ldrb	r3, [r7, #22]
 80051b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051b8:	fb01 f303 	mul.w	r3, r1, r3
 80051bc:	68b9      	ldr	r1, [r7, #8]
 80051be:	440b      	add	r3, r1
 80051c0:	f002 0201 	and.w	r2, r2, #1
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
    ic[curr_ic].statd.c_uv[5] = ((ic[curr_ic].stat.rx_data[1] & 0x04) >> 2);
 80051ca:	7dbb      	ldrb	r3, [r7, #22]
 80051cc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051d0:	fb02 f303 	mul.w	r3, r2, r3
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	4413      	add	r3, r2
 80051d8:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 80051dc:	109b      	asrs	r3, r3, #2
 80051de:	b2da      	uxtb	r2, r3
 80051e0:	7dbb      	ldrb	r3, [r7, #22]
 80051e2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80051e6:	fb01 f303 	mul.w	r3, r1, r3
 80051ea:	68b9      	ldr	r1, [r7, #8]
 80051ec:	440b      	add	r3, r1
 80051ee:	f002 0201 	and.w	r2, r2, #1
 80051f2:	b2d2      	uxtb	r2, r2
 80051f4:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
    ic[curr_ic].statd.c_ov[5] = ((ic[curr_ic].stat.rx_data[1] & 0x08) >> 3);
 80051f8:	7dbb      	ldrb	r3, [r7, #22]
 80051fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80051fe:	fb02 f303 	mul.w	r3, r2, r3
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	4413      	add	r3, r2
 8005206:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 800520a:	10db      	asrs	r3, r3, #3
 800520c:	b2da      	uxtb	r2, r3
 800520e:	7dbb      	ldrb	r3, [r7, #22]
 8005210:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005214:	fb01 f303 	mul.w	r3, r1, r3
 8005218:	68b9      	ldr	r1, [r7, #8]
 800521a:	440b      	add	r3, r1
 800521c:	f002 0201 	and.w	r2, r2, #1
 8005220:	b2d2      	uxtb	r2, r2
 8005222:	f883 20e1 	strb.w	r2, [r3, #225]	@ 0xe1
    ic[curr_ic].statd.c_uv[6] = ((ic[curr_ic].stat.rx_data[1] & 0x10) >> 4);
 8005226:	7dbb      	ldrb	r3, [r7, #22]
 8005228:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800522c:	fb02 f303 	mul.w	r3, r2, r3
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	4413      	add	r3, r2
 8005234:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005238:	111b      	asrs	r3, r3, #4
 800523a:	b2da      	uxtb	r2, r3
 800523c:	7dbb      	ldrb	r3, [r7, #22]
 800523e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005242:	fb01 f303 	mul.w	r3, r1, r3
 8005246:	68b9      	ldr	r1, [r7, #8]
 8005248:	440b      	add	r3, r1
 800524a:	f002 0201 	and.w	r2, r2, #1
 800524e:	b2d2      	uxtb	r2, r2
 8005250:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
    ic[curr_ic].statd.c_ov[6] = ((ic[curr_ic].stat.rx_data[1] & 0x20) >> 5);
 8005254:	7dbb      	ldrb	r3, [r7, #22]
 8005256:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800525a:	fb02 f303 	mul.w	r3, r2, r3
 800525e:	68ba      	ldr	r2, [r7, #8]
 8005260:	4413      	add	r3, r2
 8005262:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005266:	115b      	asrs	r3, r3, #5
 8005268:	b2da      	uxtb	r2, r3
 800526a:	7dbb      	ldrb	r3, [r7, #22]
 800526c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005270:	fb01 f303 	mul.w	r3, r1, r3
 8005274:	68b9      	ldr	r1, [r7, #8]
 8005276:	440b      	add	r3, r1
 8005278:	f002 0201 	and.w	r2, r2, #1
 800527c:	b2d2      	uxtb	r2, r2
 800527e:	f883 20e2 	strb.w	r2, [r3, #226]	@ 0xe2
    ic[curr_ic].statd.c_uv[7] = ((ic[curr_ic].stat.rx_data[1] & 0x40) >> 6);
 8005282:	7dbb      	ldrb	r3, [r7, #22]
 8005284:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005288:	fb02 f303 	mul.w	r3, r2, r3
 800528c:	68ba      	ldr	r2, [r7, #8]
 800528e:	4413      	add	r3, r2
 8005290:	f893 3150 	ldrb.w	r3, [r3, #336]	@ 0x150
 8005294:	119b      	asrs	r3, r3, #6
 8005296:	b2da      	uxtb	r2, r3
 8005298:	7dbb      	ldrb	r3, [r7, #22]
 800529a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800529e:	fb01 f303 	mul.w	r3, r1, r3
 80052a2:	68b9      	ldr	r1, [r7, #8]
 80052a4:	440b      	add	r3, r1
 80052a6:	f002 0201 	and.w	r2, r2, #1
 80052aa:	b2d2      	uxtb	r2, r2
 80052ac:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    ic[curr_ic].statd.c_ov[7] = ((ic[curr_ic].stat.rx_data[1] & 0x80) >> 7);
 80052b0:	7dbb      	ldrb	r3, [r7, #22]
 80052b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052b6:	fb02 f303 	mul.w	r3, r2, r3
 80052ba:	68ba      	ldr	r2, [r7, #8]
 80052bc:	4413      	add	r3, r2
 80052be:	f893 2150 	ldrb.w	r2, [r3, #336]	@ 0x150
 80052c2:	7dbb      	ldrb	r3, [r7, #22]
 80052c4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052c8:	fb01 f303 	mul.w	r3, r1, r3
 80052cc:	68b9      	ldr	r1, [r7, #8]
 80052ce:	440b      	add	r3, r1
 80052d0:	09d2      	lsrs	r2, r2, #7
 80052d2:	b2d2      	uxtb	r2, r2
 80052d4:	f883 20e3 	strb.w	r2, [r3, #227]	@ 0xe3
    /* uv, ov bits 9 to 12 status bits */
    ic[curr_ic].statd.c_uv[8] = (ic[curr_ic].stat.rx_data[2] & 0x01);
 80052d8:	7dbb      	ldrb	r3, [r7, #22]
 80052da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80052de:	fb02 f303 	mul.w	r3, r2, r3
 80052e2:	68ba      	ldr	r2, [r7, #8]
 80052e4:	4413      	add	r3, r2
 80052e6:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 80052ea:	7dbb      	ldrb	r3, [r7, #22]
 80052ec:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80052f0:	fb01 f303 	mul.w	r3, r1, r3
 80052f4:	68b9      	ldr	r1, [r7, #8]
 80052f6:	440b      	add	r3, r1
 80052f8:	f002 0201 	and.w	r2, r2, #1
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    ic[curr_ic].statd.c_ov[8] = ((ic[curr_ic].stat.rx_data[2] & 0x02) >> 1);
 8005302:	7dbb      	ldrb	r3, [r7, #22]
 8005304:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005308:	fb02 f303 	mul.w	r3, r2, r3
 800530c:	68ba      	ldr	r2, [r7, #8]
 800530e:	4413      	add	r3, r2
 8005310:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005314:	105b      	asrs	r3, r3, #1
 8005316:	b2da      	uxtb	r2, r3
 8005318:	7dbb      	ldrb	r3, [r7, #22]
 800531a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800531e:	fb01 f303 	mul.w	r3, r1, r3
 8005322:	68b9      	ldr	r1, [r7, #8]
 8005324:	440b      	add	r3, r1
 8005326:	f002 0201 	and.w	r2, r2, #1
 800532a:	b2d2      	uxtb	r2, r2
 800532c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    ic[curr_ic].statd.c_uv[9] = ((ic[curr_ic].stat.rx_data[2] & 0x04) >> 2);
 8005330:	7dbb      	ldrb	r3, [r7, #22]
 8005332:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005336:	fb02 f303 	mul.w	r3, r2, r3
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	4413      	add	r3, r2
 800533e:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005342:	109b      	asrs	r3, r3, #2
 8005344:	b2da      	uxtb	r2, r3
 8005346:	7dbb      	ldrb	r3, [r7, #22]
 8005348:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800534c:	fb01 f303 	mul.w	r3, r1, r3
 8005350:	68b9      	ldr	r1, [r7, #8]
 8005352:	440b      	add	r3, r1
 8005354:	f002 0201 	and.w	r2, r2, #1
 8005358:	b2d2      	uxtb	r2, r2
 800535a:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    ic[curr_ic].statd.c_ov[9] = ((ic[curr_ic].stat.rx_data[2] & 0x08) >> 3);
 800535e:	7dbb      	ldrb	r3, [r7, #22]
 8005360:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005364:	fb02 f303 	mul.w	r3, r2, r3
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	4413      	add	r3, r2
 800536c:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 8005370:	10db      	asrs	r3, r3, #3
 8005372:	b2da      	uxtb	r2, r3
 8005374:	7dbb      	ldrb	r3, [r7, #22]
 8005376:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800537a:	fb01 f303 	mul.w	r3, r1, r3
 800537e:	68b9      	ldr	r1, [r7, #8]
 8005380:	440b      	add	r3, r1
 8005382:	f002 0201 	and.w	r2, r2, #1
 8005386:	b2d2      	uxtb	r2, r2
 8005388:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
    ic[curr_ic].statd.c_uv[10] = ((ic[curr_ic].stat.rx_data[2] & 0x10) >> 4);
 800538c:	7dbb      	ldrb	r3, [r7, #22]
 800538e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005392:	fb02 f303 	mul.w	r3, r2, r3
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	4413      	add	r3, r2
 800539a:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 800539e:	111b      	asrs	r3, r3, #4
 80053a0:	b2da      	uxtb	r2, r3
 80053a2:	7dbb      	ldrb	r3, [r7, #22]
 80053a4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053a8:	fb01 f303 	mul.w	r3, r1, r3
 80053ac:	68b9      	ldr	r1, [r7, #8]
 80053ae:	440b      	add	r3, r1
 80053b0:	f002 0201 	and.w	r2, r2, #1
 80053b4:	b2d2      	uxtb	r2, r2
 80053b6:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    ic[curr_ic].statd.c_ov[10] = ((ic[curr_ic].stat.rx_data[2] & 0x20) >> 5);
 80053ba:	7dbb      	ldrb	r3, [r7, #22]
 80053bc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053c0:	fb02 f303 	mul.w	r3, r2, r3
 80053c4:	68ba      	ldr	r2, [r7, #8]
 80053c6:	4413      	add	r3, r2
 80053c8:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80053cc:	115b      	asrs	r3, r3, #5
 80053ce:	b2da      	uxtb	r2, r3
 80053d0:	7dbb      	ldrb	r3, [r7, #22]
 80053d2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80053d6:	fb01 f303 	mul.w	r3, r1, r3
 80053da:	68b9      	ldr	r1, [r7, #8]
 80053dc:	440b      	add	r3, r1
 80053de:	f002 0201 	and.w	r2, r2, #1
 80053e2:	b2d2      	uxtb	r2, r2
 80053e4:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
    ic[curr_ic].statd.c_uv[11] = ((ic[curr_ic].stat.rx_data[2] & 0x40) >> 6);
 80053e8:	7dbb      	ldrb	r3, [r7, #22]
 80053ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80053ee:	fb02 f303 	mul.w	r3, r2, r3
 80053f2:	68ba      	ldr	r2, [r7, #8]
 80053f4:	4413      	add	r3, r2
 80053f6:	f893 3151 	ldrb.w	r3, [r3, #337]	@ 0x151
 80053fa:	119b      	asrs	r3, r3, #6
 80053fc:	b2da      	uxtb	r2, r3
 80053fe:	7dbb      	ldrb	r3, [r7, #22]
 8005400:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005404:	fb01 f303 	mul.w	r3, r1, r3
 8005408:	68b9      	ldr	r1, [r7, #8]
 800540a:	440b      	add	r3, r1
 800540c:	f002 0201 	and.w	r2, r2, #1
 8005410:	b2d2      	uxtb	r2, r2
 8005412:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
    ic[curr_ic].statd.c_ov[11] = ((ic[curr_ic].stat.rx_data[2] & 0x80) >> 7);
 8005416:	7dbb      	ldrb	r3, [r7, #22]
 8005418:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800541c:	fb02 f303 	mul.w	r3, r2, r3
 8005420:	68ba      	ldr	r2, [r7, #8]
 8005422:	4413      	add	r3, r2
 8005424:	f893 2151 	ldrb.w	r2, [r3, #337]	@ 0x151
 8005428:	7dbb      	ldrb	r3, [r7, #22]
 800542a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800542e:	fb01 f303 	mul.w	r3, r1, r3
 8005432:	68b9      	ldr	r1, [r7, #8]
 8005434:	440b      	add	r3, r1
 8005436:	09d2      	lsrs	r2, r2, #7
 8005438:	b2d2      	uxtb	r2, r2
 800543a:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    /* uv, ov bits 13 to 16 status bits */
    ic[curr_ic].statd.c_uv[12] = (ic[curr_ic].stat.rx_data[3] & 0x01);
 800543e:	7dbb      	ldrb	r3, [r7, #22]
 8005440:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005444:	fb02 f303 	mul.w	r3, r2, r3
 8005448:	68ba      	ldr	r2, [r7, #8]
 800544a:	4413      	add	r3, r2
 800544c:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 8005450:	7dbb      	ldrb	r3, [r7, #22]
 8005452:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005456:	fb01 f303 	mul.w	r3, r1, r3
 800545a:	68b9      	ldr	r1, [r7, #8]
 800545c:	440b      	add	r3, r1
 800545e:	f002 0201 	and.w	r2, r2, #1
 8005462:	b2d2      	uxtb	r2, r2
 8005464:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    ic[curr_ic].statd.c_ov[12] = ((ic[curr_ic].stat.rx_data[3] & 0x02) >> 1);
 8005468:	7dbb      	ldrb	r3, [r7, #22]
 800546a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800546e:	fb02 f303 	mul.w	r3, r2, r3
 8005472:	68ba      	ldr	r2, [r7, #8]
 8005474:	4413      	add	r3, r2
 8005476:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 800547a:	105b      	asrs	r3, r3, #1
 800547c:	b2da      	uxtb	r2, r3
 800547e:	7dbb      	ldrb	r3, [r7, #22]
 8005480:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005484:	fb01 f303 	mul.w	r3, r1, r3
 8005488:	68b9      	ldr	r1, [r7, #8]
 800548a:	440b      	add	r3, r1
 800548c:	f002 0201 	and.w	r2, r2, #1
 8005490:	b2d2      	uxtb	r2, r2
 8005492:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
    ic[curr_ic].statd.c_uv[13] = ((ic[curr_ic].stat.rx_data[3] & 0x04) >> 2);
 8005496:	7dbb      	ldrb	r3, [r7, #22]
 8005498:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800549c:	fb02 f303 	mul.w	r3, r2, r3
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	4413      	add	r3, r2
 80054a4:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80054a8:	109b      	asrs	r3, r3, #2
 80054aa:	b2da      	uxtb	r2, r3
 80054ac:	7dbb      	ldrb	r3, [r7, #22]
 80054ae:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054b2:	fb01 f303 	mul.w	r3, r1, r3
 80054b6:	68b9      	ldr	r1, [r7, #8]
 80054b8:	440b      	add	r3, r1
 80054ba:	f002 0201 	and.w	r2, r2, #1
 80054be:	b2d2      	uxtb	r2, r2
 80054c0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    ic[curr_ic].statd.c_ov[13] = ((ic[curr_ic].stat.rx_data[3] & 0x08) >> 3);
 80054c4:	7dbb      	ldrb	r3, [r7, #22]
 80054c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054ca:	fb02 f303 	mul.w	r3, r2, r3
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	4413      	add	r3, r2
 80054d2:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 80054d6:	10db      	asrs	r3, r3, #3
 80054d8:	b2da      	uxtb	r2, r3
 80054da:	7dbb      	ldrb	r3, [r7, #22]
 80054dc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80054e0:	fb01 f303 	mul.w	r3, r1, r3
 80054e4:	68b9      	ldr	r1, [r7, #8]
 80054e6:	440b      	add	r3, r1
 80054e8:	f002 0201 	and.w	r2, r2, #1
 80054ec:	b2d2      	uxtb	r2, r2
 80054ee:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    ic[curr_ic].statd.c_uv[14] = ((ic[curr_ic].stat.rx_data[3] & 0x10) >> 4);
 80054f2:	7dbb      	ldrb	r3, [r7, #22]
 80054f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80054f8:	fb02 f303 	mul.w	r3, r2, r3
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	4413      	add	r3, r2
 8005500:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005504:	111b      	asrs	r3, r3, #4
 8005506:	b2da      	uxtb	r2, r3
 8005508:	7dbb      	ldrb	r3, [r7, #22]
 800550a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800550e:	fb01 f303 	mul.w	r3, r1, r3
 8005512:	68b9      	ldr	r1, [r7, #8]
 8005514:	440b      	add	r3, r1
 8005516:	f002 0201 	and.w	r2, r2, #1
 800551a:	b2d2      	uxtb	r2, r2
 800551c:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    ic[curr_ic].statd.c_ov[14] = ((ic[curr_ic].stat.rx_data[3] & 0x20) >> 5);
 8005520:	7dbb      	ldrb	r3, [r7, #22]
 8005522:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005526:	fb02 f303 	mul.w	r3, r2, r3
 800552a:	68ba      	ldr	r2, [r7, #8]
 800552c:	4413      	add	r3, r2
 800552e:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005532:	115b      	asrs	r3, r3, #5
 8005534:	b2da      	uxtb	r2, r3
 8005536:	7dbb      	ldrb	r3, [r7, #22]
 8005538:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800553c:	fb01 f303 	mul.w	r3, r1, r3
 8005540:	68b9      	ldr	r1, [r7, #8]
 8005542:	440b      	add	r3, r1
 8005544:	f002 0201 	and.w	r2, r2, #1
 8005548:	b2d2      	uxtb	r2, r2
 800554a:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
    ic[curr_ic].statd.c_uv[15] = ((ic[curr_ic].stat.rx_data[3] & 0x40) >> 6);
 800554e:	7dbb      	ldrb	r3, [r7, #22]
 8005550:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005554:	fb02 f303 	mul.w	r3, r2, r3
 8005558:	68ba      	ldr	r2, [r7, #8]
 800555a:	4413      	add	r3, r2
 800555c:	f893 3152 	ldrb.w	r3, [r3, #338]	@ 0x152
 8005560:	119b      	asrs	r3, r3, #6
 8005562:	b2da      	uxtb	r2, r3
 8005564:	7dbb      	ldrb	r3, [r7, #22]
 8005566:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800556a:	fb01 f303 	mul.w	r3, r1, r3
 800556e:	68b9      	ldr	r1, [r7, #8]
 8005570:	440b      	add	r3, r1
 8005572:	f002 0201 	and.w	r2, r2, #1
 8005576:	b2d2      	uxtb	r2, r2
 8005578:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    ic[curr_ic].statd.c_ov[15] = ((ic[curr_ic].stat.rx_data[3] & 0x80) >> 7);
 800557c:	7dbb      	ldrb	r3, [r7, #22]
 800557e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005582:	fb02 f303 	mul.w	r3, r2, r3
 8005586:	68ba      	ldr	r2, [r7, #8]
 8005588:	4413      	add	r3, r2
 800558a:	f893 2152 	ldrb.w	r2, [r3, #338]	@ 0x152
 800558e:	7dbb      	ldrb	r3, [r7, #22]
 8005590:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005594:	fb01 f303 	mul.w	r3, r1, r3
 8005598:	68b9      	ldr	r1, [r7, #8]
 800559a:	440b      	add	r3, r1
 800559c:	09d2      	lsrs	r2, r2, #7
 800559e:	b2d2      	uxtb	r2, r2
 80055a0:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
    /* ct and cts */
    ic[curr_ic].statd.cts = (ic[curr_ic].stat.rx_data[4] & 0x03);
 80055a4:	7dbb      	ldrb	r3, [r7, #22]
 80055a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055aa:	fb02 f303 	mul.w	r3, r2, r3
 80055ae:	68ba      	ldr	r2, [r7, #8]
 80055b0:	4413      	add	r3, r2
 80055b2:	f893 1153 	ldrb.w	r1, [r3, #339]	@ 0x153
 80055b6:	7dbb      	ldrb	r3, [r7, #22]
 80055b8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055bc:	fb02 f303 	mul.w	r3, r2, r3
 80055c0:	68ba      	ldr	r2, [r7, #8]
 80055c2:	441a      	add	r2, r3
 80055c4:	460b      	mov	r3, r1
 80055c6:	f003 0303 	and.w	r3, r3, #3
 80055ca:	b2d9      	uxtb	r1, r3
 80055cc:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 80055d0:	f361 1387 	bfi	r3, r1, #6, #2
 80055d4:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    ic[curr_ic].statd.ct = ((ic[curr_ic].stat.rx_data[4] & 0xFC) >> 2);
 80055d8:	7dbb      	ldrb	r3, [r7, #22]
 80055da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055de:	fb02 f303 	mul.w	r3, r2, r3
 80055e2:	68ba      	ldr	r2, [r7, #8]
 80055e4:	4413      	add	r3, r2
 80055e6:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80055ea:	089b      	lsrs	r3, r3, #2
 80055ec:	b2d9      	uxtb	r1, r3
 80055ee:	7dbb      	ldrb	r3, [r7, #22]
 80055f0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80055f4:	fb02 f303 	mul.w	r3, r2, r3
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	441a      	add	r2, r3
 80055fc:	460b      	mov	r3, r1
 80055fe:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005602:	b2d9      	uxtb	r1, r3
 8005604:	f892 30fc 	ldrb.w	r3, [r2, #252]	@ 0xfc
 8005608:	f361 0305 	bfi	r3, r1, #0, #6
 800560c:	f882 30fc 	strb.w	r3, [r2, #252]	@ 0xfc
    /* oc_cntr */
    ic[curr_ic].statd.oc_cntr = (ic[curr_ic].stat.rx_data[5] & 0xFF);
 8005610:	7dbb      	ldrb	r3, [r7, #22]
 8005612:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005616:	fb02 f303 	mul.w	r3, r2, r3
 800561a:	68ba      	ldr	r2, [r7, #8]
 800561c:	441a      	add	r2, r3
 800561e:	7dbb      	ldrb	r3, [r7, #22]
 8005620:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005624:	fb01 f303 	mul.w	r3, r1, r3
 8005628:	68b9      	ldr	r1, [r7, #8]
 800562a:	440b      	add	r3, r1
 800562c:	f892 2154 	ldrb.w	r2, [r2, #340]	@ 0x154
 8005630:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005634:	7dbb      	ldrb	r3, [r7, #22]
 8005636:	3301      	adds	r3, #1
 8005638:	75bb      	strb	r3, [r7, #22]
 800563a:	7dba      	ldrb	r2, [r7, #22]
 800563c:	7bfb      	ldrb	r3, [r7, #15]
 800563e:	429a      	cmp	r2, r3
 8005640:	f4ff accf 	bcc.w	8004fe2 <adBms6830ParseStatusD+0x18>
  }
}
 8005644:	bf00      	nop
 8005646:	bf00      	nop
 8005648:	3718      	adds	r7, #24
 800564a:	46bd      	mov	sp, r7
 800564c:	bd80      	pop	{r7, pc}

0800564e <adBms6830ParseStatusE>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusE(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800564e:	b580      	push	{r7, lr}
 8005650:	b086      	sub	sp, #24
 8005652:	af00      	add	r7, sp, #0
 8005654:	4603      	mov	r3, r0
 8005656:	60b9      	str	r1, [r7, #8]
 8005658:	607a      	str	r2, [r7, #4]
 800565a:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800565c:	2300      	movs	r3, #0
 800565e:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005660:	2300      	movs	r3, #0
 8005662:	75bb      	strb	r3, [r7, #22]
 8005664:	e05e      	b.n	8005724 <adBms6830ParseStatusE+0xd6>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005666:	7dbb      	ldrb	r3, [r7, #22]
 8005668:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800566c:	fb02 f303 	mul.w	r3, r2, r3
 8005670:	68ba      	ldr	r2, [r7, #8]
 8005672:	4413      	add	r3, r2
 8005674:	f203 104f 	addw	r0, r3, #335	@ 0x14f
 8005678:	7dfb      	ldrb	r3, [r7, #23]
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	4413      	add	r3, r2
 800567e:	2208      	movs	r2, #8
 8005680:	4619      	mov	r1, r3
 8005682:	f009 fadd 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005686:	7dbb      	ldrb	r3, [r7, #22]
 8005688:	3301      	adds	r3, #1
 800568a:	b2db      	uxtb	r3, r3
 800568c:	00db      	lsls	r3, r3, #3
 800568e:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].state.gpi   = ((ic[curr_ic].stat.rx_data[4] + ((ic[curr_ic].stat.rx_data[5] & 0x03) << 8)));
 8005690:	7dbb      	ldrb	r3, [r7, #22]
 8005692:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005696:	fb02 f303 	mul.w	r3, r2, r3
 800569a:	68ba      	ldr	r2, [r7, #8]
 800569c:	4413      	add	r3, r2
 800569e:	f893 3153 	ldrb.w	r3, [r3, #339]	@ 0x153
 80056a2:	4619      	mov	r1, r3
 80056a4:	7dbb      	ldrb	r3, [r7, #22]
 80056a6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056aa:	fb02 f303 	mul.w	r3, r2, r3
 80056ae:	68ba      	ldr	r2, [r7, #8]
 80056b0:	4413      	add	r3, r2
 80056b2:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80056b6:	021b      	lsls	r3, r3, #8
 80056b8:	b29b      	uxth	r3, r3
 80056ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80056be:	b29b      	uxth	r3, r3
 80056c0:	440b      	add	r3, r1
 80056c2:	b299      	uxth	r1, r3
 80056c4:	7dbb      	ldrb	r3, [r7, #22]
 80056c6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056ca:	fb02 f303 	mul.w	r3, r2, r3
 80056ce:	68ba      	ldr	r2, [r7, #8]
 80056d0:	441a      	add	r2, r3
 80056d2:	460b      	mov	r3, r1
 80056d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80056d8:	b299      	uxth	r1, r3
 80056da:	f8b2 30fe 	ldrh.w	r3, [r2, #254]	@ 0xfe
 80056de:	f361 0309 	bfi	r3, r1, #0, #10
 80056e2:	f8a2 30fe 	strh.w	r3, [r2, #254]	@ 0xfe
    ic[curr_ic].state.rev = ((ic[curr_ic].stat.rx_data[5] & 0xF0) >> 4);
 80056e6:	7dbb      	ldrb	r3, [r7, #22]
 80056e8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80056ec:	fb02 f303 	mul.w	r3, r2, r3
 80056f0:	68ba      	ldr	r2, [r7, #8]
 80056f2:	4413      	add	r3, r2
 80056f4:	f893 3154 	ldrb.w	r3, [r3, #340]	@ 0x154
 80056f8:	091b      	lsrs	r3, r3, #4
 80056fa:	b2d9      	uxtb	r1, r3
 80056fc:	7dbb      	ldrb	r3, [r7, #22]
 80056fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005702:	fb02 f303 	mul.w	r3, r2, r3
 8005706:	68ba      	ldr	r2, [r7, #8]
 8005708:	441a      	add	r2, r3
 800570a:	460b      	mov	r3, r1
 800570c:	f003 030f 	and.w	r3, r3, #15
 8005710:	b2d9      	uxtb	r1, r3
 8005712:	f892 30ff 	ldrb.w	r3, [r2, #255]	@ 0xff
 8005716:	f361 0385 	bfi	r3, r1, #2, #4
 800571a:	f882 30ff 	strb.w	r3, [r2, #255]	@ 0xff
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800571e:	7dbb      	ldrb	r3, [r7, #22]
 8005720:	3301      	adds	r3, #1
 8005722:	75bb      	strb	r3, [r7, #22]
 8005724:	7dba      	ldrb	r2, [r7, #22]
 8005726:	7bfb      	ldrb	r3, [r7, #15]
 8005728:	429a      	cmp	r2, r3
 800572a:	d39c      	bcc.n	8005666 <adBms6830ParseStatusE+0x18>
  }
}
 800572c:	bf00      	nop
 800572e:	bf00      	nop
 8005730:	3718      	adds	r7, #24
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
	...

08005738 <adBms6830ParseStatus>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatus(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b088      	sub	sp, #32
 800573c:	af00      	add	r7, sp, #0
 800573e:	60b9      	str	r1, [r7, #8]
 8005740:	607b      	str	r3, [r7, #4]
 8005742:	4603      	mov	r3, r0
 8005744:	73fb      	strb	r3, [r7, #15]
 8005746:	4613      	mov	r3, r2
 8005748:	73bb      	strb	r3, [r7, #14]
  uint8_t statc[RX_DATA], state[RX_DATA];
  switch (grp)
 800574a:	7bbb      	ldrb	r3, [r7, #14]
 800574c:	2b05      	cmp	r3, #5
 800574e:	d868      	bhi.n	8005822 <adBms6830ParseStatus+0xea>
 8005750:	a201      	add	r2, pc, #4	@ (adr r2, 8005758 <adBms6830ParseStatus+0x20>)
 8005752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005756:	bf00      	nop
 8005758:	080057b7 	.word	0x080057b7
 800575c:	08005771 	.word	0x08005771
 8005760:	0800577f 	.word	0x0800577f
 8005764:	0800578d 	.word	0x0800578d
 8005768:	0800579b 	.word	0x0800579b
 800576c:	080057a9 	.word	0x080057a9
  {
    case A: /* Status Register group A */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 8005770:	7bfb      	ldrb	r3, [r7, #15]
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	68b9      	ldr	r1, [r7, #8]
 8005776:	4618      	mov	r0, r3
 8005778:	f7ff f908 	bl	800498c <adBms6830ParseStatusA>
      break;
 800577c:	e052      	b.n	8005824 <adBms6830ParseStatus+0xec>

    case B: /* Status Register group B */
      adBms6830ParseStatusB(tIC, &ic[0], &data[0]);
 800577e:	7bfb      	ldrb	r3, [r7, #15]
 8005780:	687a      	ldr	r2, [r7, #4]
 8005782:	68b9      	ldr	r1, [r7, #8]
 8005784:	4618      	mov	r0, r3
 8005786:	f7ff f995 	bl	8004ab4 <adBms6830ParseStatusB>
      break;
 800578a:	e04b      	b.n	8005824 <adBms6830ParseStatus+0xec>

    case C: /* Status Register group C */
      adBms6830ParseStatusC(tIC, &ic[0], &data[0]);
 800578c:	7bfb      	ldrb	r3, [r7, #15]
 800578e:	687a      	ldr	r2, [r7, #4]
 8005790:	68b9      	ldr	r1, [r7, #8]
 8005792:	4618      	mov	r0, r3
 8005794:	f7ff fa1b 	bl	8004bce <adBms6830ParseStatusC>
      break;
 8005798:	e044      	b.n	8005824 <adBms6830ParseStatus+0xec>

    case D: /* Status Register group D */
      adBms6830ParseStatusD(tIC, &ic[0], &data[0]);
 800579a:	7bfb      	ldrb	r3, [r7, #15]
 800579c:	687a      	ldr	r2, [r7, #4]
 800579e:	68b9      	ldr	r1, [r7, #8]
 80057a0:	4618      	mov	r0, r3
 80057a2:	f7ff fc12 	bl	8004fca <adBms6830ParseStatusD>
      break;
 80057a6:	e03d      	b.n	8005824 <adBms6830ParseStatus+0xec>

    case E: /* Status Register group E */
      adBms6830ParseStatusE(tIC, &ic[0], &data[0]);
 80057a8:	7bfb      	ldrb	r3, [r7, #15]
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	68b9      	ldr	r1, [r7, #8]
 80057ae:	4618      	mov	r0, r3
 80057b0:	f7ff ff4d 	bl	800564e <adBms6830ParseStatusE>
      break;
 80057b4:	e036      	b.n	8005824 <adBms6830ParseStatus+0xec>

    case ALL_GRP: /* Status Register group ALL */
      /* Status A base address data[0] index */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 80057b6:	7bfb      	ldrb	r3, [r7, #15]
 80057b8:	687a      	ldr	r2, [r7, #4]
 80057ba:	68b9      	ldr	r1, [r7, #8]
 80057bc:	4618      	mov	r0, r3
 80057be:	f7ff f8e5 	bl	800498c <adBms6830ParseStatusA>
      /* Status B base address data[6] index */
      adBms6830ParseStatusB(tIC, &ic[0], &data[6]);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	1d9a      	adds	r2, r3, #6
 80057c6:	7bfb      	ldrb	r3, [r7, #15]
 80057c8:	68b9      	ldr	r1, [r7, #8]
 80057ca:	4618      	mov	r0, r3
 80057cc:	f7ff f972 	bl	8004ab4 <adBms6830ParseStatusB>
      /* Status C base address data[12] index */
      statc[0] = data[12];
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	7b1b      	ldrb	r3, [r3, #12]
 80057d4:	763b      	strb	r3, [r7, #24]
      statc[1] = data[13];
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	7b5b      	ldrb	r3, [r3, #13]
 80057da:	767b      	strb	r3, [r7, #25]
      statc[4] = data[14];
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	7b9b      	ldrb	r3, [r3, #14]
 80057e0:	773b      	strb	r3, [r7, #28]
      statc[5] = data[15];
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	7bdb      	ldrb	r3, [r3, #15]
 80057e6:	777b      	strb	r3, [r7, #29]
      adBms6830ParseStatusC(tIC, &ic[0], &statc[0]);
 80057e8:	f107 0218 	add.w	r2, r7, #24
 80057ec:	7bfb      	ldrb	r3, [r7, #15]
 80057ee:	68b9      	ldr	r1, [r7, #8]
 80057f0:	4618      	mov	r0, r3
 80057f2:	f7ff f9ec 	bl	8004bce <adBms6830ParseStatusC>
      /* Status D base address data[16] index */
      adBms6830ParseStatusD(tIC, &ic[0], &data[16]);
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	f103 0210 	add.w	r2, r3, #16
 80057fc:	7bfb      	ldrb	r3, [r7, #15]
 80057fe:	68b9      	ldr	r1, [r7, #8]
 8005800:	4618      	mov	r0, r3
 8005802:	f7ff fbe2 	bl	8004fca <adBms6830ParseStatusD>
      /* Status E base address data[22] index */
      state[4] = data[22];
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	7d9b      	ldrb	r3, [r3, #22]
 800580a:	753b      	strb	r3, [r7, #20]
      state[5] = data[23];
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	7ddb      	ldrb	r3, [r3, #23]
 8005810:	757b      	strb	r3, [r7, #21]
      adBms6830ParseStatusE(tIC, &ic[0], &state[0]);
 8005812:	f107 0210 	add.w	r2, r7, #16
 8005816:	7bfb      	ldrb	r3, [r7, #15]
 8005818:	68b9      	ldr	r1, [r7, #8]
 800581a:	4618      	mov	r0, r3
 800581c:	f7ff ff17 	bl	800564e <adBms6830ParseStatusE>
     break;
 8005820:	e000      	b.n	8005824 <adBms6830ParseStatus+0xec>

    default:
      break;
 8005822:	bf00      	nop
  }
}
 8005824:	bf00      	nop
 8005826:	3720      	adds	r7, #32
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}

0800582c <adBms6830ParseComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseComm(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800582c:	b580      	push	{r7, lr}
 800582e:	b086      	sub	sp, #24
 8005830:	af00      	add	r7, sp, #0
 8005832:	4603      	mov	r3, r0
 8005834:	60b9      	str	r1, [r7, #8]
 8005836:	607a      	str	r2, [r7, #4]
 8005838:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 800583a:	2300      	movs	r3, #0
 800583c:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800583e:	2300      	movs	r3, #0
 8005840:	75bb      	strb	r3, [r7, #22]
 8005842:	e0c8      	b.n	80059d6 <adBms6830ParseComm+0x1aa>
  {
    memcpy(&ic[curr_ic].com.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005844:	7dbb      	ldrb	r3, [r7, #22]
 8005846:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800584a:	fb02 f303 	mul.w	r3, r2, r3
 800584e:	68ba      	ldr	r2, [r7, #8]
 8005850:	4413      	add	r3, r2
 8005852:	f203 105d 	addw	r0, r3, #349	@ 0x15d
 8005856:	7dfb      	ldrb	r3, [r7, #23]
 8005858:	687a      	ldr	r2, [r7, #4]
 800585a:	4413      	add	r3, r2
 800585c:	2208      	movs	r2, #8
 800585e:	4619      	mov	r1, r3
 8005860:	f009 f9ee 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005864:	7dbb      	ldrb	r3, [r7, #22]
 8005866:	3301      	adds	r3, #1
 8005868:	b2db      	uxtb	r3, r3
 800586a:	00db      	lsls	r3, r3, #3
 800586c:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].comm.icomm[0] = ((ic[curr_ic].com.rx_data[0] & 0xF0) >> 4);
 800586e:	7dbb      	ldrb	r3, [r7, #22]
 8005870:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005874:	fb02 f303 	mul.w	r3, r2, r3
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	4413      	add	r3, r2
 800587c:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 8005880:	7dbb      	ldrb	r3, [r7, #22]
 8005882:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005886:	fb01 f303 	mul.w	r3, r1, r3
 800588a:	68b9      	ldr	r1, [r7, #8]
 800588c:	440b      	add	r3, r1
 800588e:	0912      	lsrs	r2, r2, #4
 8005890:	b2d2      	uxtb	r2, r2
 8005892:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    ic[curr_ic].comm.fcomm[0] = (ic[curr_ic].com.rx_data[0] & 0x0F);
 8005896:	7dbb      	ldrb	r3, [r7, #22]
 8005898:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800589c:	fb02 f303 	mul.w	r3, r2, r3
 80058a0:	68ba      	ldr	r2, [r7, #8]
 80058a2:	4413      	add	r3, r2
 80058a4:	f893 215d 	ldrb.w	r2, [r3, #349]	@ 0x15d
 80058a8:	7dbb      	ldrb	r3, [r7, #22]
 80058aa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80058ae:	fb01 f303 	mul.w	r3, r1, r3
 80058b2:	68b9      	ldr	r1, [r7, #8]
 80058b4:	440b      	add	r3, r1
 80058b6:	f002 020f 	and.w	r2, r2, #15
 80058ba:	b2d2      	uxtb	r2, r2
 80058bc:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    ic[curr_ic].comm.data[0] = (ic[curr_ic].com.rx_data[1]);
 80058c0:	7dbb      	ldrb	r3, [r7, #22]
 80058c2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058c6:	fb02 f303 	mul.w	r3, r2, r3
 80058ca:	68ba      	ldr	r2, [r7, #8]
 80058cc:	441a      	add	r2, r3
 80058ce:	7dbb      	ldrb	r3, [r7, #22]
 80058d0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80058d4:	fb01 f303 	mul.w	r3, r1, r3
 80058d8:	68b9      	ldr	r1, [r7, #8]
 80058da:	440b      	add	r3, r1
 80058dc:	f892 215e 	ldrb.w	r2, [r2, #350]	@ 0x15e
 80058e0:	f883 2106 	strb.w	r2, [r3, #262]	@ 0x106
    ic[curr_ic].comm.icomm[1] = ((ic[curr_ic].com.rx_data[2] & 0xF0) >> 4);
 80058e4:	7dbb      	ldrb	r3, [r7, #22]
 80058e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80058ea:	fb02 f303 	mul.w	r3, r2, r3
 80058ee:	68ba      	ldr	r2, [r7, #8]
 80058f0:	4413      	add	r3, r2
 80058f2:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 80058f6:	7dbb      	ldrb	r3, [r7, #22]
 80058f8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80058fc:	fb01 f303 	mul.w	r3, r1, r3
 8005900:	68b9      	ldr	r1, [r7, #8]
 8005902:	440b      	add	r3, r1
 8005904:	0912      	lsrs	r2, r2, #4
 8005906:	b2d2      	uxtb	r2, r2
 8005908:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
    ic[curr_ic].comm.data[1] = (ic[curr_ic].com.rx_data[3]);
 800590c:	7dbb      	ldrb	r3, [r7, #22]
 800590e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005912:	fb02 f303 	mul.w	r3, r2, r3
 8005916:	68ba      	ldr	r2, [r7, #8]
 8005918:	441a      	add	r2, r3
 800591a:	7dbb      	ldrb	r3, [r7, #22]
 800591c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005920:	fb01 f303 	mul.w	r3, r1, r3
 8005924:	68b9      	ldr	r1, [r7, #8]
 8005926:	440b      	add	r3, r1
 8005928:	f892 2160 	ldrb.w	r2, [r2, #352]	@ 0x160
 800592c:	f883 2107 	strb.w	r2, [r3, #263]	@ 0x107
    ic[curr_ic].comm.fcomm[1] = (ic[curr_ic].com.rx_data[2] & 0x0F);
 8005930:	7dbb      	ldrb	r3, [r7, #22]
 8005932:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005936:	fb02 f303 	mul.w	r3, r2, r3
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	4413      	add	r3, r2
 800593e:	f893 215f 	ldrb.w	r2, [r3, #351]	@ 0x15f
 8005942:	7dbb      	ldrb	r3, [r7, #22]
 8005944:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005948:	fb01 f303 	mul.w	r3, r1, r3
 800594c:	68b9      	ldr	r1, [r7, #8]
 800594e:	440b      	add	r3, r1
 8005950:	f002 020f 	and.w	r2, r2, #15
 8005954:	b2d2      	uxtb	r2, r2
 8005956:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    ic[curr_ic].comm.icomm[2] = ((ic[curr_ic].com.rx_data[4] & 0xF0) >> 4);
 800595a:	7dbb      	ldrb	r3, [r7, #22]
 800595c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005960:	fb02 f303 	mul.w	r3, r2, r3
 8005964:	68ba      	ldr	r2, [r7, #8]
 8005966:	4413      	add	r3, r2
 8005968:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 800596c:	7dbb      	ldrb	r3, [r7, #22]
 800596e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005972:	fb01 f303 	mul.w	r3, r1, r3
 8005976:	68b9      	ldr	r1, [r7, #8]
 8005978:	440b      	add	r3, r1
 800597a:	0912      	lsrs	r2, r2, #4
 800597c:	b2d2      	uxtb	r2, r2
 800597e:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
    ic[curr_ic].comm.data[2] = (ic[curr_ic].com.rx_data[5]);
 8005982:	7dbb      	ldrb	r3, [r7, #22]
 8005984:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005988:	fb02 f303 	mul.w	r3, r2, r3
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	441a      	add	r2, r3
 8005990:	7dbb      	ldrb	r3, [r7, #22]
 8005992:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005996:	fb01 f303 	mul.w	r3, r1, r3
 800599a:	68b9      	ldr	r1, [r7, #8]
 800599c:	440b      	add	r3, r1
 800599e:	f892 2162 	ldrb.w	r2, [r2, #354]	@ 0x162
 80059a2:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    ic[curr_ic].comm.fcomm[2] = (ic[curr_ic].com.rx_data[4] & 0x0F);
 80059a6:	7dbb      	ldrb	r3, [r7, #22]
 80059a8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80059ac:	fb02 f303 	mul.w	r3, r2, r3
 80059b0:	68ba      	ldr	r2, [r7, #8]
 80059b2:	4413      	add	r3, r2
 80059b4:	f893 2161 	ldrb.w	r2, [r3, #353]	@ 0x161
 80059b8:	7dbb      	ldrb	r3, [r7, #22]
 80059ba:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80059be:	fb01 f303 	mul.w	r3, r1, r3
 80059c2:	68b9      	ldr	r1, [r7, #8]
 80059c4:	440b      	add	r3, r1
 80059c6:	f002 020f 	and.w	r2, r2, #15
 80059ca:	b2d2      	uxtb	r2, r2
 80059cc:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80059d0:	7dbb      	ldrb	r3, [r7, #22]
 80059d2:	3301      	adds	r3, #1
 80059d4:	75bb      	strb	r3, [r7, #22]
 80059d6:	7dba      	ldrb	r2, [r7, #22]
 80059d8:	7bfb      	ldrb	r3, [r7, #15]
 80059da:	429a      	cmp	r2, r3
 80059dc:	f4ff af32 	bcc.w	8005844 <adBms6830ParseComm+0x18>
  }
}
 80059e0:	bf00      	nop
 80059e2:	bf00      	nop
 80059e4:	3718      	adds	r7, #24
 80059e6:	46bd      	mov	sp, r7
 80059e8:	bd80      	pop	{r7, pc}

080059ea <adBms6830ParseSID>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseSID(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80059ea:	b580      	push	{r7, lr}
 80059ec:	b086      	sub	sp, #24
 80059ee:	af00      	add	r7, sp, #0
 80059f0:	4603      	mov	r3, r0
 80059f2:	60b9      	str	r1, [r7, #8]
 80059f4:	607a      	str	r2, [r7, #4]
 80059f6:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80059f8:	2300      	movs	r3, #0
 80059fa:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80059fc:	2300      	movs	r3, #0
 80059fe:	75bb      	strb	r3, [r7, #22]
 8005a00:	e083      	b.n	8005b0a <adBms6830ParseSID+0x120>
  {
    memcpy(&ic[curr_ic].rsid.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005a02:	7dbb      	ldrb	r3, [r7, #22]
 8005a04:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a08:	fb02 f303 	mul.w	r3, r2, r3
 8005a0c:	68ba      	ldr	r2, [r7, #8]
 8005a0e:	4413      	add	r3, r2
 8005a10:	f203 1087 	addw	r0, r3, #391	@ 0x187
 8005a14:	7dfb      	ldrb	r3, [r7, #23]
 8005a16:	687a      	ldr	r2, [r7, #4]
 8005a18:	4413      	add	r3, r2
 8005a1a:	2208      	movs	r2, #8
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	f009 f90f 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005a22:	7dbb      	ldrb	r3, [r7, #22]
 8005a24:	3301      	adds	r3, #1
 8005a26:	b2db      	uxtb	r3, r3
 8005a28:	00db      	lsls	r3, r3, #3
 8005a2a:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].sid.sid[0] = ic[curr_ic].rsid.rx_data[0];
 8005a2c:	7dbb      	ldrb	r3, [r7, #22]
 8005a2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a32:	fb02 f303 	mul.w	r3, r2, r3
 8005a36:	68ba      	ldr	r2, [r7, #8]
 8005a38:	441a      	add	r2, r3
 8005a3a:	7dbb      	ldrb	r3, [r7, #22]
 8005a3c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a40:	fb01 f303 	mul.w	r3, r1, r3
 8005a44:	68b9      	ldr	r1, [r7, #8]
 8005a46:	440b      	add	r3, r1
 8005a48:	f892 2187 	ldrb.w	r2, [r2, #391]	@ 0x187
 8005a4c:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    ic[curr_ic].sid.sid[1] = ic[curr_ic].rsid.rx_data[1];
 8005a50:	7dbb      	ldrb	r3, [r7, #22]
 8005a52:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a56:	fb02 f303 	mul.w	r3, r2, r3
 8005a5a:	68ba      	ldr	r2, [r7, #8]
 8005a5c:	441a      	add	r2, r3
 8005a5e:	7dbb      	ldrb	r3, [r7, #22]
 8005a60:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a64:	fb01 f303 	mul.w	r3, r1, r3
 8005a68:	68b9      	ldr	r1, [r7, #8]
 8005a6a:	440b      	add	r3, r1
 8005a6c:	f892 2188 	ldrb.w	r2, [r2, #392]	@ 0x188
 8005a70:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    ic[curr_ic].sid.sid[2] = ic[curr_ic].rsid.rx_data[2];
 8005a74:	7dbb      	ldrb	r3, [r7, #22]
 8005a76:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a7a:	fb02 f303 	mul.w	r3, r2, r3
 8005a7e:	68ba      	ldr	r2, [r7, #8]
 8005a80:	441a      	add	r2, r3
 8005a82:	7dbb      	ldrb	r3, [r7, #22]
 8005a84:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005a88:	fb01 f303 	mul.w	r3, r1, r3
 8005a8c:	68b9      	ldr	r1, [r7, #8]
 8005a8e:	440b      	add	r3, r1
 8005a90:	f892 2189 	ldrb.w	r2, [r2, #393]	@ 0x189
 8005a94:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    ic[curr_ic].sid.sid[3] = ic[curr_ic].rsid.rx_data[3];
 8005a98:	7dbb      	ldrb	r3, [r7, #22]
 8005a9a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005a9e:	fb02 f303 	mul.w	r3, r2, r3
 8005aa2:	68ba      	ldr	r2, [r7, #8]
 8005aa4:	441a      	add	r2, r3
 8005aa6:	7dbb      	ldrb	r3, [r7, #22]
 8005aa8:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005aac:	fb01 f303 	mul.w	r3, r1, r3
 8005ab0:	68b9      	ldr	r1, [r7, #8]
 8005ab2:	440b      	add	r3, r1
 8005ab4:	f892 218a 	ldrb.w	r2, [r2, #394]	@ 0x18a
 8005ab8:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
    ic[curr_ic].sid.sid[4] = ic[curr_ic].rsid.rx_data[4];
 8005abc:	7dbb      	ldrb	r3, [r7, #22]
 8005abe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ac2:	fb02 f303 	mul.w	r3, r2, r3
 8005ac6:	68ba      	ldr	r2, [r7, #8]
 8005ac8:	441a      	add	r2, r3
 8005aca:	7dbb      	ldrb	r3, [r7, #22]
 8005acc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ad0:	fb01 f303 	mul.w	r3, r1, r3
 8005ad4:	68b9      	ldr	r1, [r7, #8]
 8005ad6:	440b      	add	r3, r1
 8005ad8:	f892 218b 	ldrb.w	r2, [r2, #395]	@ 0x18b
 8005adc:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    ic[curr_ic].sid.sid[5] = ic[curr_ic].rsid.rx_data[5];
 8005ae0:	7dbb      	ldrb	r3, [r7, #22]
 8005ae2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ae6:	fb02 f303 	mul.w	r3, r2, r3
 8005aea:	68ba      	ldr	r2, [r7, #8]
 8005aec:	441a      	add	r2, r3
 8005aee:	7dbb      	ldrb	r3, [r7, #22]
 8005af0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005af4:	fb01 f303 	mul.w	r3, r1, r3
 8005af8:	68b9      	ldr	r1, [r7, #8]
 8005afa:	440b      	add	r3, r1
 8005afc:	f892 218c 	ldrb.w	r2, [r2, #396]	@ 0x18c
 8005b00:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005b04:	7dbb      	ldrb	r3, [r7, #22]
 8005b06:	3301      	adds	r3, #1
 8005b08:	75bb      	strb	r3, [r7, #22]
 8005b0a:	7dba      	ldrb	r2, [r7, #22]
 8005b0c:	7bfb      	ldrb	r3, [r7, #15]
 8005b0e:	429a      	cmp	r2, r3
 8005b10:	f4ff af77 	bcc.w	8005a02 <adBms6830ParseSID+0x18>
  }
}
 8005b14:	bf00      	nop
 8005b16:	bf00      	nop
 8005b18:	3718      	adds	r7, #24
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	bd80      	pop	{r7, pc}

08005b1e <adBms6830ParsePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwma(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005b1e:	b580      	push	{r7, lr}
 8005b20:	b086      	sub	sp, #24
 8005b22:	af00      	add	r7, sp, #0
 8005b24:	4603      	mov	r3, r0
 8005b26:	60b9      	str	r1, [r7, #8]
 8005b28:	607a      	str	r2, [r7, #4]
 8005b2a:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005b30:	2300      	movs	r3, #0
 8005b32:	75bb      	strb	r3, [r7, #22]
 8005b34:	e10d      	b.n	8005d52 <adBms6830ParsePwma+0x234>
  {
    memcpy(&ic[curr_ic].pwma.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005b36:	7dbb      	ldrb	r3, [r7, #22]
 8005b38:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b3c:	fb02 f303 	mul.w	r3, r2, r3
 8005b40:	68ba      	ldr	r2, [r7, #8]
 8005b42:	4413      	add	r3, r2
 8005b44:	f203 106b 	addw	r0, r3, #363	@ 0x16b
 8005b48:	7dfb      	ldrb	r3, [r7, #23]
 8005b4a:	687a      	ldr	r2, [r7, #4]
 8005b4c:	4413      	add	r3, r2
 8005b4e:	2208      	movs	r2, #8
 8005b50:	4619      	mov	r1, r3
 8005b52:	f009 f875 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005b56:	7dbb      	ldrb	r3, [r7, #22]
 8005b58:	3301      	adds	r3, #1
 8005b5a:	b2db      	uxtb	r3, r3
 8005b5c:	00db      	lsls	r3, r3, #3
 8005b5e:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmA.pwma[0] = (ic[curr_ic].pwma.rx_data[0] & 0x0F);
 8005b60:	7dbb      	ldrb	r3, [r7, #22]
 8005b62:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b66:	fb02 f303 	mul.w	r3, r2, r3
 8005b6a:	68ba      	ldr	r2, [r7, #8]
 8005b6c:	4413      	add	r3, r2
 8005b6e:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8005b72:	7dbb      	ldrb	r3, [r7, #22]
 8005b74:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005b78:	fb01 f303 	mul.w	r3, r1, r3
 8005b7c:	68b9      	ldr	r1, [r7, #8]
 8005b7e:	440b      	add	r3, r1
 8005b80:	f002 020f 	and.w	r2, r2, #15
 8005b84:	b2d2      	uxtb	r2, r2
 8005b86:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    ic[curr_ic].PwmA.pwma[1] = ((ic[curr_ic].pwma.rx_data[0] & 0xF0) >> 4);
 8005b8a:	7dbb      	ldrb	r3, [r7, #22]
 8005b8c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005b90:	fb02 f303 	mul.w	r3, r2, r3
 8005b94:	68ba      	ldr	r2, [r7, #8]
 8005b96:	4413      	add	r3, r2
 8005b98:	f893 216b 	ldrb.w	r2, [r3, #363]	@ 0x16b
 8005b9c:	7dbb      	ldrb	r3, [r7, #22]
 8005b9e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ba2:	fb01 f303 	mul.w	r3, r1, r3
 8005ba6:	68b9      	ldr	r1, [r7, #8]
 8005ba8:	440b      	add	r3, r1
 8005baa:	0912      	lsrs	r2, r2, #4
 8005bac:	b2d2      	uxtb	r2, r2
 8005bae:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
    ic[curr_ic].PwmA.pwma[2] = (ic[curr_ic].pwma.rx_data[1] & 0x0F);
 8005bb2:	7dbb      	ldrb	r3, [r7, #22]
 8005bb4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005bb8:	fb02 f303 	mul.w	r3, r2, r3
 8005bbc:	68ba      	ldr	r2, [r7, #8]
 8005bbe:	4413      	add	r3, r2
 8005bc0:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005bc4:	7dbb      	ldrb	r3, [r7, #22]
 8005bc6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005bca:	fb01 f303 	mul.w	r3, r1, r3
 8005bce:	68b9      	ldr	r1, [r7, #8]
 8005bd0:	440b      	add	r3, r1
 8005bd2:	f002 020f 	and.w	r2, r2, #15
 8005bd6:	b2d2      	uxtb	r2, r2
 8005bd8:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    ic[curr_ic].PwmA.pwma[3] = ((ic[curr_ic].pwma.rx_data[1] & 0xF0) >> 4);
 8005bdc:	7dbb      	ldrb	r3, [r7, #22]
 8005bde:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005be2:	fb02 f303 	mul.w	r3, r2, r3
 8005be6:	68ba      	ldr	r2, [r7, #8]
 8005be8:	4413      	add	r3, r2
 8005bea:	f893 216c 	ldrb.w	r2, [r3, #364]	@ 0x16c
 8005bee:	7dbb      	ldrb	r3, [r7, #22]
 8005bf0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005bf4:	fb01 f303 	mul.w	r3, r1, r3
 8005bf8:	68b9      	ldr	r1, [r7, #8]
 8005bfa:	440b      	add	r3, r1
 8005bfc:	0912      	lsrs	r2, r2, #4
 8005bfe:	b2d2      	uxtb	r2, r2
 8005c00:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    ic[curr_ic].PwmA.pwma[4] = (ic[curr_ic].pwma.rx_data[2] & 0x0F);
 8005c04:	7dbb      	ldrb	r3, [r7, #22]
 8005c06:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c0a:	fb02 f303 	mul.w	r3, r2, r3
 8005c0e:	68ba      	ldr	r2, [r7, #8]
 8005c10:	4413      	add	r3, r2
 8005c12:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005c16:	7dbb      	ldrb	r3, [r7, #22]
 8005c18:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c1c:	fb01 f303 	mul.w	r3, r1, r3
 8005c20:	68b9      	ldr	r1, [r7, #8]
 8005c22:	440b      	add	r3, r1
 8005c24:	f002 020f 	and.w	r2, r2, #15
 8005c28:	b2d2      	uxtb	r2, r2
 8005c2a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
    ic[curr_ic].PwmA.pwma[5] = ((ic[curr_ic].pwma.rx_data[2] & 0xF0) >> 4);
 8005c2e:	7dbb      	ldrb	r3, [r7, #22]
 8005c30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c34:	fb02 f303 	mul.w	r3, r2, r3
 8005c38:	68ba      	ldr	r2, [r7, #8]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f893 216d 	ldrb.w	r2, [r3, #365]	@ 0x16d
 8005c40:	7dbb      	ldrb	r3, [r7, #22]
 8005c42:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c46:	fb01 f303 	mul.w	r3, r1, r3
 8005c4a:	68b9      	ldr	r1, [r7, #8]
 8005c4c:	440b      	add	r3, r1
 8005c4e:	0912      	lsrs	r2, r2, #4
 8005c50:	b2d2      	uxtb	r2, r2
 8005c52:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    ic[curr_ic].PwmA.pwma[6] = (ic[curr_ic].pwma.rx_data[3] & 0x0F);
 8005c56:	7dbb      	ldrb	r3, [r7, #22]
 8005c58:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c5c:	fb02 f303 	mul.w	r3, r2, r3
 8005c60:	68ba      	ldr	r2, [r7, #8]
 8005c62:	4413      	add	r3, r2
 8005c64:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005c68:	7dbb      	ldrb	r3, [r7, #22]
 8005c6a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c6e:	fb01 f303 	mul.w	r3, r1, r3
 8005c72:	68b9      	ldr	r1, [r7, #8]
 8005c74:	440b      	add	r3, r1
 8005c76:	f002 020f 	and.w	r2, r2, #15
 8005c7a:	b2d2      	uxtb	r2, r2
 8005c7c:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
    ic[curr_ic].PwmA.pwma[7] = ((ic[curr_ic].pwma.rx_data[3] & 0xF0) >> 4);
 8005c80:	7dbb      	ldrb	r3, [r7, #22]
 8005c82:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005c86:	fb02 f303 	mul.w	r3, r2, r3
 8005c8a:	68ba      	ldr	r2, [r7, #8]
 8005c8c:	4413      	add	r3, r2
 8005c8e:	f893 216e 	ldrb.w	r2, [r3, #366]	@ 0x16e
 8005c92:	7dbb      	ldrb	r3, [r7, #22]
 8005c94:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005c98:	fb01 f303 	mul.w	r3, r1, r3
 8005c9c:	68b9      	ldr	r1, [r7, #8]
 8005c9e:	440b      	add	r3, r1
 8005ca0:	0912      	lsrs	r2, r2, #4
 8005ca2:	b2d2      	uxtb	r2, r2
 8005ca4:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    ic[curr_ic].PwmA.pwma[8] = (ic[curr_ic].pwma.rx_data[4] & 0x0F);
 8005ca8:	7dbb      	ldrb	r3, [r7, #22]
 8005caa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005cae:	fb02 f303 	mul.w	r3, r2, r3
 8005cb2:	68ba      	ldr	r2, [r7, #8]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005cba:	7dbb      	ldrb	r3, [r7, #22]
 8005cbc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005cc0:	fb01 f303 	mul.w	r3, r1, r3
 8005cc4:	68b9      	ldr	r1, [r7, #8]
 8005cc6:	440b      	add	r3, r1
 8005cc8:	f002 020f 	and.w	r2, r2, #15
 8005ccc:	b2d2      	uxtb	r2, r2
 8005cce:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
    ic[curr_ic].PwmA.pwma[9] = ((ic[curr_ic].pwma.rx_data[4] & 0xF0) >> 4);
 8005cd2:	7dbb      	ldrb	r3, [r7, #22]
 8005cd4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005cd8:	fb02 f303 	mul.w	r3, r2, r3
 8005cdc:	68ba      	ldr	r2, [r7, #8]
 8005cde:	4413      	add	r3, r2
 8005ce0:	f893 216f 	ldrb.w	r2, [r3, #367]	@ 0x16f
 8005ce4:	7dbb      	ldrb	r3, [r7, #22]
 8005ce6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005cea:	fb01 f303 	mul.w	r3, r1, r3
 8005cee:	68b9      	ldr	r1, [r7, #8]
 8005cf0:	440b      	add	r3, r1
 8005cf2:	0912      	lsrs	r2, r2, #4
 8005cf4:	b2d2      	uxtb	r2, r2
 8005cf6:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    ic[curr_ic].PwmA.pwma[10] = (ic[curr_ic].pwma.rx_data[5] & 0x0F);
 8005cfa:	7dbb      	ldrb	r3, [r7, #22]
 8005cfc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d00:	fb02 f303 	mul.w	r3, r2, r3
 8005d04:	68ba      	ldr	r2, [r7, #8]
 8005d06:	4413      	add	r3, r2
 8005d08:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005d0c:	7dbb      	ldrb	r3, [r7, #22]
 8005d0e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d12:	fb01 f303 	mul.w	r3, r1, r3
 8005d16:	68b9      	ldr	r1, [r7, #8]
 8005d18:	440b      	add	r3, r1
 8005d1a:	f002 020f 	and.w	r2, r2, #15
 8005d1e:	b2d2      	uxtb	r2, r2
 8005d20:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    ic[curr_ic].PwmA.pwma[11] = ((ic[curr_ic].pwma.rx_data[5] & 0xF0) >> 4);
 8005d24:	7dbb      	ldrb	r3, [r7, #22]
 8005d26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d2a:	fb02 f303 	mul.w	r3, r2, r3
 8005d2e:	68ba      	ldr	r2, [r7, #8]
 8005d30:	4413      	add	r3, r2
 8005d32:	f893 2170 	ldrb.w	r2, [r3, #368]	@ 0x170
 8005d36:	7dbb      	ldrb	r3, [r7, #22]
 8005d38:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005d3c:	fb01 f303 	mul.w	r3, r1, r3
 8005d40:	68b9      	ldr	r1, [r7, #8]
 8005d42:	440b      	add	r3, r1
 8005d44:	0912      	lsrs	r2, r2, #4
 8005d46:	b2d2      	uxtb	r2, r2
 8005d48:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005d4c:	7dbb      	ldrb	r3, [r7, #22]
 8005d4e:	3301      	adds	r3, #1
 8005d50:	75bb      	strb	r3, [r7, #22]
 8005d52:	7dba      	ldrb	r2, [r7, #22]
 8005d54:	7bfb      	ldrb	r3, [r7, #15]
 8005d56:	429a      	cmp	r2, r3
 8005d58:	f4ff aeed 	bcc.w	8005b36 <adBms6830ParsePwma+0x18>
  }
}
 8005d5c:	bf00      	nop
 8005d5e:	bf00      	nop
 8005d60:	3718      	adds	r7, #24
 8005d62:	46bd      	mov	sp, r7
 8005d64:	bd80      	pop	{r7, pc}

08005d66 <adBms6830ParsePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwmb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005d66:	b580      	push	{r7, lr}
 8005d68:	b086      	sub	sp, #24
 8005d6a:	af00      	add	r7, sp, #0
 8005d6c:	4603      	mov	r3, r0
 8005d6e:	60b9      	str	r1, [r7, #8]
 8005d70:	607a      	str	r2, [r7, #4]
 8005d72:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005d74:	2300      	movs	r3, #0
 8005d76:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005d78:	2300      	movs	r3, #0
 8005d7a:	75bb      	strb	r3, [r7, #22]
 8005d7c:	e069      	b.n	8005e52 <adBms6830ParsePwmb+0xec>
  {
    memcpy(&ic[curr_ic].pwmb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005d7e:	7dbb      	ldrb	r3, [r7, #22]
 8005d80:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005d84:	fb02 f303 	mul.w	r3, r2, r3
 8005d88:	68ba      	ldr	r2, [r7, #8]
 8005d8a:	4413      	add	r3, r2
 8005d8c:	f203 1079 	addw	r0, r3, #377	@ 0x179
 8005d90:	7dfb      	ldrb	r3, [r7, #23]
 8005d92:	687a      	ldr	r2, [r7, #4]
 8005d94:	4413      	add	r3, r2
 8005d96:	2208      	movs	r2, #8
 8005d98:	4619      	mov	r1, r3
 8005d9a:	f008 ff51 	bl	800ec40 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005d9e:	7dbb      	ldrb	r3, [r7, #22]
 8005da0:	3301      	adds	r3, #1
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	00db      	lsls	r3, r3, #3
 8005da6:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmB.pwmb[0] = (ic[curr_ic].pwmb.rx_data[0] & 0x0F);
 8005da8:	7dbb      	ldrb	r3, [r7, #22]
 8005daa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005dae:	fb02 f303 	mul.w	r3, r2, r3
 8005db2:	68ba      	ldr	r2, [r7, #8]
 8005db4:	4413      	add	r3, r2
 8005db6:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005dba:	7dbb      	ldrb	r3, [r7, #22]
 8005dbc:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005dc0:	fb01 f303 	mul.w	r3, r1, r3
 8005dc4:	68b9      	ldr	r1, [r7, #8]
 8005dc6:	440b      	add	r3, r1
 8005dc8:	f002 020f 	and.w	r2, r2, #15
 8005dcc:	b2d2      	uxtb	r2, r2
 8005dce:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    ic[curr_ic].PwmB.pwmb[1] = ((ic[curr_ic].pwmb.rx_data[0] & 0xF0) >> 4);
 8005dd2:	7dbb      	ldrb	r3, [r7, #22]
 8005dd4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005dd8:	fb02 f303 	mul.w	r3, r2, r3
 8005ddc:	68ba      	ldr	r2, [r7, #8]
 8005dde:	4413      	add	r3, r2
 8005de0:	f893 2179 	ldrb.w	r2, [r3, #377]	@ 0x179
 8005de4:	7dbb      	ldrb	r3, [r7, #22]
 8005de6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005dea:	fb01 f303 	mul.w	r3, r1, r3
 8005dee:	68b9      	ldr	r1, [r7, #8]
 8005df0:	440b      	add	r3, r1
 8005df2:	0912      	lsrs	r2, r2, #4
 8005df4:	b2d2      	uxtb	r2, r2
 8005df6:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    ic[curr_ic].PwmB.pwmb[2] = (ic[curr_ic].pwmb.rx_data[1] & 0x0F);
 8005dfa:	7dbb      	ldrb	r3, [r7, #22]
 8005dfc:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e00:	fb02 f303 	mul.w	r3, r2, r3
 8005e04:	68ba      	ldr	r2, [r7, #8]
 8005e06:	4413      	add	r3, r2
 8005e08:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005e0c:	7dbb      	ldrb	r3, [r7, #22]
 8005e0e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e12:	fb01 f303 	mul.w	r3, r1, r3
 8005e16:	68b9      	ldr	r1, [r7, #8]
 8005e18:	440b      	add	r3, r1
 8005e1a:	f002 020f 	and.w	r2, r2, #15
 8005e1e:	b2d2      	uxtb	r2, r2
 8005e20:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    ic[curr_ic].PwmB.pwmb[3] = ((ic[curr_ic].pwmb.rx_data[1] & 0xF0) >> 4);
 8005e24:	7dbb      	ldrb	r3, [r7, #22]
 8005e26:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005e2a:	fb02 f303 	mul.w	r3, r2, r3
 8005e2e:	68ba      	ldr	r2, [r7, #8]
 8005e30:	4413      	add	r3, r2
 8005e32:	f893 217a 	ldrb.w	r2, [r3, #378]	@ 0x17a
 8005e36:	7dbb      	ldrb	r3, [r7, #22]
 8005e38:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005e3c:	fb01 f303 	mul.w	r3, r1, r3
 8005e40:	68b9      	ldr	r1, [r7, #8]
 8005e42:	440b      	add	r3, r1
 8005e44:	0912      	lsrs	r2, r2, #4
 8005e46:	b2d2      	uxtb	r2, r2
 8005e48:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005e4c:	7dbb      	ldrb	r3, [r7, #22]
 8005e4e:	3301      	adds	r3, #1
 8005e50:	75bb      	strb	r3, [r7, #22]
 8005e52:	7dba      	ldrb	r2, [r7, #22]
 8005e54:	7bfb      	ldrb	r3, [r7, #15]
 8005e56:	429a      	cmp	r2, r3
 8005e58:	d391      	bcc.n	8005d7e <adBms6830ParsePwmb+0x18>
  }
}
 8005e5a:	bf00      	nop
 8005e5c:	bf00      	nop
 8005e5e:	3718      	adds	r7, #24
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <adBms6830ParsePwm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwm(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005e64:	b580      	push	{r7, lr}
 8005e66:	b084      	sub	sp, #16
 8005e68:	af00      	add	r7, sp, #0
 8005e6a:	60b9      	str	r1, [r7, #8]
 8005e6c:	607b      	str	r3, [r7, #4]
 8005e6e:	4603      	mov	r3, r0
 8005e70:	73fb      	strb	r3, [r7, #15]
 8005e72:	4613      	mov	r3, r2
 8005e74:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8005e76:	7bbb      	ldrb	r3, [r7, #14]
 8005e78:	2b01      	cmp	r3, #1
 8005e7a:	d002      	beq.n	8005e82 <adBms6830ParsePwm+0x1e>
 8005e7c:	2b02      	cmp	r3, #2
 8005e7e:	d007      	beq.n	8005e90 <adBms6830ParsePwm+0x2c>
    case B:
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
      break;

    default:
      break;
 8005e80:	e00d      	b.n	8005e9e <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwma(tIC, &ic[0], &data[0]);
 8005e82:	7bfb      	ldrb	r3, [r7, #15]
 8005e84:	687a      	ldr	r2, [r7, #4]
 8005e86:	68b9      	ldr	r1, [r7, #8]
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f7ff fe48 	bl	8005b1e <adBms6830ParsePwma>
      break;
 8005e8e:	e006      	b.n	8005e9e <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
 8005e90:	7bfb      	ldrb	r3, [r7, #15]
 8005e92:	687a      	ldr	r2, [r7, #4]
 8005e94:	68b9      	ldr	r1, [r7, #8]
 8005e96:	4618      	mov	r0, r3
 8005e98:	f7ff ff65 	bl	8005d66 <adBms6830ParsePwmb>
      break;
 8005e9c:	bf00      	nop
  }
}
 8005e9e:	bf00      	nop
 8005ea0:	3710      	adds	r7, #16
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bd80      	pop	{r7, pc}

08005ea6 <adBms6830CreateConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfiga(uint8_t tIC, cell_asic *ic)
{
 8005ea6:	b480      	push	{r7}
 8005ea8:	b085      	sub	sp, #20
 8005eaa:	af00      	add	r7, sp, #0
 8005eac:	4603      	mov	r3, r0
 8005eae:	6039      	str	r1, [r7, #0]
 8005eb0:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005eb2:	2300      	movs	r3, #0
 8005eb4:	73fb      	strb	r3, [r7, #15]
 8005eb6:	e0fa      	b.n	80060ae <adBms6830CreateConfiga+0x208>
  {
    ic[curr_ic].configa.tx_data[0] = (((ic[curr_ic].tx_cfga.refon & 0x01) << 7) | (ic[curr_ic].tx_cfga.cth & 0x07));
 8005eb8:	7bfb      	ldrb	r3, [r7, #15]
 8005eba:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005ebe:	fb02 f303 	mul.w	r3, r2, r3
 8005ec2:	683a      	ldr	r2, [r7, #0]
 8005ec4:	4413      	add	r3, r2
 8005ec6:	781b      	ldrb	r3, [r3, #0]
 8005ec8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	b25b      	sxtb	r3, r3
 8005ed0:	01db      	lsls	r3, r3, #7
 8005ed2:	b25a      	sxtb	r2, r3
 8005ed4:	7bfb      	ldrb	r3, [r7, #15]
 8005ed6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005eda:	fb01 f303 	mul.w	r3, r1, r3
 8005ede:	6839      	ldr	r1, [r7, #0]
 8005ee0:	440b      	add	r3, r1
 8005ee2:	781b      	ldrb	r3, [r3, #0]
 8005ee4:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005ee8:	b2db      	uxtb	r3, r3
 8005eea:	b25b      	sxtb	r3, r3
 8005eec:	f003 0307 	and.w	r3, r3, #7
 8005ef0:	b25b      	sxtb	r3, r3
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	b259      	sxtb	r1, r3
 8005ef6:	7bfb      	ldrb	r3, [r7, #15]
 8005ef8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005efc:	fb02 f303 	mul.w	r3, r2, r3
 8005f00:	683a      	ldr	r2, [r7, #0]
 8005f02:	4413      	add	r3, r2
 8005f04:	b2ca      	uxtb	r2, r1
 8005f06:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    ic[curr_ic].configa.tx_data[1] = (ic[curr_ic].tx_cfga.flag_d & 0xFF);
 8005f0a:	7bfb      	ldrb	r3, [r7, #15]
 8005f0c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f10:	fb02 f303 	mul.w	r3, r2, r3
 8005f14:	683a      	ldr	r2, [r7, #0]
 8005f16:	441a      	add	r2, r3
 8005f18:	7bfb      	ldrb	r3, [r7, #15]
 8005f1a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f1e:	fb01 f303 	mul.w	r3, r1, r3
 8005f22:	6839      	ldr	r1, [r7, #0]
 8005f24:	440b      	add	r3, r1
 8005f26:	7852      	ldrb	r2, [r2, #1]
 8005f28:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
    ic[curr_ic].configa.tx_data[2] = (((ic[curr_ic].tx_cfga.soakon & 0x01) << 7) | ((ic[curr_ic].tx_cfga.owrng & 0x01) << 6) | ((ic[curr_ic].tx_cfga.owa & 0x07) << 3));
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
 8005f2e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f32:	fb02 f303 	mul.w	r3, r2, r3
 8005f36:	683a      	ldr	r2, [r7, #0]
 8005f38:	4413      	add	r3, r2
 8005f3a:	789b      	ldrb	r3, [r3, #2]
 8005f3c:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005f40:	b2db      	uxtb	r3, r3
 8005f42:	b25b      	sxtb	r3, r3
 8005f44:	01db      	lsls	r3, r3, #7
 8005f46:	b25a      	sxtb	r2, r3
 8005f48:	7bfb      	ldrb	r3, [r7, #15]
 8005f4a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f4e:	fb01 f303 	mul.w	r3, r1, r3
 8005f52:	6839      	ldr	r1, [r7, #0]
 8005f54:	440b      	add	r3, r1
 8005f56:	789b      	ldrb	r3, [r3, #2]
 8005f58:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8005f5c:	b2db      	uxtb	r3, r3
 8005f5e:	b25b      	sxtb	r3, r3
 8005f60:	019b      	lsls	r3, r3, #6
 8005f62:	b25b      	sxtb	r3, r3
 8005f64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005f68:	b25b      	sxtb	r3, r3
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	b25a      	sxtb	r2, r3
 8005f6e:	7bfb      	ldrb	r3, [r7, #15]
 8005f70:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005f74:	fb01 f303 	mul.w	r3, r1, r3
 8005f78:	6839      	ldr	r1, [r7, #0]
 8005f7a:	440b      	add	r3, r1
 8005f7c:	789b      	ldrb	r3, [r3, #2]
 8005f7e:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8005f82:	b2db      	uxtb	r3, r3
 8005f84:	b25b      	sxtb	r3, r3
 8005f86:	00db      	lsls	r3, r3, #3
 8005f88:	b25b      	sxtb	r3, r3
 8005f8a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005f8e:	b25b      	sxtb	r3, r3
 8005f90:	4313      	orrs	r3, r2
 8005f92:	b259      	sxtb	r1, r3
 8005f94:	7bfb      	ldrb	r3, [r7, #15]
 8005f96:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005f9a:	fb02 f303 	mul.w	r3, r2, r3
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	b2ca      	uxtb	r2, r1
 8005fa4:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    ic[curr_ic].configa.tx_data[3] = ((ic[curr_ic].tx_cfga.gpo & 0x00FF));
 8005fa8:	7bfb      	ldrb	r3, [r7, #15]
 8005faa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fae:	fb02 f303 	mul.w	r3, r2, r3
 8005fb2:	683a      	ldr	r2, [r7, #0]
 8005fb4:	4413      	add	r3, r2
 8005fb6:	885b      	ldrh	r3, [r3, #2]
 8005fb8:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8005fbc:	b299      	uxth	r1, r3
 8005fbe:	7bfb      	ldrb	r3, [r7, #15]
 8005fc0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fc4:	fb02 f303 	mul.w	r3, r2, r3
 8005fc8:	683a      	ldr	r2, [r7, #0]
 8005fca:	4413      	add	r3, r2
 8005fcc:	b2ca      	uxtb	r2, r1
 8005fce:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    ic[curr_ic].configa.tx_data[4] = ((ic[curr_ic].tx_cfga.gpo & 0x0300)>>8);
 8005fd2:	7bfb      	ldrb	r3, [r7, #15]
 8005fd4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8005fd8:	fb02 f303 	mul.w	r3, r2, r3
 8005fdc:	683a      	ldr	r2, [r7, #0]
 8005fde:	4413      	add	r3, r2
 8005fe0:	885b      	ldrh	r3, [r3, #2]
 8005fe2:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	121b      	asrs	r3, r3, #8
 8005fea:	b2da      	uxtb	r2, r3
 8005fec:	7bfb      	ldrb	r3, [r7, #15]
 8005fee:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8005ff2:	fb01 f303 	mul.w	r3, r1, r3
 8005ff6:	6839      	ldr	r1, [r7, #0]
 8005ff8:	440b      	add	r3, r1
 8005ffa:	f002 0203 	and.w	r2, r2, #3
 8005ffe:	b2d2      	uxtb	r2, r2
 8006000:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    ic[curr_ic].configa.tx_data[5] = (((ic[curr_ic].tx_cfga.snap & 0x01) << 5) | ((ic[curr_ic].tx_cfga.mute_st & 0x01) << 4) | ((ic[curr_ic].tx_cfga.comm_bk & 0x01) << 3) | (ic[curr_ic].tx_cfga.fc & 0x07));
 8006004:	7bfb      	ldrb	r3, [r7, #15]
 8006006:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800600a:	fb02 f303 	mul.w	r3, r2, r3
 800600e:	683a      	ldr	r2, [r7, #0]
 8006010:	4413      	add	r3, r2
 8006012:	78db      	ldrb	r3, [r3, #3]
 8006014:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006018:	b2db      	uxtb	r3, r3
 800601a:	b25b      	sxtb	r3, r3
 800601c:	015b      	lsls	r3, r3, #5
 800601e:	b25b      	sxtb	r3, r3
 8006020:	f003 0320 	and.w	r3, r3, #32
 8006024:	b25a      	sxtb	r2, r3
 8006026:	7bfb      	ldrb	r3, [r7, #15]
 8006028:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800602c:	fb01 f303 	mul.w	r3, r1, r3
 8006030:	6839      	ldr	r1, [r7, #0]
 8006032:	440b      	add	r3, r1
 8006034:	791b      	ldrb	r3, [r3, #4]
 8006036:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800603a:	b2db      	uxtb	r3, r3
 800603c:	b25b      	sxtb	r3, r3
 800603e:	011b      	lsls	r3, r3, #4
 8006040:	b25b      	sxtb	r3, r3
 8006042:	f003 0310 	and.w	r3, r3, #16
 8006046:	b25b      	sxtb	r3, r3
 8006048:	4313      	orrs	r3, r2
 800604a:	b25a      	sxtb	r2, r3
 800604c:	7bfb      	ldrb	r3, [r7, #15]
 800604e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006052:	fb01 f303 	mul.w	r3, r1, r3
 8006056:	6839      	ldr	r1, [r7, #0]
 8006058:	440b      	add	r3, r1
 800605a:	791b      	ldrb	r3, [r3, #4]
 800605c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006060:	b2db      	uxtb	r3, r3
 8006062:	b25b      	sxtb	r3, r3
 8006064:	00db      	lsls	r3, r3, #3
 8006066:	b25b      	sxtb	r3, r3
 8006068:	f003 0308 	and.w	r3, r3, #8
 800606c:	b25b      	sxtb	r3, r3
 800606e:	4313      	orrs	r3, r2
 8006070:	b25a      	sxtb	r2, r3
 8006072:	7bfb      	ldrb	r3, [r7, #15]
 8006074:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006078:	fb01 f303 	mul.w	r3, r1, r3
 800607c:	6839      	ldr	r1, [r7, #0]
 800607e:	440b      	add	r3, r1
 8006080:	791b      	ldrb	r3, [r3, #4]
 8006082:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8006086:	b2db      	uxtb	r3, r3
 8006088:	b25b      	sxtb	r3, r3
 800608a:	f003 0307 	and.w	r3, r3, #7
 800608e:	b25b      	sxtb	r3, r3
 8006090:	4313      	orrs	r3, r2
 8006092:	b259      	sxtb	r1, r3
 8006094:	7bfb      	ldrb	r3, [r7, #15]
 8006096:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800609a:	fb02 f303 	mul.w	r3, r2, r3
 800609e:	683a      	ldr	r2, [r7, #0]
 80060a0:	4413      	add	r3, r2
 80060a2:	b2ca      	uxtb	r2, r1
 80060a4:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80060a8:	7bfb      	ldrb	r3, [r7, #15]
 80060aa:	3301      	adds	r3, #1
 80060ac:	73fb      	strb	r3, [r7, #15]
 80060ae:	7bfa      	ldrb	r2, [r7, #15]
 80060b0:	79fb      	ldrb	r3, [r7, #7]
 80060b2:	429a      	cmp	r2, r3
 80060b4:	f4ff af00 	bcc.w	8005eb8 <adBms6830CreateConfiga+0x12>
  }
}
 80060b8:	bf00      	nop
 80060ba:	bf00      	nop
 80060bc:	3714      	adds	r7, #20
 80060be:	46bd      	mov	sp, r7
 80060c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060c4:	4770      	bx	lr

080060c6 <adBms6830CreateConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfigb(uint8_t tIC, cell_asic *ic)
{
 80060c6:	b480      	push	{r7}
 80060c8:	b085      	sub	sp, #20
 80060ca:	af00      	add	r7, sp, #0
 80060cc:	4603      	mov	r3, r0
 80060ce:	6039      	str	r1, [r7, #0]
 80060d0:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80060d2:	2300      	movs	r3, #0
 80060d4:	73fb      	strb	r3, [r7, #15]
 80060d6:	e0ac      	b.n	8006232 <adBms6830CreateConfigb+0x16c>
  {
    ic[curr_ic].configb.tx_data[0] = ((ic[curr_ic].tx_cfgb.vuv ));
 80060d8:	7bfb      	ldrb	r3, [r7, #15]
 80060da:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060de:	fb02 f303 	mul.w	r3, r2, r3
 80060e2:	683a      	ldr	r2, [r7, #0]
 80060e4:	4413      	add	r3, r2
 80060e6:	8999      	ldrh	r1, [r3, #12]
 80060e8:	7bfb      	ldrb	r3, [r7, #15]
 80060ea:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80060ee:	fb02 f303 	mul.w	r3, r2, r3
 80060f2:	683a      	ldr	r2, [r7, #0]
 80060f4:	4413      	add	r3, r2
 80060f6:	b2ca      	uxtb	r2, r1
 80060f8:	f883 212d 	strb.w	r2, [r3, #301]	@ 0x12d
    ic[curr_ic].configb.tx_data[1] = (((ic[curr_ic].tx_cfgb.vov & 0x000F) << 4) | ((ic[curr_ic].tx_cfgb.vuv ) >> 8));
 80060fc:	7bfb      	ldrb	r3, [r7, #15]
 80060fe:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006102:	fb02 f303 	mul.w	r3, r2, r3
 8006106:	683a      	ldr	r2, [r7, #0]
 8006108:	4413      	add	r3, r2
 800610a:	89db      	ldrh	r3, [r3, #14]
 800610c:	b25b      	sxtb	r3, r3
 800610e:	011b      	lsls	r3, r3, #4
 8006110:	b25a      	sxtb	r2, r3
 8006112:	7bfb      	ldrb	r3, [r7, #15]
 8006114:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006118:	fb01 f303 	mul.w	r3, r1, r3
 800611c:	6839      	ldr	r1, [r7, #0]
 800611e:	440b      	add	r3, r1
 8006120:	899b      	ldrh	r3, [r3, #12]
 8006122:	0a1b      	lsrs	r3, r3, #8
 8006124:	b29b      	uxth	r3, r3
 8006126:	b25b      	sxtb	r3, r3
 8006128:	4313      	orrs	r3, r2
 800612a:	b259      	sxtb	r1, r3
 800612c:	7bfb      	ldrb	r3, [r7, #15]
 800612e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006132:	fb02 f303 	mul.w	r3, r2, r3
 8006136:	683a      	ldr	r2, [r7, #0]
 8006138:	4413      	add	r3, r2
 800613a:	b2ca      	uxtb	r2, r1
 800613c:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
    ic[curr_ic].configb.tx_data[2] = ((ic[curr_ic].tx_cfgb.vov >>4)&0x0FF);
 8006140:	7bfb      	ldrb	r3, [r7, #15]
 8006142:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006146:	fb02 f303 	mul.w	r3, r2, r3
 800614a:	683a      	ldr	r2, [r7, #0]
 800614c:	4413      	add	r3, r2
 800614e:	89db      	ldrh	r3, [r3, #14]
 8006150:	091b      	lsrs	r3, r3, #4
 8006152:	b299      	uxth	r1, r3
 8006154:	7bfb      	ldrb	r3, [r7, #15]
 8006156:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800615a:	fb02 f303 	mul.w	r3, r2, r3
 800615e:	683a      	ldr	r2, [r7, #0]
 8006160:	4413      	add	r3, r2
 8006162:	b2ca      	uxtb	r2, r1
 8006164:	f883 212f 	strb.w	r2, [r3, #303]	@ 0x12f
    ic[curr_ic].configb.tx_data[3] = (((ic[curr_ic].tx_cfgb.dtmen & 0x01) << 7) | ((ic[curr_ic].tx_cfgb.dtrng & 0x01) << 6) | ((ic[curr_ic].tx_cfgb.dcto & 0x3F) << 0));
 8006168:	7bfb      	ldrb	r3, [r7, #15]
 800616a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800616e:	fb02 f303 	mul.w	r3, r2, r3
 8006172:	683a      	ldr	r2, [r7, #0]
 8006174:	4413      	add	r3, r2
 8006176:	7c1b      	ldrb	r3, [r3, #16]
 8006178:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800617c:	b2db      	uxtb	r3, r3
 800617e:	b25b      	sxtb	r3, r3
 8006180:	01db      	lsls	r3, r3, #7
 8006182:	b25a      	sxtb	r2, r3
 8006184:	7bfb      	ldrb	r3, [r7, #15]
 8006186:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800618a:	fb01 f303 	mul.w	r3, r1, r3
 800618e:	6839      	ldr	r1, [r7, #0]
 8006190:	440b      	add	r3, r1
 8006192:	7c1b      	ldrb	r3, [r3, #16]
 8006194:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006198:	b2db      	uxtb	r3, r3
 800619a:	b25b      	sxtb	r3, r3
 800619c:	019b      	lsls	r3, r3, #6
 800619e:	b25b      	sxtb	r3, r3
 80061a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061a4:	b25b      	sxtb	r3, r3
 80061a6:	4313      	orrs	r3, r2
 80061a8:	b25a      	sxtb	r2, r3
 80061aa:	7bfb      	ldrb	r3, [r7, #15]
 80061ac:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80061b0:	fb01 f303 	mul.w	r3, r1, r3
 80061b4:	6839      	ldr	r1, [r7, #0]
 80061b6:	440b      	add	r3, r1
 80061b8:	7c1b      	ldrb	r3, [r3, #16]
 80061ba:	f3c3 0385 	ubfx	r3, r3, #2, #6
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	b25b      	sxtb	r3, r3
 80061c2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80061c6:	b25b      	sxtb	r3, r3
 80061c8:	4313      	orrs	r3, r2
 80061ca:	b259      	sxtb	r1, r3
 80061cc:	7bfb      	ldrb	r3, [r7, #15]
 80061ce:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061d2:	fb02 f303 	mul.w	r3, r2, r3
 80061d6:	683a      	ldr	r2, [r7, #0]
 80061d8:	4413      	add	r3, r2
 80061da:	b2ca      	uxtb	r2, r1
 80061dc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    ic[curr_ic].configb.tx_data[4] = ((ic[curr_ic].tx_cfgb.dcc & 0xFF));
 80061e0:	7bfb      	ldrb	r3, [r7, #15]
 80061e2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061e6:	fb02 f303 	mul.w	r3, r2, r3
 80061ea:	683a      	ldr	r2, [r7, #0]
 80061ec:	4413      	add	r3, r2
 80061ee:	8a59      	ldrh	r1, [r3, #18]
 80061f0:	7bfb      	ldrb	r3, [r7, #15]
 80061f2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80061f6:	fb02 f303 	mul.w	r3, r2, r3
 80061fa:	683a      	ldr	r2, [r7, #0]
 80061fc:	4413      	add	r3, r2
 80061fe:	b2ca      	uxtb	r2, r1
 8006200:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
    ic[curr_ic].configb.tx_data[5] = ((ic[curr_ic].tx_cfgb.dcc >>8 ));
 8006204:	7bfb      	ldrb	r3, [r7, #15]
 8006206:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800620a:	fb02 f303 	mul.w	r3, r2, r3
 800620e:	683a      	ldr	r2, [r7, #0]
 8006210:	4413      	add	r3, r2
 8006212:	8a5b      	ldrh	r3, [r3, #18]
 8006214:	0a1b      	lsrs	r3, r3, #8
 8006216:	b299      	uxth	r1, r3
 8006218:	7bfb      	ldrb	r3, [r7, #15]
 800621a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800621e:	fb02 f303 	mul.w	r3, r2, r3
 8006222:	683a      	ldr	r2, [r7, #0]
 8006224:	4413      	add	r3, r2
 8006226:	b2ca      	uxtb	r2, r1
 8006228:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800622c:	7bfb      	ldrb	r3, [r7, #15]
 800622e:	3301      	adds	r3, #1
 8006230:	73fb      	strb	r3, [r7, #15]
 8006232:	7bfa      	ldrb	r2, [r7, #15]
 8006234:	79fb      	ldrb	r3, [r7, #7]
 8006236:	429a      	cmp	r2, r3
 8006238:	f4ff af4e 	bcc.w	80060d8 <adBms6830CreateConfigb+0x12>
  }
}
 800623c:	bf00      	nop
 800623e:	bf00      	nop
 8006240:	3714      	adds	r7, #20
 8006242:	46bd      	mov	sp, r7
 8006244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006248:	4770      	bx	lr

0800624a <adBms6830CreateClrflagData>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateClrflagData(uint8_t tIC, cell_asic *ic)
{
 800624a:	b480      	push	{r7}
 800624c:	b085      	sub	sp, #20
 800624e:	af00      	add	r7, sp, #0
 8006250:	4603      	mov	r3, r0
 8006252:	6039      	str	r1, [r7, #0]
 8006254:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006256:	2300      	movs	r3, #0
 8006258:	73fb      	strb	r3, [r7, #15]
 800625a:	e138      	b.n	80064ce <adBms6830CreateClrflagData+0x284>
  {
    ic[curr_ic].clrflag.tx_data[0] = (ic[curr_ic].clflag.cl_csflt & 0x00FF);
 800625c:	7bfb      	ldrb	r3, [r7, #15]
 800625e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006262:	fb02 f303 	mul.w	r3, r2, r3
 8006266:	683a      	ldr	r2, [r7, #0]
 8006268:	4413      	add	r3, r2
 800626a:	8b99      	ldrh	r1, [r3, #28]
 800626c:	7bfb      	ldrb	r3, [r7, #15]
 800626e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006272:	fb02 f303 	mul.w	r3, r2, r3
 8006276:	683a      	ldr	r2, [r7, #0]
 8006278:	4413      	add	r3, r2
 800627a:	b2ca      	uxtb	r2, r1
 800627c:	f883 213b 	strb.w	r2, [r3, #315]	@ 0x13b
    ic[curr_ic].clrflag.tx_data[1] = ((ic[curr_ic].clflag.cl_csflt & 0xFF00) >> 8);
 8006280:	7bfb      	ldrb	r3, [r7, #15]
 8006282:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006286:	fb02 f303 	mul.w	r3, r2, r3
 800628a:	683a      	ldr	r2, [r7, #0]
 800628c:	4413      	add	r3, r2
 800628e:	8b9b      	ldrh	r3, [r3, #28]
 8006290:	0a1b      	lsrs	r3, r3, #8
 8006292:	b299      	uxth	r1, r3
 8006294:	7bfb      	ldrb	r3, [r7, #15]
 8006296:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800629a:	fb02 f303 	mul.w	r3, r2, r3
 800629e:	683a      	ldr	r2, [r7, #0]
 80062a0:	4413      	add	r3, r2
 80062a2:	b2ca      	uxtb	r2, r1
 80062a4:	f883 213c 	strb.w	r2, [r3, #316]	@ 0x13c
    ic[curr_ic].clrflag.tx_data[2] = 0x00;
 80062a8:	7bfb      	ldrb	r3, [r7, #15]
 80062aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062ae:	fb02 f303 	mul.w	r3, r2, r3
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	4413      	add	r3, r2
 80062b6:	2200      	movs	r2, #0
 80062b8:	f883 213d 	strb.w	r2, [r3, #317]	@ 0x13d
    ic[curr_ic].clrflag.tx_data[3] = 0x00;
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
 80062be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062c2:	fb02 f303 	mul.w	r3, r2, r3
 80062c6:	683a      	ldr	r2, [r7, #0]
 80062c8:	4413      	add	r3, r2
 80062ca:	2200      	movs	r2, #0
 80062cc:	f883 213e 	strb.w	r2, [r3, #318]	@ 0x13e
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 80062d0:	7bfb      	ldrb	r3, [r7, #15]
 80062d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80062d6:	fb02 f303 	mul.w	r3, r2, r3
 80062da:	683a      	ldr	r2, [r7, #0]
 80062dc:	4413      	add	r3, r2
 80062de:	7f9b      	ldrb	r3, [r3, #30]
 80062e0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	b25b      	sxtb	r3, r3
 80062e8:	01db      	lsls	r3, r3, #7
 80062ea:	b25a      	sxtb	r2, r3
 80062ec:	7bfb      	ldrb	r3, [r7, #15]
 80062ee:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80062f2:	fb01 f303 	mul.w	r3, r1, r3
 80062f6:	6839      	ldr	r1, [r7, #0]
 80062f8:	440b      	add	r3, r1
 80062fa:	7f9b      	ldrb	r3, [r3, #30]
 80062fc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006300:	b2db      	uxtb	r3, r3
 8006302:	b25b      	sxtb	r3, r3
 8006304:	019b      	lsls	r3, r3, #6
 8006306:	b25b      	sxtb	r3, r3
 8006308:	4313      	orrs	r3, r2
 800630a:	b25a      	sxtb	r2, r3
 800630c:	7bfb      	ldrb	r3, [r7, #15]
 800630e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006312:	fb01 f303 	mul.w	r3, r1, r3
 8006316:	6839      	ldr	r1, [r7, #0]
 8006318:	440b      	add	r3, r1
 800631a:	7f9b      	ldrb	r3, [r3, #30]
 800631c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006320:	b2db      	uxtb	r3, r3
 8006322:	b25b      	sxtb	r3, r3
 8006324:	015b      	lsls	r3, r3, #5
 8006326:	b25b      	sxtb	r3, r3
 8006328:	4313      	orrs	r3, r2
 800632a:	b25a      	sxtb	r2, r3
 800632c:	7bfb      	ldrb	r3, [r7, #15]
 800632e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006332:	fb01 f303 	mul.w	r3, r1, r3
 8006336:	6839      	ldr	r1, [r7, #0]
 8006338:	440b      	add	r3, r1
 800633a:	7f9b      	ldrb	r3, [r3, #30]
 800633c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006340:	b2db      	uxtb	r3, r3
 8006342:	b25b      	sxtb	r3, r3
 8006344:	011b      	lsls	r3, r3, #4
 8006346:	b25b      	sxtb	r3, r3
 8006348:	4313      	orrs	r3, r2
 800634a:	b25a      	sxtb	r2, r3
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 800634c:	7bfb      	ldrb	r3, [r7, #15]
 800634e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006352:	fb01 f303 	mul.w	r3, r1, r3
 8006356:	6839      	ldr	r1, [r7, #0]
 8006358:	440b      	add	r3, r1
 800635a:	7f9b      	ldrb	r3, [r3, #30]
 800635c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006360:	b2db      	uxtb	r3, r3
 8006362:	b25b      	sxtb	r3, r3
 8006364:	00db      	lsls	r3, r3, #3
 8006366:	b25b      	sxtb	r3, r3
 8006368:	4313      	orrs	r3, r2
 800636a:	b25a      	sxtb	r2, r3
 800636c:	7bfb      	ldrb	r3, [r7, #15]
 800636e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006372:	fb01 f303 	mul.w	r3, r1, r3
 8006376:	6839      	ldr	r1, [r7, #0]
 8006378:	440b      	add	r3, r1
 800637a:	7f9b      	ldrb	r3, [r3, #30]
 800637c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006380:	b2db      	uxtb	r3, r3
 8006382:	b25b      	sxtb	r3, r3
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	b25b      	sxtb	r3, r3
 8006388:	4313      	orrs	r3, r2
 800638a:	b25a      	sxtb	r2, r3
 800638c:	7bfb      	ldrb	r3, [r7, #15]
 800638e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006392:	fb01 f303 	mul.w	r3, r1, r3
 8006396:	6839      	ldr	r1, [r7, #0]
 8006398:	440b      	add	r3, r1
 800639a:	7f9b      	ldrb	r3, [r3, #30]
 800639c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80063a0:	b2db      	uxtb	r3, r3
 80063a2:	b25b      	sxtb	r3, r3
 80063a4:	005b      	lsls	r3, r3, #1
 80063a6:	b25b      	sxtb	r3, r3
 80063a8:	4313      	orrs	r3, r2
 80063aa:	b25a      	sxtb	r2, r3
 80063ac:	7bfb      	ldrb	r3, [r7, #15]
 80063ae:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063b2:	fb01 f303 	mul.w	r3, r1, r3
 80063b6:	6839      	ldr	r1, [r7, #0]
 80063b8:	440b      	add	r3, r1
 80063ba:	7f9b      	ldrb	r3, [r3, #30]
 80063bc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80063c0:	b2db      	uxtb	r3, r3
 80063c2:	b25b      	sxtb	r3, r3
 80063c4:	4313      	orrs	r3, r2
 80063c6:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 80063c8:	7bfb      	ldrb	r3, [r7, #15]
 80063ca:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80063ce:	fb02 f303 	mul.w	r3, r2, r3
 80063d2:	683a      	ldr	r2, [r7, #0]
 80063d4:	4413      	add	r3, r2
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 80063d6:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 80063d8:	f883 213f 	strb.w	r2, [r3, #319]	@ 0x13f
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 80063dc:	7bfb      	ldrb	r3, [r7, #15]
 80063de:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80063e2:	fb02 f303 	mul.w	r3, r2, r3
 80063e6:	683a      	ldr	r2, [r7, #0]
 80063e8:	4413      	add	r3, r2
 80063ea:	7fdb      	ldrb	r3, [r3, #31]
 80063ec:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80063f0:	b2db      	uxtb	r3, r3
 80063f2:	b25b      	sxtb	r3, r3
 80063f4:	01db      	lsls	r3, r3, #7
 80063f6:	b25a      	sxtb	r2, r3
 80063f8:	7bfb      	ldrb	r3, [r7, #15]
 80063fa:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80063fe:	fb01 f303 	mul.w	r3, r1, r3
 8006402:	6839      	ldr	r1, [r7, #0]
 8006404:	440b      	add	r3, r1
 8006406:	7fdb      	ldrb	r3, [r3, #31]
 8006408:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800640c:	b2db      	uxtb	r3, r3
 800640e:	b25b      	sxtb	r3, r3
 8006410:	019b      	lsls	r3, r3, #6
 8006412:	b25b      	sxtb	r3, r3
 8006414:	4313      	orrs	r3, r2
 8006416:	b25a      	sxtb	r2, r3
 8006418:	7bfb      	ldrb	r3, [r7, #15]
 800641a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800641e:	fb01 f303 	mul.w	r3, r1, r3
 8006422:	6839      	ldr	r1, [r7, #0]
 8006424:	440b      	add	r3, r1
 8006426:	7fdb      	ldrb	r3, [r3, #31]
 8006428:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800642c:	b2db      	uxtb	r3, r3
 800642e:	b25b      	sxtb	r3, r3
 8006430:	011b      	lsls	r3, r3, #4
 8006432:	b25b      	sxtb	r3, r3
 8006434:	4313      	orrs	r3, r2
 8006436:	b25a      	sxtb	r2, r3
 8006438:	7bfb      	ldrb	r3, [r7, #15]
 800643a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800643e:	fb01 f303 	mul.w	r3, r1, r3
 8006442:	6839      	ldr	r1, [r7, #0]
 8006444:	440b      	add	r3, r1
 8006446:	7fdb      	ldrb	r3, [r3, #31]
 8006448:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800644c:	b2db      	uxtb	r3, r3
 800644e:	b25b      	sxtb	r3, r3
 8006450:	00db      	lsls	r3, r3, #3
 8006452:	b25b      	sxtb	r3, r3
 8006454:	4313      	orrs	r3, r2
 8006456:	b25a      	sxtb	r2, r3
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 8006458:	7bfb      	ldrb	r3, [r7, #15]
 800645a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800645e:	fb01 f303 	mul.w	r3, r1, r3
 8006462:	6839      	ldr	r1, [r7, #0]
 8006464:	440b      	add	r3, r1
 8006466:	7fdb      	ldrb	r3, [r3, #31]
 8006468:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800646c:	b2db      	uxtb	r3, r3
 800646e:	b25b      	sxtb	r3, r3
 8006470:	009b      	lsls	r3, r3, #2
 8006472:	b25b      	sxtb	r3, r3
 8006474:	4313      	orrs	r3, r2
 8006476:	b25a      	sxtb	r2, r3
 8006478:	7bfb      	ldrb	r3, [r7, #15]
 800647a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800647e:	fb01 f303 	mul.w	r3, r1, r3
 8006482:	6839      	ldr	r1, [r7, #0]
 8006484:	440b      	add	r3, r1
 8006486:	7fdb      	ldrb	r3, [r3, #31]
 8006488:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800648c:	b2db      	uxtb	r3, r3
 800648e:	b25b      	sxtb	r3, r3
 8006490:	005b      	lsls	r3, r3, #1
 8006492:	b25b      	sxtb	r3, r3
 8006494:	4313      	orrs	r3, r2
 8006496:	b25a      	sxtb	r2, r3
 8006498:	7bfb      	ldrb	r3, [r7, #15]
 800649a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800649e:	fb01 f303 	mul.w	r3, r1, r3
 80064a2:	6839      	ldr	r1, [r7, #0]
 80064a4:	440b      	add	r3, r1
 80064a6:	7fdb      	ldrb	r3, [r3, #31]
 80064a8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80064ac:	b2db      	uxtb	r3, r3
 80064ae:	b25b      	sxtb	r3, r3
 80064b0:	4313      	orrs	r3, r2
 80064b2:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 80064b4:	7bfb      	ldrb	r3, [r7, #15]
 80064b6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80064ba:	fb02 f303 	mul.w	r3, r2, r3
 80064be:	683a      	ldr	r2, [r7, #0]
 80064c0:	4413      	add	r3, r2
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 80064c2:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 80064c4:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80064c8:	7bfb      	ldrb	r3, [r7, #15]
 80064ca:	3301      	adds	r3, #1
 80064cc:	73fb      	strb	r3, [r7, #15]
 80064ce:	7bfa      	ldrb	r2, [r7, #15]
 80064d0:	79fb      	ldrb	r3, [r7, #7]
 80064d2:	429a      	cmp	r2, r3
 80064d4:	f4ff aec2 	bcc.w	800625c <adBms6830CreateClrflagData+0x12>
  }
}
 80064d8:	bf00      	nop
 80064da:	bf00      	nop
 80064dc:	3714      	adds	r7, #20
 80064de:	46bd      	mov	sp, r7
 80064e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e4:	4770      	bx	lr

080064e6 <adBms6830CreateComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateComm(uint8_t tIC, cell_asic *ic)
{
 80064e6:	b480      	push	{r7}
 80064e8:	b085      	sub	sp, #20
 80064ea:	af00      	add	r7, sp, #0
 80064ec:	4603      	mov	r3, r0
 80064ee:	6039      	str	r1, [r7, #0]
 80064f0:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80064f2:	2300      	movs	r3, #0
 80064f4:	73fb      	strb	r3, [r7, #15]
 80064f6:	e0a7      	b.n	8006648 <adBms6830CreateComm+0x162>
  {
    ic[curr_ic].com.tx_data[0] = ((ic[curr_ic].comm.icomm[0] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[0]   & 0x0F));
 80064f8:	7bfb      	ldrb	r3, [r7, #15]
 80064fa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80064fe:	fb02 f303 	mul.w	r3, r2, r3
 8006502:	683a      	ldr	r2, [r7, #0]
 8006504:	4413      	add	r3, r2
 8006506:	f893 3103 	ldrb.w	r3, [r3, #259]	@ 0x103
 800650a:	b25b      	sxtb	r3, r3
 800650c:	011b      	lsls	r3, r3, #4
 800650e:	b25a      	sxtb	r2, r3
 8006510:	7bfb      	ldrb	r3, [r7, #15]
 8006512:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006516:	fb01 f303 	mul.w	r3, r1, r3
 800651a:	6839      	ldr	r1, [r7, #0]
 800651c:	440b      	add	r3, r1
 800651e:	f893 3100 	ldrb.w	r3, [r3, #256]	@ 0x100
 8006522:	b25b      	sxtb	r3, r3
 8006524:	f003 030f 	and.w	r3, r3, #15
 8006528:	b25b      	sxtb	r3, r3
 800652a:	4313      	orrs	r3, r2
 800652c:	b259      	sxtb	r1, r3
 800652e:	7bfb      	ldrb	r3, [r7, #15]
 8006530:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006534:	fb02 f303 	mul.w	r3, r2, r3
 8006538:	683a      	ldr	r2, [r7, #0]
 800653a:	4413      	add	r3, r2
 800653c:	b2ca      	uxtb	r2, r1
 800653e:	f883 2157 	strb.w	r2, [r3, #343]	@ 0x157
    ic[curr_ic].com.tx_data[1] = ((ic[curr_ic].comm.data[0] ));
 8006542:	7bfb      	ldrb	r3, [r7, #15]
 8006544:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006548:	fb02 f303 	mul.w	r3, r2, r3
 800654c:	683a      	ldr	r2, [r7, #0]
 800654e:	441a      	add	r2, r3
 8006550:	7bfb      	ldrb	r3, [r7, #15]
 8006552:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006556:	fb01 f303 	mul.w	r3, r1, r3
 800655a:	6839      	ldr	r1, [r7, #0]
 800655c:	440b      	add	r3, r1
 800655e:	f892 2106 	ldrb.w	r2, [r2, #262]	@ 0x106
 8006562:	f883 2158 	strb.w	r2, [r3, #344]	@ 0x158
    ic[curr_ic].com.tx_data[2] = ((ic[curr_ic].comm.icomm[1] & 0x0F)  << 4 ) | (ic[curr_ic].comm.fcomm[1]   & 0x0F);
 8006566:	7bfb      	ldrb	r3, [r7, #15]
 8006568:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800656c:	fb02 f303 	mul.w	r3, r2, r3
 8006570:	683a      	ldr	r2, [r7, #0]
 8006572:	4413      	add	r3, r2
 8006574:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8006578:	b25b      	sxtb	r3, r3
 800657a:	011b      	lsls	r3, r3, #4
 800657c:	b25a      	sxtb	r2, r3
 800657e:	7bfb      	ldrb	r3, [r7, #15]
 8006580:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006584:	fb01 f303 	mul.w	r3, r1, r3
 8006588:	6839      	ldr	r1, [r7, #0]
 800658a:	440b      	add	r3, r1
 800658c:	f893 3101 	ldrb.w	r3, [r3, #257]	@ 0x101
 8006590:	b25b      	sxtb	r3, r3
 8006592:	f003 030f 	and.w	r3, r3, #15
 8006596:	b25b      	sxtb	r3, r3
 8006598:	4313      	orrs	r3, r2
 800659a:	b259      	sxtb	r1, r3
 800659c:	7bfb      	ldrb	r3, [r7, #15]
 800659e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065a2:	fb02 f303 	mul.w	r3, r2, r3
 80065a6:	683a      	ldr	r2, [r7, #0]
 80065a8:	4413      	add	r3, r2
 80065aa:	b2ca      	uxtb	r2, r1
 80065ac:	f883 2159 	strb.w	r2, [r3, #345]	@ 0x159
    ic[curr_ic].com.tx_data[3] = ((ic[curr_ic].comm.data[1]));
 80065b0:	7bfb      	ldrb	r3, [r7, #15]
 80065b2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065b6:	fb02 f303 	mul.w	r3, r2, r3
 80065ba:	683a      	ldr	r2, [r7, #0]
 80065bc:	441a      	add	r2, r3
 80065be:	7bfb      	ldrb	r3, [r7, #15]
 80065c0:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80065c4:	fb01 f303 	mul.w	r3, r1, r3
 80065c8:	6839      	ldr	r1, [r7, #0]
 80065ca:	440b      	add	r3, r1
 80065cc:	f892 2107 	ldrb.w	r2, [r2, #263]	@ 0x107
 80065d0:	f883 215a 	strb.w	r2, [r3, #346]	@ 0x15a
    ic[curr_ic].com.tx_data[4] = ((ic[curr_ic].comm.icomm[2] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[2]   & 0x0F));
 80065d4:	7bfb      	ldrb	r3, [r7, #15]
 80065d6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80065da:	fb02 f303 	mul.w	r3, r2, r3
 80065de:	683a      	ldr	r2, [r7, #0]
 80065e0:	4413      	add	r3, r2
 80065e2:	f893 3105 	ldrb.w	r3, [r3, #261]	@ 0x105
 80065e6:	b25b      	sxtb	r3, r3
 80065e8:	011b      	lsls	r3, r3, #4
 80065ea:	b25a      	sxtb	r2, r3
 80065ec:	7bfb      	ldrb	r3, [r7, #15]
 80065ee:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80065f2:	fb01 f303 	mul.w	r3, r1, r3
 80065f6:	6839      	ldr	r1, [r7, #0]
 80065f8:	440b      	add	r3, r1
 80065fa:	f893 3102 	ldrb.w	r3, [r3, #258]	@ 0x102
 80065fe:	b25b      	sxtb	r3, r3
 8006600:	f003 030f 	and.w	r3, r3, #15
 8006604:	b25b      	sxtb	r3, r3
 8006606:	4313      	orrs	r3, r2
 8006608:	b259      	sxtb	r1, r3
 800660a:	7bfb      	ldrb	r3, [r7, #15]
 800660c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006610:	fb02 f303 	mul.w	r3, r2, r3
 8006614:	683a      	ldr	r2, [r7, #0]
 8006616:	4413      	add	r3, r2
 8006618:	b2ca      	uxtb	r2, r1
 800661a:	f883 215b 	strb.w	r2, [r3, #347]	@ 0x15b
    ic[curr_ic].com.tx_data[5] = ((ic[curr_ic].comm.data[2]));
 800661e:	7bfb      	ldrb	r3, [r7, #15]
 8006620:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006624:	fb02 f303 	mul.w	r3, r2, r3
 8006628:	683a      	ldr	r2, [r7, #0]
 800662a:	441a      	add	r2, r3
 800662c:	7bfb      	ldrb	r3, [r7, #15]
 800662e:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006632:	fb01 f303 	mul.w	r3, r1, r3
 8006636:	6839      	ldr	r1, [r7, #0]
 8006638:	440b      	add	r3, r1
 800663a:	f892 2108 	ldrb.w	r2, [r2, #264]	@ 0x108
 800663e:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006642:	7bfb      	ldrb	r3, [r7, #15]
 8006644:	3301      	adds	r3, #1
 8006646:	73fb      	strb	r3, [r7, #15]
 8006648:	7bfa      	ldrb	r2, [r7, #15]
 800664a:	79fb      	ldrb	r3, [r7, #7]
 800664c:	429a      	cmp	r2, r3
 800664e:	f4ff af53 	bcc.w	80064f8 <adBms6830CreateComm+0x12>
  }
}
 8006652:	bf00      	nop
 8006654:	bf00      	nop
 8006656:	3714      	adds	r7, #20
 8006658:	46bd      	mov	sp, r7
 800665a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800665e:	4770      	bx	lr

08006660 <adBms6830CreatePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwma(uint8_t tIC, cell_asic *ic)
{
 8006660:	b480      	push	{r7}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	4603      	mov	r3, r0
 8006668:	6039      	str	r1, [r7, #0]
 800666a:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800666c:	2300      	movs	r3, #0
 800666e:	73fb      	strb	r3, [r7, #15]
 8006670:	e0e0      	b.n	8006834 <adBms6830CreatePwma+0x1d4>
  {
    ic[curr_ic].pwma.tx_data[0] = ((ic[curr_ic].PwmA.pwma[1] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[0] & 0x0F));
 8006672:	7bfb      	ldrb	r3, [r7, #15]
 8006674:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006678:	fb02 f303 	mul.w	r3, r2, r3
 800667c:	683a      	ldr	r2, [r7, #0]
 800667e:	4413      	add	r3, r2
 8006680:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 8006684:	b25b      	sxtb	r3, r3
 8006686:	011b      	lsls	r3, r3, #4
 8006688:	b25a      	sxtb	r2, r3
 800668a:	7bfb      	ldrb	r3, [r7, #15]
 800668c:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006690:	fb01 f303 	mul.w	r3, r1, r3
 8006694:	6839      	ldr	r1, [r7, #0]
 8006696:	440b      	add	r3, r1
 8006698:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 800669c:	b25b      	sxtb	r3, r3
 800669e:	f003 030f 	and.w	r3, r3, #15
 80066a2:	b25b      	sxtb	r3, r3
 80066a4:	4313      	orrs	r3, r2
 80066a6:	b259      	sxtb	r1, r3
 80066a8:	7bfb      	ldrb	r3, [r7, #15]
 80066aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066ae:	fb02 f303 	mul.w	r3, r2, r3
 80066b2:	683a      	ldr	r2, [r7, #0]
 80066b4:	4413      	add	r3, r2
 80066b6:	b2ca      	uxtb	r2, r1
 80066b8:	f883 2165 	strb.w	r2, [r3, #357]	@ 0x165
    ic[curr_ic].pwma.tx_data[1] = ((ic[curr_ic].PwmA.pwma[3] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[2] & 0x0F));
 80066bc:	7bfb      	ldrb	r3, [r7, #15]
 80066be:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066c2:	fb02 f303 	mul.w	r3, r2, r3
 80066c6:	683a      	ldr	r2, [r7, #0]
 80066c8:	4413      	add	r3, r2
 80066ca:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 80066ce:	b25b      	sxtb	r3, r3
 80066d0:	011b      	lsls	r3, r3, #4
 80066d2:	b25a      	sxtb	r2, r3
 80066d4:	7bfb      	ldrb	r3, [r7, #15]
 80066d6:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80066da:	fb01 f303 	mul.w	r3, r1, r3
 80066de:	6839      	ldr	r1, [r7, #0]
 80066e0:	440b      	add	r3, r1
 80066e2:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 80066e6:	b25b      	sxtb	r3, r3
 80066e8:	f003 030f 	and.w	r3, r3, #15
 80066ec:	b25b      	sxtb	r3, r3
 80066ee:	4313      	orrs	r3, r2
 80066f0:	b259      	sxtb	r1, r3
 80066f2:	7bfb      	ldrb	r3, [r7, #15]
 80066f4:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80066f8:	fb02 f303 	mul.w	r3, r2, r3
 80066fc:	683a      	ldr	r2, [r7, #0]
 80066fe:	4413      	add	r3, r2
 8006700:	b2ca      	uxtb	r2, r1
 8006702:	f883 2166 	strb.w	r2, [r3, #358]	@ 0x166
    ic[curr_ic].pwma.tx_data[2] = ((ic[curr_ic].PwmA.pwma[5] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[4] & 0x0F));
 8006706:	7bfb      	ldrb	r3, [r7, #15]
 8006708:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800670c:	fb02 f303 	mul.w	r3, r2, r3
 8006710:	683a      	ldr	r2, [r7, #0]
 8006712:	4413      	add	r3, r2
 8006714:	f893 310e 	ldrb.w	r3, [r3, #270]	@ 0x10e
 8006718:	b25b      	sxtb	r3, r3
 800671a:	011b      	lsls	r3, r3, #4
 800671c:	b25a      	sxtb	r2, r3
 800671e:	7bfb      	ldrb	r3, [r7, #15]
 8006720:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006724:	fb01 f303 	mul.w	r3, r1, r3
 8006728:	6839      	ldr	r1, [r7, #0]
 800672a:	440b      	add	r3, r1
 800672c:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 8006730:	b25b      	sxtb	r3, r3
 8006732:	f003 030f 	and.w	r3, r3, #15
 8006736:	b25b      	sxtb	r3, r3
 8006738:	4313      	orrs	r3, r2
 800673a:	b259      	sxtb	r1, r3
 800673c:	7bfb      	ldrb	r3, [r7, #15]
 800673e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006742:	fb02 f303 	mul.w	r3, r2, r3
 8006746:	683a      	ldr	r2, [r7, #0]
 8006748:	4413      	add	r3, r2
 800674a:	b2ca      	uxtb	r2, r1
 800674c:	f883 2167 	strb.w	r2, [r3, #359]	@ 0x167
    ic[curr_ic].pwma.tx_data[3] = ((ic[curr_ic].PwmA.pwma[7] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[6] & 0x0F));
 8006750:	7bfb      	ldrb	r3, [r7, #15]
 8006752:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006756:	fb02 f303 	mul.w	r3, r2, r3
 800675a:	683a      	ldr	r2, [r7, #0]
 800675c:	4413      	add	r3, r2
 800675e:	f893 3110 	ldrb.w	r3, [r3, #272]	@ 0x110
 8006762:	b25b      	sxtb	r3, r3
 8006764:	011b      	lsls	r3, r3, #4
 8006766:	b25a      	sxtb	r2, r3
 8006768:	7bfb      	ldrb	r3, [r7, #15]
 800676a:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800676e:	fb01 f303 	mul.w	r3, r1, r3
 8006772:	6839      	ldr	r1, [r7, #0]
 8006774:	440b      	add	r3, r1
 8006776:	f893 310f 	ldrb.w	r3, [r3, #271]	@ 0x10f
 800677a:	b25b      	sxtb	r3, r3
 800677c:	f003 030f 	and.w	r3, r3, #15
 8006780:	b25b      	sxtb	r3, r3
 8006782:	4313      	orrs	r3, r2
 8006784:	b259      	sxtb	r1, r3
 8006786:	7bfb      	ldrb	r3, [r7, #15]
 8006788:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800678c:	fb02 f303 	mul.w	r3, r2, r3
 8006790:	683a      	ldr	r2, [r7, #0]
 8006792:	4413      	add	r3, r2
 8006794:	b2ca      	uxtb	r2, r1
 8006796:	f883 2168 	strb.w	r2, [r3, #360]	@ 0x168
    ic[curr_ic].pwma.tx_data[4] = ((ic[curr_ic].PwmA.pwma[9] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[8] & 0x0F));
 800679a:	7bfb      	ldrb	r3, [r7, #15]
 800679c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80067a0:	fb02 f303 	mul.w	r3, r2, r3
 80067a4:	683a      	ldr	r2, [r7, #0]
 80067a6:	4413      	add	r3, r2
 80067a8:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 80067ac:	b25b      	sxtb	r3, r3
 80067ae:	011b      	lsls	r3, r3, #4
 80067b0:	b25a      	sxtb	r2, r3
 80067b2:	7bfb      	ldrb	r3, [r7, #15]
 80067b4:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80067b8:	fb01 f303 	mul.w	r3, r1, r3
 80067bc:	6839      	ldr	r1, [r7, #0]
 80067be:	440b      	add	r3, r1
 80067c0:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 80067c4:	b25b      	sxtb	r3, r3
 80067c6:	f003 030f 	and.w	r3, r3, #15
 80067ca:	b25b      	sxtb	r3, r3
 80067cc:	4313      	orrs	r3, r2
 80067ce:	b259      	sxtb	r1, r3
 80067d0:	7bfb      	ldrb	r3, [r7, #15]
 80067d2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80067d6:	fb02 f303 	mul.w	r3, r2, r3
 80067da:	683a      	ldr	r2, [r7, #0]
 80067dc:	4413      	add	r3, r2
 80067de:	b2ca      	uxtb	r2, r1
 80067e0:	f883 2169 	strb.w	r2, [r3, #361]	@ 0x169
    ic[curr_ic].pwma.tx_data[5] = ((ic[curr_ic].PwmA.pwma[11] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[10] & 0x0F));
 80067e4:	7bfb      	ldrb	r3, [r7, #15]
 80067e6:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80067ea:	fb02 f303 	mul.w	r3, r2, r3
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	4413      	add	r3, r2
 80067f2:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 80067f6:	b25b      	sxtb	r3, r3
 80067f8:	011b      	lsls	r3, r3, #4
 80067fa:	b25a      	sxtb	r2, r3
 80067fc:	7bfb      	ldrb	r3, [r7, #15]
 80067fe:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 8006802:	fb01 f303 	mul.w	r3, r1, r3
 8006806:	6839      	ldr	r1, [r7, #0]
 8006808:	440b      	add	r3, r1
 800680a:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800680e:	b25b      	sxtb	r3, r3
 8006810:	f003 030f 	and.w	r3, r3, #15
 8006814:	b25b      	sxtb	r3, r3
 8006816:	4313      	orrs	r3, r2
 8006818:	b259      	sxtb	r1, r3
 800681a:	7bfb      	ldrb	r3, [r7, #15]
 800681c:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006820:	fb02 f303 	mul.w	r3, r2, r3
 8006824:	683a      	ldr	r2, [r7, #0]
 8006826:	4413      	add	r3, r2
 8006828:	b2ca      	uxtb	r2, r1
 800682a:	f883 216a 	strb.w	r2, [r3, #362]	@ 0x16a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800682e:	7bfb      	ldrb	r3, [r7, #15]
 8006830:	3301      	adds	r3, #1
 8006832:	73fb      	strb	r3, [r7, #15]
 8006834:	7bfa      	ldrb	r2, [r7, #15]
 8006836:	79fb      	ldrb	r3, [r7, #7]
 8006838:	429a      	cmp	r2, r3
 800683a:	f4ff af1a 	bcc.w	8006672 <adBms6830CreatePwma+0x12>
  }
}
 800683e:	bf00      	nop
 8006840:	bf00      	nop
 8006842:	3714      	adds	r7, #20
 8006844:	46bd      	mov	sp, r7
 8006846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684a:	4770      	bx	lr

0800684c <adBms6830CreatePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwmb(uint8_t tIC, cell_asic *ic)
{
 800684c:	b480      	push	{r7}
 800684e:	b085      	sub	sp, #20
 8006850:	af00      	add	r7, sp, #0
 8006852:	4603      	mov	r3, r0
 8006854:	6039      	str	r1, [r7, #0]
 8006856:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006858:	2300      	movs	r3, #0
 800685a:	73fb      	strb	r3, [r7, #15]
 800685c:	e04c      	b.n	80068f8 <adBms6830CreatePwmb+0xac>
  {
    ic[curr_ic].pwmb.tx_data[0] = ((ic[curr_ic].PwmB.pwmb[1] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[0] & 0x0F));
 800685e:	7bfb      	ldrb	r3, [r7, #15]
 8006860:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006864:	fb02 f303 	mul.w	r3, r2, r3
 8006868:	683a      	ldr	r2, [r7, #0]
 800686a:	4413      	add	r3, r2
 800686c:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8006870:	b25b      	sxtb	r3, r3
 8006872:	011b      	lsls	r3, r3, #4
 8006874:	b25a      	sxtb	r2, r3
 8006876:	7bfb      	ldrb	r3, [r7, #15]
 8006878:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 800687c:	fb01 f303 	mul.w	r3, r1, r3
 8006880:	6839      	ldr	r1, [r7, #0]
 8006882:	440b      	add	r3, r1
 8006884:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8006888:	b25b      	sxtb	r3, r3
 800688a:	f003 030f 	and.w	r3, r3, #15
 800688e:	b25b      	sxtb	r3, r3
 8006890:	4313      	orrs	r3, r2
 8006892:	b259      	sxtb	r1, r3
 8006894:	7bfb      	ldrb	r3, [r7, #15]
 8006896:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800689a:	fb02 f303 	mul.w	r3, r2, r3
 800689e:	683a      	ldr	r2, [r7, #0]
 80068a0:	4413      	add	r3, r2
 80068a2:	b2ca      	uxtb	r2, r1
 80068a4:	f883 2173 	strb.w	r2, [r3, #371]	@ 0x173
    ic[curr_ic].pwmb.tx_data[1] = ((ic[curr_ic].PwmB.pwmb[3] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[2] & 0x0F));
 80068a8:	7bfb      	ldrb	r3, [r7, #15]
 80068aa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80068ae:	fb02 f303 	mul.w	r3, r2, r3
 80068b2:	683a      	ldr	r2, [r7, #0]
 80068b4:	4413      	add	r3, r2
 80068b6:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80068ba:	b25b      	sxtb	r3, r3
 80068bc:	011b      	lsls	r3, r3, #4
 80068be:	b25a      	sxtb	r2, r3
 80068c0:	7bfb      	ldrb	r3, [r7, #15]
 80068c2:	f44f 7128 	mov.w	r1, #672	@ 0x2a0
 80068c6:	fb01 f303 	mul.w	r3, r1, r3
 80068ca:	6839      	ldr	r1, [r7, #0]
 80068cc:	440b      	add	r3, r1
 80068ce:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 80068d2:	b25b      	sxtb	r3, r3
 80068d4:	f003 030f 	and.w	r3, r3, #15
 80068d8:	b25b      	sxtb	r3, r3
 80068da:	4313      	orrs	r3, r2
 80068dc:	b259      	sxtb	r1, r3
 80068de:	7bfb      	ldrb	r3, [r7, #15]
 80068e0:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 80068e4:	fb02 f303 	mul.w	r3, r2, r3
 80068e8:	683a      	ldr	r2, [r7, #0]
 80068ea:	4413      	add	r3, r2
 80068ec:	b2ca      	uxtb	r2, r1
 80068ee:	f883 2174 	strb.w	r2, [r3, #372]	@ 0x174
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80068f2:	7bfb      	ldrb	r3, [r7, #15]
 80068f4:	3301      	adds	r3, #1
 80068f6:	73fb      	strb	r3, [r7, #15]
 80068f8:	7bfa      	ldrb	r2, [r7, #15]
 80068fa:	79fb      	ldrb	r3, [r7, #7]
 80068fc:	429a      	cmp	r2, r3
 80068fe:	d3ae      	bcc.n	800685e <adBms6830CreatePwmb+0x12>
  }
}
 8006900:	bf00      	nop
 8006902:	bf00      	nop
 8006904:	3714      	adds	r7, #20
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
	...

08006910 <adBms6830_init_config>:
* @brief Set configuration register A. Refer to the data sheet
*        Set configuration register B. Refer to the data sheet
*******************************************************************************
*/
void adBms6830_init_config(uint8_t tIC, cell_asic *ic)
{
 8006910:	b590      	push	{r4, r7, lr}
 8006912:	b087      	sub	sp, #28
 8006914:	af02      	add	r7, sp, #8
 8006916:	4603      	mov	r3, r0
 8006918:	6039      	str	r1, [r7, #0]
 800691a:	71fb      	strb	r3, [r7, #7]
  for(uint8_t cic = 0; cic < tIC; cic++)
 800691c:	2300      	movs	r3, #0
 800691e:	73fb      	strb	r3, [r7, #15]
 8006920:	e038      	b.n	8006994 <adBms6830_init_config+0x84>
  {
    /* Init config A */
    ic[cic].tx_cfga.refon = PWR_UP;
 8006922:	7bfb      	ldrb	r3, [r7, #15]
 8006924:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006928:	fb02 f303 	mul.w	r3, r2, r3
 800692c:	683a      	ldr	r2, [r7, #0]
 800692e:	441a      	add	r2, r3
 8006930:	7813      	ldrb	r3, [r2, #0]
 8006932:	f043 0301 	orr.w	r3, r3, #1
 8006936:	7013      	strb	r3, [r2, #0]
//    ic[cic].cfga.cth = CVT_8_1mV;
//    ic[cic].cfga.flag_d = ConfigA_Flag(FLAG_D0, FLAG_SET) | ConfigA_Flag(FLAG_D1, FLAG_SET);
//    ic[cic].cfga.gpo = ConfigA_Gpo(GPO2, GPO_SET) | ConfigA_Gpo(GPO10, GPO_SET);
    ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8006938:	7bfb      	ldrb	r3, [r7, #15]
 800693a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800693e:	fb02 f303 	mul.w	r3, r2, r3
 8006942:	683a      	ldr	r2, [r7, #0]
 8006944:	441a      	add	r2, r3
 8006946:	8853      	ldrh	r3, [r2, #2]
 8006948:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 800694c:	f361 134e 	bfi	r3, r1, #5, #10
 8006950:	8053      	strh	r3, [r2, #2]
//    ic[cic].cfga.soakon = SOAKON_CLR;
//    ic[cic].cfga.fc = IIR_FPA256;

    /* Init config B */
//    ic[cic].cfgb.dtmen = DTMEN_ON;
    ic[cic].tx_cfgb.vov = SetOverVoltageThreshold(OV_THRESHOLD);
 8006952:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 80069cc <adBms6830_init_config+0xbc>
 8006956:	7bfb      	ldrb	r3, [r7, #15]
 8006958:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800695c:	fb02 f303 	mul.w	r3, r2, r3
 8006960:	683a      	ldr	r2, [r7, #0]
 8006962:	18d4      	adds	r4, r2, r3
 8006964:	eeb0 0a67 	vmov.f32	s0, s15
 8006968:	f7fb fd2a 	bl	80023c0 <SetOverVoltageThreshold>
 800696c:	4603      	mov	r3, r0
 800696e:	81e3      	strh	r3, [r4, #14]
    ic[cic].tx_cfgb.vuv = SetUnderVoltageThreshold(UV_THRESHOLD);
 8006970:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 8006974:	7bfb      	ldrb	r3, [r7, #15]
 8006976:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 800697a:	fb02 f303 	mul.w	r3, r2, r3
 800697e:	683a      	ldr	r2, [r7, #0]
 8006980:	18d4      	adds	r4, r2, r3
 8006982:	eeb0 0a67 	vmov.f32	s0, s15
 8006986:	f7fb fd5b 	bl	8002440 <SetUnderVoltageThreshold>
 800698a:	4603      	mov	r3, r0
 800698c:	81a3      	strh	r3, [r4, #12]
  for(uint8_t cic = 0; cic < tIC; cic++)
 800698e:	7bfb      	ldrb	r3, [r7, #15]
 8006990:	3301      	adds	r3, #1
 8006992:	73fb      	strb	r3, [r7, #15]
 8006994:	7bfa      	ldrb	r2, [r7, #15]
 8006996:	79fb      	ldrb	r3, [r7, #7]
 8006998:	429a      	cmp	r2, r3
 800699a:	d3c2      	bcc.n	8006922 <adBms6830_init_config+0x12>
//    ic[cic].cfgb.dcc = ConfigB_DccBit(DCC16, DCC_BIT_SET);
//    SetConfigB_DischargeTimeOutValue(tIC, &ic[cic], RANG_0_TO_63_MIN, TIME_1MIN_OR_0_26HR);
  }
  adBmsWakeupIc(tIC);
 800699c:	79fb      	ldrb	r3, [r7, #7]
 800699e:	4618      	mov	r0, r3
 80069a0:	f000 f8f2 	bl	8006b88 <adBmsWakeupIc>
  adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 80069a4:	79f8      	ldrb	r0, [r7, #7]
 80069a6:	2301      	movs	r3, #1
 80069a8:	9300      	str	r3, [sp, #0]
 80069aa:	2308      	movs	r3, #8
 80069ac:	4a08      	ldr	r2, [pc, #32]	@ (80069d0 <adBms6830_init_config+0xc0>)
 80069ae:	6839      	ldr	r1, [r7, #0]
 80069b0:	f7fb fb0a 	bl	8001fc8 <adBmsWriteData>
  adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 80069b4:	79f8      	ldrb	r0, [r7, #7]
 80069b6:	2302      	movs	r3, #2
 80069b8:	9300      	str	r3, [sp, #0]
 80069ba:	2308      	movs	r3, #8
 80069bc:	4a05      	ldr	r2, [pc, #20]	@ (80069d4 <adBms6830_init_config+0xc4>)
 80069be:	6839      	ldr	r1, [r7, #0]
 80069c0:	f7fb fb02 	bl	8001fc8 <adBmsWriteData>
}
 80069c4:	bf00      	nop
 80069c6:	3714      	adds	r7, #20
 80069c8:	46bd      	mov	sp, r7
 80069ca:	bd90      	pop	{r4, r7, pc}
 80069cc:	40866666 	.word	0x40866666
 80069d0:	20000000 	.word	0x20000000
 80069d4:	20000004 	.word	0x20000004

080069d8 <adBms6830_start_adc_cell_voltage_measurment>:
*******************************************************************************
* @brief Start ADC Cell Voltage Measurement
*******************************************************************************
*/
void adBms6830_start_adc_cell_voltage_measurment(uint8_t tIC)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af02      	add	r7, sp, #8
 80069de:	4603      	mov	r3, r0
 80069e0:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 80069e2:	79fb      	ldrb	r3, [r7, #7]
 80069e4:	4618      	mov	r0, r3
 80069e6:	f000 f8cf 	bl	8006b88 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 80069ea:	2300      	movs	r3, #0
 80069ec:	9300      	str	r3, [sp, #0]
 80069ee:	2300      	movs	r3, #0
 80069f0:	2200      	movs	r2, #0
 80069f2:	2101      	movs	r1, #1
 80069f4:	2001      	movs	r0, #1
 80069f6:	f7fb fc8f 	bl	8002318 <adBms6830_Adcv>
#ifdef MBED
  pc.printf("Cell conversion completed\n");
#else
  printf("Cell conversion completed\n");
 80069fa:	4803      	ldr	r0, [pc, #12]	@ (8006a08 <adBms6830_start_adc_cell_voltage_measurment+0x30>)
 80069fc:	f008 f89a 	bl	800eb34 <puts>
#endif
}
 8006a00:	bf00      	nop
 8006a02:	3708      	adds	r7, #8
 8006a04:	46bd      	mov	sp, r7
 8006a06:	bd80      	pop	{r7, pc}
 8006a08:	0801161c 	.word	0x0801161c

08006a0c <adBms6830_read_cell_voltages>:
*******************************************************************************
* @brief Read Cell Voltages
*******************************************************************************
*/
void adBms6830_read_cell_voltages(uint8_t tIC, cell_asic *ic)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b084      	sub	sp, #16
 8006a10:	af02      	add	r7, sp, #8
 8006a12:	4603      	mov	r3, r0
 8006a14:	6039      	str	r1, [r7, #0]
 8006a16:	71fb      	strb	r3, [r7, #7]
  adBmsWakeupIc(tIC);
 8006a18:	79fb      	ldrb	r3, [r7, #7]
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f000 f8b4 	bl	8006b88 <adBmsWakeupIc>
  adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006a20:	2300      	movs	r3, #0
 8006a22:	9300      	str	r3, [sp, #0]
 8006a24:	2300      	movs	r3, #0
 8006a26:	2200      	movs	r2, #0
 8006a28:	2101      	movs	r1, #1
 8006a2a:	2001      	movs	r0, #1
 8006a2c:	f7fb fc74 	bl	8002318 <adBms6830_Adcv>
  adBms6830_Snap();
 8006a30:	f7fb fca5 	bl	800237e <adBms6830_Snap>
  adBmsReadData(tIC, &ic[0], RDCVA, Cell, A);
 8006a34:	79f8      	ldrb	r0, [r7, #7]
 8006a36:	2301      	movs	r3, #1
 8006a38:	9300      	str	r3, [sp, #0]
 8006a3a:	2300      	movs	r3, #0
 8006a3c:	4a1b      	ldr	r2, [pc, #108]	@ (8006aac <adBms6830_read_cell_voltages+0xa0>)
 8006a3e:	6839      	ldr	r1, [r7, #0]
 8006a40:	f7fa fcc6 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVB, Cell, B);
 8006a44:	79f8      	ldrb	r0, [r7, #7]
 8006a46:	2302      	movs	r3, #2
 8006a48:	9300      	str	r3, [sp, #0]
 8006a4a:	2300      	movs	r3, #0
 8006a4c:	4a18      	ldr	r2, [pc, #96]	@ (8006ab0 <adBms6830_read_cell_voltages+0xa4>)
 8006a4e:	6839      	ldr	r1, [r7, #0]
 8006a50:	f7fa fcbe 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVC, Cell, C);
 8006a54:	79f8      	ldrb	r0, [r7, #7]
 8006a56:	2303      	movs	r3, #3
 8006a58:	9300      	str	r3, [sp, #0]
 8006a5a:	2300      	movs	r3, #0
 8006a5c:	4a15      	ldr	r2, [pc, #84]	@ (8006ab4 <adBms6830_read_cell_voltages+0xa8>)
 8006a5e:	6839      	ldr	r1, [r7, #0]
 8006a60:	f7fa fcb6 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVD, Cell, D);
 8006a64:	79f8      	ldrb	r0, [r7, #7]
 8006a66:	2304      	movs	r3, #4
 8006a68:	9300      	str	r3, [sp, #0]
 8006a6a:	2300      	movs	r3, #0
 8006a6c:	4a12      	ldr	r2, [pc, #72]	@ (8006ab8 <adBms6830_read_cell_voltages+0xac>)
 8006a6e:	6839      	ldr	r1, [r7, #0]
 8006a70:	f7fa fcae 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVE, Cell, E);
 8006a74:	79f8      	ldrb	r0, [r7, #7]
 8006a76:	2305      	movs	r3, #5
 8006a78:	9300      	str	r3, [sp, #0]
 8006a7a:	2300      	movs	r3, #0
 8006a7c:	4a0f      	ldr	r2, [pc, #60]	@ (8006abc <adBms6830_read_cell_voltages+0xb0>)
 8006a7e:	6839      	ldr	r1, [r7, #0]
 8006a80:	f7fa fca6 	bl	80013d0 <adBmsReadData>
  adBmsReadData(tIC, &ic[0], RDCVF, Cell, F);
 8006a84:	79f8      	ldrb	r0, [r7, #7]
 8006a86:	2306      	movs	r3, #6
 8006a88:	9300      	str	r3, [sp, #0]
 8006a8a:	2300      	movs	r3, #0
 8006a8c:	4a0c      	ldr	r2, [pc, #48]	@ (8006ac0 <adBms6830_read_cell_voltages+0xb4>)
 8006a8e:	6839      	ldr	r1, [r7, #0]
 8006a90:	f7fa fc9e 	bl	80013d0 <adBmsReadData>
  adBms6830_Unsnap();
 8006a94:	f7fb fc82 	bl	800239c <adBms6830_Unsnap>
  printVoltages(tIC, &ic[0], Cell);
 8006a98:	79fb      	ldrb	r3, [r7, #7]
 8006a9a:	2200      	movs	r2, #0
 8006a9c:	6839      	ldr	r1, [r7, #0]
 8006a9e:	4618      	mov	r0, r3
 8006aa0:	f000 f890 	bl	8006bc4 <printVoltages>
}
 8006aa4:	bf00      	nop
 8006aa6:	3708      	adds	r7, #8
 8006aa8:	46bd      	mov	sp, r7
 8006aaa:	bd80      	pop	{r7, pc}
 8006aac:	20000008 	.word	0x20000008
 8006ab0:	2000000c 	.word	0x2000000c
 8006ab4:	20000010 	.word	0x20000010
 8006ab8:	20000014 	.word	0x20000014
 8006abc:	20000018 	.word	0x20000018
 8006ac0:	2000001c 	.word	0x2000001c

08006ac4 <Delay_ms>:
 * @return None
 *
 *******************************************************************************
*/
void Delay_ms(uint32_t delay)
{
 8006ac4:	b580      	push	{r7, lr}
 8006ac6:	b082      	sub	sp, #8
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f001 f999 	bl	8007e04 <HAL_Delay>
}
 8006ad2:	bf00      	nop
 8006ad4:	3708      	adds	r7, #8
 8006ad6:	46bd      	mov	sp, r7
 8006ad8:	bd80      	pop	{r7, pc}
	...

08006adc <adBmsCsLow>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsLow()
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_RESET);
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	2140      	movs	r1, #64	@ 0x40
 8006ae4:	4802      	ldr	r0, [pc, #8]	@ (8006af0 <adBmsCsLow+0x14>)
 8006ae6:	f003 f8af 	bl	8009c48 <HAL_GPIO_WritePin>
}
 8006aea:	bf00      	nop
 8006aec:	bd80      	pop	{r7, pc}
 8006aee:	bf00      	nop
 8006af0:	48000400 	.word	0x48000400

08006af4 <adBmsCsHigh>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsHigh()
{
 8006af4:	b580      	push	{r7, lr}
 8006af6:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_SET);
 8006af8:	2201      	movs	r2, #1
 8006afa:	2140      	movs	r1, #64	@ 0x40
 8006afc:	4802      	ldr	r0, [pc, #8]	@ (8006b08 <adBmsCsHigh+0x14>)
 8006afe:	f003 f8a3 	bl	8009c48 <HAL_GPIO_WritePin>
}
 8006b02:	bf00      	nop
 8006b04:	bd80      	pop	{r7, pc}
 8006b06:	bf00      	nop
 8006b08:	48000400 	.word	0x48000400

08006b0c <spiWriteBytes>:
void spiWriteBytes
(
uint16_t size,                     /*Option: Number of bytes to be written on the SPI port*/
uint8_t *tx_Data                       /*Array of bytes to be written on the SPI port*/
)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b084      	sub	sp, #16
 8006b10:	af00      	add	r7, sp, #0
 8006b12:	4603      	mov	r3, r0
 8006b14:	6039      	str	r1, [r7, #0]
 8006b16:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_SPI_Transmit(hspi, tx_Data, size, SPI_TIME_OUT);
 8006b18:	4b0a      	ldr	r3, [pc, #40]	@ (8006b44 <spiWriteBytes+0x38>)
 8006b1a:	6818      	ldr	r0, [r3, #0]
 8006b1c:	88fa      	ldrh	r2, [r7, #6]
 8006b1e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b22:	6839      	ldr	r1, [r7, #0]
 8006b24:	f004 f983 	bl	800ae2e <HAL_SPI_Transmit>
 8006b28:	4603      	mov	r3, r0
 8006b2a:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) {
 8006b2c:	7bfb      	ldrb	r3, [r7, #15]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d004      	beq.n	8006b3c <spiWriteBytes+0x30>
        // If you hit this, your SPI handle is likely invalid or the peripheral clock is off
        printf("SPI Error: %d\n", status);
 8006b32:	7bfb      	ldrb	r3, [r7, #15]
 8006b34:	4619      	mov	r1, r3
 8006b36:	4804      	ldr	r0, [pc, #16]	@ (8006b48 <spiWriteBytes+0x3c>)
 8006b38:	f007 ff94 	bl	800ea64 <iprintf>
    }
}
 8006b3c:	bf00      	nop
 8006b3e:	3710      	adds	r7, #16
 8006b40:	46bd      	mov	sp, r7
 8006b42:	bd80      	pop	{r7, pc}
 8006b44:	20000020 	.word	0x20000020
 8006b48:	08011750 	.word	0x08011750

08006b4c <spiWriteReadBytes>:
(
uint8_t *tx_data,                   /*array of data to be written on SPI port*/
uint8_t *rx_data,                   /*Input: array that will store the data read by the SPI port*/
uint16_t size                           /*Option: number of bytes*/
)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b084      	sub	sp, #16
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	4613      	mov	r3, r2
 8006b58:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_data, 4, SPI_TIME_OUT);
 8006b5a:	4b0a      	ldr	r3, [pc, #40]	@ (8006b84 <spiWriteReadBytes+0x38>)
 8006b5c:	6818      	ldr	r0, [r3, #0]
 8006b5e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b62:	2204      	movs	r2, #4
 8006b64:	68f9      	ldr	r1, [r7, #12]
 8006b66:	f004 f962 	bl	800ae2e <HAL_SPI_Transmit>
  HAL_SPI_Receive(hspi, rx_data, size, SPI_TIME_OUT);
 8006b6a:	4b06      	ldr	r3, [pc, #24]	@ (8006b84 <spiWriteReadBytes+0x38>)
 8006b6c:	6818      	ldr	r0, [r3, #0]
 8006b6e:	88fa      	ldrh	r2, [r7, #6]
 8006b70:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8006b74:	68b9      	ldr	r1, [r7, #8]
 8006b76:	f004 fad0 	bl	800b11a <HAL_SPI_Receive>
}
 8006b7a:	bf00      	nop
 8006b7c:	3710      	adds	r7, #16
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	20000020 	.word	0x20000020

08006b88 <adBmsWakeupIc>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsWakeupIc(uint8_t total_ic)
{
 8006b88:	b580      	push	{r7, lr}
 8006b8a:	b084      	sub	sp, #16
 8006b8c:	af00      	add	r7, sp, #0
 8006b8e:	4603      	mov	r3, r0
 8006b90:	71fb      	strb	r3, [r7, #7]
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8006b92:	2300      	movs	r3, #0
 8006b94:	73fb      	strb	r3, [r7, #15]
 8006b96:	e00c      	b.n	8006bb2 <adBmsWakeupIc+0x2a>
  {
    adBmsCsLow();
 8006b98:	f7ff ffa0 	bl	8006adc <adBmsCsLow>
    Delay_ms(WAKEUP_DELAY);
 8006b9c:	2001      	movs	r0, #1
 8006b9e:	f7ff ff91 	bl	8006ac4 <Delay_ms>
    adBmsCsHigh();
 8006ba2:	f7ff ffa7 	bl	8006af4 <adBmsCsHigh>
    Delay_ms(WAKEUP_DELAY);
 8006ba6:	2001      	movs	r0, #1
 8006ba8:	f7ff ff8c 	bl	8006ac4 <Delay_ms>
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8006bac:	7bfb      	ldrb	r3, [r7, #15]
 8006bae:	3301      	adds	r3, #1
 8006bb0:	73fb      	strb	r3, [r7, #15]
 8006bb2:	7bfa      	ldrb	r2, [r7, #15]
 8006bb4:	79fb      	ldrb	r3, [r7, #7]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d3ee      	bcc.n	8006b98 <adBmsWakeupIc+0x10>
  }
}
 8006bba:	bf00      	nop
 8006bbc:	bf00      	nop
 8006bbe:	3710      	adds	r7, #16
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <printVoltages>:
 * @return None
 *
 *******************************************************************************
*/
void printVoltages(uint8_t tIC, cell_asic *IC, TYPE type)
{
 8006bc4:	b590      	push	{r4, r7, lr}
 8006bc6:	b087      	sub	sp, #28
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	4603      	mov	r3, r0
 8006bcc:	6039      	str	r1, [r7, #0]
 8006bce:	71fb      	strb	r3, [r7, #7]
 8006bd0:	4613      	mov	r3, r2
 8006bd2:	71bb      	strb	r3, [r7, #6]
  float voltage;
  int16_t temp;
  uint8_t channel;
  if((type == Cell) || (type == AvgCell) || (type == F_volt) || (type == S_volt))
 8006bd4:	79bb      	ldrb	r3, [r7, #6]
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d008      	beq.n	8006bec <printVoltages+0x28>
 8006bda:	79bb      	ldrb	r3, [r7, #6]
 8006bdc:	2b05      	cmp	r3, #5
 8006bde:	d005      	beq.n	8006bec <printVoltages+0x28>
 8006be0:	79bb      	ldrb	r3, [r7, #6]
 8006be2:	2b07      	cmp	r3, #7
 8006be4:	d002      	beq.n	8006bec <printVoltages+0x28>
 8006be6:	79bb      	ldrb	r3, [r7, #6]
 8006be8:	2b06      	cmp	r3, #6
 8006bea:	d102      	bne.n	8006bf2 <printVoltages+0x2e>
  {
    channel = CELL;
 8006bec:	2310      	movs	r3, #16
 8006bee:	757b      	strb	r3, [r7, #21]
 8006bf0:	e00a      	b.n	8006c08 <printVoltages+0x44>
  }
  else if (type == Aux){ channel = AUX;}
 8006bf2:	79bb      	ldrb	r3, [r7, #6]
 8006bf4:	2b01      	cmp	r3, #1
 8006bf6:	d102      	bne.n	8006bfe <printVoltages+0x3a>
 8006bf8:	230c      	movs	r3, #12
 8006bfa:	757b      	strb	r3, [r7, #21]
 8006bfc:	e004      	b.n	8006c08 <printVoltages+0x44>
  else if (type == RAux){channel = RAUX;}
 8006bfe:	79bb      	ldrb	r3, [r7, #6]
 8006c00:	2b02      	cmp	r3, #2
 8006c02:	d101      	bne.n	8006c08 <printVoltages+0x44>
 8006c04:	230a      	movs	r3, #10
 8006c06:	757b      	strb	r3, [r7, #21]
  for(uint8_t ic = 0; ic < tIC; ic++)
 8006c08:	2300      	movs	r3, #0
 8006c0a:	753b      	strb	r3, [r7, #20]
 8006c0c:	e1ce      	b.n	8006fac <printVoltages+0x3e8>
  {
    printf("IC%d:",(ic+1));
 8006c0e:	7d3b      	ldrb	r3, [r7, #20]
 8006c10:	3301      	adds	r3, #1
 8006c12:	4619      	mov	r1, r3
 8006c14:	48a6      	ldr	r0, [pc, #664]	@ (8006eb0 <printVoltages+0x2ec>)
 8006c16:	f007 ff25 	bl	800ea64 <iprintf>
    for(uint8_t index = 0; index < channel; index++)
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	74fb      	strb	r3, [r7, #19]
 8006c1e:	e1ba      	b.n	8006f96 <printVoltages+0x3d2>
    {
      if(type == Cell){ temp = IC[ic].cell.c_codes[index]; }
 8006c20:	79bb      	ldrb	r3, [r7, #6]
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d10c      	bne.n	8006c40 <printVoltages+0x7c>
 8006c26:	7d3b      	ldrb	r3, [r7, #20]
 8006c28:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006c2c:	fb02 f303 	mul.w	r3, r2, r3
 8006c30:	683a      	ldr	r2, [r7, #0]
 8006c32:	4413      	add	r3, r2
 8006c34:	7cfa      	ldrb	r2, [r7, #19]
 8006c36:	3210      	adds	r2, #16
 8006c38:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c3c:	82fb      	strh	r3, [r7, #22]
 8006c3e:	e04e      	b.n	8006cde <printVoltages+0x11a>
      else if(type == AvgCell){ temp = IC[ic].acell.ac_codes[index]; }
 8006c40:	79bb      	ldrb	r3, [r7, #6]
 8006c42:	2b05      	cmp	r3, #5
 8006c44:	d10c      	bne.n	8006c60 <printVoltages+0x9c>
 8006c46:	7d3b      	ldrb	r3, [r7, #20]
 8006c48:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006c4c:	fb02 f303 	mul.w	r3, r2, r3
 8006c50:	683a      	ldr	r2, [r7, #0]
 8006c52:	4413      	add	r3, r2
 8006c54:	7cfa      	ldrb	r2, [r7, #19]
 8006c56:	3220      	adds	r2, #32
 8006c58:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c5c:	82fb      	strh	r3, [r7, #22]
 8006c5e:	e03e      	b.n	8006cde <printVoltages+0x11a>
      else if(type == F_volt){ temp = IC[ic].fcell.fc_codes[index]; }
 8006c60:	79bb      	ldrb	r3, [r7, #6]
 8006c62:	2b07      	cmp	r3, #7
 8006c64:	d10c      	bne.n	8006c80 <printVoltages+0xbc>
 8006c66:	7d3b      	ldrb	r3, [r7, #20]
 8006c68:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006c6c:	fb02 f303 	mul.w	r3, r2, r3
 8006c70:	683a      	ldr	r2, [r7, #0]
 8006c72:	4413      	add	r3, r2
 8006c74:	7cfa      	ldrb	r2, [r7, #19]
 8006c76:	3240      	adds	r2, #64	@ 0x40
 8006c78:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c7c:	82fb      	strh	r3, [r7, #22]
 8006c7e:	e02e      	b.n	8006cde <printVoltages+0x11a>
      else if(type == S_volt){ temp = IC[ic].scell.sc_codes[index]; }
 8006c80:	79bb      	ldrb	r3, [r7, #6]
 8006c82:	2b06      	cmp	r3, #6
 8006c84:	d10c      	bne.n	8006ca0 <printVoltages+0xdc>
 8006c86:	7d3b      	ldrb	r3, [r7, #20]
 8006c88:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006c8c:	fb02 f303 	mul.w	r3, r2, r3
 8006c90:	683a      	ldr	r2, [r7, #0]
 8006c92:	4413      	add	r3, r2
 8006c94:	7cfa      	ldrb	r2, [r7, #19]
 8006c96:	3230      	adds	r2, #48	@ 0x30
 8006c98:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006c9c:	82fb      	strh	r3, [r7, #22]
 8006c9e:	e01e      	b.n	8006cde <printVoltages+0x11a>
      else if(type == Aux){ temp = IC[ic].aux.a_codes[index]; }
 8006ca0:	79bb      	ldrb	r3, [r7, #6]
 8006ca2:	2b01      	cmp	r3, #1
 8006ca4:	d10c      	bne.n	8006cc0 <printVoltages+0xfc>
 8006ca6:	7d3b      	ldrb	r3, [r7, #20]
 8006ca8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006cac:	fb02 f303 	mul.w	r3, r2, r3
 8006cb0:	683a      	ldr	r2, [r7, #0]
 8006cb2:	4413      	add	r3, r2
 8006cb4:	7cfa      	ldrb	r2, [r7, #19]
 8006cb6:	3250      	adds	r2, #80	@ 0x50
 8006cb8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006cbc:	82fb      	strh	r3, [r7, #22]
 8006cbe:	e00e      	b.n	8006cde <printVoltages+0x11a>
      else if(type == RAux){ temp = IC[ic].raux.ra_codes[index]; }
 8006cc0:	79bb      	ldrb	r3, [r7, #6]
 8006cc2:	2b02      	cmp	r3, #2
 8006cc4:	d10b      	bne.n	8006cde <printVoltages+0x11a>
 8006cc6:	7d3b      	ldrb	r3, [r7, #20]
 8006cc8:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006ccc:	fb02 f303 	mul.w	r3, r2, r3
 8006cd0:	683a      	ldr	r2, [r7, #0]
 8006cd2:	4413      	add	r3, r2
 8006cd4:	7cfa      	ldrb	r2, [r7, #19]
 8006cd6:	325c      	adds	r2, #92	@ 0x5c
 8006cd8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8006cdc:	82fb      	strh	r3, [r7, #22]
      voltage = getVoltage(temp);
 8006cde:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f000 f978 	bl	8006fd8 <getVoltage>
 8006ce8:	ed87 0a03 	vstr	s0, [r7, #12]
      if(type == Cell)
 8006cec:	79bb      	ldrb	r3, [r7, #6]
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d12b      	bne.n	8006d4a <printVoltages+0x186>
      {
        printf("C%d=%fV,",(index+1), voltage);
 8006cf2:	7cfb      	ldrb	r3, [r7, #19]
 8006cf4:	1c5c      	adds	r4, r3, #1
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f7f9 fc2e 	bl	8000558 <__aeabi_f2d>
 8006cfc:	4602      	mov	r2, r0
 8006cfe:	460b      	mov	r3, r1
 8006d00:	4621      	mov	r1, r4
 8006d02:	486c      	ldr	r0, [pc, #432]	@ (8006eb4 <printVoltages+0x2f0>)
 8006d04:	f007 feae 	bl	800ea64 <iprintf>
        if(index == (channel-1))
 8006d08:	7cfa      	ldrb	r2, [r7, #19]
 8006d0a:	7d7b      	ldrb	r3, [r7, #21]
 8006d0c:	3b01      	subs	r3, #1
 8006d0e:	429a      	cmp	r2, r3
 8006d10:	f040 813e 	bne.w	8006f90 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006d14:	7d3b      	ldrb	r3, [r7, #20]
 8006d16:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d1a:	fb02 f303 	mul.w	r3, r2, r3
 8006d1e:	683a      	ldr	r2, [r7, #0]
 8006d20:	4413      	add	r3, r2
 8006d22:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006d26:	4619      	mov	r1, r3
 8006d28:	4863      	ldr	r0, [pc, #396]	@ (8006eb8 <printVoltages+0x2f4>)
 8006d2a:	f007 fe9b 	bl	800ea64 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.cell_pec);
 8006d2e:	7d3b      	ldrb	r3, [r7, #20]
 8006d30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d34:	fb02 f303 	mul.w	r3, r2, r3
 8006d38:	683a      	ldr	r2, [r7, #0]
 8006d3a:	4413      	add	r3, r2
 8006d3c:	f893 3191 	ldrb.w	r3, [r3, #401]	@ 0x191
 8006d40:	4619      	mov	r1, r3
 8006d42:	485e      	ldr	r0, [pc, #376]	@ (8006ebc <printVoltages+0x2f8>)
 8006d44:	f007 fe8e 	bl	800ea64 <iprintf>
 8006d48:	e122      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else if(type == AvgCell)
 8006d4a:	79bb      	ldrb	r3, [r7, #6]
 8006d4c:	2b05      	cmp	r3, #5
 8006d4e:	d12b      	bne.n	8006da8 <printVoltages+0x1e4>
      {
        printf("AC%d=%fV,",(index+1), voltage);
 8006d50:	7cfb      	ldrb	r3, [r7, #19]
 8006d52:	1c5c      	adds	r4, r3, #1
 8006d54:	68f8      	ldr	r0, [r7, #12]
 8006d56:	f7f9 fbff 	bl	8000558 <__aeabi_f2d>
 8006d5a:	4602      	mov	r2, r0
 8006d5c:	460b      	mov	r3, r1
 8006d5e:	4621      	mov	r1, r4
 8006d60:	4857      	ldr	r0, [pc, #348]	@ (8006ec0 <printVoltages+0x2fc>)
 8006d62:	f007 fe7f 	bl	800ea64 <iprintf>
        if(index == (channel-1))
 8006d66:	7cfa      	ldrb	r2, [r7, #19]
 8006d68:	7d7b      	ldrb	r3, [r7, #21]
 8006d6a:	3b01      	subs	r3, #1
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	f040 810f 	bne.w	8006f90 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006d72:	7d3b      	ldrb	r3, [r7, #20]
 8006d74:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d78:	fb02 f303 	mul.w	r3, r2, r3
 8006d7c:	683a      	ldr	r2, [r7, #0]
 8006d7e:	4413      	add	r3, r2
 8006d80:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006d84:	4619      	mov	r1, r3
 8006d86:	484c      	ldr	r0, [pc, #304]	@ (8006eb8 <printVoltages+0x2f4>)
 8006d88:	f007 fe6c 	bl	800ea64 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.acell_pec);
 8006d8c:	7d3b      	ldrb	r3, [r7, #20]
 8006d8e:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006d92:	fb02 f303 	mul.w	r3, r2, r3
 8006d96:	683a      	ldr	r2, [r7, #0]
 8006d98:	4413      	add	r3, r2
 8006d9a:	f893 3192 	ldrb.w	r3, [r3, #402]	@ 0x192
 8006d9e:	4619      	mov	r1, r3
 8006da0:	4846      	ldr	r0, [pc, #280]	@ (8006ebc <printVoltages+0x2f8>)
 8006da2:	f007 fe5f 	bl	800ea64 <iprintf>
 8006da6:	e0f3      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else if(type == F_volt)
 8006da8:	79bb      	ldrb	r3, [r7, #6]
 8006daa:	2b07      	cmp	r3, #7
 8006dac:	d12b      	bne.n	8006e06 <printVoltages+0x242>
      {
        printf("FC%d=%fV,",(index+1), voltage);
 8006dae:	7cfb      	ldrb	r3, [r7, #19]
 8006db0:	1c5c      	adds	r4, r3, #1
 8006db2:	68f8      	ldr	r0, [r7, #12]
 8006db4:	f7f9 fbd0 	bl	8000558 <__aeabi_f2d>
 8006db8:	4602      	mov	r2, r0
 8006dba:	460b      	mov	r3, r1
 8006dbc:	4621      	mov	r1, r4
 8006dbe:	4841      	ldr	r0, [pc, #260]	@ (8006ec4 <printVoltages+0x300>)
 8006dc0:	f007 fe50 	bl	800ea64 <iprintf>
        if(index == (channel-1))
 8006dc4:	7cfa      	ldrb	r2, [r7, #19]
 8006dc6:	7d7b      	ldrb	r3, [r7, #21]
 8006dc8:	3b01      	subs	r3, #1
 8006dca:	429a      	cmp	r2, r3
 8006dcc:	f040 80e0 	bne.w	8006f90 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006dd0:	7d3b      	ldrb	r3, [r7, #20]
 8006dd2:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006dd6:	fb02 f303 	mul.w	r3, r2, r3
 8006dda:	683a      	ldr	r2, [r7, #0]
 8006ddc:	4413      	add	r3, r2
 8006dde:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006de2:	4619      	mov	r1, r3
 8006de4:	4834      	ldr	r0, [pc, #208]	@ (8006eb8 <printVoltages+0x2f4>)
 8006de6:	f007 fe3d 	bl	800ea64 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.fcell_pec);
 8006dea:	7d3b      	ldrb	r3, [r7, #20]
 8006dec:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006df0:	fb02 f303 	mul.w	r3, r2, r3
 8006df4:	683a      	ldr	r2, [r7, #0]
 8006df6:	4413      	add	r3, r2
 8006df8:	f893 3194 	ldrb.w	r3, [r3, #404]	@ 0x194
 8006dfc:	4619      	mov	r1, r3
 8006dfe:	482f      	ldr	r0, [pc, #188]	@ (8006ebc <printVoltages+0x2f8>)
 8006e00:	f007 fe30 	bl	800ea64 <iprintf>
 8006e04:	e0c4      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else if(type == S_volt)
 8006e06:	79bb      	ldrb	r3, [r7, #6]
 8006e08:	2b06      	cmp	r3, #6
 8006e0a:	d12b      	bne.n	8006e64 <printVoltages+0x2a0>
      {
        printf("S%d=%fV,",(index+1), voltage);
 8006e0c:	7cfb      	ldrb	r3, [r7, #19]
 8006e0e:	1c5c      	adds	r4, r3, #1
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f7f9 fba1 	bl	8000558 <__aeabi_f2d>
 8006e16:	4602      	mov	r2, r0
 8006e18:	460b      	mov	r3, r1
 8006e1a:	4621      	mov	r1, r4
 8006e1c:	482a      	ldr	r0, [pc, #168]	@ (8006ec8 <printVoltages+0x304>)
 8006e1e:	f007 fe21 	bl	800ea64 <iprintf>
        if(index == (channel-1))
 8006e22:	7cfa      	ldrb	r2, [r7, #19]
 8006e24:	7d7b      	ldrb	r3, [r7, #21]
 8006e26:	3b01      	subs	r3, #1
 8006e28:	429a      	cmp	r2, r3
 8006e2a:	f040 80b1 	bne.w	8006f90 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006e2e:	7d3b      	ldrb	r3, [r7, #20]
 8006e30:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006e34:	fb02 f303 	mul.w	r3, r2, r3
 8006e38:	683a      	ldr	r2, [r7, #0]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006e40:	4619      	mov	r1, r3
 8006e42:	481d      	ldr	r0, [pc, #116]	@ (8006eb8 <printVoltages+0x2f4>)
 8006e44:	f007 fe0e 	bl	800ea64 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.scell_pec);
 8006e48:	7d3b      	ldrb	r3, [r7, #20]
 8006e4a:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006e4e:	fb02 f303 	mul.w	r3, r2, r3
 8006e52:	683a      	ldr	r2, [r7, #0]
 8006e54:	4413      	add	r3, r2
 8006e56:	f893 3193 	ldrb.w	r3, [r3, #403]	@ 0x193
 8006e5a:	4619      	mov	r1, r3
 8006e5c:	4817      	ldr	r0, [pc, #92]	@ (8006ebc <printVoltages+0x2f8>)
 8006e5e:	f007 fe01 	bl	800ea64 <iprintf>
 8006e62:	e095      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else if(type == Aux)
 8006e64:	79bb      	ldrb	r3, [r7, #6]
 8006e66:	2b01      	cmp	r3, #1
 8006e68:	d161      	bne.n	8006f2e <printVoltages+0x36a>
      {
        if(index <= 9)
 8006e6a:	7cfb      	ldrb	r3, [r7, #19]
 8006e6c:	2b09      	cmp	r3, #9
 8006e6e:	d80b      	bhi.n	8006e88 <printVoltages+0x2c4>
        {
          printf("AUX%d=%fV,",(index+1), voltage);
 8006e70:	7cfb      	ldrb	r3, [r7, #19]
 8006e72:	1c5c      	adds	r4, r3, #1
 8006e74:	68f8      	ldr	r0, [r7, #12]
 8006e76:	f7f9 fb6f 	bl	8000558 <__aeabi_f2d>
 8006e7a:	4602      	mov	r2, r0
 8006e7c:	460b      	mov	r3, r1
 8006e7e:	4621      	mov	r1, r4
 8006e80:	4812      	ldr	r0, [pc, #72]	@ (8006ecc <printVoltages+0x308>)
 8006e82:	f007 fdef 	bl	800ea64 <iprintf>
 8006e86:	e083      	b.n	8006f90 <printVoltages+0x3cc>
        }
        else if(index == 10)
 8006e88:	7cfb      	ldrb	r3, [r7, #19]
 8006e8a:	2b0a      	cmp	r3, #10
 8006e8c:	d122      	bne.n	8006ed4 <printVoltages+0x310>
        {
          printf("VMV:%fV,",(20 * voltage));
 8006e8e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006e92:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8006e96:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006e9a:	ee17 0a90 	vmov	r0, s15
 8006e9e:	f7f9 fb5b 	bl	8000558 <__aeabi_f2d>
 8006ea2:	4602      	mov	r2, r0
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	480a      	ldr	r0, [pc, #40]	@ (8006ed0 <printVoltages+0x30c>)
 8006ea8:	f007 fddc 	bl	800ea64 <iprintf>
 8006eac:	e070      	b.n	8006f90 <printVoltages+0x3cc>
 8006eae:	bf00      	nop
 8006eb0:	0801196c 	.word	0x0801196c
 8006eb4:	08011974 	.word	0x08011974
 8006eb8:	080118f0 	.word	0x080118f0
 8006ebc:	08011980 	.word	0x08011980
 8006ec0:	0801198c 	.word	0x0801198c
 8006ec4:	08011998 	.word	0x08011998
 8006ec8:	080119a4 	.word	0x080119a4
 8006ecc:	080119b0 	.word	0x080119b0
 8006ed0:	080119bc 	.word	0x080119bc
        }
        else if(index == 11)
 8006ed4:	7cfb      	ldrb	r3, [r7, #19]
 8006ed6:	2b0b      	cmp	r3, #11
 8006ed8:	d15a      	bne.n	8006f90 <printVoltages+0x3cc>
        {
          printf("V+:%fV,",(20 * voltage));
 8006eda:	edd7 7a03 	vldr	s15, [r7, #12]
 8006ede:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8006ee2:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006ee6:	ee17 0a90 	vmov	r0, s15
 8006eea:	f7f9 fb35 	bl	8000558 <__aeabi_f2d>
 8006eee:	4602      	mov	r2, r0
 8006ef0:	460b      	mov	r3, r1
 8006ef2:	4833      	ldr	r0, [pc, #204]	@ (8006fc0 <printVoltages+0x3fc>)
 8006ef4:	f007 fdb6 	bl	800ea64 <iprintf>
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006ef8:	7d3b      	ldrb	r3, [r7, #20]
 8006efa:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006efe:	fb02 f303 	mul.w	r3, r2, r3
 8006f02:	683a      	ldr	r2, [r7, #0]
 8006f04:	4413      	add	r3, r2
 8006f06:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006f0a:	4619      	mov	r1, r3
 8006f0c:	482d      	ldr	r0, [pc, #180]	@ (8006fc4 <printVoltages+0x400>)
 8006f0e:	f007 fda9 	bl	800ea64 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.aux_pec);
 8006f12:	7d3b      	ldrb	r3, [r7, #20]
 8006f14:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006f18:	fb02 f303 	mul.w	r3, r2, r3
 8006f1c:	683a      	ldr	r2, [r7, #0]
 8006f1e:	4413      	add	r3, r2
 8006f20:	f893 3195 	ldrb.w	r3, [r3, #405]	@ 0x195
 8006f24:	4619      	mov	r1, r3
 8006f26:	4828      	ldr	r0, [pc, #160]	@ (8006fc8 <printVoltages+0x404>)
 8006f28:	f007 fd9c 	bl	800ea64 <iprintf>
 8006f2c:	e030      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else if(type == RAux)
 8006f2e:	79bb      	ldrb	r3, [r7, #6]
 8006f30:	2b02      	cmp	r3, #2
 8006f32:	d12a      	bne.n	8006f8a <printVoltages+0x3c6>
      {
        printf("RAUX%d=%fV,",(index+1), voltage);
 8006f34:	7cfb      	ldrb	r3, [r7, #19]
 8006f36:	1c5c      	adds	r4, r3, #1
 8006f38:	68f8      	ldr	r0, [r7, #12]
 8006f3a:	f7f9 fb0d 	bl	8000558 <__aeabi_f2d>
 8006f3e:	4602      	mov	r2, r0
 8006f40:	460b      	mov	r3, r1
 8006f42:	4621      	mov	r1, r4
 8006f44:	4821      	ldr	r0, [pc, #132]	@ (8006fcc <printVoltages+0x408>)
 8006f46:	f007 fd8d 	bl	800ea64 <iprintf>
        if(index == (channel-1))
 8006f4a:	7cfa      	ldrb	r2, [r7, #19]
 8006f4c:	7d7b      	ldrb	r3, [r7, #21]
 8006f4e:	3b01      	subs	r3, #1
 8006f50:	429a      	cmp	r2, r3
 8006f52:	d11d      	bne.n	8006f90 <printVoltages+0x3cc>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8006f54:	7d3b      	ldrb	r3, [r7, #20]
 8006f56:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006f5a:	fb02 f303 	mul.w	r3, r2, r3
 8006f5e:	683a      	ldr	r2, [r7, #0]
 8006f60:	4413      	add	r3, r2
 8006f62:	f893 318f 	ldrb.w	r3, [r3, #399]	@ 0x18f
 8006f66:	4619      	mov	r1, r3
 8006f68:	4816      	ldr	r0, [pc, #88]	@ (8006fc4 <printVoltages+0x400>)
 8006f6a:	f007 fd7b 	bl	800ea64 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.raux_pec);
 8006f6e:	7d3b      	ldrb	r3, [r7, #20]
 8006f70:	f44f 7228 	mov.w	r2, #672	@ 0x2a0
 8006f74:	fb02 f303 	mul.w	r3, r2, r3
 8006f78:	683a      	ldr	r2, [r7, #0]
 8006f7a:	4413      	add	r3, r2
 8006f7c:	f893 3196 	ldrb.w	r3, [r3, #406]	@ 0x196
 8006f80:	4619      	mov	r1, r3
 8006f82:	4811      	ldr	r0, [pc, #68]	@ (8006fc8 <printVoltages+0x404>)
 8006f84:	f007 fd6e 	bl	800ea64 <iprintf>
 8006f88:	e002      	b.n	8006f90 <printVoltages+0x3cc>
        }
      }
      else{ printf("Wrong Register Group Select\n"); }
 8006f8a:	4811      	ldr	r0, [pc, #68]	@ (8006fd0 <printVoltages+0x40c>)
 8006f8c:	f007 fdd2 	bl	800eb34 <puts>
    for(uint8_t index = 0; index < channel; index++)
 8006f90:	7cfb      	ldrb	r3, [r7, #19]
 8006f92:	3301      	adds	r3, #1
 8006f94:	74fb      	strb	r3, [r7, #19]
 8006f96:	7cfa      	ldrb	r2, [r7, #19]
 8006f98:	7d7b      	ldrb	r3, [r7, #21]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	f4ff ae40 	bcc.w	8006c20 <printVoltages+0x5c>
    }
    printf("\n\n");
 8006fa0:	480c      	ldr	r0, [pc, #48]	@ (8006fd4 <printVoltages+0x410>)
 8006fa2:	f007 fdc7 	bl	800eb34 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8006fa6:	7d3b      	ldrb	r3, [r7, #20]
 8006fa8:	3301      	adds	r3, #1
 8006faa:	753b      	strb	r3, [r7, #20]
 8006fac:	7d3a      	ldrb	r2, [r7, #20]
 8006fae:	79fb      	ldrb	r3, [r7, #7]
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	f4ff ae2c 	bcc.w	8006c0e <printVoltages+0x4a>
  }
}
 8006fb6:	bf00      	nop
 8006fb8:	bf00      	nop
 8006fba:	371c      	adds	r7, #28
 8006fbc:	46bd      	mov	sp, r7
 8006fbe:	bd90      	pop	{r4, r7, pc}
 8006fc0:	080119c8 	.word	0x080119c8
 8006fc4:	080118f0 	.word	0x080118f0
 8006fc8:	08011980 	.word	0x08011980
 8006fcc:	080119d0 	.word	0x080119d0
 8006fd0:	08011798 	.word	0x08011798
 8006fd4:	080119dc 	.word	0x080119dc

08006fd8 <getVoltage>:
 * @return voltage(float)
 *
 *******************************************************************************
*/
float getVoltage(int data)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
    float voltage_float; //voltage in Volts
    voltage_float = ((data + 10000) * 0.000150);
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8006fe6:	3310      	adds	r3, #16
 8006fe8:	4618      	mov	r0, r3
 8006fea:	f7f9 faa3 	bl	8000534 <__aeabi_i2d>
 8006fee:	a30a      	add	r3, pc, #40	@ (adr r3, 8007018 <getVoltage+0x40>)
 8006ff0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ff4:	f7f9 fb08 	bl	8000608 <__aeabi_dmul>
 8006ff8:	4602      	mov	r2, r0
 8006ffa:	460b      	mov	r3, r1
 8006ffc:	4610      	mov	r0, r2
 8006ffe:	4619      	mov	r1, r3
 8007000:	f7f9 fdfa 	bl	8000bf8 <__aeabi_d2f>
 8007004:	4603      	mov	r3, r0
 8007006:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	ee07 3a90 	vmov	s15, r3
}
 800700e:	eeb0 0a67 	vmov.f32	s0, s15
 8007012:	3710      	adds	r7, #16
 8007014:	46bd      	mov	sp, r7
 8007016:	bd80      	pop	{r7, pc}
 8007018:	30553261 	.word	0x30553261
 800701c:	3f23a92a 	.word	0x3f23a92a

08007020 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8007020:	b580      	push	{r7, lr}
 8007022:	b08c      	sub	sp, #48	@ 0x30
 8007024:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8007026:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800702a:	2200      	movs	r2, #0
 800702c:	601a      	str	r2, [r3, #0]
 800702e:	605a      	str	r2, [r3, #4]
 8007030:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8007032:	1d3b      	adds	r3, r7, #4
 8007034:	2220      	movs	r2, #32
 8007036:	2100      	movs	r1, #0
 8007038:	4618      	mov	r0, r3
 800703a:	f007 fd83 	bl	800eb44 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800703e:	4b32      	ldr	r3, [pc, #200]	@ (8007108 <MX_ADC1_Init+0xe8>)
 8007040:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007044:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8007046:	4b30      	ldr	r3, [pc, #192]	@ (8007108 <MX_ADC1_Init+0xe8>)
 8007048:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800704c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800704e:	4b2e      	ldr	r3, [pc, #184]	@ (8007108 <MX_ADC1_Init+0xe8>)
 8007050:	2200      	movs	r2, #0
 8007052:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007054:	4b2c      	ldr	r3, [pc, #176]	@ (8007108 <MX_ADC1_Init+0xe8>)
 8007056:	2200      	movs	r2, #0
 8007058:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 800705a:	4b2b      	ldr	r3, [pc, #172]	@ (8007108 <MX_ADC1_Init+0xe8>)
 800705c:	2200      	movs	r2, #0
 800705e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007060:	4b29      	ldr	r3, [pc, #164]	@ (8007108 <MX_ADC1_Init+0xe8>)
 8007062:	2200      	movs	r2, #0
 8007064:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007066:	4b28      	ldr	r3, [pc, #160]	@ (8007108 <MX_ADC1_Init+0xe8>)
 8007068:	2204      	movs	r2, #4
 800706a:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800706c:	4b26      	ldr	r3, [pc, #152]	@ (8007108 <MX_ADC1_Init+0xe8>)
 800706e:	2200      	movs	r2, #0
 8007070:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8007072:	4b25      	ldr	r3, [pc, #148]	@ (8007108 <MX_ADC1_Init+0xe8>)
 8007074:	2200      	movs	r2, #0
 8007076:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8007078:	4b23      	ldr	r3, [pc, #140]	@ (8007108 <MX_ADC1_Init+0xe8>)
 800707a:	2201      	movs	r2, #1
 800707c:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800707e:	4b22      	ldr	r3, [pc, #136]	@ (8007108 <MX_ADC1_Init+0xe8>)
 8007080:	2200      	movs	r2, #0
 8007082:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007086:	4b20      	ldr	r3, [pc, #128]	@ (8007108 <MX_ADC1_Init+0xe8>)
 8007088:	2200      	movs	r2, #0
 800708a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800708c:	4b1e      	ldr	r3, [pc, #120]	@ (8007108 <MX_ADC1_Init+0xe8>)
 800708e:	2200      	movs	r2, #0
 8007090:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8007092:	4b1d      	ldr	r3, [pc, #116]	@ (8007108 <MX_ADC1_Init+0xe8>)
 8007094:	2200      	movs	r2, #0
 8007096:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800709a:	4b1b      	ldr	r3, [pc, #108]	@ (8007108 <MX_ADC1_Init+0xe8>)
 800709c:	2200      	movs	r2, #0
 800709e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80070a0:	4b19      	ldr	r3, [pc, #100]	@ (8007108 <MX_ADC1_Init+0xe8>)
 80070a2:	2200      	movs	r2, #0
 80070a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80070a8:	4817      	ldr	r0, [pc, #92]	@ (8007108 <MX_ADC1_Init+0xe8>)
 80070aa:	f001 f8a3 	bl	80081f4 <HAL_ADC_Init>
 80070ae:	4603      	mov	r3, r0
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d001      	beq.n	80070b8 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 80070b4:	f000 fb2a 	bl	800770c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80070b8:	2300      	movs	r3, #0
 80070ba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80070bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80070c0:	4619      	mov	r1, r3
 80070c2:	4811      	ldr	r0, [pc, #68]	@ (8007108 <MX_ADC1_Init+0xe8>)
 80070c4:	f001 feb8 	bl	8008e38 <HAL_ADCEx_MultiModeConfigChannel>
 80070c8:	4603      	mov	r3, r0
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d001      	beq.n	80070d2 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80070ce:	f000 fb1d 	bl	800770c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80070d2:	4b0e      	ldr	r3, [pc, #56]	@ (800710c <MX_ADC1_Init+0xec>)
 80070d4:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80070d6:	2306      	movs	r3, #6
 80070d8:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80070da:	2300      	movs	r3, #0
 80070dc:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80070de:	237f      	movs	r3, #127	@ 0x7f
 80070e0:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80070e2:	2304      	movs	r3, #4
 80070e4:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80070e6:	2300      	movs	r3, #0
 80070e8:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80070ea:	1d3b      	adds	r3, r7, #4
 80070ec:	4619      	mov	r1, r3
 80070ee:	4806      	ldr	r0, [pc, #24]	@ (8007108 <MX_ADC1_Init+0xe8>)
 80070f0:	f001 fa3c 	bl	800856c <HAL_ADC_ConfigChannel>
 80070f4:	4603      	mov	r3, r0
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d001      	beq.n	80070fe <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80070fa:	f000 fb07 	bl	800770c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80070fe:	bf00      	nop
 8007100:	3730      	adds	r7, #48	@ 0x30
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}
 8007106:	bf00      	nop
 8007108:	20000498 	.word	0x20000498
 800710c:	32601000 	.word	0x32601000

08007110 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8007110:	b580      	push	{r7, lr}
 8007112:	b088      	sub	sp, #32
 8007114:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8007116:	463b      	mov	r3, r7
 8007118:	2220      	movs	r2, #32
 800711a:	2100      	movs	r1, #0
 800711c:	4618      	mov	r0, r3
 800711e:	f007 fd11 	bl	800eb44 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8007122:	4b2b      	ldr	r3, [pc, #172]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 8007124:	4a2b      	ldr	r2, [pc, #172]	@ (80071d4 <MX_ADC2_Init+0xc4>)
 8007126:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8007128:	4b29      	ldr	r3, [pc, #164]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 800712a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800712e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8007130:	4b27      	ldr	r3, [pc, #156]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 8007132:	2200      	movs	r2, #0
 8007134:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007136:	4b26      	ldr	r3, [pc, #152]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 8007138:	2200      	movs	r2, #0
 800713a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800713c:	4b24      	ldr	r3, [pc, #144]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 800713e:	2200      	movs	r2, #0
 8007140:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007142:	4b23      	ldr	r3, [pc, #140]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 8007144:	2200      	movs	r2, #0
 8007146:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007148:	4b21      	ldr	r3, [pc, #132]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 800714a:	2204      	movs	r2, #4
 800714c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800714e:	4b20      	ldr	r3, [pc, #128]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 8007150:	2200      	movs	r2, #0
 8007152:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8007154:	4b1e      	ldr	r3, [pc, #120]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 8007156:	2200      	movs	r2, #0
 8007158:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 800715a:	4b1d      	ldr	r3, [pc, #116]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 800715c:	2201      	movs	r2, #1
 800715e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8007160:	4b1b      	ldr	r3, [pc, #108]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 8007162:	2200      	movs	r2, #0
 8007164:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007168:	4b19      	ldr	r3, [pc, #100]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 800716a:	2200      	movs	r2, #0
 800716c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800716e:	4b18      	ldr	r3, [pc, #96]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 8007170:	2200      	movs	r2, #0
 8007172:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8007174:	4b16      	ldr	r3, [pc, #88]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 8007176:	2200      	movs	r2, #0
 8007178:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800717c:	4b14      	ldr	r3, [pc, #80]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 800717e:	2200      	movs	r2, #0
 8007180:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 8007182:	4b13      	ldr	r3, [pc, #76]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 8007184:	2200      	movs	r2, #0
 8007186:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 800718a:	4811      	ldr	r0, [pc, #68]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 800718c:	f001 f832 	bl	80081f4 <HAL_ADC_Init>
 8007190:	4603      	mov	r3, r0
 8007192:	2b00      	cmp	r3, #0
 8007194:	d001      	beq.n	800719a <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 8007196:	f000 fab9 	bl	800770c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800719a:	4b0f      	ldr	r3, [pc, #60]	@ (80071d8 <MX_ADC2_Init+0xc8>)
 800719c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800719e:	2306      	movs	r3, #6
 80071a0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80071a2:	2300      	movs	r3, #0
 80071a4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80071a6:	237f      	movs	r3, #127	@ 0x7f
 80071a8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80071aa:	2304      	movs	r3, #4
 80071ac:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80071ae:	2300      	movs	r3, #0
 80071b0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80071b2:	463b      	mov	r3, r7
 80071b4:	4619      	mov	r1, r3
 80071b6:	4806      	ldr	r0, [pc, #24]	@ (80071d0 <MX_ADC2_Init+0xc0>)
 80071b8:	f001 f9d8 	bl	800856c <HAL_ADC_ConfigChannel>
 80071bc:	4603      	mov	r3, r0
 80071be:	2b00      	cmp	r3, #0
 80071c0:	d001      	beq.n	80071c6 <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80071c2:	f000 faa3 	bl	800770c <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80071c6:	bf00      	nop
 80071c8:	3720      	adds	r7, #32
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	20000504 	.word	0x20000504
 80071d4:	50000100 	.word	0x50000100
 80071d8:	32601000 	.word	0x32601000

080071dc <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80071dc:	b580      	push	{r7, lr}
 80071de:	b0a0      	sub	sp, #128	@ 0x80
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80071e4:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80071e8:	2200      	movs	r2, #0
 80071ea:	601a      	str	r2, [r3, #0]
 80071ec:	605a      	str	r2, [r3, #4]
 80071ee:	609a      	str	r2, [r3, #8]
 80071f0:	60da      	str	r2, [r3, #12]
 80071f2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80071f4:	f107 0318 	add.w	r3, r7, #24
 80071f8:	2254      	movs	r2, #84	@ 0x54
 80071fa:	2100      	movs	r1, #0
 80071fc:	4618      	mov	r0, r3
 80071fe:	f007 fca1 	bl	800eb44 <memset>
  if(adcHandle->Instance==ADC1)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800720a:	d13d      	bne.n	8007288 <HAL_ADC_MspInit+0xac>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 800720c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007210:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8007212:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8007216:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007218:	f107 0318 	add.w	r3, r7, #24
 800721c:	4618      	mov	r0, r3
 800721e:	f003 fb0d 	bl	800a83c <HAL_RCCEx_PeriphCLKConfig>
 8007222:	4603      	mov	r3, r0
 8007224:	2b00      	cmp	r3, #0
 8007226:	d001      	beq.n	800722c <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8007228:	f000 fa70 	bl	800770c <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 800722c:	4b39      	ldr	r3, [pc, #228]	@ (8007314 <HAL_ADC_MspInit+0x138>)
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	3301      	adds	r3, #1
 8007232:	4a38      	ldr	r2, [pc, #224]	@ (8007314 <HAL_ADC_MspInit+0x138>)
 8007234:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8007236:	4b37      	ldr	r3, [pc, #220]	@ (8007314 <HAL_ADC_MspInit+0x138>)
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	2b01      	cmp	r3, #1
 800723c:	d10b      	bne.n	8007256 <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 800723e:	4b36      	ldr	r3, [pc, #216]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 8007240:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007242:	4a35      	ldr	r2, [pc, #212]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 8007244:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8007248:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800724a:	4b33      	ldr	r3, [pc, #204]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 800724c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800724e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007252:	617b      	str	r3, [r7, #20]
 8007254:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007256:	4b30      	ldr	r3, [pc, #192]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 8007258:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800725a:	4a2f      	ldr	r2, [pc, #188]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 800725c:	f043 0302 	orr.w	r3, r3, #2
 8007260:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007262:	4b2d      	ldr	r3, [pc, #180]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 8007264:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007266:	f003 0302 	and.w	r3, r3, #2
 800726a:	613b      	str	r3, [r7, #16]
 800726c:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = LOW_CURRENT_SENSOR_Pin;
 800726e:	2302      	movs	r3, #2
 8007270:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8007272:	2303      	movs	r3, #3
 8007274:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007276:	2300      	movs	r3, #0
 8007278:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LOW_CURRENT_SENSOR_GPIO_Port, &GPIO_InitStruct);
 800727a:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800727e:	4619      	mov	r1, r3
 8007280:	4826      	ldr	r0, [pc, #152]	@ (800731c <HAL_ADC_MspInit+0x140>)
 8007282:	f002 fb5f 	bl	8009944 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 8007286:	e041      	b.n	800730c <HAL_ADC_MspInit+0x130>
  else if(adcHandle->Instance==ADC2)
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	4a24      	ldr	r2, [pc, #144]	@ (8007320 <HAL_ADC_MspInit+0x144>)
 800728e:	4293      	cmp	r3, r2
 8007290:	d13c      	bne.n	800730c <HAL_ADC_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8007292:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007296:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8007298:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800729c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800729e:	f107 0318 	add.w	r3, r7, #24
 80072a2:	4618      	mov	r0, r3
 80072a4:	f003 faca 	bl	800a83c <HAL_RCCEx_PeriphCLKConfig>
 80072a8:	4603      	mov	r3, r0
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d001      	beq.n	80072b2 <HAL_ADC_MspInit+0xd6>
      Error_Handler();
 80072ae:	f000 fa2d 	bl	800770c <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80072b2:	4b18      	ldr	r3, [pc, #96]	@ (8007314 <HAL_ADC_MspInit+0x138>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	3301      	adds	r3, #1
 80072b8:	4a16      	ldr	r2, [pc, #88]	@ (8007314 <HAL_ADC_MspInit+0x138>)
 80072ba:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80072bc:	4b15      	ldr	r3, [pc, #84]	@ (8007314 <HAL_ADC_MspInit+0x138>)
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d10b      	bne.n	80072dc <HAL_ADC_MspInit+0x100>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80072c4:	4b14      	ldr	r3, [pc, #80]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 80072c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072c8:	4a13      	ldr	r2, [pc, #76]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 80072ca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80072ce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80072d0:	4b11      	ldr	r3, [pc, #68]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 80072d2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80072d8:	60fb      	str	r3, [r7, #12]
 80072da:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80072dc:	4b0e      	ldr	r3, [pc, #56]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 80072de:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072e0:	4a0d      	ldr	r2, [pc, #52]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 80072e2:	f043 0302 	orr.w	r3, r3, #2
 80072e6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80072e8:	4b0b      	ldr	r3, [pc, #44]	@ (8007318 <HAL_ADC_MspInit+0x13c>)
 80072ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80072ec:	f003 0302 	and.w	r3, r3, #2
 80072f0:	60bb      	str	r3, [r7, #8]
 80072f2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = HIGH_CURRENT_SENSOR_Pin;
 80072f4:	2304      	movs	r3, #4
 80072f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80072f8:	2303      	movs	r3, #3
 80072fa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80072fc:	2300      	movs	r3, #0
 80072fe:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(HIGH_CURRENT_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8007300:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8007304:	4619      	mov	r1, r3
 8007306:	4805      	ldr	r0, [pc, #20]	@ (800731c <HAL_ADC_MspInit+0x140>)
 8007308:	f002 fb1c 	bl	8009944 <HAL_GPIO_Init>
}
 800730c:	bf00      	nop
 800730e:	3780      	adds	r7, #128	@ 0x80
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}
 8007314:	20000570 	.word	0x20000570
 8007318:	40021000 	.word	0x40021000
 800731c:	48000400 	.word	0x48000400
 8007320:	50000100 	.word	0x50000100

08007324 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8007328:	4b1f      	ldr	r3, [pc, #124]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 800732a:	4a20      	ldr	r2, [pc, #128]	@ (80073ac <MX_FDCAN1_Init+0x88>)
 800732c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 800732e:	4b1e      	ldr	r3, [pc, #120]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007330:	2200      	movs	r2, #0
 8007332:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8007334:	4b1c      	ldr	r3, [pc, #112]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007336:	2200      	movs	r2, #0
 8007338:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 800733a:	4b1b      	ldr	r3, [pc, #108]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 800733c:	2200      	movs	r2, #0
 800733e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8007340:	4b19      	ldr	r3, [pc, #100]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007342:	2201      	movs	r2, #1
 8007344:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8007346:	4b18      	ldr	r3, [pc, #96]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007348:	2200      	movs	r2, #0
 800734a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 800734c:	4b16      	ldr	r3, [pc, #88]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 800734e:	2200      	movs	r2, #0
 8007350:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 8007352:	4b15      	ldr	r3, [pc, #84]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007354:	2214      	movs	r2, #20
 8007356:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 8007358:	4b13      	ldr	r3, [pc, #76]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 800735a:	2203      	movs	r2, #3
 800735c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 800735e:	4b12      	ldr	r3, [pc, #72]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007360:	220d      	movs	r2, #13
 8007362:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 8007364:	4b10      	ldr	r3, [pc, #64]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007366:	2203      	movs	r2, #3
 8007368:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 20;
 800736a:	4b0f      	ldr	r3, [pc, #60]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 800736c:	2214      	movs	r2, #20
 800736e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 8007370:	4b0d      	ldr	r3, [pc, #52]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007372:	2203      	movs	r2, #3
 8007374:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8007376:	4b0c      	ldr	r3, [pc, #48]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007378:	220d      	movs	r2, #13
 800737a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 800737c:	4b0a      	ldr	r3, [pc, #40]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 800737e:	2203      	movs	r2, #3
 8007380:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8007382:	4b09      	ldr	r3, [pc, #36]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007384:	2201      	movs	r2, #1
 8007386:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8007388:	4b07      	ldr	r3, [pc, #28]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 800738a:	2200      	movs	r2, #0
 800738c:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 800738e:	4b06      	ldr	r3, [pc, #24]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007390:	2200      	movs	r2, #0
 8007392:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8007394:	4804      	ldr	r0, [pc, #16]	@ (80073a8 <MX_FDCAN1_Init+0x84>)
 8007396:	f001 ff67 	bl	8009268 <HAL_FDCAN_Init>
 800739a:	4603      	mov	r3, r0
 800739c:	2b00      	cmp	r3, #0
 800739e:	d001      	beq.n	80073a4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 80073a0:	f000 f9b4 	bl	800770c <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80073a4:	bf00      	nop
 80073a6:	bd80      	pop	{r7, pc}
 80073a8:	20000574 	.word	0x20000574
 80073ac:	40006400 	.word	0x40006400

080073b0 <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 80073b0:	b580      	push	{r7, lr}
 80073b2:	b09e      	sub	sp, #120	@ 0x78
 80073b4:	af00      	add	r7, sp, #0
 80073b6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80073b8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80073bc:	2200      	movs	r2, #0
 80073be:	601a      	str	r2, [r3, #0]
 80073c0:	605a      	str	r2, [r3, #4]
 80073c2:	609a      	str	r2, [r3, #8]
 80073c4:	60da      	str	r2, [r3, #12]
 80073c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80073c8:	f107 0310 	add.w	r3, r7, #16
 80073cc:	2254      	movs	r2, #84	@ 0x54
 80073ce:	2100      	movs	r1, #0
 80073d0:	4618      	mov	r0, r3
 80073d2:	f007 fbb7 	bl	800eb44 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	4a24      	ldr	r2, [pc, #144]	@ (800746c <HAL_FDCAN_MspInit+0xbc>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d141      	bne.n	8007464 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 80073e0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80073e4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 80073e6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80073ea:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80073ec:	f107 0310 	add.w	r3, r7, #16
 80073f0:	4618      	mov	r0, r3
 80073f2:	f003 fa23 	bl	800a83c <HAL_RCCEx_PeriphCLKConfig>
 80073f6:	4603      	mov	r3, r0
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d001      	beq.n	8007400 <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 80073fc:	f000 f986 	bl	800770c <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8007400:	4b1b      	ldr	r3, [pc, #108]	@ (8007470 <HAL_FDCAN_MspInit+0xc0>)
 8007402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007404:	4a1a      	ldr	r2, [pc, #104]	@ (8007470 <HAL_FDCAN_MspInit+0xc0>)
 8007406:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800740a:	6593      	str	r3, [r2, #88]	@ 0x58
 800740c:	4b18      	ldr	r3, [pc, #96]	@ (8007470 <HAL_FDCAN_MspInit+0xc0>)
 800740e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007410:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007414:	60fb      	str	r3, [r7, #12]
 8007416:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007418:	4b15      	ldr	r3, [pc, #84]	@ (8007470 <HAL_FDCAN_MspInit+0xc0>)
 800741a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800741c:	4a14      	ldr	r2, [pc, #80]	@ (8007470 <HAL_FDCAN_MspInit+0xc0>)
 800741e:	f043 0301 	orr.w	r3, r3, #1
 8007422:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007424:	4b12      	ldr	r3, [pc, #72]	@ (8007470 <HAL_FDCAN_MspInit+0xc0>)
 8007426:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007428:	f003 0301 	and.w	r3, r3, #1
 800742c:	60bb      	str	r3, [r7, #8]
 800742e:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8007430:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8007434:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007436:	2302      	movs	r3, #2
 8007438:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800743a:	2300      	movs	r3, #0
 800743c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800743e:	2300      	movs	r3, #0
 8007440:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8007442:	2309      	movs	r3, #9
 8007444:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007446:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800744a:	4619      	mov	r1, r3
 800744c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007450:	f002 fa78 	bl	8009944 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8007454:	2200      	movs	r2, #0
 8007456:	2100      	movs	r1, #0
 8007458:	2015      	movs	r0, #21
 800745a:	f001 fed0 	bl	80091fe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 800745e:	2015      	movs	r0, #21
 8007460:	f001 fee7 	bl	8009232 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8007464:	bf00      	nop
 8007466:	3778      	adds	r7, #120	@ 0x78
 8007468:	46bd      	mov	sp, r7
 800746a:	bd80      	pop	{r7, pc}
 800746c:	40006400 	.word	0x40006400
 8007470:	40021000 	.word	0x40021000

08007474 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8007474:	b580      	push	{r7, lr}
 8007476:	b08a      	sub	sp, #40	@ 0x28
 8007478:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800747a:	f107 0314 	add.w	r3, r7, #20
 800747e:	2200      	movs	r2, #0
 8007480:	601a      	str	r2, [r3, #0]
 8007482:	605a      	str	r2, [r3, #4]
 8007484:	609a      	str	r2, [r3, #8]
 8007486:	60da      	str	r2, [r3, #12]
 8007488:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800748a:	4b45      	ldr	r3, [pc, #276]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 800748c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800748e:	4a44      	ldr	r2, [pc, #272]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 8007490:	f043 0304 	orr.w	r3, r3, #4
 8007494:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007496:	4b42      	ldr	r3, [pc, #264]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 8007498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800749a:	f003 0304 	and.w	r3, r3, #4
 800749e:	613b      	str	r3, [r7, #16]
 80074a0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80074a2:	4b3f      	ldr	r3, [pc, #252]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 80074a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074a6:	4a3e      	ldr	r2, [pc, #248]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 80074a8:	f043 0320 	orr.w	r3, r3, #32
 80074ac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80074ae:	4b3c      	ldr	r3, [pc, #240]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 80074b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074b2:	f003 0320 	and.w	r3, r3, #32
 80074b6:	60fb      	str	r3, [r7, #12]
 80074b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80074ba:	4b39      	ldr	r3, [pc, #228]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 80074bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074be:	4a38      	ldr	r2, [pc, #224]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 80074c0:	f043 0301 	orr.w	r3, r3, #1
 80074c4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80074c6:	4b36      	ldr	r3, [pc, #216]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 80074c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074ca:	f003 0301 	and.w	r3, r3, #1
 80074ce:	60bb      	str	r3, [r7, #8]
 80074d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80074d2:	4b33      	ldr	r3, [pc, #204]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 80074d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074d6:	4a32      	ldr	r2, [pc, #200]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 80074d8:	f043 0302 	orr.w	r3, r3, #2
 80074dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80074de:	4b30      	ldr	r3, [pc, #192]	@ (80075a0 <MX_GPIO_Init+0x12c>)
 80074e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074e2:	f003 0302 	and.w	r3, r3, #2
 80074e6:	607b      	str	r3, [r7, #4]
 80074e8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NEG_AIR_GND_Pin|POS_AIR_GND_Pin|PRECHARGE_Pin, GPIO_PIN_RESET);
 80074ea:	2200      	movs	r2, #0
 80074ec:	210b      	movs	r1, #11
 80074ee:	482d      	ldr	r0, [pc, #180]	@ (80075a4 <MX_GPIO_Init+0x130>)
 80074f0:	f002 fbaa 	bl	8009c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CHRG_DSCHRG_ENABLE_GPIO_Port, CHRG_DSCHRG_ENABLE_Pin, GPIO_PIN_RESET);
 80074f4:	2200      	movs	r2, #0
 80074f6:	2140      	movs	r1, #64	@ 0x40
 80074f8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80074fc:	f002 fba4 	bl	8009c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI3_CS_GPIO_Port, SPI3_CS_Pin, GPIO_PIN_SET);
 8007500:	2201      	movs	r2, #1
 8007502:	2140      	movs	r1, #64	@ 0x40
 8007504:	4828      	ldr	r0, [pc, #160]	@ (80075a8 <MX_GPIO_Init+0x134>)
 8007506:	f002 fb9f 	bl	8009c48 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NEG_AIR_GND_Pin POS_AIR_GND_Pin PRECHARGE_Pin */
  GPIO_InitStruct.Pin = NEG_AIR_GND_Pin|POS_AIR_GND_Pin|PRECHARGE_Pin;
 800750a:	230b      	movs	r3, #11
 800750c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800750e:	2301      	movs	r3, #1
 8007510:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007512:	2300      	movs	r3, #0
 8007514:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007516:	2300      	movs	r3, #0
 8007518:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800751a:	f107 0314 	add.w	r3, r7, #20
 800751e:	4619      	mov	r1, r3
 8007520:	4820      	ldr	r0, [pc, #128]	@ (80075a4 <MX_GPIO_Init+0x130>)
 8007522:	f002 fa0f 	bl	8009944 <HAL_GPIO_Init>

  /*Configure GPIO pins : J1772_PILOT_Pin J1772_PROXIMITY_Pin CHARGE_SIGNAL_Pin */
  GPIO_InitStruct.Pin = J1772_PILOT_Pin|J1772_PROXIMITY_Pin|CHARGE_SIGNAL_Pin;
 8007526:	f240 2303 	movw	r3, #515	@ 0x203
 800752a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800752c:	2300      	movs	r3, #0
 800752e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007530:	2300      	movs	r3, #0
 8007532:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007534:	f107 0314 	add.w	r3, r7, #20
 8007538:	4619      	mov	r1, r3
 800753a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800753e:	f002 fa01 	bl	8009944 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHRG_DSCHRG_ENABLE_Pin */
  GPIO_InitStruct.Pin = CHRG_DSCHRG_ENABLE_Pin;
 8007542:	2340      	movs	r3, #64	@ 0x40
 8007544:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007546:	2301      	movs	r3, #1
 8007548:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800754a:	2300      	movs	r3, #0
 800754c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800754e:	2300      	movs	r3, #0
 8007550:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CHRG_DSCHRG_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8007552:	f107 0314 	add.w	r3, r7, #20
 8007556:	4619      	mov	r1, r3
 8007558:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800755c:	f002 f9f2 	bl	8009944 <HAL_GPIO_Init>

  /*Configure GPIO pins : J1772_PILOT_SWITCH_Pin SHUTDOWN_POWER_Pin READY_SIGNAL_Pin */
  GPIO_InitStruct.Pin = J1772_PILOT_SWITCH_Pin|SHUTDOWN_POWER_Pin|READY_SIGNAL_Pin;
 8007560:	f640 4301 	movw	r3, #3073	@ 0xc01
 8007564:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007566:	2300      	movs	r3, #0
 8007568:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800756a:	2300      	movs	r3, #0
 800756c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800756e:	f107 0314 	add.w	r3, r7, #20
 8007572:	4619      	mov	r1, r3
 8007574:	480c      	ldr	r0, [pc, #48]	@ (80075a8 <MX_GPIO_Init+0x134>)
 8007576:	f002 f9e5 	bl	8009944 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI3_CS_Pin */
  GPIO_InitStruct.Pin = SPI3_CS_Pin;
 800757a:	2340      	movs	r3, #64	@ 0x40
 800757c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800757e:	2301      	movs	r3, #1
 8007580:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007582:	2300      	movs	r3, #0
 8007584:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007586:	2300      	movs	r3, #0
 8007588:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI3_CS_GPIO_Port, &GPIO_InitStruct);
 800758a:	f107 0314 	add.w	r3, r7, #20
 800758e:	4619      	mov	r1, r3
 8007590:	4805      	ldr	r0, [pc, #20]	@ (80075a8 <MX_GPIO_Init+0x134>)
 8007592:	f002 f9d7 	bl	8009944 <HAL_GPIO_Init>

}
 8007596:	bf00      	nop
 8007598:	3728      	adds	r7, #40	@ 0x28
 800759a:	46bd      	mov	sp, r7
 800759c:	bd80      	pop	{r7, pc}
 800759e:	bf00      	nop
 80075a0:	40021000 	.word	0x40021000
 80075a4:	48000800 	.word	0x48000800
 80075a8:	48000400 	.word	0x48000400

080075ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80075ac:	b580      	push	{r7, lr}
 80075ae:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80075b0:	f000 fbb7 	bl	8007d22 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80075b4:	f000 f82e 	bl	8007614 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80075b8:	f7ff ff5c 	bl	8007474 <MX_GPIO_Init>
  MX_ADC1_Init();
 80075bc:	f7ff fd30 	bl	8007020 <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 80075c0:	f000 fae4 	bl	8007b8c <MX_LPUART1_UART_Init>
  MX_SPI2_Init();
 80075c4:	f000 f8a8 	bl	8007718 <MX_SPI2_Init>
  MX_SPI3_Init();
 80075c8:	f000 f8e4 	bl	8007794 <MX_SPI3_Init>
  MX_FDCAN1_Init();
 80075cc:	f7ff feaa 	bl	8007324 <MX_FDCAN1_Init>
  MX_ADC2_Init();
 80075d0:	f7ff fd9e 	bl	8007110 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
  setvbuf(stdin, NULL, _IONBF, 0);
 80075d4:	4b0d      	ldr	r3, [pc, #52]	@ (800760c <main+0x60>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	6858      	ldr	r0, [r3, #4]
 80075da:	2300      	movs	r3, #0
 80075dc:	2202      	movs	r2, #2
 80075de:	2100      	movs	r1, #0
 80075e0:	f006 f9b6 	bl	800d950 <setvbuf>

//  adbms_main();

  adBms6830_init_config(TOTAL_IC, IC);
 80075e4:	490a      	ldr	r1, [pc, #40]	@ (8007610 <main+0x64>)
 80075e6:	2001      	movs	r0, #1
 80075e8:	f7ff f992 	bl	8006910 <adBms6830_init_config>
  adBms6830_start_adc_cell_voltage_measurment(TOTAL_IC);
 80075ec:	2001      	movs	r0, #1
 80075ee:	f7ff f9f3 	bl	80069d8 <adBms6830_start_adc_cell_voltage_measurment>
  Delay_ms(10);
 80075f2:	200a      	movs	r0, #10
 80075f4:	f7ff fa66 	bl	8006ac4 <Delay_ms>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		adBms6830_read_cell_voltages(TOTAL_IC, IC);
 80075f8:	4905      	ldr	r1, [pc, #20]	@ (8007610 <main+0x64>)
 80075fa:	2001      	movs	r0, #1
 80075fc:	f7ff fa06 	bl	8006a0c <adBms6830_read_cell_voltages>
		Delay_ms(500);
 8007600:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8007604:	f7ff fa5e 	bl	8006ac4 <Delay_ms>
		adBms6830_read_cell_voltages(TOTAL_IC, IC);
 8007608:	bf00      	nop
 800760a:	e7f5      	b.n	80075f8 <main+0x4c>
 800760c:	200001a8 	.word	0x200001a8
 8007610:	200001f8 	.word	0x200001f8

08007614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007614:	b580      	push	{r7, lr}
 8007616:	b094      	sub	sp, #80	@ 0x50
 8007618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800761a:	f107 0318 	add.w	r3, r7, #24
 800761e:	2238      	movs	r2, #56	@ 0x38
 8007620:	2100      	movs	r1, #0
 8007622:	4618      	mov	r0, r3
 8007624:	f007 fa8e 	bl	800eb44 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007628:	1d3b      	adds	r3, r7, #4
 800762a:	2200      	movs	r2, #0
 800762c:	601a      	str	r2, [r3, #0]
 800762e:	605a      	str	r2, [r3, #4]
 8007630:	609a      	str	r2, [r3, #8]
 8007632:	60da      	str	r2, [r3, #12]
 8007634:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8007636:	2000      	movs	r0, #0
 8007638:	f002 fb1e 	bl	8009c78 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800763c:	2302      	movs	r3, #2
 800763e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8007640:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8007644:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8007646:	2340      	movs	r3, #64	@ 0x40
 8007648:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800764a:	2302      	movs	r3, #2
 800764c:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800764e:	2302      	movs	r3, #2
 8007650:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8007652:	2304      	movs	r3, #4
 8007654:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8007656:	2355      	movs	r3, #85	@ 0x55
 8007658:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800765a:	2302      	movs	r3, #2
 800765c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800765e:	2302      	movs	r3, #2
 8007660:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8007662:	2302      	movs	r3, #2
 8007664:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007666:	f107 0318 	add.w	r3, r7, #24
 800766a:	4618      	mov	r0, r3
 800766c:	f002 fbb8 	bl	8009de0 <HAL_RCC_OscConfig>
 8007670:	4603      	mov	r3, r0
 8007672:	2b00      	cmp	r3, #0
 8007674:	d001      	beq.n	800767a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8007676:	f000 f849 	bl	800770c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800767a:	230f      	movs	r3, #15
 800767c:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800767e:	2303      	movs	r3, #3
 8007680:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007682:	2300      	movs	r3, #0
 8007684:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8007686:	2300      	movs	r3, #0
 8007688:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800768a:	2300      	movs	r3, #0
 800768c:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800768e:	1d3b      	adds	r3, r7, #4
 8007690:	2104      	movs	r1, #4
 8007692:	4618      	mov	r0, r3
 8007694:	f002 feb6 	bl	800a404 <HAL_RCC_ClockConfig>
 8007698:	4603      	mov	r3, r0
 800769a:	2b00      	cmp	r3, #0
 800769c:	d001      	beq.n	80076a2 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 800769e:	f000 f835 	bl	800770c <Error_Handler>
  }
}
 80076a2:	bf00      	nop
 80076a4:	3750      	adds	r7, #80	@ 0x50
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
	...

080076ac <__io_putchar>:

/**
 * @brief  Retargets the C library printf function to the USART.
 */
PUTCHAR_PROTOTYPE
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b082      	sub	sp, #8
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the LPUART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 80076b4:	1d39      	adds	r1, r7, #4
 80076b6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80076ba:	2201      	movs	r2, #1
 80076bc:	4803      	ldr	r0, [pc, #12]	@ (80076cc <__io_putchar+0x20>)
 80076be:	f004 fa8f 	bl	800bbe0 <HAL_UART_Transmit>

	return ch;
 80076c2:	687b      	ldr	r3, [r7, #4]
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3708      	adds	r7, #8
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}
 80076cc:	200006a4 	.word	0x200006a4

080076d0 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	b082      	sub	sp, #8
 80076d4:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 80076d6:	2300      	movs	r3, #0
 80076d8:	71fb      	strb	r3, [r7, #7]

	/* Clear the Overrun flag just before receiving the first character */
	__HAL_UART_CLEAR_OREFLAG(&hlpuart1);
 80076da:	4b0b      	ldr	r3, [pc, #44]	@ (8007708 <__io_getchar+0x38>)
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	2208      	movs	r2, #8
 80076e0:	621a      	str	r2, [r3, #32]

	/* Wait for reception of a character on the USART RX line and echo this
	 * character on console */
	HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80076e2:	1df9      	adds	r1, r7, #7
 80076e4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80076e8:	2201      	movs	r2, #1
 80076ea:	4807      	ldr	r0, [pc, #28]	@ (8007708 <__io_getchar+0x38>)
 80076ec:	f004 fb06 	bl	800bcfc <HAL_UART_Receive>
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80076f0:	1df9      	adds	r1, r7, #7
 80076f2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80076f6:	2201      	movs	r2, #1
 80076f8:	4803      	ldr	r0, [pc, #12]	@ (8007708 <__io_getchar+0x38>)
 80076fa:	f004 fa71 	bl	800bbe0 <HAL_UART_Transmit>
	return ch;
 80076fe:	79fb      	ldrb	r3, [r7, #7]
}
 8007700:	4618      	mov	r0, r3
 8007702:	3708      	adds	r7, #8
 8007704:	46bd      	mov	sp, r7
 8007706:	bd80      	pop	{r7, pc}
 8007708:	200006a4 	.word	0x200006a4

0800770c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800770c:	b480      	push	{r7}
 800770e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8007710:	b672      	cpsid	i
}
 8007712:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8007714:	bf00      	nop
 8007716:	e7fd      	b.n	8007714 <Error_Handler+0x8>

08007718 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800771c:	4b1b      	ldr	r3, [pc, #108]	@ (800778c <MX_SPI2_Init+0x74>)
 800771e:	4a1c      	ldr	r2, [pc, #112]	@ (8007790 <MX_SPI2_Init+0x78>)
 8007720:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8007722:	4b1a      	ldr	r3, [pc, #104]	@ (800778c <MX_SPI2_Init+0x74>)
 8007724:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8007728:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800772a:	4b18      	ldr	r3, [pc, #96]	@ (800778c <MX_SPI2_Init+0x74>)
 800772c:	2200      	movs	r2, #0
 800772e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8007730:	4b16      	ldr	r3, [pc, #88]	@ (800778c <MX_SPI2_Init+0x74>)
 8007732:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8007736:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007738:	4b14      	ldr	r3, [pc, #80]	@ (800778c <MX_SPI2_Init+0x74>)
 800773a:	2200      	movs	r2, #0
 800773c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800773e:	4b13      	ldr	r3, [pc, #76]	@ (800778c <MX_SPI2_Init+0x74>)
 8007740:	2200      	movs	r2, #0
 8007742:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8007744:	4b11      	ldr	r3, [pc, #68]	@ (800778c <MX_SPI2_Init+0x74>)
 8007746:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 800774a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800774c:	4b0f      	ldr	r3, [pc, #60]	@ (800778c <MX_SPI2_Init+0x74>)
 800774e:	2230      	movs	r2, #48	@ 0x30
 8007750:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007752:	4b0e      	ldr	r3, [pc, #56]	@ (800778c <MX_SPI2_Init+0x74>)
 8007754:	2200      	movs	r2, #0
 8007756:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8007758:	4b0c      	ldr	r3, [pc, #48]	@ (800778c <MX_SPI2_Init+0x74>)
 800775a:	2200      	movs	r2, #0
 800775c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800775e:	4b0b      	ldr	r3, [pc, #44]	@ (800778c <MX_SPI2_Init+0x74>)
 8007760:	2200      	movs	r2, #0
 8007762:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8007764:	4b09      	ldr	r3, [pc, #36]	@ (800778c <MX_SPI2_Init+0x74>)
 8007766:	2207      	movs	r2, #7
 8007768:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800776a:	4b08      	ldr	r3, [pc, #32]	@ (800778c <MX_SPI2_Init+0x74>)
 800776c:	2200      	movs	r2, #0
 800776e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8007770:	4b06      	ldr	r3, [pc, #24]	@ (800778c <MX_SPI2_Init+0x74>)
 8007772:	2208      	movs	r2, #8
 8007774:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8007776:	4805      	ldr	r0, [pc, #20]	@ (800778c <MX_SPI2_Init+0x74>)
 8007778:	f003 faae 	bl	800acd8 <HAL_SPI_Init>
 800777c:	4603      	mov	r3, r0
 800777e:	2b00      	cmp	r3, #0
 8007780:	d001      	beq.n	8007786 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8007782:	f7ff ffc3 	bl	800770c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8007786:	bf00      	nop
 8007788:	bd80      	pop	{r7, pc}
 800778a:	bf00      	nop
 800778c:	200005d8 	.word	0x200005d8
 8007790:	40003800 	.word	0x40003800

08007794 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8007798:	4b1b      	ldr	r3, [pc, #108]	@ (8007808 <MX_SPI3_Init+0x74>)
 800779a:	4a1c      	ldr	r2, [pc, #112]	@ (800780c <MX_SPI3_Init+0x78>)
 800779c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800779e:	4b1a      	ldr	r3, [pc, #104]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077a0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 80077a4:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80077a6:	4b18      	ldr	r3, [pc, #96]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077a8:	2200      	movs	r2, #0
 80077aa:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80077ac:	4b16      	ldr	r3, [pc, #88]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077ae:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80077b2:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80077b4:	4b14      	ldr	r3, [pc, #80]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077b6:	2200      	movs	r2, #0
 80077b8:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80077ba:	4b13      	ldr	r3, [pc, #76]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077bc:	2200      	movs	r2, #0
 80077be:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80077c0:	4b11      	ldr	r3, [pc, #68]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077c2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80077c6:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80077c8:	4b0f      	ldr	r3, [pc, #60]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077ca:	2230      	movs	r2, #48	@ 0x30
 80077cc:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80077ce:	4b0e      	ldr	r3, [pc, #56]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077d0:	2200      	movs	r2, #0
 80077d2:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80077d4:	4b0c      	ldr	r3, [pc, #48]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077d6:	2200      	movs	r2, #0
 80077d8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80077da:	4b0b      	ldr	r3, [pc, #44]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077dc:	2200      	movs	r2, #0
 80077de:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 80077e0:	4b09      	ldr	r3, [pc, #36]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077e2:	2207      	movs	r2, #7
 80077e4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80077e6:	4b08      	ldr	r3, [pc, #32]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077e8:	2200      	movs	r2, #0
 80077ea:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80077ec:	4b06      	ldr	r3, [pc, #24]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077ee:	2208      	movs	r2, #8
 80077f0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80077f2:	4805      	ldr	r0, [pc, #20]	@ (8007808 <MX_SPI3_Init+0x74>)
 80077f4:	f003 fa70 	bl	800acd8 <HAL_SPI_Init>
 80077f8:	4603      	mov	r3, r0
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d001      	beq.n	8007802 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 80077fe:	f7ff ff85 	bl	800770c <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8007802:	bf00      	nop
 8007804:	bd80      	pop	{r7, pc}
 8007806:	bf00      	nop
 8007808:	2000063c 	.word	0x2000063c
 800780c:	40003c00 	.word	0x40003c00

08007810 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007810:	b580      	push	{r7, lr}
 8007812:	b08c      	sub	sp, #48	@ 0x30
 8007814:	af00      	add	r7, sp, #0
 8007816:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007818:	f107 031c 	add.w	r3, r7, #28
 800781c:	2200      	movs	r2, #0
 800781e:	601a      	str	r2, [r3, #0]
 8007820:	605a      	str	r2, [r3, #4]
 8007822:	609a      	str	r2, [r3, #8]
 8007824:	60da      	str	r2, [r3, #12]
 8007826:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	4a37      	ldr	r2, [pc, #220]	@ (800790c <HAL_SPI_MspInit+0xfc>)
 800782e:	4293      	cmp	r3, r2
 8007830:	d13a      	bne.n	80078a8 <HAL_SPI_MspInit+0x98>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8007832:	4b37      	ldr	r3, [pc, #220]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 8007834:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007836:	4a36      	ldr	r2, [pc, #216]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 8007838:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800783c:	6593      	str	r3, [r2, #88]	@ 0x58
 800783e:	4b34      	ldr	r3, [pc, #208]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 8007840:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007842:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007846:	61bb      	str	r3, [r7, #24]
 8007848:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800784a:	4b31      	ldr	r3, [pc, #196]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 800784c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800784e:	4a30      	ldr	r2, [pc, #192]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 8007850:	f043 0302 	orr.w	r3, r3, #2
 8007854:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007856:	4b2e      	ldr	r3, [pc, #184]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 8007858:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800785a:	f003 0302 	and.w	r3, r3, #2
 800785e:	617b      	str	r3, [r7, #20]
 8007860:	697b      	ldr	r3, [r7, #20]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8007862:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007868:	2302      	movs	r3, #2
 800786a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800786c:	2300      	movs	r3, #0
 800786e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007870:	2300      	movs	r3, #0
 8007872:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007874:	2305      	movs	r3, #5
 8007876:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007878:	f107 031c 	add.w	r3, r7, #28
 800787c:	4619      	mov	r1, r3
 800787e:	4825      	ldr	r0, [pc, #148]	@ (8007914 <HAL_SPI_MspInit+0x104>)
 8007880:	f002 f860 	bl	8009944 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8007884:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8007888:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800788a:	2302      	movs	r3, #2
 800788c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800788e:	2300      	movs	r3, #0
 8007890:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007892:	2303      	movs	r3, #3
 8007894:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8007896:	2305      	movs	r3, #5
 8007898:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800789a:	f107 031c 	add.w	r3, r7, #28
 800789e:	4619      	mov	r1, r3
 80078a0:	481c      	ldr	r0, [pc, #112]	@ (8007914 <HAL_SPI_MspInit+0x104>)
 80078a2:	f002 f84f 	bl	8009944 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80078a6:	e02d      	b.n	8007904 <HAL_SPI_MspInit+0xf4>
  else if(spiHandle->Instance==SPI3)
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a1a      	ldr	r2, [pc, #104]	@ (8007918 <HAL_SPI_MspInit+0x108>)
 80078ae:	4293      	cmp	r3, r2
 80078b0:	d128      	bne.n	8007904 <HAL_SPI_MspInit+0xf4>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80078b2:	4b17      	ldr	r3, [pc, #92]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 80078b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078b6:	4a16      	ldr	r2, [pc, #88]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 80078b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80078bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80078be:	4b14      	ldr	r3, [pc, #80]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 80078c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80078c2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80078c6:	613b      	str	r3, [r7, #16]
 80078c8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80078ca:	4b11      	ldr	r3, [pc, #68]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 80078cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078ce:	4a10      	ldr	r2, [pc, #64]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 80078d0:	f043 0304 	orr.w	r3, r3, #4
 80078d4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80078d6:	4b0e      	ldr	r3, [pc, #56]	@ (8007910 <HAL_SPI_MspInit+0x100>)
 80078d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078da:	f003 0304 	and.w	r3, r3, #4
 80078de:	60fb      	str	r3, [r7, #12]
 80078e0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80078e2:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80078e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078e8:	2302      	movs	r3, #2
 80078ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078ec:	2300      	movs	r3, #0
 80078ee:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80078f0:	2303      	movs	r3, #3
 80078f2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80078f4:	2306      	movs	r3, #6
 80078f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80078f8:	f107 031c 	add.w	r3, r7, #28
 80078fc:	4619      	mov	r1, r3
 80078fe:	4807      	ldr	r0, [pc, #28]	@ (800791c <HAL_SPI_MspInit+0x10c>)
 8007900:	f002 f820 	bl	8009944 <HAL_GPIO_Init>
}
 8007904:	bf00      	nop
 8007906:	3730      	adds	r7, #48	@ 0x30
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	40003800 	.word	0x40003800
 8007910:	40021000 	.word	0x40021000
 8007914:	48000400 	.word	0x48000400
 8007918:	40003c00 	.word	0x40003c00
 800791c:	48000800 	.word	0x48000800

08007920 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007920:	b580      	push	{r7, lr}
 8007922:	b082      	sub	sp, #8
 8007924:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007926:	4b0f      	ldr	r3, [pc, #60]	@ (8007964 <HAL_MspInit+0x44>)
 8007928:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800792a:	4a0e      	ldr	r2, [pc, #56]	@ (8007964 <HAL_MspInit+0x44>)
 800792c:	f043 0301 	orr.w	r3, r3, #1
 8007930:	6613      	str	r3, [r2, #96]	@ 0x60
 8007932:	4b0c      	ldr	r3, [pc, #48]	@ (8007964 <HAL_MspInit+0x44>)
 8007934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007936:	f003 0301 	and.w	r3, r3, #1
 800793a:	607b      	str	r3, [r7, #4]
 800793c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800793e:	4b09      	ldr	r3, [pc, #36]	@ (8007964 <HAL_MspInit+0x44>)
 8007940:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007942:	4a08      	ldr	r2, [pc, #32]	@ (8007964 <HAL_MspInit+0x44>)
 8007944:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007948:	6593      	str	r3, [r2, #88]	@ 0x58
 800794a:	4b06      	ldr	r3, [pc, #24]	@ (8007964 <HAL_MspInit+0x44>)
 800794c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800794e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007952:	603b      	str	r3, [r7, #0]
 8007954:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8007956:	f002 fa33 	bl	8009dc0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800795a:	bf00      	nop
 800795c:	3708      	adds	r7, #8
 800795e:	46bd      	mov	sp, r7
 8007960:	bd80      	pop	{r7, pc}
 8007962:	bf00      	nop
 8007964:	40021000 	.word	0x40021000

08007968 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007968:	b480      	push	{r7}
 800796a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800796c:	bf00      	nop
 800796e:	e7fd      	b.n	800796c <NMI_Handler+0x4>

08007970 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007970:	b480      	push	{r7}
 8007972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007974:	bf00      	nop
 8007976:	e7fd      	b.n	8007974 <HardFault_Handler+0x4>

08007978 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007978:	b480      	push	{r7}
 800797a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800797c:	bf00      	nop
 800797e:	e7fd      	b.n	800797c <MemManage_Handler+0x4>

08007980 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007980:	b480      	push	{r7}
 8007982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007984:	bf00      	nop
 8007986:	e7fd      	b.n	8007984 <BusFault_Handler+0x4>

08007988 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007988:	b480      	push	{r7}
 800798a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800798c:	bf00      	nop
 800798e:	e7fd      	b.n	800798c <UsageFault_Handler+0x4>

08007990 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007990:	b480      	push	{r7}
 8007992:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007994:	bf00      	nop
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr

0800799e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800799e:	b480      	push	{r7}
 80079a0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80079a2:	bf00      	nop
 80079a4:	46bd      	mov	sp, r7
 80079a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079aa:	4770      	bx	lr

080079ac <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80079ac:	b480      	push	{r7}
 80079ae:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80079b0:	bf00      	nop
 80079b2:	46bd      	mov	sp, r7
 80079b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079b8:	4770      	bx	lr

080079ba <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80079ba:	b580      	push	{r7, lr}
 80079bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80079be:	f000 fa03 	bl	8007dc8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80079c2:	bf00      	nop
 80079c4:	bd80      	pop	{r7, pc}
	...

080079c8 <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 80079c8:	b580      	push	{r7, lr}
 80079ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 80079cc:	4802      	ldr	r0, [pc, #8]	@ (80079d8 <FDCAN1_IT0_IRQHandler+0x10>)
 80079ce:	f001 fda5 	bl	800951c <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 80079d2:	bf00      	nop
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	20000574 	.word	0x20000574

080079dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80079dc:	b480      	push	{r7}
 80079de:	af00      	add	r7, sp, #0
  return 1;
 80079e0:	2301      	movs	r3, #1
}
 80079e2:	4618      	mov	r0, r3
 80079e4:	46bd      	mov	sp, r7
 80079e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ea:	4770      	bx	lr

080079ec <_kill>:

int _kill(int pid, int sig)
{
 80079ec:	b580      	push	{r7, lr}
 80079ee:	b082      	sub	sp, #8
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
 80079f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80079f6:	f007 f8df 	bl	800ebb8 <__errno>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2216      	movs	r2, #22
 80079fe:	601a      	str	r2, [r3, #0]
  return -1;
 8007a00:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8007a04:	4618      	mov	r0, r3
 8007a06:	3708      	adds	r7, #8
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <_exit>:

void _exit (int status)
{
 8007a0c:	b580      	push	{r7, lr}
 8007a0e:	b082      	sub	sp, #8
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8007a14:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8007a18:	6878      	ldr	r0, [r7, #4]
 8007a1a:	f7ff ffe7 	bl	80079ec <_kill>
  while (1) {}    /* Make sure we hang here */
 8007a1e:	bf00      	nop
 8007a20:	e7fd      	b.n	8007a1e <_exit+0x12>

08007a22 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007a22:	b580      	push	{r7, lr}
 8007a24:	b086      	sub	sp, #24
 8007a26:	af00      	add	r7, sp, #0
 8007a28:	60f8      	str	r0, [r7, #12]
 8007a2a:	60b9      	str	r1, [r7, #8]
 8007a2c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007a2e:	2300      	movs	r3, #0
 8007a30:	617b      	str	r3, [r7, #20]
 8007a32:	e00a      	b.n	8007a4a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8007a34:	f7ff fe4c 	bl	80076d0 <__io_getchar>
 8007a38:	4601      	mov	r1, r0
 8007a3a:	68bb      	ldr	r3, [r7, #8]
 8007a3c:	1c5a      	adds	r2, r3, #1
 8007a3e:	60ba      	str	r2, [r7, #8]
 8007a40:	b2ca      	uxtb	r2, r1
 8007a42:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007a44:	697b      	ldr	r3, [r7, #20]
 8007a46:	3301      	adds	r3, #1
 8007a48:	617b      	str	r3, [r7, #20]
 8007a4a:	697a      	ldr	r2, [r7, #20]
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	429a      	cmp	r2, r3
 8007a50:	dbf0      	blt.n	8007a34 <_read+0x12>
  }

  return len;
 8007a52:	687b      	ldr	r3, [r7, #4]
}
 8007a54:	4618      	mov	r0, r3
 8007a56:	3718      	adds	r7, #24
 8007a58:	46bd      	mov	sp, r7
 8007a5a:	bd80      	pop	{r7, pc}

08007a5c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007a5c:	b580      	push	{r7, lr}
 8007a5e:	b086      	sub	sp, #24
 8007a60:	af00      	add	r7, sp, #0
 8007a62:	60f8      	str	r0, [r7, #12]
 8007a64:	60b9      	str	r1, [r7, #8]
 8007a66:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007a68:	2300      	movs	r3, #0
 8007a6a:	617b      	str	r3, [r7, #20]
 8007a6c:	e009      	b.n	8007a82 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8007a6e:	68bb      	ldr	r3, [r7, #8]
 8007a70:	1c5a      	adds	r2, r3, #1
 8007a72:	60ba      	str	r2, [r7, #8]
 8007a74:	781b      	ldrb	r3, [r3, #0]
 8007a76:	4618      	mov	r0, r3
 8007a78:	f7ff fe18 	bl	80076ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	3301      	adds	r3, #1
 8007a80:	617b      	str	r3, [r7, #20]
 8007a82:	697a      	ldr	r2, [r7, #20]
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	429a      	cmp	r2, r3
 8007a88:	dbf1      	blt.n	8007a6e <_write+0x12>
  }
  return len;
 8007a8a:	687b      	ldr	r3, [r7, #4]
}
 8007a8c:	4618      	mov	r0, r3
 8007a8e:	3718      	adds	r7, #24
 8007a90:	46bd      	mov	sp, r7
 8007a92:	bd80      	pop	{r7, pc}

08007a94 <_close>:

int _close(int file)
{
 8007a94:	b480      	push	{r7}
 8007a96:	b083      	sub	sp, #12
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8007a9c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	370c      	adds	r7, #12
 8007aa4:	46bd      	mov	sp, r7
 8007aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aaa:	4770      	bx	lr

08007aac <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007aac:	b480      	push	{r7}
 8007aae:	b083      	sub	sp, #12
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	6078      	str	r0, [r7, #4]
 8007ab4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8007abc:	605a      	str	r2, [r3, #4]
  return 0;
 8007abe:	2300      	movs	r3, #0
}
 8007ac0:	4618      	mov	r0, r3
 8007ac2:	370c      	adds	r7, #12
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <_isatty>:

int _isatty(int file)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8007ad4:	2301      	movs	r3, #1
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	370c      	adds	r7, #12
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr

08007ae2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007ae2:	b480      	push	{r7}
 8007ae4:	b085      	sub	sp, #20
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	60f8      	str	r0, [r7, #12]
 8007aea:	60b9      	str	r1, [r7, #8]
 8007aec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8007aee:	2300      	movs	r3, #0
}
 8007af0:	4618      	mov	r0, r3
 8007af2:	3714      	adds	r7, #20
 8007af4:	46bd      	mov	sp, r7
 8007af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007afa:	4770      	bx	lr

08007afc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b086      	sub	sp, #24
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007b04:	4a14      	ldr	r2, [pc, #80]	@ (8007b58 <_sbrk+0x5c>)
 8007b06:	4b15      	ldr	r3, [pc, #84]	@ (8007b5c <_sbrk+0x60>)
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007b10:	4b13      	ldr	r3, [pc, #76]	@ (8007b60 <_sbrk+0x64>)
 8007b12:	681b      	ldr	r3, [r3, #0]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d102      	bne.n	8007b1e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007b18:	4b11      	ldr	r3, [pc, #68]	@ (8007b60 <_sbrk+0x64>)
 8007b1a:	4a12      	ldr	r2, [pc, #72]	@ (8007b64 <_sbrk+0x68>)
 8007b1c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8007b1e:	4b10      	ldr	r3, [pc, #64]	@ (8007b60 <_sbrk+0x64>)
 8007b20:	681a      	ldr	r2, [r3, #0]
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4413      	add	r3, r2
 8007b26:	693a      	ldr	r2, [r7, #16]
 8007b28:	429a      	cmp	r2, r3
 8007b2a:	d207      	bcs.n	8007b3c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8007b2c:	f007 f844 	bl	800ebb8 <__errno>
 8007b30:	4603      	mov	r3, r0
 8007b32:	220c      	movs	r2, #12
 8007b34:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007b36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007b3a:	e009      	b.n	8007b50 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8007b3c:	4b08      	ldr	r3, [pc, #32]	@ (8007b60 <_sbrk+0x64>)
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007b42:	4b07      	ldr	r3, [pc, #28]	@ (8007b60 <_sbrk+0x64>)
 8007b44:	681a      	ldr	r2, [r3, #0]
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	4413      	add	r3, r2
 8007b4a:	4a05      	ldr	r2, [pc, #20]	@ (8007b60 <_sbrk+0x64>)
 8007b4c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8007b4e:	68fb      	ldr	r3, [r7, #12]
}
 8007b50:	4618      	mov	r0, r3
 8007b52:	3718      	adds	r7, #24
 8007b54:	46bd      	mov	sp, r7
 8007b56:	bd80      	pop	{r7, pc}
 8007b58:	20020000 	.word	0x20020000
 8007b5c:	00000400 	.word	0x00000400
 8007b60:	200006a0 	.word	0x200006a0
 8007b64:	20000888 	.word	0x20000888

08007b68 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007b68:	b480      	push	{r7}
 8007b6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8007b6c:	4b06      	ldr	r3, [pc, #24]	@ (8007b88 <SystemInit+0x20>)
 8007b6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b72:	4a05      	ldr	r2, [pc, #20]	@ (8007b88 <SystemInit+0x20>)
 8007b74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007b78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8007b7c:	bf00      	nop
 8007b7e:	46bd      	mov	sp, r7
 8007b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b84:	4770      	bx	lr
 8007b86:	bf00      	nop
 8007b88:	e000ed00 	.word	0xe000ed00

08007b8c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8007b8c:	b580      	push	{r7, lr}
 8007b8e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8007b90:	4b21      	ldr	r3, [pc, #132]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007b92:	4a22      	ldr	r2, [pc, #136]	@ (8007c1c <MX_LPUART1_UART_Init+0x90>)
 8007b94:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8007b96:	4b20      	ldr	r3, [pc, #128]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007b98:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007b9c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007b9e:	4b1e      	ldr	r3, [pc, #120]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007ba0:	2200      	movs	r2, #0
 8007ba2:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8007ba4:	4b1c      	ldr	r3, [pc, #112]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8007baa:	4b1b      	ldr	r3, [pc, #108]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007bac:	2200      	movs	r2, #0
 8007bae:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8007bb0:	4b19      	ldr	r3, [pc, #100]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007bb2:	220c      	movs	r2, #12
 8007bb4:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8007bb6:	4b18      	ldr	r3, [pc, #96]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007bb8:	2200      	movs	r2, #0
 8007bba:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8007bbc:	4b16      	ldr	r3, [pc, #88]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007bbe:	2200      	movs	r2, #0
 8007bc0:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8007bc2:	4b15      	ldr	r3, [pc, #84]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8007bc8:	4b13      	ldr	r3, [pc, #76]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007bca:	2200      	movs	r2, #0
 8007bcc:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8007bce:	4812      	ldr	r0, [pc, #72]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007bd0:	f003 ffb6 	bl	800bb40 <HAL_UART_Init>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d001      	beq.n	8007bde <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8007bda:	f7ff fd97 	bl	800770c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007bde:	2100      	movs	r1, #0
 8007be0:	480d      	ldr	r0, [pc, #52]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007be2:	f004 fea7 	bl	800c934 <HAL_UARTEx_SetTxFifoThreshold>
 8007be6:	4603      	mov	r3, r0
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d001      	beq.n	8007bf0 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8007bec:	f7ff fd8e 	bl	800770c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8007bf0:	2100      	movs	r1, #0
 8007bf2:	4809      	ldr	r0, [pc, #36]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007bf4:	f004 fedc 	bl	800c9b0 <HAL_UARTEx_SetRxFifoThreshold>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d001      	beq.n	8007c02 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8007bfe:	f7ff fd85 	bl	800770c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8007c02:	4805      	ldr	r0, [pc, #20]	@ (8007c18 <MX_LPUART1_UART_Init+0x8c>)
 8007c04:	f004 fe5d 	bl	800c8c2 <HAL_UARTEx_DisableFifoMode>
 8007c08:	4603      	mov	r3, r0
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d001      	beq.n	8007c12 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8007c0e:	f7ff fd7d 	bl	800770c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8007c12:	bf00      	nop
 8007c14:	bd80      	pop	{r7, pc}
 8007c16:	bf00      	nop
 8007c18:	200006a4 	.word	0x200006a4
 8007c1c:	40008000 	.word	0x40008000

08007c20 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8007c20:	b580      	push	{r7, lr}
 8007c22:	b09e      	sub	sp, #120	@ 0x78
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c28:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	601a      	str	r2, [r3, #0]
 8007c30:	605a      	str	r2, [r3, #4]
 8007c32:	609a      	str	r2, [r3, #8]
 8007c34:	60da      	str	r2, [r3, #12]
 8007c36:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8007c38:	f107 0310 	add.w	r3, r7, #16
 8007c3c:	2254      	movs	r2, #84	@ 0x54
 8007c3e:	2100      	movs	r1, #0
 8007c40:	4618      	mov	r0, r3
 8007c42:	f006 ff7f 	bl	800eb44 <memset>
  if(uartHandle->Instance==LPUART1)
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	4a1f      	ldr	r2, [pc, #124]	@ (8007cc8 <HAL_UART_MspInit+0xa8>)
 8007c4c:	4293      	cmp	r3, r2
 8007c4e:	d136      	bne.n	8007cbe <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8007c50:	2320      	movs	r3, #32
 8007c52:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8007c54:	2300      	movs	r3, #0
 8007c56:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8007c58:	f107 0310 	add.w	r3, r7, #16
 8007c5c:	4618      	mov	r0, r3
 8007c5e:	f002 fded 	bl	800a83c <HAL_RCCEx_PeriphCLKConfig>
 8007c62:	4603      	mov	r3, r0
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d001      	beq.n	8007c6c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8007c68:	f7ff fd50 	bl	800770c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8007c6c:	4b17      	ldr	r3, [pc, #92]	@ (8007ccc <HAL_UART_MspInit+0xac>)
 8007c6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c70:	4a16      	ldr	r2, [pc, #88]	@ (8007ccc <HAL_UART_MspInit+0xac>)
 8007c72:	f043 0301 	orr.w	r3, r3, #1
 8007c76:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8007c78:	4b14      	ldr	r3, [pc, #80]	@ (8007ccc <HAL_UART_MspInit+0xac>)
 8007c7a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007c7c:	f003 0301 	and.w	r3, r3, #1
 8007c80:	60fb      	str	r3, [r7, #12]
 8007c82:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007c84:	4b11      	ldr	r3, [pc, #68]	@ (8007ccc <HAL_UART_MspInit+0xac>)
 8007c86:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c88:	4a10      	ldr	r2, [pc, #64]	@ (8007ccc <HAL_UART_MspInit+0xac>)
 8007c8a:	f043 0301 	orr.w	r3, r3, #1
 8007c8e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8007c90:	4b0e      	ldr	r3, [pc, #56]	@ (8007ccc <HAL_UART_MspInit+0xac>)
 8007c92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c94:	f003 0301 	and.w	r3, r3, #1
 8007c98:	60bb      	str	r3, [r7, #8]
 8007c9a:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8007c9c:	230c      	movs	r3, #12
 8007c9e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007ca0:	2302      	movs	r3, #2
 8007ca2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007ca8:	2300      	movs	r3, #0
 8007caa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8007cac:	230c      	movs	r3, #12
 8007cae:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007cb0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8007cb4:	4619      	mov	r1, r3
 8007cb6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8007cba:	f001 fe43 	bl	8009944 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8007cbe:	bf00      	nop
 8007cc0:	3778      	adds	r7, #120	@ 0x78
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
 8007cc6:	bf00      	nop
 8007cc8:	40008000 	.word	0x40008000
 8007ccc:	40021000 	.word	0x40021000

08007cd0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007cd0:	480d      	ldr	r0, [pc, #52]	@ (8007d08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007cd2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8007cd4:	f7ff ff48 	bl	8007b68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007cd8:	480c      	ldr	r0, [pc, #48]	@ (8007d0c <LoopForever+0x6>)
  ldr r1, =_edata
 8007cda:	490d      	ldr	r1, [pc, #52]	@ (8007d10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007cdc:	4a0d      	ldr	r2, [pc, #52]	@ (8007d14 <LoopForever+0xe>)
  movs r3, #0
 8007cde:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8007ce0:	e002      	b.n	8007ce8 <LoopCopyDataInit>

08007ce2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007ce2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007ce4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007ce6:	3304      	adds	r3, #4

08007ce8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007ce8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007cea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007cec:	d3f9      	bcc.n	8007ce2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007cee:	4a0a      	ldr	r2, [pc, #40]	@ (8007d18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007cf0:	4c0a      	ldr	r4, [pc, #40]	@ (8007d1c <LoopForever+0x16>)
  movs r3, #0
 8007cf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007cf4:	e001      	b.n	8007cfa <LoopFillZerobss>

08007cf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007cf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007cf8:	3204      	adds	r2, #4

08007cfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007cfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007cfc:	d3fb      	bcc.n	8007cf6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8007cfe:	f006 ff61 	bl	800ebc4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8007d02:	f7ff fc53 	bl	80075ac <main>

08007d06 <LoopForever>:

LoopForever:
    b LoopForever
 8007d06:	e7fe      	b.n	8007d06 <LoopForever>
  ldr   r0, =_estack
 8007d08:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8007d0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007d10:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8007d14:	08012a70 	.word	0x08012a70
  ldr r2, =_sbss
 8007d18:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8007d1c:	20000888 	.word	0x20000888

08007d20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8007d20:	e7fe      	b.n	8007d20 <ADC1_2_IRQHandler>

08007d22 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007d22:	b580      	push	{r7, lr}
 8007d24:	b082      	sub	sp, #8
 8007d26:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8007d28:	2300      	movs	r3, #0
 8007d2a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8007d2c:	2003      	movs	r0, #3
 8007d2e:	f001 fa5b 	bl	80091e8 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8007d32:	2000      	movs	r0, #0
 8007d34:	f000 f80e 	bl	8007d54 <HAL_InitTick>
 8007d38:	4603      	mov	r3, r0
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d002      	beq.n	8007d44 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8007d3e:	2301      	movs	r3, #1
 8007d40:	71fb      	strb	r3, [r7, #7]
 8007d42:	e001      	b.n	8007d48 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8007d44:	f7ff fdec 	bl	8007920 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8007d48:	79fb      	ldrb	r3, [r7, #7]

}
 8007d4a:	4618      	mov	r0, r3
 8007d4c:	3708      	adds	r7, #8
 8007d4e:	46bd      	mov	sp, r7
 8007d50:	bd80      	pop	{r7, pc}
	...

08007d54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007d54:	b580      	push	{r7, lr}
 8007d56:	b084      	sub	sp, #16
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8007d60:	4b16      	ldr	r3, [pc, #88]	@ (8007dbc <HAL_InitTick+0x68>)
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d022      	beq.n	8007dae <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8007d68:	4b15      	ldr	r3, [pc, #84]	@ (8007dc0 <HAL_InitTick+0x6c>)
 8007d6a:	681a      	ldr	r2, [r3, #0]
 8007d6c:	4b13      	ldr	r3, [pc, #76]	@ (8007dbc <HAL_InitTick+0x68>)
 8007d6e:	681b      	ldr	r3, [r3, #0]
 8007d70:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8007d74:	fbb1 f3f3 	udiv	r3, r1, r3
 8007d78:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d7c:	4618      	mov	r0, r3
 8007d7e:	f001 fa66 	bl	800924e <HAL_SYSTICK_Config>
 8007d82:	4603      	mov	r3, r0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d10f      	bne.n	8007da8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	2b0f      	cmp	r3, #15
 8007d8c:	d809      	bhi.n	8007da2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8007d8e:	2200      	movs	r2, #0
 8007d90:	6879      	ldr	r1, [r7, #4]
 8007d92:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007d96:	f001 fa32 	bl	80091fe <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8007d9a:	4a0a      	ldr	r2, [pc, #40]	@ (8007dc4 <HAL_InitTick+0x70>)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6013      	str	r3, [r2, #0]
 8007da0:	e007      	b.n	8007db2 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8007da2:	2301      	movs	r3, #1
 8007da4:	73fb      	strb	r3, [r7, #15]
 8007da6:	e004      	b.n	8007db2 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8007da8:	2301      	movs	r3, #1
 8007daa:	73fb      	strb	r3, [r7, #15]
 8007dac:	e001      	b.n	8007db2 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8007dae:	2301      	movs	r3, #1
 8007db0:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8007db2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007db4:	4618      	mov	r0, r3
 8007db6:	3710      	adds	r7, #16
 8007db8:	46bd      	mov	sp, r7
 8007dba:	bd80      	pop	{r7, pc}
 8007dbc:	2000002c 	.word	0x2000002c
 8007dc0:	20000024 	.word	0x20000024
 8007dc4:	20000028 	.word	0x20000028

08007dc8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8007dcc:	4b05      	ldr	r3, [pc, #20]	@ (8007de4 <HAL_IncTick+0x1c>)
 8007dce:	681a      	ldr	r2, [r3, #0]
 8007dd0:	4b05      	ldr	r3, [pc, #20]	@ (8007de8 <HAL_IncTick+0x20>)
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	4413      	add	r3, r2
 8007dd6:	4a03      	ldr	r2, [pc, #12]	@ (8007de4 <HAL_IncTick+0x1c>)
 8007dd8:	6013      	str	r3, [r2, #0]
}
 8007dda:	bf00      	nop
 8007ddc:	46bd      	mov	sp, r7
 8007dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de2:	4770      	bx	lr
 8007de4:	20000738 	.word	0x20000738
 8007de8:	2000002c 	.word	0x2000002c

08007dec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007dec:	b480      	push	{r7}
 8007dee:	af00      	add	r7, sp, #0
  return uwTick;
 8007df0:	4b03      	ldr	r3, [pc, #12]	@ (8007e00 <HAL_GetTick+0x14>)
 8007df2:	681b      	ldr	r3, [r3, #0]
}
 8007df4:	4618      	mov	r0, r3
 8007df6:	46bd      	mov	sp, r7
 8007df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dfc:	4770      	bx	lr
 8007dfe:	bf00      	nop
 8007e00:	20000738 	.word	0x20000738

08007e04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007e04:	b580      	push	{r7, lr}
 8007e06:	b084      	sub	sp, #16
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8007e0c:	f7ff ffee 	bl	8007dec <HAL_GetTick>
 8007e10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007e1c:	d004      	beq.n	8007e28 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8007e1e:	4b09      	ldr	r3, [pc, #36]	@ (8007e44 <HAL_Delay+0x40>)
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	4413      	add	r3, r2
 8007e26:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8007e28:	bf00      	nop
 8007e2a:	f7ff ffdf 	bl	8007dec <HAL_GetTick>
 8007e2e:	4602      	mov	r2, r0
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	429a      	cmp	r2, r3
 8007e38:	d8f7      	bhi.n	8007e2a <HAL_Delay+0x26>
  {
  }
}
 8007e3a:	bf00      	nop
 8007e3c:	bf00      	nop
 8007e3e:	3710      	adds	r7, #16
 8007e40:	46bd      	mov	sp, r7
 8007e42:	bd80      	pop	{r7, pc}
 8007e44:	2000002c 	.word	0x2000002c

08007e48 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8007e48:	b480      	push	{r7}
 8007e4a:	b083      	sub	sp, #12
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	689b      	ldr	r3, [r3, #8]
 8007e56:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8007e5a:	683b      	ldr	r3, [r7, #0]
 8007e5c:	431a      	orrs	r2, r3
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	609a      	str	r2, [r3, #8]
}
 8007e62:	bf00      	nop
 8007e64:	370c      	adds	r7, #12
 8007e66:	46bd      	mov	sp, r7
 8007e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6c:	4770      	bx	lr

08007e6e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8007e6e:	b480      	push	{r7}
 8007e70:	b083      	sub	sp, #12
 8007e72:	af00      	add	r7, sp, #0
 8007e74:	6078      	str	r0, [r7, #4]
 8007e76:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	689b      	ldr	r3, [r3, #8]
 8007e7c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8007e80:	683b      	ldr	r3, [r7, #0]
 8007e82:	431a      	orrs	r2, r3
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	609a      	str	r2, [r3, #8]
}
 8007e88:	bf00      	nop
 8007e8a:	370c      	adds	r7, #12
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr

08007e94 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8007e94:	b480      	push	{r7}
 8007e96:	b083      	sub	sp, #12
 8007e98:	af00      	add	r7, sp, #0
 8007e9a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	689b      	ldr	r3, [r3, #8]
 8007ea0:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8007ea4:	4618      	mov	r0, r3
 8007ea6:	370c      	adds	r7, #12
 8007ea8:	46bd      	mov	sp, r7
 8007eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eae:	4770      	bx	lr

08007eb0 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b087      	sub	sp, #28
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	60f8      	str	r0, [r7, #12]
 8007eb8:	60b9      	str	r1, [r7, #8]
 8007eba:	607a      	str	r2, [r7, #4]
 8007ebc:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007ebe:	68fb      	ldr	r3, [r7, #12]
 8007ec0:	3360      	adds	r3, #96	@ 0x60
 8007ec2:	461a      	mov	r2, r3
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	009b      	lsls	r3, r3, #2
 8007ec8:	4413      	add	r3, r2
 8007eca:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007ecc:	697b      	ldr	r3, [r7, #20]
 8007ece:	681a      	ldr	r2, [r3, #0]
 8007ed0:	4b08      	ldr	r3, [pc, #32]	@ (8007ef4 <LL_ADC_SetOffset+0x44>)
 8007ed2:	4013      	ands	r3, r2
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8007eda:	683a      	ldr	r2, [r7, #0]
 8007edc:	430a      	orrs	r2, r1
 8007ede:	4313      	orrs	r3, r2
 8007ee0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8007ee8:	bf00      	nop
 8007eea:	371c      	adds	r7, #28
 8007eec:	46bd      	mov	sp, r7
 8007eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef2:	4770      	bx	lr
 8007ef4:	03fff000 	.word	0x03fff000

08007ef8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	3360      	adds	r3, #96	@ 0x60
 8007f06:	461a      	mov	r2, r3
 8007f08:	683b      	ldr	r3, [r7, #0]
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	4413      	add	r3, r2
 8007f0e:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8007f18:	4618      	mov	r0, r3
 8007f1a:	3714      	adds	r7, #20
 8007f1c:	46bd      	mov	sp, r7
 8007f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f22:	4770      	bx	lr

08007f24 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8007f24:	b480      	push	{r7}
 8007f26:	b087      	sub	sp, #28
 8007f28:	af00      	add	r7, sp, #0
 8007f2a:	60f8      	str	r0, [r7, #12]
 8007f2c:	60b9      	str	r1, [r7, #8]
 8007f2e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	3360      	adds	r3, #96	@ 0x60
 8007f34:	461a      	mov	r2, r3
 8007f36:	68bb      	ldr	r3, [r7, #8]
 8007f38:	009b      	lsls	r3, r3, #2
 8007f3a:	4413      	add	r3, r2
 8007f3c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007f3e:	697b      	ldr	r3, [r7, #20]
 8007f40:	681b      	ldr	r3, [r3, #0]
 8007f42:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	431a      	orrs	r2, r3
 8007f4a:	697b      	ldr	r3, [r7, #20]
 8007f4c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8007f4e:	bf00      	nop
 8007f50:	371c      	adds	r7, #28
 8007f52:	46bd      	mov	sp, r7
 8007f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f58:	4770      	bx	lr

08007f5a <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8007f5a:	b480      	push	{r7}
 8007f5c:	b087      	sub	sp, #28
 8007f5e:	af00      	add	r7, sp, #0
 8007f60:	60f8      	str	r0, [r7, #12]
 8007f62:	60b9      	str	r1, [r7, #8]
 8007f64:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	3360      	adds	r3, #96	@ 0x60
 8007f6a:	461a      	mov	r2, r3
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	009b      	lsls	r3, r3, #2
 8007f70:	4413      	add	r3, r2
 8007f72:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007f74:	697b      	ldr	r3, [r7, #20]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	431a      	orrs	r2, r3
 8007f80:	697b      	ldr	r3, [r7, #20]
 8007f82:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8007f84:	bf00      	nop
 8007f86:	371c      	adds	r7, #28
 8007f88:	46bd      	mov	sp, r7
 8007f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f8e:	4770      	bx	lr

08007f90 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8007f90:	b480      	push	{r7}
 8007f92:	b087      	sub	sp, #28
 8007f94:	af00      	add	r7, sp, #0
 8007f96:	60f8      	str	r0, [r7, #12]
 8007f98:	60b9      	str	r1, [r7, #8]
 8007f9a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	3360      	adds	r3, #96	@ 0x60
 8007fa0:	461a      	mov	r2, r3
 8007fa2:	68bb      	ldr	r3, [r7, #8]
 8007fa4:	009b      	lsls	r3, r3, #2
 8007fa6:	4413      	add	r3, r2
 8007fa8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8007faa:	697b      	ldr	r3, [r7, #20]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	431a      	orrs	r2, r3
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8007fba:	bf00      	nop
 8007fbc:	371c      	adds	r7, #28
 8007fbe:	46bd      	mov	sp, r7
 8007fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fc4:	4770      	bx	lr

08007fc6 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8007fc6:	b480      	push	{r7}
 8007fc8:	b083      	sub	sp, #12
 8007fca:	af00      	add	r7, sp, #0
 8007fcc:	6078      	str	r0, [r7, #4]
 8007fce:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	695b      	ldr	r3, [r3, #20]
 8007fd4:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007fd8:	683b      	ldr	r3, [r7, #0]
 8007fda:	431a      	orrs	r2, r3
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	615a      	str	r2, [r3, #20]
}
 8007fe0:	bf00      	nop
 8007fe2:	370c      	adds	r7, #12
 8007fe4:	46bd      	mov	sp, r7
 8007fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fea:	4770      	bx	lr

08007fec <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8007fec:	b480      	push	{r7}
 8007fee:	b087      	sub	sp, #28
 8007ff0:	af00      	add	r7, sp, #0
 8007ff2:	60f8      	str	r0, [r7, #12]
 8007ff4:	60b9      	str	r1, [r7, #8]
 8007ff6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	3330      	adds	r3, #48	@ 0x30
 8007ffc:	461a      	mov	r2, r3
 8007ffe:	68bb      	ldr	r3, [r7, #8]
 8008000:	0a1b      	lsrs	r3, r3, #8
 8008002:	009b      	lsls	r3, r3, #2
 8008004:	f003 030c 	and.w	r3, r3, #12
 8008008:	4413      	add	r3, r2
 800800a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	681a      	ldr	r2, [r3, #0]
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	f003 031f 	and.w	r3, r3, #31
 8008016:	211f      	movs	r1, #31
 8008018:	fa01 f303 	lsl.w	r3, r1, r3
 800801c:	43db      	mvns	r3, r3
 800801e:	401a      	ands	r2, r3
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	0e9b      	lsrs	r3, r3, #26
 8008024:	f003 011f 	and.w	r1, r3, #31
 8008028:	68bb      	ldr	r3, [r7, #8]
 800802a:	f003 031f 	and.w	r3, r3, #31
 800802e:	fa01 f303 	lsl.w	r3, r1, r3
 8008032:	431a      	orrs	r2, r3
 8008034:	697b      	ldr	r3, [r7, #20]
 8008036:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8008038:	bf00      	nop
 800803a:	371c      	adds	r7, #28
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr

08008044 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8008044:	b480      	push	{r7}
 8008046:	b087      	sub	sp, #28
 8008048:	af00      	add	r7, sp, #0
 800804a:	60f8      	str	r0, [r7, #12]
 800804c:	60b9      	str	r1, [r7, #8]
 800804e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8008050:	68fb      	ldr	r3, [r7, #12]
 8008052:	3314      	adds	r3, #20
 8008054:	461a      	mov	r2, r3
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	0e5b      	lsrs	r3, r3, #25
 800805a:	009b      	lsls	r3, r3, #2
 800805c:	f003 0304 	and.w	r3, r3, #4
 8008060:	4413      	add	r3, r2
 8008062:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8008064:	697b      	ldr	r3, [r7, #20]
 8008066:	681a      	ldr	r2, [r3, #0]
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	0d1b      	lsrs	r3, r3, #20
 800806c:	f003 031f 	and.w	r3, r3, #31
 8008070:	2107      	movs	r1, #7
 8008072:	fa01 f303 	lsl.w	r3, r1, r3
 8008076:	43db      	mvns	r3, r3
 8008078:	401a      	ands	r2, r3
 800807a:	68bb      	ldr	r3, [r7, #8]
 800807c:	0d1b      	lsrs	r3, r3, #20
 800807e:	f003 031f 	and.w	r3, r3, #31
 8008082:	6879      	ldr	r1, [r7, #4]
 8008084:	fa01 f303 	lsl.w	r3, r1, r3
 8008088:	431a      	orrs	r2, r3
 800808a:	697b      	ldr	r3, [r7, #20]
 800808c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800808e:	bf00      	nop
 8008090:	371c      	adds	r7, #28
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr
	...

0800809c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800809c:	b480      	push	{r7}
 800809e:	b085      	sub	sp, #20
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80080a8:	68fb      	ldr	r3, [r7, #12]
 80080aa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080b4:	43db      	mvns	r3, r3
 80080b6:	401a      	ands	r2, r3
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	f003 0318 	and.w	r3, r3, #24
 80080be:	4908      	ldr	r1, [pc, #32]	@ (80080e0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80080c0:	40d9      	lsrs	r1, r3
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	400b      	ands	r3, r1
 80080c6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80080ca:	431a      	orrs	r2, r3
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80080d2:	bf00      	nop
 80080d4:	3714      	adds	r7, #20
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	0007ffff 	.word	0x0007ffff

080080e4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80080e4:	b480      	push	{r7}
 80080e6:	b083      	sub	sp, #12
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80080f4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80080f8:	687a      	ldr	r2, [r7, #4]
 80080fa:	6093      	str	r3, [r2, #8]
}
 80080fc:	bf00      	nop
 80080fe:	370c      	adds	r7, #12
 8008100:	46bd      	mov	sp, r7
 8008102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008106:	4770      	bx	lr

08008108 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8008108:	b480      	push	{r7}
 800810a:	b083      	sub	sp, #12
 800810c:	af00      	add	r7, sp, #0
 800810e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	689b      	ldr	r3, [r3, #8]
 8008114:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008118:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800811c:	d101      	bne.n	8008122 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800811e:	2301      	movs	r3, #1
 8008120:	e000      	b.n	8008124 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8008122:	2300      	movs	r3, #0
}
 8008124:	4618      	mov	r0, r3
 8008126:	370c      	adds	r7, #12
 8008128:	46bd      	mov	sp, r7
 800812a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812e:	4770      	bx	lr

08008130 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8008130:	b480      	push	{r7}
 8008132:	b083      	sub	sp, #12
 8008134:	af00      	add	r7, sp, #0
 8008136:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	689b      	ldr	r3, [r3, #8]
 800813c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8008140:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008144:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800814c:	bf00      	nop
 800814e:	370c      	adds	r7, #12
 8008150:	46bd      	mov	sp, r7
 8008152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008156:	4770      	bx	lr

08008158 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8008158:	b480      	push	{r7}
 800815a:	b083      	sub	sp, #12
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	689b      	ldr	r3, [r3, #8]
 8008164:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008168:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800816c:	d101      	bne.n	8008172 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800816e:	2301      	movs	r3, #1
 8008170:	e000      	b.n	8008174 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8008172:	2300      	movs	r3, #0
}
 8008174:	4618      	mov	r0, r3
 8008176:	370c      	adds	r7, #12
 8008178:	46bd      	mov	sp, r7
 800817a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800817e:	4770      	bx	lr

08008180 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8008180:	b480      	push	{r7}
 8008182:	b083      	sub	sp, #12
 8008184:	af00      	add	r7, sp, #0
 8008186:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	689b      	ldr	r3, [r3, #8]
 800818c:	f003 0301 	and.w	r3, r3, #1
 8008190:	2b01      	cmp	r3, #1
 8008192:	d101      	bne.n	8008198 <LL_ADC_IsEnabled+0x18>
 8008194:	2301      	movs	r3, #1
 8008196:	e000      	b.n	800819a <LL_ADC_IsEnabled+0x1a>
 8008198:	2300      	movs	r3, #0
}
 800819a:	4618      	mov	r0, r3
 800819c:	370c      	adds	r7, #12
 800819e:	46bd      	mov	sp, r7
 80081a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a4:	4770      	bx	lr

080081a6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80081a6:	b480      	push	{r7}
 80081a8:	b083      	sub	sp, #12
 80081aa:	af00      	add	r7, sp, #0
 80081ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	f003 0304 	and.w	r3, r3, #4
 80081b6:	2b04      	cmp	r3, #4
 80081b8:	d101      	bne.n	80081be <LL_ADC_REG_IsConversionOngoing+0x18>
 80081ba:	2301      	movs	r3, #1
 80081bc:	e000      	b.n	80081c0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80081be:	2300      	movs	r3, #0
}
 80081c0:	4618      	mov	r0, r3
 80081c2:	370c      	adds	r7, #12
 80081c4:	46bd      	mov	sp, r7
 80081c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ca:	4770      	bx	lr

080081cc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80081cc:	b480      	push	{r7}
 80081ce:	b083      	sub	sp, #12
 80081d0:	af00      	add	r7, sp, #0
 80081d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	689b      	ldr	r3, [r3, #8]
 80081d8:	f003 0308 	and.w	r3, r3, #8
 80081dc:	2b08      	cmp	r3, #8
 80081de:	d101      	bne.n	80081e4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80081e0:	2301      	movs	r3, #1
 80081e2:	e000      	b.n	80081e6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80081e4:	2300      	movs	r3, #0
}
 80081e6:	4618      	mov	r0, r3
 80081e8:	370c      	adds	r7, #12
 80081ea:	46bd      	mov	sp, r7
 80081ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081f0:	4770      	bx	lr
	...

080081f4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80081f4:	b590      	push	{r4, r7, lr}
 80081f6:	b089      	sub	sp, #36	@ 0x24
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80081fc:	2300      	movs	r3, #0
 80081fe:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8008200:	2300      	movs	r3, #0
 8008202:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d101      	bne.n	800820e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800820a:	2301      	movs	r3, #1
 800820c:	e1a9      	b.n	8008562 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	695b      	ldr	r3, [r3, #20]
 8008212:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008218:	2b00      	cmp	r3, #0
 800821a:	d109      	bne.n	8008230 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800821c:	6878      	ldr	r0, [r7, #4]
 800821e:	f7fe ffdd 	bl	80071dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	2200      	movs	r2, #0
 8008226:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	2200      	movs	r2, #0
 800822c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	4618      	mov	r0, r3
 8008236:	f7ff ff67 	bl	8008108 <LL_ADC_IsDeepPowerDownEnabled>
 800823a:	4603      	mov	r3, r0
 800823c:	2b00      	cmp	r3, #0
 800823e:	d004      	beq.n	800824a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4618      	mov	r0, r3
 8008246:	f7ff ff4d 	bl	80080e4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	4618      	mov	r0, r3
 8008250:	f7ff ff82 	bl	8008158 <LL_ADC_IsInternalRegulatorEnabled>
 8008254:	4603      	mov	r3, r0
 8008256:	2b00      	cmp	r3, #0
 8008258:	d115      	bne.n	8008286 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	681b      	ldr	r3, [r3, #0]
 800825e:	4618      	mov	r0, r3
 8008260:	f7ff ff66 	bl	8008130 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008264:	4b9c      	ldr	r3, [pc, #624]	@ (80084d8 <HAL_ADC_Init+0x2e4>)
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	099b      	lsrs	r3, r3, #6
 800826a:	4a9c      	ldr	r2, [pc, #624]	@ (80084dc <HAL_ADC_Init+0x2e8>)
 800826c:	fba2 2303 	umull	r2, r3, r2, r3
 8008270:	099b      	lsrs	r3, r3, #6
 8008272:	3301      	adds	r3, #1
 8008274:	005b      	lsls	r3, r3, #1
 8008276:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008278:	e002      	b.n	8008280 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	3b01      	subs	r3, #1
 800827e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	2b00      	cmp	r3, #0
 8008284:	d1f9      	bne.n	800827a <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8008286:	687b      	ldr	r3, [r7, #4]
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4618      	mov	r0, r3
 800828c:	f7ff ff64 	bl	8008158 <LL_ADC_IsInternalRegulatorEnabled>
 8008290:	4603      	mov	r3, r0
 8008292:	2b00      	cmp	r3, #0
 8008294:	d10d      	bne.n	80082b2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800829a:	f043 0210 	orr.w	r2, r3, #16
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80082a6:	f043 0201 	orr.w	r2, r3, #1
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80082ae:	2301      	movs	r3, #1
 80082b0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4618      	mov	r0, r3
 80082b8:	f7ff ff75 	bl	80081a6 <LL_ADC_REG_IsConversionOngoing>
 80082bc:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082c2:	f003 0310 	and.w	r3, r3, #16
 80082c6:	2b00      	cmp	r3, #0
 80082c8:	f040 8142 	bne.w	8008550 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80082cc:	697b      	ldr	r3, [r7, #20]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	f040 813e 	bne.w	8008550 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80082d8:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80082dc:	f043 0202 	orr.w	r2, r3, #2
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	4618      	mov	r0, r3
 80082ea:	f7ff ff49 	bl	8008180 <LL_ADC_IsEnabled>
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d141      	bne.n	8008378 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80082fc:	d004      	beq.n	8008308 <HAL_ADC_Init+0x114>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	4a77      	ldr	r2, [pc, #476]	@ (80084e0 <HAL_ADC_Init+0x2ec>)
 8008304:	4293      	cmp	r3, r2
 8008306:	d10f      	bne.n	8008328 <HAL_ADC_Init+0x134>
 8008308:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800830c:	f7ff ff38 	bl	8008180 <LL_ADC_IsEnabled>
 8008310:	4604      	mov	r4, r0
 8008312:	4873      	ldr	r0, [pc, #460]	@ (80084e0 <HAL_ADC_Init+0x2ec>)
 8008314:	f7ff ff34 	bl	8008180 <LL_ADC_IsEnabled>
 8008318:	4603      	mov	r3, r0
 800831a:	4323      	orrs	r3, r4
 800831c:	2b00      	cmp	r3, #0
 800831e:	bf0c      	ite	eq
 8008320:	2301      	moveq	r3, #1
 8008322:	2300      	movne	r3, #0
 8008324:	b2db      	uxtb	r3, r3
 8008326:	e012      	b.n	800834e <HAL_ADC_Init+0x15a>
 8008328:	486e      	ldr	r0, [pc, #440]	@ (80084e4 <HAL_ADC_Init+0x2f0>)
 800832a:	f7ff ff29 	bl	8008180 <LL_ADC_IsEnabled>
 800832e:	4604      	mov	r4, r0
 8008330:	486d      	ldr	r0, [pc, #436]	@ (80084e8 <HAL_ADC_Init+0x2f4>)
 8008332:	f7ff ff25 	bl	8008180 <LL_ADC_IsEnabled>
 8008336:	4603      	mov	r3, r0
 8008338:	431c      	orrs	r4, r3
 800833a:	486c      	ldr	r0, [pc, #432]	@ (80084ec <HAL_ADC_Init+0x2f8>)
 800833c:	f7ff ff20 	bl	8008180 <LL_ADC_IsEnabled>
 8008340:	4603      	mov	r3, r0
 8008342:	4323      	orrs	r3, r4
 8008344:	2b00      	cmp	r3, #0
 8008346:	bf0c      	ite	eq
 8008348:	2301      	moveq	r3, #1
 800834a:	2300      	movne	r3, #0
 800834c:	b2db      	uxtb	r3, r3
 800834e:	2b00      	cmp	r3, #0
 8008350:	d012      	beq.n	8008378 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800835a:	d004      	beq.n	8008366 <HAL_ADC_Init+0x172>
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	4a5f      	ldr	r2, [pc, #380]	@ (80084e0 <HAL_ADC_Init+0x2ec>)
 8008362:	4293      	cmp	r3, r2
 8008364:	d101      	bne.n	800836a <HAL_ADC_Init+0x176>
 8008366:	4a62      	ldr	r2, [pc, #392]	@ (80084f0 <HAL_ADC_Init+0x2fc>)
 8008368:	e000      	b.n	800836c <HAL_ADC_Init+0x178>
 800836a:	4a62      	ldr	r2, [pc, #392]	@ (80084f4 <HAL_ADC_Init+0x300>)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	685b      	ldr	r3, [r3, #4]
 8008370:	4619      	mov	r1, r3
 8008372:	4610      	mov	r0, r2
 8008374:	f7ff fd68 	bl	8007e48 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	7f5b      	ldrb	r3, [r3, #29]
 800837c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008382:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8008388:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800838e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008396:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8008398:	4313      	orrs	r3, r2
 800839a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80083a2:	2b01      	cmp	r3, #1
 80083a4:	d106      	bne.n	80083b4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80083aa:	3b01      	subs	r3, #1
 80083ac:	045b      	lsls	r3, r3, #17
 80083ae:	69ba      	ldr	r2, [r7, #24]
 80083b0:	4313      	orrs	r3, r2
 80083b2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d009      	beq.n	80083d0 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80083c0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083c8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80083ca:	69ba      	ldr	r2, [r7, #24]
 80083cc:	4313      	orrs	r3, r2
 80083ce:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	68da      	ldr	r2, [r3, #12]
 80083d6:	4b48      	ldr	r3, [pc, #288]	@ (80084f8 <HAL_ADC_Init+0x304>)
 80083d8:	4013      	ands	r3, r2
 80083da:	687a      	ldr	r2, [r7, #4]
 80083dc:	6812      	ldr	r2, [r2, #0]
 80083de:	69b9      	ldr	r1, [r7, #24]
 80083e0:	430b      	orrs	r3, r1
 80083e2:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	691b      	ldr	r3, [r3, #16]
 80083ea:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	430a      	orrs	r2, r1
 80083f8:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4618      	mov	r0, r3
 8008400:	f7ff fee4 	bl	80081cc <LL_ADC_INJ_IsConversionOngoing>
 8008404:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	2b00      	cmp	r3, #0
 800840a:	d17f      	bne.n	800850c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d17c      	bne.n	800850c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008416:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800841e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8008420:	4313      	orrs	r3, r2
 8008422:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	68db      	ldr	r3, [r3, #12]
 800842a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800842e:	f023 0302 	bic.w	r3, r3, #2
 8008432:	687a      	ldr	r2, [r7, #4]
 8008434:	6812      	ldr	r2, [r2, #0]
 8008436:	69b9      	ldr	r1, [r7, #24]
 8008438:	430b      	orrs	r3, r1
 800843a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	691b      	ldr	r3, [r3, #16]
 8008440:	2b00      	cmp	r3, #0
 8008442:	d017      	beq.n	8008474 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	691a      	ldr	r2, [r3, #16]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8008452:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800845c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008460:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008464:	687a      	ldr	r2, [r7, #4]
 8008466:	6911      	ldr	r1, [r2, #16]
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	6812      	ldr	r2, [r2, #0]
 800846c:	430b      	orrs	r3, r1
 800846e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8008472:	e013      	b.n	800849c <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	691a      	ldr	r2, [r3, #16]
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8008482:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	681b      	ldr	r3, [r3, #0]
 8008488:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800848c:	687a      	ldr	r2, [r7, #4]
 800848e:	6812      	ldr	r2, [r2, #0]
 8008490:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8008494:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8008498:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80084a2:	2b01      	cmp	r3, #1
 80084a4:	d12a      	bne.n	80084fc <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	681b      	ldr	r3, [r3, #0]
 80084aa:	691b      	ldr	r3, [r3, #16]
 80084ac:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80084b0:	f023 0304 	bic.w	r3, r3, #4
 80084b4:	687a      	ldr	r2, [r7, #4]
 80084b6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80084b8:	687a      	ldr	r2, [r7, #4]
 80084ba:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80084bc:	4311      	orrs	r1, r2
 80084be:	687a      	ldr	r2, [r7, #4]
 80084c0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80084c2:	4311      	orrs	r1, r2
 80084c4:	687a      	ldr	r2, [r7, #4]
 80084c6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80084c8:	430a      	orrs	r2, r1
 80084ca:	431a      	orrs	r2, r3
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	f042 0201 	orr.w	r2, r2, #1
 80084d4:	611a      	str	r2, [r3, #16]
 80084d6:	e019      	b.n	800850c <HAL_ADC_Init+0x318>
 80084d8:	20000024 	.word	0x20000024
 80084dc:	053e2d63 	.word	0x053e2d63
 80084e0:	50000100 	.word	0x50000100
 80084e4:	50000400 	.word	0x50000400
 80084e8:	50000500 	.word	0x50000500
 80084ec:	50000600 	.word	0x50000600
 80084f0:	50000300 	.word	0x50000300
 80084f4:	50000700 	.word	0x50000700
 80084f8:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	681b      	ldr	r3, [r3, #0]
 8008500:	691a      	ldr	r2, [r3, #16]
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	f022 0201 	bic.w	r2, r2, #1
 800850a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	695b      	ldr	r3, [r3, #20]
 8008510:	2b01      	cmp	r3, #1
 8008512:	d10c      	bne.n	800852e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800851a:	f023 010f 	bic.w	r1, r3, #15
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6a1b      	ldr	r3, [r3, #32]
 8008522:	1e5a      	subs	r2, r3, #1
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	681b      	ldr	r3, [r3, #0]
 8008528:	430a      	orrs	r2, r1
 800852a:	631a      	str	r2, [r3, #48]	@ 0x30
 800852c:	e007      	b.n	800853e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800852e:	687b      	ldr	r3, [r7, #4]
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	f022 020f 	bic.w	r2, r2, #15
 800853c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008542:	f023 0303 	bic.w	r3, r3, #3
 8008546:	f043 0201 	orr.w	r2, r3, #1
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800854e:	e007      	b.n	8008560 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008554:	f043 0210 	orr.w	r2, r3, #16
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800855c:	2301      	movs	r3, #1
 800855e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8008560:	7ffb      	ldrb	r3, [r7, #31]
}
 8008562:	4618      	mov	r0, r3
 8008564:	3724      	adds	r7, #36	@ 0x24
 8008566:	46bd      	mov	sp, r7
 8008568:	bd90      	pop	{r4, r7, pc}
 800856a:	bf00      	nop

0800856c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800856c:	b580      	push	{r7, lr}
 800856e:	b0b6      	sub	sp, #216	@ 0xd8
 8008570:	af00      	add	r7, sp, #0
 8008572:	6078      	str	r0, [r7, #4]
 8008574:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008576:	2300      	movs	r3, #0
 8008578:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800857c:	2300      	movs	r3, #0
 800857e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008586:	2b01      	cmp	r3, #1
 8008588:	d102      	bne.n	8008590 <HAL_ADC_ConfigChannel+0x24>
 800858a:	2302      	movs	r3, #2
 800858c:	f000 bc13 	b.w	8008db6 <HAL_ADC_ConfigChannel+0x84a>
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	2201      	movs	r2, #1
 8008594:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4618      	mov	r0, r3
 800859e:	f7ff fe02 	bl	80081a6 <LL_ADC_REG_IsConversionOngoing>
 80085a2:	4603      	mov	r3, r0
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f040 83f3 	bne.w	8008d90 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6818      	ldr	r0, [r3, #0]
 80085ae:	683b      	ldr	r3, [r7, #0]
 80085b0:	6859      	ldr	r1, [r3, #4]
 80085b2:	683b      	ldr	r3, [r7, #0]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	461a      	mov	r2, r3
 80085b8:	f7ff fd18 	bl	8007fec <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80085bc:	687b      	ldr	r3, [r7, #4]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	4618      	mov	r0, r3
 80085c2:	f7ff fdf0 	bl	80081a6 <LL_ADC_REG_IsConversionOngoing>
 80085c6:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80085ca:	687b      	ldr	r3, [r7, #4]
 80085cc:	681b      	ldr	r3, [r3, #0]
 80085ce:	4618      	mov	r0, r3
 80085d0:	f7ff fdfc 	bl	80081cc <LL_ADC_INJ_IsConversionOngoing>
 80085d4:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80085d8:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f040 81d9 	bne.w	8008994 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80085e2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80085e6:	2b00      	cmp	r3, #0
 80085e8:	f040 81d4 	bne.w	8008994 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	689b      	ldr	r3, [r3, #8]
 80085f0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80085f4:	d10f      	bne.n	8008616 <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	6818      	ldr	r0, [r3, #0]
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	2200      	movs	r2, #0
 8008600:	4619      	mov	r1, r3
 8008602:	f7ff fd1f 	bl	8008044 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800860e:	4618      	mov	r0, r3
 8008610:	f7ff fcd9 	bl	8007fc6 <LL_ADC_SetSamplingTimeCommonConfig>
 8008614:	e00e      	b.n	8008634 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	6818      	ldr	r0, [r3, #0]
 800861a:	683b      	ldr	r3, [r7, #0]
 800861c:	6819      	ldr	r1, [r3, #0]
 800861e:	683b      	ldr	r3, [r7, #0]
 8008620:	689b      	ldr	r3, [r3, #8]
 8008622:	461a      	mov	r2, r3
 8008624:	f7ff fd0e 	bl	8008044 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	2100      	movs	r1, #0
 800862e:	4618      	mov	r0, r3
 8008630:	f7ff fcc9 	bl	8007fc6 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8008634:	683b      	ldr	r3, [r7, #0]
 8008636:	695a      	ldr	r2, [r3, #20]
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	68db      	ldr	r3, [r3, #12]
 800863e:	08db      	lsrs	r3, r3, #3
 8008640:	f003 0303 	and.w	r3, r3, #3
 8008644:	005b      	lsls	r3, r3, #1
 8008646:	fa02 f303 	lsl.w	r3, r2, r3
 800864a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	691b      	ldr	r3, [r3, #16]
 8008652:	2b04      	cmp	r3, #4
 8008654:	d022      	beq.n	800869c <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6818      	ldr	r0, [r3, #0]
 800865a:	683b      	ldr	r3, [r7, #0]
 800865c:	6919      	ldr	r1, [r3, #16]
 800865e:	683b      	ldr	r3, [r7, #0]
 8008660:	681a      	ldr	r2, [r3, #0]
 8008662:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008666:	f7ff fc23 	bl	8007eb0 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	6818      	ldr	r0, [r3, #0]
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	6919      	ldr	r1, [r3, #16]
 8008672:	683b      	ldr	r3, [r7, #0]
 8008674:	699b      	ldr	r3, [r3, #24]
 8008676:	461a      	mov	r2, r3
 8008678:	f7ff fc6f 	bl	8007f5a <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	6818      	ldr	r0, [r3, #0]
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8008684:	683b      	ldr	r3, [r7, #0]
 8008686:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8008688:	2b01      	cmp	r3, #1
 800868a:	d102      	bne.n	8008692 <HAL_ADC_ConfigChannel+0x126>
 800868c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8008690:	e000      	b.n	8008694 <HAL_ADC_ConfigChannel+0x128>
 8008692:	2300      	movs	r3, #0
 8008694:	461a      	mov	r2, r3
 8008696:	f7ff fc7b 	bl	8007f90 <LL_ADC_SetOffsetSaturation>
 800869a:	e17b      	b.n	8008994 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2100      	movs	r1, #0
 80086a2:	4618      	mov	r0, r3
 80086a4:	f7ff fc28 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 80086a8:	4603      	mov	r3, r0
 80086aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d10a      	bne.n	80086c8 <HAL_ADC_ConfigChannel+0x15c>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	2100      	movs	r1, #0
 80086b8:	4618      	mov	r0, r3
 80086ba:	f7ff fc1d 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 80086be:	4603      	mov	r3, r0
 80086c0:	0e9b      	lsrs	r3, r3, #26
 80086c2:	f003 021f 	and.w	r2, r3, #31
 80086c6:	e01e      	b.n	8008706 <HAL_ADC_ConfigChannel+0x19a>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	2100      	movs	r1, #0
 80086ce:	4618      	mov	r0, r3
 80086d0:	f7ff fc12 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 80086d4:	4603      	mov	r3, r0
 80086d6:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80086da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80086de:	fa93 f3a3 	rbit	r3, r3
 80086e2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80086e6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80086ea:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80086ee:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086f2:	2b00      	cmp	r3, #0
 80086f4:	d101      	bne.n	80086fa <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80086f6:	2320      	movs	r3, #32
 80086f8:	e004      	b.n	8008704 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80086fa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086fe:	fab3 f383 	clz	r3, r3
 8008702:	b2db      	uxtb	r3, r3
 8008704:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008706:	683b      	ldr	r3, [r7, #0]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800870e:	2b00      	cmp	r3, #0
 8008710:	d105      	bne.n	800871e <HAL_ADC_ConfigChannel+0x1b2>
 8008712:	683b      	ldr	r3, [r7, #0]
 8008714:	681b      	ldr	r3, [r3, #0]
 8008716:	0e9b      	lsrs	r3, r3, #26
 8008718:	f003 031f 	and.w	r3, r3, #31
 800871c:	e018      	b.n	8008750 <HAL_ADC_ConfigChannel+0x1e4>
 800871e:	683b      	ldr	r3, [r7, #0]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008726:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800872a:	fa93 f3a3 	rbit	r3, r3
 800872e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8008732:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008736:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800873a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800873e:	2b00      	cmp	r3, #0
 8008740:	d101      	bne.n	8008746 <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8008742:	2320      	movs	r3, #32
 8008744:	e004      	b.n	8008750 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8008746:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800874a:	fab3 f383 	clz	r3, r3
 800874e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8008750:	429a      	cmp	r2, r3
 8008752:	d106      	bne.n	8008762 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	2200      	movs	r2, #0
 800875a:	2100      	movs	r1, #0
 800875c:	4618      	mov	r0, r3
 800875e:	f7ff fbe1 	bl	8007f24 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	681b      	ldr	r3, [r3, #0]
 8008766:	2101      	movs	r1, #1
 8008768:	4618      	mov	r0, r3
 800876a:	f7ff fbc5 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 800876e:	4603      	mov	r3, r0
 8008770:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008774:	2b00      	cmp	r3, #0
 8008776:	d10a      	bne.n	800878e <HAL_ADC_ConfigChannel+0x222>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	2101      	movs	r1, #1
 800877e:	4618      	mov	r0, r3
 8008780:	f7ff fbba 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 8008784:	4603      	mov	r3, r0
 8008786:	0e9b      	lsrs	r3, r3, #26
 8008788:	f003 021f 	and.w	r2, r3, #31
 800878c:	e01e      	b.n	80087cc <HAL_ADC_ConfigChannel+0x260>
 800878e:	687b      	ldr	r3, [r7, #4]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	2101      	movs	r1, #1
 8008794:	4618      	mov	r0, r3
 8008796:	f7ff fbaf 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 800879a:	4603      	mov	r3, r0
 800879c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087a0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80087a4:	fa93 f3a3 	rbit	r3, r3
 80087a8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 80087ac:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80087b0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 80087b4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d101      	bne.n	80087c0 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 80087bc:	2320      	movs	r3, #32
 80087be:	e004      	b.n	80087ca <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 80087c0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80087c4:	fab3 f383 	clz	r3, r3
 80087c8:	b2db      	uxtb	r3, r3
 80087ca:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087d4:	2b00      	cmp	r3, #0
 80087d6:	d105      	bne.n	80087e4 <HAL_ADC_ConfigChannel+0x278>
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	0e9b      	lsrs	r3, r3, #26
 80087de:	f003 031f 	and.w	r3, r3, #31
 80087e2:	e018      	b.n	8008816 <HAL_ADC_ConfigChannel+0x2aa>
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80087ec:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80087f0:	fa93 f3a3 	rbit	r3, r3
 80087f4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80087f8:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80087fc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8008800:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008804:	2b00      	cmp	r3, #0
 8008806:	d101      	bne.n	800880c <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8008808:	2320      	movs	r3, #32
 800880a:	e004      	b.n	8008816 <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800880c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008810:	fab3 f383 	clz	r3, r3
 8008814:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8008816:	429a      	cmp	r2, r3
 8008818:	d106      	bne.n	8008828 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	2200      	movs	r2, #0
 8008820:	2101      	movs	r1, #1
 8008822:	4618      	mov	r0, r3
 8008824:	f7ff fb7e 	bl	8007f24 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	2102      	movs	r1, #2
 800882e:	4618      	mov	r0, r3
 8008830:	f7ff fb62 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 8008834:	4603      	mov	r3, r0
 8008836:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800883a:	2b00      	cmp	r3, #0
 800883c:	d10a      	bne.n	8008854 <HAL_ADC_ConfigChannel+0x2e8>
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	2102      	movs	r1, #2
 8008844:	4618      	mov	r0, r3
 8008846:	f7ff fb57 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 800884a:	4603      	mov	r3, r0
 800884c:	0e9b      	lsrs	r3, r3, #26
 800884e:	f003 021f 	and.w	r2, r3, #31
 8008852:	e01e      	b.n	8008892 <HAL_ADC_ConfigChannel+0x326>
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	681b      	ldr	r3, [r3, #0]
 8008858:	2102      	movs	r1, #2
 800885a:	4618      	mov	r0, r3
 800885c:	f7ff fb4c 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 8008860:	4603      	mov	r3, r0
 8008862:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008866:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800886a:	fa93 f3a3 	rbit	r3, r3
 800886e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8008872:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008876:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800887a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800887e:	2b00      	cmp	r3, #0
 8008880:	d101      	bne.n	8008886 <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8008882:	2320      	movs	r3, #32
 8008884:	e004      	b.n	8008890 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8008886:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800888a:	fab3 f383 	clz	r3, r3
 800888e:	b2db      	uxtb	r3, r3
 8008890:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008892:	683b      	ldr	r3, [r7, #0]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800889a:	2b00      	cmp	r3, #0
 800889c:	d105      	bne.n	80088aa <HAL_ADC_ConfigChannel+0x33e>
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	0e9b      	lsrs	r3, r3, #26
 80088a4:	f003 031f 	and.w	r3, r3, #31
 80088a8:	e016      	b.n	80088d8 <HAL_ADC_ConfigChannel+0x36c>
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80088b2:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80088b6:	fa93 f3a3 	rbit	r3, r3
 80088ba:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 80088bc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80088be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80088c2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d101      	bne.n	80088ce <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80088ca:	2320      	movs	r3, #32
 80088cc:	e004      	b.n	80088d8 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80088ce:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80088d2:	fab3 f383 	clz	r3, r3
 80088d6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80088d8:	429a      	cmp	r2, r3
 80088da:	d106      	bne.n	80088ea <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	2200      	movs	r2, #0
 80088e2:	2102      	movs	r1, #2
 80088e4:	4618      	mov	r0, r3
 80088e6:	f7ff fb1d 	bl	8007f24 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	2103      	movs	r1, #3
 80088f0:	4618      	mov	r0, r3
 80088f2:	f7ff fb01 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 80088f6:	4603      	mov	r3, r0
 80088f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d10a      	bne.n	8008916 <HAL_ADC_ConfigChannel+0x3aa>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	2103      	movs	r1, #3
 8008906:	4618      	mov	r0, r3
 8008908:	f7ff faf6 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 800890c:	4603      	mov	r3, r0
 800890e:	0e9b      	lsrs	r3, r3, #26
 8008910:	f003 021f 	and.w	r2, r3, #31
 8008914:	e017      	b.n	8008946 <HAL_ADC_ConfigChannel+0x3da>
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	2103      	movs	r1, #3
 800891c:	4618      	mov	r0, r3
 800891e:	f7ff faeb 	bl	8007ef8 <LL_ADC_GetOffsetChannel>
 8008922:	4603      	mov	r3, r0
 8008924:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008926:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008928:	fa93 f3a3 	rbit	r3, r3
 800892c:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800892e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008930:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8008932:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008934:	2b00      	cmp	r3, #0
 8008936:	d101      	bne.n	800893c <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8008938:	2320      	movs	r3, #32
 800893a:	e003      	b.n	8008944 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800893c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800893e:	fab3 f383 	clz	r3, r3
 8008942:	b2db      	uxtb	r3, r3
 8008944:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8008946:	683b      	ldr	r3, [r7, #0]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800894e:	2b00      	cmp	r3, #0
 8008950:	d105      	bne.n	800895e <HAL_ADC_ConfigChannel+0x3f2>
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	0e9b      	lsrs	r3, r3, #26
 8008958:	f003 031f 	and.w	r3, r3, #31
 800895c:	e011      	b.n	8008982 <HAL_ADC_ConfigChannel+0x416>
 800895e:	683b      	ldr	r3, [r7, #0]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008964:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008966:	fa93 f3a3 	rbit	r3, r3
 800896a:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800896c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800896e:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8008970:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008972:	2b00      	cmp	r3, #0
 8008974:	d101      	bne.n	800897a <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8008976:	2320      	movs	r3, #32
 8008978:	e003      	b.n	8008982 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800897a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800897c:	fab3 f383 	clz	r3, r3
 8008980:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8008982:	429a      	cmp	r2, r3
 8008984:	d106      	bne.n	8008994 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	2200      	movs	r2, #0
 800898c:	2103      	movs	r1, #3
 800898e:	4618      	mov	r0, r3
 8008990:	f7ff fac8 	bl	8007f24 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	4618      	mov	r0, r3
 800899a:	f7ff fbf1 	bl	8008180 <LL_ADC_IsEnabled>
 800899e:	4603      	mov	r3, r0
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	f040 813d 	bne.w	8008c20 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6818      	ldr	r0, [r3, #0]
 80089aa:	683b      	ldr	r3, [r7, #0]
 80089ac:	6819      	ldr	r1, [r3, #0]
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	68db      	ldr	r3, [r3, #12]
 80089b2:	461a      	mov	r2, r3
 80089b4:	f7ff fb72 	bl	800809c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	68db      	ldr	r3, [r3, #12]
 80089bc:	4aa2      	ldr	r2, [pc, #648]	@ (8008c48 <HAL_ADC_ConfigChannel+0x6dc>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	f040 812e 	bne.w	8008c20 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	681b      	ldr	r3, [r3, #0]
 80089cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089d0:	2b00      	cmp	r3, #0
 80089d2:	d10b      	bne.n	80089ec <HAL_ADC_ConfigChannel+0x480>
 80089d4:	683b      	ldr	r3, [r7, #0]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	0e9b      	lsrs	r3, r3, #26
 80089da:	3301      	adds	r3, #1
 80089dc:	f003 031f 	and.w	r3, r3, #31
 80089e0:	2b09      	cmp	r3, #9
 80089e2:	bf94      	ite	ls
 80089e4:	2301      	movls	r3, #1
 80089e6:	2300      	movhi	r3, #0
 80089e8:	b2db      	uxtb	r3, r3
 80089ea:	e019      	b.n	8008a20 <HAL_ADC_ConfigChannel+0x4b4>
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80089f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80089f4:	fa93 f3a3 	rbit	r3, r3
 80089f8:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80089fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80089fc:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80089fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d101      	bne.n	8008a08 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8008a04:	2320      	movs	r3, #32
 8008a06:	e003      	b.n	8008a10 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 8008a08:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a0a:	fab3 f383 	clz	r3, r3
 8008a0e:	b2db      	uxtb	r3, r3
 8008a10:	3301      	adds	r3, #1
 8008a12:	f003 031f 	and.w	r3, r3, #31
 8008a16:	2b09      	cmp	r3, #9
 8008a18:	bf94      	ite	ls
 8008a1a:	2301      	movls	r3, #1
 8008a1c:	2300      	movhi	r3, #0
 8008a1e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d079      	beq.n	8008b18 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008a24:	683b      	ldr	r3, [r7, #0]
 8008a26:	681b      	ldr	r3, [r3, #0]
 8008a28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d107      	bne.n	8008a40 <HAL_ADC_ConfigChannel+0x4d4>
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	0e9b      	lsrs	r3, r3, #26
 8008a36:	3301      	adds	r3, #1
 8008a38:	069b      	lsls	r3, r3, #26
 8008a3a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008a3e:	e015      	b.n	8008a6c <HAL_ADC_ConfigChannel+0x500>
 8008a40:	683b      	ldr	r3, [r7, #0]
 8008a42:	681b      	ldr	r3, [r3, #0]
 8008a44:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a46:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008a48:	fa93 f3a3 	rbit	r3, r3
 8008a4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8008a4e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a50:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8008a52:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a54:	2b00      	cmp	r3, #0
 8008a56:	d101      	bne.n	8008a5c <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8008a58:	2320      	movs	r3, #32
 8008a5a:	e003      	b.n	8008a64 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8008a5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008a5e:	fab3 f383 	clz	r3, r3
 8008a62:	b2db      	uxtb	r3, r3
 8008a64:	3301      	adds	r3, #1
 8008a66:	069b      	lsls	r3, r3, #26
 8008a68:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d109      	bne.n	8008a8c <HAL_ADC_ConfigChannel+0x520>
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	0e9b      	lsrs	r3, r3, #26
 8008a7e:	3301      	adds	r3, #1
 8008a80:	f003 031f 	and.w	r3, r3, #31
 8008a84:	2101      	movs	r1, #1
 8008a86:	fa01 f303 	lsl.w	r3, r1, r3
 8008a8a:	e017      	b.n	8008abc <HAL_ADC_ConfigChannel+0x550>
 8008a8c:	683b      	ldr	r3, [r7, #0]
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008a92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a94:	fa93 f3a3 	rbit	r3, r3
 8008a98:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8008a9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008a9c:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8008a9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d101      	bne.n	8008aa8 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 8008aa4:	2320      	movs	r3, #32
 8008aa6:	e003      	b.n	8008ab0 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8008aa8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008aaa:	fab3 f383 	clz	r3, r3
 8008aae:	b2db      	uxtb	r3, r3
 8008ab0:	3301      	adds	r3, #1
 8008ab2:	f003 031f 	and.w	r3, r3, #31
 8008ab6:	2101      	movs	r1, #1
 8008ab8:	fa01 f303 	lsl.w	r3, r1, r3
 8008abc:	ea42 0103 	orr.w	r1, r2, r3
 8008ac0:	683b      	ldr	r3, [r7, #0]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	d10a      	bne.n	8008ae2 <HAL_ADC_ConfigChannel+0x576>
 8008acc:	683b      	ldr	r3, [r7, #0]
 8008ace:	681b      	ldr	r3, [r3, #0]
 8008ad0:	0e9b      	lsrs	r3, r3, #26
 8008ad2:	3301      	adds	r3, #1
 8008ad4:	f003 021f 	and.w	r2, r3, #31
 8008ad8:	4613      	mov	r3, r2
 8008ada:	005b      	lsls	r3, r3, #1
 8008adc:	4413      	add	r3, r2
 8008ade:	051b      	lsls	r3, r3, #20
 8008ae0:	e018      	b.n	8008b14 <HAL_ADC_ConfigChannel+0x5a8>
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008ae8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008aea:	fa93 f3a3 	rbit	r3, r3
 8008aee:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8008af0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8008af4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d101      	bne.n	8008afe <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 8008afa:	2320      	movs	r3, #32
 8008afc:	e003      	b.n	8008b06 <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8008afe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008b00:	fab3 f383 	clz	r3, r3
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	3301      	adds	r3, #1
 8008b08:	f003 021f 	and.w	r2, r3, #31
 8008b0c:	4613      	mov	r3, r2
 8008b0e:	005b      	lsls	r3, r3, #1
 8008b10:	4413      	add	r3, r2
 8008b12:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008b14:	430b      	orrs	r3, r1
 8008b16:	e07e      	b.n	8008c16 <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d107      	bne.n	8008b34 <HAL_ADC_ConfigChannel+0x5c8>
 8008b24:	683b      	ldr	r3, [r7, #0]
 8008b26:	681b      	ldr	r3, [r3, #0]
 8008b28:	0e9b      	lsrs	r3, r3, #26
 8008b2a:	3301      	adds	r3, #1
 8008b2c:	069b      	lsls	r3, r3, #26
 8008b2e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008b32:	e015      	b.n	8008b60 <HAL_ADC_ConfigChannel+0x5f4>
 8008b34:	683b      	ldr	r3, [r7, #0]
 8008b36:	681b      	ldr	r3, [r3, #0]
 8008b38:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b3c:	fa93 f3a3 	rbit	r3, r3
 8008b40:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8008b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b44:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8008b46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d101      	bne.n	8008b50 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8008b4c:	2320      	movs	r3, #32
 8008b4e:	e003      	b.n	8008b58 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8008b50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b52:	fab3 f383 	clz	r3, r3
 8008b56:	b2db      	uxtb	r3, r3
 8008b58:	3301      	adds	r3, #1
 8008b5a:	069b      	lsls	r3, r3, #26
 8008b5c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8008b60:	683b      	ldr	r3, [r7, #0]
 8008b62:	681b      	ldr	r3, [r3, #0]
 8008b64:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d109      	bne.n	8008b80 <HAL_ADC_ConfigChannel+0x614>
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	0e9b      	lsrs	r3, r3, #26
 8008b72:	3301      	adds	r3, #1
 8008b74:	f003 031f 	and.w	r3, r3, #31
 8008b78:	2101      	movs	r1, #1
 8008b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8008b7e:	e017      	b.n	8008bb0 <HAL_ADC_ConfigChannel+0x644>
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	681b      	ldr	r3, [r3, #0]
 8008b84:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008b86:	6a3b      	ldr	r3, [r7, #32]
 8008b88:	fa93 f3a3 	rbit	r3, r3
 8008b8c:	61fb      	str	r3, [r7, #28]
  return result;
 8008b8e:	69fb      	ldr	r3, [r7, #28]
 8008b90:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8008b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d101      	bne.n	8008b9c <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8008b98:	2320      	movs	r3, #32
 8008b9a:	e003      	b.n	8008ba4 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8008b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b9e:	fab3 f383 	clz	r3, r3
 8008ba2:	b2db      	uxtb	r3, r3
 8008ba4:	3301      	adds	r3, #1
 8008ba6:	f003 031f 	and.w	r3, r3, #31
 8008baa:	2101      	movs	r1, #1
 8008bac:	fa01 f303 	lsl.w	r3, r1, r3
 8008bb0:	ea42 0103 	orr.w	r1, r2, r3
 8008bb4:	683b      	ldr	r3, [r7, #0]
 8008bb6:	681b      	ldr	r3, [r3, #0]
 8008bb8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bbc:	2b00      	cmp	r3, #0
 8008bbe:	d10d      	bne.n	8008bdc <HAL_ADC_ConfigChannel+0x670>
 8008bc0:	683b      	ldr	r3, [r7, #0]
 8008bc2:	681b      	ldr	r3, [r3, #0]
 8008bc4:	0e9b      	lsrs	r3, r3, #26
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	f003 021f 	and.w	r2, r3, #31
 8008bcc:	4613      	mov	r3, r2
 8008bce:	005b      	lsls	r3, r3, #1
 8008bd0:	4413      	add	r3, r2
 8008bd2:	3b1e      	subs	r3, #30
 8008bd4:	051b      	lsls	r3, r3, #20
 8008bd6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8008bda:	e01b      	b.n	8008c14 <HAL_ADC_ConfigChannel+0x6a8>
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	fa93 f3a3 	rbit	r3, r3
 8008be8:	613b      	str	r3, [r7, #16]
  return result;
 8008bea:	693b      	ldr	r3, [r7, #16]
 8008bec:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8008bee:	69bb      	ldr	r3, [r7, #24]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d101      	bne.n	8008bf8 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8008bf4:	2320      	movs	r3, #32
 8008bf6:	e003      	b.n	8008c00 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 8008bf8:	69bb      	ldr	r3, [r7, #24]
 8008bfa:	fab3 f383 	clz	r3, r3
 8008bfe:	b2db      	uxtb	r3, r3
 8008c00:	3301      	adds	r3, #1
 8008c02:	f003 021f 	and.w	r2, r3, #31
 8008c06:	4613      	mov	r3, r2
 8008c08:	005b      	lsls	r3, r3, #1
 8008c0a:	4413      	add	r3, r2
 8008c0c:	3b1e      	subs	r3, #30
 8008c0e:	051b      	lsls	r3, r3, #20
 8008c10:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c14:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8008c16:	683a      	ldr	r2, [r7, #0]
 8008c18:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8008c1a:	4619      	mov	r1, r3
 8008c1c:	f7ff fa12 	bl	8008044 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8008c20:	683b      	ldr	r3, [r7, #0]
 8008c22:	681a      	ldr	r2, [r3, #0]
 8008c24:	4b09      	ldr	r3, [pc, #36]	@ (8008c4c <HAL_ADC_ConfigChannel+0x6e0>)
 8008c26:	4013      	ands	r3, r2
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	f000 80be 	beq.w	8008daa <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8008c2e:	687b      	ldr	r3, [r7, #4]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c36:	d004      	beq.n	8008c42 <HAL_ADC_ConfigChannel+0x6d6>
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	681b      	ldr	r3, [r3, #0]
 8008c3c:	4a04      	ldr	r2, [pc, #16]	@ (8008c50 <HAL_ADC_ConfigChannel+0x6e4>)
 8008c3e:	4293      	cmp	r3, r2
 8008c40:	d10a      	bne.n	8008c58 <HAL_ADC_ConfigChannel+0x6ec>
 8008c42:	4b04      	ldr	r3, [pc, #16]	@ (8008c54 <HAL_ADC_ConfigChannel+0x6e8>)
 8008c44:	e009      	b.n	8008c5a <HAL_ADC_ConfigChannel+0x6ee>
 8008c46:	bf00      	nop
 8008c48:	407f0000 	.word	0x407f0000
 8008c4c:	80080000 	.word	0x80080000
 8008c50:	50000100 	.word	0x50000100
 8008c54:	50000300 	.word	0x50000300
 8008c58:	4b59      	ldr	r3, [pc, #356]	@ (8008dc0 <HAL_ADC_ConfigChannel+0x854>)
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f7ff f91a 	bl	8007e94 <LL_ADC_GetCommonPathInternalCh>
 8008c60:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	681b      	ldr	r3, [r3, #0]
 8008c68:	4a56      	ldr	r2, [pc, #344]	@ (8008dc4 <HAL_ADC_ConfigChannel+0x858>)
 8008c6a:	4293      	cmp	r3, r2
 8008c6c:	d004      	beq.n	8008c78 <HAL_ADC_ConfigChannel+0x70c>
 8008c6e:	683b      	ldr	r3, [r7, #0]
 8008c70:	681b      	ldr	r3, [r3, #0]
 8008c72:	4a55      	ldr	r2, [pc, #340]	@ (8008dc8 <HAL_ADC_ConfigChannel+0x85c>)
 8008c74:	4293      	cmp	r3, r2
 8008c76:	d13a      	bne.n	8008cee <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8008c78:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008c7c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d134      	bne.n	8008cee <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008c8c:	d005      	beq.n	8008c9a <HAL_ADC_ConfigChannel+0x72e>
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	4a4e      	ldr	r2, [pc, #312]	@ (8008dcc <HAL_ADC_ConfigChannel+0x860>)
 8008c94:	4293      	cmp	r3, r2
 8008c96:	f040 8085 	bne.w	8008da4 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008ca2:	d004      	beq.n	8008cae <HAL_ADC_ConfigChannel+0x742>
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	4a49      	ldr	r2, [pc, #292]	@ (8008dd0 <HAL_ADC_ConfigChannel+0x864>)
 8008caa:	4293      	cmp	r3, r2
 8008cac:	d101      	bne.n	8008cb2 <HAL_ADC_ConfigChannel+0x746>
 8008cae:	4a49      	ldr	r2, [pc, #292]	@ (8008dd4 <HAL_ADC_ConfigChannel+0x868>)
 8008cb0:	e000      	b.n	8008cb4 <HAL_ADC_ConfigChannel+0x748>
 8008cb2:	4a43      	ldr	r2, [pc, #268]	@ (8008dc0 <HAL_ADC_ConfigChannel+0x854>)
 8008cb4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008cb8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8008cbc:	4619      	mov	r1, r3
 8008cbe:	4610      	mov	r0, r2
 8008cc0:	f7ff f8d5 	bl	8007e6e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8008cc4:	4b44      	ldr	r3, [pc, #272]	@ (8008dd8 <HAL_ADC_ConfigChannel+0x86c>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	099b      	lsrs	r3, r3, #6
 8008cca:	4a44      	ldr	r2, [pc, #272]	@ (8008ddc <HAL_ADC_ConfigChannel+0x870>)
 8008ccc:	fba2 2303 	umull	r2, r3, r2, r3
 8008cd0:	099b      	lsrs	r3, r3, #6
 8008cd2:	1c5a      	adds	r2, r3, #1
 8008cd4:	4613      	mov	r3, r2
 8008cd6:	005b      	lsls	r3, r3, #1
 8008cd8:	4413      	add	r3, r2
 8008cda:	009b      	lsls	r3, r3, #2
 8008cdc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008cde:	e002      	b.n	8008ce6 <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 8008ce0:	68fb      	ldr	r3, [r7, #12]
 8008ce2:	3b01      	subs	r3, #1
 8008ce4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8008ce6:	68fb      	ldr	r3, [r7, #12]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d1f9      	bne.n	8008ce0 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008cec:	e05a      	b.n	8008da4 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	4a3b      	ldr	r2, [pc, #236]	@ (8008de0 <HAL_ADC_ConfigChannel+0x874>)
 8008cf4:	4293      	cmp	r3, r2
 8008cf6:	d125      	bne.n	8008d44 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8008cf8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008cfc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8008d00:	2b00      	cmp	r3, #0
 8008d02:	d11f      	bne.n	8008d44 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	681b      	ldr	r3, [r3, #0]
 8008d08:	4a31      	ldr	r2, [pc, #196]	@ (8008dd0 <HAL_ADC_ConfigChannel+0x864>)
 8008d0a:	4293      	cmp	r3, r2
 8008d0c:	d104      	bne.n	8008d18 <HAL_ADC_ConfigChannel+0x7ac>
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	4a34      	ldr	r2, [pc, #208]	@ (8008de4 <HAL_ADC_ConfigChannel+0x878>)
 8008d14:	4293      	cmp	r3, r2
 8008d16:	d047      	beq.n	8008da8 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008d20:	d004      	beq.n	8008d2c <HAL_ADC_ConfigChannel+0x7c0>
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	681b      	ldr	r3, [r3, #0]
 8008d26:	4a2a      	ldr	r2, [pc, #168]	@ (8008dd0 <HAL_ADC_ConfigChannel+0x864>)
 8008d28:	4293      	cmp	r3, r2
 8008d2a:	d101      	bne.n	8008d30 <HAL_ADC_ConfigChannel+0x7c4>
 8008d2c:	4a29      	ldr	r2, [pc, #164]	@ (8008dd4 <HAL_ADC_ConfigChannel+0x868>)
 8008d2e:	e000      	b.n	8008d32 <HAL_ADC_ConfigChannel+0x7c6>
 8008d30:	4a23      	ldr	r2, [pc, #140]	@ (8008dc0 <HAL_ADC_ConfigChannel+0x854>)
 8008d32:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008d36:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008d3a:	4619      	mov	r1, r3
 8008d3c:	4610      	mov	r0, r2
 8008d3e:	f7ff f896 	bl	8007e6e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008d42:	e031      	b.n	8008da8 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	4a27      	ldr	r2, [pc, #156]	@ (8008de8 <HAL_ADC_ConfigChannel+0x87c>)
 8008d4a:	4293      	cmp	r3, r2
 8008d4c:	d12d      	bne.n	8008daa <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8008d4e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008d52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d127      	bne.n	8008daa <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	4a1c      	ldr	r2, [pc, #112]	@ (8008dd0 <HAL_ADC_ConfigChannel+0x864>)
 8008d60:	4293      	cmp	r3, r2
 8008d62:	d022      	beq.n	8008daa <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008d6c:	d004      	beq.n	8008d78 <HAL_ADC_ConfigChannel+0x80c>
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	4a17      	ldr	r2, [pc, #92]	@ (8008dd0 <HAL_ADC_ConfigChannel+0x864>)
 8008d74:	4293      	cmp	r3, r2
 8008d76:	d101      	bne.n	8008d7c <HAL_ADC_ConfigChannel+0x810>
 8008d78:	4a16      	ldr	r2, [pc, #88]	@ (8008dd4 <HAL_ADC_ConfigChannel+0x868>)
 8008d7a:	e000      	b.n	8008d7e <HAL_ADC_ConfigChannel+0x812>
 8008d7c:	4a10      	ldr	r2, [pc, #64]	@ (8008dc0 <HAL_ADC_ConfigChannel+0x854>)
 8008d7e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8008d82:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8008d86:	4619      	mov	r1, r3
 8008d88:	4610      	mov	r0, r2
 8008d8a:	f7ff f870 	bl	8007e6e <LL_ADC_SetCommonPathInternalCh>
 8008d8e:	e00c      	b.n	8008daa <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008d94:	f043 0220 	orr.w	r2, r3, #32
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8008d9c:	2301      	movs	r3, #1
 8008d9e:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8008da2:	e002      	b.n	8008daa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8008da4:	bf00      	nop
 8008da6:	e000      	b.n	8008daa <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8008da8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	2200      	movs	r2, #0
 8008dae:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8008db2:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8008db6:	4618      	mov	r0, r3
 8008db8:	37d8      	adds	r7, #216	@ 0xd8
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	bd80      	pop	{r7, pc}
 8008dbe:	bf00      	nop
 8008dc0:	50000700 	.word	0x50000700
 8008dc4:	c3210000 	.word	0xc3210000
 8008dc8:	90c00010 	.word	0x90c00010
 8008dcc:	50000600 	.word	0x50000600
 8008dd0:	50000100 	.word	0x50000100
 8008dd4:	50000300 	.word	0x50000300
 8008dd8:	20000024 	.word	0x20000024
 8008ddc:	053e2d63 	.word	0x053e2d63
 8008de0:	c7520000 	.word	0xc7520000
 8008de4:	50000500 	.word	0x50000500
 8008de8:	cb840000 	.word	0xcb840000

08008dec <LL_ADC_IsEnabled>:
{
 8008dec:	b480      	push	{r7}
 8008dee:	b083      	sub	sp, #12
 8008df0:	af00      	add	r7, sp, #0
 8008df2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	689b      	ldr	r3, [r3, #8]
 8008df8:	f003 0301 	and.w	r3, r3, #1
 8008dfc:	2b01      	cmp	r3, #1
 8008dfe:	d101      	bne.n	8008e04 <LL_ADC_IsEnabled+0x18>
 8008e00:	2301      	movs	r3, #1
 8008e02:	e000      	b.n	8008e06 <LL_ADC_IsEnabled+0x1a>
 8008e04:	2300      	movs	r3, #0
}
 8008e06:	4618      	mov	r0, r3
 8008e08:	370c      	adds	r7, #12
 8008e0a:	46bd      	mov	sp, r7
 8008e0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e10:	4770      	bx	lr

08008e12 <LL_ADC_REG_IsConversionOngoing>:
{
 8008e12:	b480      	push	{r7}
 8008e14:	b083      	sub	sp, #12
 8008e16:	af00      	add	r7, sp, #0
 8008e18:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	689b      	ldr	r3, [r3, #8]
 8008e1e:	f003 0304 	and.w	r3, r3, #4
 8008e22:	2b04      	cmp	r3, #4
 8008e24:	d101      	bne.n	8008e2a <LL_ADC_REG_IsConversionOngoing+0x18>
 8008e26:	2301      	movs	r3, #1
 8008e28:	e000      	b.n	8008e2c <LL_ADC_REG_IsConversionOngoing+0x1a>
 8008e2a:	2300      	movs	r3, #0
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	370c      	adds	r7, #12
 8008e30:	46bd      	mov	sp, r7
 8008e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e36:	4770      	bx	lr

08008e38 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8008e38:	b590      	push	{r4, r7, lr}
 8008e3a:	b0a1      	sub	sp, #132	@ 0x84
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
 8008e40:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8008e42:	2300      	movs	r3, #0
 8008e44:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d101      	bne.n	8008e56 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8008e52:	2302      	movs	r3, #2
 8008e54:	e0e7      	b.n	8009026 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	2201      	movs	r2, #1
 8008e5a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8008e5e:	2300      	movs	r3, #0
 8008e60:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8008e62:	2300      	movs	r3, #0
 8008e64:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008e6e:	d102      	bne.n	8008e76 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8008e70:	4b6f      	ldr	r3, [pc, #444]	@ (8009030 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008e72:	60bb      	str	r3, [r7, #8]
 8008e74:	e009      	b.n	8008e8a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8008e76:	687b      	ldr	r3, [r7, #4]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	4a6e      	ldr	r2, [pc, #440]	@ (8009034 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8008e7c:	4293      	cmp	r3, r2
 8008e7e:	d102      	bne.n	8008e86 <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8008e80:	4b6d      	ldr	r3, [pc, #436]	@ (8009038 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008e82:	60bb      	str	r3, [r7, #8]
 8008e84:	e001      	b.n	8008e8a <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8008e86:	2300      	movs	r3, #0
 8008e88:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8008e8a:	68bb      	ldr	r3, [r7, #8]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d10b      	bne.n	8008ea8 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e94:	f043 0220 	orr.w	r2, r3, #32
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	e0be      	b.n	8009026 <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	4618      	mov	r0, r3
 8008eac:	f7ff ffb1 	bl	8008e12 <LL_ADC_REG_IsConversionOngoing>
 8008eb0:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f7ff ffab 	bl	8008e12 <LL_ADC_REG_IsConversionOngoing>
 8008ebc:	4603      	mov	r3, r0
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	f040 80a0 	bne.w	8009004 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8008ec4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	f040 809c 	bne.w	8009004 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008ed4:	d004      	beq.n	8008ee0 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	4a55      	ldr	r2, [pc, #340]	@ (8009030 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008edc:	4293      	cmp	r3, r2
 8008ede:	d101      	bne.n	8008ee4 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8008ee0:	4b56      	ldr	r3, [pc, #344]	@ (800903c <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8008ee2:	e000      	b.n	8008ee6 <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8008ee4:	4b56      	ldr	r3, [pc, #344]	@ (8009040 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8008ee6:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008ee8:	683b      	ldr	r3, [r7, #0]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	2b00      	cmp	r3, #0
 8008eee:	d04b      	beq.n	8008f88 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8008ef0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ef2:	689b      	ldr	r3, [r3, #8]
 8008ef4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008ef8:	683b      	ldr	r3, [r7, #0]
 8008efa:	6859      	ldr	r1, [r3, #4]
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8008f02:	035b      	lsls	r3, r3, #13
 8008f04:	430b      	orrs	r3, r1
 8008f06:	431a      	orrs	r2, r3
 8008f08:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f0a:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f14:	d004      	beq.n	8008f20 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	4a45      	ldr	r2, [pc, #276]	@ (8009030 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008f1c:	4293      	cmp	r3, r2
 8008f1e:	d10f      	bne.n	8008f40 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8008f20:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008f24:	f7ff ff62 	bl	8008dec <LL_ADC_IsEnabled>
 8008f28:	4604      	mov	r4, r0
 8008f2a:	4841      	ldr	r0, [pc, #260]	@ (8009030 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008f2c:	f7ff ff5e 	bl	8008dec <LL_ADC_IsEnabled>
 8008f30:	4603      	mov	r3, r0
 8008f32:	4323      	orrs	r3, r4
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	bf0c      	ite	eq
 8008f38:	2301      	moveq	r3, #1
 8008f3a:	2300      	movne	r3, #0
 8008f3c:	b2db      	uxtb	r3, r3
 8008f3e:	e012      	b.n	8008f66 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8008f40:	483c      	ldr	r0, [pc, #240]	@ (8009034 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8008f42:	f7ff ff53 	bl	8008dec <LL_ADC_IsEnabled>
 8008f46:	4604      	mov	r4, r0
 8008f48:	483b      	ldr	r0, [pc, #236]	@ (8009038 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008f4a:	f7ff ff4f 	bl	8008dec <LL_ADC_IsEnabled>
 8008f4e:	4603      	mov	r3, r0
 8008f50:	431c      	orrs	r4, r3
 8008f52:	483c      	ldr	r0, [pc, #240]	@ (8009044 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8008f54:	f7ff ff4a 	bl	8008dec <LL_ADC_IsEnabled>
 8008f58:	4603      	mov	r3, r0
 8008f5a:	4323      	orrs	r3, r4
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	bf0c      	ite	eq
 8008f60:	2301      	moveq	r3, #1
 8008f62:	2300      	movne	r3, #0
 8008f64:	b2db      	uxtb	r3, r3
 8008f66:	2b00      	cmp	r3, #0
 8008f68:	d056      	beq.n	8009018 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8008f6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f6c:	689b      	ldr	r3, [r3, #8]
 8008f6e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8008f72:	f023 030f 	bic.w	r3, r3, #15
 8008f76:	683a      	ldr	r2, [r7, #0]
 8008f78:	6811      	ldr	r1, [r2, #0]
 8008f7a:	683a      	ldr	r2, [r7, #0]
 8008f7c:	6892      	ldr	r2, [r2, #8]
 8008f7e:	430a      	orrs	r2, r1
 8008f80:	431a      	orrs	r2, r3
 8008f82:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f84:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8008f86:	e047      	b.n	8009018 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8008f88:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f8a:	689b      	ldr	r3, [r3, #8]
 8008f8c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8008f90:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008f92:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008f9c:	d004      	beq.n	8008fa8 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	681b      	ldr	r3, [r3, #0]
 8008fa2:	4a23      	ldr	r2, [pc, #140]	@ (8009030 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008fa4:	4293      	cmp	r3, r2
 8008fa6:	d10f      	bne.n	8008fc8 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8008fa8:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8008fac:	f7ff ff1e 	bl	8008dec <LL_ADC_IsEnabled>
 8008fb0:	4604      	mov	r4, r0
 8008fb2:	481f      	ldr	r0, [pc, #124]	@ (8009030 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8008fb4:	f7ff ff1a 	bl	8008dec <LL_ADC_IsEnabled>
 8008fb8:	4603      	mov	r3, r0
 8008fba:	4323      	orrs	r3, r4
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	bf0c      	ite	eq
 8008fc0:	2301      	moveq	r3, #1
 8008fc2:	2300      	movne	r3, #0
 8008fc4:	b2db      	uxtb	r3, r3
 8008fc6:	e012      	b.n	8008fee <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8008fc8:	481a      	ldr	r0, [pc, #104]	@ (8009034 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8008fca:	f7ff ff0f 	bl	8008dec <LL_ADC_IsEnabled>
 8008fce:	4604      	mov	r4, r0
 8008fd0:	4819      	ldr	r0, [pc, #100]	@ (8009038 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8008fd2:	f7ff ff0b 	bl	8008dec <LL_ADC_IsEnabled>
 8008fd6:	4603      	mov	r3, r0
 8008fd8:	431c      	orrs	r4, r3
 8008fda:	481a      	ldr	r0, [pc, #104]	@ (8009044 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8008fdc:	f7ff ff06 	bl	8008dec <LL_ADC_IsEnabled>
 8008fe0:	4603      	mov	r3, r0
 8008fe2:	4323      	orrs	r3, r4
 8008fe4:	2b00      	cmp	r3, #0
 8008fe6:	bf0c      	ite	eq
 8008fe8:	2301      	moveq	r3, #1
 8008fea:	2300      	movne	r3, #0
 8008fec:	b2db      	uxtb	r3, r3
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d012      	beq.n	8009018 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8008ff2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8008ffa:	f023 030f 	bic.w	r3, r3, #15
 8008ffe:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8009000:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009002:	e009      	b.n	8009018 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8009004:	687b      	ldr	r3, [r7, #4]
 8009006:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009008:	f043 0220 	orr.w	r2, r3, #32
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8009010:	2301      	movs	r3, #1
 8009012:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 8009016:	e000      	b.n	800901a <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8009018:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	2200      	movs	r2, #0
 800901e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8009022:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 8009026:	4618      	mov	r0, r3
 8009028:	3784      	adds	r7, #132	@ 0x84
 800902a:	46bd      	mov	sp, r7
 800902c:	bd90      	pop	{r4, r7, pc}
 800902e:	bf00      	nop
 8009030:	50000100 	.word	0x50000100
 8009034:	50000400 	.word	0x50000400
 8009038:	50000500 	.word	0x50000500
 800903c:	50000300 	.word	0x50000300
 8009040:	50000700 	.word	0x50000700
 8009044:	50000600 	.word	0x50000600

08009048 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8009048:	b480      	push	{r7}
 800904a:	b085      	sub	sp, #20
 800904c:	af00      	add	r7, sp, #0
 800904e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f003 0307 	and.w	r3, r3, #7
 8009056:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8009058:	4b0c      	ldr	r3, [pc, #48]	@ (800908c <__NVIC_SetPriorityGrouping+0x44>)
 800905a:	68db      	ldr	r3, [r3, #12]
 800905c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800905e:	68ba      	ldr	r2, [r7, #8]
 8009060:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8009064:	4013      	ands	r3, r2
 8009066:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800906c:	68bb      	ldr	r3, [r7, #8]
 800906e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8009070:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8009074:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009078:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800907a:	4a04      	ldr	r2, [pc, #16]	@ (800908c <__NVIC_SetPriorityGrouping+0x44>)
 800907c:	68bb      	ldr	r3, [r7, #8]
 800907e:	60d3      	str	r3, [r2, #12]
}
 8009080:	bf00      	nop
 8009082:	3714      	adds	r7, #20
 8009084:	46bd      	mov	sp, r7
 8009086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908a:	4770      	bx	lr
 800908c:	e000ed00 	.word	0xe000ed00

08009090 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8009090:	b480      	push	{r7}
 8009092:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8009094:	4b04      	ldr	r3, [pc, #16]	@ (80090a8 <__NVIC_GetPriorityGrouping+0x18>)
 8009096:	68db      	ldr	r3, [r3, #12]
 8009098:	0a1b      	lsrs	r3, r3, #8
 800909a:	f003 0307 	and.w	r3, r3, #7
}
 800909e:	4618      	mov	r0, r3
 80090a0:	46bd      	mov	sp, r7
 80090a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a6:	4770      	bx	lr
 80090a8:	e000ed00 	.word	0xe000ed00

080090ac <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80090ac:	b480      	push	{r7}
 80090ae:	b083      	sub	sp, #12
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	4603      	mov	r3, r0
 80090b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80090b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090ba:	2b00      	cmp	r3, #0
 80090bc:	db0b      	blt.n	80090d6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80090be:	79fb      	ldrb	r3, [r7, #7]
 80090c0:	f003 021f 	and.w	r2, r3, #31
 80090c4:	4907      	ldr	r1, [pc, #28]	@ (80090e4 <__NVIC_EnableIRQ+0x38>)
 80090c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090ca:	095b      	lsrs	r3, r3, #5
 80090cc:	2001      	movs	r0, #1
 80090ce:	fa00 f202 	lsl.w	r2, r0, r2
 80090d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80090d6:	bf00      	nop
 80090d8:	370c      	adds	r7, #12
 80090da:	46bd      	mov	sp, r7
 80090dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e0:	4770      	bx	lr
 80090e2:	bf00      	nop
 80090e4:	e000e100 	.word	0xe000e100

080090e8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	4603      	mov	r3, r0
 80090f0:	6039      	str	r1, [r7, #0]
 80090f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80090f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	db0a      	blt.n	8009112 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80090fc:	683b      	ldr	r3, [r7, #0]
 80090fe:	b2da      	uxtb	r2, r3
 8009100:	490c      	ldr	r1, [pc, #48]	@ (8009134 <__NVIC_SetPriority+0x4c>)
 8009102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009106:	0112      	lsls	r2, r2, #4
 8009108:	b2d2      	uxtb	r2, r2
 800910a:	440b      	add	r3, r1
 800910c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8009110:	e00a      	b.n	8009128 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009112:	683b      	ldr	r3, [r7, #0]
 8009114:	b2da      	uxtb	r2, r3
 8009116:	4908      	ldr	r1, [pc, #32]	@ (8009138 <__NVIC_SetPriority+0x50>)
 8009118:	79fb      	ldrb	r3, [r7, #7]
 800911a:	f003 030f 	and.w	r3, r3, #15
 800911e:	3b04      	subs	r3, #4
 8009120:	0112      	lsls	r2, r2, #4
 8009122:	b2d2      	uxtb	r2, r2
 8009124:	440b      	add	r3, r1
 8009126:	761a      	strb	r2, [r3, #24]
}
 8009128:	bf00      	nop
 800912a:	370c      	adds	r7, #12
 800912c:	46bd      	mov	sp, r7
 800912e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009132:	4770      	bx	lr
 8009134:	e000e100 	.word	0xe000e100
 8009138:	e000ed00 	.word	0xe000ed00

0800913c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800913c:	b480      	push	{r7}
 800913e:	b089      	sub	sp, #36	@ 0x24
 8009140:	af00      	add	r7, sp, #0
 8009142:	60f8      	str	r0, [r7, #12]
 8009144:	60b9      	str	r1, [r7, #8]
 8009146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8009148:	68fb      	ldr	r3, [r7, #12]
 800914a:	f003 0307 	and.w	r3, r3, #7
 800914e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	f1c3 0307 	rsb	r3, r3, #7
 8009156:	2b04      	cmp	r3, #4
 8009158:	bf28      	it	cs
 800915a:	2304      	movcs	r3, #4
 800915c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800915e:	69fb      	ldr	r3, [r7, #28]
 8009160:	3304      	adds	r3, #4
 8009162:	2b06      	cmp	r3, #6
 8009164:	d902      	bls.n	800916c <NVIC_EncodePriority+0x30>
 8009166:	69fb      	ldr	r3, [r7, #28]
 8009168:	3b03      	subs	r3, #3
 800916a:	e000      	b.n	800916e <NVIC_EncodePriority+0x32>
 800916c:	2300      	movs	r3, #0
 800916e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009170:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009174:	69bb      	ldr	r3, [r7, #24]
 8009176:	fa02 f303 	lsl.w	r3, r2, r3
 800917a:	43da      	mvns	r2, r3
 800917c:	68bb      	ldr	r3, [r7, #8]
 800917e:	401a      	ands	r2, r3
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8009184:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	fa01 f303 	lsl.w	r3, r1, r3
 800918e:	43d9      	mvns	r1, r3
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8009194:	4313      	orrs	r3, r2
         );
}
 8009196:	4618      	mov	r0, r3
 8009198:	3724      	adds	r7, #36	@ 0x24
 800919a:	46bd      	mov	sp, r7
 800919c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a0:	4770      	bx	lr
	...

080091a4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80091a4:	b580      	push	{r7, lr}
 80091a6:	b082      	sub	sp, #8
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	3b01      	subs	r3, #1
 80091b0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80091b4:	d301      	bcc.n	80091ba <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80091b6:	2301      	movs	r3, #1
 80091b8:	e00f      	b.n	80091da <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80091ba:	4a0a      	ldr	r2, [pc, #40]	@ (80091e4 <SysTick_Config+0x40>)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	3b01      	subs	r3, #1
 80091c0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80091c2:	210f      	movs	r1, #15
 80091c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80091c8:	f7ff ff8e 	bl	80090e8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80091cc:	4b05      	ldr	r3, [pc, #20]	@ (80091e4 <SysTick_Config+0x40>)
 80091ce:	2200      	movs	r2, #0
 80091d0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80091d2:	4b04      	ldr	r3, [pc, #16]	@ (80091e4 <SysTick_Config+0x40>)
 80091d4:	2207      	movs	r2, #7
 80091d6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80091d8:	2300      	movs	r3, #0
}
 80091da:	4618      	mov	r0, r3
 80091dc:	3708      	adds	r7, #8
 80091de:	46bd      	mov	sp, r7
 80091e0:	bd80      	pop	{r7, pc}
 80091e2:	bf00      	nop
 80091e4:	e000e010 	.word	0xe000e010

080091e8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80091e8:	b580      	push	{r7, lr}
 80091ea:	b082      	sub	sp, #8
 80091ec:	af00      	add	r7, sp, #0
 80091ee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80091f0:	6878      	ldr	r0, [r7, #4]
 80091f2:	f7ff ff29 	bl	8009048 <__NVIC_SetPriorityGrouping>
}
 80091f6:	bf00      	nop
 80091f8:	3708      	adds	r7, #8
 80091fa:	46bd      	mov	sp, r7
 80091fc:	bd80      	pop	{r7, pc}

080091fe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80091fe:	b580      	push	{r7, lr}
 8009200:	b086      	sub	sp, #24
 8009202:	af00      	add	r7, sp, #0
 8009204:	4603      	mov	r3, r0
 8009206:	60b9      	str	r1, [r7, #8]
 8009208:	607a      	str	r2, [r7, #4]
 800920a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800920c:	f7ff ff40 	bl	8009090 <__NVIC_GetPriorityGrouping>
 8009210:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8009212:	687a      	ldr	r2, [r7, #4]
 8009214:	68b9      	ldr	r1, [r7, #8]
 8009216:	6978      	ldr	r0, [r7, #20]
 8009218:	f7ff ff90 	bl	800913c <NVIC_EncodePriority>
 800921c:	4602      	mov	r2, r0
 800921e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009222:	4611      	mov	r1, r2
 8009224:	4618      	mov	r0, r3
 8009226:	f7ff ff5f 	bl	80090e8 <__NVIC_SetPriority>
}
 800922a:	bf00      	nop
 800922c:	3718      	adds	r7, #24
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}

08009232 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8009232:	b580      	push	{r7, lr}
 8009234:	b082      	sub	sp, #8
 8009236:	af00      	add	r7, sp, #0
 8009238:	4603      	mov	r3, r0
 800923a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800923c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009240:	4618      	mov	r0, r3
 8009242:	f7ff ff33 	bl	80090ac <__NVIC_EnableIRQ>
}
 8009246:	bf00      	nop
 8009248:	3708      	adds	r7, #8
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}

0800924e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800924e:	b580      	push	{r7, lr}
 8009250:	b082      	sub	sp, #8
 8009252:	af00      	add	r7, sp, #0
 8009254:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8009256:	6878      	ldr	r0, [r7, #4]
 8009258:	f7ff ffa4 	bl	80091a4 <SysTick_Config>
 800925c:	4603      	mov	r3, r0
}
 800925e:	4618      	mov	r0, r3
 8009260:	3708      	adds	r7, #8
 8009262:	46bd      	mov	sp, r7
 8009264:	bd80      	pop	{r7, pc}
	...

08009268 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8009268:	b580      	push	{r7, lr}
 800926a:	b084      	sub	sp, #16
 800926c:	af00      	add	r7, sp, #0
 800926e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	2b00      	cmp	r3, #0
 8009274:	d101      	bne.n	800927a <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8009276:	2301      	movs	r3, #1
 8009278:	e147      	b.n	800950a <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8009280:	b2db      	uxtb	r3, r3
 8009282:	2b00      	cmp	r3, #0
 8009284:	d106      	bne.n	8009294 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	2200      	movs	r2, #0
 800928a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800928e:	6878      	ldr	r0, [r7, #4]
 8009290:	f7fe f88e 	bl	80073b0 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	699a      	ldr	r2, [r3, #24]
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f022 0210 	bic.w	r2, r2, #16
 80092a2:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80092a4:	f7fe fda2 	bl	8007dec <HAL_GetTick>
 80092a8:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80092aa:	e012      	b.n	80092d2 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80092ac:	f7fe fd9e 	bl	8007dec <HAL_GetTick>
 80092b0:	4602      	mov	r2, r0
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	1ad3      	subs	r3, r2, r3
 80092b6:	2b0a      	cmp	r3, #10
 80092b8:	d90b      	bls.n	80092d2 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80092be:	f043 0201 	orr.w	r2, r3, #1
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	2203      	movs	r2, #3
 80092ca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80092ce:	2301      	movs	r3, #1
 80092d0:	e11b      	b.n	800950a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	699b      	ldr	r3, [r3, #24]
 80092d8:	f003 0308 	and.w	r3, r3, #8
 80092dc:	2b08      	cmp	r3, #8
 80092de:	d0e5      	beq.n	80092ac <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	681b      	ldr	r3, [r3, #0]
 80092e4:	699a      	ldr	r2, [r3, #24]
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	f042 0201 	orr.w	r2, r2, #1
 80092ee:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80092f0:	f7fe fd7c 	bl	8007dec <HAL_GetTick>
 80092f4:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80092f6:	e012      	b.n	800931e <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80092f8:	f7fe fd78 	bl	8007dec <HAL_GetTick>
 80092fc:	4602      	mov	r2, r0
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	1ad3      	subs	r3, r2, r3
 8009302:	2b0a      	cmp	r3, #10
 8009304:	d90b      	bls.n	800931e <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800930a:	f043 0201 	orr.w	r2, r3, #1
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8009312:	687b      	ldr	r3, [r7, #4]
 8009314:	2203      	movs	r2, #3
 8009316:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800931a:	2301      	movs	r3, #1
 800931c:	e0f5      	b.n	800950a <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	681b      	ldr	r3, [r3, #0]
 8009322:	699b      	ldr	r3, [r3, #24]
 8009324:	f003 0301 	and.w	r3, r3, #1
 8009328:	2b00      	cmp	r3, #0
 800932a:	d0e5      	beq.n	80092f8 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	699a      	ldr	r2, [r3, #24]
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f042 0202 	orr.w	r2, r2, #2
 800933a:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	4a74      	ldr	r2, [pc, #464]	@ (8009514 <HAL_FDCAN_Init+0x2ac>)
 8009342:	4293      	cmp	r3, r2
 8009344:	d103      	bne.n	800934e <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8009346:	4a74      	ldr	r2, [pc, #464]	@ (8009518 <HAL_FDCAN_Init+0x2b0>)
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	685b      	ldr	r3, [r3, #4]
 800934c:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	7c1b      	ldrb	r3, [r3, #16]
 8009352:	2b01      	cmp	r3, #1
 8009354:	d108      	bne.n	8009368 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	681b      	ldr	r3, [r3, #0]
 800935a:	699a      	ldr	r2, [r3, #24]
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009364:	619a      	str	r2, [r3, #24]
 8009366:	e007      	b.n	8009378 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	699a      	ldr	r2, [r3, #24]
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009376:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	7c5b      	ldrb	r3, [r3, #17]
 800937c:	2b01      	cmp	r3, #1
 800937e:	d108      	bne.n	8009392 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	699a      	ldr	r2, [r3, #24]
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800938e:	619a      	str	r2, [r3, #24]
 8009390:	e007      	b.n	80093a2 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	699a      	ldr	r2, [r3, #24]
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80093a0:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	7c9b      	ldrb	r3, [r3, #18]
 80093a6:	2b01      	cmp	r3, #1
 80093a8:	d108      	bne.n	80093bc <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	699a      	ldr	r2, [r3, #24]
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80093b8:	619a      	str	r2, [r3, #24]
 80093ba:	e007      	b.n	80093cc <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 80093bc:	687b      	ldr	r3, [r7, #4]
 80093be:	681b      	ldr	r3, [r3, #0]
 80093c0:	699a      	ldr	r2, [r3, #24]
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80093ca:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	699b      	ldr	r3, [r3, #24]
 80093d2:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	689a      	ldr	r2, [r3, #8]
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	430a      	orrs	r2, r1
 80093e0:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	681b      	ldr	r3, [r3, #0]
 80093e6:	699a      	ldr	r2, [r3, #24]
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80093f0:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	691a      	ldr	r2, [r3, #16]
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	681b      	ldr	r3, [r3, #0]
 80093fc:	f022 0210 	bic.w	r2, r2, #16
 8009400:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	68db      	ldr	r3, [r3, #12]
 8009406:	2b01      	cmp	r3, #1
 8009408:	d108      	bne.n	800941c <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	699a      	ldr	r2, [r3, #24]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	f042 0204 	orr.w	r2, r2, #4
 8009418:	619a      	str	r2, [r3, #24]
 800941a:	e02c      	b.n	8009476 <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	68db      	ldr	r3, [r3, #12]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d028      	beq.n	8009476 <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	68db      	ldr	r3, [r3, #12]
 8009428:	2b02      	cmp	r3, #2
 800942a:	d01c      	beq.n	8009466 <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	699a      	ldr	r2, [r3, #24]
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800943a:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	681b      	ldr	r3, [r3, #0]
 8009440:	691a      	ldr	r2, [r3, #16]
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	f042 0210 	orr.w	r2, r2, #16
 800944a:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	2b03      	cmp	r3, #3
 8009452:	d110      	bne.n	8009476 <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8009454:	687b      	ldr	r3, [r7, #4]
 8009456:	681b      	ldr	r3, [r3, #0]
 8009458:	699a      	ldr	r2, [r3, #24]
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f042 0220 	orr.w	r2, r2, #32
 8009462:	619a      	str	r2, [r3, #24]
 8009464:	e007      	b.n	8009476 <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	681b      	ldr	r3, [r3, #0]
 800946a:	699a      	ldr	r2, [r3, #24]
 800946c:	687b      	ldr	r3, [r7, #4]
 800946e:	681b      	ldr	r3, [r3, #0]
 8009470:	f042 0220 	orr.w	r2, r2, #32
 8009474:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009476:	687b      	ldr	r3, [r7, #4]
 8009478:	699b      	ldr	r3, [r3, #24]
 800947a:	3b01      	subs	r3, #1
 800947c:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	69db      	ldr	r3, [r3, #28]
 8009482:	3b01      	subs	r3, #1
 8009484:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8009486:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6a1b      	ldr	r3, [r3, #32]
 800948c:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800948e:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8009492:	687b      	ldr	r3, [r7, #4]
 8009494:	695b      	ldr	r3, [r3, #20]
 8009496:	3b01      	subs	r3, #1
 8009498:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800949e:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80094a0:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80094aa:	d115      	bne.n	80094d8 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094b0:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80094b6:	3b01      	subs	r3, #1
 80094b8:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80094ba:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80094c0:	3b01      	subs	r3, #1
 80094c2:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 80094c4:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80094cc:	3b01      	subs	r3, #1
 80094ce:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80094d4:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80094d6:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	681b      	ldr	r3, [r3, #0]
 80094e8:	430a      	orrs	r2, r1
 80094ea:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80094ee:	6878      	ldr	r0, [r7, #4]
 80094f0:	f000 f9bc 	bl	800986c <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	2200      	movs	r2, #0
 80094f8:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	2200      	movs	r2, #0
 80094fe:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	2201      	movs	r2, #1
 8009504:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8009508:	2300      	movs	r3, #0
}
 800950a:	4618      	mov	r0, r3
 800950c:	3710      	adds	r7, #16
 800950e:	46bd      	mov	sp, r7
 8009510:	bd80      	pop	{r7, pc}
 8009512:	bf00      	nop
 8009514:	40006400 	.word	0x40006400
 8009518:	40006500 	.word	0x40006500

0800951c <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b08c      	sub	sp, #48	@ 0x30
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800952a:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800952e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009536:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009538:	4013      	ands	r3, r2
 800953a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800953c:	687b      	ldr	r3, [r7, #4]
 800953e:	681b      	ldr	r3, [r3, #0]
 8009540:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009542:	f003 0307 	and.w	r3, r3, #7
 8009546:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800954e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009550:	4013      	ands	r3, r2
 8009552:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8009554:	687b      	ldr	r3, [r7, #4]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800955a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800955e:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009566:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009568:	4013      	ands	r3, r2
 800956a:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	681b      	ldr	r3, [r3, #0]
 8009570:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009572:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 8009576:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800957e:	6a3a      	ldr	r2, [r7, #32]
 8009580:	4013      	ands	r3, r2
 8009582:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800958a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800958e:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009596:	69fa      	ldr	r2, [r7, #28]
 8009598:	4013      	ands	r3, r2
 800959a:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	681b      	ldr	r3, [r3, #0]
 80095a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80095a2:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80095aa:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80095ac:	697b      	ldr	r3, [r7, #20]
 80095ae:	099b      	lsrs	r3, r3, #6
 80095b0:	f003 0301 	and.w	r3, r3, #1
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d00c      	beq.n	80095d2 <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80095b8:	69bb      	ldr	r3, [r7, #24]
 80095ba:	099b      	lsrs	r3, r3, #6
 80095bc:	f003 0301 	and.w	r3, r3, #1
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d006      	beq.n	80095d2 <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	2240      	movs	r2, #64	@ 0x40
 80095ca:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80095cc:	6878      	ldr	r0, [r7, #4]
 80095ce:	f000 f92d 	bl	800982c <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	0a1b      	lsrs	r3, r3, #8
 80095d6:	f003 0301 	and.w	r3, r3, #1
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d01a      	beq.n	8009614 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80095de:	69bb      	ldr	r3, [r7, #24]
 80095e0:	0a1b      	lsrs	r3, r3, #8
 80095e2:	f003 0301 	and.w	r3, r3, #1
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d014      	beq.n	8009614 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 80095f2:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 80095f4:	687b      	ldr	r3, [r7, #4]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80095fc:	693a      	ldr	r2, [r7, #16]
 80095fe:	4013      	ands	r3, r2
 8009600:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8009602:	687b      	ldr	r3, [r7, #4]
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800960a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800960c:	6939      	ldr	r1, [r7, #16]
 800960e:	6878      	ldr	r0, [r7, #4]
 8009610:	f000 f8ed 	bl	80097ee <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8009614:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009616:	2b00      	cmp	r3, #0
 8009618:	d007      	beq.n	800962a <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009620:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 8009622:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009624:	6878      	ldr	r0, [r7, #4]
 8009626:	f000 f8ac 	bl	8009782 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800962a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800962c:	2b00      	cmp	r3, #0
 800962e:	d007      	beq.n	8009640 <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	681b      	ldr	r3, [r3, #0]
 8009634:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009636:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 8009638:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800963a:	6878      	ldr	r0, [r7, #4]
 800963c:	f000 f8ac 	bl	8009798 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8009640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009642:	2b00      	cmp	r3, #0
 8009644:	d007      	beq.n	8009656 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800964c:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800964e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009650:	6878      	ldr	r0, [r7, #4]
 8009652:	f000 f8ac 	bl	80097ae <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	0a5b      	lsrs	r3, r3, #9
 800965a:	f003 0301 	and.w	r3, r3, #1
 800965e:	2b00      	cmp	r3, #0
 8009660:	d00d      	beq.n	800967e <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 8009662:	69bb      	ldr	r3, [r7, #24]
 8009664:	0a5b      	lsrs	r3, r3, #9
 8009666:	f003 0301 	and.w	r3, r3, #1
 800966a:	2b00      	cmp	r3, #0
 800966c:	d007      	beq.n	800967e <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009676:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 8009678:	6878      	ldr	r0, [r7, #4]
 800967a:	f000 f8a3 	bl	80097c4 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800967e:	697b      	ldr	r3, [r7, #20]
 8009680:	09db      	lsrs	r3, r3, #7
 8009682:	f003 0301 	and.w	r3, r3, #1
 8009686:	2b00      	cmp	r3, #0
 8009688:	d019      	beq.n	80096be <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800968a:	69bb      	ldr	r3, [r7, #24]
 800968c:	09db      	lsrs	r3, r3, #7
 800968e:	f003 0301 	and.w	r3, r3, #1
 8009692:	2b00      	cmp	r3, #0
 8009694:	d013      	beq.n	80096be <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800969e:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 80096a8:	68fa      	ldr	r2, [r7, #12]
 80096aa:	4013      	ands	r3, r2
 80096ac:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	2280      	movs	r2, #128	@ 0x80
 80096b4:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 80096b6:	68f9      	ldr	r1, [r7, #12]
 80096b8:	6878      	ldr	r0, [r7, #4]
 80096ba:	f000 f88d 	bl	80097d8 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 80096be:	697b      	ldr	r3, [r7, #20]
 80096c0:	0b5b      	lsrs	r3, r3, #13
 80096c2:	f003 0301 	and.w	r3, r3, #1
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d00d      	beq.n	80096e6 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 80096ca:	69bb      	ldr	r3, [r7, #24]
 80096cc:	0b5b      	lsrs	r3, r3, #13
 80096ce:	f003 0301 	and.w	r3, r3, #1
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d007      	beq.n	80096e6 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80096de:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f000 f88f 	bl	8009804 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 80096e6:	697b      	ldr	r3, [r7, #20]
 80096e8:	0bdb      	lsrs	r3, r3, #15
 80096ea:	f003 0301 	and.w	r3, r3, #1
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d00d      	beq.n	800970e <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 80096f2:	69bb      	ldr	r3, [r7, #24]
 80096f4:	0bdb      	lsrs	r3, r3, #15
 80096f6:	f003 0301 	and.w	r3, r3, #1
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d007      	beq.n	800970e <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8009706:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8009708:	6878      	ldr	r0, [r7, #4]
 800970a:	f000 f885 	bl	8009818 <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800970e:	697b      	ldr	r3, [r7, #20]
 8009710:	0b9b      	lsrs	r3, r3, #14
 8009712:	f003 0301 	and.w	r3, r3, #1
 8009716:	2b00      	cmp	r3, #0
 8009718:	d010      	beq.n	800973c <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800971a:	69bb      	ldr	r3, [r7, #24]
 800971c:	0b9b      	lsrs	r3, r3, #14
 800971e:	f003 0301 	and.w	r3, r3, #1
 8009722:	2b00      	cmp	r3, #0
 8009724:	d00a      	beq.n	800973c <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800972e:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009734:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800973c:	69fb      	ldr	r3, [r7, #28]
 800973e:	2b00      	cmp	r3, #0
 8009740:	d007      	beq.n	8009752 <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	69fa      	ldr	r2, [r7, #28]
 8009748:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800974a:	69f9      	ldr	r1, [r7, #28]
 800974c:	6878      	ldr	r0, [r7, #4]
 800974e:	f000 f881 	bl	8009854 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8009752:	6a3b      	ldr	r3, [r7, #32]
 8009754:	2b00      	cmp	r3, #0
 8009756:	d009      	beq.n	800976c <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	6a3a      	ldr	r2, [r7, #32]
 800975e:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8009764:	6a3b      	ldr	r3, [r7, #32]
 8009766:	431a      	orrs	r2, r3
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009770:	2b00      	cmp	r3, #0
 8009772:	d002      	beq.n	800977a <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8009774:	6878      	ldr	r0, [r7, #4]
 8009776:	f000 f863 	bl	8009840 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800977a:	bf00      	nop
 800977c:	3730      	adds	r7, #48	@ 0x30
 800977e:	46bd      	mov	sp, r7
 8009780:	bd80      	pop	{r7, pc}

08009782 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8009782:	b480      	push	{r7}
 8009784:	b083      	sub	sp, #12
 8009786:	af00      	add	r7, sp, #0
 8009788:	6078      	str	r0, [r7, #4]
 800978a:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800978c:	bf00      	nop
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <HAL_FDCAN_RxFifo0Callback>:
  * @param  RxFifo0ITs indicates which Rx FIFO 0 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo0_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8009798:	b480      	push	{r7}
 800979a:	b083      	sub	sp, #12
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
 80097a0:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo0ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo0Callback could be implemented in the user file
   */
}
 80097a2:	bf00      	nop
 80097a4:	370c      	adds	r7, #12
 80097a6:	46bd      	mov	sp, r7
 80097a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ac:	4770      	bx	lr

080097ae <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 80097ae:	b480      	push	{r7}
 80097b0:	b083      	sub	sp, #12
 80097b2:	af00      	add	r7, sp, #0
 80097b4:	6078      	str	r0, [r7, #4]
 80097b6:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 80097b8:	bf00      	nop
 80097ba:	370c      	adds	r7, #12
 80097bc:	46bd      	mov	sp, r7
 80097be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097c2:	4770      	bx	lr

080097c4 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 80097c4:	b480      	push	{r7}
 80097c6:	b083      	sub	sp, #12
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 80097cc:	bf00      	nop
 80097ce:	370c      	adds	r7, #12
 80097d0:	46bd      	mov	sp, r7
 80097d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097d6:	4770      	bx	lr

080097d8 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80097d8:	b480      	push	{r7}
 80097da:	b083      	sub	sp, #12
 80097dc:	af00      	add	r7, sp, #0
 80097de:	6078      	str	r0, [r7, #4]
 80097e0:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 80097e2:	bf00      	nop
 80097e4:	370c      	adds	r7, #12
 80097e6:	46bd      	mov	sp, r7
 80097e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097ec:	4770      	bx	lr

080097ee <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 80097ee:	b480      	push	{r7}
 80097f0:	b083      	sub	sp, #12
 80097f2:	af00      	add	r7, sp, #0
 80097f4:	6078      	str	r0, [r7, #4]
 80097f6:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 80097f8:	bf00      	nop
 80097fa:	370c      	adds	r7, #12
 80097fc:	46bd      	mov	sp, r7
 80097fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009802:	4770      	bx	lr

08009804 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8009804:	b480      	push	{r7}
 8009806:	b083      	sub	sp, #12
 8009808:	af00      	add	r7, sp, #0
 800980a:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800980c:	bf00      	nop
 800980e:	370c      	adds	r7, #12
 8009810:	46bd      	mov	sp, r7
 8009812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009816:	4770      	bx	lr

08009818 <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8009818:	b480      	push	{r7}
 800981a:	b083      	sub	sp, #12
 800981c:	af00      	add	r7, sp, #0
 800981e:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8009820:	bf00      	nop
 8009822:	370c      	adds	r7, #12
 8009824:	46bd      	mov	sp, r7
 8009826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982a:	4770      	bx	lr

0800982c <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800982c:	b480      	push	{r7}
 800982e:	b083      	sub	sp, #12
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8009834:	bf00      	nop
 8009836:	370c      	adds	r7, #12
 8009838:	46bd      	mov	sp, r7
 800983a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800983e:	4770      	bx	lr

08009840 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8009840:	b480      	push	{r7}
 8009842:	b083      	sub	sp, #12
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8009848:	bf00      	nop
 800984a:	370c      	adds	r7, #12
 800984c:	46bd      	mov	sp, r7
 800984e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009852:	4770      	bx	lr

08009854 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8009854:	b480      	push	{r7}
 8009856:	b083      	sub	sp, #12
 8009858:	af00      	add	r7, sp, #0
 800985a:	6078      	str	r0, [r7, #4]
 800985c:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800985e:	bf00      	nop
 8009860:	370c      	adds	r7, #12
 8009862:	46bd      	mov	sp, r7
 8009864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009868:	4770      	bx	lr
	...

0800986c <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800986c:	b480      	push	{r7}
 800986e:	b085      	sub	sp, #20
 8009870:	af00      	add	r7, sp, #0
 8009872:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8009874:	4b30      	ldr	r3, [pc, #192]	@ (8009938 <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 8009876:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	4a2f      	ldr	r2, [pc, #188]	@ (800993c <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d103      	bne.n	800988a <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009888:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4a2c      	ldr	r2, [pc, #176]	@ (8009940 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d103      	bne.n	800989c <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 8009894:	68bb      	ldr	r3, [r7, #8]
 8009896:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800989a:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	68ba      	ldr	r2, [r7, #8]
 80098a0:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098aa:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 80098ae:	687b      	ldr	r3, [r7, #4]
 80098b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80098b2:	041a      	lsls	r2, r3, #16
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	430a      	orrs	r2, r1
 80098ba:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 80098be:	68bb      	ldr	r3, [r7, #8]
 80098c0:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80098d0:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 80098d4:	687b      	ldr	r3, [r7, #4]
 80098d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098d8:	061a      	lsls	r2, r3, #24
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	430a      	orrs	r2, r1
 80098e0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 80098e4:	68bb      	ldr	r3, [r7, #8]
 80098e6:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 80098ee:	68bb      	ldr	r3, [r7, #8]
 80098f0:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 80098f8:	68bb      	ldr	r3, [r7, #8]
 80098fa:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 80098fe:	687b      	ldr	r3, [r7, #4]
 8009900:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8009902:	68bb      	ldr	r3, [r7, #8]
 8009904:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	60fb      	str	r3, [r7, #12]
 8009910:	e005      	b.n	800991e <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	2200      	movs	r2, #0
 8009916:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	3304      	adds	r3, #4
 800991c:	60fb      	str	r3, [r7, #12]
 800991e:	68bb      	ldr	r3, [r7, #8]
 8009920:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009924:	68fa      	ldr	r2, [r7, #12]
 8009926:	429a      	cmp	r2, r3
 8009928:	d3f3      	bcc.n	8009912 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800992a:	bf00      	nop
 800992c:	bf00      	nop
 800992e:	3714      	adds	r7, #20
 8009930:	46bd      	mov	sp, r7
 8009932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009936:	4770      	bx	lr
 8009938:	4000a400 	.word	0x4000a400
 800993c:	40006800 	.word	0x40006800
 8009940:	40006c00 	.word	0x40006c00

08009944 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8009944:	b480      	push	{r7}
 8009946:	b087      	sub	sp, #28
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
 800994c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800994e:	2300      	movs	r3, #0
 8009950:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009952:	e15a      	b.n	8009c0a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	681a      	ldr	r2, [r3, #0]
 8009958:	2101      	movs	r1, #1
 800995a:	697b      	ldr	r3, [r7, #20]
 800995c:	fa01 f303 	lsl.w	r3, r1, r3
 8009960:	4013      	ands	r3, r2
 8009962:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	2b00      	cmp	r3, #0
 8009968:	f000 814c 	beq.w	8009c04 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	685b      	ldr	r3, [r3, #4]
 8009970:	f003 0303 	and.w	r3, r3, #3
 8009974:	2b01      	cmp	r3, #1
 8009976:	d005      	beq.n	8009984 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8009978:	683b      	ldr	r3, [r7, #0]
 800997a:	685b      	ldr	r3, [r3, #4]
 800997c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8009980:	2b02      	cmp	r3, #2
 8009982:	d130      	bne.n	80099e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	689b      	ldr	r3, [r3, #8]
 8009988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800998a:	697b      	ldr	r3, [r7, #20]
 800998c:	005b      	lsls	r3, r3, #1
 800998e:	2203      	movs	r2, #3
 8009990:	fa02 f303 	lsl.w	r3, r2, r3
 8009994:	43db      	mvns	r3, r3
 8009996:	693a      	ldr	r2, [r7, #16]
 8009998:	4013      	ands	r3, r2
 800999a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800999c:	683b      	ldr	r3, [r7, #0]
 800999e:	68da      	ldr	r2, [r3, #12]
 80099a0:	697b      	ldr	r3, [r7, #20]
 80099a2:	005b      	lsls	r3, r3, #1
 80099a4:	fa02 f303 	lsl.w	r3, r2, r3
 80099a8:	693a      	ldr	r2, [r7, #16]
 80099aa:	4313      	orrs	r3, r2
 80099ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80099ae:	687b      	ldr	r3, [r7, #4]
 80099b0:	693a      	ldr	r2, [r7, #16]
 80099b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80099b4:	687b      	ldr	r3, [r7, #4]
 80099b6:	685b      	ldr	r3, [r3, #4]
 80099b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80099ba:	2201      	movs	r2, #1
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	fa02 f303 	lsl.w	r3, r2, r3
 80099c2:	43db      	mvns	r3, r3
 80099c4:	693a      	ldr	r2, [r7, #16]
 80099c6:	4013      	ands	r3, r2
 80099c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	685b      	ldr	r3, [r3, #4]
 80099ce:	091b      	lsrs	r3, r3, #4
 80099d0:	f003 0201 	and.w	r2, r3, #1
 80099d4:	697b      	ldr	r3, [r7, #20]
 80099d6:	fa02 f303 	lsl.w	r3, r2, r3
 80099da:	693a      	ldr	r2, [r7, #16]
 80099dc:	4313      	orrs	r3, r2
 80099de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	693a      	ldr	r2, [r7, #16]
 80099e4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80099e6:	683b      	ldr	r3, [r7, #0]
 80099e8:	685b      	ldr	r3, [r3, #4]
 80099ea:	f003 0303 	and.w	r3, r3, #3
 80099ee:	2b03      	cmp	r3, #3
 80099f0:	d017      	beq.n	8009a22 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	68db      	ldr	r3, [r3, #12]
 80099f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80099f8:	697b      	ldr	r3, [r7, #20]
 80099fa:	005b      	lsls	r3, r3, #1
 80099fc:	2203      	movs	r2, #3
 80099fe:	fa02 f303 	lsl.w	r3, r2, r3
 8009a02:	43db      	mvns	r3, r3
 8009a04:	693a      	ldr	r2, [r7, #16]
 8009a06:	4013      	ands	r3, r2
 8009a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	689a      	ldr	r2, [r3, #8]
 8009a0e:	697b      	ldr	r3, [r7, #20]
 8009a10:	005b      	lsls	r3, r3, #1
 8009a12:	fa02 f303 	lsl.w	r3, r2, r3
 8009a16:	693a      	ldr	r2, [r7, #16]
 8009a18:	4313      	orrs	r3, r2
 8009a1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	693a      	ldr	r2, [r7, #16]
 8009a20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8009a22:	683b      	ldr	r3, [r7, #0]
 8009a24:	685b      	ldr	r3, [r3, #4]
 8009a26:	f003 0303 	and.w	r3, r3, #3
 8009a2a:	2b02      	cmp	r3, #2
 8009a2c:	d123      	bne.n	8009a76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8009a2e:	697b      	ldr	r3, [r7, #20]
 8009a30:	08da      	lsrs	r2, r3, #3
 8009a32:	687b      	ldr	r3, [r7, #4]
 8009a34:	3208      	adds	r2, #8
 8009a36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8009a3c:	697b      	ldr	r3, [r7, #20]
 8009a3e:	f003 0307 	and.w	r3, r3, #7
 8009a42:	009b      	lsls	r3, r3, #2
 8009a44:	220f      	movs	r2, #15
 8009a46:	fa02 f303 	lsl.w	r3, r2, r3
 8009a4a:	43db      	mvns	r3, r3
 8009a4c:	693a      	ldr	r2, [r7, #16]
 8009a4e:	4013      	ands	r3, r2
 8009a50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8009a52:	683b      	ldr	r3, [r7, #0]
 8009a54:	691a      	ldr	r2, [r3, #16]
 8009a56:	697b      	ldr	r3, [r7, #20]
 8009a58:	f003 0307 	and.w	r3, r3, #7
 8009a5c:	009b      	lsls	r3, r3, #2
 8009a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8009a62:	693a      	ldr	r2, [r7, #16]
 8009a64:	4313      	orrs	r3, r2
 8009a66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8009a68:	697b      	ldr	r3, [r7, #20]
 8009a6a:	08da      	lsrs	r2, r3, #3
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	3208      	adds	r2, #8
 8009a70:	6939      	ldr	r1, [r7, #16]
 8009a72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8009a7c:	697b      	ldr	r3, [r7, #20]
 8009a7e:	005b      	lsls	r3, r3, #1
 8009a80:	2203      	movs	r2, #3
 8009a82:	fa02 f303 	lsl.w	r3, r2, r3
 8009a86:	43db      	mvns	r3, r3
 8009a88:	693a      	ldr	r2, [r7, #16]
 8009a8a:	4013      	ands	r3, r2
 8009a8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8009a8e:	683b      	ldr	r3, [r7, #0]
 8009a90:	685b      	ldr	r3, [r3, #4]
 8009a92:	f003 0203 	and.w	r2, r3, #3
 8009a96:	697b      	ldr	r3, [r7, #20]
 8009a98:	005b      	lsls	r3, r3, #1
 8009a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8009a9e:	693a      	ldr	r2, [r7, #16]
 8009aa0:	4313      	orrs	r3, r2
 8009aa2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	693a      	ldr	r2, [r7, #16]
 8009aa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8009aaa:	683b      	ldr	r3, [r7, #0]
 8009aac:	685b      	ldr	r3, [r3, #4]
 8009aae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8009ab2:	2b00      	cmp	r3, #0
 8009ab4:	f000 80a6 	beq.w	8009c04 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8009ab8:	4b5b      	ldr	r3, [pc, #364]	@ (8009c28 <HAL_GPIO_Init+0x2e4>)
 8009aba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009abc:	4a5a      	ldr	r2, [pc, #360]	@ (8009c28 <HAL_GPIO_Init+0x2e4>)
 8009abe:	f043 0301 	orr.w	r3, r3, #1
 8009ac2:	6613      	str	r3, [r2, #96]	@ 0x60
 8009ac4:	4b58      	ldr	r3, [pc, #352]	@ (8009c28 <HAL_GPIO_Init+0x2e4>)
 8009ac6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009ac8:	f003 0301 	and.w	r3, r3, #1
 8009acc:	60bb      	str	r3, [r7, #8]
 8009ace:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8009ad0:	4a56      	ldr	r2, [pc, #344]	@ (8009c2c <HAL_GPIO_Init+0x2e8>)
 8009ad2:	697b      	ldr	r3, [r7, #20]
 8009ad4:	089b      	lsrs	r3, r3, #2
 8009ad6:	3302      	adds	r3, #2
 8009ad8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009adc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	f003 0303 	and.w	r3, r3, #3
 8009ae4:	009b      	lsls	r3, r3, #2
 8009ae6:	220f      	movs	r2, #15
 8009ae8:	fa02 f303 	lsl.w	r3, r2, r3
 8009aec:	43db      	mvns	r3, r3
 8009aee:	693a      	ldr	r2, [r7, #16]
 8009af0:	4013      	ands	r3, r2
 8009af2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8009afa:	d01f      	beq.n	8009b3c <HAL_GPIO_Init+0x1f8>
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	4a4c      	ldr	r2, [pc, #304]	@ (8009c30 <HAL_GPIO_Init+0x2ec>)
 8009b00:	4293      	cmp	r3, r2
 8009b02:	d019      	beq.n	8009b38 <HAL_GPIO_Init+0x1f4>
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	4a4b      	ldr	r2, [pc, #300]	@ (8009c34 <HAL_GPIO_Init+0x2f0>)
 8009b08:	4293      	cmp	r3, r2
 8009b0a:	d013      	beq.n	8009b34 <HAL_GPIO_Init+0x1f0>
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	4a4a      	ldr	r2, [pc, #296]	@ (8009c38 <HAL_GPIO_Init+0x2f4>)
 8009b10:	4293      	cmp	r3, r2
 8009b12:	d00d      	beq.n	8009b30 <HAL_GPIO_Init+0x1ec>
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	4a49      	ldr	r2, [pc, #292]	@ (8009c3c <HAL_GPIO_Init+0x2f8>)
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d007      	beq.n	8009b2c <HAL_GPIO_Init+0x1e8>
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	4a48      	ldr	r2, [pc, #288]	@ (8009c40 <HAL_GPIO_Init+0x2fc>)
 8009b20:	4293      	cmp	r3, r2
 8009b22:	d101      	bne.n	8009b28 <HAL_GPIO_Init+0x1e4>
 8009b24:	2305      	movs	r3, #5
 8009b26:	e00a      	b.n	8009b3e <HAL_GPIO_Init+0x1fa>
 8009b28:	2306      	movs	r3, #6
 8009b2a:	e008      	b.n	8009b3e <HAL_GPIO_Init+0x1fa>
 8009b2c:	2304      	movs	r3, #4
 8009b2e:	e006      	b.n	8009b3e <HAL_GPIO_Init+0x1fa>
 8009b30:	2303      	movs	r3, #3
 8009b32:	e004      	b.n	8009b3e <HAL_GPIO_Init+0x1fa>
 8009b34:	2302      	movs	r3, #2
 8009b36:	e002      	b.n	8009b3e <HAL_GPIO_Init+0x1fa>
 8009b38:	2301      	movs	r3, #1
 8009b3a:	e000      	b.n	8009b3e <HAL_GPIO_Init+0x1fa>
 8009b3c:	2300      	movs	r3, #0
 8009b3e:	697a      	ldr	r2, [r7, #20]
 8009b40:	f002 0203 	and.w	r2, r2, #3
 8009b44:	0092      	lsls	r2, r2, #2
 8009b46:	4093      	lsls	r3, r2
 8009b48:	693a      	ldr	r2, [r7, #16]
 8009b4a:	4313      	orrs	r3, r2
 8009b4c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8009b4e:	4937      	ldr	r1, [pc, #220]	@ (8009c2c <HAL_GPIO_Init+0x2e8>)
 8009b50:	697b      	ldr	r3, [r7, #20]
 8009b52:	089b      	lsrs	r3, r3, #2
 8009b54:	3302      	adds	r3, #2
 8009b56:	693a      	ldr	r2, [r7, #16]
 8009b58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8009b5c:	4b39      	ldr	r3, [pc, #228]	@ (8009c44 <HAL_GPIO_Init+0x300>)
 8009b5e:	689b      	ldr	r3, [r3, #8]
 8009b60:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	43db      	mvns	r3, r3
 8009b66:	693a      	ldr	r2, [r7, #16]
 8009b68:	4013      	ands	r3, r2
 8009b6a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8009b6c:	683b      	ldr	r3, [r7, #0]
 8009b6e:	685b      	ldr	r3, [r3, #4]
 8009b70:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d003      	beq.n	8009b80 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8009b78:	693a      	ldr	r2, [r7, #16]
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	4313      	orrs	r3, r2
 8009b7e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8009b80:	4a30      	ldr	r2, [pc, #192]	@ (8009c44 <HAL_GPIO_Init+0x300>)
 8009b82:	693b      	ldr	r3, [r7, #16]
 8009b84:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8009b86:	4b2f      	ldr	r3, [pc, #188]	@ (8009c44 <HAL_GPIO_Init+0x300>)
 8009b88:	68db      	ldr	r3, [r3, #12]
 8009b8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009b8c:	68fb      	ldr	r3, [r7, #12]
 8009b8e:	43db      	mvns	r3, r3
 8009b90:	693a      	ldr	r2, [r7, #16]
 8009b92:	4013      	ands	r3, r2
 8009b94:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	685b      	ldr	r3, [r3, #4]
 8009b9a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d003      	beq.n	8009baa <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8009ba2:	693a      	ldr	r2, [r7, #16]
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	4313      	orrs	r3, r2
 8009ba8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8009baa:	4a26      	ldr	r2, [pc, #152]	@ (8009c44 <HAL_GPIO_Init+0x300>)
 8009bac:	693b      	ldr	r3, [r7, #16]
 8009bae:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8009bb0:	4b24      	ldr	r3, [pc, #144]	@ (8009c44 <HAL_GPIO_Init+0x300>)
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	43db      	mvns	r3, r3
 8009bba:	693a      	ldr	r2, [r7, #16]
 8009bbc:	4013      	ands	r3, r2
 8009bbe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8009bc0:	683b      	ldr	r3, [r7, #0]
 8009bc2:	685b      	ldr	r3, [r3, #4]
 8009bc4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d003      	beq.n	8009bd4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8009bcc:	693a      	ldr	r2, [r7, #16]
 8009bce:	68fb      	ldr	r3, [r7, #12]
 8009bd0:	4313      	orrs	r3, r2
 8009bd2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8009bd4:	4a1b      	ldr	r2, [pc, #108]	@ (8009c44 <HAL_GPIO_Init+0x300>)
 8009bd6:	693b      	ldr	r3, [r7, #16]
 8009bd8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8009bda:	4b1a      	ldr	r3, [pc, #104]	@ (8009c44 <HAL_GPIO_Init+0x300>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8009be0:	68fb      	ldr	r3, [r7, #12]
 8009be2:	43db      	mvns	r3, r3
 8009be4:	693a      	ldr	r2, [r7, #16]
 8009be6:	4013      	ands	r3, r2
 8009be8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8009bea:	683b      	ldr	r3, [r7, #0]
 8009bec:	685b      	ldr	r3, [r3, #4]
 8009bee:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d003      	beq.n	8009bfe <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8009bf6:	693a      	ldr	r2, [r7, #16]
 8009bf8:	68fb      	ldr	r3, [r7, #12]
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8009bfe:	4a11      	ldr	r2, [pc, #68]	@ (8009c44 <HAL_GPIO_Init+0x300>)
 8009c00:	693b      	ldr	r3, [r7, #16]
 8009c02:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8009c04:	697b      	ldr	r3, [r7, #20]
 8009c06:	3301      	adds	r3, #1
 8009c08:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8009c0a:	683b      	ldr	r3, [r7, #0]
 8009c0c:	681a      	ldr	r2, [r3, #0]
 8009c0e:	697b      	ldr	r3, [r7, #20]
 8009c10:	fa22 f303 	lsr.w	r3, r2, r3
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	f47f ae9d 	bne.w	8009954 <HAL_GPIO_Init+0x10>
  }
}
 8009c1a:	bf00      	nop
 8009c1c:	bf00      	nop
 8009c1e:	371c      	adds	r7, #28
 8009c20:	46bd      	mov	sp, r7
 8009c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c26:	4770      	bx	lr
 8009c28:	40021000 	.word	0x40021000
 8009c2c:	40010000 	.word	0x40010000
 8009c30:	48000400 	.word	0x48000400
 8009c34:	48000800 	.word	0x48000800
 8009c38:	48000c00 	.word	0x48000c00
 8009c3c:	48001000 	.word	0x48001000
 8009c40:	48001400 	.word	0x48001400
 8009c44:	40010400 	.word	0x40010400

08009c48 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8009c48:	b480      	push	{r7}
 8009c4a:	b083      	sub	sp, #12
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	460b      	mov	r3, r1
 8009c52:	807b      	strh	r3, [r7, #2]
 8009c54:	4613      	mov	r3, r2
 8009c56:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8009c58:	787b      	ldrb	r3, [r7, #1]
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d003      	beq.n	8009c66 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8009c5e:	887a      	ldrh	r2, [r7, #2]
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8009c64:	e002      	b.n	8009c6c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8009c66:	887a      	ldrh	r2, [r7, #2]
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8009c6c:	bf00      	nop
 8009c6e:	370c      	adds	r7, #12
 8009c70:	46bd      	mov	sp, r7
 8009c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c76:	4770      	bx	lr

08009c78 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8009c78:	b480      	push	{r7}
 8009c7a:	b085      	sub	sp, #20
 8009c7c:	af00      	add	r7, sp, #0
 8009c7e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d141      	bne.n	8009d0a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009c86:	4b4b      	ldr	r3, [pc, #300]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009c8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009c92:	d131      	bne.n	8009cf8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009c94:	4b47      	ldr	r3, [pc, #284]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009c9a:	4a46      	ldr	r2, [pc, #280]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009c9c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009ca0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009ca4:	4b43      	ldr	r3, [pc, #268]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009cac:	4a41      	ldr	r2, [pc, #260]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009cae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009cb2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009cb4:	4b40      	ldr	r3, [pc, #256]	@ (8009db8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	2232      	movs	r2, #50	@ 0x32
 8009cba:	fb02 f303 	mul.w	r3, r2, r3
 8009cbe:	4a3f      	ldr	r2, [pc, #252]	@ (8009dbc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009cc0:	fba2 2303 	umull	r2, r3, r2, r3
 8009cc4:	0c9b      	lsrs	r3, r3, #18
 8009cc6:	3301      	adds	r3, #1
 8009cc8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009cca:	e002      	b.n	8009cd2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	3b01      	subs	r3, #1
 8009cd0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009cd2:	4b38      	ldr	r3, [pc, #224]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009cd4:	695b      	ldr	r3, [r3, #20]
 8009cd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009cda:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cde:	d102      	bne.n	8009ce6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	2b00      	cmp	r3, #0
 8009ce4:	d1f2      	bne.n	8009ccc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009ce6:	4b33      	ldr	r3, [pc, #204]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009ce8:	695b      	ldr	r3, [r3, #20]
 8009cea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009cee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009cf2:	d158      	bne.n	8009da6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009cf4:	2303      	movs	r3, #3
 8009cf6:	e057      	b.n	8009da8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009cf8:	4b2e      	ldr	r3, [pc, #184]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009cfa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009cfe:	4a2d      	ldr	r2, [pc, #180]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d04:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009d08:	e04d      	b.n	8009da6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009d10:	d141      	bne.n	8009d96 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8009d12:	4b28      	ldr	r3, [pc, #160]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d14:	681b      	ldr	r3, [r3, #0]
 8009d16:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8009d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d1e:	d131      	bne.n	8009d84 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009d20:	4b24      	ldr	r3, [pc, #144]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d22:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d26:	4a23      	ldr	r2, [pc, #140]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d2c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8009d30:	4b20      	ldr	r3, [pc, #128]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009d38:	4a1e      	ldr	r2, [pc, #120]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d3a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8009d3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8009d40:	4b1d      	ldr	r3, [pc, #116]	@ (8009db8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8009d42:	681b      	ldr	r3, [r3, #0]
 8009d44:	2232      	movs	r2, #50	@ 0x32
 8009d46:	fb02 f303 	mul.w	r3, r2, r3
 8009d4a:	4a1c      	ldr	r2, [pc, #112]	@ (8009dbc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8009d4c:	fba2 2303 	umull	r2, r3, r2, r3
 8009d50:	0c9b      	lsrs	r3, r3, #18
 8009d52:	3301      	adds	r3, #1
 8009d54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d56:	e002      	b.n	8009d5e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8009d58:	68fb      	ldr	r3, [r7, #12]
 8009d5a:	3b01      	subs	r3, #1
 8009d5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8009d5e:	4b15      	ldr	r3, [pc, #84]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d60:	695b      	ldr	r3, [r3, #20]
 8009d62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d6a:	d102      	bne.n	8009d72 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d1f2      	bne.n	8009d58 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8009d72:	4b10      	ldr	r3, [pc, #64]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d74:	695b      	ldr	r3, [r3, #20]
 8009d76:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d7a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009d7e:	d112      	bne.n	8009da6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8009d80:	2303      	movs	r3, #3
 8009d82:	e011      	b.n	8009da8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8009d84:	4b0b      	ldr	r3, [pc, #44]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d86:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009d8a:	4a0a      	ldr	r2, [pc, #40]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009d90:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8009d94:	e007      	b.n	8009da6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8009d96:	4b07      	ldr	r3, [pc, #28]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8009d9e:	4a05      	ldr	r2, [pc, #20]	@ (8009db4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8009da0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8009da4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8009da6:	2300      	movs	r3, #0
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3714      	adds	r7, #20
 8009dac:	46bd      	mov	sp, r7
 8009dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db2:	4770      	bx	lr
 8009db4:	40007000 	.word	0x40007000
 8009db8:	20000024 	.word	0x20000024
 8009dbc:	431bde83 	.word	0x431bde83

08009dc0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8009dc0:	b480      	push	{r7}
 8009dc2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8009dc4:	4b05      	ldr	r3, [pc, #20]	@ (8009ddc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009dc6:	689b      	ldr	r3, [r3, #8]
 8009dc8:	4a04      	ldr	r2, [pc, #16]	@ (8009ddc <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8009dca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009dce:	6093      	str	r3, [r2, #8]
}
 8009dd0:	bf00      	nop
 8009dd2:	46bd      	mov	sp, r7
 8009dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd8:	4770      	bx	lr
 8009dda:	bf00      	nop
 8009ddc:	40007000 	.word	0x40007000

08009de0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8009de0:	b580      	push	{r7, lr}
 8009de2:	b088      	sub	sp, #32
 8009de4:	af00      	add	r7, sp, #0
 8009de6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	2b00      	cmp	r3, #0
 8009dec:	d101      	bne.n	8009df2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8009dee:	2301      	movs	r3, #1
 8009df0:	e2fe      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f003 0301 	and.w	r3, r3, #1
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d075      	beq.n	8009eea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009dfe:	4b97      	ldr	r3, [pc, #604]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e00:	689b      	ldr	r3, [r3, #8]
 8009e02:	f003 030c 	and.w	r3, r3, #12
 8009e06:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009e08:	4b94      	ldr	r3, [pc, #592]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e0a:	68db      	ldr	r3, [r3, #12]
 8009e0c:	f003 0303 	and.w	r3, r3, #3
 8009e10:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009e12:	69bb      	ldr	r3, [r7, #24]
 8009e14:	2b0c      	cmp	r3, #12
 8009e16:	d102      	bne.n	8009e1e <HAL_RCC_OscConfig+0x3e>
 8009e18:	697b      	ldr	r3, [r7, #20]
 8009e1a:	2b03      	cmp	r3, #3
 8009e1c:	d002      	beq.n	8009e24 <HAL_RCC_OscConfig+0x44>
 8009e1e:	69bb      	ldr	r3, [r7, #24]
 8009e20:	2b08      	cmp	r3, #8
 8009e22:	d10b      	bne.n	8009e3c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009e24:	4b8d      	ldr	r3, [pc, #564]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e26:	681b      	ldr	r3, [r3, #0]
 8009e28:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d05b      	beq.n	8009ee8 <HAL_RCC_OscConfig+0x108>
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	685b      	ldr	r3, [r3, #4]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	d157      	bne.n	8009ee8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009e38:	2301      	movs	r3, #1
 8009e3a:	e2d9      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	685b      	ldr	r3, [r3, #4]
 8009e40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e44:	d106      	bne.n	8009e54 <HAL_RCC_OscConfig+0x74>
 8009e46:	4b85      	ldr	r3, [pc, #532]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	4a84      	ldr	r2, [pc, #528]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e4c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e50:	6013      	str	r3, [r2, #0]
 8009e52:	e01d      	b.n	8009e90 <HAL_RCC_OscConfig+0xb0>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	685b      	ldr	r3, [r3, #4]
 8009e58:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009e5c:	d10c      	bne.n	8009e78 <HAL_RCC_OscConfig+0x98>
 8009e5e:	4b7f      	ldr	r3, [pc, #508]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e60:	681b      	ldr	r3, [r3, #0]
 8009e62:	4a7e      	ldr	r2, [pc, #504]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e64:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009e68:	6013      	str	r3, [r2, #0]
 8009e6a:	4b7c      	ldr	r3, [pc, #496]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e6c:	681b      	ldr	r3, [r3, #0]
 8009e6e:	4a7b      	ldr	r2, [pc, #492]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e74:	6013      	str	r3, [r2, #0]
 8009e76:	e00b      	b.n	8009e90 <HAL_RCC_OscConfig+0xb0>
 8009e78:	4b78      	ldr	r3, [pc, #480]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	4a77      	ldr	r2, [pc, #476]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e7e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009e82:	6013      	str	r3, [r2, #0]
 8009e84:	4b75      	ldr	r3, [pc, #468]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	4a74      	ldr	r2, [pc, #464]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009e8a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8009e8e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	685b      	ldr	r3, [r3, #4]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d013      	beq.n	8009ec0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009e98:	f7fd ffa8 	bl	8007dec <HAL_GetTick>
 8009e9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009e9e:	e008      	b.n	8009eb2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009ea0:	f7fd ffa4 	bl	8007dec <HAL_GetTick>
 8009ea4:	4602      	mov	r2, r0
 8009ea6:	693b      	ldr	r3, [r7, #16]
 8009ea8:	1ad3      	subs	r3, r2, r3
 8009eaa:	2b64      	cmp	r3, #100	@ 0x64
 8009eac:	d901      	bls.n	8009eb2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009eae:	2303      	movs	r3, #3
 8009eb0:	e29e      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8009eb2:	4b6a      	ldr	r3, [pc, #424]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009eb4:	681b      	ldr	r3, [r3, #0]
 8009eb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009eba:	2b00      	cmp	r3, #0
 8009ebc:	d0f0      	beq.n	8009ea0 <HAL_RCC_OscConfig+0xc0>
 8009ebe:	e014      	b.n	8009eea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009ec0:	f7fd ff94 	bl	8007dec <HAL_GetTick>
 8009ec4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009ec6:	e008      	b.n	8009eda <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8009ec8:	f7fd ff90 	bl	8007dec <HAL_GetTick>
 8009ecc:	4602      	mov	r2, r0
 8009ece:	693b      	ldr	r3, [r7, #16]
 8009ed0:	1ad3      	subs	r3, r2, r3
 8009ed2:	2b64      	cmp	r3, #100	@ 0x64
 8009ed4:	d901      	bls.n	8009eda <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8009ed6:	2303      	movs	r3, #3
 8009ed8:	e28a      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8009eda:	4b60      	ldr	r3, [pc, #384]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009ee2:	2b00      	cmp	r3, #0
 8009ee4:	d1f0      	bne.n	8009ec8 <HAL_RCC_OscConfig+0xe8>
 8009ee6:	e000      	b.n	8009eea <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009ee8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f003 0302 	and.w	r3, r3, #2
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d075      	beq.n	8009fe2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009ef6:	4b59      	ldr	r3, [pc, #356]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009ef8:	689b      	ldr	r3, [r3, #8]
 8009efa:	f003 030c 	and.w	r3, r3, #12
 8009efe:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009f00:	4b56      	ldr	r3, [pc, #344]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009f02:	68db      	ldr	r3, [r3, #12]
 8009f04:	f003 0303 	and.w	r3, r3, #3
 8009f08:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8009f0a:	69bb      	ldr	r3, [r7, #24]
 8009f0c:	2b0c      	cmp	r3, #12
 8009f0e:	d102      	bne.n	8009f16 <HAL_RCC_OscConfig+0x136>
 8009f10:	697b      	ldr	r3, [r7, #20]
 8009f12:	2b02      	cmp	r3, #2
 8009f14:	d002      	beq.n	8009f1c <HAL_RCC_OscConfig+0x13c>
 8009f16:	69bb      	ldr	r3, [r7, #24]
 8009f18:	2b04      	cmp	r3, #4
 8009f1a:	d11f      	bne.n	8009f5c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009f1c:	4b4f      	ldr	r3, [pc, #316]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d005      	beq.n	8009f34 <HAL_RCC_OscConfig+0x154>
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	68db      	ldr	r3, [r3, #12]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d101      	bne.n	8009f34 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009f30:	2301      	movs	r3, #1
 8009f32:	e25d      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f34:	4b49      	ldr	r3, [pc, #292]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009f36:	685b      	ldr	r3, [r3, #4]
 8009f38:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	691b      	ldr	r3, [r3, #16]
 8009f40:	061b      	lsls	r3, r3, #24
 8009f42:	4946      	ldr	r1, [pc, #280]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009f44:	4313      	orrs	r3, r2
 8009f46:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009f48:	4b45      	ldr	r3, [pc, #276]	@ (800a060 <HAL_RCC_OscConfig+0x280>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	4618      	mov	r0, r3
 8009f4e:	f7fd ff01 	bl	8007d54 <HAL_InitTick>
 8009f52:	4603      	mov	r3, r0
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d043      	beq.n	8009fe0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009f58:	2301      	movs	r3, #1
 8009f5a:	e249      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	68db      	ldr	r3, [r3, #12]
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d023      	beq.n	8009fac <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009f64:	4b3d      	ldr	r3, [pc, #244]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	4a3c      	ldr	r2, [pc, #240]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009f6a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f6e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f70:	f7fd ff3c 	bl	8007dec <HAL_GetTick>
 8009f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009f76:	e008      	b.n	8009f8a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009f78:	f7fd ff38 	bl	8007dec <HAL_GetTick>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	693b      	ldr	r3, [r7, #16]
 8009f80:	1ad3      	subs	r3, r2, r3
 8009f82:	2b02      	cmp	r3, #2
 8009f84:	d901      	bls.n	8009f8a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009f86:	2303      	movs	r3, #3
 8009f88:	e232      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009f8a:	4b34      	ldr	r3, [pc, #208]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d0f0      	beq.n	8009f78 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009f96:	4b31      	ldr	r3, [pc, #196]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009f98:	685b      	ldr	r3, [r3, #4]
 8009f9a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	691b      	ldr	r3, [r3, #16]
 8009fa2:	061b      	lsls	r3, r3, #24
 8009fa4:	492d      	ldr	r1, [pc, #180]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009fa6:	4313      	orrs	r3, r2
 8009fa8:	604b      	str	r3, [r1, #4]
 8009faa:	e01a      	b.n	8009fe2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009fac:	4b2b      	ldr	r3, [pc, #172]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009fae:	681b      	ldr	r3, [r3, #0]
 8009fb0:	4a2a      	ldr	r2, [pc, #168]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009fb2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009fb6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009fb8:	f7fd ff18 	bl	8007dec <HAL_GetTick>
 8009fbc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009fbe:	e008      	b.n	8009fd2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009fc0:	f7fd ff14 	bl	8007dec <HAL_GetTick>
 8009fc4:	4602      	mov	r2, r0
 8009fc6:	693b      	ldr	r3, [r7, #16]
 8009fc8:	1ad3      	subs	r3, r2, r3
 8009fca:	2b02      	cmp	r3, #2
 8009fcc:	d901      	bls.n	8009fd2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8009fce:	2303      	movs	r3, #3
 8009fd0:	e20e      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8009fd2:	4b22      	ldr	r3, [pc, #136]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009fda:	2b00      	cmp	r3, #0
 8009fdc:	d1f0      	bne.n	8009fc0 <HAL_RCC_OscConfig+0x1e0>
 8009fde:	e000      	b.n	8009fe2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8009fe0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	f003 0308 	and.w	r3, r3, #8
 8009fea:	2b00      	cmp	r3, #0
 8009fec:	d041      	beq.n	800a072 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	695b      	ldr	r3, [r3, #20]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d01c      	beq.n	800a030 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009ff6:	4b19      	ldr	r3, [pc, #100]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009ff8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009ffc:	4a17      	ldr	r2, [pc, #92]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 8009ffe:	f043 0301 	orr.w	r3, r3, #1
 800a002:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a006:	f7fd fef1 	bl	8007dec <HAL_GetTick>
 800a00a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a00c:	e008      	b.n	800a020 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a00e:	f7fd feed 	bl	8007dec <HAL_GetTick>
 800a012:	4602      	mov	r2, r0
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	1ad3      	subs	r3, r2, r3
 800a018:	2b02      	cmp	r3, #2
 800a01a:	d901      	bls.n	800a020 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800a01c:	2303      	movs	r3, #3
 800a01e:	e1e7      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800a020:	4b0e      	ldr	r3, [pc, #56]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 800a022:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a026:	f003 0302 	and.w	r3, r3, #2
 800a02a:	2b00      	cmp	r3, #0
 800a02c:	d0ef      	beq.n	800a00e <HAL_RCC_OscConfig+0x22e>
 800a02e:	e020      	b.n	800a072 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800a030:	4b0a      	ldr	r3, [pc, #40]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 800a032:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a036:	4a09      	ldr	r2, [pc, #36]	@ (800a05c <HAL_RCC_OscConfig+0x27c>)
 800a038:	f023 0301 	bic.w	r3, r3, #1
 800a03c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a040:	f7fd fed4 	bl	8007dec <HAL_GetTick>
 800a044:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a046:	e00d      	b.n	800a064 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800a048:	f7fd fed0 	bl	8007dec <HAL_GetTick>
 800a04c:	4602      	mov	r2, r0
 800a04e:	693b      	ldr	r3, [r7, #16]
 800a050:	1ad3      	subs	r3, r2, r3
 800a052:	2b02      	cmp	r3, #2
 800a054:	d906      	bls.n	800a064 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800a056:	2303      	movs	r3, #3
 800a058:	e1ca      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
 800a05a:	bf00      	nop
 800a05c:	40021000 	.word	0x40021000
 800a060:	20000028 	.word	0x20000028
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800a064:	4b8c      	ldr	r3, [pc, #560]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a066:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800a06a:	f003 0302 	and.w	r3, r3, #2
 800a06e:	2b00      	cmp	r3, #0
 800a070:	d1ea      	bne.n	800a048 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	681b      	ldr	r3, [r3, #0]
 800a076:	f003 0304 	and.w	r3, r3, #4
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	f000 80a6 	beq.w	800a1cc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a080:	2300      	movs	r3, #0
 800a082:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800a084:	4b84      	ldr	r3, [pc, #528]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a086:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a088:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d101      	bne.n	800a094 <HAL_RCC_OscConfig+0x2b4>
 800a090:	2301      	movs	r3, #1
 800a092:	e000      	b.n	800a096 <HAL_RCC_OscConfig+0x2b6>
 800a094:	2300      	movs	r3, #0
 800a096:	2b00      	cmp	r3, #0
 800a098:	d00d      	beq.n	800a0b6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a09a:	4b7f      	ldr	r3, [pc, #508]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a09c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a09e:	4a7e      	ldr	r2, [pc, #504]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a0a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a0a4:	6593      	str	r3, [r2, #88]	@ 0x58
 800a0a6:	4b7c      	ldr	r3, [pc, #496]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a0a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a0ae:	60fb      	str	r3, [r7, #12]
 800a0b0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800a0b2:	2301      	movs	r3, #1
 800a0b4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a0b6:	4b79      	ldr	r3, [pc, #484]	@ (800a29c <HAL_RCC_OscConfig+0x4bc>)
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d118      	bne.n	800a0f4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a0c2:	4b76      	ldr	r3, [pc, #472]	@ (800a29c <HAL_RCC_OscConfig+0x4bc>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	4a75      	ldr	r2, [pc, #468]	@ (800a29c <HAL_RCC_OscConfig+0x4bc>)
 800a0c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a0cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a0ce:	f7fd fe8d 	bl	8007dec <HAL_GetTick>
 800a0d2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a0d4:	e008      	b.n	800a0e8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a0d6:	f7fd fe89 	bl	8007dec <HAL_GetTick>
 800a0da:	4602      	mov	r2, r0
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	1ad3      	subs	r3, r2, r3
 800a0e0:	2b02      	cmp	r3, #2
 800a0e2:	d901      	bls.n	800a0e8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800a0e4:	2303      	movs	r3, #3
 800a0e6:	e183      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a0e8:	4b6c      	ldr	r3, [pc, #432]	@ (800a29c <HAL_RCC_OscConfig+0x4bc>)
 800a0ea:	681b      	ldr	r3, [r3, #0]
 800a0ec:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d0f0      	beq.n	800a0d6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	689b      	ldr	r3, [r3, #8]
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d108      	bne.n	800a10e <HAL_RCC_OscConfig+0x32e>
 800a0fc:	4b66      	ldr	r3, [pc, #408]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a0fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a102:	4a65      	ldr	r2, [pc, #404]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a104:	f043 0301 	orr.w	r3, r3, #1
 800a108:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a10c:	e024      	b.n	800a158 <HAL_RCC_OscConfig+0x378>
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	689b      	ldr	r3, [r3, #8]
 800a112:	2b05      	cmp	r3, #5
 800a114:	d110      	bne.n	800a138 <HAL_RCC_OscConfig+0x358>
 800a116:	4b60      	ldr	r3, [pc, #384]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a118:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a11c:	4a5e      	ldr	r2, [pc, #376]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a11e:	f043 0304 	orr.w	r3, r3, #4
 800a122:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a126:	4b5c      	ldr	r3, [pc, #368]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a128:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a12c:	4a5a      	ldr	r2, [pc, #360]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a12e:	f043 0301 	orr.w	r3, r3, #1
 800a132:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a136:	e00f      	b.n	800a158 <HAL_RCC_OscConfig+0x378>
 800a138:	4b57      	ldr	r3, [pc, #348]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a13a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a13e:	4a56      	ldr	r2, [pc, #344]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a140:	f023 0301 	bic.w	r3, r3, #1
 800a144:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800a148:	4b53      	ldr	r3, [pc, #332]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a14a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a14e:	4a52      	ldr	r2, [pc, #328]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a150:	f023 0304 	bic.w	r3, r3, #4
 800a154:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	689b      	ldr	r3, [r3, #8]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d016      	beq.n	800a18e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a160:	f7fd fe44 	bl	8007dec <HAL_GetTick>
 800a164:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a166:	e00a      	b.n	800a17e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a168:	f7fd fe40 	bl	8007dec <HAL_GetTick>
 800a16c:	4602      	mov	r2, r0
 800a16e:	693b      	ldr	r3, [r7, #16]
 800a170:	1ad3      	subs	r3, r2, r3
 800a172:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a176:	4293      	cmp	r3, r2
 800a178:	d901      	bls.n	800a17e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800a17a:	2303      	movs	r3, #3
 800a17c:	e138      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a17e:	4b46      	ldr	r3, [pc, #280]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a180:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a184:	f003 0302 	and.w	r3, r3, #2
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d0ed      	beq.n	800a168 <HAL_RCC_OscConfig+0x388>
 800a18c:	e015      	b.n	800a1ba <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a18e:	f7fd fe2d 	bl	8007dec <HAL_GetTick>
 800a192:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a194:	e00a      	b.n	800a1ac <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a196:	f7fd fe29 	bl	8007dec <HAL_GetTick>
 800a19a:	4602      	mov	r2, r0
 800a19c:	693b      	ldr	r3, [r7, #16]
 800a19e:	1ad3      	subs	r3, r2, r3
 800a1a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a1a4:	4293      	cmp	r3, r2
 800a1a6:	d901      	bls.n	800a1ac <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800a1a8:	2303      	movs	r3, #3
 800a1aa:	e121      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800a1ac:	4b3a      	ldr	r3, [pc, #232]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a1ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a1b2:	f003 0302 	and.w	r3, r3, #2
 800a1b6:	2b00      	cmp	r3, #0
 800a1b8:	d1ed      	bne.n	800a196 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800a1ba:	7ffb      	ldrb	r3, [r7, #31]
 800a1bc:	2b01      	cmp	r3, #1
 800a1be:	d105      	bne.n	800a1cc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a1c0:	4b35      	ldr	r3, [pc, #212]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a1c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a1c4:	4a34      	ldr	r2, [pc, #208]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a1c6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a1ca:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	681b      	ldr	r3, [r3, #0]
 800a1d0:	f003 0320 	and.w	r3, r3, #32
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d03c      	beq.n	800a252 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	699b      	ldr	r3, [r3, #24]
 800a1dc:	2b00      	cmp	r3, #0
 800a1de:	d01c      	beq.n	800a21a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a1e0:	4b2d      	ldr	r3, [pc, #180]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a1e2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a1e6:	4a2c      	ldr	r2, [pc, #176]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a1e8:	f043 0301 	orr.w	r3, r3, #1
 800a1ec:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a1f0:	f7fd fdfc 	bl	8007dec <HAL_GetTick>
 800a1f4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a1f6:	e008      	b.n	800a20a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a1f8:	f7fd fdf8 	bl	8007dec <HAL_GetTick>
 800a1fc:	4602      	mov	r2, r0
 800a1fe:	693b      	ldr	r3, [r7, #16]
 800a200:	1ad3      	subs	r3, r2, r3
 800a202:	2b02      	cmp	r3, #2
 800a204:	d901      	bls.n	800a20a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800a206:	2303      	movs	r3, #3
 800a208:	e0f2      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800a20a:	4b23      	ldr	r3, [pc, #140]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a20c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a210:	f003 0302 	and.w	r3, r3, #2
 800a214:	2b00      	cmp	r3, #0
 800a216:	d0ef      	beq.n	800a1f8 <HAL_RCC_OscConfig+0x418>
 800a218:	e01b      	b.n	800a252 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a21a:	4b1f      	ldr	r3, [pc, #124]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a21c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a220:	4a1d      	ldr	r2, [pc, #116]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a222:	f023 0301 	bic.w	r3, r3, #1
 800a226:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a22a:	f7fd fddf 	bl	8007dec <HAL_GetTick>
 800a22e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a230:	e008      	b.n	800a244 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a232:	f7fd fddb 	bl	8007dec <HAL_GetTick>
 800a236:	4602      	mov	r2, r0
 800a238:	693b      	ldr	r3, [r7, #16]
 800a23a:	1ad3      	subs	r3, r2, r3
 800a23c:	2b02      	cmp	r3, #2
 800a23e:	d901      	bls.n	800a244 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800a240:	2303      	movs	r3, #3
 800a242:	e0d5      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800a244:	4b14      	ldr	r3, [pc, #80]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a246:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800a24a:	f003 0302 	and.w	r3, r3, #2
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d1ef      	bne.n	800a232 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	69db      	ldr	r3, [r3, #28]
 800a256:	2b00      	cmp	r3, #0
 800a258:	f000 80c9 	beq.w	800a3ee <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800a25c:	4b0e      	ldr	r3, [pc, #56]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a25e:	689b      	ldr	r3, [r3, #8]
 800a260:	f003 030c 	and.w	r3, r3, #12
 800a264:	2b0c      	cmp	r3, #12
 800a266:	f000 8083 	beq.w	800a370 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	69db      	ldr	r3, [r3, #28]
 800a26e:	2b02      	cmp	r3, #2
 800a270:	d15e      	bne.n	800a330 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a272:	4b09      	ldr	r3, [pc, #36]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	4a08      	ldr	r2, [pc, #32]	@ (800a298 <HAL_RCC_OscConfig+0x4b8>)
 800a278:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a27c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a27e:	f7fd fdb5 	bl	8007dec <HAL_GetTick>
 800a282:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a284:	e00c      	b.n	800a2a0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a286:	f7fd fdb1 	bl	8007dec <HAL_GetTick>
 800a28a:	4602      	mov	r2, r0
 800a28c:	693b      	ldr	r3, [r7, #16]
 800a28e:	1ad3      	subs	r3, r2, r3
 800a290:	2b02      	cmp	r3, #2
 800a292:	d905      	bls.n	800a2a0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800a294:	2303      	movs	r3, #3
 800a296:	e0ab      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
 800a298:	40021000 	.word	0x40021000
 800a29c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a2a0:	4b55      	ldr	r3, [pc, #340]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a2a8:	2b00      	cmp	r3, #0
 800a2aa:	d1ec      	bne.n	800a286 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a2ac:	4b52      	ldr	r3, [pc, #328]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a2ae:	68da      	ldr	r2, [r3, #12]
 800a2b0:	4b52      	ldr	r3, [pc, #328]	@ (800a3fc <HAL_RCC_OscConfig+0x61c>)
 800a2b2:	4013      	ands	r3, r2
 800a2b4:	687a      	ldr	r2, [r7, #4]
 800a2b6:	6a11      	ldr	r1, [r2, #32]
 800a2b8:	687a      	ldr	r2, [r7, #4]
 800a2ba:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800a2bc:	3a01      	subs	r2, #1
 800a2be:	0112      	lsls	r2, r2, #4
 800a2c0:	4311      	orrs	r1, r2
 800a2c2:	687a      	ldr	r2, [r7, #4]
 800a2c4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800a2c6:	0212      	lsls	r2, r2, #8
 800a2c8:	4311      	orrs	r1, r2
 800a2ca:	687a      	ldr	r2, [r7, #4]
 800a2cc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800a2ce:	0852      	lsrs	r2, r2, #1
 800a2d0:	3a01      	subs	r2, #1
 800a2d2:	0552      	lsls	r2, r2, #21
 800a2d4:	4311      	orrs	r1, r2
 800a2d6:	687a      	ldr	r2, [r7, #4]
 800a2d8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a2da:	0852      	lsrs	r2, r2, #1
 800a2dc:	3a01      	subs	r2, #1
 800a2de:	0652      	lsls	r2, r2, #25
 800a2e0:	4311      	orrs	r1, r2
 800a2e2:	687a      	ldr	r2, [r7, #4]
 800a2e4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a2e6:	06d2      	lsls	r2, r2, #27
 800a2e8:	430a      	orrs	r2, r1
 800a2ea:	4943      	ldr	r1, [pc, #268]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a2ec:	4313      	orrs	r3, r2
 800a2ee:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800a2f0:	4b41      	ldr	r3, [pc, #260]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	4a40      	ldr	r2, [pc, #256]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a2f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a2fa:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a2fc:	4b3e      	ldr	r3, [pc, #248]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a2fe:	68db      	ldr	r3, [r3, #12]
 800a300:	4a3d      	ldr	r2, [pc, #244]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a302:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800a306:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a308:	f7fd fd70 	bl	8007dec <HAL_GetTick>
 800a30c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a30e:	e008      	b.n	800a322 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a310:	f7fd fd6c 	bl	8007dec <HAL_GetTick>
 800a314:	4602      	mov	r2, r0
 800a316:	693b      	ldr	r3, [r7, #16]
 800a318:	1ad3      	subs	r3, r2, r3
 800a31a:	2b02      	cmp	r3, #2
 800a31c:	d901      	bls.n	800a322 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800a31e:	2303      	movs	r3, #3
 800a320:	e066      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a322:	4b35      	ldr	r3, [pc, #212]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a324:	681b      	ldr	r3, [r3, #0]
 800a326:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	d0f0      	beq.n	800a310 <HAL_RCC_OscConfig+0x530>
 800a32e:	e05e      	b.n	800a3ee <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a330:	4b31      	ldr	r3, [pc, #196]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	4a30      	ldr	r2, [pc, #192]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a336:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800a33a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a33c:	f7fd fd56 	bl	8007dec <HAL_GetTick>
 800a340:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a342:	e008      	b.n	800a356 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a344:	f7fd fd52 	bl	8007dec <HAL_GetTick>
 800a348:	4602      	mov	r2, r0
 800a34a:	693b      	ldr	r3, [r7, #16]
 800a34c:	1ad3      	subs	r3, r2, r3
 800a34e:	2b02      	cmp	r3, #2
 800a350:	d901      	bls.n	800a356 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800a352:	2303      	movs	r3, #3
 800a354:	e04c      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a356:	4b28      	ldr	r3, [pc, #160]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d1f0      	bne.n	800a344 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800a362:	4b25      	ldr	r3, [pc, #148]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a364:	68da      	ldr	r2, [r3, #12]
 800a366:	4924      	ldr	r1, [pc, #144]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a368:	4b25      	ldr	r3, [pc, #148]	@ (800a400 <HAL_RCC_OscConfig+0x620>)
 800a36a:	4013      	ands	r3, r2
 800a36c:	60cb      	str	r3, [r1, #12]
 800a36e:	e03e      	b.n	800a3ee <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	69db      	ldr	r3, [r3, #28]
 800a374:	2b01      	cmp	r3, #1
 800a376:	d101      	bne.n	800a37c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800a378:	2301      	movs	r3, #1
 800a37a:	e039      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800a37c:	4b1e      	ldr	r3, [pc, #120]	@ (800a3f8 <HAL_RCC_OscConfig+0x618>)
 800a37e:	68db      	ldr	r3, [r3, #12]
 800a380:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a382:	697b      	ldr	r3, [r7, #20]
 800a384:	f003 0203 	and.w	r2, r3, #3
 800a388:	687b      	ldr	r3, [r7, #4]
 800a38a:	6a1b      	ldr	r3, [r3, #32]
 800a38c:	429a      	cmp	r2, r3
 800a38e:	d12c      	bne.n	800a3ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a390:	697b      	ldr	r3, [r7, #20]
 800a392:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800a396:	687b      	ldr	r3, [r7, #4]
 800a398:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a39a:	3b01      	subs	r3, #1
 800a39c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a39e:	429a      	cmp	r2, r3
 800a3a0:	d123      	bne.n	800a3ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a3a2:	697b      	ldr	r3, [r7, #20]
 800a3a4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a3ac:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800a3ae:	429a      	cmp	r2, r3
 800a3b0:	d11b      	bne.n	800a3ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a3b2:	697b      	ldr	r3, [r7, #20]
 800a3b4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a3bc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	d113      	bne.n	800a3ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a3c2:	697b      	ldr	r3, [r7, #20]
 800a3c4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a3cc:	085b      	lsrs	r3, r3, #1
 800a3ce:	3b01      	subs	r3, #1
 800a3d0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800a3d2:	429a      	cmp	r2, r3
 800a3d4:	d109      	bne.n	800a3ea <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800a3d6:	697b      	ldr	r3, [r7, #20]
 800a3d8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a3e0:	085b      	lsrs	r3, r3, #1
 800a3e2:	3b01      	subs	r3, #1
 800a3e4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800a3e6:	429a      	cmp	r2, r3
 800a3e8:	d001      	beq.n	800a3ee <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800a3ea:	2301      	movs	r3, #1
 800a3ec:	e000      	b.n	800a3f0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800a3ee:	2300      	movs	r3, #0
}
 800a3f0:	4618      	mov	r0, r3
 800a3f2:	3720      	adds	r7, #32
 800a3f4:	46bd      	mov	sp, r7
 800a3f6:	bd80      	pop	{r7, pc}
 800a3f8:	40021000 	.word	0x40021000
 800a3fc:	019f800c 	.word	0x019f800c
 800a400:	feeefffc 	.word	0xfeeefffc

0800a404 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b086      	sub	sp, #24
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
 800a40c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800a40e:	2300      	movs	r3, #0
 800a410:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	2b00      	cmp	r3, #0
 800a416:	d101      	bne.n	800a41c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800a418:	2301      	movs	r3, #1
 800a41a:	e11e      	b.n	800a65a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a41c:	4b91      	ldr	r3, [pc, #580]	@ (800a664 <HAL_RCC_ClockConfig+0x260>)
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	f003 030f 	and.w	r3, r3, #15
 800a424:	683a      	ldr	r2, [r7, #0]
 800a426:	429a      	cmp	r2, r3
 800a428:	d910      	bls.n	800a44c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a42a:	4b8e      	ldr	r3, [pc, #568]	@ (800a664 <HAL_RCC_ClockConfig+0x260>)
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f023 020f 	bic.w	r2, r3, #15
 800a432:	498c      	ldr	r1, [pc, #560]	@ (800a664 <HAL_RCC_ClockConfig+0x260>)
 800a434:	683b      	ldr	r3, [r7, #0]
 800a436:	4313      	orrs	r3, r2
 800a438:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a43a:	4b8a      	ldr	r3, [pc, #552]	@ (800a664 <HAL_RCC_ClockConfig+0x260>)
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	f003 030f 	and.w	r3, r3, #15
 800a442:	683a      	ldr	r2, [r7, #0]
 800a444:	429a      	cmp	r2, r3
 800a446:	d001      	beq.n	800a44c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800a448:	2301      	movs	r3, #1
 800a44a:	e106      	b.n	800a65a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a44c:	687b      	ldr	r3, [r7, #4]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f003 0301 	and.w	r3, r3, #1
 800a454:	2b00      	cmp	r3, #0
 800a456:	d073      	beq.n	800a540 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	685b      	ldr	r3, [r3, #4]
 800a45c:	2b03      	cmp	r3, #3
 800a45e:	d129      	bne.n	800a4b4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a460:	4b81      	ldr	r3, [pc, #516]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a468:	2b00      	cmp	r3, #0
 800a46a:	d101      	bne.n	800a470 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800a46c:	2301      	movs	r3, #1
 800a46e:	e0f4      	b.n	800a65a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800a470:	f000 f99e 	bl	800a7b0 <RCC_GetSysClockFreqFromPLLSource>
 800a474:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800a476:	693b      	ldr	r3, [r7, #16]
 800a478:	4a7c      	ldr	r2, [pc, #496]	@ (800a66c <HAL_RCC_ClockConfig+0x268>)
 800a47a:	4293      	cmp	r3, r2
 800a47c:	d93f      	bls.n	800a4fe <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a47e:	4b7a      	ldr	r3, [pc, #488]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a480:	689b      	ldr	r3, [r3, #8]
 800a482:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800a486:	2b00      	cmp	r3, #0
 800a488:	d009      	beq.n	800a49e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a48a:	687b      	ldr	r3, [r7, #4]
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800a492:	2b00      	cmp	r3, #0
 800a494:	d033      	beq.n	800a4fe <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d12f      	bne.n	800a4fe <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a49e:	4b72      	ldr	r3, [pc, #456]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a4a0:	689b      	ldr	r3, [r3, #8]
 800a4a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a4a6:	4a70      	ldr	r2, [pc, #448]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a4a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4ac:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800a4ae:	2380      	movs	r3, #128	@ 0x80
 800a4b0:	617b      	str	r3, [r7, #20]
 800a4b2:	e024      	b.n	800a4fe <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a4b4:	687b      	ldr	r3, [r7, #4]
 800a4b6:	685b      	ldr	r3, [r3, #4]
 800a4b8:	2b02      	cmp	r3, #2
 800a4ba:	d107      	bne.n	800a4cc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800a4bc:	4b6a      	ldr	r3, [pc, #424]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d109      	bne.n	800a4dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a4c8:	2301      	movs	r3, #1
 800a4ca:	e0c6      	b.n	800a65a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800a4cc:	4b66      	ldr	r3, [pc, #408]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d101      	bne.n	800a4dc <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800a4d8:	2301      	movs	r3, #1
 800a4da:	e0be      	b.n	800a65a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800a4dc:	f000 f8ce 	bl	800a67c <HAL_RCC_GetSysClockFreq>
 800a4e0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800a4e2:	693b      	ldr	r3, [r7, #16]
 800a4e4:	4a61      	ldr	r2, [pc, #388]	@ (800a66c <HAL_RCC_ClockConfig+0x268>)
 800a4e6:	4293      	cmp	r3, r2
 800a4e8:	d909      	bls.n	800a4fe <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800a4ea:	4b5f      	ldr	r3, [pc, #380]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a4ec:	689b      	ldr	r3, [r3, #8]
 800a4ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a4f2:	4a5d      	ldr	r2, [pc, #372]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a4f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a4f8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800a4fa:	2380      	movs	r3, #128	@ 0x80
 800a4fc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800a4fe:	4b5a      	ldr	r3, [pc, #360]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a500:	689b      	ldr	r3, [r3, #8]
 800a502:	f023 0203 	bic.w	r2, r3, #3
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	685b      	ldr	r3, [r3, #4]
 800a50a:	4957      	ldr	r1, [pc, #348]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a50c:	4313      	orrs	r3, r2
 800a50e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a510:	f7fd fc6c 	bl	8007dec <HAL_GetTick>
 800a514:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a516:	e00a      	b.n	800a52e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a518:	f7fd fc68 	bl	8007dec <HAL_GetTick>
 800a51c:	4602      	mov	r2, r0
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	1ad3      	subs	r3, r2, r3
 800a522:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a526:	4293      	cmp	r3, r2
 800a528:	d901      	bls.n	800a52e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800a52a:	2303      	movs	r3, #3
 800a52c:	e095      	b.n	800a65a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a52e:	4b4e      	ldr	r3, [pc, #312]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a530:	689b      	ldr	r3, [r3, #8]
 800a532:	f003 020c 	and.w	r2, r3, #12
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	685b      	ldr	r3, [r3, #4]
 800a53a:	009b      	lsls	r3, r3, #2
 800a53c:	429a      	cmp	r2, r3
 800a53e:	d1eb      	bne.n	800a518 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	681b      	ldr	r3, [r3, #0]
 800a544:	f003 0302 	and.w	r3, r3, #2
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d023      	beq.n	800a594 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f003 0304 	and.w	r3, r3, #4
 800a554:	2b00      	cmp	r3, #0
 800a556:	d005      	beq.n	800a564 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800a558:	4b43      	ldr	r3, [pc, #268]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a55a:	689b      	ldr	r3, [r3, #8]
 800a55c:	4a42      	ldr	r2, [pc, #264]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a55e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a562:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f003 0308 	and.w	r3, r3, #8
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d007      	beq.n	800a580 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800a570:	4b3d      	ldr	r3, [pc, #244]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a572:	689b      	ldr	r3, [r3, #8]
 800a574:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800a578:	4a3b      	ldr	r2, [pc, #236]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a57a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800a57e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800a580:	4b39      	ldr	r3, [pc, #228]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a582:	689b      	ldr	r3, [r3, #8]
 800a584:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	689b      	ldr	r3, [r3, #8]
 800a58c:	4936      	ldr	r1, [pc, #216]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a58e:	4313      	orrs	r3, r2
 800a590:	608b      	str	r3, [r1, #8]
 800a592:	e008      	b.n	800a5a6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800a594:	697b      	ldr	r3, [r7, #20]
 800a596:	2b80      	cmp	r3, #128	@ 0x80
 800a598:	d105      	bne.n	800a5a6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800a59a:	4b33      	ldr	r3, [pc, #204]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a59c:	689b      	ldr	r3, [r3, #8]
 800a59e:	4a32      	ldr	r2, [pc, #200]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a5a0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a5a4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a5a6:	4b2f      	ldr	r3, [pc, #188]	@ (800a664 <HAL_RCC_ClockConfig+0x260>)
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	f003 030f 	and.w	r3, r3, #15
 800a5ae:	683a      	ldr	r2, [r7, #0]
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	d21d      	bcs.n	800a5f0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a5b4:	4b2b      	ldr	r3, [pc, #172]	@ (800a664 <HAL_RCC_ClockConfig+0x260>)
 800a5b6:	681b      	ldr	r3, [r3, #0]
 800a5b8:	f023 020f 	bic.w	r2, r3, #15
 800a5bc:	4929      	ldr	r1, [pc, #164]	@ (800a664 <HAL_RCC_ClockConfig+0x260>)
 800a5be:	683b      	ldr	r3, [r7, #0]
 800a5c0:	4313      	orrs	r3, r2
 800a5c2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800a5c4:	f7fd fc12 	bl	8007dec <HAL_GetTick>
 800a5c8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a5ca:	e00a      	b.n	800a5e2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a5cc:	f7fd fc0e 	bl	8007dec <HAL_GetTick>
 800a5d0:	4602      	mov	r2, r0
 800a5d2:	68fb      	ldr	r3, [r7, #12]
 800a5d4:	1ad3      	subs	r3, r2, r3
 800a5d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a5da:	4293      	cmp	r3, r2
 800a5dc:	d901      	bls.n	800a5e2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800a5de:	2303      	movs	r3, #3
 800a5e0:	e03b      	b.n	800a65a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a5e2:	4b20      	ldr	r3, [pc, #128]	@ (800a664 <HAL_RCC_ClockConfig+0x260>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	f003 030f 	and.w	r3, r3, #15
 800a5ea:	683a      	ldr	r2, [r7, #0]
 800a5ec:	429a      	cmp	r2, r3
 800a5ee:	d1ed      	bne.n	800a5cc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	681b      	ldr	r3, [r3, #0]
 800a5f4:	f003 0304 	and.w	r3, r3, #4
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d008      	beq.n	800a60e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800a5fc:	4b1a      	ldr	r3, [pc, #104]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a5fe:	689b      	ldr	r3, [r3, #8]
 800a600:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	68db      	ldr	r3, [r3, #12]
 800a608:	4917      	ldr	r1, [pc, #92]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a60a:	4313      	orrs	r3, r2
 800a60c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	681b      	ldr	r3, [r3, #0]
 800a612:	f003 0308 	and.w	r3, r3, #8
 800a616:	2b00      	cmp	r3, #0
 800a618:	d009      	beq.n	800a62e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800a61a:	4b13      	ldr	r3, [pc, #76]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a61c:	689b      	ldr	r3, [r3, #8]
 800a61e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	691b      	ldr	r3, [r3, #16]
 800a626:	00db      	lsls	r3, r3, #3
 800a628:	490f      	ldr	r1, [pc, #60]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a62a:	4313      	orrs	r3, r2
 800a62c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800a62e:	f000 f825 	bl	800a67c <HAL_RCC_GetSysClockFreq>
 800a632:	4602      	mov	r2, r0
 800a634:	4b0c      	ldr	r3, [pc, #48]	@ (800a668 <HAL_RCC_ClockConfig+0x264>)
 800a636:	689b      	ldr	r3, [r3, #8]
 800a638:	091b      	lsrs	r3, r3, #4
 800a63a:	f003 030f 	and.w	r3, r3, #15
 800a63e:	490c      	ldr	r1, [pc, #48]	@ (800a670 <HAL_RCC_ClockConfig+0x26c>)
 800a640:	5ccb      	ldrb	r3, [r1, r3]
 800a642:	f003 031f 	and.w	r3, r3, #31
 800a646:	fa22 f303 	lsr.w	r3, r2, r3
 800a64a:	4a0a      	ldr	r2, [pc, #40]	@ (800a674 <HAL_RCC_ClockConfig+0x270>)
 800a64c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800a64e:	4b0a      	ldr	r3, [pc, #40]	@ (800a678 <HAL_RCC_ClockConfig+0x274>)
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	4618      	mov	r0, r3
 800a654:	f7fd fb7e 	bl	8007d54 <HAL_InitTick>
 800a658:	4603      	mov	r3, r0
}
 800a65a:	4618      	mov	r0, r3
 800a65c:	3718      	adds	r7, #24
 800a65e:	46bd      	mov	sp, r7
 800a660:	bd80      	pop	{r7, pc}
 800a662:	bf00      	nop
 800a664:	40022000 	.word	0x40022000
 800a668:	40021000 	.word	0x40021000
 800a66c:	04c4b400 	.word	0x04c4b400
 800a670:	08012600 	.word	0x08012600
 800a674:	20000024 	.word	0x20000024
 800a678:	20000028 	.word	0x20000028

0800a67c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800a67c:	b480      	push	{r7}
 800a67e:	b087      	sub	sp, #28
 800a680:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800a682:	4b2c      	ldr	r3, [pc, #176]	@ (800a734 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a684:	689b      	ldr	r3, [r3, #8]
 800a686:	f003 030c 	and.w	r3, r3, #12
 800a68a:	2b04      	cmp	r3, #4
 800a68c:	d102      	bne.n	800a694 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800a68e:	4b2a      	ldr	r3, [pc, #168]	@ (800a738 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a690:	613b      	str	r3, [r7, #16]
 800a692:	e047      	b.n	800a724 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800a694:	4b27      	ldr	r3, [pc, #156]	@ (800a734 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a696:	689b      	ldr	r3, [r3, #8]
 800a698:	f003 030c 	and.w	r3, r3, #12
 800a69c:	2b08      	cmp	r3, #8
 800a69e:	d102      	bne.n	800a6a6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800a6a0:	4b26      	ldr	r3, [pc, #152]	@ (800a73c <HAL_RCC_GetSysClockFreq+0xc0>)
 800a6a2:	613b      	str	r3, [r7, #16]
 800a6a4:	e03e      	b.n	800a724 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800a6a6:	4b23      	ldr	r3, [pc, #140]	@ (800a734 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6a8:	689b      	ldr	r3, [r3, #8]
 800a6aa:	f003 030c 	and.w	r3, r3, #12
 800a6ae:	2b0c      	cmp	r3, #12
 800a6b0:	d136      	bne.n	800a720 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a6b2:	4b20      	ldr	r3, [pc, #128]	@ (800a734 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6b4:	68db      	ldr	r3, [r3, #12]
 800a6b6:	f003 0303 	and.w	r3, r3, #3
 800a6ba:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a6bc:	4b1d      	ldr	r3, [pc, #116]	@ (800a734 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6be:	68db      	ldr	r3, [r3, #12]
 800a6c0:	091b      	lsrs	r3, r3, #4
 800a6c2:	f003 030f 	and.w	r3, r3, #15
 800a6c6:	3301      	adds	r3, #1
 800a6c8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	2b03      	cmp	r3, #3
 800a6ce:	d10c      	bne.n	800a6ea <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a6d0:	4a1a      	ldr	r2, [pc, #104]	@ (800a73c <HAL_RCC_GetSysClockFreq+0xc0>)
 800a6d2:	68bb      	ldr	r3, [r7, #8]
 800a6d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6d8:	4a16      	ldr	r2, [pc, #88]	@ (800a734 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6da:	68d2      	ldr	r2, [r2, #12]
 800a6dc:	0a12      	lsrs	r2, r2, #8
 800a6de:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a6e2:	fb02 f303 	mul.w	r3, r2, r3
 800a6e6:	617b      	str	r3, [r7, #20]
      break;
 800a6e8:	e00c      	b.n	800a704 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a6ea:	4a13      	ldr	r2, [pc, #76]	@ (800a738 <HAL_RCC_GetSysClockFreq+0xbc>)
 800a6ec:	68bb      	ldr	r3, [r7, #8]
 800a6ee:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6f2:	4a10      	ldr	r2, [pc, #64]	@ (800a734 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a6f4:	68d2      	ldr	r2, [r2, #12]
 800a6f6:	0a12      	lsrs	r2, r2, #8
 800a6f8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a6fc:	fb02 f303 	mul.w	r3, r2, r3
 800a700:	617b      	str	r3, [r7, #20]
      break;
 800a702:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a704:	4b0b      	ldr	r3, [pc, #44]	@ (800a734 <HAL_RCC_GetSysClockFreq+0xb8>)
 800a706:	68db      	ldr	r3, [r3, #12]
 800a708:	0e5b      	lsrs	r3, r3, #25
 800a70a:	f003 0303 	and.w	r3, r3, #3
 800a70e:	3301      	adds	r3, #1
 800a710:	005b      	lsls	r3, r3, #1
 800a712:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800a714:	697a      	ldr	r2, [r7, #20]
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	fbb2 f3f3 	udiv	r3, r2, r3
 800a71c:	613b      	str	r3, [r7, #16]
 800a71e:	e001      	b.n	800a724 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800a720:	2300      	movs	r3, #0
 800a722:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800a724:	693b      	ldr	r3, [r7, #16]
}
 800a726:	4618      	mov	r0, r3
 800a728:	371c      	adds	r7, #28
 800a72a:	46bd      	mov	sp, r7
 800a72c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a730:	4770      	bx	lr
 800a732:	bf00      	nop
 800a734:	40021000 	.word	0x40021000
 800a738:	00f42400 	.word	0x00f42400
 800a73c:	016e3600 	.word	0x016e3600

0800a740 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a740:	b480      	push	{r7}
 800a742:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a744:	4b03      	ldr	r3, [pc, #12]	@ (800a754 <HAL_RCC_GetHCLKFreq+0x14>)
 800a746:	681b      	ldr	r3, [r3, #0]
}
 800a748:	4618      	mov	r0, r3
 800a74a:	46bd      	mov	sp, r7
 800a74c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a750:	4770      	bx	lr
 800a752:	bf00      	nop
 800a754:	20000024 	.word	0x20000024

0800a758 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a758:	b580      	push	{r7, lr}
 800a75a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800a75c:	f7ff fff0 	bl	800a740 <HAL_RCC_GetHCLKFreq>
 800a760:	4602      	mov	r2, r0
 800a762:	4b06      	ldr	r3, [pc, #24]	@ (800a77c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a764:	689b      	ldr	r3, [r3, #8]
 800a766:	0a1b      	lsrs	r3, r3, #8
 800a768:	f003 0307 	and.w	r3, r3, #7
 800a76c:	4904      	ldr	r1, [pc, #16]	@ (800a780 <HAL_RCC_GetPCLK1Freq+0x28>)
 800a76e:	5ccb      	ldrb	r3, [r1, r3]
 800a770:	f003 031f 	and.w	r3, r3, #31
 800a774:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a778:	4618      	mov	r0, r3
 800a77a:	bd80      	pop	{r7, pc}
 800a77c:	40021000 	.word	0x40021000
 800a780:	08012610 	.word	0x08012610

0800a784 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a784:	b580      	push	{r7, lr}
 800a786:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800a788:	f7ff ffda 	bl	800a740 <HAL_RCC_GetHCLKFreq>
 800a78c:	4602      	mov	r2, r0
 800a78e:	4b06      	ldr	r3, [pc, #24]	@ (800a7a8 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a790:	689b      	ldr	r3, [r3, #8]
 800a792:	0adb      	lsrs	r3, r3, #11
 800a794:	f003 0307 	and.w	r3, r3, #7
 800a798:	4904      	ldr	r1, [pc, #16]	@ (800a7ac <HAL_RCC_GetPCLK2Freq+0x28>)
 800a79a:	5ccb      	ldrb	r3, [r1, r3]
 800a79c:	f003 031f 	and.w	r3, r3, #31
 800a7a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a7a4:	4618      	mov	r0, r3
 800a7a6:	bd80      	pop	{r7, pc}
 800a7a8:	40021000 	.word	0x40021000
 800a7ac:	08012610 	.word	0x08012610

0800a7b0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800a7b0:	b480      	push	{r7}
 800a7b2:	b087      	sub	sp, #28
 800a7b4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800a7b6:	4b1e      	ldr	r3, [pc, #120]	@ (800a830 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7b8:	68db      	ldr	r3, [r3, #12]
 800a7ba:	f003 0303 	and.w	r3, r3, #3
 800a7be:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800a7c0:	4b1b      	ldr	r3, [pc, #108]	@ (800a830 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7c2:	68db      	ldr	r3, [r3, #12]
 800a7c4:	091b      	lsrs	r3, r3, #4
 800a7c6:	f003 030f 	and.w	r3, r3, #15
 800a7ca:	3301      	adds	r3, #1
 800a7cc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800a7ce:	693b      	ldr	r3, [r7, #16]
 800a7d0:	2b03      	cmp	r3, #3
 800a7d2:	d10c      	bne.n	800a7ee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a7d4:	4a17      	ldr	r2, [pc, #92]	@ (800a834 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800a7d6:	68fb      	ldr	r3, [r7, #12]
 800a7d8:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7dc:	4a14      	ldr	r2, [pc, #80]	@ (800a830 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7de:	68d2      	ldr	r2, [r2, #12]
 800a7e0:	0a12      	lsrs	r2, r2, #8
 800a7e2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a7e6:	fb02 f303 	mul.w	r3, r2, r3
 800a7ea:	617b      	str	r3, [r7, #20]
    break;
 800a7ec:	e00c      	b.n	800a808 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800a7ee:	4a12      	ldr	r2, [pc, #72]	@ (800a838 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	fbb2 f3f3 	udiv	r3, r2, r3
 800a7f6:	4a0e      	ldr	r2, [pc, #56]	@ (800a830 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a7f8:	68d2      	ldr	r2, [r2, #12]
 800a7fa:	0a12      	lsrs	r2, r2, #8
 800a7fc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800a800:	fb02 f303 	mul.w	r3, r2, r3
 800a804:	617b      	str	r3, [r7, #20]
    break;
 800a806:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800a808:	4b09      	ldr	r3, [pc, #36]	@ (800a830 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800a80a:	68db      	ldr	r3, [r3, #12]
 800a80c:	0e5b      	lsrs	r3, r3, #25
 800a80e:	f003 0303 	and.w	r3, r3, #3
 800a812:	3301      	adds	r3, #1
 800a814:	005b      	lsls	r3, r3, #1
 800a816:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800a818:	697a      	ldr	r2, [r7, #20]
 800a81a:	68bb      	ldr	r3, [r7, #8]
 800a81c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a820:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800a822:	687b      	ldr	r3, [r7, #4]
}
 800a824:	4618      	mov	r0, r3
 800a826:	371c      	adds	r7, #28
 800a828:	46bd      	mov	sp, r7
 800a82a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a82e:	4770      	bx	lr
 800a830:	40021000 	.word	0x40021000
 800a834:	016e3600 	.word	0x016e3600
 800a838:	00f42400 	.word	0x00f42400

0800a83c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b086      	sub	sp, #24
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800a844:	2300      	movs	r3, #0
 800a846:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800a848:	2300      	movs	r3, #0
 800a84a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800a854:	2b00      	cmp	r3, #0
 800a856:	f000 8098 	beq.w	800a98a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800a85a:	2300      	movs	r3, #0
 800a85c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800a85e:	4b43      	ldr	r3, [pc, #268]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a860:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a862:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a866:	2b00      	cmp	r3, #0
 800a868:	d10d      	bne.n	800a886 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800a86a:	4b40      	ldr	r3, [pc, #256]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a86c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a86e:	4a3f      	ldr	r2, [pc, #252]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a874:	6593      	str	r3, [r2, #88]	@ 0x58
 800a876:	4b3d      	ldr	r3, [pc, #244]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a878:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a87a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a87e:	60bb      	str	r3, [r7, #8]
 800a880:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800a882:	2301      	movs	r3, #1
 800a884:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800a886:	4b3a      	ldr	r3, [pc, #232]	@ (800a970 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	4a39      	ldr	r2, [pc, #228]	@ (800a970 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a88c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a890:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800a892:	f7fd faab 	bl	8007dec <HAL_GetTick>
 800a896:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a898:	e009      	b.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a89a:	f7fd faa7 	bl	8007dec <HAL_GetTick>
 800a89e:	4602      	mov	r2, r0
 800a8a0:	68fb      	ldr	r3, [r7, #12]
 800a8a2:	1ad3      	subs	r3, r2, r3
 800a8a4:	2b02      	cmp	r3, #2
 800a8a6:	d902      	bls.n	800a8ae <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800a8a8:	2303      	movs	r3, #3
 800a8aa:	74fb      	strb	r3, [r7, #19]
        break;
 800a8ac:	e005      	b.n	800a8ba <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800a8ae:	4b30      	ldr	r3, [pc, #192]	@ (800a970 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a8b6:	2b00      	cmp	r3, #0
 800a8b8:	d0ef      	beq.n	800a89a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800a8ba:	7cfb      	ldrb	r3, [r7, #19]
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d159      	bne.n	800a974 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800a8c0:	4b2a      	ldr	r3, [pc, #168]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a8ca:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800a8cc:	697b      	ldr	r3, [r7, #20]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d01e      	beq.n	800a910 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a8d6:	697a      	ldr	r2, [r7, #20]
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	d019      	beq.n	800a910 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800a8dc:	4b23      	ldr	r3, [pc, #140]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a8e6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800a8e8:	4b20      	ldr	r3, [pc, #128]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8ee:	4a1f      	ldr	r2, [pc, #124]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800a8f4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800a8f8:	4b1c      	ldr	r3, [pc, #112]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a8fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a8fe:	4a1b      	ldr	r2, [pc, #108]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a900:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a904:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800a908:	4a18      	ldr	r2, [pc, #96]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a90a:	697b      	ldr	r3, [r7, #20]
 800a90c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800a910:	697b      	ldr	r3, [r7, #20]
 800a912:	f003 0301 	and.w	r3, r3, #1
 800a916:	2b00      	cmp	r3, #0
 800a918:	d016      	beq.n	800a948 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a91a:	f7fd fa67 	bl	8007dec <HAL_GetTick>
 800a91e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a920:	e00b      	b.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a922:	f7fd fa63 	bl	8007dec <HAL_GetTick>
 800a926:	4602      	mov	r2, r0
 800a928:	68fb      	ldr	r3, [r7, #12]
 800a92a:	1ad3      	subs	r3, r2, r3
 800a92c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a930:	4293      	cmp	r3, r2
 800a932:	d902      	bls.n	800a93a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800a934:	2303      	movs	r3, #3
 800a936:	74fb      	strb	r3, [r7, #19]
            break;
 800a938:	e006      	b.n	800a948 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800a93a:	4b0c      	ldr	r3, [pc, #48]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a93c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a940:	f003 0302 	and.w	r3, r3, #2
 800a944:	2b00      	cmp	r3, #0
 800a946:	d0ec      	beq.n	800a922 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800a948:	7cfb      	ldrb	r3, [r7, #19]
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d10b      	bne.n	800a966 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a94e:	4b07      	ldr	r3, [pc, #28]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a950:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a954:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a95c:	4903      	ldr	r1, [pc, #12]	@ (800a96c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800a95e:	4313      	orrs	r3, r2
 800a960:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800a964:	e008      	b.n	800a978 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800a966:	7cfb      	ldrb	r3, [r7, #19]
 800a968:	74bb      	strb	r3, [r7, #18]
 800a96a:	e005      	b.n	800a978 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800a96c:	40021000 	.word	0x40021000
 800a970:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a974:	7cfb      	ldrb	r3, [r7, #19]
 800a976:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800a978:	7c7b      	ldrb	r3, [r7, #17]
 800a97a:	2b01      	cmp	r3, #1
 800a97c:	d105      	bne.n	800a98a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800a97e:	4ba7      	ldr	r3, [pc, #668]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a980:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a982:	4aa6      	ldr	r2, [pc, #664]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a984:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a988:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	f003 0301 	and.w	r3, r3, #1
 800a992:	2b00      	cmp	r3, #0
 800a994:	d00a      	beq.n	800a9ac <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800a996:	4ba1      	ldr	r3, [pc, #644]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a998:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a99c:	f023 0203 	bic.w	r2, r3, #3
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	685b      	ldr	r3, [r3, #4]
 800a9a4:	499d      	ldr	r1, [pc, #628]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a9a6:	4313      	orrs	r3, r2
 800a9a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800a9ac:	687b      	ldr	r3, [r7, #4]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	f003 0302 	and.w	r3, r3, #2
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d00a      	beq.n	800a9ce <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800a9b8:	4b98      	ldr	r3, [pc, #608]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a9ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9be:	f023 020c 	bic.w	r2, r3, #12
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	689b      	ldr	r3, [r3, #8]
 800a9c6:	4995      	ldr	r1, [pc, #596]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a9c8:	4313      	orrs	r3, r2
 800a9ca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f003 0304 	and.w	r3, r3, #4
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	d00a      	beq.n	800a9f0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800a9da:	4b90      	ldr	r3, [pc, #576]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a9dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a9e0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	68db      	ldr	r3, [r3, #12]
 800a9e8:	498c      	ldr	r1, [pc, #560]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a9ea:	4313      	orrs	r3, r2
 800a9ec:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800a9f0:	687b      	ldr	r3, [r7, #4]
 800a9f2:	681b      	ldr	r3, [r3, #0]
 800a9f4:	f003 0308 	and.w	r3, r3, #8
 800a9f8:	2b00      	cmp	r3, #0
 800a9fa:	d00a      	beq.n	800aa12 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800a9fc:	4b87      	ldr	r3, [pc, #540]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800a9fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa02:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	691b      	ldr	r3, [r3, #16]
 800aa0a:	4984      	ldr	r1, [pc, #528]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa0c:	4313      	orrs	r3, r2
 800aa0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	681b      	ldr	r3, [r3, #0]
 800aa16:	f003 0310 	and.w	r3, r3, #16
 800aa1a:	2b00      	cmp	r3, #0
 800aa1c:	d00a      	beq.n	800aa34 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800aa1e:	4b7f      	ldr	r3, [pc, #508]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	695b      	ldr	r3, [r3, #20]
 800aa2c:	497b      	ldr	r1, [pc, #492]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa2e:	4313      	orrs	r3, r2
 800aa30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800aa34:	687b      	ldr	r3, [r7, #4]
 800aa36:	681b      	ldr	r3, [r3, #0]
 800aa38:	f003 0320 	and.w	r3, r3, #32
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d00a      	beq.n	800aa56 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800aa40:	4b76      	ldr	r3, [pc, #472]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa46:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800aa4a:	687b      	ldr	r3, [r7, #4]
 800aa4c:	699b      	ldr	r3, [r3, #24]
 800aa4e:	4973      	ldr	r1, [pc, #460]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa50:	4313      	orrs	r3, r2
 800aa52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	681b      	ldr	r3, [r3, #0]
 800aa5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d00a      	beq.n	800aa78 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800aa62:	4b6e      	ldr	r3, [pc, #440]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa68:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	69db      	ldr	r3, [r3, #28]
 800aa70:	496a      	ldr	r1, [pc, #424]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa72:	4313      	orrs	r3, r2
 800aa74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	681b      	ldr	r3, [r3, #0]
 800aa7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d00a      	beq.n	800aa9a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800aa84:	4b65      	ldr	r3, [pc, #404]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aa8a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	6a1b      	ldr	r3, [r3, #32]
 800aa92:	4962      	ldr	r1, [pc, #392]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aa94:	4313      	orrs	r3, r2
 800aa96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aaa2:	2b00      	cmp	r3, #0
 800aaa4:	d00a      	beq.n	800aabc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800aaa6:	4b5d      	ldr	r3, [pc, #372]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aaa8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaac:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800aab0:	687b      	ldr	r3, [r7, #4]
 800aab2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800aab4:	4959      	ldr	r1, [pc, #356]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aab6:	4313      	orrs	r3, r2
 800aab8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	681b      	ldr	r3, [r3, #0]
 800aac0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d00a      	beq.n	800aade <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800aac8:	4b54      	ldr	r3, [pc, #336]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aaca:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800aace:	f023 0203 	bic.w	r2, r3, #3
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aad6:	4951      	ldr	r1, [pc, #324]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aad8:	4313      	orrs	r3, r2
 800aada:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d00a      	beq.n	800ab00 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800aaea:	4b4c      	ldr	r3, [pc, #304]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aaec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aaf0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaf8:	4948      	ldr	r1, [pc, #288]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aafa:	4313      	orrs	r3, r2
 800aafc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	681b      	ldr	r3, [r3, #0]
 800ab04:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ab08:	2b00      	cmp	r3, #0
 800ab0a:	d015      	beq.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ab0c:	4b43      	ldr	r3, [pc, #268]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab12:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ab16:	687b      	ldr	r3, [r7, #4]
 800ab18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab1a:	4940      	ldr	r1, [pc, #256]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab1c:	4313      	orrs	r3, r2
 800ab1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ab22:	687b      	ldr	r3, [r7, #4]
 800ab24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab2a:	d105      	bne.n	800ab38 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab2c:	4b3b      	ldr	r3, [pc, #236]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab2e:	68db      	ldr	r3, [r3, #12]
 800ab30:	4a3a      	ldr	r2, [pc, #232]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab32:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab36:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800ab38:	687b      	ldr	r3, [r7, #4]
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d015      	beq.n	800ab70 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800ab44:	4b35      	ldr	r3, [pc, #212]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab46:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab4a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab52:	4932      	ldr	r1, [pc, #200]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab54:	4313      	orrs	r3, r2
 800ab56:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800ab5a:	687b      	ldr	r3, [r7, #4]
 800ab5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ab5e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800ab62:	d105      	bne.n	800ab70 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab64:	4b2d      	ldr	r3, [pc, #180]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab66:	68db      	ldr	r3, [r3, #12]
 800ab68:	4a2c      	ldr	r2, [pc, #176]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab6a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ab6e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d015      	beq.n	800aba8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800ab7c:	4b27      	ldr	r3, [pc, #156]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ab82:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800ab86:	687b      	ldr	r3, [r7, #4]
 800ab88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab8a:	4924      	ldr	r1, [pc, #144]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab8c:	4313      	orrs	r3, r2
 800ab8e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800ab92:	687b      	ldr	r3, [r7, #4]
 800ab94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ab96:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ab9a:	d105      	bne.n	800aba8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ab9c:	4b1f      	ldr	r3, [pc, #124]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ab9e:	68db      	ldr	r3, [r3, #12]
 800aba0:	4a1e      	ldr	r2, [pc, #120]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800aba2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800aba6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	681b      	ldr	r3, [r3, #0]
 800abac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800abb0:	2b00      	cmp	r3, #0
 800abb2:	d015      	beq.n	800abe0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800abb4:	4b19      	ldr	r3, [pc, #100]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abba:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800abbe:	687b      	ldr	r3, [r7, #4]
 800abc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abc2:	4916      	ldr	r1, [pc, #88]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abc4:	4313      	orrs	r3, r2
 800abc6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800abce:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800abd2:	d105      	bne.n	800abe0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800abd4:	4b11      	ldr	r3, [pc, #68]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abd6:	68db      	ldr	r3, [r3, #12]
 800abd8:	4a10      	ldr	r2, [pc, #64]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abda:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800abde:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800abe8:	2b00      	cmp	r3, #0
 800abea:	d019      	beq.n	800ac20 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800abec:	4b0b      	ldr	r3, [pc, #44]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800abf2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800abfa:	4908      	ldr	r1, [pc, #32]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800abfc:	4313      	orrs	r3, r2
 800abfe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ac06:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ac0a:	d109      	bne.n	800ac20 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ac0c:	4b03      	ldr	r3, [pc, #12]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac0e:	68db      	ldr	r3, [r3, #12]
 800ac10:	4a02      	ldr	r2, [pc, #8]	@ (800ac1c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ac12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800ac16:	60d3      	str	r3, [r2, #12]
 800ac18:	e002      	b.n	800ac20 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800ac1a:	bf00      	nop
 800ac1c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d015      	beq.n	800ac58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800ac2c:	4b29      	ldr	r3, [pc, #164]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ac2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac32:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac3a:	4926      	ldr	r1, [pc, #152]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ac3c:	4313      	orrs	r3, r2
 800ac3e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ac46:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ac4a:	d105      	bne.n	800ac58 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ac4c:	4b21      	ldr	r3, [pc, #132]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ac4e:	68db      	ldr	r3, [r3, #12]
 800ac50:	4a20      	ldr	r2, [pc, #128]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ac52:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac56:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ac60:	2b00      	cmp	r3, #0
 800ac62:	d015      	beq.n	800ac90 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800ac64:	4b1b      	ldr	r3, [pc, #108]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ac66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ac6a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac72:	4918      	ldr	r1, [pc, #96]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ac74:	4313      	orrs	r3, r2
 800ac76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800ac7a:	687b      	ldr	r3, [r7, #4]
 800ac7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800ac7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ac82:	d105      	bne.n	800ac90 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800ac84:	4b13      	ldr	r3, [pc, #76]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ac86:	68db      	ldr	r3, [r3, #12]
 800ac88:	4a12      	ldr	r2, [pc, #72]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ac8a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800ac8e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d015      	beq.n	800acc8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800ac9c:	4b0d      	ldr	r3, [pc, #52]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800ac9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800aca2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800acaa:	490a      	ldr	r1, [pc, #40]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800acac:	4313      	orrs	r3, r2
 800acae:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800acb6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800acba:	d105      	bne.n	800acc8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800acbc:	4b05      	ldr	r3, [pc, #20]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800acbe:	68db      	ldr	r3, [r3, #12]
 800acc0:	4a04      	ldr	r2, [pc, #16]	@ (800acd4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800acc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800acc6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800acc8:	7cbb      	ldrb	r3, [r7, #18]
}
 800acca:	4618      	mov	r0, r3
 800accc:	3718      	adds	r7, #24
 800acce:	46bd      	mov	sp, r7
 800acd0:	bd80      	pop	{r7, pc}
 800acd2:	bf00      	nop
 800acd4:	40021000 	.word	0x40021000

0800acd8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b084      	sub	sp, #16
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ace0:	687b      	ldr	r3, [r7, #4]
 800ace2:	2b00      	cmp	r3, #0
 800ace4:	d101      	bne.n	800acea <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800ace6:	2301      	movs	r3, #1
 800ace8:	e09d      	b.n	800ae26 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d108      	bne.n	800ad04 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	685b      	ldr	r3, [r3, #4]
 800acf6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800acfa:	d009      	beq.n	800ad10 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	2200      	movs	r2, #0
 800ad00:	61da      	str	r2, [r3, #28]
 800ad02:	e005      	b.n	800ad10 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	2200      	movs	r2, #0
 800ad08:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	2200      	movs	r2, #0
 800ad0e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2200      	movs	r2, #0
 800ad14:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800ad16:	687b      	ldr	r3, [r7, #4]
 800ad18:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ad1c:	b2db      	uxtb	r3, r3
 800ad1e:	2b00      	cmp	r3, #0
 800ad20:	d106      	bne.n	800ad30 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	2200      	movs	r2, #0
 800ad26:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800ad2a:	6878      	ldr	r0, [r7, #4]
 800ad2c:	f7fc fd70 	bl	8007810 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800ad30:	687b      	ldr	r3, [r7, #4]
 800ad32:	2202      	movs	r2, #2
 800ad34:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	681b      	ldr	r3, [r3, #0]
 800ad3c:	681a      	ldr	r2, [r3, #0]
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ad46:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	68db      	ldr	r3, [r3, #12]
 800ad4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ad50:	d902      	bls.n	800ad58 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800ad52:	2300      	movs	r3, #0
 800ad54:	60fb      	str	r3, [r7, #12]
 800ad56:	e002      	b.n	800ad5e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800ad58:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800ad5c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	68db      	ldr	r3, [r3, #12]
 800ad62:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800ad66:	d007      	beq.n	800ad78 <HAL_SPI_Init+0xa0>
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	68db      	ldr	r3, [r3, #12]
 800ad6c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800ad70:	d002      	beq.n	800ad78 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	2200      	movs	r2, #0
 800ad76:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	685b      	ldr	r3, [r3, #4]
 800ad7c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	689b      	ldr	r3, [r3, #8]
 800ad84:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800ad88:	431a      	orrs	r2, r3
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	691b      	ldr	r3, [r3, #16]
 800ad8e:	f003 0302 	and.w	r3, r3, #2
 800ad92:	431a      	orrs	r2, r3
 800ad94:	687b      	ldr	r3, [r7, #4]
 800ad96:	695b      	ldr	r3, [r3, #20]
 800ad98:	f003 0301 	and.w	r3, r3, #1
 800ad9c:	431a      	orrs	r2, r3
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	699b      	ldr	r3, [r3, #24]
 800ada2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ada6:	431a      	orrs	r2, r3
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	69db      	ldr	r3, [r3, #28]
 800adac:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800adb0:	431a      	orrs	r2, r3
 800adb2:	687b      	ldr	r3, [r7, #4]
 800adb4:	6a1b      	ldr	r3, [r3, #32]
 800adb6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800adba:	ea42 0103 	orr.w	r1, r2, r3
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adc2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800adc6:	687b      	ldr	r3, [r7, #4]
 800adc8:	681b      	ldr	r3, [r3, #0]
 800adca:	430a      	orrs	r2, r1
 800adcc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	699b      	ldr	r3, [r3, #24]
 800add2:	0c1b      	lsrs	r3, r3, #16
 800add4:	f003 0204 	and.w	r2, r3, #4
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800addc:	f003 0310 	and.w	r3, r3, #16
 800ade0:	431a      	orrs	r2, r3
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ade6:	f003 0308 	and.w	r3, r3, #8
 800adea:	431a      	orrs	r2, r3
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	68db      	ldr	r3, [r3, #12]
 800adf0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800adf4:	ea42 0103 	orr.w	r1, r2, r3
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800adfe:	687b      	ldr	r3, [r7, #4]
 800ae00:	681b      	ldr	r3, [r3, #0]
 800ae02:	430a      	orrs	r2, r1
 800ae04:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	681b      	ldr	r3, [r3, #0]
 800ae0a:	69da      	ldr	r2, [r3, #28]
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800ae14:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	2200      	movs	r2, #0
 800ae1a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	2201      	movs	r2, #1
 800ae20:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800ae24:	2300      	movs	r3, #0
}
 800ae26:	4618      	mov	r0, r3
 800ae28:	3710      	adds	r7, #16
 800ae2a:	46bd      	mov	sp, r7
 800ae2c:	bd80      	pop	{r7, pc}

0800ae2e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae2e:	b580      	push	{r7, lr}
 800ae30:	b088      	sub	sp, #32
 800ae32:	af00      	add	r7, sp, #0
 800ae34:	60f8      	str	r0, [r7, #12]
 800ae36:	60b9      	str	r1, [r7, #8]
 800ae38:	603b      	str	r3, [r7, #0]
 800ae3a:	4613      	mov	r3, r2
 800ae3c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ae3e:	f7fc ffd5 	bl	8007dec <HAL_GetTick>
 800ae42:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800ae44:	88fb      	ldrh	r3, [r7, #6]
 800ae46:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800ae48:	68fb      	ldr	r3, [r7, #12]
 800ae4a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800ae4e:	b2db      	uxtb	r3, r3
 800ae50:	2b01      	cmp	r3, #1
 800ae52:	d001      	beq.n	800ae58 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800ae54:	2302      	movs	r3, #2
 800ae56:	e15c      	b.n	800b112 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800ae58:	68bb      	ldr	r3, [r7, #8]
 800ae5a:	2b00      	cmp	r3, #0
 800ae5c:	d002      	beq.n	800ae64 <HAL_SPI_Transmit+0x36>
 800ae5e:	88fb      	ldrh	r3, [r7, #6]
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d101      	bne.n	800ae68 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800ae64:	2301      	movs	r3, #1
 800ae66:	e154      	b.n	800b112 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800ae6e:	2b01      	cmp	r3, #1
 800ae70:	d101      	bne.n	800ae76 <HAL_SPI_Transmit+0x48>
 800ae72:	2302      	movs	r3, #2
 800ae74:	e14d      	b.n	800b112 <HAL_SPI_Transmit+0x2e4>
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	2201      	movs	r2, #1
 800ae7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	2203      	movs	r2, #3
 800ae82:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	2200      	movs	r2, #0
 800ae8a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	68ba      	ldr	r2, [r7, #8]
 800ae90:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800ae92:	68fb      	ldr	r3, [r7, #12]
 800ae94:	88fa      	ldrh	r2, [r7, #6]
 800ae96:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	88fa      	ldrh	r2, [r7, #6]
 800ae9c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800ae9e:	68fb      	ldr	r3, [r7, #12]
 800aea0:	2200      	movs	r2, #0
 800aea2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	2200      	movs	r2, #0
 800aea8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	2200      	movs	r2, #0
 800aeb0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	2200      	movs	r2, #0
 800aebe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	689b      	ldr	r3, [r3, #8]
 800aec4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800aec8:	d10f      	bne.n	800aeea <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	681a      	ldr	r2, [r3, #0]
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	681b      	ldr	r3, [r3, #0]
 800aed4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800aed8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	681b      	ldr	r3, [r3, #0]
 800aede:	681a      	ldr	r2, [r3, #0]
 800aee0:	68fb      	ldr	r3, [r7, #12]
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800aee8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	681b      	ldr	r3, [r3, #0]
 800aef0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aef4:	2b40      	cmp	r3, #64	@ 0x40
 800aef6:	d007      	beq.n	800af08 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	681b      	ldr	r3, [r3, #0]
 800aefc:	681a      	ldr	r2, [r3, #0]
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	681b      	ldr	r3, [r3, #0]
 800af02:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800af06:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800af08:	68fb      	ldr	r3, [r7, #12]
 800af0a:	68db      	ldr	r3, [r3, #12]
 800af0c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800af10:	d952      	bls.n	800afb8 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800af12:	68fb      	ldr	r3, [r7, #12]
 800af14:	685b      	ldr	r3, [r3, #4]
 800af16:	2b00      	cmp	r3, #0
 800af18:	d002      	beq.n	800af20 <HAL_SPI_Transmit+0xf2>
 800af1a:	8b7b      	ldrh	r3, [r7, #26]
 800af1c:	2b01      	cmp	r3, #1
 800af1e:	d145      	bne.n	800afac <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800af20:	68fb      	ldr	r3, [r7, #12]
 800af22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af24:	881a      	ldrh	r2, [r3, #0]
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af30:	1c9a      	adds	r2, r3, #2
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af3a:	b29b      	uxth	r3, r3
 800af3c:	3b01      	subs	r3, #1
 800af3e:	b29a      	uxth	r2, r3
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800af44:	e032      	b.n	800afac <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	689b      	ldr	r3, [r3, #8]
 800af4c:	f003 0302 	and.w	r3, r3, #2
 800af50:	2b02      	cmp	r3, #2
 800af52:	d112      	bne.n	800af7a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800af54:	68fb      	ldr	r3, [r7, #12]
 800af56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af58:	881a      	ldrh	r2, [r3, #0]
 800af5a:	68fb      	ldr	r3, [r7, #12]
 800af5c:	681b      	ldr	r3, [r3, #0]
 800af5e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800af64:	1c9a      	adds	r2, r3, #2
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800af6e:	b29b      	uxth	r3, r3
 800af70:	3b01      	subs	r3, #1
 800af72:	b29a      	uxth	r2, r3
 800af74:	68fb      	ldr	r3, [r7, #12]
 800af76:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800af78:	e018      	b.n	800afac <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800af7a:	f7fc ff37 	bl	8007dec <HAL_GetTick>
 800af7e:	4602      	mov	r2, r0
 800af80:	69fb      	ldr	r3, [r7, #28]
 800af82:	1ad3      	subs	r3, r2, r3
 800af84:	683a      	ldr	r2, [r7, #0]
 800af86:	429a      	cmp	r2, r3
 800af88:	d803      	bhi.n	800af92 <HAL_SPI_Transmit+0x164>
 800af8a:	683b      	ldr	r3, [r7, #0]
 800af8c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800af90:	d102      	bne.n	800af98 <HAL_SPI_Transmit+0x16a>
 800af92:	683b      	ldr	r3, [r7, #0]
 800af94:	2b00      	cmp	r3, #0
 800af96:	d109      	bne.n	800afac <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	2201      	movs	r2, #1
 800af9c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800afa0:	68fb      	ldr	r3, [r7, #12]
 800afa2:	2200      	movs	r2, #0
 800afa4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800afa8:	2303      	movs	r3, #3
 800afaa:	e0b2      	b.n	800b112 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afb0:	b29b      	uxth	r3, r3
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d1c7      	bne.n	800af46 <HAL_SPI_Transmit+0x118>
 800afb6:	e083      	b.n	800b0c0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800afb8:	68fb      	ldr	r3, [r7, #12]
 800afba:	685b      	ldr	r3, [r3, #4]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d002      	beq.n	800afc6 <HAL_SPI_Transmit+0x198>
 800afc0:	8b7b      	ldrh	r3, [r7, #26]
 800afc2:	2b01      	cmp	r3, #1
 800afc4:	d177      	bne.n	800b0b6 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800afc6:	68fb      	ldr	r3, [r7, #12]
 800afc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afca:	b29b      	uxth	r3, r3
 800afcc:	2b01      	cmp	r3, #1
 800afce:	d912      	bls.n	800aff6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800afd0:	68fb      	ldr	r3, [r7, #12]
 800afd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afd4:	881a      	ldrh	r2, [r3, #0]
 800afd6:	68fb      	ldr	r3, [r7, #12]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800afdc:	68fb      	ldr	r3, [r7, #12]
 800afde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afe0:	1c9a      	adds	r2, r3, #2
 800afe2:	68fb      	ldr	r3, [r7, #12]
 800afe4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800afe6:	68fb      	ldr	r3, [r7, #12]
 800afe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800afea:	b29b      	uxth	r3, r3
 800afec:	3b02      	subs	r3, #2
 800afee:	b29a      	uxth	r2, r3
 800aff0:	68fb      	ldr	r3, [r7, #12]
 800aff2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800aff4:	e05f      	b.n	800b0b6 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800affa:	68fb      	ldr	r3, [r7, #12]
 800affc:	681b      	ldr	r3, [r3, #0]
 800affe:	330c      	adds	r3, #12
 800b000:	7812      	ldrb	r2, [r2, #0]
 800b002:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b008:	1c5a      	adds	r2, r3, #1
 800b00a:	68fb      	ldr	r3, [r7, #12]
 800b00c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b012:	b29b      	uxth	r3, r3
 800b014:	3b01      	subs	r3, #1
 800b016:	b29a      	uxth	r2, r3
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800b01c:	e04b      	b.n	800b0b6 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	689b      	ldr	r3, [r3, #8]
 800b024:	f003 0302 	and.w	r3, r3, #2
 800b028:	2b02      	cmp	r3, #2
 800b02a:	d12b      	bne.n	800b084 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800b02c:	68fb      	ldr	r3, [r7, #12]
 800b02e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b030:	b29b      	uxth	r3, r3
 800b032:	2b01      	cmp	r3, #1
 800b034:	d912      	bls.n	800b05c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b03a:	881a      	ldrh	r2, [r3, #0]
 800b03c:	68fb      	ldr	r3, [r7, #12]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b046:	1c9a      	adds	r2, r3, #2
 800b048:	68fb      	ldr	r3, [r7, #12]
 800b04a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800b04c:	68fb      	ldr	r3, [r7, #12]
 800b04e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b050:	b29b      	uxth	r3, r3
 800b052:	3b02      	subs	r3, #2
 800b054:	b29a      	uxth	r2, r3
 800b056:	68fb      	ldr	r3, [r7, #12]
 800b058:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b05a:	e02c      	b.n	800b0b6 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800b05c:	68fb      	ldr	r3, [r7, #12]
 800b05e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	681b      	ldr	r3, [r3, #0]
 800b064:	330c      	adds	r3, #12
 800b066:	7812      	ldrb	r2, [r2, #0]
 800b068:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b06e:	1c5a      	adds	r2, r3, #1
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b078:	b29b      	uxth	r3, r3
 800b07a:	3b01      	subs	r3, #1
 800b07c:	b29a      	uxth	r2, r3
 800b07e:	68fb      	ldr	r3, [r7, #12]
 800b080:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b082:	e018      	b.n	800b0b6 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b084:	f7fc feb2 	bl	8007dec <HAL_GetTick>
 800b088:	4602      	mov	r2, r0
 800b08a:	69fb      	ldr	r3, [r7, #28]
 800b08c:	1ad3      	subs	r3, r2, r3
 800b08e:	683a      	ldr	r2, [r7, #0]
 800b090:	429a      	cmp	r2, r3
 800b092:	d803      	bhi.n	800b09c <HAL_SPI_Transmit+0x26e>
 800b094:	683b      	ldr	r3, [r7, #0]
 800b096:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b09a:	d102      	bne.n	800b0a2 <HAL_SPI_Transmit+0x274>
 800b09c:	683b      	ldr	r3, [r7, #0]
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d109      	bne.n	800b0b6 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b0a2:	68fb      	ldr	r3, [r7, #12]
 800b0a4:	2201      	movs	r2, #1
 800b0a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800b0aa:	68fb      	ldr	r3, [r7, #12]
 800b0ac:	2200      	movs	r2, #0
 800b0ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800b0b2:	2303      	movs	r3, #3
 800b0b4:	e02d      	b.n	800b112 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800b0b6:	68fb      	ldr	r3, [r7, #12]
 800b0b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b0ba:	b29b      	uxth	r3, r3
 800b0bc:	2b00      	cmp	r3, #0
 800b0be:	d1ae      	bne.n	800b01e <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b0c0:	69fa      	ldr	r2, [r7, #28]
 800b0c2:	6839      	ldr	r1, [r7, #0]
 800b0c4:	68f8      	ldr	r0, [r7, #12]
 800b0c6:	f000 fcf5 	bl	800bab4 <SPI_EndRxTxTransaction>
 800b0ca:	4603      	mov	r3, r0
 800b0cc:	2b00      	cmp	r3, #0
 800b0ce:	d002      	beq.n	800b0d6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	2220      	movs	r2, #32
 800b0d4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b0d6:	68fb      	ldr	r3, [r7, #12]
 800b0d8:	689b      	ldr	r3, [r3, #8]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	d10a      	bne.n	800b0f4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b0de:	2300      	movs	r3, #0
 800b0e0:	617b      	str	r3, [r7, #20]
 800b0e2:	68fb      	ldr	r3, [r7, #12]
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	68db      	ldr	r3, [r3, #12]
 800b0e8:	617b      	str	r3, [r7, #20]
 800b0ea:	68fb      	ldr	r3, [r7, #12]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	689b      	ldr	r3, [r3, #8]
 800b0f0:	617b      	str	r3, [r7, #20]
 800b0f2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800b0f4:	68fb      	ldr	r3, [r7, #12]
 800b0f6:	2201      	movs	r2, #1
 800b0f8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b0fc:	68fb      	ldr	r3, [r7, #12]
 800b0fe:	2200      	movs	r2, #0
 800b100:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b104:	68fb      	ldr	r3, [r7, #12]
 800b106:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b108:	2b00      	cmp	r3, #0
 800b10a:	d001      	beq.n	800b110 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800b10c:	2301      	movs	r3, #1
 800b10e:	e000      	b.n	800b112 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800b110:	2300      	movs	r3, #0
  }
}
 800b112:	4618      	mov	r0, r3
 800b114:	3720      	adds	r7, #32
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}

0800b11a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b11a:	b580      	push	{r7, lr}
 800b11c:	b088      	sub	sp, #32
 800b11e:	af02      	add	r7, sp, #8
 800b120:	60f8      	str	r0, [r7, #12]
 800b122:	60b9      	str	r1, [r7, #8]
 800b124:	603b      	str	r3, [r7, #0]
 800b126:	4613      	mov	r3, r2
 800b128:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b130:	b2db      	uxtb	r3, r3
 800b132:	2b01      	cmp	r3, #1
 800b134:	d001      	beq.n	800b13a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800b136:	2302      	movs	r3, #2
 800b138:	e123      	b.n	800b382 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800b13a:	68bb      	ldr	r3, [r7, #8]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d002      	beq.n	800b146 <HAL_SPI_Receive+0x2c>
 800b140:	88fb      	ldrh	r3, [r7, #6]
 800b142:	2b00      	cmp	r3, #0
 800b144:	d101      	bne.n	800b14a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800b146:	2301      	movs	r3, #1
 800b148:	e11b      	b.n	800b382 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b14a:	68fb      	ldr	r3, [r7, #12]
 800b14c:	685b      	ldr	r3, [r3, #4]
 800b14e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b152:	d112      	bne.n	800b17a <HAL_SPI_Receive+0x60>
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	689b      	ldr	r3, [r3, #8]
 800b158:	2b00      	cmp	r3, #0
 800b15a:	d10e      	bne.n	800b17a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b15c:	68fb      	ldr	r3, [r7, #12]
 800b15e:	2204      	movs	r2, #4
 800b160:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b164:	88fa      	ldrh	r2, [r7, #6]
 800b166:	683b      	ldr	r3, [r7, #0]
 800b168:	9300      	str	r3, [sp, #0]
 800b16a:	4613      	mov	r3, r2
 800b16c:	68ba      	ldr	r2, [r7, #8]
 800b16e:	68b9      	ldr	r1, [r7, #8]
 800b170:	68f8      	ldr	r0, [r7, #12]
 800b172:	f000 f90a 	bl	800b38a <HAL_SPI_TransmitReceive>
 800b176:	4603      	mov	r3, r0
 800b178:	e103      	b.n	800b382 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b17a:	f7fc fe37 	bl	8007dec <HAL_GetTick>
 800b17e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b180:	68fb      	ldr	r3, [r7, #12]
 800b182:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b186:	2b01      	cmp	r3, #1
 800b188:	d101      	bne.n	800b18e <HAL_SPI_Receive+0x74>
 800b18a:	2302      	movs	r3, #2
 800b18c:	e0f9      	b.n	800b382 <HAL_SPI_Receive+0x268>
 800b18e:	68fb      	ldr	r3, [r7, #12]
 800b190:	2201      	movs	r2, #1
 800b192:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	2204      	movs	r2, #4
 800b19a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b19e:	68fb      	ldr	r3, [r7, #12]
 800b1a0:	2200      	movs	r2, #0
 800b1a2:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	68ba      	ldr	r2, [r7, #8]
 800b1a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	88fa      	ldrh	r2, [r7, #6]
 800b1ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800b1b2:	68fb      	ldr	r3, [r7, #12]
 800b1b4:	88fa      	ldrh	r2, [r7, #6]
 800b1b6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	2200      	movs	r2, #0
 800b1be:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800b1c0:	68fb      	ldr	r3, [r7, #12]
 800b1c2:	2200      	movs	r2, #0
 800b1c4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	2200      	movs	r2, #0
 800b1ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800b1cc:	68fb      	ldr	r3, [r7, #12]
 800b1ce:	2200      	movs	r2, #0
 800b1d0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b1d2:	68fb      	ldr	r3, [r7, #12]
 800b1d4:	2200      	movs	r2, #0
 800b1d6:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	68db      	ldr	r3, [r3, #12]
 800b1dc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b1e0:	d908      	bls.n	800b1f4 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b1e2:	68fb      	ldr	r3, [r7, #12]
 800b1e4:	681b      	ldr	r3, [r3, #0]
 800b1e6:	685a      	ldr	r2, [r3, #4]
 800b1e8:	68fb      	ldr	r3, [r7, #12]
 800b1ea:	681b      	ldr	r3, [r3, #0]
 800b1ec:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b1f0:	605a      	str	r2, [r3, #4]
 800b1f2:	e007      	b.n	800b204 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b1f4:	68fb      	ldr	r3, [r7, #12]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	685a      	ldr	r2, [r3, #4]
 800b1fa:	68fb      	ldr	r3, [r7, #12]
 800b1fc:	681b      	ldr	r3, [r3, #0]
 800b1fe:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b202:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b204:	68fb      	ldr	r3, [r7, #12]
 800b206:	689b      	ldr	r3, [r3, #8]
 800b208:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b20c:	d10f      	bne.n	800b22e <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b20e:	68fb      	ldr	r3, [r7, #12]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	681a      	ldr	r2, [r3, #0]
 800b214:	68fb      	ldr	r3, [r7, #12]
 800b216:	681b      	ldr	r3, [r3, #0]
 800b218:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b21c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	681b      	ldr	r3, [r3, #0]
 800b222:	681a      	ldr	r2, [r3, #0]
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	681b      	ldr	r3, [r3, #0]
 800b228:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800b22c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	681b      	ldr	r3, [r3, #0]
 800b234:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b238:	2b40      	cmp	r3, #64	@ 0x40
 800b23a:	d007      	beq.n	800b24c <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	681a      	ldr	r2, [r3, #0]
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	681b      	ldr	r3, [r3, #0]
 800b246:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b24a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	68db      	ldr	r3, [r3, #12]
 800b250:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b254:	d875      	bhi.n	800b342 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b256:	e037      	b.n	800b2c8 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b258:	68fb      	ldr	r3, [r7, #12]
 800b25a:	681b      	ldr	r3, [r3, #0]
 800b25c:	689b      	ldr	r3, [r3, #8]
 800b25e:	f003 0301 	and.w	r3, r3, #1
 800b262:	2b01      	cmp	r3, #1
 800b264:	d117      	bne.n	800b296 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b266:	68fb      	ldr	r3, [r7, #12]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f103 020c 	add.w	r2, r3, #12
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b272:	7812      	ldrb	r2, [r2, #0]
 800b274:	b2d2      	uxtb	r2, r2
 800b276:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b27c:	1c5a      	adds	r2, r3, #1
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b282:	68fb      	ldr	r3, [r7, #12]
 800b284:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b288:	b29b      	uxth	r3, r3
 800b28a:	3b01      	subs	r3, #1
 800b28c:	b29a      	uxth	r2, r3
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800b294:	e018      	b.n	800b2c8 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b296:	f7fc fda9 	bl	8007dec <HAL_GetTick>
 800b29a:	4602      	mov	r2, r0
 800b29c:	697b      	ldr	r3, [r7, #20]
 800b29e:	1ad3      	subs	r3, r2, r3
 800b2a0:	683a      	ldr	r2, [r7, #0]
 800b2a2:	429a      	cmp	r2, r3
 800b2a4:	d803      	bhi.n	800b2ae <HAL_SPI_Receive+0x194>
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b2ac:	d102      	bne.n	800b2b4 <HAL_SPI_Receive+0x19a>
 800b2ae:	683b      	ldr	r3, [r7, #0]
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d109      	bne.n	800b2c8 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b2b4:	68fb      	ldr	r3, [r7, #12]
 800b2b6:	2201      	movs	r2, #1
 800b2b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	2200      	movs	r2, #0
 800b2c0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800b2c4:	2303      	movs	r3, #3
 800b2c6:	e05c      	b.n	800b382 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800b2c8:	68fb      	ldr	r3, [r7, #12]
 800b2ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b2ce:	b29b      	uxth	r3, r3
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	d1c1      	bne.n	800b258 <HAL_SPI_Receive+0x13e>
 800b2d4:	e03b      	b.n	800b34e <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	689b      	ldr	r3, [r3, #8]
 800b2dc:	f003 0301 	and.w	r3, r3, #1
 800b2e0:	2b01      	cmp	r3, #1
 800b2e2:	d115      	bne.n	800b310 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	68da      	ldr	r2, [r3, #12]
 800b2ea:	68fb      	ldr	r3, [r7, #12]
 800b2ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2ee:	b292      	uxth	r2, r2
 800b2f0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b2f6:	1c9a      	adds	r2, r3, #2
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b302:	b29b      	uxth	r3, r3
 800b304:	3b01      	subs	r3, #1
 800b306:	b29a      	uxth	r2, r3
 800b308:	68fb      	ldr	r3, [r7, #12]
 800b30a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800b30e:	e018      	b.n	800b342 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b310:	f7fc fd6c 	bl	8007dec <HAL_GetTick>
 800b314:	4602      	mov	r2, r0
 800b316:	697b      	ldr	r3, [r7, #20]
 800b318:	1ad3      	subs	r3, r2, r3
 800b31a:	683a      	ldr	r2, [r7, #0]
 800b31c:	429a      	cmp	r2, r3
 800b31e:	d803      	bhi.n	800b328 <HAL_SPI_Receive+0x20e>
 800b320:	683b      	ldr	r3, [r7, #0]
 800b322:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b326:	d102      	bne.n	800b32e <HAL_SPI_Receive+0x214>
 800b328:	683b      	ldr	r3, [r7, #0]
 800b32a:	2b00      	cmp	r3, #0
 800b32c:	d109      	bne.n	800b342 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800b32e:	68fb      	ldr	r3, [r7, #12]
 800b330:	2201      	movs	r2, #1
 800b332:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	2200      	movs	r2, #0
 800b33a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800b33e:	2303      	movs	r3, #3
 800b340:	e01f      	b.n	800b382 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b348:	b29b      	uxth	r3, r3
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d1c3      	bne.n	800b2d6 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b34e:	697a      	ldr	r2, [r7, #20]
 800b350:	6839      	ldr	r1, [r7, #0]
 800b352:	68f8      	ldr	r0, [r7, #12]
 800b354:	f000 fb56 	bl	800ba04 <SPI_EndRxTransaction>
 800b358:	4603      	mov	r3, r0
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d002      	beq.n	800b364 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	2220      	movs	r2, #32
 800b362:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	2201      	movs	r2, #1
 800b368:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	2200      	movs	r2, #0
 800b370:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b374:	68fb      	ldr	r3, [r7, #12]
 800b376:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b378:	2b00      	cmp	r3, #0
 800b37a:	d001      	beq.n	800b380 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800b37c:	2301      	movs	r3, #1
 800b37e:	e000      	b.n	800b382 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800b380:	2300      	movs	r3, #0
  }
}
 800b382:	4618      	mov	r0, r3
 800b384:	3718      	adds	r7, #24
 800b386:	46bd      	mov	sp, r7
 800b388:	bd80      	pop	{r7, pc}

0800b38a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800b38a:	b580      	push	{r7, lr}
 800b38c:	b08a      	sub	sp, #40	@ 0x28
 800b38e:	af00      	add	r7, sp, #0
 800b390:	60f8      	str	r0, [r7, #12]
 800b392:	60b9      	str	r1, [r7, #8]
 800b394:	607a      	str	r2, [r7, #4]
 800b396:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b398:	2301      	movs	r3, #1
 800b39a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b39c:	f7fc fd26 	bl	8007dec <HAL_GetTick>
 800b3a0:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b3a8:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	685b      	ldr	r3, [r3, #4]
 800b3ae:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800b3b0:	887b      	ldrh	r3, [r7, #2]
 800b3b2:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800b3b4:	887b      	ldrh	r3, [r7, #2]
 800b3b6:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b3b8:	7ffb      	ldrb	r3, [r7, #31]
 800b3ba:	2b01      	cmp	r3, #1
 800b3bc:	d00c      	beq.n	800b3d8 <HAL_SPI_TransmitReceive+0x4e>
 800b3be:	69bb      	ldr	r3, [r7, #24]
 800b3c0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b3c4:	d106      	bne.n	800b3d4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	689b      	ldr	r3, [r3, #8]
 800b3ca:	2b00      	cmp	r3, #0
 800b3cc:	d102      	bne.n	800b3d4 <HAL_SPI_TransmitReceive+0x4a>
 800b3ce:	7ffb      	ldrb	r3, [r7, #31]
 800b3d0:	2b04      	cmp	r3, #4
 800b3d2:	d001      	beq.n	800b3d8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800b3d4:	2302      	movs	r3, #2
 800b3d6:	e1f3      	b.n	800b7c0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b3d8:	68bb      	ldr	r3, [r7, #8]
 800b3da:	2b00      	cmp	r3, #0
 800b3dc:	d005      	beq.n	800b3ea <HAL_SPI_TransmitReceive+0x60>
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	2b00      	cmp	r3, #0
 800b3e2:	d002      	beq.n	800b3ea <HAL_SPI_TransmitReceive+0x60>
 800b3e4:	887b      	ldrh	r3, [r7, #2]
 800b3e6:	2b00      	cmp	r3, #0
 800b3e8:	d101      	bne.n	800b3ee <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800b3ea:	2301      	movs	r3, #1
 800b3ec:	e1e8      	b.n	800b7c0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800b3f4:	2b01      	cmp	r3, #1
 800b3f6:	d101      	bne.n	800b3fc <HAL_SPI_TransmitReceive+0x72>
 800b3f8:	2302      	movs	r3, #2
 800b3fa:	e1e1      	b.n	800b7c0 <HAL_SPI_TransmitReceive+0x436>
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	2201      	movs	r2, #1
 800b400:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b404:	68fb      	ldr	r3, [r7, #12]
 800b406:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800b40a:	b2db      	uxtb	r3, r3
 800b40c:	2b04      	cmp	r3, #4
 800b40e:	d003      	beq.n	800b418 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b410:	68fb      	ldr	r3, [r7, #12]
 800b412:	2205      	movs	r2, #5
 800b414:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b418:	68fb      	ldr	r3, [r7, #12]
 800b41a:	2200      	movs	r2, #0
 800b41c:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	687a      	ldr	r2, [r7, #4]
 800b422:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800b424:	68fb      	ldr	r3, [r7, #12]
 800b426:	887a      	ldrh	r2, [r7, #2]
 800b428:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800b42c:	68fb      	ldr	r3, [r7, #12]
 800b42e:	887a      	ldrh	r2, [r7, #2]
 800b430:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	68ba      	ldr	r2, [r7, #8]
 800b438:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	887a      	ldrh	r2, [r7, #2]
 800b43e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	887a      	ldrh	r2, [r7, #2]
 800b444:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	2200      	movs	r2, #0
 800b44a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	2200      	movs	r2, #0
 800b450:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800b452:	68fb      	ldr	r3, [r7, #12]
 800b454:	68db      	ldr	r3, [r3, #12]
 800b456:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b45a:	d802      	bhi.n	800b462 <HAL_SPI_TransmitReceive+0xd8>
 800b45c:	8abb      	ldrh	r3, [r7, #20]
 800b45e:	2b01      	cmp	r3, #1
 800b460:	d908      	bls.n	800b474 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b462:	68fb      	ldr	r3, [r7, #12]
 800b464:	681b      	ldr	r3, [r3, #0]
 800b466:	685a      	ldr	r2, [r3, #4]
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800b470:	605a      	str	r2, [r3, #4]
 800b472:	e007      	b.n	800b484 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	685a      	ldr	r2, [r3, #4]
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b482:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	681b      	ldr	r3, [r3, #0]
 800b488:	681b      	ldr	r3, [r3, #0]
 800b48a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b48e:	2b40      	cmp	r3, #64	@ 0x40
 800b490:	d007      	beq.n	800b4a2 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	681a      	ldr	r2, [r3, #0]
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b4a0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	68db      	ldr	r3, [r3, #12]
 800b4a6:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800b4aa:	f240 8083 	bls.w	800b5b4 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	685b      	ldr	r3, [r3, #4]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d002      	beq.n	800b4bc <HAL_SPI_TransmitReceive+0x132>
 800b4b6:	8afb      	ldrh	r3, [r7, #22]
 800b4b8:	2b01      	cmp	r3, #1
 800b4ba:	d16f      	bne.n	800b59c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b4bc:	68fb      	ldr	r3, [r7, #12]
 800b4be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4c0:	881a      	ldrh	r2, [r3, #0]
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b4cc:	1c9a      	adds	r2, r3, #2
 800b4ce:	68fb      	ldr	r3, [r7, #12]
 800b4d0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b4d6:	b29b      	uxth	r3, r3
 800b4d8:	3b01      	subs	r3, #1
 800b4da:	b29a      	uxth	r2, r3
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b4e0:	e05c      	b.n	800b59c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	681b      	ldr	r3, [r3, #0]
 800b4e6:	689b      	ldr	r3, [r3, #8]
 800b4e8:	f003 0302 	and.w	r3, r3, #2
 800b4ec:	2b02      	cmp	r3, #2
 800b4ee:	d11b      	bne.n	800b528 <HAL_SPI_TransmitReceive+0x19e>
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b4f4:	b29b      	uxth	r3, r3
 800b4f6:	2b00      	cmp	r3, #0
 800b4f8:	d016      	beq.n	800b528 <HAL_SPI_TransmitReceive+0x19e>
 800b4fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b4fc:	2b01      	cmp	r3, #1
 800b4fe:	d113      	bne.n	800b528 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b504:	881a      	ldrh	r2, [r3, #0]
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	681b      	ldr	r3, [r3, #0]
 800b50a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b50c:	68fb      	ldr	r3, [r7, #12]
 800b50e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b510:	1c9a      	adds	r2, r3, #2
 800b512:	68fb      	ldr	r3, [r7, #12]
 800b514:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b51a:	b29b      	uxth	r3, r3
 800b51c:	3b01      	subs	r3, #1
 800b51e:	b29a      	uxth	r2, r3
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b524:	2300      	movs	r3, #0
 800b526:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	689b      	ldr	r3, [r3, #8]
 800b52e:	f003 0301 	and.w	r3, r3, #1
 800b532:	2b01      	cmp	r3, #1
 800b534:	d11c      	bne.n	800b570 <HAL_SPI_TransmitReceive+0x1e6>
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b53c:	b29b      	uxth	r3, r3
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d016      	beq.n	800b570 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	681b      	ldr	r3, [r3, #0]
 800b546:	68da      	ldr	r2, [r3, #12]
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b54c:	b292      	uxth	r2, r2
 800b54e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b554:	1c9a      	adds	r2, r3, #2
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800b55a:	68fb      	ldr	r3, [r7, #12]
 800b55c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b560:	b29b      	uxth	r3, r3
 800b562:	3b01      	subs	r3, #1
 800b564:	b29a      	uxth	r2, r3
 800b566:	68fb      	ldr	r3, [r7, #12]
 800b568:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b56c:	2301      	movs	r3, #1
 800b56e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b570:	f7fc fc3c 	bl	8007dec <HAL_GetTick>
 800b574:	4602      	mov	r2, r0
 800b576:	6a3b      	ldr	r3, [r7, #32]
 800b578:	1ad3      	subs	r3, r2, r3
 800b57a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b57c:	429a      	cmp	r2, r3
 800b57e:	d80d      	bhi.n	800b59c <HAL_SPI_TransmitReceive+0x212>
 800b580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b582:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b586:	d009      	beq.n	800b59c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	2201      	movs	r2, #1
 800b58c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	2200      	movs	r2, #0
 800b594:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b598:	2303      	movs	r3, #3
 800b59a:	e111      	b.n	800b7c0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b5a0:	b29b      	uxth	r3, r3
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d19d      	bne.n	800b4e2 <HAL_SPI_TransmitReceive+0x158>
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b5ac:	b29b      	uxth	r3, r3
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d197      	bne.n	800b4e2 <HAL_SPI_TransmitReceive+0x158>
 800b5b2:	e0e5      	b.n	800b780 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	685b      	ldr	r3, [r3, #4]
 800b5b8:	2b00      	cmp	r3, #0
 800b5ba:	d003      	beq.n	800b5c4 <HAL_SPI_TransmitReceive+0x23a>
 800b5bc:	8afb      	ldrh	r3, [r7, #22]
 800b5be:	2b01      	cmp	r3, #1
 800b5c0:	f040 80d1 	bne.w	800b766 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b5c8:	b29b      	uxth	r3, r3
 800b5ca:	2b01      	cmp	r3, #1
 800b5cc:	d912      	bls.n	800b5f4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5d2:	881a      	ldrh	r2, [r3, #0]
 800b5d4:	68fb      	ldr	r3, [r7, #12]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b5de:	1c9a      	adds	r2, r3, #2
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b5e8:	b29b      	uxth	r3, r3
 800b5ea:	3b02      	subs	r3, #2
 800b5ec:	b29a      	uxth	r2, r3
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b5f2:	e0b8      	b.n	800b766 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b5f4:	68fb      	ldr	r3, [r7, #12]
 800b5f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b5f8:	68fb      	ldr	r3, [r7, #12]
 800b5fa:	681b      	ldr	r3, [r3, #0]
 800b5fc:	330c      	adds	r3, #12
 800b5fe:	7812      	ldrb	r2, [r2, #0]
 800b600:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b606:	1c5a      	adds	r2, r3, #1
 800b608:	68fb      	ldr	r3, [r7, #12]
 800b60a:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b610:	b29b      	uxth	r3, r3
 800b612:	3b01      	subs	r3, #1
 800b614:	b29a      	uxth	r2, r3
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b61a:	e0a4      	b.n	800b766 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b61c:	68fb      	ldr	r3, [r7, #12]
 800b61e:	681b      	ldr	r3, [r3, #0]
 800b620:	689b      	ldr	r3, [r3, #8]
 800b622:	f003 0302 	and.w	r3, r3, #2
 800b626:	2b02      	cmp	r3, #2
 800b628:	d134      	bne.n	800b694 <HAL_SPI_TransmitReceive+0x30a>
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b62e:	b29b      	uxth	r3, r3
 800b630:	2b00      	cmp	r3, #0
 800b632:	d02f      	beq.n	800b694 <HAL_SPI_TransmitReceive+0x30a>
 800b634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b636:	2b01      	cmp	r3, #1
 800b638:	d12c      	bne.n	800b694 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800b63a:	68fb      	ldr	r3, [r7, #12]
 800b63c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b63e:	b29b      	uxth	r3, r3
 800b640:	2b01      	cmp	r3, #1
 800b642:	d912      	bls.n	800b66a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b648:	881a      	ldrh	r2, [r3, #0]
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	681b      	ldr	r3, [r3, #0]
 800b64e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800b650:	68fb      	ldr	r3, [r7, #12]
 800b652:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b654:	1c9a      	adds	r2, r3, #2
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800b65a:	68fb      	ldr	r3, [r7, #12]
 800b65c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b65e:	b29b      	uxth	r3, r3
 800b660:	3b02      	subs	r3, #2
 800b662:	b29a      	uxth	r2, r3
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800b668:	e012      	b.n	800b690 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800b66a:	68fb      	ldr	r3, [r7, #12]
 800b66c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800b66e:	68fb      	ldr	r3, [r7, #12]
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	330c      	adds	r3, #12
 800b674:	7812      	ldrb	r2, [r2, #0]
 800b676:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800b678:	68fb      	ldr	r3, [r7, #12]
 800b67a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b67c:	1c5a      	adds	r2, r3, #1
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b686:	b29b      	uxth	r3, r3
 800b688:	3b01      	subs	r3, #1
 800b68a:	b29a      	uxth	r2, r3
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b690:	2300      	movs	r3, #0
 800b692:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	689b      	ldr	r3, [r3, #8]
 800b69a:	f003 0301 	and.w	r3, r3, #1
 800b69e:	2b01      	cmp	r3, #1
 800b6a0:	d148      	bne.n	800b734 <HAL_SPI_TransmitReceive+0x3aa>
 800b6a2:	68fb      	ldr	r3, [r7, #12]
 800b6a4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b6a8:	b29b      	uxth	r3, r3
 800b6aa:	2b00      	cmp	r3, #0
 800b6ac:	d042      	beq.n	800b734 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b6b4:	b29b      	uxth	r3, r3
 800b6b6:	2b01      	cmp	r3, #1
 800b6b8:	d923      	bls.n	800b702 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b6ba:	68fb      	ldr	r3, [r7, #12]
 800b6bc:	681b      	ldr	r3, [r3, #0]
 800b6be:	68da      	ldr	r2, [r3, #12]
 800b6c0:	68fb      	ldr	r3, [r7, #12]
 800b6c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6c4:	b292      	uxth	r2, r2
 800b6c6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800b6c8:	68fb      	ldr	r3, [r7, #12]
 800b6ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b6cc:	1c9a      	adds	r2, r3, #2
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b6d8:	b29b      	uxth	r3, r3
 800b6da:	3b02      	subs	r3, #2
 800b6dc:	b29a      	uxth	r2, r3
 800b6de:	68fb      	ldr	r3, [r7, #12]
 800b6e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b6ea:	b29b      	uxth	r3, r3
 800b6ec:	2b01      	cmp	r3, #1
 800b6ee:	d81f      	bhi.n	800b730 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800b6f0:	68fb      	ldr	r3, [r7, #12]
 800b6f2:	681b      	ldr	r3, [r3, #0]
 800b6f4:	685a      	ldr	r2, [r3, #4]
 800b6f6:	68fb      	ldr	r3, [r7, #12]
 800b6f8:	681b      	ldr	r3, [r3, #0]
 800b6fa:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800b6fe:	605a      	str	r2, [r3, #4]
 800b700:	e016      	b.n	800b730 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b702:	68fb      	ldr	r3, [r7, #12]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	f103 020c 	add.w	r2, r3, #12
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b70e:	7812      	ldrb	r2, [r2, #0]
 800b710:	b2d2      	uxtb	r2, r2
 800b712:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b718:	1c5a      	adds	r2, r3, #1
 800b71a:	68fb      	ldr	r3, [r7, #12]
 800b71c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800b71e:	68fb      	ldr	r3, [r7, #12]
 800b720:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b724:	b29b      	uxth	r3, r3
 800b726:	3b01      	subs	r3, #1
 800b728:	b29a      	uxth	r2, r3
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b730:	2301      	movs	r3, #1
 800b732:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b734:	f7fc fb5a 	bl	8007dec <HAL_GetTick>
 800b738:	4602      	mov	r2, r0
 800b73a:	6a3b      	ldr	r3, [r7, #32]
 800b73c:	1ad3      	subs	r3, r2, r3
 800b73e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b740:	429a      	cmp	r2, r3
 800b742:	d803      	bhi.n	800b74c <HAL_SPI_TransmitReceive+0x3c2>
 800b744:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b746:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b74a:	d102      	bne.n	800b752 <HAL_SPI_TransmitReceive+0x3c8>
 800b74c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b74e:	2b00      	cmp	r3, #0
 800b750:	d109      	bne.n	800b766 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	2201      	movs	r2, #1
 800b756:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800b75a:	68fb      	ldr	r3, [r7, #12]
 800b75c:	2200      	movs	r2, #0
 800b75e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800b762:	2303      	movs	r3, #3
 800b764:	e02c      	b.n	800b7c0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800b76a:	b29b      	uxth	r3, r3
 800b76c:	2b00      	cmp	r3, #0
 800b76e:	f47f af55 	bne.w	800b61c <HAL_SPI_TransmitReceive+0x292>
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800b778:	b29b      	uxth	r3, r3
 800b77a:	2b00      	cmp	r3, #0
 800b77c:	f47f af4e 	bne.w	800b61c <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b780:	6a3a      	ldr	r2, [r7, #32]
 800b782:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b784:	68f8      	ldr	r0, [r7, #12]
 800b786:	f000 f995 	bl	800bab4 <SPI_EndRxTxTransaction>
 800b78a:	4603      	mov	r3, r0
 800b78c:	2b00      	cmp	r3, #0
 800b78e:	d008      	beq.n	800b7a2 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	2220      	movs	r2, #32
 800b794:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2200      	movs	r2, #0
 800b79a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800b79e:	2301      	movs	r3, #1
 800b7a0:	e00e      	b.n	800b7c0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800b7a2:	68fb      	ldr	r3, [r7, #12]
 800b7a4:	2201      	movs	r2, #1
 800b7a6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	2200      	movs	r2, #0
 800b7ae:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d001      	beq.n	800b7be <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800b7ba:	2301      	movs	r3, #1
 800b7bc:	e000      	b.n	800b7c0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800b7be:	2300      	movs	r3, #0
  }
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3728      	adds	r7, #40	@ 0x28
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}

0800b7c8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b7c8:	b580      	push	{r7, lr}
 800b7ca:	b088      	sub	sp, #32
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	60f8      	str	r0, [r7, #12]
 800b7d0:	60b9      	str	r1, [r7, #8]
 800b7d2:	603b      	str	r3, [r7, #0]
 800b7d4:	4613      	mov	r3, r2
 800b7d6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b7d8:	f7fc fb08 	bl	8007dec <HAL_GetTick>
 800b7dc:	4602      	mov	r2, r0
 800b7de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b7e0:	1a9b      	subs	r3, r3, r2
 800b7e2:	683a      	ldr	r2, [r7, #0]
 800b7e4:	4413      	add	r3, r2
 800b7e6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b7e8:	f7fc fb00 	bl	8007dec <HAL_GetTick>
 800b7ec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b7ee:	4b39      	ldr	r3, [pc, #228]	@ (800b8d4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b7f0:	681b      	ldr	r3, [r3, #0]
 800b7f2:	015b      	lsls	r3, r3, #5
 800b7f4:	0d1b      	lsrs	r3, r3, #20
 800b7f6:	69fa      	ldr	r2, [r7, #28]
 800b7f8:	fb02 f303 	mul.w	r3, r2, r3
 800b7fc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b7fe:	e054      	b.n	800b8aa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b800:	683b      	ldr	r3, [r7, #0]
 800b802:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b806:	d050      	beq.n	800b8aa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b808:	f7fc faf0 	bl	8007dec <HAL_GetTick>
 800b80c:	4602      	mov	r2, r0
 800b80e:	69bb      	ldr	r3, [r7, #24]
 800b810:	1ad3      	subs	r3, r2, r3
 800b812:	69fa      	ldr	r2, [r7, #28]
 800b814:	429a      	cmp	r2, r3
 800b816:	d902      	bls.n	800b81e <SPI_WaitFlagStateUntilTimeout+0x56>
 800b818:	69fb      	ldr	r3, [r7, #28]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d13d      	bne.n	800b89a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b81e:	68fb      	ldr	r3, [r7, #12]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	685a      	ldr	r2, [r3, #4]
 800b824:	68fb      	ldr	r3, [r7, #12]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b82c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b82e:	68fb      	ldr	r3, [r7, #12]
 800b830:	685b      	ldr	r3, [r3, #4]
 800b832:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b836:	d111      	bne.n	800b85c <SPI_WaitFlagStateUntilTimeout+0x94>
 800b838:	68fb      	ldr	r3, [r7, #12]
 800b83a:	689b      	ldr	r3, [r3, #8]
 800b83c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b840:	d004      	beq.n	800b84c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	689b      	ldr	r3, [r3, #8]
 800b846:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b84a:	d107      	bne.n	800b85c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	681a      	ldr	r2, [r3, #0]
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b85a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b860:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b864:	d10f      	bne.n	800b886 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b866:	68fb      	ldr	r3, [r7, #12]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	681a      	ldr	r2, [r3, #0]
 800b86c:	68fb      	ldr	r3, [r7, #12]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b874:	601a      	str	r2, [r3, #0]
 800b876:	68fb      	ldr	r3, [r7, #12]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	681a      	ldr	r2, [r3, #0]
 800b87c:	68fb      	ldr	r3, [r7, #12]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b884:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b886:	68fb      	ldr	r3, [r7, #12]
 800b888:	2201      	movs	r2, #1
 800b88a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b88e:	68fb      	ldr	r3, [r7, #12]
 800b890:	2200      	movs	r2, #0
 800b892:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b896:	2303      	movs	r3, #3
 800b898:	e017      	b.n	800b8ca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b89a:	697b      	ldr	r3, [r7, #20]
 800b89c:	2b00      	cmp	r3, #0
 800b89e:	d101      	bne.n	800b8a4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b8a4:	697b      	ldr	r3, [r7, #20]
 800b8a6:	3b01      	subs	r3, #1
 800b8a8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	681b      	ldr	r3, [r3, #0]
 800b8ae:	689a      	ldr	r2, [r3, #8]
 800b8b0:	68bb      	ldr	r3, [r7, #8]
 800b8b2:	4013      	ands	r3, r2
 800b8b4:	68ba      	ldr	r2, [r7, #8]
 800b8b6:	429a      	cmp	r2, r3
 800b8b8:	bf0c      	ite	eq
 800b8ba:	2301      	moveq	r3, #1
 800b8bc:	2300      	movne	r3, #0
 800b8be:	b2db      	uxtb	r3, r3
 800b8c0:	461a      	mov	r2, r3
 800b8c2:	79fb      	ldrb	r3, [r7, #7]
 800b8c4:	429a      	cmp	r2, r3
 800b8c6:	d19b      	bne.n	800b800 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b8c8:	2300      	movs	r3, #0
}
 800b8ca:	4618      	mov	r0, r3
 800b8cc:	3720      	adds	r7, #32
 800b8ce:	46bd      	mov	sp, r7
 800b8d0:	bd80      	pop	{r7, pc}
 800b8d2:	bf00      	nop
 800b8d4:	20000024 	.word	0x20000024

0800b8d8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b08a      	sub	sp, #40	@ 0x28
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	60f8      	str	r0, [r7, #12]
 800b8e0:	60b9      	str	r1, [r7, #8]
 800b8e2:	607a      	str	r2, [r7, #4]
 800b8e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b8ea:	f7fc fa7f 	bl	8007dec <HAL_GetTick>
 800b8ee:	4602      	mov	r2, r0
 800b8f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b8f2:	1a9b      	subs	r3, r3, r2
 800b8f4:	683a      	ldr	r2, [r7, #0]
 800b8f6:	4413      	add	r3, r2
 800b8f8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800b8fa:	f7fc fa77 	bl	8007dec <HAL_GetTick>
 800b8fe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	330c      	adds	r3, #12
 800b906:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b908:	4b3d      	ldr	r3, [pc, #244]	@ (800ba00 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b90a:	681a      	ldr	r2, [r3, #0]
 800b90c:	4613      	mov	r3, r2
 800b90e:	009b      	lsls	r3, r3, #2
 800b910:	4413      	add	r3, r2
 800b912:	00da      	lsls	r2, r3, #3
 800b914:	1ad3      	subs	r3, r2, r3
 800b916:	0d1b      	lsrs	r3, r3, #20
 800b918:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b91a:	fb02 f303 	mul.w	r3, r2, r3
 800b91e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b920:	e060      	b.n	800b9e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b922:	68bb      	ldr	r3, [r7, #8]
 800b924:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800b928:	d107      	bne.n	800b93a <SPI_WaitFifoStateUntilTimeout+0x62>
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d104      	bne.n	800b93a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b930:	69fb      	ldr	r3, [r7, #28]
 800b932:	781b      	ldrb	r3, [r3, #0]
 800b934:	b2db      	uxtb	r3, r3
 800b936:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b938:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b93a:	683b      	ldr	r3, [r7, #0]
 800b93c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b940:	d050      	beq.n	800b9e4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b942:	f7fc fa53 	bl	8007dec <HAL_GetTick>
 800b946:	4602      	mov	r2, r0
 800b948:	6a3b      	ldr	r3, [r7, #32]
 800b94a:	1ad3      	subs	r3, r2, r3
 800b94c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b94e:	429a      	cmp	r2, r3
 800b950:	d902      	bls.n	800b958 <SPI_WaitFifoStateUntilTimeout+0x80>
 800b952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b954:	2b00      	cmp	r3, #0
 800b956:	d13d      	bne.n	800b9d4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	685a      	ldr	r2, [r3, #4]
 800b95e:	68fb      	ldr	r3, [r7, #12]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800b966:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b968:	68fb      	ldr	r3, [r7, #12]
 800b96a:	685b      	ldr	r3, [r3, #4]
 800b96c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800b970:	d111      	bne.n	800b996 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	689b      	ldr	r3, [r3, #8]
 800b976:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b97a:	d004      	beq.n	800b986 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b97c:	68fb      	ldr	r3, [r7, #12]
 800b97e:	689b      	ldr	r3, [r3, #8]
 800b980:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b984:	d107      	bne.n	800b996 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b986:	68fb      	ldr	r3, [r7, #12]
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	681a      	ldr	r2, [r3, #0]
 800b98c:	68fb      	ldr	r3, [r7, #12]
 800b98e:	681b      	ldr	r3, [r3, #0]
 800b990:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b994:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b996:	68fb      	ldr	r3, [r7, #12]
 800b998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b99a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800b99e:	d10f      	bne.n	800b9c0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	681b      	ldr	r3, [r3, #0]
 800b9a4:	681a      	ldr	r2, [r3, #0]
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b9ae:	601a      	str	r2, [r3, #0]
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	681b      	ldr	r3, [r3, #0]
 800b9b4:	681a      	ldr	r2, [r3, #0]
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800b9be:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b9c0:	68fb      	ldr	r3, [r7, #12]
 800b9c2:	2201      	movs	r2, #1
 800b9c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	2200      	movs	r2, #0
 800b9cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800b9d0:	2303      	movs	r3, #3
 800b9d2:	e010      	b.n	800b9f6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b9d4:	69bb      	ldr	r3, [r7, #24]
 800b9d6:	2b00      	cmp	r3, #0
 800b9d8:	d101      	bne.n	800b9de <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800b9da:	2300      	movs	r3, #0
 800b9dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800b9de:	69bb      	ldr	r3, [r7, #24]
 800b9e0:	3b01      	subs	r3, #1
 800b9e2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b9e4:	68fb      	ldr	r3, [r7, #12]
 800b9e6:	681b      	ldr	r3, [r3, #0]
 800b9e8:	689a      	ldr	r2, [r3, #8]
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	4013      	ands	r3, r2
 800b9ee:	687a      	ldr	r2, [r7, #4]
 800b9f0:	429a      	cmp	r2, r3
 800b9f2:	d196      	bne.n	800b922 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800b9f4:	2300      	movs	r3, #0
}
 800b9f6:	4618      	mov	r0, r3
 800b9f8:	3728      	adds	r7, #40	@ 0x28
 800b9fa:	46bd      	mov	sp, r7
 800b9fc:	bd80      	pop	{r7, pc}
 800b9fe:	bf00      	nop
 800ba00:	20000024 	.word	0x20000024

0800ba04 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ba04:	b580      	push	{r7, lr}
 800ba06:	b086      	sub	sp, #24
 800ba08:	af02      	add	r7, sp, #8
 800ba0a:	60f8      	str	r0, [r7, #12]
 800ba0c:	60b9      	str	r1, [r7, #8]
 800ba0e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	685b      	ldr	r3, [r3, #4]
 800ba14:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ba18:	d111      	bne.n	800ba3e <SPI_EndRxTransaction+0x3a>
 800ba1a:	68fb      	ldr	r3, [r7, #12]
 800ba1c:	689b      	ldr	r3, [r3, #8]
 800ba1e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ba22:	d004      	beq.n	800ba2e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	689b      	ldr	r3, [r3, #8]
 800ba28:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba2c:	d107      	bne.n	800ba3e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	681b      	ldr	r3, [r3, #0]
 800ba32:	681a      	ldr	r2, [r3, #0]
 800ba34:	68fb      	ldr	r3, [r7, #12]
 800ba36:	681b      	ldr	r3, [r3, #0]
 800ba38:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ba3c:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ba3e:	687b      	ldr	r3, [r7, #4]
 800ba40:	9300      	str	r3, [sp, #0]
 800ba42:	68bb      	ldr	r3, [r7, #8]
 800ba44:	2200      	movs	r2, #0
 800ba46:	2180      	movs	r1, #128	@ 0x80
 800ba48:	68f8      	ldr	r0, [r7, #12]
 800ba4a:	f7ff febd 	bl	800b7c8 <SPI_WaitFlagStateUntilTimeout>
 800ba4e:	4603      	mov	r3, r0
 800ba50:	2b00      	cmp	r3, #0
 800ba52:	d007      	beq.n	800ba64 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ba54:	68fb      	ldr	r3, [r7, #12]
 800ba56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ba58:	f043 0220 	orr.w	r2, r3, #32
 800ba5c:	68fb      	ldr	r3, [r7, #12]
 800ba5e:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ba60:	2303      	movs	r3, #3
 800ba62:	e023      	b.n	800baac <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba64:	68fb      	ldr	r3, [r7, #12]
 800ba66:	685b      	ldr	r3, [r3, #4]
 800ba68:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ba6c:	d11d      	bne.n	800baaa <SPI_EndRxTransaction+0xa6>
 800ba6e:	68fb      	ldr	r3, [r7, #12]
 800ba70:	689b      	ldr	r3, [r3, #8]
 800ba72:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ba76:	d004      	beq.n	800ba82 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ba78:	68fb      	ldr	r3, [r7, #12]
 800ba7a:	689b      	ldr	r3, [r3, #8]
 800ba7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ba80:	d113      	bne.n	800baaa <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ba82:	687b      	ldr	r3, [r7, #4]
 800ba84:	9300      	str	r3, [sp, #0]
 800ba86:	68bb      	ldr	r3, [r7, #8]
 800ba88:	2200      	movs	r2, #0
 800ba8a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ba8e:	68f8      	ldr	r0, [r7, #12]
 800ba90:	f7ff ff22 	bl	800b8d8 <SPI_WaitFifoStateUntilTimeout>
 800ba94:	4603      	mov	r3, r0
 800ba96:	2b00      	cmp	r3, #0
 800ba98:	d007      	beq.n	800baaa <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ba9a:	68fb      	ldr	r3, [r7, #12]
 800ba9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ba9e:	f043 0220 	orr.w	r2, r3, #32
 800baa2:	68fb      	ldr	r3, [r7, #12]
 800baa4:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800baa6:	2303      	movs	r3, #3
 800baa8:	e000      	b.n	800baac <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800baaa:	2300      	movs	r3, #0
}
 800baac:	4618      	mov	r0, r3
 800baae:	3710      	adds	r7, #16
 800bab0:	46bd      	mov	sp, r7
 800bab2:	bd80      	pop	{r7, pc}

0800bab4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bab4:	b580      	push	{r7, lr}
 800bab6:	b086      	sub	sp, #24
 800bab8:	af02      	add	r7, sp, #8
 800baba:	60f8      	str	r0, [r7, #12]
 800babc:	60b9      	str	r1, [r7, #8]
 800babe:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	9300      	str	r3, [sp, #0]
 800bac4:	68bb      	ldr	r3, [r7, #8]
 800bac6:	2200      	movs	r2, #0
 800bac8:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800bacc:	68f8      	ldr	r0, [r7, #12]
 800bace:	f7ff ff03 	bl	800b8d8 <SPI_WaitFifoStateUntilTimeout>
 800bad2:	4603      	mov	r3, r0
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d007      	beq.n	800bae8 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800badc:	f043 0220 	orr.w	r2, r3, #32
 800bae0:	68fb      	ldr	r3, [r7, #12]
 800bae2:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bae4:	2303      	movs	r3, #3
 800bae6:	e027      	b.n	800bb38 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	9300      	str	r3, [sp, #0]
 800baec:	68bb      	ldr	r3, [r7, #8]
 800baee:	2200      	movs	r2, #0
 800baf0:	2180      	movs	r1, #128	@ 0x80
 800baf2:	68f8      	ldr	r0, [r7, #12]
 800baf4:	f7ff fe68 	bl	800b7c8 <SPI_WaitFlagStateUntilTimeout>
 800baf8:	4603      	mov	r3, r0
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d007      	beq.n	800bb0e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb02:	f043 0220 	orr.w	r2, r3, #32
 800bb06:	68fb      	ldr	r3, [r7, #12]
 800bb08:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bb0a:	2303      	movs	r3, #3
 800bb0c:	e014      	b.n	800bb38 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	9300      	str	r3, [sp, #0]
 800bb12:	68bb      	ldr	r3, [r7, #8]
 800bb14:	2200      	movs	r2, #0
 800bb16:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800bb1a:	68f8      	ldr	r0, [r7, #12]
 800bb1c:	f7ff fedc 	bl	800b8d8 <SPI_WaitFifoStateUntilTimeout>
 800bb20:	4603      	mov	r3, r0
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	d007      	beq.n	800bb36 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bb2a:	f043 0220 	orr.w	r2, r3, #32
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800bb32:	2303      	movs	r3, #3
 800bb34:	e000      	b.n	800bb38 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800bb36:	2300      	movs	r3, #0
}
 800bb38:	4618      	mov	r0, r3
 800bb3a:	3710      	adds	r7, #16
 800bb3c:	46bd      	mov	sp, r7
 800bb3e:	bd80      	pop	{r7, pc}

0800bb40 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bb40:	b580      	push	{r7, lr}
 800bb42:	b082      	sub	sp, #8
 800bb44:	af00      	add	r7, sp, #0
 800bb46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d101      	bne.n	800bb52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bb4e:	2301      	movs	r3, #1
 800bb50:	e042      	b.n	800bbd8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d106      	bne.n	800bb6a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	2200      	movs	r2, #0
 800bb60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bb64:	6878      	ldr	r0, [r7, #4]
 800bb66:	f7fc f85b 	bl	8007c20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	2224      	movs	r2, #36	@ 0x24
 800bb6e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	681a      	ldr	r2, [r3, #0]
 800bb78:	687b      	ldr	r3, [r7, #4]
 800bb7a:	681b      	ldr	r3, [r3, #0]
 800bb7c:	f022 0201 	bic.w	r2, r2, #1
 800bb80:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d002      	beq.n	800bb90 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800bb8a:	6878      	ldr	r0, [r7, #4]
 800bb8c:	f000 fc7a 	bl	800c484 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bb90:	6878      	ldr	r0, [r7, #4]
 800bb92:	f000 f97b 	bl	800be8c <UART_SetConfig>
 800bb96:	4603      	mov	r3, r0
 800bb98:	2b01      	cmp	r3, #1
 800bb9a:	d101      	bne.n	800bba0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800bb9c:	2301      	movs	r3, #1
 800bb9e:	e01b      	b.n	800bbd8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	681b      	ldr	r3, [r3, #0]
 800bba4:	685a      	ldr	r2, [r3, #4]
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800bbae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	689a      	ldr	r2, [r3, #8]
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	681b      	ldr	r3, [r3, #0]
 800bbba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800bbbe:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	681a      	ldr	r2, [r3, #0]
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	f042 0201 	orr.w	r2, r2, #1
 800bbce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bbd0:	6878      	ldr	r0, [r7, #4]
 800bbd2:	f000 fcf9 	bl	800c5c8 <UART_CheckIdleState>
 800bbd6:	4603      	mov	r3, r0
}
 800bbd8:	4618      	mov	r0, r3
 800bbda:	3708      	adds	r7, #8
 800bbdc:	46bd      	mov	sp, r7
 800bbde:	bd80      	pop	{r7, pc}

0800bbe0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bbe0:	b580      	push	{r7, lr}
 800bbe2:	b08a      	sub	sp, #40	@ 0x28
 800bbe4:	af02      	add	r7, sp, #8
 800bbe6:	60f8      	str	r0, [r7, #12]
 800bbe8:	60b9      	str	r1, [r7, #8]
 800bbea:	603b      	str	r3, [r7, #0]
 800bbec:	4613      	mov	r3, r2
 800bbee:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bbf0:	68fb      	ldr	r3, [r7, #12]
 800bbf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbf6:	2b20      	cmp	r3, #32
 800bbf8:	d17b      	bne.n	800bcf2 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800bbfa:	68bb      	ldr	r3, [r7, #8]
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d002      	beq.n	800bc06 <HAL_UART_Transmit+0x26>
 800bc00:	88fb      	ldrh	r3, [r7, #6]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d101      	bne.n	800bc0a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800bc06:	2301      	movs	r3, #1
 800bc08:	e074      	b.n	800bcf4 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	2200      	movs	r2, #0
 800bc0e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	2221      	movs	r2, #33	@ 0x21
 800bc16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bc1a:	f7fc f8e7 	bl	8007dec <HAL_GetTick>
 800bc1e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800bc20:	68fb      	ldr	r3, [r7, #12]
 800bc22:	88fa      	ldrh	r2, [r7, #6]
 800bc24:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800bc28:	68fb      	ldr	r3, [r7, #12]
 800bc2a:	88fa      	ldrh	r2, [r7, #6]
 800bc2c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bc30:	68fb      	ldr	r3, [r7, #12]
 800bc32:	689b      	ldr	r3, [r3, #8]
 800bc34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc38:	d108      	bne.n	800bc4c <HAL_UART_Transmit+0x6c>
 800bc3a:	68fb      	ldr	r3, [r7, #12]
 800bc3c:	691b      	ldr	r3, [r3, #16]
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d104      	bne.n	800bc4c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800bc42:	2300      	movs	r3, #0
 800bc44:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bc46:	68bb      	ldr	r3, [r7, #8]
 800bc48:	61bb      	str	r3, [r7, #24]
 800bc4a:	e003      	b.n	800bc54 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800bc4c:	68bb      	ldr	r3, [r7, #8]
 800bc4e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bc50:	2300      	movs	r3, #0
 800bc52:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800bc54:	e030      	b.n	800bcb8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bc56:	683b      	ldr	r3, [r7, #0]
 800bc58:	9300      	str	r3, [sp, #0]
 800bc5a:	697b      	ldr	r3, [r7, #20]
 800bc5c:	2200      	movs	r2, #0
 800bc5e:	2180      	movs	r1, #128	@ 0x80
 800bc60:	68f8      	ldr	r0, [r7, #12]
 800bc62:	f000 fd5b 	bl	800c71c <UART_WaitOnFlagUntilTimeout>
 800bc66:	4603      	mov	r3, r0
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	d005      	beq.n	800bc78 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	2220      	movs	r2, #32
 800bc70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800bc74:	2303      	movs	r3, #3
 800bc76:	e03d      	b.n	800bcf4 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800bc78:	69fb      	ldr	r3, [r7, #28]
 800bc7a:	2b00      	cmp	r3, #0
 800bc7c:	d10b      	bne.n	800bc96 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bc7e:	69bb      	ldr	r3, [r7, #24]
 800bc80:	881b      	ldrh	r3, [r3, #0]
 800bc82:	461a      	mov	r2, r3
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	681b      	ldr	r3, [r3, #0]
 800bc88:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bc8c:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800bc8e:	69bb      	ldr	r3, [r7, #24]
 800bc90:	3302      	adds	r3, #2
 800bc92:	61bb      	str	r3, [r7, #24]
 800bc94:	e007      	b.n	800bca6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800bc96:	69fb      	ldr	r3, [r7, #28]
 800bc98:	781a      	ldrb	r2, [r3, #0]
 800bc9a:	68fb      	ldr	r3, [r7, #12]
 800bc9c:	681b      	ldr	r3, [r3, #0]
 800bc9e:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800bca0:	69fb      	ldr	r3, [r7, #28]
 800bca2:	3301      	adds	r3, #1
 800bca4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bcac:	b29b      	uxth	r3, r3
 800bcae:	3b01      	subs	r3, #1
 800bcb0:	b29a      	uxth	r2, r3
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800bcb8:	68fb      	ldr	r3, [r7, #12]
 800bcba:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bcbe:	b29b      	uxth	r3, r3
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d1c8      	bne.n	800bc56 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	9300      	str	r3, [sp, #0]
 800bcc8:	697b      	ldr	r3, [r7, #20]
 800bcca:	2200      	movs	r2, #0
 800bccc:	2140      	movs	r1, #64	@ 0x40
 800bcce:	68f8      	ldr	r0, [r7, #12]
 800bcd0:	f000 fd24 	bl	800c71c <UART_WaitOnFlagUntilTimeout>
 800bcd4:	4603      	mov	r3, r0
 800bcd6:	2b00      	cmp	r3, #0
 800bcd8:	d005      	beq.n	800bce6 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800bcda:	68fb      	ldr	r3, [r7, #12]
 800bcdc:	2220      	movs	r2, #32
 800bcde:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800bce2:	2303      	movs	r3, #3
 800bce4:	e006      	b.n	800bcf4 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bce6:	68fb      	ldr	r3, [r7, #12]
 800bce8:	2220      	movs	r2, #32
 800bcea:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800bcee:	2300      	movs	r3, #0
 800bcf0:	e000      	b.n	800bcf4 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800bcf2:	2302      	movs	r3, #2
  }
}
 800bcf4:	4618      	mov	r0, r3
 800bcf6:	3720      	adds	r7, #32
 800bcf8:	46bd      	mov	sp, r7
 800bcfa:	bd80      	pop	{r7, pc}

0800bcfc <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bcfc:	b580      	push	{r7, lr}
 800bcfe:	b08a      	sub	sp, #40	@ 0x28
 800bd00:	af02      	add	r7, sp, #8
 800bd02:	60f8      	str	r0, [r7, #12]
 800bd04:	60b9      	str	r1, [r7, #8]
 800bd06:	603b      	str	r3, [r7, #0]
 800bd08:	4613      	mov	r3, r2
 800bd0a:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bd0c:	68fb      	ldr	r3, [r7, #12]
 800bd0e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bd12:	2b20      	cmp	r3, #32
 800bd14:	f040 80b5 	bne.w	800be82 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd18:	68bb      	ldr	r3, [r7, #8]
 800bd1a:	2b00      	cmp	r3, #0
 800bd1c:	d002      	beq.n	800bd24 <HAL_UART_Receive+0x28>
 800bd1e:	88fb      	ldrh	r3, [r7, #6]
 800bd20:	2b00      	cmp	r3, #0
 800bd22:	d101      	bne.n	800bd28 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800bd24:	2301      	movs	r3, #1
 800bd26:	e0ad      	b.n	800be84 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	2200      	movs	r2, #0
 800bd2c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bd30:	68fb      	ldr	r3, [r7, #12]
 800bd32:	2222      	movs	r2, #34	@ 0x22
 800bd34:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bd38:	68fb      	ldr	r3, [r7, #12]
 800bd3a:	2200      	movs	r2, #0
 800bd3c:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bd3e:	f7fc f855 	bl	8007dec <HAL_GetTick>
 800bd42:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800bd44:	68fb      	ldr	r3, [r7, #12]
 800bd46:	88fa      	ldrh	r2, [r7, #6]
 800bd48:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	88fa      	ldrh	r2, [r7, #6]
 800bd50:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	689b      	ldr	r3, [r3, #8]
 800bd58:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bd5c:	d10e      	bne.n	800bd7c <HAL_UART_Receive+0x80>
 800bd5e:	68fb      	ldr	r3, [r7, #12]
 800bd60:	691b      	ldr	r3, [r3, #16]
 800bd62:	2b00      	cmp	r3, #0
 800bd64:	d105      	bne.n	800bd72 <HAL_UART_Receive+0x76>
 800bd66:	68fb      	ldr	r3, [r7, #12]
 800bd68:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800bd6c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bd70:	e02d      	b.n	800bdce <HAL_UART_Receive+0xd2>
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	22ff      	movs	r2, #255	@ 0xff
 800bd76:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bd7a:	e028      	b.n	800bdce <HAL_UART_Receive+0xd2>
 800bd7c:	68fb      	ldr	r3, [r7, #12]
 800bd7e:	689b      	ldr	r3, [r3, #8]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d10d      	bne.n	800bda0 <HAL_UART_Receive+0xa4>
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	691b      	ldr	r3, [r3, #16]
 800bd88:	2b00      	cmp	r3, #0
 800bd8a:	d104      	bne.n	800bd96 <HAL_UART_Receive+0x9a>
 800bd8c:	68fb      	ldr	r3, [r7, #12]
 800bd8e:	22ff      	movs	r2, #255	@ 0xff
 800bd90:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bd94:	e01b      	b.n	800bdce <HAL_UART_Receive+0xd2>
 800bd96:	68fb      	ldr	r3, [r7, #12]
 800bd98:	227f      	movs	r2, #127	@ 0x7f
 800bd9a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bd9e:	e016      	b.n	800bdce <HAL_UART_Receive+0xd2>
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	689b      	ldr	r3, [r3, #8]
 800bda4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800bda8:	d10d      	bne.n	800bdc6 <HAL_UART_Receive+0xca>
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	691b      	ldr	r3, [r3, #16]
 800bdae:	2b00      	cmp	r3, #0
 800bdb0:	d104      	bne.n	800bdbc <HAL_UART_Receive+0xc0>
 800bdb2:	68fb      	ldr	r3, [r7, #12]
 800bdb4:	227f      	movs	r2, #127	@ 0x7f
 800bdb6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bdba:	e008      	b.n	800bdce <HAL_UART_Receive+0xd2>
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	223f      	movs	r2, #63	@ 0x3f
 800bdc0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800bdc4:	e003      	b.n	800bdce <HAL_UART_Receive+0xd2>
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	2200      	movs	r2, #0
 800bdca:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800bdd4:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	689b      	ldr	r3, [r3, #8]
 800bdda:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bdde:	d108      	bne.n	800bdf2 <HAL_UART_Receive+0xf6>
 800bde0:	68fb      	ldr	r3, [r7, #12]
 800bde2:	691b      	ldr	r3, [r3, #16]
 800bde4:	2b00      	cmp	r3, #0
 800bde6:	d104      	bne.n	800bdf2 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800bde8:	2300      	movs	r3, #0
 800bdea:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800bdec:	68bb      	ldr	r3, [r7, #8]
 800bdee:	61bb      	str	r3, [r7, #24]
 800bdf0:	e003      	b.n	800bdfa <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800bdf2:	68bb      	ldr	r3, [r7, #8]
 800bdf4:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bdf6:	2300      	movs	r3, #0
 800bdf8:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800bdfa:	e036      	b.n	800be6a <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800bdfc:	683b      	ldr	r3, [r7, #0]
 800bdfe:	9300      	str	r3, [sp, #0]
 800be00:	697b      	ldr	r3, [r7, #20]
 800be02:	2200      	movs	r2, #0
 800be04:	2120      	movs	r1, #32
 800be06:	68f8      	ldr	r0, [r7, #12]
 800be08:	f000 fc88 	bl	800c71c <UART_WaitOnFlagUntilTimeout>
 800be0c:	4603      	mov	r3, r0
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d005      	beq.n	800be1e <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	2220      	movs	r2, #32
 800be16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800be1a:	2303      	movs	r3, #3
 800be1c:	e032      	b.n	800be84 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800be1e:	69fb      	ldr	r3, [r7, #28]
 800be20:	2b00      	cmp	r3, #0
 800be22:	d10c      	bne.n	800be3e <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	681b      	ldr	r3, [r3, #0]
 800be28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be2a:	b29a      	uxth	r2, r3
 800be2c:	8a7b      	ldrh	r3, [r7, #18]
 800be2e:	4013      	ands	r3, r2
 800be30:	b29a      	uxth	r2, r3
 800be32:	69bb      	ldr	r3, [r7, #24]
 800be34:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800be36:	69bb      	ldr	r3, [r7, #24]
 800be38:	3302      	adds	r3, #2
 800be3a:	61bb      	str	r3, [r7, #24]
 800be3c:	e00c      	b.n	800be58 <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be44:	b2da      	uxtb	r2, r3
 800be46:	8a7b      	ldrh	r3, [r7, #18]
 800be48:	b2db      	uxtb	r3, r3
 800be4a:	4013      	ands	r3, r2
 800be4c:	b2da      	uxtb	r2, r3
 800be4e:	69fb      	ldr	r3, [r7, #28]
 800be50:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800be52:	69fb      	ldr	r3, [r7, #28]
 800be54:	3301      	adds	r3, #1
 800be56:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800be58:	68fb      	ldr	r3, [r7, #12]
 800be5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be5e:	b29b      	uxth	r3, r3
 800be60:	3b01      	subs	r3, #1
 800be62:	b29a      	uxth	r2, r3
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800be6a:	68fb      	ldr	r3, [r7, #12]
 800be6c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800be70:	b29b      	uxth	r3, r3
 800be72:	2b00      	cmp	r3, #0
 800be74:	d1c2      	bne.n	800bdfc <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800be76:	68fb      	ldr	r3, [r7, #12]
 800be78:	2220      	movs	r2, #32
 800be7a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800be7e:	2300      	movs	r3, #0
 800be80:	e000      	b.n	800be84 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800be82:	2302      	movs	r3, #2
  }
}
 800be84:	4618      	mov	r0, r3
 800be86:	3720      	adds	r7, #32
 800be88:	46bd      	mov	sp, r7
 800be8a:	bd80      	pop	{r7, pc}

0800be8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800be8c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800be90:	b08c      	sub	sp, #48	@ 0x30
 800be92:	af00      	add	r7, sp, #0
 800be94:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800be96:	2300      	movs	r3, #0
 800be98:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800be9c:	697b      	ldr	r3, [r7, #20]
 800be9e:	689a      	ldr	r2, [r3, #8]
 800bea0:	697b      	ldr	r3, [r7, #20]
 800bea2:	691b      	ldr	r3, [r3, #16]
 800bea4:	431a      	orrs	r2, r3
 800bea6:	697b      	ldr	r3, [r7, #20]
 800bea8:	695b      	ldr	r3, [r3, #20]
 800beaa:	431a      	orrs	r2, r3
 800beac:	697b      	ldr	r3, [r7, #20]
 800beae:	69db      	ldr	r3, [r3, #28]
 800beb0:	4313      	orrs	r3, r2
 800beb2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800beb4:	697b      	ldr	r3, [r7, #20]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	681a      	ldr	r2, [r3, #0]
 800beba:	4baa      	ldr	r3, [pc, #680]	@ (800c164 <UART_SetConfig+0x2d8>)
 800bebc:	4013      	ands	r3, r2
 800bebe:	697a      	ldr	r2, [r7, #20]
 800bec0:	6812      	ldr	r2, [r2, #0]
 800bec2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bec4:	430b      	orrs	r3, r1
 800bec6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bec8:	697b      	ldr	r3, [r7, #20]
 800beca:	681b      	ldr	r3, [r3, #0]
 800becc:	685b      	ldr	r3, [r3, #4]
 800bece:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bed2:	697b      	ldr	r3, [r7, #20]
 800bed4:	68da      	ldr	r2, [r3, #12]
 800bed6:	697b      	ldr	r3, [r7, #20]
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	430a      	orrs	r2, r1
 800bedc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bede:	697b      	ldr	r3, [r7, #20]
 800bee0:	699b      	ldr	r3, [r3, #24]
 800bee2:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bee4:	697b      	ldr	r3, [r7, #20]
 800bee6:	681b      	ldr	r3, [r3, #0]
 800bee8:	4a9f      	ldr	r2, [pc, #636]	@ (800c168 <UART_SetConfig+0x2dc>)
 800beea:	4293      	cmp	r3, r2
 800beec:	d004      	beq.n	800bef8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800beee:	697b      	ldr	r3, [r7, #20]
 800bef0:	6a1b      	ldr	r3, [r3, #32]
 800bef2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bef4:	4313      	orrs	r3, r2
 800bef6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bef8:	697b      	ldr	r3, [r7, #20]
 800befa:	681b      	ldr	r3, [r3, #0]
 800befc:	689b      	ldr	r3, [r3, #8]
 800befe:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800bf02:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800bf06:	697a      	ldr	r2, [r7, #20]
 800bf08:	6812      	ldr	r2, [r2, #0]
 800bf0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bf0c:	430b      	orrs	r3, r1
 800bf0e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bf10:	697b      	ldr	r3, [r7, #20]
 800bf12:	681b      	ldr	r3, [r3, #0]
 800bf14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bf16:	f023 010f 	bic.w	r1, r3, #15
 800bf1a:	697b      	ldr	r3, [r7, #20]
 800bf1c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bf1e:	697b      	ldr	r3, [r7, #20]
 800bf20:	681b      	ldr	r3, [r3, #0]
 800bf22:	430a      	orrs	r2, r1
 800bf24:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bf26:	697b      	ldr	r3, [r7, #20]
 800bf28:	681b      	ldr	r3, [r3, #0]
 800bf2a:	4a90      	ldr	r2, [pc, #576]	@ (800c16c <UART_SetConfig+0x2e0>)
 800bf2c:	4293      	cmp	r3, r2
 800bf2e:	d125      	bne.n	800bf7c <UART_SetConfig+0xf0>
 800bf30:	4b8f      	ldr	r3, [pc, #572]	@ (800c170 <UART_SetConfig+0x2e4>)
 800bf32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bf36:	f003 0303 	and.w	r3, r3, #3
 800bf3a:	2b03      	cmp	r3, #3
 800bf3c:	d81a      	bhi.n	800bf74 <UART_SetConfig+0xe8>
 800bf3e:	a201      	add	r2, pc, #4	@ (adr r2, 800bf44 <UART_SetConfig+0xb8>)
 800bf40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf44:	0800bf55 	.word	0x0800bf55
 800bf48:	0800bf65 	.word	0x0800bf65
 800bf4c:	0800bf5d 	.word	0x0800bf5d
 800bf50:	0800bf6d 	.word	0x0800bf6d
 800bf54:	2301      	movs	r3, #1
 800bf56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf5a:	e116      	b.n	800c18a <UART_SetConfig+0x2fe>
 800bf5c:	2302      	movs	r3, #2
 800bf5e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf62:	e112      	b.n	800c18a <UART_SetConfig+0x2fe>
 800bf64:	2304      	movs	r3, #4
 800bf66:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf6a:	e10e      	b.n	800c18a <UART_SetConfig+0x2fe>
 800bf6c:	2308      	movs	r3, #8
 800bf6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf72:	e10a      	b.n	800c18a <UART_SetConfig+0x2fe>
 800bf74:	2310      	movs	r3, #16
 800bf76:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bf7a:	e106      	b.n	800c18a <UART_SetConfig+0x2fe>
 800bf7c:	697b      	ldr	r3, [r7, #20]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	4a7c      	ldr	r2, [pc, #496]	@ (800c174 <UART_SetConfig+0x2e8>)
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d138      	bne.n	800bff8 <UART_SetConfig+0x16c>
 800bf86:	4b7a      	ldr	r3, [pc, #488]	@ (800c170 <UART_SetConfig+0x2e4>)
 800bf88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bf8c:	f003 030c 	and.w	r3, r3, #12
 800bf90:	2b0c      	cmp	r3, #12
 800bf92:	d82d      	bhi.n	800bff0 <UART_SetConfig+0x164>
 800bf94:	a201      	add	r2, pc, #4	@ (adr r2, 800bf9c <UART_SetConfig+0x110>)
 800bf96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf9a:	bf00      	nop
 800bf9c:	0800bfd1 	.word	0x0800bfd1
 800bfa0:	0800bff1 	.word	0x0800bff1
 800bfa4:	0800bff1 	.word	0x0800bff1
 800bfa8:	0800bff1 	.word	0x0800bff1
 800bfac:	0800bfe1 	.word	0x0800bfe1
 800bfb0:	0800bff1 	.word	0x0800bff1
 800bfb4:	0800bff1 	.word	0x0800bff1
 800bfb8:	0800bff1 	.word	0x0800bff1
 800bfbc:	0800bfd9 	.word	0x0800bfd9
 800bfc0:	0800bff1 	.word	0x0800bff1
 800bfc4:	0800bff1 	.word	0x0800bff1
 800bfc8:	0800bff1 	.word	0x0800bff1
 800bfcc:	0800bfe9 	.word	0x0800bfe9
 800bfd0:	2300      	movs	r3, #0
 800bfd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bfd6:	e0d8      	b.n	800c18a <UART_SetConfig+0x2fe>
 800bfd8:	2302      	movs	r3, #2
 800bfda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bfde:	e0d4      	b.n	800c18a <UART_SetConfig+0x2fe>
 800bfe0:	2304      	movs	r3, #4
 800bfe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bfe6:	e0d0      	b.n	800c18a <UART_SetConfig+0x2fe>
 800bfe8:	2308      	movs	r3, #8
 800bfea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bfee:	e0cc      	b.n	800c18a <UART_SetConfig+0x2fe>
 800bff0:	2310      	movs	r3, #16
 800bff2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bff6:	e0c8      	b.n	800c18a <UART_SetConfig+0x2fe>
 800bff8:	697b      	ldr	r3, [r7, #20]
 800bffa:	681b      	ldr	r3, [r3, #0]
 800bffc:	4a5e      	ldr	r2, [pc, #376]	@ (800c178 <UART_SetConfig+0x2ec>)
 800bffe:	4293      	cmp	r3, r2
 800c000:	d125      	bne.n	800c04e <UART_SetConfig+0x1c2>
 800c002:	4b5b      	ldr	r3, [pc, #364]	@ (800c170 <UART_SetConfig+0x2e4>)
 800c004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c008:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800c00c:	2b30      	cmp	r3, #48	@ 0x30
 800c00e:	d016      	beq.n	800c03e <UART_SetConfig+0x1b2>
 800c010:	2b30      	cmp	r3, #48	@ 0x30
 800c012:	d818      	bhi.n	800c046 <UART_SetConfig+0x1ba>
 800c014:	2b20      	cmp	r3, #32
 800c016:	d00a      	beq.n	800c02e <UART_SetConfig+0x1a2>
 800c018:	2b20      	cmp	r3, #32
 800c01a:	d814      	bhi.n	800c046 <UART_SetConfig+0x1ba>
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	d002      	beq.n	800c026 <UART_SetConfig+0x19a>
 800c020:	2b10      	cmp	r3, #16
 800c022:	d008      	beq.n	800c036 <UART_SetConfig+0x1aa>
 800c024:	e00f      	b.n	800c046 <UART_SetConfig+0x1ba>
 800c026:	2300      	movs	r3, #0
 800c028:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c02c:	e0ad      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c02e:	2302      	movs	r3, #2
 800c030:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c034:	e0a9      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c036:	2304      	movs	r3, #4
 800c038:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c03c:	e0a5      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c03e:	2308      	movs	r3, #8
 800c040:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c044:	e0a1      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c046:	2310      	movs	r3, #16
 800c048:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c04c:	e09d      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c04e:	697b      	ldr	r3, [r7, #20]
 800c050:	681b      	ldr	r3, [r3, #0]
 800c052:	4a4a      	ldr	r2, [pc, #296]	@ (800c17c <UART_SetConfig+0x2f0>)
 800c054:	4293      	cmp	r3, r2
 800c056:	d125      	bne.n	800c0a4 <UART_SetConfig+0x218>
 800c058:	4b45      	ldr	r3, [pc, #276]	@ (800c170 <UART_SetConfig+0x2e4>)
 800c05a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c05e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800c062:	2bc0      	cmp	r3, #192	@ 0xc0
 800c064:	d016      	beq.n	800c094 <UART_SetConfig+0x208>
 800c066:	2bc0      	cmp	r3, #192	@ 0xc0
 800c068:	d818      	bhi.n	800c09c <UART_SetConfig+0x210>
 800c06a:	2b80      	cmp	r3, #128	@ 0x80
 800c06c:	d00a      	beq.n	800c084 <UART_SetConfig+0x1f8>
 800c06e:	2b80      	cmp	r3, #128	@ 0x80
 800c070:	d814      	bhi.n	800c09c <UART_SetConfig+0x210>
 800c072:	2b00      	cmp	r3, #0
 800c074:	d002      	beq.n	800c07c <UART_SetConfig+0x1f0>
 800c076:	2b40      	cmp	r3, #64	@ 0x40
 800c078:	d008      	beq.n	800c08c <UART_SetConfig+0x200>
 800c07a:	e00f      	b.n	800c09c <UART_SetConfig+0x210>
 800c07c:	2300      	movs	r3, #0
 800c07e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c082:	e082      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c084:	2302      	movs	r3, #2
 800c086:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c08a:	e07e      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c08c:	2304      	movs	r3, #4
 800c08e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c092:	e07a      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c094:	2308      	movs	r3, #8
 800c096:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c09a:	e076      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c09c:	2310      	movs	r3, #16
 800c09e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0a2:	e072      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c0a4:	697b      	ldr	r3, [r7, #20]
 800c0a6:	681b      	ldr	r3, [r3, #0]
 800c0a8:	4a35      	ldr	r2, [pc, #212]	@ (800c180 <UART_SetConfig+0x2f4>)
 800c0aa:	4293      	cmp	r3, r2
 800c0ac:	d12a      	bne.n	800c104 <UART_SetConfig+0x278>
 800c0ae:	4b30      	ldr	r3, [pc, #192]	@ (800c170 <UART_SetConfig+0x2e4>)
 800c0b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c0b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800c0b8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c0bc:	d01a      	beq.n	800c0f4 <UART_SetConfig+0x268>
 800c0be:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c0c2:	d81b      	bhi.n	800c0fc <UART_SetConfig+0x270>
 800c0c4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0c8:	d00c      	beq.n	800c0e4 <UART_SetConfig+0x258>
 800c0ca:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c0ce:	d815      	bhi.n	800c0fc <UART_SetConfig+0x270>
 800c0d0:	2b00      	cmp	r3, #0
 800c0d2:	d003      	beq.n	800c0dc <UART_SetConfig+0x250>
 800c0d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c0d8:	d008      	beq.n	800c0ec <UART_SetConfig+0x260>
 800c0da:	e00f      	b.n	800c0fc <UART_SetConfig+0x270>
 800c0dc:	2300      	movs	r3, #0
 800c0de:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0e2:	e052      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c0e4:	2302      	movs	r3, #2
 800c0e6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0ea:	e04e      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c0ec:	2304      	movs	r3, #4
 800c0ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0f2:	e04a      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c0f4:	2308      	movs	r3, #8
 800c0f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c0fa:	e046      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c0fc:	2310      	movs	r3, #16
 800c0fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c102:	e042      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c104:	697b      	ldr	r3, [r7, #20]
 800c106:	681b      	ldr	r3, [r3, #0]
 800c108:	4a17      	ldr	r2, [pc, #92]	@ (800c168 <UART_SetConfig+0x2dc>)
 800c10a:	4293      	cmp	r3, r2
 800c10c:	d13a      	bne.n	800c184 <UART_SetConfig+0x2f8>
 800c10e:	4b18      	ldr	r3, [pc, #96]	@ (800c170 <UART_SetConfig+0x2e4>)
 800c110:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800c114:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800c118:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c11c:	d01a      	beq.n	800c154 <UART_SetConfig+0x2c8>
 800c11e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800c122:	d81b      	bhi.n	800c15c <UART_SetConfig+0x2d0>
 800c124:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c128:	d00c      	beq.n	800c144 <UART_SetConfig+0x2b8>
 800c12a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c12e:	d815      	bhi.n	800c15c <UART_SetConfig+0x2d0>
 800c130:	2b00      	cmp	r3, #0
 800c132:	d003      	beq.n	800c13c <UART_SetConfig+0x2b0>
 800c134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c138:	d008      	beq.n	800c14c <UART_SetConfig+0x2c0>
 800c13a:	e00f      	b.n	800c15c <UART_SetConfig+0x2d0>
 800c13c:	2300      	movs	r3, #0
 800c13e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c142:	e022      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c144:	2302      	movs	r3, #2
 800c146:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c14a:	e01e      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c14c:	2304      	movs	r3, #4
 800c14e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c152:	e01a      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c154:	2308      	movs	r3, #8
 800c156:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c15a:	e016      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c15c:	2310      	movs	r3, #16
 800c15e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800c162:	e012      	b.n	800c18a <UART_SetConfig+0x2fe>
 800c164:	cfff69f3 	.word	0xcfff69f3
 800c168:	40008000 	.word	0x40008000
 800c16c:	40013800 	.word	0x40013800
 800c170:	40021000 	.word	0x40021000
 800c174:	40004400 	.word	0x40004400
 800c178:	40004800 	.word	0x40004800
 800c17c:	40004c00 	.word	0x40004c00
 800c180:	40005000 	.word	0x40005000
 800c184:	2310      	movs	r3, #16
 800c186:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c18a:	697b      	ldr	r3, [r7, #20]
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	4aae      	ldr	r2, [pc, #696]	@ (800c448 <UART_SetConfig+0x5bc>)
 800c190:	4293      	cmp	r3, r2
 800c192:	f040 8097 	bne.w	800c2c4 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c196:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c19a:	2b08      	cmp	r3, #8
 800c19c:	d823      	bhi.n	800c1e6 <UART_SetConfig+0x35a>
 800c19e:	a201      	add	r2, pc, #4	@ (adr r2, 800c1a4 <UART_SetConfig+0x318>)
 800c1a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1a4:	0800c1c9 	.word	0x0800c1c9
 800c1a8:	0800c1e7 	.word	0x0800c1e7
 800c1ac:	0800c1d1 	.word	0x0800c1d1
 800c1b0:	0800c1e7 	.word	0x0800c1e7
 800c1b4:	0800c1d7 	.word	0x0800c1d7
 800c1b8:	0800c1e7 	.word	0x0800c1e7
 800c1bc:	0800c1e7 	.word	0x0800c1e7
 800c1c0:	0800c1e7 	.word	0x0800c1e7
 800c1c4:	0800c1df 	.word	0x0800c1df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c1c8:	f7fe fac6 	bl	800a758 <HAL_RCC_GetPCLK1Freq>
 800c1cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c1ce:	e010      	b.n	800c1f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c1d0:	4b9e      	ldr	r3, [pc, #632]	@ (800c44c <UART_SetConfig+0x5c0>)
 800c1d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c1d4:	e00d      	b.n	800c1f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c1d6:	f7fe fa51 	bl	800a67c <HAL_RCC_GetSysClockFreq>
 800c1da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c1dc:	e009      	b.n	800c1f2 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c1de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c1e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c1e4:	e005      	b.n	800c1f2 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800c1e6:	2300      	movs	r3, #0
 800c1e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c1f0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1f4:	2b00      	cmp	r3, #0
 800c1f6:	f000 8130 	beq.w	800c45a <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c1fa:	697b      	ldr	r3, [r7, #20]
 800c1fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c1fe:	4a94      	ldr	r2, [pc, #592]	@ (800c450 <UART_SetConfig+0x5c4>)
 800c200:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c204:	461a      	mov	r2, r3
 800c206:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c208:	fbb3 f3f2 	udiv	r3, r3, r2
 800c20c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c20e:	697b      	ldr	r3, [r7, #20]
 800c210:	685a      	ldr	r2, [r3, #4]
 800c212:	4613      	mov	r3, r2
 800c214:	005b      	lsls	r3, r3, #1
 800c216:	4413      	add	r3, r2
 800c218:	69ba      	ldr	r2, [r7, #24]
 800c21a:	429a      	cmp	r2, r3
 800c21c:	d305      	bcc.n	800c22a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c21e:	697b      	ldr	r3, [r7, #20]
 800c220:	685b      	ldr	r3, [r3, #4]
 800c222:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c224:	69ba      	ldr	r2, [r7, #24]
 800c226:	429a      	cmp	r2, r3
 800c228:	d903      	bls.n	800c232 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800c22a:	2301      	movs	r3, #1
 800c22c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c230:	e113      	b.n	800c45a <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c234:	2200      	movs	r2, #0
 800c236:	60bb      	str	r3, [r7, #8]
 800c238:	60fa      	str	r2, [r7, #12]
 800c23a:	697b      	ldr	r3, [r7, #20]
 800c23c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c23e:	4a84      	ldr	r2, [pc, #528]	@ (800c450 <UART_SetConfig+0x5c4>)
 800c240:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c244:	b29b      	uxth	r3, r3
 800c246:	2200      	movs	r2, #0
 800c248:	603b      	str	r3, [r7, #0]
 800c24a:	607a      	str	r2, [r7, #4]
 800c24c:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c250:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c254:	f7f4 fd20 	bl	8000c98 <__aeabi_uldivmod>
 800c258:	4602      	mov	r2, r0
 800c25a:	460b      	mov	r3, r1
 800c25c:	4610      	mov	r0, r2
 800c25e:	4619      	mov	r1, r3
 800c260:	f04f 0200 	mov.w	r2, #0
 800c264:	f04f 0300 	mov.w	r3, #0
 800c268:	020b      	lsls	r3, r1, #8
 800c26a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c26e:	0202      	lsls	r2, r0, #8
 800c270:	6979      	ldr	r1, [r7, #20]
 800c272:	6849      	ldr	r1, [r1, #4]
 800c274:	0849      	lsrs	r1, r1, #1
 800c276:	2000      	movs	r0, #0
 800c278:	460c      	mov	r4, r1
 800c27a:	4605      	mov	r5, r0
 800c27c:	eb12 0804 	adds.w	r8, r2, r4
 800c280:	eb43 0905 	adc.w	r9, r3, r5
 800c284:	697b      	ldr	r3, [r7, #20]
 800c286:	685b      	ldr	r3, [r3, #4]
 800c288:	2200      	movs	r2, #0
 800c28a:	469a      	mov	sl, r3
 800c28c:	4693      	mov	fp, r2
 800c28e:	4652      	mov	r2, sl
 800c290:	465b      	mov	r3, fp
 800c292:	4640      	mov	r0, r8
 800c294:	4649      	mov	r1, r9
 800c296:	f7f4 fcff 	bl	8000c98 <__aeabi_uldivmod>
 800c29a:	4602      	mov	r2, r0
 800c29c:	460b      	mov	r3, r1
 800c29e:	4613      	mov	r3, r2
 800c2a0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c2a2:	6a3b      	ldr	r3, [r7, #32]
 800c2a4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c2a8:	d308      	bcc.n	800c2bc <UART_SetConfig+0x430>
 800c2aa:	6a3b      	ldr	r3, [r7, #32]
 800c2ac:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c2b0:	d204      	bcs.n	800c2bc <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800c2b2:	697b      	ldr	r3, [r7, #20]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	6a3a      	ldr	r2, [r7, #32]
 800c2b8:	60da      	str	r2, [r3, #12]
 800c2ba:	e0ce      	b.n	800c45a <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800c2bc:	2301      	movs	r3, #1
 800c2be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c2c2:	e0ca      	b.n	800c45a <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c2c4:	697b      	ldr	r3, [r7, #20]
 800c2c6:	69db      	ldr	r3, [r3, #28]
 800c2c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c2cc:	d166      	bne.n	800c39c <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800c2ce:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c2d2:	2b08      	cmp	r3, #8
 800c2d4:	d827      	bhi.n	800c326 <UART_SetConfig+0x49a>
 800c2d6:	a201      	add	r2, pc, #4	@ (adr r2, 800c2dc <UART_SetConfig+0x450>)
 800c2d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c2dc:	0800c301 	.word	0x0800c301
 800c2e0:	0800c309 	.word	0x0800c309
 800c2e4:	0800c311 	.word	0x0800c311
 800c2e8:	0800c327 	.word	0x0800c327
 800c2ec:	0800c317 	.word	0x0800c317
 800c2f0:	0800c327 	.word	0x0800c327
 800c2f4:	0800c327 	.word	0x0800c327
 800c2f8:	0800c327 	.word	0x0800c327
 800c2fc:	0800c31f 	.word	0x0800c31f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c300:	f7fe fa2a 	bl	800a758 <HAL_RCC_GetPCLK1Freq>
 800c304:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c306:	e014      	b.n	800c332 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c308:	f7fe fa3c 	bl	800a784 <HAL_RCC_GetPCLK2Freq>
 800c30c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c30e:	e010      	b.n	800c332 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c310:	4b4e      	ldr	r3, [pc, #312]	@ (800c44c <UART_SetConfig+0x5c0>)
 800c312:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c314:	e00d      	b.n	800c332 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c316:	f7fe f9b1 	bl	800a67c <HAL_RCC_GetSysClockFreq>
 800c31a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c31c:	e009      	b.n	800c332 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c31e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c322:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c324:	e005      	b.n	800c332 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800c326:	2300      	movs	r3, #0
 800c328:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c32a:	2301      	movs	r3, #1
 800c32c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c330:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c334:	2b00      	cmp	r3, #0
 800c336:	f000 8090 	beq.w	800c45a <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c33a:	697b      	ldr	r3, [r7, #20]
 800c33c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c33e:	4a44      	ldr	r2, [pc, #272]	@ (800c450 <UART_SetConfig+0x5c4>)
 800c340:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c344:	461a      	mov	r2, r3
 800c346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c348:	fbb3 f3f2 	udiv	r3, r3, r2
 800c34c:	005a      	lsls	r2, r3, #1
 800c34e:	697b      	ldr	r3, [r7, #20]
 800c350:	685b      	ldr	r3, [r3, #4]
 800c352:	085b      	lsrs	r3, r3, #1
 800c354:	441a      	add	r2, r3
 800c356:	697b      	ldr	r3, [r7, #20]
 800c358:	685b      	ldr	r3, [r3, #4]
 800c35a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c35e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c360:	6a3b      	ldr	r3, [r7, #32]
 800c362:	2b0f      	cmp	r3, #15
 800c364:	d916      	bls.n	800c394 <UART_SetConfig+0x508>
 800c366:	6a3b      	ldr	r3, [r7, #32]
 800c368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c36c:	d212      	bcs.n	800c394 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c36e:	6a3b      	ldr	r3, [r7, #32]
 800c370:	b29b      	uxth	r3, r3
 800c372:	f023 030f 	bic.w	r3, r3, #15
 800c376:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c378:	6a3b      	ldr	r3, [r7, #32]
 800c37a:	085b      	lsrs	r3, r3, #1
 800c37c:	b29b      	uxth	r3, r3
 800c37e:	f003 0307 	and.w	r3, r3, #7
 800c382:	b29a      	uxth	r2, r3
 800c384:	8bfb      	ldrh	r3, [r7, #30]
 800c386:	4313      	orrs	r3, r2
 800c388:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c38a:	697b      	ldr	r3, [r7, #20]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	8bfa      	ldrh	r2, [r7, #30]
 800c390:	60da      	str	r2, [r3, #12]
 800c392:	e062      	b.n	800c45a <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800c394:	2301      	movs	r3, #1
 800c396:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c39a:	e05e      	b.n	800c45a <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c39c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c3a0:	2b08      	cmp	r3, #8
 800c3a2:	d828      	bhi.n	800c3f6 <UART_SetConfig+0x56a>
 800c3a4:	a201      	add	r2, pc, #4	@ (adr r2, 800c3ac <UART_SetConfig+0x520>)
 800c3a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c3aa:	bf00      	nop
 800c3ac:	0800c3d1 	.word	0x0800c3d1
 800c3b0:	0800c3d9 	.word	0x0800c3d9
 800c3b4:	0800c3e1 	.word	0x0800c3e1
 800c3b8:	0800c3f7 	.word	0x0800c3f7
 800c3bc:	0800c3e7 	.word	0x0800c3e7
 800c3c0:	0800c3f7 	.word	0x0800c3f7
 800c3c4:	0800c3f7 	.word	0x0800c3f7
 800c3c8:	0800c3f7 	.word	0x0800c3f7
 800c3cc:	0800c3ef 	.word	0x0800c3ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c3d0:	f7fe f9c2 	bl	800a758 <HAL_RCC_GetPCLK1Freq>
 800c3d4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c3d6:	e014      	b.n	800c402 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c3d8:	f7fe f9d4 	bl	800a784 <HAL_RCC_GetPCLK2Freq>
 800c3dc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c3de:	e010      	b.n	800c402 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c3e0:	4b1a      	ldr	r3, [pc, #104]	@ (800c44c <UART_SetConfig+0x5c0>)
 800c3e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c3e4:	e00d      	b.n	800c402 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c3e6:	f7fe f949 	bl	800a67c <HAL_RCC_GetSysClockFreq>
 800c3ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c3ec:	e009      	b.n	800c402 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c3ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c3f2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c3f4:	e005      	b.n	800c402 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c3fa:	2301      	movs	r3, #1
 800c3fc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c400:	bf00      	nop
    }

    if (pclk != 0U)
 800c402:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c404:	2b00      	cmp	r3, #0
 800c406:	d028      	beq.n	800c45a <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c408:	697b      	ldr	r3, [r7, #20]
 800c40a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c40c:	4a10      	ldr	r2, [pc, #64]	@ (800c450 <UART_SetConfig+0x5c4>)
 800c40e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c412:	461a      	mov	r2, r3
 800c414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c416:	fbb3 f2f2 	udiv	r2, r3, r2
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	685b      	ldr	r3, [r3, #4]
 800c41e:	085b      	lsrs	r3, r3, #1
 800c420:	441a      	add	r2, r3
 800c422:	697b      	ldr	r3, [r7, #20]
 800c424:	685b      	ldr	r3, [r3, #4]
 800c426:	fbb2 f3f3 	udiv	r3, r2, r3
 800c42a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c42c:	6a3b      	ldr	r3, [r7, #32]
 800c42e:	2b0f      	cmp	r3, #15
 800c430:	d910      	bls.n	800c454 <UART_SetConfig+0x5c8>
 800c432:	6a3b      	ldr	r3, [r7, #32]
 800c434:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c438:	d20c      	bcs.n	800c454 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c43a:	6a3b      	ldr	r3, [r7, #32]
 800c43c:	b29a      	uxth	r2, r3
 800c43e:	697b      	ldr	r3, [r7, #20]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	60da      	str	r2, [r3, #12]
 800c444:	e009      	b.n	800c45a <UART_SetConfig+0x5ce>
 800c446:	bf00      	nop
 800c448:	40008000 	.word	0x40008000
 800c44c:	00f42400 	.word	0x00f42400
 800c450:	08012618 	.word	0x08012618
      }
      else
      {
        ret = HAL_ERROR;
 800c454:	2301      	movs	r3, #1
 800c456:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c45a:	697b      	ldr	r3, [r7, #20]
 800c45c:	2201      	movs	r2, #1
 800c45e:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c462:	697b      	ldr	r3, [r7, #20]
 800c464:	2201      	movs	r2, #1
 800c466:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c46a:	697b      	ldr	r3, [r7, #20]
 800c46c:	2200      	movs	r2, #0
 800c46e:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c470:	697b      	ldr	r3, [r7, #20]
 800c472:	2200      	movs	r2, #0
 800c474:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c476:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800c47a:	4618      	mov	r0, r3
 800c47c:	3730      	adds	r7, #48	@ 0x30
 800c47e:	46bd      	mov	sp, r7
 800c480:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c484 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c484:	b480      	push	{r7}
 800c486:	b083      	sub	sp, #12
 800c488:	af00      	add	r7, sp, #0
 800c48a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c48c:	687b      	ldr	r3, [r7, #4]
 800c48e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c490:	f003 0308 	and.w	r3, r3, #8
 800c494:	2b00      	cmp	r3, #0
 800c496:	d00a      	beq.n	800c4ae <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	685b      	ldr	r3, [r3, #4]
 800c49e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c4a2:	687b      	ldr	r3, [r7, #4]
 800c4a4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c4a6:	687b      	ldr	r3, [r7, #4]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	430a      	orrs	r2, r1
 800c4ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c4ae:	687b      	ldr	r3, [r7, #4]
 800c4b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4b2:	f003 0301 	and.w	r3, r3, #1
 800c4b6:	2b00      	cmp	r3, #0
 800c4b8:	d00a      	beq.n	800c4d0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c4ba:	687b      	ldr	r3, [r7, #4]
 800c4bc:	681b      	ldr	r3, [r3, #0]
 800c4be:	685b      	ldr	r3, [r3, #4]
 800c4c0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c4c4:	687b      	ldr	r3, [r7, #4]
 800c4c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	681b      	ldr	r3, [r3, #0]
 800c4cc:	430a      	orrs	r2, r1
 800c4ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4d4:	f003 0302 	and.w	r3, r3, #2
 800c4d8:	2b00      	cmp	r3, #0
 800c4da:	d00a      	beq.n	800c4f2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	681b      	ldr	r3, [r3, #0]
 800c4e0:	685b      	ldr	r3, [r3, #4]
 800c4e2:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c4ea:	687b      	ldr	r3, [r7, #4]
 800c4ec:	681b      	ldr	r3, [r3, #0]
 800c4ee:	430a      	orrs	r2, r1
 800c4f0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c4f2:	687b      	ldr	r3, [r7, #4]
 800c4f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c4f6:	f003 0304 	and.w	r3, r3, #4
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	d00a      	beq.n	800c514 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c4fe:	687b      	ldr	r3, [r7, #4]
 800c500:	681b      	ldr	r3, [r3, #0]
 800c502:	685b      	ldr	r3, [r3, #4]
 800c504:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c508:	687b      	ldr	r3, [r7, #4]
 800c50a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c50c:	687b      	ldr	r3, [r7, #4]
 800c50e:	681b      	ldr	r3, [r3, #0]
 800c510:	430a      	orrs	r2, r1
 800c512:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c518:	f003 0310 	and.w	r3, r3, #16
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d00a      	beq.n	800c536 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	689b      	ldr	r3, [r3, #8]
 800c526:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	430a      	orrs	r2, r1
 800c534:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c536:	687b      	ldr	r3, [r7, #4]
 800c538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c53a:	f003 0320 	and.w	r3, r3, #32
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d00a      	beq.n	800c558 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	689b      	ldr	r3, [r3, #8]
 800c548:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c54c:	687b      	ldr	r3, [r7, #4]
 800c54e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c550:	687b      	ldr	r3, [r7, #4]
 800c552:	681b      	ldr	r3, [r3, #0]
 800c554:	430a      	orrs	r2, r1
 800c556:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c558:	687b      	ldr	r3, [r7, #4]
 800c55a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c55c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c560:	2b00      	cmp	r3, #0
 800c562:	d01a      	beq.n	800c59a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c564:	687b      	ldr	r3, [r7, #4]
 800c566:	681b      	ldr	r3, [r3, #0]
 800c568:	685b      	ldr	r3, [r3, #4]
 800c56a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c572:	687b      	ldr	r3, [r7, #4]
 800c574:	681b      	ldr	r3, [r3, #0]
 800c576:	430a      	orrs	r2, r1
 800c578:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c57e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c582:	d10a      	bne.n	800c59a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	681b      	ldr	r3, [r3, #0]
 800c588:	685b      	ldr	r3, [r3, #4]
 800c58a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c58e:	687b      	ldr	r3, [r7, #4]
 800c590:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	430a      	orrs	r2, r1
 800c598:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c59a:	687b      	ldr	r3, [r7, #4]
 800c59c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c59e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5a2:	2b00      	cmp	r3, #0
 800c5a4:	d00a      	beq.n	800c5bc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c5a6:	687b      	ldr	r3, [r7, #4]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	685b      	ldr	r3, [r3, #4]
 800c5ac:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	681b      	ldr	r3, [r3, #0]
 800c5b8:	430a      	orrs	r2, r1
 800c5ba:	605a      	str	r2, [r3, #4]
  }
}
 800c5bc:	bf00      	nop
 800c5be:	370c      	adds	r7, #12
 800c5c0:	46bd      	mov	sp, r7
 800c5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5c6:	4770      	bx	lr

0800c5c8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c5c8:	b580      	push	{r7, lr}
 800c5ca:	b098      	sub	sp, #96	@ 0x60
 800c5cc:	af02      	add	r7, sp, #8
 800c5ce:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	2200      	movs	r2, #0
 800c5d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c5d8:	f7fb fc08 	bl	8007dec <HAL_GetTick>
 800c5dc:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	681b      	ldr	r3, [r3, #0]
 800c5e2:	681b      	ldr	r3, [r3, #0]
 800c5e4:	f003 0308 	and.w	r3, r3, #8
 800c5e8:	2b08      	cmp	r3, #8
 800c5ea:	d12f      	bne.n	800c64c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c5ec:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c5f0:	9300      	str	r3, [sp, #0]
 800c5f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c5f4:	2200      	movs	r2, #0
 800c5f6:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c5fa:	6878      	ldr	r0, [r7, #4]
 800c5fc:	f000 f88e 	bl	800c71c <UART_WaitOnFlagUntilTimeout>
 800c600:	4603      	mov	r3, r0
 800c602:	2b00      	cmp	r3, #0
 800c604:	d022      	beq.n	800c64c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	681b      	ldr	r3, [r3, #0]
 800c60a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c60c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c60e:	e853 3f00 	ldrex	r3, [r3]
 800c612:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c614:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c616:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c61a:	653b      	str	r3, [r7, #80]	@ 0x50
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	461a      	mov	r2, r3
 800c622:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c624:	647b      	str	r3, [r7, #68]	@ 0x44
 800c626:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c628:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c62a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c62c:	e841 2300 	strex	r3, r2, [r1]
 800c630:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c632:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c634:	2b00      	cmp	r3, #0
 800c636:	d1e6      	bne.n	800c606 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c638:	687b      	ldr	r3, [r7, #4]
 800c63a:	2220      	movs	r2, #32
 800c63c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c640:	687b      	ldr	r3, [r7, #4]
 800c642:	2200      	movs	r2, #0
 800c644:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c648:	2303      	movs	r3, #3
 800c64a:	e063      	b.n	800c714 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	681b      	ldr	r3, [r3, #0]
 800c652:	f003 0304 	and.w	r3, r3, #4
 800c656:	2b04      	cmp	r3, #4
 800c658:	d149      	bne.n	800c6ee <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c65a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c65e:	9300      	str	r3, [sp, #0]
 800c660:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c662:	2200      	movs	r2, #0
 800c664:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c668:	6878      	ldr	r0, [r7, #4]
 800c66a:	f000 f857 	bl	800c71c <UART_WaitOnFlagUntilTimeout>
 800c66e:	4603      	mov	r3, r0
 800c670:	2b00      	cmp	r3, #0
 800c672:	d03c      	beq.n	800c6ee <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c674:	687b      	ldr	r3, [r7, #4]
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c67a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c67c:	e853 3f00 	ldrex	r3, [r3]
 800c680:	623b      	str	r3, [r7, #32]
   return(result);
 800c682:	6a3b      	ldr	r3, [r7, #32]
 800c684:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c688:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	681b      	ldr	r3, [r3, #0]
 800c68e:	461a      	mov	r2, r3
 800c690:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c692:	633b      	str	r3, [r7, #48]	@ 0x30
 800c694:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c696:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c698:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c69a:	e841 2300 	strex	r3, r2, [r1]
 800c69e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c6a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d1e6      	bne.n	800c674 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6a6:	687b      	ldr	r3, [r7, #4]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	3308      	adds	r3, #8
 800c6ac:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ae:	693b      	ldr	r3, [r7, #16]
 800c6b0:	e853 3f00 	ldrex	r3, [r3]
 800c6b4:	60fb      	str	r3, [r7, #12]
   return(result);
 800c6b6:	68fb      	ldr	r3, [r7, #12]
 800c6b8:	f023 0301 	bic.w	r3, r3, #1
 800c6bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	681b      	ldr	r3, [r3, #0]
 800c6c2:	3308      	adds	r3, #8
 800c6c4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c6c6:	61fa      	str	r2, [r7, #28]
 800c6c8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6ca:	69b9      	ldr	r1, [r7, #24]
 800c6cc:	69fa      	ldr	r2, [r7, #28]
 800c6ce:	e841 2300 	strex	r3, r2, [r1]
 800c6d2:	617b      	str	r3, [r7, #20]
   return(result);
 800c6d4:	697b      	ldr	r3, [r7, #20]
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d1e5      	bne.n	800c6a6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c6da:	687b      	ldr	r3, [r7, #4]
 800c6dc:	2220      	movs	r2, #32
 800c6de:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c6e2:	687b      	ldr	r3, [r7, #4]
 800c6e4:	2200      	movs	r2, #0
 800c6e6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c6ea:	2303      	movs	r3, #3
 800c6ec:	e012      	b.n	800c714 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	2220      	movs	r2, #32
 800c6f2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	2220      	movs	r2, #32
 800c6fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	2200      	movs	r2, #0
 800c702:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	2200      	movs	r2, #0
 800c708:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c70a:	687b      	ldr	r3, [r7, #4]
 800c70c:	2200      	movs	r2, #0
 800c70e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c712:	2300      	movs	r3, #0
}
 800c714:	4618      	mov	r0, r3
 800c716:	3758      	adds	r7, #88	@ 0x58
 800c718:	46bd      	mov	sp, r7
 800c71a:	bd80      	pop	{r7, pc}

0800c71c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c71c:	b580      	push	{r7, lr}
 800c71e:	b084      	sub	sp, #16
 800c720:	af00      	add	r7, sp, #0
 800c722:	60f8      	str	r0, [r7, #12]
 800c724:	60b9      	str	r1, [r7, #8]
 800c726:	603b      	str	r3, [r7, #0]
 800c728:	4613      	mov	r3, r2
 800c72a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c72c:	e04f      	b.n	800c7ce <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c72e:	69bb      	ldr	r3, [r7, #24]
 800c730:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c734:	d04b      	beq.n	800c7ce <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c736:	f7fb fb59 	bl	8007dec <HAL_GetTick>
 800c73a:	4602      	mov	r2, r0
 800c73c:	683b      	ldr	r3, [r7, #0]
 800c73e:	1ad3      	subs	r3, r2, r3
 800c740:	69ba      	ldr	r2, [r7, #24]
 800c742:	429a      	cmp	r2, r3
 800c744:	d302      	bcc.n	800c74c <UART_WaitOnFlagUntilTimeout+0x30>
 800c746:	69bb      	ldr	r3, [r7, #24]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d101      	bne.n	800c750 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c74c:	2303      	movs	r3, #3
 800c74e:	e04e      	b.n	800c7ee <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c750:	68fb      	ldr	r3, [r7, #12]
 800c752:	681b      	ldr	r3, [r3, #0]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	f003 0304 	and.w	r3, r3, #4
 800c75a:	2b00      	cmp	r3, #0
 800c75c:	d037      	beq.n	800c7ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800c75e:	68bb      	ldr	r3, [r7, #8]
 800c760:	2b80      	cmp	r3, #128	@ 0x80
 800c762:	d034      	beq.n	800c7ce <UART_WaitOnFlagUntilTimeout+0xb2>
 800c764:	68bb      	ldr	r3, [r7, #8]
 800c766:	2b40      	cmp	r3, #64	@ 0x40
 800c768:	d031      	beq.n	800c7ce <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c76a:	68fb      	ldr	r3, [r7, #12]
 800c76c:	681b      	ldr	r3, [r3, #0]
 800c76e:	69db      	ldr	r3, [r3, #28]
 800c770:	f003 0308 	and.w	r3, r3, #8
 800c774:	2b08      	cmp	r3, #8
 800c776:	d110      	bne.n	800c79a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c778:	68fb      	ldr	r3, [r7, #12]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	2208      	movs	r2, #8
 800c77e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c780:	68f8      	ldr	r0, [r7, #12]
 800c782:	f000 f838 	bl	800c7f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c786:	68fb      	ldr	r3, [r7, #12]
 800c788:	2208      	movs	r2, #8
 800c78a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c78e:	68fb      	ldr	r3, [r7, #12]
 800c790:	2200      	movs	r2, #0
 800c792:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c796:	2301      	movs	r3, #1
 800c798:	e029      	b.n	800c7ee <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c79a:	68fb      	ldr	r3, [r7, #12]
 800c79c:	681b      	ldr	r3, [r3, #0]
 800c79e:	69db      	ldr	r3, [r3, #28]
 800c7a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c7a4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c7a8:	d111      	bne.n	800c7ce <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c7aa:	68fb      	ldr	r3, [r7, #12]
 800c7ac:	681b      	ldr	r3, [r3, #0]
 800c7ae:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c7b2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c7b4:	68f8      	ldr	r0, [r7, #12]
 800c7b6:	f000 f81e 	bl	800c7f6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c7ba:	68fb      	ldr	r3, [r7, #12]
 800c7bc:	2220      	movs	r2, #32
 800c7be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c7c2:	68fb      	ldr	r3, [r7, #12]
 800c7c4:	2200      	movs	r2, #0
 800c7c6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c7ca:	2303      	movs	r3, #3
 800c7cc:	e00f      	b.n	800c7ee <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c7ce:	68fb      	ldr	r3, [r7, #12]
 800c7d0:	681b      	ldr	r3, [r3, #0]
 800c7d2:	69da      	ldr	r2, [r3, #28]
 800c7d4:	68bb      	ldr	r3, [r7, #8]
 800c7d6:	4013      	ands	r3, r2
 800c7d8:	68ba      	ldr	r2, [r7, #8]
 800c7da:	429a      	cmp	r2, r3
 800c7dc:	bf0c      	ite	eq
 800c7de:	2301      	moveq	r3, #1
 800c7e0:	2300      	movne	r3, #0
 800c7e2:	b2db      	uxtb	r3, r3
 800c7e4:	461a      	mov	r2, r3
 800c7e6:	79fb      	ldrb	r3, [r7, #7]
 800c7e8:	429a      	cmp	r2, r3
 800c7ea:	d0a0      	beq.n	800c72e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c7ec:	2300      	movs	r3, #0
}
 800c7ee:	4618      	mov	r0, r3
 800c7f0:	3710      	adds	r7, #16
 800c7f2:	46bd      	mov	sp, r7
 800c7f4:	bd80      	pop	{r7, pc}

0800c7f6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c7f6:	b480      	push	{r7}
 800c7f8:	b095      	sub	sp, #84	@ 0x54
 800c7fa:	af00      	add	r7, sp, #0
 800c7fc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c7fe:	687b      	ldr	r3, [r7, #4]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c804:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c806:	e853 3f00 	ldrex	r3, [r3]
 800c80a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c80c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c80e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c812:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c814:	687b      	ldr	r3, [r7, #4]
 800c816:	681b      	ldr	r3, [r3, #0]
 800c818:	461a      	mov	r2, r3
 800c81a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c81c:	643b      	str	r3, [r7, #64]	@ 0x40
 800c81e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c820:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c822:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c824:	e841 2300 	strex	r3, r2, [r1]
 800c828:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c82a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	d1e6      	bne.n	800c7fe <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	3308      	adds	r3, #8
 800c836:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c838:	6a3b      	ldr	r3, [r7, #32]
 800c83a:	e853 3f00 	ldrex	r3, [r3]
 800c83e:	61fb      	str	r3, [r7, #28]
   return(result);
 800c840:	69fb      	ldr	r3, [r7, #28]
 800c842:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c846:	f023 0301 	bic.w	r3, r3, #1
 800c84a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c84c:	687b      	ldr	r3, [r7, #4]
 800c84e:	681b      	ldr	r3, [r3, #0]
 800c850:	3308      	adds	r3, #8
 800c852:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c854:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c856:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c858:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c85a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c85c:	e841 2300 	strex	r3, r2, [r1]
 800c860:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c862:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c864:	2b00      	cmp	r3, #0
 800c866:	d1e3      	bne.n	800c830 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c868:	687b      	ldr	r3, [r7, #4]
 800c86a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c86c:	2b01      	cmp	r3, #1
 800c86e:	d118      	bne.n	800c8a2 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c870:	687b      	ldr	r3, [r7, #4]
 800c872:	681b      	ldr	r3, [r3, #0]
 800c874:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c876:	68fb      	ldr	r3, [r7, #12]
 800c878:	e853 3f00 	ldrex	r3, [r3]
 800c87c:	60bb      	str	r3, [r7, #8]
   return(result);
 800c87e:	68bb      	ldr	r3, [r7, #8]
 800c880:	f023 0310 	bic.w	r3, r3, #16
 800c884:	647b      	str	r3, [r7, #68]	@ 0x44
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	461a      	mov	r2, r3
 800c88c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c88e:	61bb      	str	r3, [r7, #24]
 800c890:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c892:	6979      	ldr	r1, [r7, #20]
 800c894:	69ba      	ldr	r2, [r7, #24]
 800c896:	e841 2300 	strex	r3, r2, [r1]
 800c89a:	613b      	str	r3, [r7, #16]
   return(result);
 800c89c:	693b      	ldr	r3, [r7, #16]
 800c89e:	2b00      	cmp	r3, #0
 800c8a0:	d1e6      	bne.n	800c870 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	2220      	movs	r2, #32
 800c8a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c8aa:	687b      	ldr	r3, [r7, #4]
 800c8ac:	2200      	movs	r2, #0
 800c8ae:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c8b0:	687b      	ldr	r3, [r7, #4]
 800c8b2:	2200      	movs	r2, #0
 800c8b4:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c8b6:	bf00      	nop
 800c8b8:	3754      	adds	r7, #84	@ 0x54
 800c8ba:	46bd      	mov	sp, r7
 800c8bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c8c0:	4770      	bx	lr

0800c8c2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c8c2:	b480      	push	{r7}
 800c8c4:	b085      	sub	sp, #20
 800c8c6:	af00      	add	r7, sp, #0
 800c8c8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c8d0:	2b01      	cmp	r3, #1
 800c8d2:	d101      	bne.n	800c8d8 <HAL_UARTEx_DisableFifoMode+0x16>
 800c8d4:	2302      	movs	r3, #2
 800c8d6:	e027      	b.n	800c928 <HAL_UARTEx_DisableFifoMode+0x66>
 800c8d8:	687b      	ldr	r3, [r7, #4]
 800c8da:	2201      	movs	r2, #1
 800c8dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c8e0:	687b      	ldr	r3, [r7, #4]
 800c8e2:	2224      	movs	r2, #36	@ 0x24
 800c8e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	681b      	ldr	r3, [r3, #0]
 800c8ee:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c8f0:	687b      	ldr	r3, [r7, #4]
 800c8f2:	681b      	ldr	r3, [r3, #0]
 800c8f4:	681a      	ldr	r2, [r3, #0]
 800c8f6:	687b      	ldr	r3, [r7, #4]
 800c8f8:	681b      	ldr	r3, [r3, #0]
 800c8fa:	f022 0201 	bic.w	r2, r2, #1
 800c8fe:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c906:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c908:	687b      	ldr	r3, [r7, #4]
 800c90a:	2200      	movs	r2, #0
 800c90c:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c90e:	687b      	ldr	r3, [r7, #4]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	68fa      	ldr	r2, [r7, #12]
 800c914:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c916:	687b      	ldr	r3, [r7, #4]
 800c918:	2220      	movs	r2, #32
 800c91a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c91e:	687b      	ldr	r3, [r7, #4]
 800c920:	2200      	movs	r2, #0
 800c922:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c926:	2300      	movs	r3, #0
}
 800c928:	4618      	mov	r0, r3
 800c92a:	3714      	adds	r7, #20
 800c92c:	46bd      	mov	sp, r7
 800c92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c932:	4770      	bx	lr

0800c934 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c934:	b580      	push	{r7, lr}
 800c936:	b084      	sub	sp, #16
 800c938:	af00      	add	r7, sp, #0
 800c93a:	6078      	str	r0, [r7, #4]
 800c93c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c93e:	687b      	ldr	r3, [r7, #4]
 800c940:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c944:	2b01      	cmp	r3, #1
 800c946:	d101      	bne.n	800c94c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c948:	2302      	movs	r3, #2
 800c94a:	e02d      	b.n	800c9a8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c94c:	687b      	ldr	r3, [r7, #4]
 800c94e:	2201      	movs	r2, #1
 800c950:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c954:	687b      	ldr	r3, [r7, #4]
 800c956:	2224      	movs	r2, #36	@ 0x24
 800c958:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	681b      	ldr	r3, [r3, #0]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c964:	687b      	ldr	r3, [r7, #4]
 800c966:	681b      	ldr	r3, [r3, #0]
 800c968:	681a      	ldr	r2, [r3, #0]
 800c96a:	687b      	ldr	r3, [r7, #4]
 800c96c:	681b      	ldr	r3, [r3, #0]
 800c96e:	f022 0201 	bic.w	r2, r2, #1
 800c972:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	681b      	ldr	r3, [r3, #0]
 800c978:	689b      	ldr	r3, [r3, #8]
 800c97a:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c97e:	687b      	ldr	r3, [r7, #4]
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	683a      	ldr	r2, [r7, #0]
 800c984:	430a      	orrs	r2, r1
 800c986:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c988:	6878      	ldr	r0, [r7, #4]
 800c98a:	f000 f84f 	bl	800ca2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c98e:	687b      	ldr	r3, [r7, #4]
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	68fa      	ldr	r2, [r7, #12]
 800c994:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c996:	687b      	ldr	r3, [r7, #4]
 800c998:	2220      	movs	r2, #32
 800c99a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	2200      	movs	r2, #0
 800c9a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c9a6:	2300      	movs	r3, #0
}
 800c9a8:	4618      	mov	r0, r3
 800c9aa:	3710      	adds	r7, #16
 800c9ac:	46bd      	mov	sp, r7
 800c9ae:	bd80      	pop	{r7, pc}

0800c9b0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c9b0:	b580      	push	{r7, lr}
 800c9b2:	b084      	sub	sp, #16
 800c9b4:	af00      	add	r7, sp, #0
 800c9b6:	6078      	str	r0, [r7, #4]
 800c9b8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c9c0:	2b01      	cmp	r3, #1
 800c9c2:	d101      	bne.n	800c9c8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c9c4:	2302      	movs	r3, #2
 800c9c6:	e02d      	b.n	800ca24 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c9c8:	687b      	ldr	r3, [r7, #4]
 800c9ca:	2201      	movs	r2, #1
 800c9cc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	2224      	movs	r2, #36	@ 0x24
 800c9d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	681b      	ldr	r3, [r3, #0]
 800c9de:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	681b      	ldr	r3, [r3, #0]
 800c9e4:	681a      	ldr	r2, [r3, #0]
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	f022 0201 	bic.w	r2, r2, #1
 800c9ee:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c9f0:	687b      	ldr	r3, [r7, #4]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	689b      	ldr	r3, [r3, #8]
 800c9f6:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	683a      	ldr	r2, [r7, #0]
 800ca00:	430a      	orrs	r2, r1
 800ca02:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800ca04:	6878      	ldr	r0, [r7, #4]
 800ca06:	f000 f811 	bl	800ca2c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800ca0a:	687b      	ldr	r3, [r7, #4]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	68fa      	ldr	r2, [r7, #12]
 800ca10:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	2220      	movs	r2, #32
 800ca16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	2200      	movs	r2, #0
 800ca1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800ca22:	2300      	movs	r3, #0
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	3710      	adds	r7, #16
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	bd80      	pop	{r7, pc}

0800ca2c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800ca2c:	b480      	push	{r7}
 800ca2e:	b085      	sub	sp, #20
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800ca38:	2b00      	cmp	r3, #0
 800ca3a:	d108      	bne.n	800ca4e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800ca3c:	687b      	ldr	r3, [r7, #4]
 800ca3e:	2201      	movs	r2, #1
 800ca40:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800ca44:	687b      	ldr	r3, [r7, #4]
 800ca46:	2201      	movs	r2, #1
 800ca48:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800ca4c:	e031      	b.n	800cab2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800ca4e:	2308      	movs	r3, #8
 800ca50:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800ca52:	2308      	movs	r3, #8
 800ca54:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	689b      	ldr	r3, [r3, #8]
 800ca5c:	0e5b      	lsrs	r3, r3, #25
 800ca5e:	b2db      	uxtb	r3, r3
 800ca60:	f003 0307 	and.w	r3, r3, #7
 800ca64:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800ca66:	687b      	ldr	r3, [r7, #4]
 800ca68:	681b      	ldr	r3, [r3, #0]
 800ca6a:	689b      	ldr	r3, [r3, #8]
 800ca6c:	0f5b      	lsrs	r3, r3, #29
 800ca6e:	b2db      	uxtb	r3, r3
 800ca70:	f003 0307 	and.w	r3, r3, #7
 800ca74:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ca76:	7bbb      	ldrb	r3, [r7, #14]
 800ca78:	7b3a      	ldrb	r2, [r7, #12]
 800ca7a:	4911      	ldr	r1, [pc, #68]	@ (800cac0 <UARTEx_SetNbDataToProcess+0x94>)
 800ca7c:	5c8a      	ldrb	r2, [r1, r2]
 800ca7e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800ca82:	7b3a      	ldrb	r2, [r7, #12]
 800ca84:	490f      	ldr	r1, [pc, #60]	@ (800cac4 <UARTEx_SetNbDataToProcess+0x98>)
 800ca86:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800ca88:	fb93 f3f2 	sdiv	r3, r3, r2
 800ca8c:	b29a      	uxth	r2, r3
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800ca94:	7bfb      	ldrb	r3, [r7, #15]
 800ca96:	7b7a      	ldrb	r2, [r7, #13]
 800ca98:	4909      	ldr	r1, [pc, #36]	@ (800cac0 <UARTEx_SetNbDataToProcess+0x94>)
 800ca9a:	5c8a      	ldrb	r2, [r1, r2]
 800ca9c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800caa0:	7b7a      	ldrb	r2, [r7, #13]
 800caa2:	4908      	ldr	r1, [pc, #32]	@ (800cac4 <UARTEx_SetNbDataToProcess+0x98>)
 800caa4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800caa6:	fb93 f3f2 	sdiv	r3, r3, r2
 800caaa:	b29a      	uxth	r2, r3
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800cab2:	bf00      	nop
 800cab4:	3714      	adds	r7, #20
 800cab6:	46bd      	mov	sp, r7
 800cab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cabc:	4770      	bx	lr
 800cabe:	bf00      	nop
 800cac0:	08012630 	.word	0x08012630
 800cac4:	08012638 	.word	0x08012638

0800cac8 <calloc>:
 800cac8:	4b02      	ldr	r3, [pc, #8]	@ (800cad4 <calloc+0xc>)
 800caca:	460a      	mov	r2, r1
 800cacc:	4601      	mov	r1, r0
 800cace:	6818      	ldr	r0, [r3, #0]
 800cad0:	f000 b802 	b.w	800cad8 <_calloc_r>
 800cad4:	200001a8 	.word	0x200001a8

0800cad8 <_calloc_r>:
 800cad8:	b570      	push	{r4, r5, r6, lr}
 800cada:	fba1 5402 	umull	r5, r4, r1, r2
 800cade:	b934      	cbnz	r4, 800caee <_calloc_r+0x16>
 800cae0:	4629      	mov	r1, r5
 800cae2:	f000 fb1b 	bl	800d11c <_malloc_r>
 800cae6:	4606      	mov	r6, r0
 800cae8:	b928      	cbnz	r0, 800caf6 <_calloc_r+0x1e>
 800caea:	4630      	mov	r0, r6
 800caec:	bd70      	pop	{r4, r5, r6, pc}
 800caee:	220c      	movs	r2, #12
 800caf0:	6002      	str	r2, [r0, #0]
 800caf2:	2600      	movs	r6, #0
 800caf4:	e7f9      	b.n	800caea <_calloc_r+0x12>
 800caf6:	462a      	mov	r2, r5
 800caf8:	4621      	mov	r1, r4
 800cafa:	f002 f823 	bl	800eb44 <memset>
 800cafe:	e7f4      	b.n	800caea <_calloc_r+0x12>

0800cb00 <exit>:
 800cb00:	b508      	push	{r3, lr}
 800cb02:	4b06      	ldr	r3, [pc, #24]	@ (800cb1c <exit+0x1c>)
 800cb04:	4604      	mov	r4, r0
 800cb06:	b113      	cbz	r3, 800cb0e <exit+0xe>
 800cb08:	2100      	movs	r1, #0
 800cb0a:	f3af 8000 	nop.w
 800cb0e:	4b04      	ldr	r3, [pc, #16]	@ (800cb20 <exit+0x20>)
 800cb10:	681b      	ldr	r3, [r3, #0]
 800cb12:	b103      	cbz	r3, 800cb16 <exit+0x16>
 800cb14:	4798      	blx	r3
 800cb16:	4620      	mov	r0, r4
 800cb18:	f7fa ff78 	bl	8007a0c <_exit>
 800cb1c:	00000000 	.word	0x00000000
 800cb20:	2000087c 	.word	0x2000087c

0800cb24 <__cvt>:
 800cb24:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cb28:	ec57 6b10 	vmov	r6, r7, d0
 800cb2c:	2f00      	cmp	r7, #0
 800cb2e:	460c      	mov	r4, r1
 800cb30:	4619      	mov	r1, r3
 800cb32:	463b      	mov	r3, r7
 800cb34:	bfbb      	ittet	lt
 800cb36:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cb3a:	461f      	movlt	r7, r3
 800cb3c:	2300      	movge	r3, #0
 800cb3e:	232d      	movlt	r3, #45	@ 0x2d
 800cb40:	700b      	strb	r3, [r1, #0]
 800cb42:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cb44:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cb48:	4691      	mov	r9, r2
 800cb4a:	f023 0820 	bic.w	r8, r3, #32
 800cb4e:	bfbc      	itt	lt
 800cb50:	4632      	movlt	r2, r6
 800cb52:	4616      	movlt	r6, r2
 800cb54:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cb58:	d005      	beq.n	800cb66 <__cvt+0x42>
 800cb5a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800cb5e:	d100      	bne.n	800cb62 <__cvt+0x3e>
 800cb60:	3401      	adds	r4, #1
 800cb62:	2102      	movs	r1, #2
 800cb64:	e000      	b.n	800cb68 <__cvt+0x44>
 800cb66:	2103      	movs	r1, #3
 800cb68:	ab03      	add	r3, sp, #12
 800cb6a:	9301      	str	r3, [sp, #4]
 800cb6c:	ab02      	add	r3, sp, #8
 800cb6e:	9300      	str	r3, [sp, #0]
 800cb70:	ec47 6b10 	vmov	d0, r6, r7
 800cb74:	4653      	mov	r3, sl
 800cb76:	4622      	mov	r2, r4
 800cb78:	f002 f90a 	bl	800ed90 <_dtoa_r>
 800cb7c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800cb80:	4605      	mov	r5, r0
 800cb82:	d119      	bne.n	800cbb8 <__cvt+0x94>
 800cb84:	f019 0f01 	tst.w	r9, #1
 800cb88:	d00e      	beq.n	800cba8 <__cvt+0x84>
 800cb8a:	eb00 0904 	add.w	r9, r0, r4
 800cb8e:	2200      	movs	r2, #0
 800cb90:	2300      	movs	r3, #0
 800cb92:	4630      	mov	r0, r6
 800cb94:	4639      	mov	r1, r7
 800cb96:	f7f3 ff9f 	bl	8000ad8 <__aeabi_dcmpeq>
 800cb9a:	b108      	cbz	r0, 800cba0 <__cvt+0x7c>
 800cb9c:	f8cd 900c 	str.w	r9, [sp, #12]
 800cba0:	2230      	movs	r2, #48	@ 0x30
 800cba2:	9b03      	ldr	r3, [sp, #12]
 800cba4:	454b      	cmp	r3, r9
 800cba6:	d31e      	bcc.n	800cbe6 <__cvt+0xc2>
 800cba8:	9b03      	ldr	r3, [sp, #12]
 800cbaa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cbac:	1b5b      	subs	r3, r3, r5
 800cbae:	4628      	mov	r0, r5
 800cbb0:	6013      	str	r3, [r2, #0]
 800cbb2:	b004      	add	sp, #16
 800cbb4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbb8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800cbbc:	eb00 0904 	add.w	r9, r0, r4
 800cbc0:	d1e5      	bne.n	800cb8e <__cvt+0x6a>
 800cbc2:	7803      	ldrb	r3, [r0, #0]
 800cbc4:	2b30      	cmp	r3, #48	@ 0x30
 800cbc6:	d10a      	bne.n	800cbde <__cvt+0xba>
 800cbc8:	2200      	movs	r2, #0
 800cbca:	2300      	movs	r3, #0
 800cbcc:	4630      	mov	r0, r6
 800cbce:	4639      	mov	r1, r7
 800cbd0:	f7f3 ff82 	bl	8000ad8 <__aeabi_dcmpeq>
 800cbd4:	b918      	cbnz	r0, 800cbde <__cvt+0xba>
 800cbd6:	f1c4 0401 	rsb	r4, r4, #1
 800cbda:	f8ca 4000 	str.w	r4, [sl]
 800cbde:	f8da 3000 	ldr.w	r3, [sl]
 800cbe2:	4499      	add	r9, r3
 800cbe4:	e7d3      	b.n	800cb8e <__cvt+0x6a>
 800cbe6:	1c59      	adds	r1, r3, #1
 800cbe8:	9103      	str	r1, [sp, #12]
 800cbea:	701a      	strb	r2, [r3, #0]
 800cbec:	e7d9      	b.n	800cba2 <__cvt+0x7e>

0800cbee <__exponent>:
 800cbee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800cbf0:	2900      	cmp	r1, #0
 800cbf2:	bfba      	itte	lt
 800cbf4:	4249      	neglt	r1, r1
 800cbf6:	232d      	movlt	r3, #45	@ 0x2d
 800cbf8:	232b      	movge	r3, #43	@ 0x2b
 800cbfa:	2909      	cmp	r1, #9
 800cbfc:	7002      	strb	r2, [r0, #0]
 800cbfe:	7043      	strb	r3, [r0, #1]
 800cc00:	dd29      	ble.n	800cc56 <__exponent+0x68>
 800cc02:	f10d 0307 	add.w	r3, sp, #7
 800cc06:	461d      	mov	r5, r3
 800cc08:	270a      	movs	r7, #10
 800cc0a:	461a      	mov	r2, r3
 800cc0c:	fbb1 f6f7 	udiv	r6, r1, r7
 800cc10:	fb07 1416 	mls	r4, r7, r6, r1
 800cc14:	3430      	adds	r4, #48	@ 0x30
 800cc16:	f802 4c01 	strb.w	r4, [r2, #-1]
 800cc1a:	460c      	mov	r4, r1
 800cc1c:	2c63      	cmp	r4, #99	@ 0x63
 800cc1e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800cc22:	4631      	mov	r1, r6
 800cc24:	dcf1      	bgt.n	800cc0a <__exponent+0x1c>
 800cc26:	3130      	adds	r1, #48	@ 0x30
 800cc28:	1e94      	subs	r4, r2, #2
 800cc2a:	f803 1c01 	strb.w	r1, [r3, #-1]
 800cc2e:	1c41      	adds	r1, r0, #1
 800cc30:	4623      	mov	r3, r4
 800cc32:	42ab      	cmp	r3, r5
 800cc34:	d30a      	bcc.n	800cc4c <__exponent+0x5e>
 800cc36:	f10d 0309 	add.w	r3, sp, #9
 800cc3a:	1a9b      	subs	r3, r3, r2
 800cc3c:	42ac      	cmp	r4, r5
 800cc3e:	bf88      	it	hi
 800cc40:	2300      	movhi	r3, #0
 800cc42:	3302      	adds	r3, #2
 800cc44:	4403      	add	r3, r0
 800cc46:	1a18      	subs	r0, r3, r0
 800cc48:	b003      	add	sp, #12
 800cc4a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800cc4c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800cc50:	f801 6f01 	strb.w	r6, [r1, #1]!
 800cc54:	e7ed      	b.n	800cc32 <__exponent+0x44>
 800cc56:	2330      	movs	r3, #48	@ 0x30
 800cc58:	3130      	adds	r1, #48	@ 0x30
 800cc5a:	7083      	strb	r3, [r0, #2]
 800cc5c:	70c1      	strb	r1, [r0, #3]
 800cc5e:	1d03      	adds	r3, r0, #4
 800cc60:	e7f1      	b.n	800cc46 <__exponent+0x58>
	...

0800cc64 <_printf_float>:
 800cc64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc68:	b08d      	sub	sp, #52	@ 0x34
 800cc6a:	460c      	mov	r4, r1
 800cc6c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800cc70:	4616      	mov	r6, r2
 800cc72:	461f      	mov	r7, r3
 800cc74:	4605      	mov	r5, r0
 800cc76:	f001 ffcd 	bl	800ec14 <_localeconv_r>
 800cc7a:	6803      	ldr	r3, [r0, #0]
 800cc7c:	9304      	str	r3, [sp, #16]
 800cc7e:	4618      	mov	r0, r3
 800cc80:	f7f3 fafe 	bl	8000280 <strlen>
 800cc84:	2300      	movs	r3, #0
 800cc86:	930a      	str	r3, [sp, #40]	@ 0x28
 800cc88:	f8d8 3000 	ldr.w	r3, [r8]
 800cc8c:	9005      	str	r0, [sp, #20]
 800cc8e:	3307      	adds	r3, #7
 800cc90:	f023 0307 	bic.w	r3, r3, #7
 800cc94:	f103 0208 	add.w	r2, r3, #8
 800cc98:	f894 a018 	ldrb.w	sl, [r4, #24]
 800cc9c:	f8d4 b000 	ldr.w	fp, [r4]
 800cca0:	f8c8 2000 	str.w	r2, [r8]
 800cca4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800cca8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ccac:	9307      	str	r3, [sp, #28]
 800ccae:	f8cd 8018 	str.w	r8, [sp, #24]
 800ccb2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ccb6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ccba:	4b9c      	ldr	r3, [pc, #624]	@ (800cf2c <_printf_float+0x2c8>)
 800ccbc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ccc0:	f7f3 ff3c 	bl	8000b3c <__aeabi_dcmpun>
 800ccc4:	bb70      	cbnz	r0, 800cd24 <_printf_float+0xc0>
 800ccc6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ccca:	4b98      	ldr	r3, [pc, #608]	@ (800cf2c <_printf_float+0x2c8>)
 800cccc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ccd0:	f7f3 ff16 	bl	8000b00 <__aeabi_dcmple>
 800ccd4:	bb30      	cbnz	r0, 800cd24 <_printf_float+0xc0>
 800ccd6:	2200      	movs	r2, #0
 800ccd8:	2300      	movs	r3, #0
 800ccda:	4640      	mov	r0, r8
 800ccdc:	4649      	mov	r1, r9
 800ccde:	f7f3 ff05 	bl	8000aec <__aeabi_dcmplt>
 800cce2:	b110      	cbz	r0, 800ccea <_printf_float+0x86>
 800cce4:	232d      	movs	r3, #45	@ 0x2d
 800cce6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ccea:	4a91      	ldr	r2, [pc, #580]	@ (800cf30 <_printf_float+0x2cc>)
 800ccec:	4b91      	ldr	r3, [pc, #580]	@ (800cf34 <_printf_float+0x2d0>)
 800ccee:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ccf2:	bf8c      	ite	hi
 800ccf4:	4690      	movhi	r8, r2
 800ccf6:	4698      	movls	r8, r3
 800ccf8:	2303      	movs	r3, #3
 800ccfa:	6123      	str	r3, [r4, #16]
 800ccfc:	f02b 0304 	bic.w	r3, fp, #4
 800cd00:	6023      	str	r3, [r4, #0]
 800cd02:	f04f 0900 	mov.w	r9, #0
 800cd06:	9700      	str	r7, [sp, #0]
 800cd08:	4633      	mov	r3, r6
 800cd0a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800cd0c:	4621      	mov	r1, r4
 800cd0e:	4628      	mov	r0, r5
 800cd10:	f000 fa84 	bl	800d21c <_printf_common>
 800cd14:	3001      	adds	r0, #1
 800cd16:	f040 808d 	bne.w	800ce34 <_printf_float+0x1d0>
 800cd1a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cd1e:	b00d      	add	sp, #52	@ 0x34
 800cd20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd24:	4642      	mov	r2, r8
 800cd26:	464b      	mov	r3, r9
 800cd28:	4640      	mov	r0, r8
 800cd2a:	4649      	mov	r1, r9
 800cd2c:	f7f3 ff06 	bl	8000b3c <__aeabi_dcmpun>
 800cd30:	b140      	cbz	r0, 800cd44 <_printf_float+0xe0>
 800cd32:	464b      	mov	r3, r9
 800cd34:	2b00      	cmp	r3, #0
 800cd36:	bfbc      	itt	lt
 800cd38:	232d      	movlt	r3, #45	@ 0x2d
 800cd3a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800cd3e:	4a7e      	ldr	r2, [pc, #504]	@ (800cf38 <_printf_float+0x2d4>)
 800cd40:	4b7e      	ldr	r3, [pc, #504]	@ (800cf3c <_printf_float+0x2d8>)
 800cd42:	e7d4      	b.n	800ccee <_printf_float+0x8a>
 800cd44:	6863      	ldr	r3, [r4, #4]
 800cd46:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800cd4a:	9206      	str	r2, [sp, #24]
 800cd4c:	1c5a      	adds	r2, r3, #1
 800cd4e:	d13b      	bne.n	800cdc8 <_printf_float+0x164>
 800cd50:	2306      	movs	r3, #6
 800cd52:	6063      	str	r3, [r4, #4]
 800cd54:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800cd58:	2300      	movs	r3, #0
 800cd5a:	6022      	str	r2, [r4, #0]
 800cd5c:	9303      	str	r3, [sp, #12]
 800cd5e:	ab0a      	add	r3, sp, #40	@ 0x28
 800cd60:	e9cd a301 	strd	sl, r3, [sp, #4]
 800cd64:	ab09      	add	r3, sp, #36	@ 0x24
 800cd66:	9300      	str	r3, [sp, #0]
 800cd68:	6861      	ldr	r1, [r4, #4]
 800cd6a:	ec49 8b10 	vmov	d0, r8, r9
 800cd6e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800cd72:	4628      	mov	r0, r5
 800cd74:	f7ff fed6 	bl	800cb24 <__cvt>
 800cd78:	9b06      	ldr	r3, [sp, #24]
 800cd7a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800cd7c:	2b47      	cmp	r3, #71	@ 0x47
 800cd7e:	4680      	mov	r8, r0
 800cd80:	d129      	bne.n	800cdd6 <_printf_float+0x172>
 800cd82:	1cc8      	adds	r0, r1, #3
 800cd84:	db02      	blt.n	800cd8c <_printf_float+0x128>
 800cd86:	6863      	ldr	r3, [r4, #4]
 800cd88:	4299      	cmp	r1, r3
 800cd8a:	dd41      	ble.n	800ce10 <_printf_float+0x1ac>
 800cd8c:	f1aa 0a02 	sub.w	sl, sl, #2
 800cd90:	fa5f fa8a 	uxtb.w	sl, sl
 800cd94:	3901      	subs	r1, #1
 800cd96:	4652      	mov	r2, sl
 800cd98:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800cd9c:	9109      	str	r1, [sp, #36]	@ 0x24
 800cd9e:	f7ff ff26 	bl	800cbee <__exponent>
 800cda2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cda4:	1813      	adds	r3, r2, r0
 800cda6:	2a01      	cmp	r2, #1
 800cda8:	4681      	mov	r9, r0
 800cdaa:	6123      	str	r3, [r4, #16]
 800cdac:	dc02      	bgt.n	800cdb4 <_printf_float+0x150>
 800cdae:	6822      	ldr	r2, [r4, #0]
 800cdb0:	07d2      	lsls	r2, r2, #31
 800cdb2:	d501      	bpl.n	800cdb8 <_printf_float+0x154>
 800cdb4:	3301      	adds	r3, #1
 800cdb6:	6123      	str	r3, [r4, #16]
 800cdb8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800cdbc:	2b00      	cmp	r3, #0
 800cdbe:	d0a2      	beq.n	800cd06 <_printf_float+0xa2>
 800cdc0:	232d      	movs	r3, #45	@ 0x2d
 800cdc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800cdc6:	e79e      	b.n	800cd06 <_printf_float+0xa2>
 800cdc8:	9a06      	ldr	r2, [sp, #24]
 800cdca:	2a47      	cmp	r2, #71	@ 0x47
 800cdcc:	d1c2      	bne.n	800cd54 <_printf_float+0xf0>
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d1c0      	bne.n	800cd54 <_printf_float+0xf0>
 800cdd2:	2301      	movs	r3, #1
 800cdd4:	e7bd      	b.n	800cd52 <_printf_float+0xee>
 800cdd6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800cdda:	d9db      	bls.n	800cd94 <_printf_float+0x130>
 800cddc:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800cde0:	d118      	bne.n	800ce14 <_printf_float+0x1b0>
 800cde2:	2900      	cmp	r1, #0
 800cde4:	6863      	ldr	r3, [r4, #4]
 800cde6:	dd0b      	ble.n	800ce00 <_printf_float+0x19c>
 800cde8:	6121      	str	r1, [r4, #16]
 800cdea:	b913      	cbnz	r3, 800cdf2 <_printf_float+0x18e>
 800cdec:	6822      	ldr	r2, [r4, #0]
 800cdee:	07d0      	lsls	r0, r2, #31
 800cdf0:	d502      	bpl.n	800cdf8 <_printf_float+0x194>
 800cdf2:	3301      	adds	r3, #1
 800cdf4:	440b      	add	r3, r1
 800cdf6:	6123      	str	r3, [r4, #16]
 800cdf8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800cdfa:	f04f 0900 	mov.w	r9, #0
 800cdfe:	e7db      	b.n	800cdb8 <_printf_float+0x154>
 800ce00:	b913      	cbnz	r3, 800ce08 <_printf_float+0x1a4>
 800ce02:	6822      	ldr	r2, [r4, #0]
 800ce04:	07d2      	lsls	r2, r2, #31
 800ce06:	d501      	bpl.n	800ce0c <_printf_float+0x1a8>
 800ce08:	3302      	adds	r3, #2
 800ce0a:	e7f4      	b.n	800cdf6 <_printf_float+0x192>
 800ce0c:	2301      	movs	r3, #1
 800ce0e:	e7f2      	b.n	800cdf6 <_printf_float+0x192>
 800ce10:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ce14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ce16:	4299      	cmp	r1, r3
 800ce18:	db05      	blt.n	800ce26 <_printf_float+0x1c2>
 800ce1a:	6823      	ldr	r3, [r4, #0]
 800ce1c:	6121      	str	r1, [r4, #16]
 800ce1e:	07d8      	lsls	r0, r3, #31
 800ce20:	d5ea      	bpl.n	800cdf8 <_printf_float+0x194>
 800ce22:	1c4b      	adds	r3, r1, #1
 800ce24:	e7e7      	b.n	800cdf6 <_printf_float+0x192>
 800ce26:	2900      	cmp	r1, #0
 800ce28:	bfd4      	ite	le
 800ce2a:	f1c1 0202 	rsble	r2, r1, #2
 800ce2e:	2201      	movgt	r2, #1
 800ce30:	4413      	add	r3, r2
 800ce32:	e7e0      	b.n	800cdf6 <_printf_float+0x192>
 800ce34:	6823      	ldr	r3, [r4, #0]
 800ce36:	055a      	lsls	r2, r3, #21
 800ce38:	d407      	bmi.n	800ce4a <_printf_float+0x1e6>
 800ce3a:	6923      	ldr	r3, [r4, #16]
 800ce3c:	4642      	mov	r2, r8
 800ce3e:	4631      	mov	r1, r6
 800ce40:	4628      	mov	r0, r5
 800ce42:	47b8      	blx	r7
 800ce44:	3001      	adds	r0, #1
 800ce46:	d12b      	bne.n	800cea0 <_printf_float+0x23c>
 800ce48:	e767      	b.n	800cd1a <_printf_float+0xb6>
 800ce4a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ce4e:	f240 80dd 	bls.w	800d00c <_printf_float+0x3a8>
 800ce52:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ce56:	2200      	movs	r2, #0
 800ce58:	2300      	movs	r3, #0
 800ce5a:	f7f3 fe3d 	bl	8000ad8 <__aeabi_dcmpeq>
 800ce5e:	2800      	cmp	r0, #0
 800ce60:	d033      	beq.n	800ceca <_printf_float+0x266>
 800ce62:	4a37      	ldr	r2, [pc, #220]	@ (800cf40 <_printf_float+0x2dc>)
 800ce64:	2301      	movs	r3, #1
 800ce66:	4631      	mov	r1, r6
 800ce68:	4628      	mov	r0, r5
 800ce6a:	47b8      	blx	r7
 800ce6c:	3001      	adds	r0, #1
 800ce6e:	f43f af54 	beq.w	800cd1a <_printf_float+0xb6>
 800ce72:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ce76:	4543      	cmp	r3, r8
 800ce78:	db02      	blt.n	800ce80 <_printf_float+0x21c>
 800ce7a:	6823      	ldr	r3, [r4, #0]
 800ce7c:	07d8      	lsls	r0, r3, #31
 800ce7e:	d50f      	bpl.n	800cea0 <_printf_float+0x23c>
 800ce80:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce84:	4631      	mov	r1, r6
 800ce86:	4628      	mov	r0, r5
 800ce88:	47b8      	blx	r7
 800ce8a:	3001      	adds	r0, #1
 800ce8c:	f43f af45 	beq.w	800cd1a <_printf_float+0xb6>
 800ce90:	f04f 0900 	mov.w	r9, #0
 800ce94:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800ce98:	f104 0a1a 	add.w	sl, r4, #26
 800ce9c:	45c8      	cmp	r8, r9
 800ce9e:	dc09      	bgt.n	800ceb4 <_printf_float+0x250>
 800cea0:	6823      	ldr	r3, [r4, #0]
 800cea2:	079b      	lsls	r3, r3, #30
 800cea4:	f100 8103 	bmi.w	800d0ae <_printf_float+0x44a>
 800cea8:	68e0      	ldr	r0, [r4, #12]
 800ceaa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ceac:	4298      	cmp	r0, r3
 800ceae:	bfb8      	it	lt
 800ceb0:	4618      	movlt	r0, r3
 800ceb2:	e734      	b.n	800cd1e <_printf_float+0xba>
 800ceb4:	2301      	movs	r3, #1
 800ceb6:	4652      	mov	r2, sl
 800ceb8:	4631      	mov	r1, r6
 800ceba:	4628      	mov	r0, r5
 800cebc:	47b8      	blx	r7
 800cebe:	3001      	adds	r0, #1
 800cec0:	f43f af2b 	beq.w	800cd1a <_printf_float+0xb6>
 800cec4:	f109 0901 	add.w	r9, r9, #1
 800cec8:	e7e8      	b.n	800ce9c <_printf_float+0x238>
 800ceca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cecc:	2b00      	cmp	r3, #0
 800cece:	dc39      	bgt.n	800cf44 <_printf_float+0x2e0>
 800ced0:	4a1b      	ldr	r2, [pc, #108]	@ (800cf40 <_printf_float+0x2dc>)
 800ced2:	2301      	movs	r3, #1
 800ced4:	4631      	mov	r1, r6
 800ced6:	4628      	mov	r0, r5
 800ced8:	47b8      	blx	r7
 800ceda:	3001      	adds	r0, #1
 800cedc:	f43f af1d 	beq.w	800cd1a <_printf_float+0xb6>
 800cee0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800cee4:	ea59 0303 	orrs.w	r3, r9, r3
 800cee8:	d102      	bne.n	800cef0 <_printf_float+0x28c>
 800ceea:	6823      	ldr	r3, [r4, #0]
 800ceec:	07d9      	lsls	r1, r3, #31
 800ceee:	d5d7      	bpl.n	800cea0 <_printf_float+0x23c>
 800cef0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cef4:	4631      	mov	r1, r6
 800cef6:	4628      	mov	r0, r5
 800cef8:	47b8      	blx	r7
 800cefa:	3001      	adds	r0, #1
 800cefc:	f43f af0d 	beq.w	800cd1a <_printf_float+0xb6>
 800cf00:	f04f 0a00 	mov.w	sl, #0
 800cf04:	f104 0b1a 	add.w	fp, r4, #26
 800cf08:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf0a:	425b      	negs	r3, r3
 800cf0c:	4553      	cmp	r3, sl
 800cf0e:	dc01      	bgt.n	800cf14 <_printf_float+0x2b0>
 800cf10:	464b      	mov	r3, r9
 800cf12:	e793      	b.n	800ce3c <_printf_float+0x1d8>
 800cf14:	2301      	movs	r3, #1
 800cf16:	465a      	mov	r2, fp
 800cf18:	4631      	mov	r1, r6
 800cf1a:	4628      	mov	r0, r5
 800cf1c:	47b8      	blx	r7
 800cf1e:	3001      	adds	r0, #1
 800cf20:	f43f aefb 	beq.w	800cd1a <_printf_float+0xb6>
 800cf24:	f10a 0a01 	add.w	sl, sl, #1
 800cf28:	e7ee      	b.n	800cf08 <_printf_float+0x2a4>
 800cf2a:	bf00      	nop
 800cf2c:	7fefffff 	.word	0x7fefffff
 800cf30:	08012644 	.word	0x08012644
 800cf34:	08012640 	.word	0x08012640
 800cf38:	0801264c 	.word	0x0801264c
 800cf3c:	08012648 	.word	0x08012648
 800cf40:	08012650 	.word	0x08012650
 800cf44:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cf46:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800cf4a:	4553      	cmp	r3, sl
 800cf4c:	bfa8      	it	ge
 800cf4e:	4653      	movge	r3, sl
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	4699      	mov	r9, r3
 800cf54:	dc36      	bgt.n	800cfc4 <_printf_float+0x360>
 800cf56:	f04f 0b00 	mov.w	fp, #0
 800cf5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cf5e:	f104 021a 	add.w	r2, r4, #26
 800cf62:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800cf64:	9306      	str	r3, [sp, #24]
 800cf66:	eba3 0309 	sub.w	r3, r3, r9
 800cf6a:	455b      	cmp	r3, fp
 800cf6c:	dc31      	bgt.n	800cfd2 <_printf_float+0x36e>
 800cf6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf70:	459a      	cmp	sl, r3
 800cf72:	dc3a      	bgt.n	800cfea <_printf_float+0x386>
 800cf74:	6823      	ldr	r3, [r4, #0]
 800cf76:	07da      	lsls	r2, r3, #31
 800cf78:	d437      	bmi.n	800cfea <_printf_float+0x386>
 800cf7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf7c:	ebaa 0903 	sub.w	r9, sl, r3
 800cf80:	9b06      	ldr	r3, [sp, #24]
 800cf82:	ebaa 0303 	sub.w	r3, sl, r3
 800cf86:	4599      	cmp	r9, r3
 800cf88:	bfa8      	it	ge
 800cf8a:	4699      	movge	r9, r3
 800cf8c:	f1b9 0f00 	cmp.w	r9, #0
 800cf90:	dc33      	bgt.n	800cffa <_printf_float+0x396>
 800cf92:	f04f 0800 	mov.w	r8, #0
 800cf96:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800cf9a:	f104 0b1a 	add.w	fp, r4, #26
 800cf9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cfa0:	ebaa 0303 	sub.w	r3, sl, r3
 800cfa4:	eba3 0309 	sub.w	r3, r3, r9
 800cfa8:	4543      	cmp	r3, r8
 800cfaa:	f77f af79 	ble.w	800cea0 <_printf_float+0x23c>
 800cfae:	2301      	movs	r3, #1
 800cfb0:	465a      	mov	r2, fp
 800cfb2:	4631      	mov	r1, r6
 800cfb4:	4628      	mov	r0, r5
 800cfb6:	47b8      	blx	r7
 800cfb8:	3001      	adds	r0, #1
 800cfba:	f43f aeae 	beq.w	800cd1a <_printf_float+0xb6>
 800cfbe:	f108 0801 	add.w	r8, r8, #1
 800cfc2:	e7ec      	b.n	800cf9e <_printf_float+0x33a>
 800cfc4:	4642      	mov	r2, r8
 800cfc6:	4631      	mov	r1, r6
 800cfc8:	4628      	mov	r0, r5
 800cfca:	47b8      	blx	r7
 800cfcc:	3001      	adds	r0, #1
 800cfce:	d1c2      	bne.n	800cf56 <_printf_float+0x2f2>
 800cfd0:	e6a3      	b.n	800cd1a <_printf_float+0xb6>
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	4631      	mov	r1, r6
 800cfd6:	4628      	mov	r0, r5
 800cfd8:	9206      	str	r2, [sp, #24]
 800cfda:	47b8      	blx	r7
 800cfdc:	3001      	adds	r0, #1
 800cfde:	f43f ae9c 	beq.w	800cd1a <_printf_float+0xb6>
 800cfe2:	9a06      	ldr	r2, [sp, #24]
 800cfe4:	f10b 0b01 	add.w	fp, fp, #1
 800cfe8:	e7bb      	b.n	800cf62 <_printf_float+0x2fe>
 800cfea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cfee:	4631      	mov	r1, r6
 800cff0:	4628      	mov	r0, r5
 800cff2:	47b8      	blx	r7
 800cff4:	3001      	adds	r0, #1
 800cff6:	d1c0      	bne.n	800cf7a <_printf_float+0x316>
 800cff8:	e68f      	b.n	800cd1a <_printf_float+0xb6>
 800cffa:	9a06      	ldr	r2, [sp, #24]
 800cffc:	464b      	mov	r3, r9
 800cffe:	4442      	add	r2, r8
 800d000:	4631      	mov	r1, r6
 800d002:	4628      	mov	r0, r5
 800d004:	47b8      	blx	r7
 800d006:	3001      	adds	r0, #1
 800d008:	d1c3      	bne.n	800cf92 <_printf_float+0x32e>
 800d00a:	e686      	b.n	800cd1a <_printf_float+0xb6>
 800d00c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d010:	f1ba 0f01 	cmp.w	sl, #1
 800d014:	dc01      	bgt.n	800d01a <_printf_float+0x3b6>
 800d016:	07db      	lsls	r3, r3, #31
 800d018:	d536      	bpl.n	800d088 <_printf_float+0x424>
 800d01a:	2301      	movs	r3, #1
 800d01c:	4642      	mov	r2, r8
 800d01e:	4631      	mov	r1, r6
 800d020:	4628      	mov	r0, r5
 800d022:	47b8      	blx	r7
 800d024:	3001      	adds	r0, #1
 800d026:	f43f ae78 	beq.w	800cd1a <_printf_float+0xb6>
 800d02a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d02e:	4631      	mov	r1, r6
 800d030:	4628      	mov	r0, r5
 800d032:	47b8      	blx	r7
 800d034:	3001      	adds	r0, #1
 800d036:	f43f ae70 	beq.w	800cd1a <_printf_float+0xb6>
 800d03a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d03e:	2200      	movs	r2, #0
 800d040:	2300      	movs	r3, #0
 800d042:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d046:	f7f3 fd47 	bl	8000ad8 <__aeabi_dcmpeq>
 800d04a:	b9c0      	cbnz	r0, 800d07e <_printf_float+0x41a>
 800d04c:	4653      	mov	r3, sl
 800d04e:	f108 0201 	add.w	r2, r8, #1
 800d052:	4631      	mov	r1, r6
 800d054:	4628      	mov	r0, r5
 800d056:	47b8      	blx	r7
 800d058:	3001      	adds	r0, #1
 800d05a:	d10c      	bne.n	800d076 <_printf_float+0x412>
 800d05c:	e65d      	b.n	800cd1a <_printf_float+0xb6>
 800d05e:	2301      	movs	r3, #1
 800d060:	465a      	mov	r2, fp
 800d062:	4631      	mov	r1, r6
 800d064:	4628      	mov	r0, r5
 800d066:	47b8      	blx	r7
 800d068:	3001      	adds	r0, #1
 800d06a:	f43f ae56 	beq.w	800cd1a <_printf_float+0xb6>
 800d06e:	f108 0801 	add.w	r8, r8, #1
 800d072:	45d0      	cmp	r8, sl
 800d074:	dbf3      	blt.n	800d05e <_printf_float+0x3fa>
 800d076:	464b      	mov	r3, r9
 800d078:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d07c:	e6df      	b.n	800ce3e <_printf_float+0x1da>
 800d07e:	f04f 0800 	mov.w	r8, #0
 800d082:	f104 0b1a 	add.w	fp, r4, #26
 800d086:	e7f4      	b.n	800d072 <_printf_float+0x40e>
 800d088:	2301      	movs	r3, #1
 800d08a:	4642      	mov	r2, r8
 800d08c:	e7e1      	b.n	800d052 <_printf_float+0x3ee>
 800d08e:	2301      	movs	r3, #1
 800d090:	464a      	mov	r2, r9
 800d092:	4631      	mov	r1, r6
 800d094:	4628      	mov	r0, r5
 800d096:	47b8      	blx	r7
 800d098:	3001      	adds	r0, #1
 800d09a:	f43f ae3e 	beq.w	800cd1a <_printf_float+0xb6>
 800d09e:	f108 0801 	add.w	r8, r8, #1
 800d0a2:	68e3      	ldr	r3, [r4, #12]
 800d0a4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d0a6:	1a5b      	subs	r3, r3, r1
 800d0a8:	4543      	cmp	r3, r8
 800d0aa:	dcf0      	bgt.n	800d08e <_printf_float+0x42a>
 800d0ac:	e6fc      	b.n	800cea8 <_printf_float+0x244>
 800d0ae:	f04f 0800 	mov.w	r8, #0
 800d0b2:	f104 0919 	add.w	r9, r4, #25
 800d0b6:	e7f4      	b.n	800d0a2 <_printf_float+0x43e>

0800d0b8 <malloc>:
 800d0b8:	4b02      	ldr	r3, [pc, #8]	@ (800d0c4 <malloc+0xc>)
 800d0ba:	4601      	mov	r1, r0
 800d0bc:	6818      	ldr	r0, [r3, #0]
 800d0be:	f000 b82d 	b.w	800d11c <_malloc_r>
 800d0c2:	bf00      	nop
 800d0c4:	200001a8 	.word	0x200001a8

0800d0c8 <free>:
 800d0c8:	4b02      	ldr	r3, [pc, #8]	@ (800d0d4 <free+0xc>)
 800d0ca:	4601      	mov	r1, r0
 800d0cc:	6818      	ldr	r0, [r3, #0]
 800d0ce:	f002 bc2f 	b.w	800f930 <_free_r>
 800d0d2:	bf00      	nop
 800d0d4:	200001a8 	.word	0x200001a8

0800d0d8 <sbrk_aligned>:
 800d0d8:	b570      	push	{r4, r5, r6, lr}
 800d0da:	4e0f      	ldr	r6, [pc, #60]	@ (800d118 <sbrk_aligned+0x40>)
 800d0dc:	460c      	mov	r4, r1
 800d0de:	6831      	ldr	r1, [r6, #0]
 800d0e0:	4605      	mov	r5, r0
 800d0e2:	b911      	cbnz	r1, 800d0ea <sbrk_aligned+0x12>
 800d0e4:	f001 fd58 	bl	800eb98 <_sbrk_r>
 800d0e8:	6030      	str	r0, [r6, #0]
 800d0ea:	4621      	mov	r1, r4
 800d0ec:	4628      	mov	r0, r5
 800d0ee:	f001 fd53 	bl	800eb98 <_sbrk_r>
 800d0f2:	1c43      	adds	r3, r0, #1
 800d0f4:	d103      	bne.n	800d0fe <sbrk_aligned+0x26>
 800d0f6:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800d0fa:	4620      	mov	r0, r4
 800d0fc:	bd70      	pop	{r4, r5, r6, pc}
 800d0fe:	1cc4      	adds	r4, r0, #3
 800d100:	f024 0403 	bic.w	r4, r4, #3
 800d104:	42a0      	cmp	r0, r4
 800d106:	d0f8      	beq.n	800d0fa <sbrk_aligned+0x22>
 800d108:	1a21      	subs	r1, r4, r0
 800d10a:	4628      	mov	r0, r5
 800d10c:	f001 fd44 	bl	800eb98 <_sbrk_r>
 800d110:	3001      	adds	r0, #1
 800d112:	d1f2      	bne.n	800d0fa <sbrk_aligned+0x22>
 800d114:	e7ef      	b.n	800d0f6 <sbrk_aligned+0x1e>
 800d116:	bf00      	nop
 800d118:	2000073c 	.word	0x2000073c

0800d11c <_malloc_r>:
 800d11c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d120:	1ccd      	adds	r5, r1, #3
 800d122:	f025 0503 	bic.w	r5, r5, #3
 800d126:	3508      	adds	r5, #8
 800d128:	2d0c      	cmp	r5, #12
 800d12a:	bf38      	it	cc
 800d12c:	250c      	movcc	r5, #12
 800d12e:	2d00      	cmp	r5, #0
 800d130:	4606      	mov	r6, r0
 800d132:	db01      	blt.n	800d138 <_malloc_r+0x1c>
 800d134:	42a9      	cmp	r1, r5
 800d136:	d904      	bls.n	800d142 <_malloc_r+0x26>
 800d138:	230c      	movs	r3, #12
 800d13a:	6033      	str	r3, [r6, #0]
 800d13c:	2000      	movs	r0, #0
 800d13e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d142:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800d218 <_malloc_r+0xfc>
 800d146:	f000 fcb7 	bl	800dab8 <__malloc_lock>
 800d14a:	f8d8 3000 	ldr.w	r3, [r8]
 800d14e:	461c      	mov	r4, r3
 800d150:	bb44      	cbnz	r4, 800d1a4 <_malloc_r+0x88>
 800d152:	4629      	mov	r1, r5
 800d154:	4630      	mov	r0, r6
 800d156:	f7ff ffbf 	bl	800d0d8 <sbrk_aligned>
 800d15a:	1c43      	adds	r3, r0, #1
 800d15c:	4604      	mov	r4, r0
 800d15e:	d158      	bne.n	800d212 <_malloc_r+0xf6>
 800d160:	f8d8 4000 	ldr.w	r4, [r8]
 800d164:	4627      	mov	r7, r4
 800d166:	2f00      	cmp	r7, #0
 800d168:	d143      	bne.n	800d1f2 <_malloc_r+0xd6>
 800d16a:	2c00      	cmp	r4, #0
 800d16c:	d04b      	beq.n	800d206 <_malloc_r+0xea>
 800d16e:	6823      	ldr	r3, [r4, #0]
 800d170:	4639      	mov	r1, r7
 800d172:	4630      	mov	r0, r6
 800d174:	eb04 0903 	add.w	r9, r4, r3
 800d178:	f001 fd0e 	bl	800eb98 <_sbrk_r>
 800d17c:	4581      	cmp	r9, r0
 800d17e:	d142      	bne.n	800d206 <_malloc_r+0xea>
 800d180:	6821      	ldr	r1, [r4, #0]
 800d182:	1a6d      	subs	r5, r5, r1
 800d184:	4629      	mov	r1, r5
 800d186:	4630      	mov	r0, r6
 800d188:	f7ff ffa6 	bl	800d0d8 <sbrk_aligned>
 800d18c:	3001      	adds	r0, #1
 800d18e:	d03a      	beq.n	800d206 <_malloc_r+0xea>
 800d190:	6823      	ldr	r3, [r4, #0]
 800d192:	442b      	add	r3, r5
 800d194:	6023      	str	r3, [r4, #0]
 800d196:	f8d8 3000 	ldr.w	r3, [r8]
 800d19a:	685a      	ldr	r2, [r3, #4]
 800d19c:	bb62      	cbnz	r2, 800d1f8 <_malloc_r+0xdc>
 800d19e:	f8c8 7000 	str.w	r7, [r8]
 800d1a2:	e00f      	b.n	800d1c4 <_malloc_r+0xa8>
 800d1a4:	6822      	ldr	r2, [r4, #0]
 800d1a6:	1b52      	subs	r2, r2, r5
 800d1a8:	d420      	bmi.n	800d1ec <_malloc_r+0xd0>
 800d1aa:	2a0b      	cmp	r2, #11
 800d1ac:	d917      	bls.n	800d1de <_malloc_r+0xc2>
 800d1ae:	1961      	adds	r1, r4, r5
 800d1b0:	42a3      	cmp	r3, r4
 800d1b2:	6025      	str	r5, [r4, #0]
 800d1b4:	bf18      	it	ne
 800d1b6:	6059      	strne	r1, [r3, #4]
 800d1b8:	6863      	ldr	r3, [r4, #4]
 800d1ba:	bf08      	it	eq
 800d1bc:	f8c8 1000 	streq.w	r1, [r8]
 800d1c0:	5162      	str	r2, [r4, r5]
 800d1c2:	604b      	str	r3, [r1, #4]
 800d1c4:	4630      	mov	r0, r6
 800d1c6:	f000 fc7d 	bl	800dac4 <__malloc_unlock>
 800d1ca:	f104 000b 	add.w	r0, r4, #11
 800d1ce:	1d23      	adds	r3, r4, #4
 800d1d0:	f020 0007 	bic.w	r0, r0, #7
 800d1d4:	1ac2      	subs	r2, r0, r3
 800d1d6:	bf1c      	itt	ne
 800d1d8:	1a1b      	subne	r3, r3, r0
 800d1da:	50a3      	strne	r3, [r4, r2]
 800d1dc:	e7af      	b.n	800d13e <_malloc_r+0x22>
 800d1de:	6862      	ldr	r2, [r4, #4]
 800d1e0:	42a3      	cmp	r3, r4
 800d1e2:	bf0c      	ite	eq
 800d1e4:	f8c8 2000 	streq.w	r2, [r8]
 800d1e8:	605a      	strne	r2, [r3, #4]
 800d1ea:	e7eb      	b.n	800d1c4 <_malloc_r+0xa8>
 800d1ec:	4623      	mov	r3, r4
 800d1ee:	6864      	ldr	r4, [r4, #4]
 800d1f0:	e7ae      	b.n	800d150 <_malloc_r+0x34>
 800d1f2:	463c      	mov	r4, r7
 800d1f4:	687f      	ldr	r7, [r7, #4]
 800d1f6:	e7b6      	b.n	800d166 <_malloc_r+0x4a>
 800d1f8:	461a      	mov	r2, r3
 800d1fa:	685b      	ldr	r3, [r3, #4]
 800d1fc:	42a3      	cmp	r3, r4
 800d1fe:	d1fb      	bne.n	800d1f8 <_malloc_r+0xdc>
 800d200:	2300      	movs	r3, #0
 800d202:	6053      	str	r3, [r2, #4]
 800d204:	e7de      	b.n	800d1c4 <_malloc_r+0xa8>
 800d206:	230c      	movs	r3, #12
 800d208:	6033      	str	r3, [r6, #0]
 800d20a:	4630      	mov	r0, r6
 800d20c:	f000 fc5a 	bl	800dac4 <__malloc_unlock>
 800d210:	e794      	b.n	800d13c <_malloc_r+0x20>
 800d212:	6005      	str	r5, [r0, #0]
 800d214:	e7d6      	b.n	800d1c4 <_malloc_r+0xa8>
 800d216:	bf00      	nop
 800d218:	20000740 	.word	0x20000740

0800d21c <_printf_common>:
 800d21c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d220:	4616      	mov	r6, r2
 800d222:	4698      	mov	r8, r3
 800d224:	688a      	ldr	r2, [r1, #8]
 800d226:	690b      	ldr	r3, [r1, #16]
 800d228:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d22c:	4293      	cmp	r3, r2
 800d22e:	bfb8      	it	lt
 800d230:	4613      	movlt	r3, r2
 800d232:	6033      	str	r3, [r6, #0]
 800d234:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d238:	4607      	mov	r7, r0
 800d23a:	460c      	mov	r4, r1
 800d23c:	b10a      	cbz	r2, 800d242 <_printf_common+0x26>
 800d23e:	3301      	adds	r3, #1
 800d240:	6033      	str	r3, [r6, #0]
 800d242:	6823      	ldr	r3, [r4, #0]
 800d244:	0699      	lsls	r1, r3, #26
 800d246:	bf42      	ittt	mi
 800d248:	6833      	ldrmi	r3, [r6, #0]
 800d24a:	3302      	addmi	r3, #2
 800d24c:	6033      	strmi	r3, [r6, #0]
 800d24e:	6825      	ldr	r5, [r4, #0]
 800d250:	f015 0506 	ands.w	r5, r5, #6
 800d254:	d106      	bne.n	800d264 <_printf_common+0x48>
 800d256:	f104 0a19 	add.w	sl, r4, #25
 800d25a:	68e3      	ldr	r3, [r4, #12]
 800d25c:	6832      	ldr	r2, [r6, #0]
 800d25e:	1a9b      	subs	r3, r3, r2
 800d260:	42ab      	cmp	r3, r5
 800d262:	dc26      	bgt.n	800d2b2 <_printf_common+0x96>
 800d264:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d268:	6822      	ldr	r2, [r4, #0]
 800d26a:	3b00      	subs	r3, #0
 800d26c:	bf18      	it	ne
 800d26e:	2301      	movne	r3, #1
 800d270:	0692      	lsls	r2, r2, #26
 800d272:	d42b      	bmi.n	800d2cc <_printf_common+0xb0>
 800d274:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d278:	4641      	mov	r1, r8
 800d27a:	4638      	mov	r0, r7
 800d27c:	47c8      	blx	r9
 800d27e:	3001      	adds	r0, #1
 800d280:	d01e      	beq.n	800d2c0 <_printf_common+0xa4>
 800d282:	6823      	ldr	r3, [r4, #0]
 800d284:	6922      	ldr	r2, [r4, #16]
 800d286:	f003 0306 	and.w	r3, r3, #6
 800d28a:	2b04      	cmp	r3, #4
 800d28c:	bf02      	ittt	eq
 800d28e:	68e5      	ldreq	r5, [r4, #12]
 800d290:	6833      	ldreq	r3, [r6, #0]
 800d292:	1aed      	subeq	r5, r5, r3
 800d294:	68a3      	ldr	r3, [r4, #8]
 800d296:	bf0c      	ite	eq
 800d298:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d29c:	2500      	movne	r5, #0
 800d29e:	4293      	cmp	r3, r2
 800d2a0:	bfc4      	itt	gt
 800d2a2:	1a9b      	subgt	r3, r3, r2
 800d2a4:	18ed      	addgt	r5, r5, r3
 800d2a6:	2600      	movs	r6, #0
 800d2a8:	341a      	adds	r4, #26
 800d2aa:	42b5      	cmp	r5, r6
 800d2ac:	d11a      	bne.n	800d2e4 <_printf_common+0xc8>
 800d2ae:	2000      	movs	r0, #0
 800d2b0:	e008      	b.n	800d2c4 <_printf_common+0xa8>
 800d2b2:	2301      	movs	r3, #1
 800d2b4:	4652      	mov	r2, sl
 800d2b6:	4641      	mov	r1, r8
 800d2b8:	4638      	mov	r0, r7
 800d2ba:	47c8      	blx	r9
 800d2bc:	3001      	adds	r0, #1
 800d2be:	d103      	bne.n	800d2c8 <_printf_common+0xac>
 800d2c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d2c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d2c8:	3501      	adds	r5, #1
 800d2ca:	e7c6      	b.n	800d25a <_printf_common+0x3e>
 800d2cc:	18e1      	adds	r1, r4, r3
 800d2ce:	1c5a      	adds	r2, r3, #1
 800d2d0:	2030      	movs	r0, #48	@ 0x30
 800d2d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d2d6:	4422      	add	r2, r4
 800d2d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d2dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d2e0:	3302      	adds	r3, #2
 800d2e2:	e7c7      	b.n	800d274 <_printf_common+0x58>
 800d2e4:	2301      	movs	r3, #1
 800d2e6:	4622      	mov	r2, r4
 800d2e8:	4641      	mov	r1, r8
 800d2ea:	4638      	mov	r0, r7
 800d2ec:	47c8      	blx	r9
 800d2ee:	3001      	adds	r0, #1
 800d2f0:	d0e6      	beq.n	800d2c0 <_printf_common+0xa4>
 800d2f2:	3601      	adds	r6, #1
 800d2f4:	e7d9      	b.n	800d2aa <_printf_common+0x8e>
	...

0800d2f8 <_printf_i>:
 800d2f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d2fc:	7e0f      	ldrb	r7, [r1, #24]
 800d2fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d300:	2f78      	cmp	r7, #120	@ 0x78
 800d302:	4691      	mov	r9, r2
 800d304:	4680      	mov	r8, r0
 800d306:	460c      	mov	r4, r1
 800d308:	469a      	mov	sl, r3
 800d30a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d30e:	d807      	bhi.n	800d320 <_printf_i+0x28>
 800d310:	2f62      	cmp	r7, #98	@ 0x62
 800d312:	d80a      	bhi.n	800d32a <_printf_i+0x32>
 800d314:	2f00      	cmp	r7, #0
 800d316:	f000 80d1 	beq.w	800d4bc <_printf_i+0x1c4>
 800d31a:	2f58      	cmp	r7, #88	@ 0x58
 800d31c:	f000 80b8 	beq.w	800d490 <_printf_i+0x198>
 800d320:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d324:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d328:	e03a      	b.n	800d3a0 <_printf_i+0xa8>
 800d32a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d32e:	2b15      	cmp	r3, #21
 800d330:	d8f6      	bhi.n	800d320 <_printf_i+0x28>
 800d332:	a101      	add	r1, pc, #4	@ (adr r1, 800d338 <_printf_i+0x40>)
 800d334:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d338:	0800d391 	.word	0x0800d391
 800d33c:	0800d3a5 	.word	0x0800d3a5
 800d340:	0800d321 	.word	0x0800d321
 800d344:	0800d321 	.word	0x0800d321
 800d348:	0800d321 	.word	0x0800d321
 800d34c:	0800d321 	.word	0x0800d321
 800d350:	0800d3a5 	.word	0x0800d3a5
 800d354:	0800d321 	.word	0x0800d321
 800d358:	0800d321 	.word	0x0800d321
 800d35c:	0800d321 	.word	0x0800d321
 800d360:	0800d321 	.word	0x0800d321
 800d364:	0800d4a3 	.word	0x0800d4a3
 800d368:	0800d3cf 	.word	0x0800d3cf
 800d36c:	0800d45d 	.word	0x0800d45d
 800d370:	0800d321 	.word	0x0800d321
 800d374:	0800d321 	.word	0x0800d321
 800d378:	0800d4c5 	.word	0x0800d4c5
 800d37c:	0800d321 	.word	0x0800d321
 800d380:	0800d3cf 	.word	0x0800d3cf
 800d384:	0800d321 	.word	0x0800d321
 800d388:	0800d321 	.word	0x0800d321
 800d38c:	0800d465 	.word	0x0800d465
 800d390:	6833      	ldr	r3, [r6, #0]
 800d392:	1d1a      	adds	r2, r3, #4
 800d394:	681b      	ldr	r3, [r3, #0]
 800d396:	6032      	str	r2, [r6, #0]
 800d398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d39c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d3a0:	2301      	movs	r3, #1
 800d3a2:	e09c      	b.n	800d4de <_printf_i+0x1e6>
 800d3a4:	6833      	ldr	r3, [r6, #0]
 800d3a6:	6820      	ldr	r0, [r4, #0]
 800d3a8:	1d19      	adds	r1, r3, #4
 800d3aa:	6031      	str	r1, [r6, #0]
 800d3ac:	0606      	lsls	r6, r0, #24
 800d3ae:	d501      	bpl.n	800d3b4 <_printf_i+0xbc>
 800d3b0:	681d      	ldr	r5, [r3, #0]
 800d3b2:	e003      	b.n	800d3bc <_printf_i+0xc4>
 800d3b4:	0645      	lsls	r5, r0, #25
 800d3b6:	d5fb      	bpl.n	800d3b0 <_printf_i+0xb8>
 800d3b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d3bc:	2d00      	cmp	r5, #0
 800d3be:	da03      	bge.n	800d3c8 <_printf_i+0xd0>
 800d3c0:	232d      	movs	r3, #45	@ 0x2d
 800d3c2:	426d      	negs	r5, r5
 800d3c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d3c8:	4858      	ldr	r0, [pc, #352]	@ (800d52c <_printf_i+0x234>)
 800d3ca:	230a      	movs	r3, #10
 800d3cc:	e011      	b.n	800d3f2 <_printf_i+0xfa>
 800d3ce:	6821      	ldr	r1, [r4, #0]
 800d3d0:	6833      	ldr	r3, [r6, #0]
 800d3d2:	0608      	lsls	r0, r1, #24
 800d3d4:	f853 5b04 	ldr.w	r5, [r3], #4
 800d3d8:	d402      	bmi.n	800d3e0 <_printf_i+0xe8>
 800d3da:	0649      	lsls	r1, r1, #25
 800d3dc:	bf48      	it	mi
 800d3de:	b2ad      	uxthmi	r5, r5
 800d3e0:	2f6f      	cmp	r7, #111	@ 0x6f
 800d3e2:	4852      	ldr	r0, [pc, #328]	@ (800d52c <_printf_i+0x234>)
 800d3e4:	6033      	str	r3, [r6, #0]
 800d3e6:	bf14      	ite	ne
 800d3e8:	230a      	movne	r3, #10
 800d3ea:	2308      	moveq	r3, #8
 800d3ec:	2100      	movs	r1, #0
 800d3ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d3f2:	6866      	ldr	r6, [r4, #4]
 800d3f4:	60a6      	str	r6, [r4, #8]
 800d3f6:	2e00      	cmp	r6, #0
 800d3f8:	db05      	blt.n	800d406 <_printf_i+0x10e>
 800d3fa:	6821      	ldr	r1, [r4, #0]
 800d3fc:	432e      	orrs	r6, r5
 800d3fe:	f021 0104 	bic.w	r1, r1, #4
 800d402:	6021      	str	r1, [r4, #0]
 800d404:	d04b      	beq.n	800d49e <_printf_i+0x1a6>
 800d406:	4616      	mov	r6, r2
 800d408:	fbb5 f1f3 	udiv	r1, r5, r3
 800d40c:	fb03 5711 	mls	r7, r3, r1, r5
 800d410:	5dc7      	ldrb	r7, [r0, r7]
 800d412:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d416:	462f      	mov	r7, r5
 800d418:	42bb      	cmp	r3, r7
 800d41a:	460d      	mov	r5, r1
 800d41c:	d9f4      	bls.n	800d408 <_printf_i+0x110>
 800d41e:	2b08      	cmp	r3, #8
 800d420:	d10b      	bne.n	800d43a <_printf_i+0x142>
 800d422:	6823      	ldr	r3, [r4, #0]
 800d424:	07df      	lsls	r7, r3, #31
 800d426:	d508      	bpl.n	800d43a <_printf_i+0x142>
 800d428:	6923      	ldr	r3, [r4, #16]
 800d42a:	6861      	ldr	r1, [r4, #4]
 800d42c:	4299      	cmp	r1, r3
 800d42e:	bfde      	ittt	le
 800d430:	2330      	movle	r3, #48	@ 0x30
 800d432:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d436:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800d43a:	1b92      	subs	r2, r2, r6
 800d43c:	6122      	str	r2, [r4, #16]
 800d43e:	f8cd a000 	str.w	sl, [sp]
 800d442:	464b      	mov	r3, r9
 800d444:	aa03      	add	r2, sp, #12
 800d446:	4621      	mov	r1, r4
 800d448:	4640      	mov	r0, r8
 800d44a:	f7ff fee7 	bl	800d21c <_printf_common>
 800d44e:	3001      	adds	r0, #1
 800d450:	d14a      	bne.n	800d4e8 <_printf_i+0x1f0>
 800d452:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d456:	b004      	add	sp, #16
 800d458:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d45c:	6823      	ldr	r3, [r4, #0]
 800d45e:	f043 0320 	orr.w	r3, r3, #32
 800d462:	6023      	str	r3, [r4, #0]
 800d464:	4832      	ldr	r0, [pc, #200]	@ (800d530 <_printf_i+0x238>)
 800d466:	2778      	movs	r7, #120	@ 0x78
 800d468:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d46c:	6823      	ldr	r3, [r4, #0]
 800d46e:	6831      	ldr	r1, [r6, #0]
 800d470:	061f      	lsls	r7, r3, #24
 800d472:	f851 5b04 	ldr.w	r5, [r1], #4
 800d476:	d402      	bmi.n	800d47e <_printf_i+0x186>
 800d478:	065f      	lsls	r7, r3, #25
 800d47a:	bf48      	it	mi
 800d47c:	b2ad      	uxthmi	r5, r5
 800d47e:	6031      	str	r1, [r6, #0]
 800d480:	07d9      	lsls	r1, r3, #31
 800d482:	bf44      	itt	mi
 800d484:	f043 0320 	orrmi.w	r3, r3, #32
 800d488:	6023      	strmi	r3, [r4, #0]
 800d48a:	b11d      	cbz	r5, 800d494 <_printf_i+0x19c>
 800d48c:	2310      	movs	r3, #16
 800d48e:	e7ad      	b.n	800d3ec <_printf_i+0xf4>
 800d490:	4826      	ldr	r0, [pc, #152]	@ (800d52c <_printf_i+0x234>)
 800d492:	e7e9      	b.n	800d468 <_printf_i+0x170>
 800d494:	6823      	ldr	r3, [r4, #0]
 800d496:	f023 0320 	bic.w	r3, r3, #32
 800d49a:	6023      	str	r3, [r4, #0]
 800d49c:	e7f6      	b.n	800d48c <_printf_i+0x194>
 800d49e:	4616      	mov	r6, r2
 800d4a0:	e7bd      	b.n	800d41e <_printf_i+0x126>
 800d4a2:	6833      	ldr	r3, [r6, #0]
 800d4a4:	6825      	ldr	r5, [r4, #0]
 800d4a6:	6961      	ldr	r1, [r4, #20]
 800d4a8:	1d18      	adds	r0, r3, #4
 800d4aa:	6030      	str	r0, [r6, #0]
 800d4ac:	062e      	lsls	r6, r5, #24
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	d501      	bpl.n	800d4b6 <_printf_i+0x1be>
 800d4b2:	6019      	str	r1, [r3, #0]
 800d4b4:	e002      	b.n	800d4bc <_printf_i+0x1c4>
 800d4b6:	0668      	lsls	r0, r5, #25
 800d4b8:	d5fb      	bpl.n	800d4b2 <_printf_i+0x1ba>
 800d4ba:	8019      	strh	r1, [r3, #0]
 800d4bc:	2300      	movs	r3, #0
 800d4be:	6123      	str	r3, [r4, #16]
 800d4c0:	4616      	mov	r6, r2
 800d4c2:	e7bc      	b.n	800d43e <_printf_i+0x146>
 800d4c4:	6833      	ldr	r3, [r6, #0]
 800d4c6:	1d1a      	adds	r2, r3, #4
 800d4c8:	6032      	str	r2, [r6, #0]
 800d4ca:	681e      	ldr	r6, [r3, #0]
 800d4cc:	6862      	ldr	r2, [r4, #4]
 800d4ce:	2100      	movs	r1, #0
 800d4d0:	4630      	mov	r0, r6
 800d4d2:	f7f2 fe85 	bl	80001e0 <memchr>
 800d4d6:	b108      	cbz	r0, 800d4dc <_printf_i+0x1e4>
 800d4d8:	1b80      	subs	r0, r0, r6
 800d4da:	6060      	str	r0, [r4, #4]
 800d4dc:	6863      	ldr	r3, [r4, #4]
 800d4de:	6123      	str	r3, [r4, #16]
 800d4e0:	2300      	movs	r3, #0
 800d4e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d4e6:	e7aa      	b.n	800d43e <_printf_i+0x146>
 800d4e8:	6923      	ldr	r3, [r4, #16]
 800d4ea:	4632      	mov	r2, r6
 800d4ec:	4649      	mov	r1, r9
 800d4ee:	4640      	mov	r0, r8
 800d4f0:	47d0      	blx	sl
 800d4f2:	3001      	adds	r0, #1
 800d4f4:	d0ad      	beq.n	800d452 <_printf_i+0x15a>
 800d4f6:	6823      	ldr	r3, [r4, #0]
 800d4f8:	079b      	lsls	r3, r3, #30
 800d4fa:	d413      	bmi.n	800d524 <_printf_i+0x22c>
 800d4fc:	68e0      	ldr	r0, [r4, #12]
 800d4fe:	9b03      	ldr	r3, [sp, #12]
 800d500:	4298      	cmp	r0, r3
 800d502:	bfb8      	it	lt
 800d504:	4618      	movlt	r0, r3
 800d506:	e7a6      	b.n	800d456 <_printf_i+0x15e>
 800d508:	2301      	movs	r3, #1
 800d50a:	4632      	mov	r2, r6
 800d50c:	4649      	mov	r1, r9
 800d50e:	4640      	mov	r0, r8
 800d510:	47d0      	blx	sl
 800d512:	3001      	adds	r0, #1
 800d514:	d09d      	beq.n	800d452 <_printf_i+0x15a>
 800d516:	3501      	adds	r5, #1
 800d518:	68e3      	ldr	r3, [r4, #12]
 800d51a:	9903      	ldr	r1, [sp, #12]
 800d51c:	1a5b      	subs	r3, r3, r1
 800d51e:	42ab      	cmp	r3, r5
 800d520:	dcf2      	bgt.n	800d508 <_printf_i+0x210>
 800d522:	e7eb      	b.n	800d4fc <_printf_i+0x204>
 800d524:	2500      	movs	r5, #0
 800d526:	f104 0619 	add.w	r6, r4, #25
 800d52a:	e7f5      	b.n	800d518 <_printf_i+0x220>
 800d52c:	08012652 	.word	0x08012652
 800d530:	08012663 	.word	0x08012663

0800d534 <_scanf_float>:
 800d534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d538:	b087      	sub	sp, #28
 800d53a:	4691      	mov	r9, r2
 800d53c:	9303      	str	r3, [sp, #12]
 800d53e:	688b      	ldr	r3, [r1, #8]
 800d540:	1e5a      	subs	r2, r3, #1
 800d542:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800d546:	bf81      	itttt	hi
 800d548:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800d54c:	eb03 0b05 	addhi.w	fp, r3, r5
 800d550:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800d554:	608b      	strhi	r3, [r1, #8]
 800d556:	680b      	ldr	r3, [r1, #0]
 800d558:	460a      	mov	r2, r1
 800d55a:	f04f 0500 	mov.w	r5, #0
 800d55e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800d562:	f842 3b1c 	str.w	r3, [r2], #28
 800d566:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800d56a:	4680      	mov	r8, r0
 800d56c:	460c      	mov	r4, r1
 800d56e:	bf98      	it	ls
 800d570:	f04f 0b00 	movls.w	fp, #0
 800d574:	9201      	str	r2, [sp, #4]
 800d576:	4616      	mov	r6, r2
 800d578:	46aa      	mov	sl, r5
 800d57a:	462f      	mov	r7, r5
 800d57c:	9502      	str	r5, [sp, #8]
 800d57e:	68a2      	ldr	r2, [r4, #8]
 800d580:	b15a      	cbz	r2, 800d59a <_scanf_float+0x66>
 800d582:	f8d9 3000 	ldr.w	r3, [r9]
 800d586:	781b      	ldrb	r3, [r3, #0]
 800d588:	2b4e      	cmp	r3, #78	@ 0x4e
 800d58a:	d863      	bhi.n	800d654 <_scanf_float+0x120>
 800d58c:	2b40      	cmp	r3, #64	@ 0x40
 800d58e:	d83b      	bhi.n	800d608 <_scanf_float+0xd4>
 800d590:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800d594:	b2c8      	uxtb	r0, r1
 800d596:	280e      	cmp	r0, #14
 800d598:	d939      	bls.n	800d60e <_scanf_float+0xda>
 800d59a:	b11f      	cbz	r7, 800d5a4 <_scanf_float+0x70>
 800d59c:	6823      	ldr	r3, [r4, #0]
 800d59e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d5a2:	6023      	str	r3, [r4, #0]
 800d5a4:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d5a8:	f1ba 0f01 	cmp.w	sl, #1
 800d5ac:	f200 8114 	bhi.w	800d7d8 <_scanf_float+0x2a4>
 800d5b0:	9b01      	ldr	r3, [sp, #4]
 800d5b2:	429e      	cmp	r6, r3
 800d5b4:	f200 8105 	bhi.w	800d7c2 <_scanf_float+0x28e>
 800d5b8:	2001      	movs	r0, #1
 800d5ba:	b007      	add	sp, #28
 800d5bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5c0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800d5c4:	2a0d      	cmp	r2, #13
 800d5c6:	d8e8      	bhi.n	800d59a <_scanf_float+0x66>
 800d5c8:	a101      	add	r1, pc, #4	@ (adr r1, 800d5d0 <_scanf_float+0x9c>)
 800d5ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800d5ce:	bf00      	nop
 800d5d0:	0800d719 	.word	0x0800d719
 800d5d4:	0800d59b 	.word	0x0800d59b
 800d5d8:	0800d59b 	.word	0x0800d59b
 800d5dc:	0800d59b 	.word	0x0800d59b
 800d5e0:	0800d775 	.word	0x0800d775
 800d5e4:	0800d74f 	.word	0x0800d74f
 800d5e8:	0800d59b 	.word	0x0800d59b
 800d5ec:	0800d59b 	.word	0x0800d59b
 800d5f0:	0800d727 	.word	0x0800d727
 800d5f4:	0800d59b 	.word	0x0800d59b
 800d5f8:	0800d59b 	.word	0x0800d59b
 800d5fc:	0800d59b 	.word	0x0800d59b
 800d600:	0800d59b 	.word	0x0800d59b
 800d604:	0800d6e3 	.word	0x0800d6e3
 800d608:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800d60c:	e7da      	b.n	800d5c4 <_scanf_float+0x90>
 800d60e:	290e      	cmp	r1, #14
 800d610:	d8c3      	bhi.n	800d59a <_scanf_float+0x66>
 800d612:	a001      	add	r0, pc, #4	@ (adr r0, 800d618 <_scanf_float+0xe4>)
 800d614:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800d618:	0800d6d3 	.word	0x0800d6d3
 800d61c:	0800d59b 	.word	0x0800d59b
 800d620:	0800d6d3 	.word	0x0800d6d3
 800d624:	0800d763 	.word	0x0800d763
 800d628:	0800d59b 	.word	0x0800d59b
 800d62c:	0800d675 	.word	0x0800d675
 800d630:	0800d6b9 	.word	0x0800d6b9
 800d634:	0800d6b9 	.word	0x0800d6b9
 800d638:	0800d6b9 	.word	0x0800d6b9
 800d63c:	0800d6b9 	.word	0x0800d6b9
 800d640:	0800d6b9 	.word	0x0800d6b9
 800d644:	0800d6b9 	.word	0x0800d6b9
 800d648:	0800d6b9 	.word	0x0800d6b9
 800d64c:	0800d6b9 	.word	0x0800d6b9
 800d650:	0800d6b9 	.word	0x0800d6b9
 800d654:	2b6e      	cmp	r3, #110	@ 0x6e
 800d656:	d809      	bhi.n	800d66c <_scanf_float+0x138>
 800d658:	2b60      	cmp	r3, #96	@ 0x60
 800d65a:	d8b1      	bhi.n	800d5c0 <_scanf_float+0x8c>
 800d65c:	2b54      	cmp	r3, #84	@ 0x54
 800d65e:	d07b      	beq.n	800d758 <_scanf_float+0x224>
 800d660:	2b59      	cmp	r3, #89	@ 0x59
 800d662:	d19a      	bne.n	800d59a <_scanf_float+0x66>
 800d664:	2d07      	cmp	r5, #7
 800d666:	d198      	bne.n	800d59a <_scanf_float+0x66>
 800d668:	2508      	movs	r5, #8
 800d66a:	e02f      	b.n	800d6cc <_scanf_float+0x198>
 800d66c:	2b74      	cmp	r3, #116	@ 0x74
 800d66e:	d073      	beq.n	800d758 <_scanf_float+0x224>
 800d670:	2b79      	cmp	r3, #121	@ 0x79
 800d672:	e7f6      	b.n	800d662 <_scanf_float+0x12e>
 800d674:	6821      	ldr	r1, [r4, #0]
 800d676:	05c8      	lsls	r0, r1, #23
 800d678:	d51e      	bpl.n	800d6b8 <_scanf_float+0x184>
 800d67a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800d67e:	6021      	str	r1, [r4, #0]
 800d680:	3701      	adds	r7, #1
 800d682:	f1bb 0f00 	cmp.w	fp, #0
 800d686:	d003      	beq.n	800d690 <_scanf_float+0x15c>
 800d688:	3201      	adds	r2, #1
 800d68a:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 800d68e:	60a2      	str	r2, [r4, #8]
 800d690:	68a3      	ldr	r3, [r4, #8]
 800d692:	3b01      	subs	r3, #1
 800d694:	60a3      	str	r3, [r4, #8]
 800d696:	6923      	ldr	r3, [r4, #16]
 800d698:	3301      	adds	r3, #1
 800d69a:	6123      	str	r3, [r4, #16]
 800d69c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800d6a0:	3b01      	subs	r3, #1
 800d6a2:	2b00      	cmp	r3, #0
 800d6a4:	f8c9 3004 	str.w	r3, [r9, #4]
 800d6a8:	f340 8082 	ble.w	800d7b0 <_scanf_float+0x27c>
 800d6ac:	f8d9 3000 	ldr.w	r3, [r9]
 800d6b0:	3301      	adds	r3, #1
 800d6b2:	f8c9 3000 	str.w	r3, [r9]
 800d6b6:	e762      	b.n	800d57e <_scanf_float+0x4a>
 800d6b8:	eb1a 0105 	adds.w	r1, sl, r5
 800d6bc:	f47f af6d 	bne.w	800d59a <_scanf_float+0x66>
 800d6c0:	6822      	ldr	r2, [r4, #0]
 800d6c2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800d6c6:	6022      	str	r2, [r4, #0]
 800d6c8:	460d      	mov	r5, r1
 800d6ca:	468a      	mov	sl, r1
 800d6cc:	f806 3b01 	strb.w	r3, [r6], #1
 800d6d0:	e7de      	b.n	800d690 <_scanf_float+0x15c>
 800d6d2:	6822      	ldr	r2, [r4, #0]
 800d6d4:	0610      	lsls	r0, r2, #24
 800d6d6:	f57f af60 	bpl.w	800d59a <_scanf_float+0x66>
 800d6da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800d6de:	6022      	str	r2, [r4, #0]
 800d6e0:	e7f4      	b.n	800d6cc <_scanf_float+0x198>
 800d6e2:	f1ba 0f00 	cmp.w	sl, #0
 800d6e6:	d10c      	bne.n	800d702 <_scanf_float+0x1ce>
 800d6e8:	b977      	cbnz	r7, 800d708 <_scanf_float+0x1d4>
 800d6ea:	6822      	ldr	r2, [r4, #0]
 800d6ec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d6f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d6f4:	d108      	bne.n	800d708 <_scanf_float+0x1d4>
 800d6f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d6fa:	6022      	str	r2, [r4, #0]
 800d6fc:	f04f 0a01 	mov.w	sl, #1
 800d700:	e7e4      	b.n	800d6cc <_scanf_float+0x198>
 800d702:	f1ba 0f02 	cmp.w	sl, #2
 800d706:	d050      	beq.n	800d7aa <_scanf_float+0x276>
 800d708:	2d01      	cmp	r5, #1
 800d70a:	d002      	beq.n	800d712 <_scanf_float+0x1de>
 800d70c:	2d04      	cmp	r5, #4
 800d70e:	f47f af44 	bne.w	800d59a <_scanf_float+0x66>
 800d712:	3501      	adds	r5, #1
 800d714:	b2ed      	uxtb	r5, r5
 800d716:	e7d9      	b.n	800d6cc <_scanf_float+0x198>
 800d718:	f1ba 0f01 	cmp.w	sl, #1
 800d71c:	f47f af3d 	bne.w	800d59a <_scanf_float+0x66>
 800d720:	f04f 0a02 	mov.w	sl, #2
 800d724:	e7d2      	b.n	800d6cc <_scanf_float+0x198>
 800d726:	b975      	cbnz	r5, 800d746 <_scanf_float+0x212>
 800d728:	2f00      	cmp	r7, #0
 800d72a:	f47f af37 	bne.w	800d59c <_scanf_float+0x68>
 800d72e:	6822      	ldr	r2, [r4, #0]
 800d730:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800d734:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800d738:	f040 8103 	bne.w	800d942 <_scanf_float+0x40e>
 800d73c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d740:	6022      	str	r2, [r4, #0]
 800d742:	2501      	movs	r5, #1
 800d744:	e7c2      	b.n	800d6cc <_scanf_float+0x198>
 800d746:	2d03      	cmp	r5, #3
 800d748:	d0e3      	beq.n	800d712 <_scanf_float+0x1de>
 800d74a:	2d05      	cmp	r5, #5
 800d74c:	e7df      	b.n	800d70e <_scanf_float+0x1da>
 800d74e:	2d02      	cmp	r5, #2
 800d750:	f47f af23 	bne.w	800d59a <_scanf_float+0x66>
 800d754:	2503      	movs	r5, #3
 800d756:	e7b9      	b.n	800d6cc <_scanf_float+0x198>
 800d758:	2d06      	cmp	r5, #6
 800d75a:	f47f af1e 	bne.w	800d59a <_scanf_float+0x66>
 800d75e:	2507      	movs	r5, #7
 800d760:	e7b4      	b.n	800d6cc <_scanf_float+0x198>
 800d762:	6822      	ldr	r2, [r4, #0]
 800d764:	0591      	lsls	r1, r2, #22
 800d766:	f57f af18 	bpl.w	800d59a <_scanf_float+0x66>
 800d76a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800d76e:	6022      	str	r2, [r4, #0]
 800d770:	9702      	str	r7, [sp, #8]
 800d772:	e7ab      	b.n	800d6cc <_scanf_float+0x198>
 800d774:	6822      	ldr	r2, [r4, #0]
 800d776:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800d77a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d77e:	d005      	beq.n	800d78c <_scanf_float+0x258>
 800d780:	0550      	lsls	r0, r2, #21
 800d782:	f57f af0a 	bpl.w	800d59a <_scanf_float+0x66>
 800d786:	2f00      	cmp	r7, #0
 800d788:	f000 80db 	beq.w	800d942 <_scanf_float+0x40e>
 800d78c:	0591      	lsls	r1, r2, #22
 800d78e:	bf58      	it	pl
 800d790:	9902      	ldrpl	r1, [sp, #8]
 800d792:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800d796:	bf58      	it	pl
 800d798:	1a79      	subpl	r1, r7, r1
 800d79a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800d79e:	bf58      	it	pl
 800d7a0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800d7a4:	6022      	str	r2, [r4, #0]
 800d7a6:	2700      	movs	r7, #0
 800d7a8:	e790      	b.n	800d6cc <_scanf_float+0x198>
 800d7aa:	f04f 0a03 	mov.w	sl, #3
 800d7ae:	e78d      	b.n	800d6cc <_scanf_float+0x198>
 800d7b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800d7b4:	4649      	mov	r1, r9
 800d7b6:	4640      	mov	r0, r8
 800d7b8:	4798      	blx	r3
 800d7ba:	2800      	cmp	r0, #0
 800d7bc:	f43f aedf 	beq.w	800d57e <_scanf_float+0x4a>
 800d7c0:	e6eb      	b.n	800d59a <_scanf_float+0x66>
 800d7c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d7c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d7ca:	464a      	mov	r2, r9
 800d7cc:	4640      	mov	r0, r8
 800d7ce:	4798      	blx	r3
 800d7d0:	6923      	ldr	r3, [r4, #16]
 800d7d2:	3b01      	subs	r3, #1
 800d7d4:	6123      	str	r3, [r4, #16]
 800d7d6:	e6eb      	b.n	800d5b0 <_scanf_float+0x7c>
 800d7d8:	1e6b      	subs	r3, r5, #1
 800d7da:	2b06      	cmp	r3, #6
 800d7dc:	d824      	bhi.n	800d828 <_scanf_float+0x2f4>
 800d7de:	2d02      	cmp	r5, #2
 800d7e0:	d836      	bhi.n	800d850 <_scanf_float+0x31c>
 800d7e2:	9b01      	ldr	r3, [sp, #4]
 800d7e4:	429e      	cmp	r6, r3
 800d7e6:	f67f aee7 	bls.w	800d5b8 <_scanf_float+0x84>
 800d7ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d7ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d7f2:	464a      	mov	r2, r9
 800d7f4:	4640      	mov	r0, r8
 800d7f6:	4798      	blx	r3
 800d7f8:	6923      	ldr	r3, [r4, #16]
 800d7fa:	3b01      	subs	r3, #1
 800d7fc:	6123      	str	r3, [r4, #16]
 800d7fe:	e7f0      	b.n	800d7e2 <_scanf_float+0x2ae>
 800d800:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d804:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800d808:	464a      	mov	r2, r9
 800d80a:	4640      	mov	r0, r8
 800d80c:	4798      	blx	r3
 800d80e:	6923      	ldr	r3, [r4, #16]
 800d810:	3b01      	subs	r3, #1
 800d812:	6123      	str	r3, [r4, #16]
 800d814:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800d818:	fa5f fa8a 	uxtb.w	sl, sl
 800d81c:	f1ba 0f02 	cmp.w	sl, #2
 800d820:	d1ee      	bne.n	800d800 <_scanf_float+0x2cc>
 800d822:	3d03      	subs	r5, #3
 800d824:	b2ed      	uxtb	r5, r5
 800d826:	1b76      	subs	r6, r6, r5
 800d828:	6823      	ldr	r3, [r4, #0]
 800d82a:	05da      	lsls	r2, r3, #23
 800d82c:	d530      	bpl.n	800d890 <_scanf_float+0x35c>
 800d82e:	055b      	lsls	r3, r3, #21
 800d830:	d511      	bpl.n	800d856 <_scanf_float+0x322>
 800d832:	9b01      	ldr	r3, [sp, #4]
 800d834:	429e      	cmp	r6, r3
 800d836:	f67f aebf 	bls.w	800d5b8 <_scanf_float+0x84>
 800d83a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d83e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800d842:	464a      	mov	r2, r9
 800d844:	4640      	mov	r0, r8
 800d846:	4798      	blx	r3
 800d848:	6923      	ldr	r3, [r4, #16]
 800d84a:	3b01      	subs	r3, #1
 800d84c:	6123      	str	r3, [r4, #16]
 800d84e:	e7f0      	b.n	800d832 <_scanf_float+0x2fe>
 800d850:	46aa      	mov	sl, r5
 800d852:	46b3      	mov	fp, r6
 800d854:	e7de      	b.n	800d814 <_scanf_float+0x2e0>
 800d856:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800d85a:	6923      	ldr	r3, [r4, #16]
 800d85c:	2965      	cmp	r1, #101	@ 0x65
 800d85e:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800d862:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 800d866:	6123      	str	r3, [r4, #16]
 800d868:	d00c      	beq.n	800d884 <_scanf_float+0x350>
 800d86a:	2945      	cmp	r1, #69	@ 0x45
 800d86c:	d00a      	beq.n	800d884 <_scanf_float+0x350>
 800d86e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d872:	464a      	mov	r2, r9
 800d874:	4640      	mov	r0, r8
 800d876:	4798      	blx	r3
 800d878:	6923      	ldr	r3, [r4, #16]
 800d87a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800d87e:	3b01      	subs	r3, #1
 800d880:	1eb5      	subs	r5, r6, #2
 800d882:	6123      	str	r3, [r4, #16]
 800d884:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800d888:	464a      	mov	r2, r9
 800d88a:	4640      	mov	r0, r8
 800d88c:	4798      	blx	r3
 800d88e:	462e      	mov	r6, r5
 800d890:	6822      	ldr	r2, [r4, #0]
 800d892:	f012 0210 	ands.w	r2, r2, #16
 800d896:	d001      	beq.n	800d89c <_scanf_float+0x368>
 800d898:	2000      	movs	r0, #0
 800d89a:	e68e      	b.n	800d5ba <_scanf_float+0x86>
 800d89c:	7032      	strb	r2, [r6, #0]
 800d89e:	6823      	ldr	r3, [r4, #0]
 800d8a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800d8a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d8a8:	d125      	bne.n	800d8f6 <_scanf_float+0x3c2>
 800d8aa:	9b02      	ldr	r3, [sp, #8]
 800d8ac:	429f      	cmp	r7, r3
 800d8ae:	d00a      	beq.n	800d8c6 <_scanf_float+0x392>
 800d8b0:	1bda      	subs	r2, r3, r7
 800d8b2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800d8b6:	429e      	cmp	r6, r3
 800d8b8:	bf28      	it	cs
 800d8ba:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800d8be:	4922      	ldr	r1, [pc, #136]	@ (800d948 <_scanf_float+0x414>)
 800d8c0:	4630      	mov	r0, r6
 800d8c2:	f000 f905 	bl	800dad0 <siprintf>
 800d8c6:	9901      	ldr	r1, [sp, #4]
 800d8c8:	2200      	movs	r2, #0
 800d8ca:	4640      	mov	r0, r8
 800d8cc:	f000 ffc8 	bl	800e860 <_strtod_r>
 800d8d0:	9b03      	ldr	r3, [sp, #12]
 800d8d2:	6821      	ldr	r1, [r4, #0]
 800d8d4:	681b      	ldr	r3, [r3, #0]
 800d8d6:	f011 0f02 	tst.w	r1, #2
 800d8da:	ec57 6b10 	vmov	r6, r7, d0
 800d8de:	f103 0204 	add.w	r2, r3, #4
 800d8e2:	d015      	beq.n	800d910 <_scanf_float+0x3dc>
 800d8e4:	9903      	ldr	r1, [sp, #12]
 800d8e6:	600a      	str	r2, [r1, #0]
 800d8e8:	681b      	ldr	r3, [r3, #0]
 800d8ea:	e9c3 6700 	strd	r6, r7, [r3]
 800d8ee:	68e3      	ldr	r3, [r4, #12]
 800d8f0:	3301      	adds	r3, #1
 800d8f2:	60e3      	str	r3, [r4, #12]
 800d8f4:	e7d0      	b.n	800d898 <_scanf_float+0x364>
 800d8f6:	9b04      	ldr	r3, [sp, #16]
 800d8f8:	2b00      	cmp	r3, #0
 800d8fa:	d0e4      	beq.n	800d8c6 <_scanf_float+0x392>
 800d8fc:	9905      	ldr	r1, [sp, #20]
 800d8fe:	230a      	movs	r3, #10
 800d900:	3101      	adds	r1, #1
 800d902:	4640      	mov	r0, r8
 800d904:	f001 f82c 	bl	800e960 <_strtol_r>
 800d908:	9b04      	ldr	r3, [sp, #16]
 800d90a:	9e05      	ldr	r6, [sp, #20]
 800d90c:	1ac2      	subs	r2, r0, r3
 800d90e:	e7d0      	b.n	800d8b2 <_scanf_float+0x37e>
 800d910:	f011 0f04 	tst.w	r1, #4
 800d914:	9903      	ldr	r1, [sp, #12]
 800d916:	600a      	str	r2, [r1, #0]
 800d918:	d1e6      	bne.n	800d8e8 <_scanf_float+0x3b4>
 800d91a:	681d      	ldr	r5, [r3, #0]
 800d91c:	4632      	mov	r2, r6
 800d91e:	463b      	mov	r3, r7
 800d920:	4630      	mov	r0, r6
 800d922:	4639      	mov	r1, r7
 800d924:	f7f3 f90a 	bl	8000b3c <__aeabi_dcmpun>
 800d928:	b128      	cbz	r0, 800d936 <_scanf_float+0x402>
 800d92a:	4808      	ldr	r0, [pc, #32]	@ (800d94c <_scanf_float+0x418>)
 800d92c:	f001 f9a0 	bl	800ec70 <nanf>
 800d930:	ed85 0a00 	vstr	s0, [r5]
 800d934:	e7db      	b.n	800d8ee <_scanf_float+0x3ba>
 800d936:	4630      	mov	r0, r6
 800d938:	4639      	mov	r1, r7
 800d93a:	f7f3 f95d 	bl	8000bf8 <__aeabi_d2f>
 800d93e:	6028      	str	r0, [r5, #0]
 800d940:	e7d5      	b.n	800d8ee <_scanf_float+0x3ba>
 800d942:	2700      	movs	r7, #0
 800d944:	e62e      	b.n	800d5a4 <_scanf_float+0x70>
 800d946:	bf00      	nop
 800d948:	08012674 	.word	0x08012674
 800d94c:	08012815 	.word	0x08012815

0800d950 <setvbuf>:
 800d950:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d954:	461d      	mov	r5, r3
 800d956:	4b57      	ldr	r3, [pc, #348]	@ (800dab4 <setvbuf+0x164>)
 800d958:	681f      	ldr	r7, [r3, #0]
 800d95a:	4604      	mov	r4, r0
 800d95c:	460e      	mov	r6, r1
 800d95e:	4690      	mov	r8, r2
 800d960:	b127      	cbz	r7, 800d96c <setvbuf+0x1c>
 800d962:	6a3b      	ldr	r3, [r7, #32]
 800d964:	b913      	cbnz	r3, 800d96c <setvbuf+0x1c>
 800d966:	4638      	mov	r0, r7
 800d968:	f000 f960 	bl	800dc2c <__sinit>
 800d96c:	f1b8 0f02 	cmp.w	r8, #2
 800d970:	d006      	beq.n	800d980 <setvbuf+0x30>
 800d972:	f1b8 0f01 	cmp.w	r8, #1
 800d976:	f200 809a 	bhi.w	800daae <setvbuf+0x15e>
 800d97a:	2d00      	cmp	r5, #0
 800d97c:	f2c0 8097 	blt.w	800daae <setvbuf+0x15e>
 800d980:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d982:	07d9      	lsls	r1, r3, #31
 800d984:	d405      	bmi.n	800d992 <setvbuf+0x42>
 800d986:	89a3      	ldrh	r3, [r4, #12]
 800d988:	059a      	lsls	r2, r3, #22
 800d98a:	d402      	bmi.n	800d992 <setvbuf+0x42>
 800d98c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d98e:	f001 f93e 	bl	800ec0e <__retarget_lock_acquire_recursive>
 800d992:	4621      	mov	r1, r4
 800d994:	4638      	mov	r0, r7
 800d996:	f002 fe7d 	bl	8010694 <_fflush_r>
 800d99a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d99c:	b141      	cbz	r1, 800d9b0 <setvbuf+0x60>
 800d99e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d9a2:	4299      	cmp	r1, r3
 800d9a4:	d002      	beq.n	800d9ac <setvbuf+0x5c>
 800d9a6:	4638      	mov	r0, r7
 800d9a8:	f001 ffc2 	bl	800f930 <_free_r>
 800d9ac:	2300      	movs	r3, #0
 800d9ae:	6363      	str	r3, [r4, #52]	@ 0x34
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	61a3      	str	r3, [r4, #24]
 800d9b4:	6063      	str	r3, [r4, #4]
 800d9b6:	89a3      	ldrh	r3, [r4, #12]
 800d9b8:	061b      	lsls	r3, r3, #24
 800d9ba:	d503      	bpl.n	800d9c4 <setvbuf+0x74>
 800d9bc:	6921      	ldr	r1, [r4, #16]
 800d9be:	4638      	mov	r0, r7
 800d9c0:	f001 ffb6 	bl	800f930 <_free_r>
 800d9c4:	89a3      	ldrh	r3, [r4, #12]
 800d9c6:	f423 634a 	bic.w	r3, r3, #3232	@ 0xca0
 800d9ca:	f023 0303 	bic.w	r3, r3, #3
 800d9ce:	f1b8 0f02 	cmp.w	r8, #2
 800d9d2:	81a3      	strh	r3, [r4, #12]
 800d9d4:	d061      	beq.n	800da9a <setvbuf+0x14a>
 800d9d6:	ab01      	add	r3, sp, #4
 800d9d8:	466a      	mov	r2, sp
 800d9da:	4621      	mov	r1, r4
 800d9dc:	4638      	mov	r0, r7
 800d9de:	f000 ffdf 	bl	800e9a0 <__swhatbuf_r>
 800d9e2:	89a3      	ldrh	r3, [r4, #12]
 800d9e4:	4318      	orrs	r0, r3
 800d9e6:	81a0      	strh	r0, [r4, #12]
 800d9e8:	bb2d      	cbnz	r5, 800da36 <setvbuf+0xe6>
 800d9ea:	9d00      	ldr	r5, [sp, #0]
 800d9ec:	4628      	mov	r0, r5
 800d9ee:	f7ff fb63 	bl	800d0b8 <malloc>
 800d9f2:	4606      	mov	r6, r0
 800d9f4:	2800      	cmp	r0, #0
 800d9f6:	d152      	bne.n	800da9e <setvbuf+0x14e>
 800d9f8:	f8dd 9000 	ldr.w	r9, [sp]
 800d9fc:	45a9      	cmp	r9, r5
 800d9fe:	d140      	bne.n	800da82 <setvbuf+0x132>
 800da00:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800da04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da08:	f043 0202 	orr.w	r2, r3, #2
 800da0c:	81a2      	strh	r2, [r4, #12]
 800da0e:	2200      	movs	r2, #0
 800da10:	60a2      	str	r2, [r4, #8]
 800da12:	f104 0247 	add.w	r2, r4, #71	@ 0x47
 800da16:	6022      	str	r2, [r4, #0]
 800da18:	6122      	str	r2, [r4, #16]
 800da1a:	2201      	movs	r2, #1
 800da1c:	6162      	str	r2, [r4, #20]
 800da1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da20:	07d6      	lsls	r6, r2, #31
 800da22:	d404      	bmi.n	800da2e <setvbuf+0xde>
 800da24:	0598      	lsls	r0, r3, #22
 800da26:	d402      	bmi.n	800da2e <setvbuf+0xde>
 800da28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da2a:	f001 f8f1 	bl	800ec10 <__retarget_lock_release_recursive>
 800da2e:	4628      	mov	r0, r5
 800da30:	b003      	add	sp, #12
 800da32:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800da36:	2e00      	cmp	r6, #0
 800da38:	d0d8      	beq.n	800d9ec <setvbuf+0x9c>
 800da3a:	6a3b      	ldr	r3, [r7, #32]
 800da3c:	b913      	cbnz	r3, 800da44 <setvbuf+0xf4>
 800da3e:	4638      	mov	r0, r7
 800da40:	f000 f8f4 	bl	800dc2c <__sinit>
 800da44:	f1b8 0f01 	cmp.w	r8, #1
 800da48:	bf08      	it	eq
 800da4a:	89a3      	ldrheq	r3, [r4, #12]
 800da4c:	6026      	str	r6, [r4, #0]
 800da4e:	bf04      	itt	eq
 800da50:	f043 0301 	orreq.w	r3, r3, #1
 800da54:	81a3      	strheq	r3, [r4, #12]
 800da56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da5a:	f013 0208 	ands.w	r2, r3, #8
 800da5e:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800da62:	d01e      	beq.n	800daa2 <setvbuf+0x152>
 800da64:	07d9      	lsls	r1, r3, #31
 800da66:	bf41      	itttt	mi
 800da68:	2200      	movmi	r2, #0
 800da6a:	426d      	negmi	r5, r5
 800da6c:	60a2      	strmi	r2, [r4, #8]
 800da6e:	61a5      	strmi	r5, [r4, #24]
 800da70:	bf58      	it	pl
 800da72:	60a5      	strpl	r5, [r4, #8]
 800da74:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800da76:	07d2      	lsls	r2, r2, #31
 800da78:	d401      	bmi.n	800da7e <setvbuf+0x12e>
 800da7a:	059b      	lsls	r3, r3, #22
 800da7c:	d513      	bpl.n	800daa6 <setvbuf+0x156>
 800da7e:	2500      	movs	r5, #0
 800da80:	e7d5      	b.n	800da2e <setvbuf+0xde>
 800da82:	4648      	mov	r0, r9
 800da84:	f7ff fb18 	bl	800d0b8 <malloc>
 800da88:	4606      	mov	r6, r0
 800da8a:	2800      	cmp	r0, #0
 800da8c:	d0b8      	beq.n	800da00 <setvbuf+0xb0>
 800da8e:	89a3      	ldrh	r3, [r4, #12]
 800da90:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da94:	81a3      	strh	r3, [r4, #12]
 800da96:	464d      	mov	r5, r9
 800da98:	e7cf      	b.n	800da3a <setvbuf+0xea>
 800da9a:	2500      	movs	r5, #0
 800da9c:	e7b2      	b.n	800da04 <setvbuf+0xb4>
 800da9e:	46a9      	mov	r9, r5
 800daa0:	e7f5      	b.n	800da8e <setvbuf+0x13e>
 800daa2:	60a2      	str	r2, [r4, #8]
 800daa4:	e7e6      	b.n	800da74 <setvbuf+0x124>
 800daa6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800daa8:	f001 f8b2 	bl	800ec10 <__retarget_lock_release_recursive>
 800daac:	e7e7      	b.n	800da7e <setvbuf+0x12e>
 800daae:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800dab2:	e7bc      	b.n	800da2e <setvbuf+0xde>
 800dab4:	200001a8 	.word	0x200001a8

0800dab8 <__malloc_lock>:
 800dab8:	4801      	ldr	r0, [pc, #4]	@ (800dac0 <__malloc_lock+0x8>)
 800daba:	f001 b8a8 	b.w	800ec0e <__retarget_lock_acquire_recursive>
 800dabe:	bf00      	nop
 800dac0:	20000880 	.word	0x20000880

0800dac4 <__malloc_unlock>:
 800dac4:	4801      	ldr	r0, [pc, #4]	@ (800dacc <__malloc_unlock+0x8>)
 800dac6:	f001 b8a3 	b.w	800ec10 <__retarget_lock_release_recursive>
 800daca:	bf00      	nop
 800dacc:	20000880 	.word	0x20000880

0800dad0 <siprintf>:
 800dad0:	b40e      	push	{r1, r2, r3}
 800dad2:	b510      	push	{r4, lr}
 800dad4:	b09d      	sub	sp, #116	@ 0x74
 800dad6:	ab1f      	add	r3, sp, #124	@ 0x7c
 800dad8:	9002      	str	r0, [sp, #8]
 800dada:	9006      	str	r0, [sp, #24]
 800dadc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800dae0:	480a      	ldr	r0, [pc, #40]	@ (800db0c <siprintf+0x3c>)
 800dae2:	9107      	str	r1, [sp, #28]
 800dae4:	9104      	str	r1, [sp, #16]
 800dae6:	490a      	ldr	r1, [pc, #40]	@ (800db10 <siprintf+0x40>)
 800dae8:	f853 2b04 	ldr.w	r2, [r3], #4
 800daec:	9105      	str	r1, [sp, #20]
 800daee:	2400      	movs	r4, #0
 800daf0:	a902      	add	r1, sp, #8
 800daf2:	6800      	ldr	r0, [r0, #0]
 800daf4:	9301      	str	r3, [sp, #4]
 800daf6:	941b      	str	r4, [sp, #108]	@ 0x6c
 800daf8:	f002 faf8 	bl	80100ec <_svfiprintf_r>
 800dafc:	9b02      	ldr	r3, [sp, #8]
 800dafe:	701c      	strb	r4, [r3, #0]
 800db00:	b01d      	add	sp, #116	@ 0x74
 800db02:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db06:	b003      	add	sp, #12
 800db08:	4770      	bx	lr
 800db0a:	bf00      	nop
 800db0c:	200001a8 	.word	0x200001a8
 800db10:	ffff0208 	.word	0xffff0208

0800db14 <std>:
 800db14:	2300      	movs	r3, #0
 800db16:	b510      	push	{r4, lr}
 800db18:	4604      	mov	r4, r0
 800db1a:	e9c0 3300 	strd	r3, r3, [r0]
 800db1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800db22:	6083      	str	r3, [r0, #8]
 800db24:	8181      	strh	r1, [r0, #12]
 800db26:	6643      	str	r3, [r0, #100]	@ 0x64
 800db28:	81c2      	strh	r2, [r0, #14]
 800db2a:	6183      	str	r3, [r0, #24]
 800db2c:	4619      	mov	r1, r3
 800db2e:	2208      	movs	r2, #8
 800db30:	305c      	adds	r0, #92	@ 0x5c
 800db32:	f001 f807 	bl	800eb44 <memset>
 800db36:	4b0d      	ldr	r3, [pc, #52]	@ (800db6c <std+0x58>)
 800db38:	6263      	str	r3, [r4, #36]	@ 0x24
 800db3a:	4b0d      	ldr	r3, [pc, #52]	@ (800db70 <std+0x5c>)
 800db3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800db3e:	4b0d      	ldr	r3, [pc, #52]	@ (800db74 <std+0x60>)
 800db40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800db42:	4b0d      	ldr	r3, [pc, #52]	@ (800db78 <std+0x64>)
 800db44:	6323      	str	r3, [r4, #48]	@ 0x30
 800db46:	4b0d      	ldr	r3, [pc, #52]	@ (800db7c <std+0x68>)
 800db48:	6224      	str	r4, [r4, #32]
 800db4a:	429c      	cmp	r4, r3
 800db4c:	d006      	beq.n	800db5c <std+0x48>
 800db4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800db52:	4294      	cmp	r4, r2
 800db54:	d002      	beq.n	800db5c <std+0x48>
 800db56:	33d0      	adds	r3, #208	@ 0xd0
 800db58:	429c      	cmp	r4, r3
 800db5a:	d105      	bne.n	800db68 <std+0x54>
 800db5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800db60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800db64:	f001 b852 	b.w	800ec0c <__retarget_lock_init_recursive>
 800db68:	bd10      	pop	{r4, pc}
 800db6a:	bf00      	nop
 800db6c:	08011039 	.word	0x08011039
 800db70:	0801105b 	.word	0x0801105b
 800db74:	08011093 	.word	0x08011093
 800db78:	080110b7 	.word	0x080110b7
 800db7c:	20000744 	.word	0x20000744

0800db80 <stdio_exit_handler>:
 800db80:	4a02      	ldr	r2, [pc, #8]	@ (800db8c <stdio_exit_handler+0xc>)
 800db82:	4903      	ldr	r1, [pc, #12]	@ (800db90 <stdio_exit_handler+0x10>)
 800db84:	4803      	ldr	r0, [pc, #12]	@ (800db94 <stdio_exit_handler+0x14>)
 800db86:	f000 beed 	b.w	800e964 <_fwalk_sglue>
 800db8a:	bf00      	nop
 800db8c:	20000030 	.word	0x20000030
 800db90:	08010695 	.word	0x08010695
 800db94:	200001ac 	.word	0x200001ac

0800db98 <cleanup_stdio>:
 800db98:	6841      	ldr	r1, [r0, #4]
 800db9a:	4b0c      	ldr	r3, [pc, #48]	@ (800dbcc <cleanup_stdio+0x34>)
 800db9c:	4299      	cmp	r1, r3
 800db9e:	b510      	push	{r4, lr}
 800dba0:	4604      	mov	r4, r0
 800dba2:	d001      	beq.n	800dba8 <cleanup_stdio+0x10>
 800dba4:	f002 fd76 	bl	8010694 <_fflush_r>
 800dba8:	68a1      	ldr	r1, [r4, #8]
 800dbaa:	4b09      	ldr	r3, [pc, #36]	@ (800dbd0 <cleanup_stdio+0x38>)
 800dbac:	4299      	cmp	r1, r3
 800dbae:	d002      	beq.n	800dbb6 <cleanup_stdio+0x1e>
 800dbb0:	4620      	mov	r0, r4
 800dbb2:	f002 fd6f 	bl	8010694 <_fflush_r>
 800dbb6:	68e1      	ldr	r1, [r4, #12]
 800dbb8:	4b06      	ldr	r3, [pc, #24]	@ (800dbd4 <cleanup_stdio+0x3c>)
 800dbba:	4299      	cmp	r1, r3
 800dbbc:	d004      	beq.n	800dbc8 <cleanup_stdio+0x30>
 800dbbe:	4620      	mov	r0, r4
 800dbc0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dbc4:	f002 bd66 	b.w	8010694 <_fflush_r>
 800dbc8:	bd10      	pop	{r4, pc}
 800dbca:	bf00      	nop
 800dbcc:	20000744 	.word	0x20000744
 800dbd0:	200007ac 	.word	0x200007ac
 800dbd4:	20000814 	.word	0x20000814

0800dbd8 <global_stdio_init.part.0>:
 800dbd8:	b510      	push	{r4, lr}
 800dbda:	4b0b      	ldr	r3, [pc, #44]	@ (800dc08 <global_stdio_init.part.0+0x30>)
 800dbdc:	4c0b      	ldr	r4, [pc, #44]	@ (800dc0c <global_stdio_init.part.0+0x34>)
 800dbde:	4a0c      	ldr	r2, [pc, #48]	@ (800dc10 <global_stdio_init.part.0+0x38>)
 800dbe0:	601a      	str	r2, [r3, #0]
 800dbe2:	4620      	mov	r0, r4
 800dbe4:	2200      	movs	r2, #0
 800dbe6:	2104      	movs	r1, #4
 800dbe8:	f7ff ff94 	bl	800db14 <std>
 800dbec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800dbf0:	2201      	movs	r2, #1
 800dbf2:	2109      	movs	r1, #9
 800dbf4:	f7ff ff8e 	bl	800db14 <std>
 800dbf8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800dbfc:	2202      	movs	r2, #2
 800dbfe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dc02:	2112      	movs	r1, #18
 800dc04:	f7ff bf86 	b.w	800db14 <std>
 800dc08:	2000087c 	.word	0x2000087c
 800dc0c:	20000744 	.word	0x20000744
 800dc10:	0800db81 	.word	0x0800db81

0800dc14 <__sfp_lock_acquire>:
 800dc14:	4801      	ldr	r0, [pc, #4]	@ (800dc1c <__sfp_lock_acquire+0x8>)
 800dc16:	f000 bffa 	b.w	800ec0e <__retarget_lock_acquire_recursive>
 800dc1a:	bf00      	nop
 800dc1c:	20000881 	.word	0x20000881

0800dc20 <__sfp_lock_release>:
 800dc20:	4801      	ldr	r0, [pc, #4]	@ (800dc28 <__sfp_lock_release+0x8>)
 800dc22:	f000 bff5 	b.w	800ec10 <__retarget_lock_release_recursive>
 800dc26:	bf00      	nop
 800dc28:	20000881 	.word	0x20000881

0800dc2c <__sinit>:
 800dc2c:	b510      	push	{r4, lr}
 800dc2e:	4604      	mov	r4, r0
 800dc30:	f7ff fff0 	bl	800dc14 <__sfp_lock_acquire>
 800dc34:	6a23      	ldr	r3, [r4, #32]
 800dc36:	b11b      	cbz	r3, 800dc40 <__sinit+0x14>
 800dc38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dc3c:	f7ff bff0 	b.w	800dc20 <__sfp_lock_release>
 800dc40:	4b04      	ldr	r3, [pc, #16]	@ (800dc54 <__sinit+0x28>)
 800dc42:	6223      	str	r3, [r4, #32]
 800dc44:	4b04      	ldr	r3, [pc, #16]	@ (800dc58 <__sinit+0x2c>)
 800dc46:	681b      	ldr	r3, [r3, #0]
 800dc48:	2b00      	cmp	r3, #0
 800dc4a:	d1f5      	bne.n	800dc38 <__sinit+0xc>
 800dc4c:	f7ff ffc4 	bl	800dbd8 <global_stdio_init.part.0>
 800dc50:	e7f2      	b.n	800dc38 <__sinit+0xc>
 800dc52:	bf00      	nop
 800dc54:	0800db99 	.word	0x0800db99
 800dc58:	2000087c 	.word	0x2000087c

0800dc5c <sulp>:
 800dc5c:	b570      	push	{r4, r5, r6, lr}
 800dc5e:	4604      	mov	r4, r0
 800dc60:	460d      	mov	r5, r1
 800dc62:	ec45 4b10 	vmov	d0, r4, r5
 800dc66:	4616      	mov	r6, r2
 800dc68:	f003 f8a8 	bl	8010dbc <__ulp>
 800dc6c:	ec51 0b10 	vmov	r0, r1, d0
 800dc70:	b17e      	cbz	r6, 800dc92 <sulp+0x36>
 800dc72:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dc76:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	dd09      	ble.n	800dc92 <sulp+0x36>
 800dc7e:	051b      	lsls	r3, r3, #20
 800dc80:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800dc84:	2400      	movs	r4, #0
 800dc86:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800dc8a:	4622      	mov	r2, r4
 800dc8c:	462b      	mov	r3, r5
 800dc8e:	f7f2 fcbb 	bl	8000608 <__aeabi_dmul>
 800dc92:	ec41 0b10 	vmov	d0, r0, r1
 800dc96:	bd70      	pop	{r4, r5, r6, pc}

0800dc98 <_strtod_l>:
 800dc98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc9c:	b09f      	sub	sp, #124	@ 0x7c
 800dc9e:	460c      	mov	r4, r1
 800dca0:	9217      	str	r2, [sp, #92]	@ 0x5c
 800dca2:	2200      	movs	r2, #0
 800dca4:	921a      	str	r2, [sp, #104]	@ 0x68
 800dca6:	9005      	str	r0, [sp, #20]
 800dca8:	f04f 0a00 	mov.w	sl, #0
 800dcac:	f04f 0b00 	mov.w	fp, #0
 800dcb0:	460a      	mov	r2, r1
 800dcb2:	9219      	str	r2, [sp, #100]	@ 0x64
 800dcb4:	7811      	ldrb	r1, [r2, #0]
 800dcb6:	292b      	cmp	r1, #43	@ 0x2b
 800dcb8:	d04a      	beq.n	800dd50 <_strtod_l+0xb8>
 800dcba:	d838      	bhi.n	800dd2e <_strtod_l+0x96>
 800dcbc:	290d      	cmp	r1, #13
 800dcbe:	d832      	bhi.n	800dd26 <_strtod_l+0x8e>
 800dcc0:	2908      	cmp	r1, #8
 800dcc2:	d832      	bhi.n	800dd2a <_strtod_l+0x92>
 800dcc4:	2900      	cmp	r1, #0
 800dcc6:	d03b      	beq.n	800dd40 <_strtod_l+0xa8>
 800dcc8:	2200      	movs	r2, #0
 800dcca:	920e      	str	r2, [sp, #56]	@ 0x38
 800dccc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800dcce:	782a      	ldrb	r2, [r5, #0]
 800dcd0:	2a30      	cmp	r2, #48	@ 0x30
 800dcd2:	f040 80b2 	bne.w	800de3a <_strtod_l+0x1a2>
 800dcd6:	786a      	ldrb	r2, [r5, #1]
 800dcd8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800dcdc:	2a58      	cmp	r2, #88	@ 0x58
 800dcde:	d16e      	bne.n	800ddbe <_strtod_l+0x126>
 800dce0:	9302      	str	r3, [sp, #8]
 800dce2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dce4:	9301      	str	r3, [sp, #4]
 800dce6:	ab1a      	add	r3, sp, #104	@ 0x68
 800dce8:	9300      	str	r3, [sp, #0]
 800dcea:	4a8f      	ldr	r2, [pc, #572]	@ (800df28 <_strtod_l+0x290>)
 800dcec:	9805      	ldr	r0, [sp, #20]
 800dcee:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dcf0:	a919      	add	r1, sp, #100	@ 0x64
 800dcf2:	f001 fecf 	bl	800fa94 <__gethex>
 800dcf6:	f010 060f 	ands.w	r6, r0, #15
 800dcfa:	4604      	mov	r4, r0
 800dcfc:	d005      	beq.n	800dd0a <_strtod_l+0x72>
 800dcfe:	2e06      	cmp	r6, #6
 800dd00:	d128      	bne.n	800dd54 <_strtod_l+0xbc>
 800dd02:	3501      	adds	r5, #1
 800dd04:	2300      	movs	r3, #0
 800dd06:	9519      	str	r5, [sp, #100]	@ 0x64
 800dd08:	930e      	str	r3, [sp, #56]	@ 0x38
 800dd0a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	f040 858e 	bne.w	800e82e <_strtod_l+0xb96>
 800dd12:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dd14:	b1cb      	cbz	r3, 800dd4a <_strtod_l+0xb2>
 800dd16:	4652      	mov	r2, sl
 800dd18:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800dd1c:	ec43 2b10 	vmov	d0, r2, r3
 800dd20:	b01f      	add	sp, #124	@ 0x7c
 800dd22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd26:	2920      	cmp	r1, #32
 800dd28:	d1ce      	bne.n	800dcc8 <_strtod_l+0x30>
 800dd2a:	3201      	adds	r2, #1
 800dd2c:	e7c1      	b.n	800dcb2 <_strtod_l+0x1a>
 800dd2e:	292d      	cmp	r1, #45	@ 0x2d
 800dd30:	d1ca      	bne.n	800dcc8 <_strtod_l+0x30>
 800dd32:	2101      	movs	r1, #1
 800dd34:	910e      	str	r1, [sp, #56]	@ 0x38
 800dd36:	1c51      	adds	r1, r2, #1
 800dd38:	9119      	str	r1, [sp, #100]	@ 0x64
 800dd3a:	7852      	ldrb	r2, [r2, #1]
 800dd3c:	2a00      	cmp	r2, #0
 800dd3e:	d1c5      	bne.n	800dccc <_strtod_l+0x34>
 800dd40:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800dd42:	9419      	str	r4, [sp, #100]	@ 0x64
 800dd44:	2b00      	cmp	r3, #0
 800dd46:	f040 8570 	bne.w	800e82a <_strtod_l+0xb92>
 800dd4a:	4652      	mov	r2, sl
 800dd4c:	465b      	mov	r3, fp
 800dd4e:	e7e5      	b.n	800dd1c <_strtod_l+0x84>
 800dd50:	2100      	movs	r1, #0
 800dd52:	e7ef      	b.n	800dd34 <_strtod_l+0x9c>
 800dd54:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dd56:	b13a      	cbz	r2, 800dd68 <_strtod_l+0xd0>
 800dd58:	2135      	movs	r1, #53	@ 0x35
 800dd5a:	a81c      	add	r0, sp, #112	@ 0x70
 800dd5c:	f003 f928 	bl	8010fb0 <__copybits>
 800dd60:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dd62:	9805      	ldr	r0, [sp, #20]
 800dd64:	f002 fcfe 	bl	8010764 <_Bfree>
 800dd68:	3e01      	subs	r6, #1
 800dd6a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800dd6c:	2e04      	cmp	r6, #4
 800dd6e:	d806      	bhi.n	800dd7e <_strtod_l+0xe6>
 800dd70:	e8df f006 	tbb	[pc, r6]
 800dd74:	201d0314 	.word	0x201d0314
 800dd78:	14          	.byte	0x14
 800dd79:	00          	.byte	0x00
 800dd7a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800dd7e:	05e1      	lsls	r1, r4, #23
 800dd80:	bf48      	it	mi
 800dd82:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800dd86:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dd8a:	0d1b      	lsrs	r3, r3, #20
 800dd8c:	051b      	lsls	r3, r3, #20
 800dd8e:	2b00      	cmp	r3, #0
 800dd90:	d1bb      	bne.n	800dd0a <_strtod_l+0x72>
 800dd92:	f000 ff11 	bl	800ebb8 <__errno>
 800dd96:	2322      	movs	r3, #34	@ 0x22
 800dd98:	6003      	str	r3, [r0, #0]
 800dd9a:	e7b6      	b.n	800dd0a <_strtod_l+0x72>
 800dd9c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800dda0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800dda4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800dda8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ddac:	e7e7      	b.n	800dd7e <_strtod_l+0xe6>
 800ddae:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800df30 <_strtod_l+0x298>
 800ddb2:	e7e4      	b.n	800dd7e <_strtod_l+0xe6>
 800ddb4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800ddb8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800ddbc:	e7df      	b.n	800dd7e <_strtod_l+0xe6>
 800ddbe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ddc0:	1c5a      	adds	r2, r3, #1
 800ddc2:	9219      	str	r2, [sp, #100]	@ 0x64
 800ddc4:	785b      	ldrb	r3, [r3, #1]
 800ddc6:	2b30      	cmp	r3, #48	@ 0x30
 800ddc8:	d0f9      	beq.n	800ddbe <_strtod_l+0x126>
 800ddca:	2b00      	cmp	r3, #0
 800ddcc:	d09d      	beq.n	800dd0a <_strtod_l+0x72>
 800ddce:	2301      	movs	r3, #1
 800ddd0:	2700      	movs	r7, #0
 800ddd2:	9308      	str	r3, [sp, #32]
 800ddd4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ddd6:	930c      	str	r3, [sp, #48]	@ 0x30
 800ddd8:	970b      	str	r7, [sp, #44]	@ 0x2c
 800ddda:	46b9      	mov	r9, r7
 800dddc:	220a      	movs	r2, #10
 800ddde:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800dde0:	7805      	ldrb	r5, [r0, #0]
 800dde2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800dde6:	b2d9      	uxtb	r1, r3
 800dde8:	2909      	cmp	r1, #9
 800ddea:	d928      	bls.n	800de3e <_strtod_l+0x1a6>
 800ddec:	494f      	ldr	r1, [pc, #316]	@ (800df2c <_strtod_l+0x294>)
 800ddee:	2201      	movs	r2, #1
 800ddf0:	f000 feb0 	bl	800eb54 <strncmp>
 800ddf4:	2800      	cmp	r0, #0
 800ddf6:	d032      	beq.n	800de5e <_strtod_l+0x1c6>
 800ddf8:	2000      	movs	r0, #0
 800ddfa:	462a      	mov	r2, r5
 800ddfc:	900a      	str	r0, [sp, #40]	@ 0x28
 800ddfe:	464d      	mov	r5, r9
 800de00:	4603      	mov	r3, r0
 800de02:	2a65      	cmp	r2, #101	@ 0x65
 800de04:	d001      	beq.n	800de0a <_strtod_l+0x172>
 800de06:	2a45      	cmp	r2, #69	@ 0x45
 800de08:	d114      	bne.n	800de34 <_strtod_l+0x19c>
 800de0a:	b91d      	cbnz	r5, 800de14 <_strtod_l+0x17c>
 800de0c:	9a08      	ldr	r2, [sp, #32]
 800de0e:	4302      	orrs	r2, r0
 800de10:	d096      	beq.n	800dd40 <_strtod_l+0xa8>
 800de12:	2500      	movs	r5, #0
 800de14:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800de16:	1c62      	adds	r2, r4, #1
 800de18:	9219      	str	r2, [sp, #100]	@ 0x64
 800de1a:	7862      	ldrb	r2, [r4, #1]
 800de1c:	2a2b      	cmp	r2, #43	@ 0x2b
 800de1e:	d07a      	beq.n	800df16 <_strtod_l+0x27e>
 800de20:	2a2d      	cmp	r2, #45	@ 0x2d
 800de22:	d07e      	beq.n	800df22 <_strtod_l+0x28a>
 800de24:	f04f 0c00 	mov.w	ip, #0
 800de28:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800de2c:	2909      	cmp	r1, #9
 800de2e:	f240 8085 	bls.w	800df3c <_strtod_l+0x2a4>
 800de32:	9419      	str	r4, [sp, #100]	@ 0x64
 800de34:	f04f 0800 	mov.w	r8, #0
 800de38:	e0a5      	b.n	800df86 <_strtod_l+0x2ee>
 800de3a:	2300      	movs	r3, #0
 800de3c:	e7c8      	b.n	800ddd0 <_strtod_l+0x138>
 800de3e:	f1b9 0f08 	cmp.w	r9, #8
 800de42:	bfd8      	it	le
 800de44:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800de46:	f100 0001 	add.w	r0, r0, #1
 800de4a:	bfda      	itte	le
 800de4c:	fb02 3301 	mlale	r3, r2, r1, r3
 800de50:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800de52:	fb02 3707 	mlagt	r7, r2, r7, r3
 800de56:	f109 0901 	add.w	r9, r9, #1
 800de5a:	9019      	str	r0, [sp, #100]	@ 0x64
 800de5c:	e7bf      	b.n	800ddde <_strtod_l+0x146>
 800de5e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de60:	1c5a      	adds	r2, r3, #1
 800de62:	9219      	str	r2, [sp, #100]	@ 0x64
 800de64:	785a      	ldrb	r2, [r3, #1]
 800de66:	f1b9 0f00 	cmp.w	r9, #0
 800de6a:	d03b      	beq.n	800dee4 <_strtod_l+0x24c>
 800de6c:	900a      	str	r0, [sp, #40]	@ 0x28
 800de6e:	464d      	mov	r5, r9
 800de70:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800de74:	2b09      	cmp	r3, #9
 800de76:	d912      	bls.n	800de9e <_strtod_l+0x206>
 800de78:	2301      	movs	r3, #1
 800de7a:	e7c2      	b.n	800de02 <_strtod_l+0x16a>
 800de7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de7e:	1c5a      	adds	r2, r3, #1
 800de80:	9219      	str	r2, [sp, #100]	@ 0x64
 800de82:	785a      	ldrb	r2, [r3, #1]
 800de84:	3001      	adds	r0, #1
 800de86:	2a30      	cmp	r2, #48	@ 0x30
 800de88:	d0f8      	beq.n	800de7c <_strtod_l+0x1e4>
 800de8a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800de8e:	2b08      	cmp	r3, #8
 800de90:	f200 84d2 	bhi.w	800e838 <_strtod_l+0xba0>
 800de94:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800de96:	900a      	str	r0, [sp, #40]	@ 0x28
 800de98:	2000      	movs	r0, #0
 800de9a:	930c      	str	r3, [sp, #48]	@ 0x30
 800de9c:	4605      	mov	r5, r0
 800de9e:	3a30      	subs	r2, #48	@ 0x30
 800dea0:	f100 0301 	add.w	r3, r0, #1
 800dea4:	d018      	beq.n	800ded8 <_strtod_l+0x240>
 800dea6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dea8:	4419      	add	r1, r3
 800deaa:	910a      	str	r1, [sp, #40]	@ 0x28
 800deac:	462e      	mov	r6, r5
 800deae:	f04f 0e0a 	mov.w	lr, #10
 800deb2:	1c71      	adds	r1, r6, #1
 800deb4:	eba1 0c05 	sub.w	ip, r1, r5
 800deb8:	4563      	cmp	r3, ip
 800deba:	dc15      	bgt.n	800dee8 <_strtod_l+0x250>
 800debc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800dec0:	182b      	adds	r3, r5, r0
 800dec2:	2b08      	cmp	r3, #8
 800dec4:	f105 0501 	add.w	r5, r5, #1
 800dec8:	4405      	add	r5, r0
 800deca:	dc1a      	bgt.n	800df02 <_strtod_l+0x26a>
 800decc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dece:	230a      	movs	r3, #10
 800ded0:	fb03 2301 	mla	r3, r3, r1, r2
 800ded4:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ded6:	2300      	movs	r3, #0
 800ded8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800deda:	1c51      	adds	r1, r2, #1
 800dedc:	9119      	str	r1, [sp, #100]	@ 0x64
 800dede:	7852      	ldrb	r2, [r2, #1]
 800dee0:	4618      	mov	r0, r3
 800dee2:	e7c5      	b.n	800de70 <_strtod_l+0x1d8>
 800dee4:	4648      	mov	r0, r9
 800dee6:	e7ce      	b.n	800de86 <_strtod_l+0x1ee>
 800dee8:	2e08      	cmp	r6, #8
 800deea:	dc05      	bgt.n	800def8 <_strtod_l+0x260>
 800deec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800deee:	fb0e f606 	mul.w	r6, lr, r6
 800def2:	960b      	str	r6, [sp, #44]	@ 0x2c
 800def4:	460e      	mov	r6, r1
 800def6:	e7dc      	b.n	800deb2 <_strtod_l+0x21a>
 800def8:	2910      	cmp	r1, #16
 800defa:	bfd8      	it	le
 800defc:	fb0e f707 	mulle.w	r7, lr, r7
 800df00:	e7f8      	b.n	800def4 <_strtod_l+0x25c>
 800df02:	2b0f      	cmp	r3, #15
 800df04:	bfdc      	itt	le
 800df06:	230a      	movle	r3, #10
 800df08:	fb03 2707 	mlale	r7, r3, r7, r2
 800df0c:	e7e3      	b.n	800ded6 <_strtod_l+0x23e>
 800df0e:	2300      	movs	r3, #0
 800df10:	930a      	str	r3, [sp, #40]	@ 0x28
 800df12:	2301      	movs	r3, #1
 800df14:	e77a      	b.n	800de0c <_strtod_l+0x174>
 800df16:	f04f 0c00 	mov.w	ip, #0
 800df1a:	1ca2      	adds	r2, r4, #2
 800df1c:	9219      	str	r2, [sp, #100]	@ 0x64
 800df1e:	78a2      	ldrb	r2, [r4, #2]
 800df20:	e782      	b.n	800de28 <_strtod_l+0x190>
 800df22:	f04f 0c01 	mov.w	ip, #1
 800df26:	e7f8      	b.n	800df1a <_strtod_l+0x282>
 800df28:	0801282c 	.word	0x0801282c
 800df2c:	08012679 	.word	0x08012679
 800df30:	7ff00000 	.word	0x7ff00000
 800df34:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df36:	1c51      	adds	r1, r2, #1
 800df38:	9119      	str	r1, [sp, #100]	@ 0x64
 800df3a:	7852      	ldrb	r2, [r2, #1]
 800df3c:	2a30      	cmp	r2, #48	@ 0x30
 800df3e:	d0f9      	beq.n	800df34 <_strtod_l+0x29c>
 800df40:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800df44:	2908      	cmp	r1, #8
 800df46:	f63f af75 	bhi.w	800de34 <_strtod_l+0x19c>
 800df4a:	3a30      	subs	r2, #48	@ 0x30
 800df4c:	9209      	str	r2, [sp, #36]	@ 0x24
 800df4e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df50:	920f      	str	r2, [sp, #60]	@ 0x3c
 800df52:	f04f 080a 	mov.w	r8, #10
 800df56:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800df58:	1c56      	adds	r6, r2, #1
 800df5a:	9619      	str	r6, [sp, #100]	@ 0x64
 800df5c:	7852      	ldrb	r2, [r2, #1]
 800df5e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800df62:	f1be 0f09 	cmp.w	lr, #9
 800df66:	d939      	bls.n	800dfdc <_strtod_l+0x344>
 800df68:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800df6a:	1a76      	subs	r6, r6, r1
 800df6c:	2e08      	cmp	r6, #8
 800df6e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800df72:	dc03      	bgt.n	800df7c <_strtod_l+0x2e4>
 800df74:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800df76:	4588      	cmp	r8, r1
 800df78:	bfa8      	it	ge
 800df7a:	4688      	movge	r8, r1
 800df7c:	f1bc 0f00 	cmp.w	ip, #0
 800df80:	d001      	beq.n	800df86 <_strtod_l+0x2ee>
 800df82:	f1c8 0800 	rsb	r8, r8, #0
 800df86:	2d00      	cmp	r5, #0
 800df88:	d14e      	bne.n	800e028 <_strtod_l+0x390>
 800df8a:	9908      	ldr	r1, [sp, #32]
 800df8c:	4308      	orrs	r0, r1
 800df8e:	f47f aebc 	bne.w	800dd0a <_strtod_l+0x72>
 800df92:	2b00      	cmp	r3, #0
 800df94:	f47f aed4 	bne.w	800dd40 <_strtod_l+0xa8>
 800df98:	2a69      	cmp	r2, #105	@ 0x69
 800df9a:	d028      	beq.n	800dfee <_strtod_l+0x356>
 800df9c:	dc25      	bgt.n	800dfea <_strtod_l+0x352>
 800df9e:	2a49      	cmp	r2, #73	@ 0x49
 800dfa0:	d025      	beq.n	800dfee <_strtod_l+0x356>
 800dfa2:	2a4e      	cmp	r2, #78	@ 0x4e
 800dfa4:	f47f aecc 	bne.w	800dd40 <_strtod_l+0xa8>
 800dfa8:	499a      	ldr	r1, [pc, #616]	@ (800e214 <_strtod_l+0x57c>)
 800dfaa:	a819      	add	r0, sp, #100	@ 0x64
 800dfac:	f001 ff94 	bl	800fed8 <__match>
 800dfb0:	2800      	cmp	r0, #0
 800dfb2:	f43f aec5 	beq.w	800dd40 <_strtod_l+0xa8>
 800dfb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dfb8:	781b      	ldrb	r3, [r3, #0]
 800dfba:	2b28      	cmp	r3, #40	@ 0x28
 800dfbc:	d12e      	bne.n	800e01c <_strtod_l+0x384>
 800dfbe:	4996      	ldr	r1, [pc, #600]	@ (800e218 <_strtod_l+0x580>)
 800dfc0:	aa1c      	add	r2, sp, #112	@ 0x70
 800dfc2:	a819      	add	r0, sp, #100	@ 0x64
 800dfc4:	f001 ff9c 	bl	800ff00 <__hexnan>
 800dfc8:	2805      	cmp	r0, #5
 800dfca:	d127      	bne.n	800e01c <_strtod_l+0x384>
 800dfcc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800dfce:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800dfd2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800dfd6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800dfda:	e696      	b.n	800dd0a <_strtod_l+0x72>
 800dfdc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800dfde:	fb08 2101 	mla	r1, r8, r1, r2
 800dfe2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800dfe6:	9209      	str	r2, [sp, #36]	@ 0x24
 800dfe8:	e7b5      	b.n	800df56 <_strtod_l+0x2be>
 800dfea:	2a6e      	cmp	r2, #110	@ 0x6e
 800dfec:	e7da      	b.n	800dfa4 <_strtod_l+0x30c>
 800dfee:	498b      	ldr	r1, [pc, #556]	@ (800e21c <_strtod_l+0x584>)
 800dff0:	a819      	add	r0, sp, #100	@ 0x64
 800dff2:	f001 ff71 	bl	800fed8 <__match>
 800dff6:	2800      	cmp	r0, #0
 800dff8:	f43f aea2 	beq.w	800dd40 <_strtod_l+0xa8>
 800dffc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dffe:	4988      	ldr	r1, [pc, #544]	@ (800e220 <_strtod_l+0x588>)
 800e000:	3b01      	subs	r3, #1
 800e002:	a819      	add	r0, sp, #100	@ 0x64
 800e004:	9319      	str	r3, [sp, #100]	@ 0x64
 800e006:	f001 ff67 	bl	800fed8 <__match>
 800e00a:	b910      	cbnz	r0, 800e012 <_strtod_l+0x37a>
 800e00c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e00e:	3301      	adds	r3, #1
 800e010:	9319      	str	r3, [sp, #100]	@ 0x64
 800e012:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e230 <_strtod_l+0x598>
 800e016:	f04f 0a00 	mov.w	sl, #0
 800e01a:	e676      	b.n	800dd0a <_strtod_l+0x72>
 800e01c:	4881      	ldr	r0, [pc, #516]	@ (800e224 <_strtod_l+0x58c>)
 800e01e:	f000 fe1f 	bl	800ec60 <nan>
 800e022:	ec5b ab10 	vmov	sl, fp, d0
 800e026:	e670      	b.n	800dd0a <_strtod_l+0x72>
 800e028:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e02a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e02c:	eba8 0303 	sub.w	r3, r8, r3
 800e030:	f1b9 0f00 	cmp.w	r9, #0
 800e034:	bf08      	it	eq
 800e036:	46a9      	moveq	r9, r5
 800e038:	2d10      	cmp	r5, #16
 800e03a:	9309      	str	r3, [sp, #36]	@ 0x24
 800e03c:	462c      	mov	r4, r5
 800e03e:	bfa8      	it	ge
 800e040:	2410      	movge	r4, #16
 800e042:	f7f2 fa67 	bl	8000514 <__aeabi_ui2d>
 800e046:	2d09      	cmp	r5, #9
 800e048:	4682      	mov	sl, r0
 800e04a:	468b      	mov	fp, r1
 800e04c:	dc13      	bgt.n	800e076 <_strtod_l+0x3de>
 800e04e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e050:	2b00      	cmp	r3, #0
 800e052:	f43f ae5a 	beq.w	800dd0a <_strtod_l+0x72>
 800e056:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e058:	dd78      	ble.n	800e14c <_strtod_l+0x4b4>
 800e05a:	2b16      	cmp	r3, #22
 800e05c:	dc5f      	bgt.n	800e11e <_strtod_l+0x486>
 800e05e:	4972      	ldr	r1, [pc, #456]	@ (800e228 <_strtod_l+0x590>)
 800e060:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e064:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e068:	4652      	mov	r2, sl
 800e06a:	465b      	mov	r3, fp
 800e06c:	f7f2 facc 	bl	8000608 <__aeabi_dmul>
 800e070:	4682      	mov	sl, r0
 800e072:	468b      	mov	fp, r1
 800e074:	e649      	b.n	800dd0a <_strtod_l+0x72>
 800e076:	4b6c      	ldr	r3, [pc, #432]	@ (800e228 <_strtod_l+0x590>)
 800e078:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e07c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e080:	f7f2 fac2 	bl	8000608 <__aeabi_dmul>
 800e084:	4682      	mov	sl, r0
 800e086:	4638      	mov	r0, r7
 800e088:	468b      	mov	fp, r1
 800e08a:	f7f2 fa43 	bl	8000514 <__aeabi_ui2d>
 800e08e:	4602      	mov	r2, r0
 800e090:	460b      	mov	r3, r1
 800e092:	4650      	mov	r0, sl
 800e094:	4659      	mov	r1, fp
 800e096:	f7f2 f901 	bl	800029c <__adddf3>
 800e09a:	2d0f      	cmp	r5, #15
 800e09c:	4682      	mov	sl, r0
 800e09e:	468b      	mov	fp, r1
 800e0a0:	ddd5      	ble.n	800e04e <_strtod_l+0x3b6>
 800e0a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e0a4:	1b2c      	subs	r4, r5, r4
 800e0a6:	441c      	add	r4, r3
 800e0a8:	2c00      	cmp	r4, #0
 800e0aa:	f340 8093 	ble.w	800e1d4 <_strtod_l+0x53c>
 800e0ae:	f014 030f 	ands.w	r3, r4, #15
 800e0b2:	d00a      	beq.n	800e0ca <_strtod_l+0x432>
 800e0b4:	495c      	ldr	r1, [pc, #368]	@ (800e228 <_strtod_l+0x590>)
 800e0b6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e0ba:	4652      	mov	r2, sl
 800e0bc:	465b      	mov	r3, fp
 800e0be:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e0c2:	f7f2 faa1 	bl	8000608 <__aeabi_dmul>
 800e0c6:	4682      	mov	sl, r0
 800e0c8:	468b      	mov	fp, r1
 800e0ca:	f034 040f 	bics.w	r4, r4, #15
 800e0ce:	d073      	beq.n	800e1b8 <_strtod_l+0x520>
 800e0d0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e0d4:	dd49      	ble.n	800e16a <_strtod_l+0x4d2>
 800e0d6:	2400      	movs	r4, #0
 800e0d8:	46a0      	mov	r8, r4
 800e0da:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e0dc:	46a1      	mov	r9, r4
 800e0de:	9a05      	ldr	r2, [sp, #20]
 800e0e0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e230 <_strtod_l+0x598>
 800e0e4:	2322      	movs	r3, #34	@ 0x22
 800e0e6:	6013      	str	r3, [r2, #0]
 800e0e8:	f04f 0a00 	mov.w	sl, #0
 800e0ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e0ee:	2b00      	cmp	r3, #0
 800e0f0:	f43f ae0b 	beq.w	800dd0a <_strtod_l+0x72>
 800e0f4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e0f6:	9805      	ldr	r0, [sp, #20]
 800e0f8:	f002 fb34 	bl	8010764 <_Bfree>
 800e0fc:	9805      	ldr	r0, [sp, #20]
 800e0fe:	4649      	mov	r1, r9
 800e100:	f002 fb30 	bl	8010764 <_Bfree>
 800e104:	9805      	ldr	r0, [sp, #20]
 800e106:	4641      	mov	r1, r8
 800e108:	f002 fb2c 	bl	8010764 <_Bfree>
 800e10c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e10e:	9805      	ldr	r0, [sp, #20]
 800e110:	f002 fb28 	bl	8010764 <_Bfree>
 800e114:	9805      	ldr	r0, [sp, #20]
 800e116:	4621      	mov	r1, r4
 800e118:	f002 fb24 	bl	8010764 <_Bfree>
 800e11c:	e5f5      	b.n	800dd0a <_strtod_l+0x72>
 800e11e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e120:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e124:	4293      	cmp	r3, r2
 800e126:	dbbc      	blt.n	800e0a2 <_strtod_l+0x40a>
 800e128:	4c3f      	ldr	r4, [pc, #252]	@ (800e228 <_strtod_l+0x590>)
 800e12a:	f1c5 050f 	rsb	r5, r5, #15
 800e12e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e132:	4652      	mov	r2, sl
 800e134:	465b      	mov	r3, fp
 800e136:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e13a:	f7f2 fa65 	bl	8000608 <__aeabi_dmul>
 800e13e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e140:	1b5d      	subs	r5, r3, r5
 800e142:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e146:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e14a:	e78f      	b.n	800e06c <_strtod_l+0x3d4>
 800e14c:	3316      	adds	r3, #22
 800e14e:	dba8      	blt.n	800e0a2 <_strtod_l+0x40a>
 800e150:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e152:	eba3 0808 	sub.w	r8, r3, r8
 800e156:	4b34      	ldr	r3, [pc, #208]	@ (800e228 <_strtod_l+0x590>)
 800e158:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e15c:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e160:	4650      	mov	r0, sl
 800e162:	4659      	mov	r1, fp
 800e164:	f7f2 fb7a 	bl	800085c <__aeabi_ddiv>
 800e168:	e782      	b.n	800e070 <_strtod_l+0x3d8>
 800e16a:	2300      	movs	r3, #0
 800e16c:	4f2f      	ldr	r7, [pc, #188]	@ (800e22c <_strtod_l+0x594>)
 800e16e:	1124      	asrs	r4, r4, #4
 800e170:	4650      	mov	r0, sl
 800e172:	4659      	mov	r1, fp
 800e174:	461e      	mov	r6, r3
 800e176:	2c01      	cmp	r4, #1
 800e178:	dc21      	bgt.n	800e1be <_strtod_l+0x526>
 800e17a:	b10b      	cbz	r3, 800e180 <_strtod_l+0x4e8>
 800e17c:	4682      	mov	sl, r0
 800e17e:	468b      	mov	fp, r1
 800e180:	492a      	ldr	r1, [pc, #168]	@ (800e22c <_strtod_l+0x594>)
 800e182:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e186:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e18a:	4652      	mov	r2, sl
 800e18c:	465b      	mov	r3, fp
 800e18e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e192:	f7f2 fa39 	bl	8000608 <__aeabi_dmul>
 800e196:	4b26      	ldr	r3, [pc, #152]	@ (800e230 <_strtod_l+0x598>)
 800e198:	460a      	mov	r2, r1
 800e19a:	400b      	ands	r3, r1
 800e19c:	4925      	ldr	r1, [pc, #148]	@ (800e234 <_strtod_l+0x59c>)
 800e19e:	428b      	cmp	r3, r1
 800e1a0:	4682      	mov	sl, r0
 800e1a2:	d898      	bhi.n	800e0d6 <_strtod_l+0x43e>
 800e1a4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e1a8:	428b      	cmp	r3, r1
 800e1aa:	bf86      	itte	hi
 800e1ac:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e238 <_strtod_l+0x5a0>
 800e1b0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 800e1b4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	9308      	str	r3, [sp, #32]
 800e1bc:	e076      	b.n	800e2ac <_strtod_l+0x614>
 800e1be:	07e2      	lsls	r2, r4, #31
 800e1c0:	d504      	bpl.n	800e1cc <_strtod_l+0x534>
 800e1c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e1c6:	f7f2 fa1f 	bl	8000608 <__aeabi_dmul>
 800e1ca:	2301      	movs	r3, #1
 800e1cc:	3601      	adds	r6, #1
 800e1ce:	1064      	asrs	r4, r4, #1
 800e1d0:	3708      	adds	r7, #8
 800e1d2:	e7d0      	b.n	800e176 <_strtod_l+0x4de>
 800e1d4:	d0f0      	beq.n	800e1b8 <_strtod_l+0x520>
 800e1d6:	4264      	negs	r4, r4
 800e1d8:	f014 020f 	ands.w	r2, r4, #15
 800e1dc:	d00a      	beq.n	800e1f4 <_strtod_l+0x55c>
 800e1de:	4b12      	ldr	r3, [pc, #72]	@ (800e228 <_strtod_l+0x590>)
 800e1e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e1e4:	4650      	mov	r0, sl
 800e1e6:	4659      	mov	r1, fp
 800e1e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e1ec:	f7f2 fb36 	bl	800085c <__aeabi_ddiv>
 800e1f0:	4682      	mov	sl, r0
 800e1f2:	468b      	mov	fp, r1
 800e1f4:	1124      	asrs	r4, r4, #4
 800e1f6:	d0df      	beq.n	800e1b8 <_strtod_l+0x520>
 800e1f8:	2c1f      	cmp	r4, #31
 800e1fa:	dd1f      	ble.n	800e23c <_strtod_l+0x5a4>
 800e1fc:	2400      	movs	r4, #0
 800e1fe:	46a0      	mov	r8, r4
 800e200:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e202:	46a1      	mov	r9, r4
 800e204:	9a05      	ldr	r2, [sp, #20]
 800e206:	2322      	movs	r3, #34	@ 0x22
 800e208:	f04f 0a00 	mov.w	sl, #0
 800e20c:	f04f 0b00 	mov.w	fp, #0
 800e210:	6013      	str	r3, [r2, #0]
 800e212:	e76b      	b.n	800e0ec <_strtod_l+0x454>
 800e214:	0801264d 	.word	0x0801264d
 800e218:	08012818 	.word	0x08012818
 800e21c:	08012645 	.word	0x08012645
 800e220:	08012686 	.word	0x08012686
 800e224:	08012815 	.word	0x08012815
 800e228:	080129a0 	.word	0x080129a0
 800e22c:	08012978 	.word	0x08012978
 800e230:	7ff00000 	.word	0x7ff00000
 800e234:	7ca00000 	.word	0x7ca00000
 800e238:	7fefffff 	.word	0x7fefffff
 800e23c:	f014 0310 	ands.w	r3, r4, #16
 800e240:	bf18      	it	ne
 800e242:	236a      	movne	r3, #106	@ 0x6a
 800e244:	4ea9      	ldr	r6, [pc, #676]	@ (800e4ec <_strtod_l+0x854>)
 800e246:	9308      	str	r3, [sp, #32]
 800e248:	4650      	mov	r0, sl
 800e24a:	4659      	mov	r1, fp
 800e24c:	2300      	movs	r3, #0
 800e24e:	07e7      	lsls	r7, r4, #31
 800e250:	d504      	bpl.n	800e25c <_strtod_l+0x5c4>
 800e252:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e256:	f7f2 f9d7 	bl	8000608 <__aeabi_dmul>
 800e25a:	2301      	movs	r3, #1
 800e25c:	1064      	asrs	r4, r4, #1
 800e25e:	f106 0608 	add.w	r6, r6, #8
 800e262:	d1f4      	bne.n	800e24e <_strtod_l+0x5b6>
 800e264:	b10b      	cbz	r3, 800e26a <_strtod_l+0x5d2>
 800e266:	4682      	mov	sl, r0
 800e268:	468b      	mov	fp, r1
 800e26a:	9b08      	ldr	r3, [sp, #32]
 800e26c:	b1b3      	cbz	r3, 800e29c <_strtod_l+0x604>
 800e26e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e272:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e276:	2b00      	cmp	r3, #0
 800e278:	4659      	mov	r1, fp
 800e27a:	dd0f      	ble.n	800e29c <_strtod_l+0x604>
 800e27c:	2b1f      	cmp	r3, #31
 800e27e:	dd56      	ble.n	800e32e <_strtod_l+0x696>
 800e280:	2b34      	cmp	r3, #52	@ 0x34
 800e282:	bfde      	ittt	le
 800e284:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 800e288:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e28c:	4093      	lslle	r3, r2
 800e28e:	f04f 0a00 	mov.w	sl, #0
 800e292:	bfcc      	ite	gt
 800e294:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e298:	ea03 0b01 	andle.w	fp, r3, r1
 800e29c:	2200      	movs	r2, #0
 800e29e:	2300      	movs	r3, #0
 800e2a0:	4650      	mov	r0, sl
 800e2a2:	4659      	mov	r1, fp
 800e2a4:	f7f2 fc18 	bl	8000ad8 <__aeabi_dcmpeq>
 800e2a8:	2800      	cmp	r0, #0
 800e2aa:	d1a7      	bne.n	800e1fc <_strtod_l+0x564>
 800e2ac:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2ae:	9300      	str	r3, [sp, #0]
 800e2b0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e2b2:	9805      	ldr	r0, [sp, #20]
 800e2b4:	462b      	mov	r3, r5
 800e2b6:	464a      	mov	r2, r9
 800e2b8:	f002 fabc 	bl	8010834 <__s2b>
 800e2bc:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e2be:	2800      	cmp	r0, #0
 800e2c0:	f43f af09 	beq.w	800e0d6 <_strtod_l+0x43e>
 800e2c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e2c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e2c8:	2a00      	cmp	r2, #0
 800e2ca:	eba3 0308 	sub.w	r3, r3, r8
 800e2ce:	bfa8      	it	ge
 800e2d0:	2300      	movge	r3, #0
 800e2d2:	9312      	str	r3, [sp, #72]	@ 0x48
 800e2d4:	2400      	movs	r4, #0
 800e2d6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e2da:	9316      	str	r3, [sp, #88]	@ 0x58
 800e2dc:	46a0      	mov	r8, r4
 800e2de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2e0:	9805      	ldr	r0, [sp, #20]
 800e2e2:	6859      	ldr	r1, [r3, #4]
 800e2e4:	f002 f9fe 	bl	80106e4 <_Balloc>
 800e2e8:	4681      	mov	r9, r0
 800e2ea:	2800      	cmp	r0, #0
 800e2ec:	f43f aef7 	beq.w	800e0de <_strtod_l+0x446>
 800e2f0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e2f2:	691a      	ldr	r2, [r3, #16]
 800e2f4:	3202      	adds	r2, #2
 800e2f6:	f103 010c 	add.w	r1, r3, #12
 800e2fa:	0092      	lsls	r2, r2, #2
 800e2fc:	300c      	adds	r0, #12
 800e2fe:	f000 fc9f 	bl	800ec40 <memcpy>
 800e302:	ec4b ab10 	vmov	d0, sl, fp
 800e306:	9805      	ldr	r0, [sp, #20]
 800e308:	aa1c      	add	r2, sp, #112	@ 0x70
 800e30a:	a91b      	add	r1, sp, #108	@ 0x6c
 800e30c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e310:	f002 fdc4 	bl	8010e9c <__d2b>
 800e314:	901a      	str	r0, [sp, #104]	@ 0x68
 800e316:	2800      	cmp	r0, #0
 800e318:	f43f aee1 	beq.w	800e0de <_strtod_l+0x446>
 800e31c:	9805      	ldr	r0, [sp, #20]
 800e31e:	2101      	movs	r1, #1
 800e320:	f002 fb1e 	bl	8010960 <__i2b>
 800e324:	4680      	mov	r8, r0
 800e326:	b948      	cbnz	r0, 800e33c <_strtod_l+0x6a4>
 800e328:	f04f 0800 	mov.w	r8, #0
 800e32c:	e6d7      	b.n	800e0de <_strtod_l+0x446>
 800e32e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e332:	fa02 f303 	lsl.w	r3, r2, r3
 800e336:	ea03 0a0a 	and.w	sl, r3, sl
 800e33a:	e7af      	b.n	800e29c <_strtod_l+0x604>
 800e33c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e33e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e340:	2d00      	cmp	r5, #0
 800e342:	bfab      	itete	ge
 800e344:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e346:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e348:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e34a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e34c:	bfac      	ite	ge
 800e34e:	18ef      	addge	r7, r5, r3
 800e350:	1b5e      	sublt	r6, r3, r5
 800e352:	9b08      	ldr	r3, [sp, #32]
 800e354:	1aed      	subs	r5, r5, r3
 800e356:	4415      	add	r5, r2
 800e358:	4b65      	ldr	r3, [pc, #404]	@ (800e4f0 <_strtod_l+0x858>)
 800e35a:	3d01      	subs	r5, #1
 800e35c:	429d      	cmp	r5, r3
 800e35e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e362:	da50      	bge.n	800e406 <_strtod_l+0x76e>
 800e364:	1b5b      	subs	r3, r3, r5
 800e366:	2b1f      	cmp	r3, #31
 800e368:	eba2 0203 	sub.w	r2, r2, r3
 800e36c:	f04f 0101 	mov.w	r1, #1
 800e370:	dc3d      	bgt.n	800e3ee <_strtod_l+0x756>
 800e372:	fa01 f303 	lsl.w	r3, r1, r3
 800e376:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e378:	2300      	movs	r3, #0
 800e37a:	9310      	str	r3, [sp, #64]	@ 0x40
 800e37c:	18bd      	adds	r5, r7, r2
 800e37e:	9b08      	ldr	r3, [sp, #32]
 800e380:	42af      	cmp	r7, r5
 800e382:	4416      	add	r6, r2
 800e384:	441e      	add	r6, r3
 800e386:	463b      	mov	r3, r7
 800e388:	bfa8      	it	ge
 800e38a:	462b      	movge	r3, r5
 800e38c:	42b3      	cmp	r3, r6
 800e38e:	bfa8      	it	ge
 800e390:	4633      	movge	r3, r6
 800e392:	2b00      	cmp	r3, #0
 800e394:	bfc2      	ittt	gt
 800e396:	1aed      	subgt	r5, r5, r3
 800e398:	1af6      	subgt	r6, r6, r3
 800e39a:	1aff      	subgt	r7, r7, r3
 800e39c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	dd16      	ble.n	800e3d0 <_strtod_l+0x738>
 800e3a2:	4641      	mov	r1, r8
 800e3a4:	9805      	ldr	r0, [sp, #20]
 800e3a6:	461a      	mov	r2, r3
 800e3a8:	f002 fb92 	bl	8010ad0 <__pow5mult>
 800e3ac:	4680      	mov	r8, r0
 800e3ae:	2800      	cmp	r0, #0
 800e3b0:	d0ba      	beq.n	800e328 <_strtod_l+0x690>
 800e3b2:	4601      	mov	r1, r0
 800e3b4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e3b6:	9805      	ldr	r0, [sp, #20]
 800e3b8:	f002 fae8 	bl	801098c <__multiply>
 800e3bc:	900a      	str	r0, [sp, #40]	@ 0x28
 800e3be:	2800      	cmp	r0, #0
 800e3c0:	f43f ae8d 	beq.w	800e0de <_strtod_l+0x446>
 800e3c4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e3c6:	9805      	ldr	r0, [sp, #20]
 800e3c8:	f002 f9cc 	bl	8010764 <_Bfree>
 800e3cc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e3ce:	931a      	str	r3, [sp, #104]	@ 0x68
 800e3d0:	2d00      	cmp	r5, #0
 800e3d2:	dc1d      	bgt.n	800e410 <_strtod_l+0x778>
 800e3d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3d6:	2b00      	cmp	r3, #0
 800e3d8:	dd23      	ble.n	800e422 <_strtod_l+0x78a>
 800e3da:	4649      	mov	r1, r9
 800e3dc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e3de:	9805      	ldr	r0, [sp, #20]
 800e3e0:	f002 fb76 	bl	8010ad0 <__pow5mult>
 800e3e4:	4681      	mov	r9, r0
 800e3e6:	b9e0      	cbnz	r0, 800e422 <_strtod_l+0x78a>
 800e3e8:	f04f 0900 	mov.w	r9, #0
 800e3ec:	e677      	b.n	800e0de <_strtod_l+0x446>
 800e3ee:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e3f2:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e3f6:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e3fa:	35e2      	adds	r5, #226	@ 0xe2
 800e3fc:	fa01 f305 	lsl.w	r3, r1, r5
 800e400:	9310      	str	r3, [sp, #64]	@ 0x40
 800e402:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e404:	e7ba      	b.n	800e37c <_strtod_l+0x6e4>
 800e406:	2300      	movs	r3, #0
 800e408:	9310      	str	r3, [sp, #64]	@ 0x40
 800e40a:	2301      	movs	r3, #1
 800e40c:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e40e:	e7b5      	b.n	800e37c <_strtod_l+0x6e4>
 800e410:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e412:	9805      	ldr	r0, [sp, #20]
 800e414:	462a      	mov	r2, r5
 800e416:	f002 fbb5 	bl	8010b84 <__lshift>
 800e41a:	901a      	str	r0, [sp, #104]	@ 0x68
 800e41c:	2800      	cmp	r0, #0
 800e41e:	d1d9      	bne.n	800e3d4 <_strtod_l+0x73c>
 800e420:	e65d      	b.n	800e0de <_strtod_l+0x446>
 800e422:	2e00      	cmp	r6, #0
 800e424:	dd07      	ble.n	800e436 <_strtod_l+0x79e>
 800e426:	4649      	mov	r1, r9
 800e428:	9805      	ldr	r0, [sp, #20]
 800e42a:	4632      	mov	r2, r6
 800e42c:	f002 fbaa 	bl	8010b84 <__lshift>
 800e430:	4681      	mov	r9, r0
 800e432:	2800      	cmp	r0, #0
 800e434:	d0d8      	beq.n	800e3e8 <_strtod_l+0x750>
 800e436:	2f00      	cmp	r7, #0
 800e438:	dd08      	ble.n	800e44c <_strtod_l+0x7b4>
 800e43a:	4641      	mov	r1, r8
 800e43c:	9805      	ldr	r0, [sp, #20]
 800e43e:	463a      	mov	r2, r7
 800e440:	f002 fba0 	bl	8010b84 <__lshift>
 800e444:	4680      	mov	r8, r0
 800e446:	2800      	cmp	r0, #0
 800e448:	f43f ae49 	beq.w	800e0de <_strtod_l+0x446>
 800e44c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e44e:	9805      	ldr	r0, [sp, #20]
 800e450:	464a      	mov	r2, r9
 800e452:	f002 fc1f 	bl	8010c94 <__mdiff>
 800e456:	4604      	mov	r4, r0
 800e458:	2800      	cmp	r0, #0
 800e45a:	f43f ae40 	beq.w	800e0de <_strtod_l+0x446>
 800e45e:	68c3      	ldr	r3, [r0, #12]
 800e460:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e462:	2300      	movs	r3, #0
 800e464:	60c3      	str	r3, [r0, #12]
 800e466:	4641      	mov	r1, r8
 800e468:	f002 fbf8 	bl	8010c5c <__mcmp>
 800e46c:	2800      	cmp	r0, #0
 800e46e:	da45      	bge.n	800e4fc <_strtod_l+0x864>
 800e470:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e472:	ea53 030a 	orrs.w	r3, r3, sl
 800e476:	d16b      	bne.n	800e550 <_strtod_l+0x8b8>
 800e478:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d167      	bne.n	800e550 <_strtod_l+0x8b8>
 800e480:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e484:	0d1b      	lsrs	r3, r3, #20
 800e486:	051b      	lsls	r3, r3, #20
 800e488:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e48c:	d960      	bls.n	800e550 <_strtod_l+0x8b8>
 800e48e:	6963      	ldr	r3, [r4, #20]
 800e490:	b913      	cbnz	r3, 800e498 <_strtod_l+0x800>
 800e492:	6923      	ldr	r3, [r4, #16]
 800e494:	2b01      	cmp	r3, #1
 800e496:	dd5b      	ble.n	800e550 <_strtod_l+0x8b8>
 800e498:	4621      	mov	r1, r4
 800e49a:	2201      	movs	r2, #1
 800e49c:	9805      	ldr	r0, [sp, #20]
 800e49e:	f002 fb71 	bl	8010b84 <__lshift>
 800e4a2:	4641      	mov	r1, r8
 800e4a4:	4604      	mov	r4, r0
 800e4a6:	f002 fbd9 	bl	8010c5c <__mcmp>
 800e4aa:	2800      	cmp	r0, #0
 800e4ac:	dd50      	ble.n	800e550 <_strtod_l+0x8b8>
 800e4ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e4b2:	9a08      	ldr	r2, [sp, #32]
 800e4b4:	0d1b      	lsrs	r3, r3, #20
 800e4b6:	051b      	lsls	r3, r3, #20
 800e4b8:	2a00      	cmp	r2, #0
 800e4ba:	d06a      	beq.n	800e592 <_strtod_l+0x8fa>
 800e4bc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e4c0:	d867      	bhi.n	800e592 <_strtod_l+0x8fa>
 800e4c2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e4c6:	f67f ae9d 	bls.w	800e204 <_strtod_l+0x56c>
 800e4ca:	4b0a      	ldr	r3, [pc, #40]	@ (800e4f4 <_strtod_l+0x85c>)
 800e4cc:	4650      	mov	r0, sl
 800e4ce:	4659      	mov	r1, fp
 800e4d0:	2200      	movs	r2, #0
 800e4d2:	f7f2 f899 	bl	8000608 <__aeabi_dmul>
 800e4d6:	4b08      	ldr	r3, [pc, #32]	@ (800e4f8 <_strtod_l+0x860>)
 800e4d8:	400b      	ands	r3, r1
 800e4da:	4682      	mov	sl, r0
 800e4dc:	468b      	mov	fp, r1
 800e4de:	2b00      	cmp	r3, #0
 800e4e0:	f47f ae08 	bne.w	800e0f4 <_strtod_l+0x45c>
 800e4e4:	9a05      	ldr	r2, [sp, #20]
 800e4e6:	2322      	movs	r3, #34	@ 0x22
 800e4e8:	6013      	str	r3, [r2, #0]
 800e4ea:	e603      	b.n	800e0f4 <_strtod_l+0x45c>
 800e4ec:	08012840 	.word	0x08012840
 800e4f0:	fffffc02 	.word	0xfffffc02
 800e4f4:	39500000 	.word	0x39500000
 800e4f8:	7ff00000 	.word	0x7ff00000
 800e4fc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e500:	d165      	bne.n	800e5ce <_strtod_l+0x936>
 800e502:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e504:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e508:	b35a      	cbz	r2, 800e562 <_strtod_l+0x8ca>
 800e50a:	4a9f      	ldr	r2, [pc, #636]	@ (800e788 <_strtod_l+0xaf0>)
 800e50c:	4293      	cmp	r3, r2
 800e50e:	d12b      	bne.n	800e568 <_strtod_l+0x8d0>
 800e510:	9b08      	ldr	r3, [sp, #32]
 800e512:	4651      	mov	r1, sl
 800e514:	b303      	cbz	r3, 800e558 <_strtod_l+0x8c0>
 800e516:	4b9d      	ldr	r3, [pc, #628]	@ (800e78c <_strtod_l+0xaf4>)
 800e518:	465a      	mov	r2, fp
 800e51a:	4013      	ands	r3, r2
 800e51c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e520:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e524:	d81b      	bhi.n	800e55e <_strtod_l+0x8c6>
 800e526:	0d1b      	lsrs	r3, r3, #20
 800e528:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e52c:	fa02 f303 	lsl.w	r3, r2, r3
 800e530:	4299      	cmp	r1, r3
 800e532:	d119      	bne.n	800e568 <_strtod_l+0x8d0>
 800e534:	4b96      	ldr	r3, [pc, #600]	@ (800e790 <_strtod_l+0xaf8>)
 800e536:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e538:	429a      	cmp	r2, r3
 800e53a:	d102      	bne.n	800e542 <_strtod_l+0x8aa>
 800e53c:	3101      	adds	r1, #1
 800e53e:	f43f adce 	beq.w	800e0de <_strtod_l+0x446>
 800e542:	4b92      	ldr	r3, [pc, #584]	@ (800e78c <_strtod_l+0xaf4>)
 800e544:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e546:	401a      	ands	r2, r3
 800e548:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e54c:	f04f 0a00 	mov.w	sl, #0
 800e550:	9b08      	ldr	r3, [sp, #32]
 800e552:	2b00      	cmp	r3, #0
 800e554:	d1b9      	bne.n	800e4ca <_strtod_l+0x832>
 800e556:	e5cd      	b.n	800e0f4 <_strtod_l+0x45c>
 800e558:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800e55c:	e7e8      	b.n	800e530 <_strtod_l+0x898>
 800e55e:	4613      	mov	r3, r2
 800e560:	e7e6      	b.n	800e530 <_strtod_l+0x898>
 800e562:	ea53 030a 	orrs.w	r3, r3, sl
 800e566:	d0a2      	beq.n	800e4ae <_strtod_l+0x816>
 800e568:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e56a:	b1db      	cbz	r3, 800e5a4 <_strtod_l+0x90c>
 800e56c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e56e:	4213      	tst	r3, r2
 800e570:	d0ee      	beq.n	800e550 <_strtod_l+0x8b8>
 800e572:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e574:	9a08      	ldr	r2, [sp, #32]
 800e576:	4650      	mov	r0, sl
 800e578:	4659      	mov	r1, fp
 800e57a:	b1bb      	cbz	r3, 800e5ac <_strtod_l+0x914>
 800e57c:	f7ff fb6e 	bl	800dc5c <sulp>
 800e580:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e584:	ec53 2b10 	vmov	r2, r3, d0
 800e588:	f7f1 fe88 	bl	800029c <__adddf3>
 800e58c:	4682      	mov	sl, r0
 800e58e:	468b      	mov	fp, r1
 800e590:	e7de      	b.n	800e550 <_strtod_l+0x8b8>
 800e592:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e596:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e59a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e59e:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800e5a2:	e7d5      	b.n	800e550 <_strtod_l+0x8b8>
 800e5a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e5a6:	ea13 0f0a 	tst.w	r3, sl
 800e5aa:	e7e1      	b.n	800e570 <_strtod_l+0x8d8>
 800e5ac:	f7ff fb56 	bl	800dc5c <sulp>
 800e5b0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e5b4:	ec53 2b10 	vmov	r2, r3, d0
 800e5b8:	f7f1 fe6e 	bl	8000298 <__aeabi_dsub>
 800e5bc:	2200      	movs	r2, #0
 800e5be:	2300      	movs	r3, #0
 800e5c0:	4682      	mov	sl, r0
 800e5c2:	468b      	mov	fp, r1
 800e5c4:	f7f2 fa88 	bl	8000ad8 <__aeabi_dcmpeq>
 800e5c8:	2800      	cmp	r0, #0
 800e5ca:	d0c1      	beq.n	800e550 <_strtod_l+0x8b8>
 800e5cc:	e61a      	b.n	800e204 <_strtod_l+0x56c>
 800e5ce:	4641      	mov	r1, r8
 800e5d0:	4620      	mov	r0, r4
 800e5d2:	f002 fcbb 	bl	8010f4c <__ratio>
 800e5d6:	ec57 6b10 	vmov	r6, r7, d0
 800e5da:	2200      	movs	r2, #0
 800e5dc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e5e0:	4630      	mov	r0, r6
 800e5e2:	4639      	mov	r1, r7
 800e5e4:	f7f2 fa8c 	bl	8000b00 <__aeabi_dcmple>
 800e5e8:	2800      	cmp	r0, #0
 800e5ea:	d06f      	beq.n	800e6cc <_strtod_l+0xa34>
 800e5ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d17a      	bne.n	800e6e8 <_strtod_l+0xa50>
 800e5f2:	f1ba 0f00 	cmp.w	sl, #0
 800e5f6:	d158      	bne.n	800e6aa <_strtod_l+0xa12>
 800e5f8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5fa:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e5fe:	2b00      	cmp	r3, #0
 800e600:	d15a      	bne.n	800e6b8 <_strtod_l+0xa20>
 800e602:	4b64      	ldr	r3, [pc, #400]	@ (800e794 <_strtod_l+0xafc>)
 800e604:	2200      	movs	r2, #0
 800e606:	4630      	mov	r0, r6
 800e608:	4639      	mov	r1, r7
 800e60a:	f7f2 fa6f 	bl	8000aec <__aeabi_dcmplt>
 800e60e:	2800      	cmp	r0, #0
 800e610:	d159      	bne.n	800e6c6 <_strtod_l+0xa2e>
 800e612:	4630      	mov	r0, r6
 800e614:	4639      	mov	r1, r7
 800e616:	4b60      	ldr	r3, [pc, #384]	@ (800e798 <_strtod_l+0xb00>)
 800e618:	2200      	movs	r2, #0
 800e61a:	f7f1 fff5 	bl	8000608 <__aeabi_dmul>
 800e61e:	4606      	mov	r6, r0
 800e620:	460f      	mov	r7, r1
 800e622:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e626:	9606      	str	r6, [sp, #24]
 800e628:	9307      	str	r3, [sp, #28]
 800e62a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e62e:	4d57      	ldr	r5, [pc, #348]	@ (800e78c <_strtod_l+0xaf4>)
 800e630:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e634:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e636:	401d      	ands	r5, r3
 800e638:	4b58      	ldr	r3, [pc, #352]	@ (800e79c <_strtod_l+0xb04>)
 800e63a:	429d      	cmp	r5, r3
 800e63c:	f040 80b2 	bne.w	800e7a4 <_strtod_l+0xb0c>
 800e640:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e642:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e646:	ec4b ab10 	vmov	d0, sl, fp
 800e64a:	f002 fbb7 	bl	8010dbc <__ulp>
 800e64e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e652:	ec51 0b10 	vmov	r0, r1, d0
 800e656:	f7f1 ffd7 	bl	8000608 <__aeabi_dmul>
 800e65a:	4652      	mov	r2, sl
 800e65c:	465b      	mov	r3, fp
 800e65e:	f7f1 fe1d 	bl	800029c <__adddf3>
 800e662:	460b      	mov	r3, r1
 800e664:	4949      	ldr	r1, [pc, #292]	@ (800e78c <_strtod_l+0xaf4>)
 800e666:	4a4e      	ldr	r2, [pc, #312]	@ (800e7a0 <_strtod_l+0xb08>)
 800e668:	4019      	ands	r1, r3
 800e66a:	4291      	cmp	r1, r2
 800e66c:	4682      	mov	sl, r0
 800e66e:	d942      	bls.n	800e6f6 <_strtod_l+0xa5e>
 800e670:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e672:	4b47      	ldr	r3, [pc, #284]	@ (800e790 <_strtod_l+0xaf8>)
 800e674:	429a      	cmp	r2, r3
 800e676:	d103      	bne.n	800e680 <_strtod_l+0x9e8>
 800e678:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e67a:	3301      	adds	r3, #1
 800e67c:	f43f ad2f 	beq.w	800e0de <_strtod_l+0x446>
 800e680:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e790 <_strtod_l+0xaf8>
 800e684:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 800e688:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e68a:	9805      	ldr	r0, [sp, #20]
 800e68c:	f002 f86a 	bl	8010764 <_Bfree>
 800e690:	9805      	ldr	r0, [sp, #20]
 800e692:	4649      	mov	r1, r9
 800e694:	f002 f866 	bl	8010764 <_Bfree>
 800e698:	9805      	ldr	r0, [sp, #20]
 800e69a:	4641      	mov	r1, r8
 800e69c:	f002 f862 	bl	8010764 <_Bfree>
 800e6a0:	9805      	ldr	r0, [sp, #20]
 800e6a2:	4621      	mov	r1, r4
 800e6a4:	f002 f85e 	bl	8010764 <_Bfree>
 800e6a8:	e619      	b.n	800e2de <_strtod_l+0x646>
 800e6aa:	f1ba 0f01 	cmp.w	sl, #1
 800e6ae:	d103      	bne.n	800e6b8 <_strtod_l+0xa20>
 800e6b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	f43f ada6 	beq.w	800e204 <_strtod_l+0x56c>
 800e6b8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e768 <_strtod_l+0xad0>
 800e6bc:	4f35      	ldr	r7, [pc, #212]	@ (800e794 <_strtod_l+0xafc>)
 800e6be:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e6c2:	2600      	movs	r6, #0
 800e6c4:	e7b1      	b.n	800e62a <_strtod_l+0x992>
 800e6c6:	4f34      	ldr	r7, [pc, #208]	@ (800e798 <_strtod_l+0xb00>)
 800e6c8:	2600      	movs	r6, #0
 800e6ca:	e7aa      	b.n	800e622 <_strtod_l+0x98a>
 800e6cc:	4b32      	ldr	r3, [pc, #200]	@ (800e798 <_strtod_l+0xb00>)
 800e6ce:	4630      	mov	r0, r6
 800e6d0:	4639      	mov	r1, r7
 800e6d2:	2200      	movs	r2, #0
 800e6d4:	f7f1 ff98 	bl	8000608 <__aeabi_dmul>
 800e6d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6da:	4606      	mov	r6, r0
 800e6dc:	460f      	mov	r7, r1
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	d09f      	beq.n	800e622 <_strtod_l+0x98a>
 800e6e2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e6e6:	e7a0      	b.n	800e62a <_strtod_l+0x992>
 800e6e8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e770 <_strtod_l+0xad8>
 800e6ec:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e6f0:	ec57 6b17 	vmov	r6, r7, d7
 800e6f4:	e799      	b.n	800e62a <_strtod_l+0x992>
 800e6f6:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e6fa:	9b08      	ldr	r3, [sp, #32]
 800e6fc:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e700:	2b00      	cmp	r3, #0
 800e702:	d1c1      	bne.n	800e688 <_strtod_l+0x9f0>
 800e704:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e708:	0d1b      	lsrs	r3, r3, #20
 800e70a:	051b      	lsls	r3, r3, #20
 800e70c:	429d      	cmp	r5, r3
 800e70e:	d1bb      	bne.n	800e688 <_strtod_l+0x9f0>
 800e710:	4630      	mov	r0, r6
 800e712:	4639      	mov	r1, r7
 800e714:	f7f2 fad8 	bl	8000cc8 <__aeabi_d2lz>
 800e718:	f7f1 ff48 	bl	80005ac <__aeabi_l2d>
 800e71c:	4602      	mov	r2, r0
 800e71e:	460b      	mov	r3, r1
 800e720:	4630      	mov	r0, r6
 800e722:	4639      	mov	r1, r7
 800e724:	f7f1 fdb8 	bl	8000298 <__aeabi_dsub>
 800e728:	460b      	mov	r3, r1
 800e72a:	4602      	mov	r2, r0
 800e72c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e730:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e734:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e736:	ea46 060a 	orr.w	r6, r6, sl
 800e73a:	431e      	orrs	r6, r3
 800e73c:	d06f      	beq.n	800e81e <_strtod_l+0xb86>
 800e73e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e778 <_strtod_l+0xae0>)
 800e740:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e744:	f7f2 f9d2 	bl	8000aec <__aeabi_dcmplt>
 800e748:	2800      	cmp	r0, #0
 800e74a:	f47f acd3 	bne.w	800e0f4 <_strtod_l+0x45c>
 800e74e:	a30c      	add	r3, pc, #48	@ (adr r3, 800e780 <_strtod_l+0xae8>)
 800e750:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e754:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e758:	f7f2 f9e6 	bl	8000b28 <__aeabi_dcmpgt>
 800e75c:	2800      	cmp	r0, #0
 800e75e:	d093      	beq.n	800e688 <_strtod_l+0x9f0>
 800e760:	e4c8      	b.n	800e0f4 <_strtod_l+0x45c>
 800e762:	bf00      	nop
 800e764:	f3af 8000 	nop.w
 800e768:	00000000 	.word	0x00000000
 800e76c:	bff00000 	.word	0xbff00000
 800e770:	00000000 	.word	0x00000000
 800e774:	3ff00000 	.word	0x3ff00000
 800e778:	94a03595 	.word	0x94a03595
 800e77c:	3fdfffff 	.word	0x3fdfffff
 800e780:	35afe535 	.word	0x35afe535
 800e784:	3fe00000 	.word	0x3fe00000
 800e788:	000fffff 	.word	0x000fffff
 800e78c:	7ff00000 	.word	0x7ff00000
 800e790:	7fefffff 	.word	0x7fefffff
 800e794:	3ff00000 	.word	0x3ff00000
 800e798:	3fe00000 	.word	0x3fe00000
 800e79c:	7fe00000 	.word	0x7fe00000
 800e7a0:	7c9fffff 	.word	0x7c9fffff
 800e7a4:	9b08      	ldr	r3, [sp, #32]
 800e7a6:	b323      	cbz	r3, 800e7f2 <_strtod_l+0xb5a>
 800e7a8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e7ac:	d821      	bhi.n	800e7f2 <_strtod_l+0xb5a>
 800e7ae:	a328      	add	r3, pc, #160	@ (adr r3, 800e850 <_strtod_l+0xbb8>)
 800e7b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e7b4:	4630      	mov	r0, r6
 800e7b6:	4639      	mov	r1, r7
 800e7b8:	f7f2 f9a2 	bl	8000b00 <__aeabi_dcmple>
 800e7bc:	b1a0      	cbz	r0, 800e7e8 <_strtod_l+0xb50>
 800e7be:	4639      	mov	r1, r7
 800e7c0:	4630      	mov	r0, r6
 800e7c2:	f7f2 f9f9 	bl	8000bb8 <__aeabi_d2uiz>
 800e7c6:	2801      	cmp	r0, #1
 800e7c8:	bf38      	it	cc
 800e7ca:	2001      	movcc	r0, #1
 800e7cc:	f7f1 fea2 	bl	8000514 <__aeabi_ui2d>
 800e7d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7d2:	4606      	mov	r6, r0
 800e7d4:	460f      	mov	r7, r1
 800e7d6:	b9fb      	cbnz	r3, 800e818 <_strtod_l+0xb80>
 800e7d8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e7dc:	9014      	str	r0, [sp, #80]	@ 0x50
 800e7de:	9315      	str	r3, [sp, #84]	@ 0x54
 800e7e0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e7e4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e7e8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e7ea:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e7ee:	1b5b      	subs	r3, r3, r5
 800e7f0:	9311      	str	r3, [sp, #68]	@ 0x44
 800e7f2:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e7f6:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e7fa:	f002 fadf 	bl	8010dbc <__ulp>
 800e7fe:	4650      	mov	r0, sl
 800e800:	ec53 2b10 	vmov	r2, r3, d0
 800e804:	4659      	mov	r1, fp
 800e806:	f7f1 feff 	bl	8000608 <__aeabi_dmul>
 800e80a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e80e:	f7f1 fd45 	bl	800029c <__adddf3>
 800e812:	4682      	mov	sl, r0
 800e814:	468b      	mov	fp, r1
 800e816:	e770      	b.n	800e6fa <_strtod_l+0xa62>
 800e818:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e81c:	e7e0      	b.n	800e7e0 <_strtod_l+0xb48>
 800e81e:	a30e      	add	r3, pc, #56	@ (adr r3, 800e858 <_strtod_l+0xbc0>)
 800e820:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e824:	f7f2 f962 	bl	8000aec <__aeabi_dcmplt>
 800e828:	e798      	b.n	800e75c <_strtod_l+0xac4>
 800e82a:	2300      	movs	r3, #0
 800e82c:	930e      	str	r3, [sp, #56]	@ 0x38
 800e82e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e830:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e832:	6013      	str	r3, [r2, #0]
 800e834:	f7ff ba6d 	b.w	800dd12 <_strtod_l+0x7a>
 800e838:	2a65      	cmp	r2, #101	@ 0x65
 800e83a:	f43f ab68 	beq.w	800df0e <_strtod_l+0x276>
 800e83e:	2a45      	cmp	r2, #69	@ 0x45
 800e840:	f43f ab65 	beq.w	800df0e <_strtod_l+0x276>
 800e844:	2301      	movs	r3, #1
 800e846:	f7ff bba0 	b.w	800df8a <_strtod_l+0x2f2>
 800e84a:	bf00      	nop
 800e84c:	f3af 8000 	nop.w
 800e850:	ffc00000 	.word	0xffc00000
 800e854:	41dfffff 	.word	0x41dfffff
 800e858:	94a03595 	.word	0x94a03595
 800e85c:	3fcfffff 	.word	0x3fcfffff

0800e860 <_strtod_r>:
 800e860:	4b01      	ldr	r3, [pc, #4]	@ (800e868 <_strtod_r+0x8>)
 800e862:	f7ff ba19 	b.w	800dc98 <_strtod_l>
 800e866:	bf00      	nop
 800e868:	2000003c 	.word	0x2000003c

0800e86c <_strtol_l.isra.0>:
 800e86c:	2b24      	cmp	r3, #36	@ 0x24
 800e86e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e872:	4686      	mov	lr, r0
 800e874:	4690      	mov	r8, r2
 800e876:	d801      	bhi.n	800e87c <_strtol_l.isra.0+0x10>
 800e878:	2b01      	cmp	r3, #1
 800e87a:	d106      	bne.n	800e88a <_strtol_l.isra.0+0x1e>
 800e87c:	f000 f99c 	bl	800ebb8 <__errno>
 800e880:	2316      	movs	r3, #22
 800e882:	6003      	str	r3, [r0, #0]
 800e884:	2000      	movs	r0, #0
 800e886:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e88a:	4834      	ldr	r0, [pc, #208]	@ (800e95c <_strtol_l.isra.0+0xf0>)
 800e88c:	460d      	mov	r5, r1
 800e88e:	462a      	mov	r2, r5
 800e890:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e894:	5d06      	ldrb	r6, [r0, r4]
 800e896:	f016 0608 	ands.w	r6, r6, #8
 800e89a:	d1f8      	bne.n	800e88e <_strtol_l.isra.0+0x22>
 800e89c:	2c2d      	cmp	r4, #45	@ 0x2d
 800e89e:	d110      	bne.n	800e8c2 <_strtol_l.isra.0+0x56>
 800e8a0:	782c      	ldrb	r4, [r5, #0]
 800e8a2:	2601      	movs	r6, #1
 800e8a4:	1c95      	adds	r5, r2, #2
 800e8a6:	f033 0210 	bics.w	r2, r3, #16
 800e8aa:	d115      	bne.n	800e8d8 <_strtol_l.isra.0+0x6c>
 800e8ac:	2c30      	cmp	r4, #48	@ 0x30
 800e8ae:	d10d      	bne.n	800e8cc <_strtol_l.isra.0+0x60>
 800e8b0:	782a      	ldrb	r2, [r5, #0]
 800e8b2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e8b6:	2a58      	cmp	r2, #88	@ 0x58
 800e8b8:	d108      	bne.n	800e8cc <_strtol_l.isra.0+0x60>
 800e8ba:	786c      	ldrb	r4, [r5, #1]
 800e8bc:	3502      	adds	r5, #2
 800e8be:	2310      	movs	r3, #16
 800e8c0:	e00a      	b.n	800e8d8 <_strtol_l.isra.0+0x6c>
 800e8c2:	2c2b      	cmp	r4, #43	@ 0x2b
 800e8c4:	bf04      	itt	eq
 800e8c6:	782c      	ldrbeq	r4, [r5, #0]
 800e8c8:	1c95      	addeq	r5, r2, #2
 800e8ca:	e7ec      	b.n	800e8a6 <_strtol_l.isra.0+0x3a>
 800e8cc:	2b00      	cmp	r3, #0
 800e8ce:	d1f6      	bne.n	800e8be <_strtol_l.isra.0+0x52>
 800e8d0:	2c30      	cmp	r4, #48	@ 0x30
 800e8d2:	bf14      	ite	ne
 800e8d4:	230a      	movne	r3, #10
 800e8d6:	2308      	moveq	r3, #8
 800e8d8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e8dc:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 800e8e0:	2200      	movs	r2, #0
 800e8e2:	fbbc f9f3 	udiv	r9, ip, r3
 800e8e6:	4610      	mov	r0, r2
 800e8e8:	fb03 ca19 	mls	sl, r3, r9, ip
 800e8ec:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e8f0:	2f09      	cmp	r7, #9
 800e8f2:	d80f      	bhi.n	800e914 <_strtol_l.isra.0+0xa8>
 800e8f4:	463c      	mov	r4, r7
 800e8f6:	42a3      	cmp	r3, r4
 800e8f8:	dd1b      	ble.n	800e932 <_strtol_l.isra.0+0xc6>
 800e8fa:	1c57      	adds	r7, r2, #1
 800e8fc:	d007      	beq.n	800e90e <_strtol_l.isra.0+0xa2>
 800e8fe:	4581      	cmp	r9, r0
 800e900:	d314      	bcc.n	800e92c <_strtol_l.isra.0+0xc0>
 800e902:	d101      	bne.n	800e908 <_strtol_l.isra.0+0x9c>
 800e904:	45a2      	cmp	sl, r4
 800e906:	db11      	blt.n	800e92c <_strtol_l.isra.0+0xc0>
 800e908:	fb00 4003 	mla	r0, r0, r3, r4
 800e90c:	2201      	movs	r2, #1
 800e90e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e912:	e7eb      	b.n	800e8ec <_strtol_l.isra.0+0x80>
 800e914:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e918:	2f19      	cmp	r7, #25
 800e91a:	d801      	bhi.n	800e920 <_strtol_l.isra.0+0xb4>
 800e91c:	3c37      	subs	r4, #55	@ 0x37
 800e91e:	e7ea      	b.n	800e8f6 <_strtol_l.isra.0+0x8a>
 800e920:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e924:	2f19      	cmp	r7, #25
 800e926:	d804      	bhi.n	800e932 <_strtol_l.isra.0+0xc6>
 800e928:	3c57      	subs	r4, #87	@ 0x57
 800e92a:	e7e4      	b.n	800e8f6 <_strtol_l.isra.0+0x8a>
 800e92c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e930:	e7ed      	b.n	800e90e <_strtol_l.isra.0+0xa2>
 800e932:	1c53      	adds	r3, r2, #1
 800e934:	d108      	bne.n	800e948 <_strtol_l.isra.0+0xdc>
 800e936:	2322      	movs	r3, #34	@ 0x22
 800e938:	f8ce 3000 	str.w	r3, [lr]
 800e93c:	4660      	mov	r0, ip
 800e93e:	f1b8 0f00 	cmp.w	r8, #0
 800e942:	d0a0      	beq.n	800e886 <_strtol_l.isra.0+0x1a>
 800e944:	1e69      	subs	r1, r5, #1
 800e946:	e006      	b.n	800e956 <_strtol_l.isra.0+0xea>
 800e948:	b106      	cbz	r6, 800e94c <_strtol_l.isra.0+0xe0>
 800e94a:	4240      	negs	r0, r0
 800e94c:	f1b8 0f00 	cmp.w	r8, #0
 800e950:	d099      	beq.n	800e886 <_strtol_l.isra.0+0x1a>
 800e952:	2a00      	cmp	r2, #0
 800e954:	d1f6      	bne.n	800e944 <_strtol_l.isra.0+0xd8>
 800e956:	f8c8 1000 	str.w	r1, [r8]
 800e95a:	e794      	b.n	800e886 <_strtol_l.isra.0+0x1a>
 800e95c:	08012869 	.word	0x08012869

0800e960 <_strtol_r>:
 800e960:	f7ff bf84 	b.w	800e86c <_strtol_l.isra.0>

0800e964 <_fwalk_sglue>:
 800e964:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e968:	4607      	mov	r7, r0
 800e96a:	4688      	mov	r8, r1
 800e96c:	4614      	mov	r4, r2
 800e96e:	2600      	movs	r6, #0
 800e970:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800e974:	f1b9 0901 	subs.w	r9, r9, #1
 800e978:	d505      	bpl.n	800e986 <_fwalk_sglue+0x22>
 800e97a:	6824      	ldr	r4, [r4, #0]
 800e97c:	2c00      	cmp	r4, #0
 800e97e:	d1f7      	bne.n	800e970 <_fwalk_sglue+0xc>
 800e980:	4630      	mov	r0, r6
 800e982:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e986:	89ab      	ldrh	r3, [r5, #12]
 800e988:	2b01      	cmp	r3, #1
 800e98a:	d907      	bls.n	800e99c <_fwalk_sglue+0x38>
 800e98c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800e990:	3301      	adds	r3, #1
 800e992:	d003      	beq.n	800e99c <_fwalk_sglue+0x38>
 800e994:	4629      	mov	r1, r5
 800e996:	4638      	mov	r0, r7
 800e998:	47c0      	blx	r8
 800e99a:	4306      	orrs	r6, r0
 800e99c:	3568      	adds	r5, #104	@ 0x68
 800e99e:	e7e9      	b.n	800e974 <_fwalk_sglue+0x10>

0800e9a0 <__swhatbuf_r>:
 800e9a0:	b570      	push	{r4, r5, r6, lr}
 800e9a2:	460c      	mov	r4, r1
 800e9a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e9a8:	2900      	cmp	r1, #0
 800e9aa:	b096      	sub	sp, #88	@ 0x58
 800e9ac:	4615      	mov	r5, r2
 800e9ae:	461e      	mov	r6, r3
 800e9b0:	da0d      	bge.n	800e9ce <__swhatbuf_r+0x2e>
 800e9b2:	89a3      	ldrh	r3, [r4, #12]
 800e9b4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800e9b8:	f04f 0100 	mov.w	r1, #0
 800e9bc:	bf14      	ite	ne
 800e9be:	2340      	movne	r3, #64	@ 0x40
 800e9c0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800e9c4:	2000      	movs	r0, #0
 800e9c6:	6031      	str	r1, [r6, #0]
 800e9c8:	602b      	str	r3, [r5, #0]
 800e9ca:	b016      	add	sp, #88	@ 0x58
 800e9cc:	bd70      	pop	{r4, r5, r6, pc}
 800e9ce:	466a      	mov	r2, sp
 800e9d0:	f000 f924 	bl	800ec1c <_fstat_r>
 800e9d4:	2800      	cmp	r0, #0
 800e9d6:	dbec      	blt.n	800e9b2 <__swhatbuf_r+0x12>
 800e9d8:	9901      	ldr	r1, [sp, #4]
 800e9da:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800e9de:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800e9e2:	4259      	negs	r1, r3
 800e9e4:	4159      	adcs	r1, r3
 800e9e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800e9ea:	e7eb      	b.n	800e9c4 <__swhatbuf_r+0x24>

0800e9ec <__smakebuf_r>:
 800e9ec:	898b      	ldrh	r3, [r1, #12]
 800e9ee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e9f0:	079d      	lsls	r5, r3, #30
 800e9f2:	4606      	mov	r6, r0
 800e9f4:	460c      	mov	r4, r1
 800e9f6:	d507      	bpl.n	800ea08 <__smakebuf_r+0x1c>
 800e9f8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800e9fc:	6023      	str	r3, [r4, #0]
 800e9fe:	6123      	str	r3, [r4, #16]
 800ea00:	2301      	movs	r3, #1
 800ea02:	6163      	str	r3, [r4, #20]
 800ea04:	b003      	add	sp, #12
 800ea06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea08:	ab01      	add	r3, sp, #4
 800ea0a:	466a      	mov	r2, sp
 800ea0c:	f7ff ffc8 	bl	800e9a0 <__swhatbuf_r>
 800ea10:	9f00      	ldr	r7, [sp, #0]
 800ea12:	4605      	mov	r5, r0
 800ea14:	4639      	mov	r1, r7
 800ea16:	4630      	mov	r0, r6
 800ea18:	f7fe fb80 	bl	800d11c <_malloc_r>
 800ea1c:	b948      	cbnz	r0, 800ea32 <__smakebuf_r+0x46>
 800ea1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ea22:	059a      	lsls	r2, r3, #22
 800ea24:	d4ee      	bmi.n	800ea04 <__smakebuf_r+0x18>
 800ea26:	f023 0303 	bic.w	r3, r3, #3
 800ea2a:	f043 0302 	orr.w	r3, r3, #2
 800ea2e:	81a3      	strh	r3, [r4, #12]
 800ea30:	e7e2      	b.n	800e9f8 <__smakebuf_r+0xc>
 800ea32:	89a3      	ldrh	r3, [r4, #12]
 800ea34:	6020      	str	r0, [r4, #0]
 800ea36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea3a:	81a3      	strh	r3, [r4, #12]
 800ea3c:	9b01      	ldr	r3, [sp, #4]
 800ea3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ea42:	b15b      	cbz	r3, 800ea5c <__smakebuf_r+0x70>
 800ea44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ea48:	4630      	mov	r0, r6
 800ea4a:	f000 f895 	bl	800eb78 <_isatty_r>
 800ea4e:	b128      	cbz	r0, 800ea5c <__smakebuf_r+0x70>
 800ea50:	89a3      	ldrh	r3, [r4, #12]
 800ea52:	f023 0303 	bic.w	r3, r3, #3
 800ea56:	f043 0301 	orr.w	r3, r3, #1
 800ea5a:	81a3      	strh	r3, [r4, #12]
 800ea5c:	89a3      	ldrh	r3, [r4, #12]
 800ea5e:	431d      	orrs	r5, r3
 800ea60:	81a5      	strh	r5, [r4, #12]
 800ea62:	e7cf      	b.n	800ea04 <__smakebuf_r+0x18>

0800ea64 <iprintf>:
 800ea64:	b40f      	push	{r0, r1, r2, r3}
 800ea66:	b507      	push	{r0, r1, r2, lr}
 800ea68:	4906      	ldr	r1, [pc, #24]	@ (800ea84 <iprintf+0x20>)
 800ea6a:	ab04      	add	r3, sp, #16
 800ea6c:	6808      	ldr	r0, [r1, #0]
 800ea6e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ea72:	6881      	ldr	r1, [r0, #8]
 800ea74:	9301      	str	r3, [sp, #4]
 800ea76:	f001 fc5f 	bl	8010338 <_vfiprintf_r>
 800ea7a:	b003      	add	sp, #12
 800ea7c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ea80:	b004      	add	sp, #16
 800ea82:	4770      	bx	lr
 800ea84:	200001a8 	.word	0x200001a8

0800ea88 <_puts_r>:
 800ea88:	6a03      	ldr	r3, [r0, #32]
 800ea8a:	b570      	push	{r4, r5, r6, lr}
 800ea8c:	6884      	ldr	r4, [r0, #8]
 800ea8e:	4605      	mov	r5, r0
 800ea90:	460e      	mov	r6, r1
 800ea92:	b90b      	cbnz	r3, 800ea98 <_puts_r+0x10>
 800ea94:	f7ff f8ca 	bl	800dc2c <__sinit>
 800ea98:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ea9a:	07db      	lsls	r3, r3, #31
 800ea9c:	d405      	bmi.n	800eaaa <_puts_r+0x22>
 800ea9e:	89a3      	ldrh	r3, [r4, #12]
 800eaa0:	0598      	lsls	r0, r3, #22
 800eaa2:	d402      	bmi.n	800eaaa <_puts_r+0x22>
 800eaa4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800eaa6:	f000 f8b2 	bl	800ec0e <__retarget_lock_acquire_recursive>
 800eaaa:	89a3      	ldrh	r3, [r4, #12]
 800eaac:	0719      	lsls	r1, r3, #28
 800eaae:	d502      	bpl.n	800eab6 <_puts_r+0x2e>
 800eab0:	6923      	ldr	r3, [r4, #16]
 800eab2:	2b00      	cmp	r3, #0
 800eab4:	d135      	bne.n	800eb22 <_puts_r+0x9a>
 800eab6:	4621      	mov	r1, r4
 800eab8:	4628      	mov	r0, r5
 800eaba:	f002 fb6d 	bl	8011198 <__swsetup_r>
 800eabe:	b380      	cbz	r0, 800eb22 <_puts_r+0x9a>
 800eac0:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800eac4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800eac6:	07da      	lsls	r2, r3, #31
 800eac8:	d405      	bmi.n	800ead6 <_puts_r+0x4e>
 800eaca:	89a3      	ldrh	r3, [r4, #12]
 800eacc:	059b      	lsls	r3, r3, #22
 800eace:	d402      	bmi.n	800ead6 <_puts_r+0x4e>
 800ead0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ead2:	f000 f89d 	bl	800ec10 <__retarget_lock_release_recursive>
 800ead6:	4628      	mov	r0, r5
 800ead8:	bd70      	pop	{r4, r5, r6, pc}
 800eada:	2b00      	cmp	r3, #0
 800eadc:	da04      	bge.n	800eae8 <_puts_r+0x60>
 800eade:	69a2      	ldr	r2, [r4, #24]
 800eae0:	429a      	cmp	r2, r3
 800eae2:	dc17      	bgt.n	800eb14 <_puts_r+0x8c>
 800eae4:	290a      	cmp	r1, #10
 800eae6:	d015      	beq.n	800eb14 <_puts_r+0x8c>
 800eae8:	6823      	ldr	r3, [r4, #0]
 800eaea:	1c5a      	adds	r2, r3, #1
 800eaec:	6022      	str	r2, [r4, #0]
 800eaee:	7019      	strb	r1, [r3, #0]
 800eaf0:	68a3      	ldr	r3, [r4, #8]
 800eaf2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800eaf6:	3b01      	subs	r3, #1
 800eaf8:	60a3      	str	r3, [r4, #8]
 800eafa:	2900      	cmp	r1, #0
 800eafc:	d1ed      	bne.n	800eada <_puts_r+0x52>
 800eafe:	2b00      	cmp	r3, #0
 800eb00:	da11      	bge.n	800eb26 <_puts_r+0x9e>
 800eb02:	4622      	mov	r2, r4
 800eb04:	210a      	movs	r1, #10
 800eb06:	4628      	mov	r0, r5
 800eb08:	f002 fb07 	bl	801111a <__swbuf_r>
 800eb0c:	3001      	adds	r0, #1
 800eb0e:	d0d7      	beq.n	800eac0 <_puts_r+0x38>
 800eb10:	250a      	movs	r5, #10
 800eb12:	e7d7      	b.n	800eac4 <_puts_r+0x3c>
 800eb14:	4622      	mov	r2, r4
 800eb16:	4628      	mov	r0, r5
 800eb18:	f002 faff 	bl	801111a <__swbuf_r>
 800eb1c:	3001      	adds	r0, #1
 800eb1e:	d1e7      	bne.n	800eaf0 <_puts_r+0x68>
 800eb20:	e7ce      	b.n	800eac0 <_puts_r+0x38>
 800eb22:	3e01      	subs	r6, #1
 800eb24:	e7e4      	b.n	800eaf0 <_puts_r+0x68>
 800eb26:	6823      	ldr	r3, [r4, #0]
 800eb28:	1c5a      	adds	r2, r3, #1
 800eb2a:	6022      	str	r2, [r4, #0]
 800eb2c:	220a      	movs	r2, #10
 800eb2e:	701a      	strb	r2, [r3, #0]
 800eb30:	e7ee      	b.n	800eb10 <_puts_r+0x88>
	...

0800eb34 <puts>:
 800eb34:	4b02      	ldr	r3, [pc, #8]	@ (800eb40 <puts+0xc>)
 800eb36:	4601      	mov	r1, r0
 800eb38:	6818      	ldr	r0, [r3, #0]
 800eb3a:	f7ff bfa5 	b.w	800ea88 <_puts_r>
 800eb3e:	bf00      	nop
 800eb40:	200001a8 	.word	0x200001a8

0800eb44 <memset>:
 800eb44:	4402      	add	r2, r0
 800eb46:	4603      	mov	r3, r0
 800eb48:	4293      	cmp	r3, r2
 800eb4a:	d100      	bne.n	800eb4e <memset+0xa>
 800eb4c:	4770      	bx	lr
 800eb4e:	f803 1b01 	strb.w	r1, [r3], #1
 800eb52:	e7f9      	b.n	800eb48 <memset+0x4>

0800eb54 <strncmp>:
 800eb54:	b510      	push	{r4, lr}
 800eb56:	b16a      	cbz	r2, 800eb74 <strncmp+0x20>
 800eb58:	3901      	subs	r1, #1
 800eb5a:	1884      	adds	r4, r0, r2
 800eb5c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800eb60:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800eb64:	429a      	cmp	r2, r3
 800eb66:	d103      	bne.n	800eb70 <strncmp+0x1c>
 800eb68:	42a0      	cmp	r0, r4
 800eb6a:	d001      	beq.n	800eb70 <strncmp+0x1c>
 800eb6c:	2a00      	cmp	r2, #0
 800eb6e:	d1f5      	bne.n	800eb5c <strncmp+0x8>
 800eb70:	1ad0      	subs	r0, r2, r3
 800eb72:	bd10      	pop	{r4, pc}
 800eb74:	4610      	mov	r0, r2
 800eb76:	e7fc      	b.n	800eb72 <strncmp+0x1e>

0800eb78 <_isatty_r>:
 800eb78:	b538      	push	{r3, r4, r5, lr}
 800eb7a:	4d06      	ldr	r5, [pc, #24]	@ (800eb94 <_isatty_r+0x1c>)
 800eb7c:	2300      	movs	r3, #0
 800eb7e:	4604      	mov	r4, r0
 800eb80:	4608      	mov	r0, r1
 800eb82:	602b      	str	r3, [r5, #0]
 800eb84:	f7f8 ffa2 	bl	8007acc <_isatty>
 800eb88:	1c43      	adds	r3, r0, #1
 800eb8a:	d102      	bne.n	800eb92 <_isatty_r+0x1a>
 800eb8c:	682b      	ldr	r3, [r5, #0]
 800eb8e:	b103      	cbz	r3, 800eb92 <_isatty_r+0x1a>
 800eb90:	6023      	str	r3, [r4, #0]
 800eb92:	bd38      	pop	{r3, r4, r5, pc}
 800eb94:	20000884 	.word	0x20000884

0800eb98 <_sbrk_r>:
 800eb98:	b538      	push	{r3, r4, r5, lr}
 800eb9a:	4d06      	ldr	r5, [pc, #24]	@ (800ebb4 <_sbrk_r+0x1c>)
 800eb9c:	2300      	movs	r3, #0
 800eb9e:	4604      	mov	r4, r0
 800eba0:	4608      	mov	r0, r1
 800eba2:	602b      	str	r3, [r5, #0]
 800eba4:	f7f8 ffaa 	bl	8007afc <_sbrk>
 800eba8:	1c43      	adds	r3, r0, #1
 800ebaa:	d102      	bne.n	800ebb2 <_sbrk_r+0x1a>
 800ebac:	682b      	ldr	r3, [r5, #0]
 800ebae:	b103      	cbz	r3, 800ebb2 <_sbrk_r+0x1a>
 800ebb0:	6023      	str	r3, [r4, #0]
 800ebb2:	bd38      	pop	{r3, r4, r5, pc}
 800ebb4:	20000884 	.word	0x20000884

0800ebb8 <__errno>:
 800ebb8:	4b01      	ldr	r3, [pc, #4]	@ (800ebc0 <__errno+0x8>)
 800ebba:	6818      	ldr	r0, [r3, #0]
 800ebbc:	4770      	bx	lr
 800ebbe:	bf00      	nop
 800ebc0:	200001a8 	.word	0x200001a8

0800ebc4 <__libc_init_array>:
 800ebc4:	b570      	push	{r4, r5, r6, lr}
 800ebc6:	4d0d      	ldr	r5, [pc, #52]	@ (800ebfc <__libc_init_array+0x38>)
 800ebc8:	4c0d      	ldr	r4, [pc, #52]	@ (800ec00 <__libc_init_array+0x3c>)
 800ebca:	1b64      	subs	r4, r4, r5
 800ebcc:	10a4      	asrs	r4, r4, #2
 800ebce:	2600      	movs	r6, #0
 800ebd0:	42a6      	cmp	r6, r4
 800ebd2:	d109      	bne.n	800ebe8 <__libc_init_array+0x24>
 800ebd4:	4d0b      	ldr	r5, [pc, #44]	@ (800ec04 <__libc_init_array+0x40>)
 800ebd6:	4c0c      	ldr	r4, [pc, #48]	@ (800ec08 <__libc_init_array+0x44>)
 800ebd8:	f002 fc26 	bl	8011428 <_init>
 800ebdc:	1b64      	subs	r4, r4, r5
 800ebde:	10a4      	asrs	r4, r4, #2
 800ebe0:	2600      	movs	r6, #0
 800ebe2:	42a6      	cmp	r6, r4
 800ebe4:	d105      	bne.n	800ebf2 <__libc_init_array+0x2e>
 800ebe6:	bd70      	pop	{r4, r5, r6, pc}
 800ebe8:	f855 3b04 	ldr.w	r3, [r5], #4
 800ebec:	4798      	blx	r3
 800ebee:	3601      	adds	r6, #1
 800ebf0:	e7ee      	b.n	800ebd0 <__libc_init_array+0xc>
 800ebf2:	f855 3b04 	ldr.w	r3, [r5], #4
 800ebf6:	4798      	blx	r3
 800ebf8:	3601      	adds	r6, #1
 800ebfa:	e7f2      	b.n	800ebe2 <__libc_init_array+0x1e>
	...

0800ec0c <__retarget_lock_init_recursive>:
 800ec0c:	4770      	bx	lr

0800ec0e <__retarget_lock_acquire_recursive>:
 800ec0e:	4770      	bx	lr

0800ec10 <__retarget_lock_release_recursive>:
 800ec10:	4770      	bx	lr
	...

0800ec14 <_localeconv_r>:
 800ec14:	4800      	ldr	r0, [pc, #0]	@ (800ec18 <_localeconv_r+0x4>)
 800ec16:	4770      	bx	lr
 800ec18:	2000012c 	.word	0x2000012c

0800ec1c <_fstat_r>:
 800ec1c:	b538      	push	{r3, r4, r5, lr}
 800ec1e:	4d07      	ldr	r5, [pc, #28]	@ (800ec3c <_fstat_r+0x20>)
 800ec20:	2300      	movs	r3, #0
 800ec22:	4604      	mov	r4, r0
 800ec24:	4608      	mov	r0, r1
 800ec26:	4611      	mov	r1, r2
 800ec28:	602b      	str	r3, [r5, #0]
 800ec2a:	f7f8 ff3f 	bl	8007aac <_fstat>
 800ec2e:	1c43      	adds	r3, r0, #1
 800ec30:	d102      	bne.n	800ec38 <_fstat_r+0x1c>
 800ec32:	682b      	ldr	r3, [r5, #0]
 800ec34:	b103      	cbz	r3, 800ec38 <_fstat_r+0x1c>
 800ec36:	6023      	str	r3, [r4, #0]
 800ec38:	bd38      	pop	{r3, r4, r5, pc}
 800ec3a:	bf00      	nop
 800ec3c:	20000884 	.word	0x20000884

0800ec40 <memcpy>:
 800ec40:	440a      	add	r2, r1
 800ec42:	4291      	cmp	r1, r2
 800ec44:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800ec48:	d100      	bne.n	800ec4c <memcpy+0xc>
 800ec4a:	4770      	bx	lr
 800ec4c:	b510      	push	{r4, lr}
 800ec4e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ec52:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ec56:	4291      	cmp	r1, r2
 800ec58:	d1f9      	bne.n	800ec4e <memcpy+0xe>
 800ec5a:	bd10      	pop	{r4, pc}
 800ec5c:	0000      	movs	r0, r0
	...

0800ec60 <nan>:
 800ec60:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ec68 <nan+0x8>
 800ec64:	4770      	bx	lr
 800ec66:	bf00      	nop
 800ec68:	00000000 	.word	0x00000000
 800ec6c:	7ff80000 	.word	0x7ff80000

0800ec70 <nanf>:
 800ec70:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800ec78 <nanf+0x8>
 800ec74:	4770      	bx	lr
 800ec76:	bf00      	nop
 800ec78:	7fc00000 	.word	0x7fc00000

0800ec7c <quorem>:
 800ec7c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec80:	6903      	ldr	r3, [r0, #16]
 800ec82:	690c      	ldr	r4, [r1, #16]
 800ec84:	42a3      	cmp	r3, r4
 800ec86:	4607      	mov	r7, r0
 800ec88:	db7e      	blt.n	800ed88 <quorem+0x10c>
 800ec8a:	3c01      	subs	r4, #1
 800ec8c:	f101 0814 	add.w	r8, r1, #20
 800ec90:	00a3      	lsls	r3, r4, #2
 800ec92:	f100 0514 	add.w	r5, r0, #20
 800ec96:	9300      	str	r3, [sp, #0]
 800ec98:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ec9c:	9301      	str	r3, [sp, #4]
 800ec9e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800eca2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800eca6:	3301      	adds	r3, #1
 800eca8:	429a      	cmp	r2, r3
 800ecaa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ecae:	fbb2 f6f3 	udiv	r6, r2, r3
 800ecb2:	d32e      	bcc.n	800ed12 <quorem+0x96>
 800ecb4:	f04f 0a00 	mov.w	sl, #0
 800ecb8:	46c4      	mov	ip, r8
 800ecba:	46ae      	mov	lr, r5
 800ecbc:	46d3      	mov	fp, sl
 800ecbe:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ecc2:	b298      	uxth	r0, r3
 800ecc4:	fb06 a000 	mla	r0, r6, r0, sl
 800ecc8:	0c02      	lsrs	r2, r0, #16
 800ecca:	0c1b      	lsrs	r3, r3, #16
 800eccc:	fb06 2303 	mla	r3, r6, r3, r2
 800ecd0:	f8de 2000 	ldr.w	r2, [lr]
 800ecd4:	b280      	uxth	r0, r0
 800ecd6:	b292      	uxth	r2, r2
 800ecd8:	1a12      	subs	r2, r2, r0
 800ecda:	445a      	add	r2, fp
 800ecdc:	f8de 0000 	ldr.w	r0, [lr]
 800ece0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ece4:	b29b      	uxth	r3, r3
 800ece6:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ecea:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ecee:	b292      	uxth	r2, r2
 800ecf0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ecf4:	45e1      	cmp	r9, ip
 800ecf6:	f84e 2b04 	str.w	r2, [lr], #4
 800ecfa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ecfe:	d2de      	bcs.n	800ecbe <quorem+0x42>
 800ed00:	9b00      	ldr	r3, [sp, #0]
 800ed02:	58eb      	ldr	r3, [r5, r3]
 800ed04:	b92b      	cbnz	r3, 800ed12 <quorem+0x96>
 800ed06:	9b01      	ldr	r3, [sp, #4]
 800ed08:	3b04      	subs	r3, #4
 800ed0a:	429d      	cmp	r5, r3
 800ed0c:	461a      	mov	r2, r3
 800ed0e:	d32f      	bcc.n	800ed70 <quorem+0xf4>
 800ed10:	613c      	str	r4, [r7, #16]
 800ed12:	4638      	mov	r0, r7
 800ed14:	f001 ffa2 	bl	8010c5c <__mcmp>
 800ed18:	2800      	cmp	r0, #0
 800ed1a:	db25      	blt.n	800ed68 <quorem+0xec>
 800ed1c:	4629      	mov	r1, r5
 800ed1e:	2000      	movs	r0, #0
 800ed20:	f858 2b04 	ldr.w	r2, [r8], #4
 800ed24:	f8d1 c000 	ldr.w	ip, [r1]
 800ed28:	fa1f fe82 	uxth.w	lr, r2
 800ed2c:	fa1f f38c 	uxth.w	r3, ip
 800ed30:	eba3 030e 	sub.w	r3, r3, lr
 800ed34:	4403      	add	r3, r0
 800ed36:	0c12      	lsrs	r2, r2, #16
 800ed38:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800ed3c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800ed40:	b29b      	uxth	r3, r3
 800ed42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ed46:	45c1      	cmp	r9, r8
 800ed48:	f841 3b04 	str.w	r3, [r1], #4
 800ed4c:	ea4f 4022 	mov.w	r0, r2, asr #16
 800ed50:	d2e6      	bcs.n	800ed20 <quorem+0xa4>
 800ed52:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ed56:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ed5a:	b922      	cbnz	r2, 800ed66 <quorem+0xea>
 800ed5c:	3b04      	subs	r3, #4
 800ed5e:	429d      	cmp	r5, r3
 800ed60:	461a      	mov	r2, r3
 800ed62:	d30b      	bcc.n	800ed7c <quorem+0x100>
 800ed64:	613c      	str	r4, [r7, #16]
 800ed66:	3601      	adds	r6, #1
 800ed68:	4630      	mov	r0, r6
 800ed6a:	b003      	add	sp, #12
 800ed6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed70:	6812      	ldr	r2, [r2, #0]
 800ed72:	3b04      	subs	r3, #4
 800ed74:	2a00      	cmp	r2, #0
 800ed76:	d1cb      	bne.n	800ed10 <quorem+0x94>
 800ed78:	3c01      	subs	r4, #1
 800ed7a:	e7c6      	b.n	800ed0a <quorem+0x8e>
 800ed7c:	6812      	ldr	r2, [r2, #0]
 800ed7e:	3b04      	subs	r3, #4
 800ed80:	2a00      	cmp	r2, #0
 800ed82:	d1ef      	bne.n	800ed64 <quorem+0xe8>
 800ed84:	3c01      	subs	r4, #1
 800ed86:	e7ea      	b.n	800ed5e <quorem+0xe2>
 800ed88:	2000      	movs	r0, #0
 800ed8a:	e7ee      	b.n	800ed6a <quorem+0xee>
 800ed8c:	0000      	movs	r0, r0
	...

0800ed90 <_dtoa_r>:
 800ed90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ed94:	69c7      	ldr	r7, [r0, #28]
 800ed96:	b097      	sub	sp, #92	@ 0x5c
 800ed98:	ed8d 0b04 	vstr	d0, [sp, #16]
 800ed9c:	ec55 4b10 	vmov	r4, r5, d0
 800eda0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800eda2:	9107      	str	r1, [sp, #28]
 800eda4:	4681      	mov	r9, r0
 800eda6:	920c      	str	r2, [sp, #48]	@ 0x30
 800eda8:	9311      	str	r3, [sp, #68]	@ 0x44
 800edaa:	b97f      	cbnz	r7, 800edcc <_dtoa_r+0x3c>
 800edac:	2010      	movs	r0, #16
 800edae:	f7fe f983 	bl	800d0b8 <malloc>
 800edb2:	4602      	mov	r2, r0
 800edb4:	f8c9 001c 	str.w	r0, [r9, #28]
 800edb8:	b920      	cbnz	r0, 800edc4 <_dtoa_r+0x34>
 800edba:	4ba9      	ldr	r3, [pc, #676]	@ (800f060 <_dtoa_r+0x2d0>)
 800edbc:	21ef      	movs	r1, #239	@ 0xef
 800edbe:	48a9      	ldr	r0, [pc, #676]	@ (800f064 <_dtoa_r+0x2d4>)
 800edc0:	f002 faae 	bl	8011320 <__assert_func>
 800edc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800edc8:	6007      	str	r7, [r0, #0]
 800edca:	60c7      	str	r7, [r0, #12]
 800edcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800edd0:	6819      	ldr	r1, [r3, #0]
 800edd2:	b159      	cbz	r1, 800edec <_dtoa_r+0x5c>
 800edd4:	685a      	ldr	r2, [r3, #4]
 800edd6:	604a      	str	r2, [r1, #4]
 800edd8:	2301      	movs	r3, #1
 800edda:	4093      	lsls	r3, r2
 800eddc:	608b      	str	r3, [r1, #8]
 800edde:	4648      	mov	r0, r9
 800ede0:	f001 fcc0 	bl	8010764 <_Bfree>
 800ede4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800ede8:	2200      	movs	r2, #0
 800edea:	601a      	str	r2, [r3, #0]
 800edec:	1e2b      	subs	r3, r5, #0
 800edee:	bfb9      	ittee	lt
 800edf0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800edf4:	9305      	strlt	r3, [sp, #20]
 800edf6:	2300      	movge	r3, #0
 800edf8:	6033      	strge	r3, [r6, #0]
 800edfa:	9f05      	ldr	r7, [sp, #20]
 800edfc:	4b9a      	ldr	r3, [pc, #616]	@ (800f068 <_dtoa_r+0x2d8>)
 800edfe:	bfbc      	itt	lt
 800ee00:	2201      	movlt	r2, #1
 800ee02:	6032      	strlt	r2, [r6, #0]
 800ee04:	43bb      	bics	r3, r7
 800ee06:	d112      	bne.n	800ee2e <_dtoa_r+0x9e>
 800ee08:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ee0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800ee0e:	6013      	str	r3, [r2, #0]
 800ee10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800ee14:	4323      	orrs	r3, r4
 800ee16:	f000 855a 	beq.w	800f8ce <_dtoa_r+0xb3e>
 800ee1a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ee1c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800f07c <_dtoa_r+0x2ec>
 800ee20:	2b00      	cmp	r3, #0
 800ee22:	f000 855c 	beq.w	800f8de <_dtoa_r+0xb4e>
 800ee26:	f10a 0303 	add.w	r3, sl, #3
 800ee2a:	f000 bd56 	b.w	800f8da <_dtoa_r+0xb4a>
 800ee2e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800ee32:	2200      	movs	r2, #0
 800ee34:	ec51 0b17 	vmov	r0, r1, d7
 800ee38:	2300      	movs	r3, #0
 800ee3a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ee3e:	f7f1 fe4b 	bl	8000ad8 <__aeabi_dcmpeq>
 800ee42:	4680      	mov	r8, r0
 800ee44:	b158      	cbz	r0, 800ee5e <_dtoa_r+0xce>
 800ee46:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ee48:	2301      	movs	r3, #1
 800ee4a:	6013      	str	r3, [r2, #0]
 800ee4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ee4e:	b113      	cbz	r3, 800ee56 <_dtoa_r+0xc6>
 800ee50:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ee52:	4b86      	ldr	r3, [pc, #536]	@ (800f06c <_dtoa_r+0x2dc>)
 800ee54:	6013      	str	r3, [r2, #0]
 800ee56:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800f080 <_dtoa_r+0x2f0>
 800ee5a:	f000 bd40 	b.w	800f8de <_dtoa_r+0xb4e>
 800ee5e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ee62:	aa14      	add	r2, sp, #80	@ 0x50
 800ee64:	a915      	add	r1, sp, #84	@ 0x54
 800ee66:	4648      	mov	r0, r9
 800ee68:	f002 f818 	bl	8010e9c <__d2b>
 800ee6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ee70:	9002      	str	r0, [sp, #8]
 800ee72:	2e00      	cmp	r6, #0
 800ee74:	d078      	beq.n	800ef68 <_dtoa_r+0x1d8>
 800ee76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee78:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ee7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ee80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ee84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ee88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ee8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ee90:	4619      	mov	r1, r3
 800ee92:	2200      	movs	r2, #0
 800ee94:	4b76      	ldr	r3, [pc, #472]	@ (800f070 <_dtoa_r+0x2e0>)
 800ee96:	f7f1 f9ff 	bl	8000298 <__aeabi_dsub>
 800ee9a:	a36b      	add	r3, pc, #428	@ (adr r3, 800f048 <_dtoa_r+0x2b8>)
 800ee9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eea0:	f7f1 fbb2 	bl	8000608 <__aeabi_dmul>
 800eea4:	a36a      	add	r3, pc, #424	@ (adr r3, 800f050 <_dtoa_r+0x2c0>)
 800eea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eeaa:	f7f1 f9f7 	bl	800029c <__adddf3>
 800eeae:	4604      	mov	r4, r0
 800eeb0:	4630      	mov	r0, r6
 800eeb2:	460d      	mov	r5, r1
 800eeb4:	f7f1 fb3e 	bl	8000534 <__aeabi_i2d>
 800eeb8:	a367      	add	r3, pc, #412	@ (adr r3, 800f058 <_dtoa_r+0x2c8>)
 800eeba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800eebe:	f7f1 fba3 	bl	8000608 <__aeabi_dmul>
 800eec2:	4602      	mov	r2, r0
 800eec4:	460b      	mov	r3, r1
 800eec6:	4620      	mov	r0, r4
 800eec8:	4629      	mov	r1, r5
 800eeca:	f7f1 f9e7 	bl	800029c <__adddf3>
 800eece:	4604      	mov	r4, r0
 800eed0:	460d      	mov	r5, r1
 800eed2:	f7f1 fe49 	bl	8000b68 <__aeabi_d2iz>
 800eed6:	2200      	movs	r2, #0
 800eed8:	4607      	mov	r7, r0
 800eeda:	2300      	movs	r3, #0
 800eedc:	4620      	mov	r0, r4
 800eede:	4629      	mov	r1, r5
 800eee0:	f7f1 fe04 	bl	8000aec <__aeabi_dcmplt>
 800eee4:	b140      	cbz	r0, 800eef8 <_dtoa_r+0x168>
 800eee6:	4638      	mov	r0, r7
 800eee8:	f7f1 fb24 	bl	8000534 <__aeabi_i2d>
 800eeec:	4622      	mov	r2, r4
 800eeee:	462b      	mov	r3, r5
 800eef0:	f7f1 fdf2 	bl	8000ad8 <__aeabi_dcmpeq>
 800eef4:	b900      	cbnz	r0, 800eef8 <_dtoa_r+0x168>
 800eef6:	3f01      	subs	r7, #1
 800eef8:	2f16      	cmp	r7, #22
 800eefa:	d852      	bhi.n	800efa2 <_dtoa_r+0x212>
 800eefc:	4b5d      	ldr	r3, [pc, #372]	@ (800f074 <_dtoa_r+0x2e4>)
 800eefe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ef02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ef06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ef0a:	f7f1 fdef 	bl	8000aec <__aeabi_dcmplt>
 800ef0e:	2800      	cmp	r0, #0
 800ef10:	d049      	beq.n	800efa6 <_dtoa_r+0x216>
 800ef12:	3f01      	subs	r7, #1
 800ef14:	2300      	movs	r3, #0
 800ef16:	9310      	str	r3, [sp, #64]	@ 0x40
 800ef18:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ef1a:	1b9b      	subs	r3, r3, r6
 800ef1c:	1e5a      	subs	r2, r3, #1
 800ef1e:	bf45      	ittet	mi
 800ef20:	f1c3 0301 	rsbmi	r3, r3, #1
 800ef24:	9300      	strmi	r3, [sp, #0]
 800ef26:	2300      	movpl	r3, #0
 800ef28:	2300      	movmi	r3, #0
 800ef2a:	9206      	str	r2, [sp, #24]
 800ef2c:	bf54      	ite	pl
 800ef2e:	9300      	strpl	r3, [sp, #0]
 800ef30:	9306      	strmi	r3, [sp, #24]
 800ef32:	2f00      	cmp	r7, #0
 800ef34:	db39      	blt.n	800efaa <_dtoa_r+0x21a>
 800ef36:	9b06      	ldr	r3, [sp, #24]
 800ef38:	970d      	str	r7, [sp, #52]	@ 0x34
 800ef3a:	443b      	add	r3, r7
 800ef3c:	9306      	str	r3, [sp, #24]
 800ef3e:	2300      	movs	r3, #0
 800ef40:	9308      	str	r3, [sp, #32]
 800ef42:	9b07      	ldr	r3, [sp, #28]
 800ef44:	2b09      	cmp	r3, #9
 800ef46:	d863      	bhi.n	800f010 <_dtoa_r+0x280>
 800ef48:	2b05      	cmp	r3, #5
 800ef4a:	bfc4      	itt	gt
 800ef4c:	3b04      	subgt	r3, #4
 800ef4e:	9307      	strgt	r3, [sp, #28]
 800ef50:	9b07      	ldr	r3, [sp, #28]
 800ef52:	f1a3 0302 	sub.w	r3, r3, #2
 800ef56:	bfcc      	ite	gt
 800ef58:	2400      	movgt	r4, #0
 800ef5a:	2401      	movle	r4, #1
 800ef5c:	2b03      	cmp	r3, #3
 800ef5e:	d863      	bhi.n	800f028 <_dtoa_r+0x298>
 800ef60:	e8df f003 	tbb	[pc, r3]
 800ef64:	2b375452 	.word	0x2b375452
 800ef68:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ef6c:	441e      	add	r6, r3
 800ef6e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ef72:	2b20      	cmp	r3, #32
 800ef74:	bfc1      	itttt	gt
 800ef76:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ef7a:	409f      	lslgt	r7, r3
 800ef7c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ef80:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ef84:	bfd6      	itet	le
 800ef86:	f1c3 0320 	rsble	r3, r3, #32
 800ef8a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ef8e:	fa04 f003 	lslle.w	r0, r4, r3
 800ef92:	f7f1 fabf 	bl	8000514 <__aeabi_ui2d>
 800ef96:	2201      	movs	r2, #1
 800ef98:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ef9c:	3e01      	subs	r6, #1
 800ef9e:	9212      	str	r2, [sp, #72]	@ 0x48
 800efa0:	e776      	b.n	800ee90 <_dtoa_r+0x100>
 800efa2:	2301      	movs	r3, #1
 800efa4:	e7b7      	b.n	800ef16 <_dtoa_r+0x186>
 800efa6:	9010      	str	r0, [sp, #64]	@ 0x40
 800efa8:	e7b6      	b.n	800ef18 <_dtoa_r+0x188>
 800efaa:	9b00      	ldr	r3, [sp, #0]
 800efac:	1bdb      	subs	r3, r3, r7
 800efae:	9300      	str	r3, [sp, #0]
 800efb0:	427b      	negs	r3, r7
 800efb2:	9308      	str	r3, [sp, #32]
 800efb4:	2300      	movs	r3, #0
 800efb6:	930d      	str	r3, [sp, #52]	@ 0x34
 800efb8:	e7c3      	b.n	800ef42 <_dtoa_r+0x1b2>
 800efba:	2301      	movs	r3, #1
 800efbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800efbe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800efc0:	eb07 0b03 	add.w	fp, r7, r3
 800efc4:	f10b 0301 	add.w	r3, fp, #1
 800efc8:	2b01      	cmp	r3, #1
 800efca:	9303      	str	r3, [sp, #12]
 800efcc:	bfb8      	it	lt
 800efce:	2301      	movlt	r3, #1
 800efd0:	e006      	b.n	800efe0 <_dtoa_r+0x250>
 800efd2:	2301      	movs	r3, #1
 800efd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800efd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800efd8:	2b00      	cmp	r3, #0
 800efda:	dd28      	ble.n	800f02e <_dtoa_r+0x29e>
 800efdc:	469b      	mov	fp, r3
 800efde:	9303      	str	r3, [sp, #12]
 800efe0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800efe4:	2100      	movs	r1, #0
 800efe6:	2204      	movs	r2, #4
 800efe8:	f102 0514 	add.w	r5, r2, #20
 800efec:	429d      	cmp	r5, r3
 800efee:	d926      	bls.n	800f03e <_dtoa_r+0x2ae>
 800eff0:	6041      	str	r1, [r0, #4]
 800eff2:	4648      	mov	r0, r9
 800eff4:	f001 fb76 	bl	80106e4 <_Balloc>
 800eff8:	4682      	mov	sl, r0
 800effa:	2800      	cmp	r0, #0
 800effc:	d142      	bne.n	800f084 <_dtoa_r+0x2f4>
 800effe:	4b1e      	ldr	r3, [pc, #120]	@ (800f078 <_dtoa_r+0x2e8>)
 800f000:	4602      	mov	r2, r0
 800f002:	f240 11af 	movw	r1, #431	@ 0x1af
 800f006:	e6da      	b.n	800edbe <_dtoa_r+0x2e>
 800f008:	2300      	movs	r3, #0
 800f00a:	e7e3      	b.n	800efd4 <_dtoa_r+0x244>
 800f00c:	2300      	movs	r3, #0
 800f00e:	e7d5      	b.n	800efbc <_dtoa_r+0x22c>
 800f010:	2401      	movs	r4, #1
 800f012:	2300      	movs	r3, #0
 800f014:	9307      	str	r3, [sp, #28]
 800f016:	9409      	str	r4, [sp, #36]	@ 0x24
 800f018:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800f01c:	2200      	movs	r2, #0
 800f01e:	f8cd b00c 	str.w	fp, [sp, #12]
 800f022:	2312      	movs	r3, #18
 800f024:	920c      	str	r2, [sp, #48]	@ 0x30
 800f026:	e7db      	b.n	800efe0 <_dtoa_r+0x250>
 800f028:	2301      	movs	r3, #1
 800f02a:	9309      	str	r3, [sp, #36]	@ 0x24
 800f02c:	e7f4      	b.n	800f018 <_dtoa_r+0x288>
 800f02e:	f04f 0b01 	mov.w	fp, #1
 800f032:	f8cd b00c 	str.w	fp, [sp, #12]
 800f036:	465b      	mov	r3, fp
 800f038:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800f03c:	e7d0      	b.n	800efe0 <_dtoa_r+0x250>
 800f03e:	3101      	adds	r1, #1
 800f040:	0052      	lsls	r2, r2, #1
 800f042:	e7d1      	b.n	800efe8 <_dtoa_r+0x258>
 800f044:	f3af 8000 	nop.w
 800f048:	636f4361 	.word	0x636f4361
 800f04c:	3fd287a7 	.word	0x3fd287a7
 800f050:	8b60c8b3 	.word	0x8b60c8b3
 800f054:	3fc68a28 	.word	0x3fc68a28
 800f058:	509f79fb 	.word	0x509f79fb
 800f05c:	3fd34413 	.word	0x3fd34413
 800f060:	08012690 	.word	0x08012690
 800f064:	080126a7 	.word	0x080126a7
 800f068:	7ff00000 	.word	0x7ff00000
 800f06c:	08012651 	.word	0x08012651
 800f070:	3ff80000 	.word	0x3ff80000
 800f074:	080129a0 	.word	0x080129a0
 800f078:	080126ff 	.word	0x080126ff
 800f07c:	0801268c 	.word	0x0801268c
 800f080:	08012650 	.word	0x08012650
 800f084:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800f088:	6018      	str	r0, [r3, #0]
 800f08a:	9b03      	ldr	r3, [sp, #12]
 800f08c:	2b0e      	cmp	r3, #14
 800f08e:	f200 80a1 	bhi.w	800f1d4 <_dtoa_r+0x444>
 800f092:	2c00      	cmp	r4, #0
 800f094:	f000 809e 	beq.w	800f1d4 <_dtoa_r+0x444>
 800f098:	2f00      	cmp	r7, #0
 800f09a:	dd33      	ble.n	800f104 <_dtoa_r+0x374>
 800f09c:	4b9c      	ldr	r3, [pc, #624]	@ (800f310 <_dtoa_r+0x580>)
 800f09e:	f007 020f 	and.w	r2, r7, #15
 800f0a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f0a6:	ed93 7b00 	vldr	d7, [r3]
 800f0aa:	05f8      	lsls	r0, r7, #23
 800f0ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800f0b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800f0b4:	d516      	bpl.n	800f0e4 <_dtoa_r+0x354>
 800f0b6:	4b97      	ldr	r3, [pc, #604]	@ (800f314 <_dtoa_r+0x584>)
 800f0b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f0bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f0c0:	f7f1 fbcc 	bl	800085c <__aeabi_ddiv>
 800f0c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f0c8:	f004 040f 	and.w	r4, r4, #15
 800f0cc:	2603      	movs	r6, #3
 800f0ce:	4d91      	ldr	r5, [pc, #580]	@ (800f314 <_dtoa_r+0x584>)
 800f0d0:	b954      	cbnz	r4, 800f0e8 <_dtoa_r+0x358>
 800f0d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f0d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f0da:	f7f1 fbbf 	bl	800085c <__aeabi_ddiv>
 800f0de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f0e2:	e028      	b.n	800f136 <_dtoa_r+0x3a6>
 800f0e4:	2602      	movs	r6, #2
 800f0e6:	e7f2      	b.n	800f0ce <_dtoa_r+0x33e>
 800f0e8:	07e1      	lsls	r1, r4, #31
 800f0ea:	d508      	bpl.n	800f0fe <_dtoa_r+0x36e>
 800f0ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f0f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f0f4:	f7f1 fa88 	bl	8000608 <__aeabi_dmul>
 800f0f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f0fc:	3601      	adds	r6, #1
 800f0fe:	1064      	asrs	r4, r4, #1
 800f100:	3508      	adds	r5, #8
 800f102:	e7e5      	b.n	800f0d0 <_dtoa_r+0x340>
 800f104:	f000 80af 	beq.w	800f266 <_dtoa_r+0x4d6>
 800f108:	427c      	negs	r4, r7
 800f10a:	4b81      	ldr	r3, [pc, #516]	@ (800f310 <_dtoa_r+0x580>)
 800f10c:	4d81      	ldr	r5, [pc, #516]	@ (800f314 <_dtoa_r+0x584>)
 800f10e:	f004 020f 	and.w	r2, r4, #15
 800f112:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f11a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800f11e:	f7f1 fa73 	bl	8000608 <__aeabi_dmul>
 800f122:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f126:	1124      	asrs	r4, r4, #4
 800f128:	2300      	movs	r3, #0
 800f12a:	2602      	movs	r6, #2
 800f12c:	2c00      	cmp	r4, #0
 800f12e:	f040 808f 	bne.w	800f250 <_dtoa_r+0x4c0>
 800f132:	2b00      	cmp	r3, #0
 800f134:	d1d3      	bne.n	800f0de <_dtoa_r+0x34e>
 800f136:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f138:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	f000 8094 	beq.w	800f26a <_dtoa_r+0x4da>
 800f142:	4b75      	ldr	r3, [pc, #468]	@ (800f318 <_dtoa_r+0x588>)
 800f144:	2200      	movs	r2, #0
 800f146:	4620      	mov	r0, r4
 800f148:	4629      	mov	r1, r5
 800f14a:	f7f1 fccf 	bl	8000aec <__aeabi_dcmplt>
 800f14e:	2800      	cmp	r0, #0
 800f150:	f000 808b 	beq.w	800f26a <_dtoa_r+0x4da>
 800f154:	9b03      	ldr	r3, [sp, #12]
 800f156:	2b00      	cmp	r3, #0
 800f158:	f000 8087 	beq.w	800f26a <_dtoa_r+0x4da>
 800f15c:	f1bb 0f00 	cmp.w	fp, #0
 800f160:	dd34      	ble.n	800f1cc <_dtoa_r+0x43c>
 800f162:	4620      	mov	r0, r4
 800f164:	4b6d      	ldr	r3, [pc, #436]	@ (800f31c <_dtoa_r+0x58c>)
 800f166:	2200      	movs	r2, #0
 800f168:	4629      	mov	r1, r5
 800f16a:	f7f1 fa4d 	bl	8000608 <__aeabi_dmul>
 800f16e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f172:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800f176:	3601      	adds	r6, #1
 800f178:	465c      	mov	r4, fp
 800f17a:	4630      	mov	r0, r6
 800f17c:	f7f1 f9da 	bl	8000534 <__aeabi_i2d>
 800f180:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f184:	f7f1 fa40 	bl	8000608 <__aeabi_dmul>
 800f188:	4b65      	ldr	r3, [pc, #404]	@ (800f320 <_dtoa_r+0x590>)
 800f18a:	2200      	movs	r2, #0
 800f18c:	f7f1 f886 	bl	800029c <__adddf3>
 800f190:	4605      	mov	r5, r0
 800f192:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800f196:	2c00      	cmp	r4, #0
 800f198:	d16a      	bne.n	800f270 <_dtoa_r+0x4e0>
 800f19a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f19e:	4b61      	ldr	r3, [pc, #388]	@ (800f324 <_dtoa_r+0x594>)
 800f1a0:	2200      	movs	r2, #0
 800f1a2:	f7f1 f879 	bl	8000298 <__aeabi_dsub>
 800f1a6:	4602      	mov	r2, r0
 800f1a8:	460b      	mov	r3, r1
 800f1aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f1ae:	462a      	mov	r2, r5
 800f1b0:	4633      	mov	r3, r6
 800f1b2:	f7f1 fcb9 	bl	8000b28 <__aeabi_dcmpgt>
 800f1b6:	2800      	cmp	r0, #0
 800f1b8:	f040 8298 	bne.w	800f6ec <_dtoa_r+0x95c>
 800f1bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f1c0:	462a      	mov	r2, r5
 800f1c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800f1c6:	f7f1 fc91 	bl	8000aec <__aeabi_dcmplt>
 800f1ca:	bb38      	cbnz	r0, 800f21c <_dtoa_r+0x48c>
 800f1cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800f1d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800f1d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800f1d6:	2b00      	cmp	r3, #0
 800f1d8:	f2c0 8157 	blt.w	800f48a <_dtoa_r+0x6fa>
 800f1dc:	2f0e      	cmp	r7, #14
 800f1de:	f300 8154 	bgt.w	800f48a <_dtoa_r+0x6fa>
 800f1e2:	4b4b      	ldr	r3, [pc, #300]	@ (800f310 <_dtoa_r+0x580>)
 800f1e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800f1e8:	ed93 7b00 	vldr	d7, [r3]
 800f1ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f1ee:	2b00      	cmp	r3, #0
 800f1f0:	ed8d 7b00 	vstr	d7, [sp]
 800f1f4:	f280 80e5 	bge.w	800f3c2 <_dtoa_r+0x632>
 800f1f8:	9b03      	ldr	r3, [sp, #12]
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	f300 80e1 	bgt.w	800f3c2 <_dtoa_r+0x632>
 800f200:	d10c      	bne.n	800f21c <_dtoa_r+0x48c>
 800f202:	4b48      	ldr	r3, [pc, #288]	@ (800f324 <_dtoa_r+0x594>)
 800f204:	2200      	movs	r2, #0
 800f206:	ec51 0b17 	vmov	r0, r1, d7
 800f20a:	f7f1 f9fd 	bl	8000608 <__aeabi_dmul>
 800f20e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f212:	f7f1 fc7f 	bl	8000b14 <__aeabi_dcmpge>
 800f216:	2800      	cmp	r0, #0
 800f218:	f000 8266 	beq.w	800f6e8 <_dtoa_r+0x958>
 800f21c:	2400      	movs	r4, #0
 800f21e:	4625      	mov	r5, r4
 800f220:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800f222:	4656      	mov	r6, sl
 800f224:	ea6f 0803 	mvn.w	r8, r3
 800f228:	2700      	movs	r7, #0
 800f22a:	4621      	mov	r1, r4
 800f22c:	4648      	mov	r0, r9
 800f22e:	f001 fa99 	bl	8010764 <_Bfree>
 800f232:	2d00      	cmp	r5, #0
 800f234:	f000 80bd 	beq.w	800f3b2 <_dtoa_r+0x622>
 800f238:	b12f      	cbz	r7, 800f246 <_dtoa_r+0x4b6>
 800f23a:	42af      	cmp	r7, r5
 800f23c:	d003      	beq.n	800f246 <_dtoa_r+0x4b6>
 800f23e:	4639      	mov	r1, r7
 800f240:	4648      	mov	r0, r9
 800f242:	f001 fa8f 	bl	8010764 <_Bfree>
 800f246:	4629      	mov	r1, r5
 800f248:	4648      	mov	r0, r9
 800f24a:	f001 fa8b 	bl	8010764 <_Bfree>
 800f24e:	e0b0      	b.n	800f3b2 <_dtoa_r+0x622>
 800f250:	07e2      	lsls	r2, r4, #31
 800f252:	d505      	bpl.n	800f260 <_dtoa_r+0x4d0>
 800f254:	e9d5 2300 	ldrd	r2, r3, [r5]
 800f258:	f7f1 f9d6 	bl	8000608 <__aeabi_dmul>
 800f25c:	3601      	adds	r6, #1
 800f25e:	2301      	movs	r3, #1
 800f260:	1064      	asrs	r4, r4, #1
 800f262:	3508      	adds	r5, #8
 800f264:	e762      	b.n	800f12c <_dtoa_r+0x39c>
 800f266:	2602      	movs	r6, #2
 800f268:	e765      	b.n	800f136 <_dtoa_r+0x3a6>
 800f26a:	9c03      	ldr	r4, [sp, #12]
 800f26c:	46b8      	mov	r8, r7
 800f26e:	e784      	b.n	800f17a <_dtoa_r+0x3ea>
 800f270:	4b27      	ldr	r3, [pc, #156]	@ (800f310 <_dtoa_r+0x580>)
 800f272:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800f274:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800f278:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f27c:	4454      	add	r4, sl
 800f27e:	2900      	cmp	r1, #0
 800f280:	d054      	beq.n	800f32c <_dtoa_r+0x59c>
 800f282:	4929      	ldr	r1, [pc, #164]	@ (800f328 <_dtoa_r+0x598>)
 800f284:	2000      	movs	r0, #0
 800f286:	f7f1 fae9 	bl	800085c <__aeabi_ddiv>
 800f28a:	4633      	mov	r3, r6
 800f28c:	462a      	mov	r2, r5
 800f28e:	f7f1 f803 	bl	8000298 <__aeabi_dsub>
 800f292:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f296:	4656      	mov	r6, sl
 800f298:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f29c:	f7f1 fc64 	bl	8000b68 <__aeabi_d2iz>
 800f2a0:	4605      	mov	r5, r0
 800f2a2:	f7f1 f947 	bl	8000534 <__aeabi_i2d>
 800f2a6:	4602      	mov	r2, r0
 800f2a8:	460b      	mov	r3, r1
 800f2aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f2ae:	f7f0 fff3 	bl	8000298 <__aeabi_dsub>
 800f2b2:	3530      	adds	r5, #48	@ 0x30
 800f2b4:	4602      	mov	r2, r0
 800f2b6:	460b      	mov	r3, r1
 800f2b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f2bc:	f806 5b01 	strb.w	r5, [r6], #1
 800f2c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f2c4:	f7f1 fc12 	bl	8000aec <__aeabi_dcmplt>
 800f2c8:	2800      	cmp	r0, #0
 800f2ca:	d172      	bne.n	800f3b2 <_dtoa_r+0x622>
 800f2cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800f2d0:	4911      	ldr	r1, [pc, #68]	@ (800f318 <_dtoa_r+0x588>)
 800f2d2:	2000      	movs	r0, #0
 800f2d4:	f7f0 ffe0 	bl	8000298 <__aeabi_dsub>
 800f2d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f2dc:	f7f1 fc06 	bl	8000aec <__aeabi_dcmplt>
 800f2e0:	2800      	cmp	r0, #0
 800f2e2:	f040 80b4 	bne.w	800f44e <_dtoa_r+0x6be>
 800f2e6:	42a6      	cmp	r6, r4
 800f2e8:	f43f af70 	beq.w	800f1cc <_dtoa_r+0x43c>
 800f2ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f2f0:	4b0a      	ldr	r3, [pc, #40]	@ (800f31c <_dtoa_r+0x58c>)
 800f2f2:	2200      	movs	r2, #0
 800f2f4:	f7f1 f988 	bl	8000608 <__aeabi_dmul>
 800f2f8:	4b08      	ldr	r3, [pc, #32]	@ (800f31c <_dtoa_r+0x58c>)
 800f2fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f2fe:	2200      	movs	r2, #0
 800f300:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f304:	f7f1 f980 	bl	8000608 <__aeabi_dmul>
 800f308:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f30c:	e7c4      	b.n	800f298 <_dtoa_r+0x508>
 800f30e:	bf00      	nop
 800f310:	080129a0 	.word	0x080129a0
 800f314:	08012978 	.word	0x08012978
 800f318:	3ff00000 	.word	0x3ff00000
 800f31c:	40240000 	.word	0x40240000
 800f320:	401c0000 	.word	0x401c0000
 800f324:	40140000 	.word	0x40140000
 800f328:	3fe00000 	.word	0x3fe00000
 800f32c:	4631      	mov	r1, r6
 800f32e:	4628      	mov	r0, r5
 800f330:	f7f1 f96a 	bl	8000608 <__aeabi_dmul>
 800f334:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800f338:	9413      	str	r4, [sp, #76]	@ 0x4c
 800f33a:	4656      	mov	r6, sl
 800f33c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f340:	f7f1 fc12 	bl	8000b68 <__aeabi_d2iz>
 800f344:	4605      	mov	r5, r0
 800f346:	f7f1 f8f5 	bl	8000534 <__aeabi_i2d>
 800f34a:	4602      	mov	r2, r0
 800f34c:	460b      	mov	r3, r1
 800f34e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f352:	f7f0 ffa1 	bl	8000298 <__aeabi_dsub>
 800f356:	3530      	adds	r5, #48	@ 0x30
 800f358:	f806 5b01 	strb.w	r5, [r6], #1
 800f35c:	4602      	mov	r2, r0
 800f35e:	460b      	mov	r3, r1
 800f360:	42a6      	cmp	r6, r4
 800f362:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800f366:	f04f 0200 	mov.w	r2, #0
 800f36a:	d124      	bne.n	800f3b6 <_dtoa_r+0x626>
 800f36c:	4baf      	ldr	r3, [pc, #700]	@ (800f62c <_dtoa_r+0x89c>)
 800f36e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800f372:	f7f0 ff93 	bl	800029c <__adddf3>
 800f376:	4602      	mov	r2, r0
 800f378:	460b      	mov	r3, r1
 800f37a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f37e:	f7f1 fbd3 	bl	8000b28 <__aeabi_dcmpgt>
 800f382:	2800      	cmp	r0, #0
 800f384:	d163      	bne.n	800f44e <_dtoa_r+0x6be>
 800f386:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800f38a:	49a8      	ldr	r1, [pc, #672]	@ (800f62c <_dtoa_r+0x89c>)
 800f38c:	2000      	movs	r0, #0
 800f38e:	f7f0 ff83 	bl	8000298 <__aeabi_dsub>
 800f392:	4602      	mov	r2, r0
 800f394:	460b      	mov	r3, r1
 800f396:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800f39a:	f7f1 fba7 	bl	8000aec <__aeabi_dcmplt>
 800f39e:	2800      	cmp	r0, #0
 800f3a0:	f43f af14 	beq.w	800f1cc <_dtoa_r+0x43c>
 800f3a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800f3a6:	1e73      	subs	r3, r6, #1
 800f3a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800f3aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800f3ae:	2b30      	cmp	r3, #48	@ 0x30
 800f3b0:	d0f8      	beq.n	800f3a4 <_dtoa_r+0x614>
 800f3b2:	4647      	mov	r7, r8
 800f3b4:	e03b      	b.n	800f42e <_dtoa_r+0x69e>
 800f3b6:	4b9e      	ldr	r3, [pc, #632]	@ (800f630 <_dtoa_r+0x8a0>)
 800f3b8:	f7f1 f926 	bl	8000608 <__aeabi_dmul>
 800f3bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800f3c0:	e7bc      	b.n	800f33c <_dtoa_r+0x5ac>
 800f3c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800f3c6:	4656      	mov	r6, sl
 800f3c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3cc:	4620      	mov	r0, r4
 800f3ce:	4629      	mov	r1, r5
 800f3d0:	f7f1 fa44 	bl	800085c <__aeabi_ddiv>
 800f3d4:	f7f1 fbc8 	bl	8000b68 <__aeabi_d2iz>
 800f3d8:	4680      	mov	r8, r0
 800f3da:	f7f1 f8ab 	bl	8000534 <__aeabi_i2d>
 800f3de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f3e2:	f7f1 f911 	bl	8000608 <__aeabi_dmul>
 800f3e6:	4602      	mov	r2, r0
 800f3e8:	460b      	mov	r3, r1
 800f3ea:	4620      	mov	r0, r4
 800f3ec:	4629      	mov	r1, r5
 800f3ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800f3f2:	f7f0 ff51 	bl	8000298 <__aeabi_dsub>
 800f3f6:	f806 4b01 	strb.w	r4, [r6], #1
 800f3fa:	9d03      	ldr	r5, [sp, #12]
 800f3fc:	eba6 040a 	sub.w	r4, r6, sl
 800f400:	42a5      	cmp	r5, r4
 800f402:	4602      	mov	r2, r0
 800f404:	460b      	mov	r3, r1
 800f406:	d133      	bne.n	800f470 <_dtoa_r+0x6e0>
 800f408:	f7f0 ff48 	bl	800029c <__adddf3>
 800f40c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f410:	4604      	mov	r4, r0
 800f412:	460d      	mov	r5, r1
 800f414:	f7f1 fb88 	bl	8000b28 <__aeabi_dcmpgt>
 800f418:	b9c0      	cbnz	r0, 800f44c <_dtoa_r+0x6bc>
 800f41a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800f41e:	4620      	mov	r0, r4
 800f420:	4629      	mov	r1, r5
 800f422:	f7f1 fb59 	bl	8000ad8 <__aeabi_dcmpeq>
 800f426:	b110      	cbz	r0, 800f42e <_dtoa_r+0x69e>
 800f428:	f018 0f01 	tst.w	r8, #1
 800f42c:	d10e      	bne.n	800f44c <_dtoa_r+0x6bc>
 800f42e:	9902      	ldr	r1, [sp, #8]
 800f430:	4648      	mov	r0, r9
 800f432:	f001 f997 	bl	8010764 <_Bfree>
 800f436:	2300      	movs	r3, #0
 800f438:	7033      	strb	r3, [r6, #0]
 800f43a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800f43c:	3701      	adds	r7, #1
 800f43e:	601f      	str	r7, [r3, #0]
 800f440:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f442:	2b00      	cmp	r3, #0
 800f444:	f000 824b 	beq.w	800f8de <_dtoa_r+0xb4e>
 800f448:	601e      	str	r6, [r3, #0]
 800f44a:	e248      	b.n	800f8de <_dtoa_r+0xb4e>
 800f44c:	46b8      	mov	r8, r7
 800f44e:	4633      	mov	r3, r6
 800f450:	461e      	mov	r6, r3
 800f452:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f456:	2a39      	cmp	r2, #57	@ 0x39
 800f458:	d106      	bne.n	800f468 <_dtoa_r+0x6d8>
 800f45a:	459a      	cmp	sl, r3
 800f45c:	d1f8      	bne.n	800f450 <_dtoa_r+0x6c0>
 800f45e:	2230      	movs	r2, #48	@ 0x30
 800f460:	f108 0801 	add.w	r8, r8, #1
 800f464:	f88a 2000 	strb.w	r2, [sl]
 800f468:	781a      	ldrb	r2, [r3, #0]
 800f46a:	3201      	adds	r2, #1
 800f46c:	701a      	strb	r2, [r3, #0]
 800f46e:	e7a0      	b.n	800f3b2 <_dtoa_r+0x622>
 800f470:	4b6f      	ldr	r3, [pc, #444]	@ (800f630 <_dtoa_r+0x8a0>)
 800f472:	2200      	movs	r2, #0
 800f474:	f7f1 f8c8 	bl	8000608 <__aeabi_dmul>
 800f478:	2200      	movs	r2, #0
 800f47a:	2300      	movs	r3, #0
 800f47c:	4604      	mov	r4, r0
 800f47e:	460d      	mov	r5, r1
 800f480:	f7f1 fb2a 	bl	8000ad8 <__aeabi_dcmpeq>
 800f484:	2800      	cmp	r0, #0
 800f486:	d09f      	beq.n	800f3c8 <_dtoa_r+0x638>
 800f488:	e7d1      	b.n	800f42e <_dtoa_r+0x69e>
 800f48a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f48c:	2a00      	cmp	r2, #0
 800f48e:	f000 80ea 	beq.w	800f666 <_dtoa_r+0x8d6>
 800f492:	9a07      	ldr	r2, [sp, #28]
 800f494:	2a01      	cmp	r2, #1
 800f496:	f300 80cd 	bgt.w	800f634 <_dtoa_r+0x8a4>
 800f49a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800f49c:	2a00      	cmp	r2, #0
 800f49e:	f000 80c1 	beq.w	800f624 <_dtoa_r+0x894>
 800f4a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800f4a6:	9c08      	ldr	r4, [sp, #32]
 800f4a8:	9e00      	ldr	r6, [sp, #0]
 800f4aa:	9a00      	ldr	r2, [sp, #0]
 800f4ac:	441a      	add	r2, r3
 800f4ae:	9200      	str	r2, [sp, #0]
 800f4b0:	9a06      	ldr	r2, [sp, #24]
 800f4b2:	2101      	movs	r1, #1
 800f4b4:	441a      	add	r2, r3
 800f4b6:	4648      	mov	r0, r9
 800f4b8:	9206      	str	r2, [sp, #24]
 800f4ba:	f001 fa51 	bl	8010960 <__i2b>
 800f4be:	4605      	mov	r5, r0
 800f4c0:	b166      	cbz	r6, 800f4dc <_dtoa_r+0x74c>
 800f4c2:	9b06      	ldr	r3, [sp, #24]
 800f4c4:	2b00      	cmp	r3, #0
 800f4c6:	dd09      	ble.n	800f4dc <_dtoa_r+0x74c>
 800f4c8:	42b3      	cmp	r3, r6
 800f4ca:	9a00      	ldr	r2, [sp, #0]
 800f4cc:	bfa8      	it	ge
 800f4ce:	4633      	movge	r3, r6
 800f4d0:	1ad2      	subs	r2, r2, r3
 800f4d2:	9200      	str	r2, [sp, #0]
 800f4d4:	9a06      	ldr	r2, [sp, #24]
 800f4d6:	1af6      	subs	r6, r6, r3
 800f4d8:	1ad3      	subs	r3, r2, r3
 800f4da:	9306      	str	r3, [sp, #24]
 800f4dc:	9b08      	ldr	r3, [sp, #32]
 800f4de:	b30b      	cbz	r3, 800f524 <_dtoa_r+0x794>
 800f4e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	f000 80c6 	beq.w	800f674 <_dtoa_r+0x8e4>
 800f4e8:	2c00      	cmp	r4, #0
 800f4ea:	f000 80c0 	beq.w	800f66e <_dtoa_r+0x8de>
 800f4ee:	4629      	mov	r1, r5
 800f4f0:	4622      	mov	r2, r4
 800f4f2:	4648      	mov	r0, r9
 800f4f4:	f001 faec 	bl	8010ad0 <__pow5mult>
 800f4f8:	9a02      	ldr	r2, [sp, #8]
 800f4fa:	4601      	mov	r1, r0
 800f4fc:	4605      	mov	r5, r0
 800f4fe:	4648      	mov	r0, r9
 800f500:	f001 fa44 	bl	801098c <__multiply>
 800f504:	9902      	ldr	r1, [sp, #8]
 800f506:	4680      	mov	r8, r0
 800f508:	4648      	mov	r0, r9
 800f50a:	f001 f92b 	bl	8010764 <_Bfree>
 800f50e:	9b08      	ldr	r3, [sp, #32]
 800f510:	1b1b      	subs	r3, r3, r4
 800f512:	9308      	str	r3, [sp, #32]
 800f514:	f000 80b1 	beq.w	800f67a <_dtoa_r+0x8ea>
 800f518:	9a08      	ldr	r2, [sp, #32]
 800f51a:	4641      	mov	r1, r8
 800f51c:	4648      	mov	r0, r9
 800f51e:	f001 fad7 	bl	8010ad0 <__pow5mult>
 800f522:	9002      	str	r0, [sp, #8]
 800f524:	2101      	movs	r1, #1
 800f526:	4648      	mov	r0, r9
 800f528:	f001 fa1a 	bl	8010960 <__i2b>
 800f52c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f52e:	4604      	mov	r4, r0
 800f530:	2b00      	cmp	r3, #0
 800f532:	f000 81d8 	beq.w	800f8e6 <_dtoa_r+0xb56>
 800f536:	461a      	mov	r2, r3
 800f538:	4601      	mov	r1, r0
 800f53a:	4648      	mov	r0, r9
 800f53c:	f001 fac8 	bl	8010ad0 <__pow5mult>
 800f540:	9b07      	ldr	r3, [sp, #28]
 800f542:	2b01      	cmp	r3, #1
 800f544:	4604      	mov	r4, r0
 800f546:	f300 809f 	bgt.w	800f688 <_dtoa_r+0x8f8>
 800f54a:	9b04      	ldr	r3, [sp, #16]
 800f54c:	2b00      	cmp	r3, #0
 800f54e:	f040 8097 	bne.w	800f680 <_dtoa_r+0x8f0>
 800f552:	9b05      	ldr	r3, [sp, #20]
 800f554:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f558:	2b00      	cmp	r3, #0
 800f55a:	f040 8093 	bne.w	800f684 <_dtoa_r+0x8f4>
 800f55e:	9b05      	ldr	r3, [sp, #20]
 800f560:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800f564:	0d1b      	lsrs	r3, r3, #20
 800f566:	051b      	lsls	r3, r3, #20
 800f568:	b133      	cbz	r3, 800f578 <_dtoa_r+0x7e8>
 800f56a:	9b00      	ldr	r3, [sp, #0]
 800f56c:	3301      	adds	r3, #1
 800f56e:	9300      	str	r3, [sp, #0]
 800f570:	9b06      	ldr	r3, [sp, #24]
 800f572:	3301      	adds	r3, #1
 800f574:	9306      	str	r3, [sp, #24]
 800f576:	2301      	movs	r3, #1
 800f578:	9308      	str	r3, [sp, #32]
 800f57a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	f000 81b8 	beq.w	800f8f2 <_dtoa_r+0xb62>
 800f582:	6923      	ldr	r3, [r4, #16]
 800f584:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f588:	6918      	ldr	r0, [r3, #16]
 800f58a:	f001 f99d 	bl	80108c8 <__hi0bits>
 800f58e:	f1c0 0020 	rsb	r0, r0, #32
 800f592:	9b06      	ldr	r3, [sp, #24]
 800f594:	4418      	add	r0, r3
 800f596:	f010 001f 	ands.w	r0, r0, #31
 800f59a:	f000 8082 	beq.w	800f6a2 <_dtoa_r+0x912>
 800f59e:	f1c0 0320 	rsb	r3, r0, #32
 800f5a2:	2b04      	cmp	r3, #4
 800f5a4:	dd73      	ble.n	800f68e <_dtoa_r+0x8fe>
 800f5a6:	9b00      	ldr	r3, [sp, #0]
 800f5a8:	f1c0 001c 	rsb	r0, r0, #28
 800f5ac:	4403      	add	r3, r0
 800f5ae:	9300      	str	r3, [sp, #0]
 800f5b0:	9b06      	ldr	r3, [sp, #24]
 800f5b2:	4403      	add	r3, r0
 800f5b4:	4406      	add	r6, r0
 800f5b6:	9306      	str	r3, [sp, #24]
 800f5b8:	9b00      	ldr	r3, [sp, #0]
 800f5ba:	2b00      	cmp	r3, #0
 800f5bc:	dd05      	ble.n	800f5ca <_dtoa_r+0x83a>
 800f5be:	9902      	ldr	r1, [sp, #8]
 800f5c0:	461a      	mov	r2, r3
 800f5c2:	4648      	mov	r0, r9
 800f5c4:	f001 fade 	bl	8010b84 <__lshift>
 800f5c8:	9002      	str	r0, [sp, #8]
 800f5ca:	9b06      	ldr	r3, [sp, #24]
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	dd05      	ble.n	800f5dc <_dtoa_r+0x84c>
 800f5d0:	4621      	mov	r1, r4
 800f5d2:	461a      	mov	r2, r3
 800f5d4:	4648      	mov	r0, r9
 800f5d6:	f001 fad5 	bl	8010b84 <__lshift>
 800f5da:	4604      	mov	r4, r0
 800f5dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d061      	beq.n	800f6a6 <_dtoa_r+0x916>
 800f5e2:	9802      	ldr	r0, [sp, #8]
 800f5e4:	4621      	mov	r1, r4
 800f5e6:	f001 fb39 	bl	8010c5c <__mcmp>
 800f5ea:	2800      	cmp	r0, #0
 800f5ec:	da5b      	bge.n	800f6a6 <_dtoa_r+0x916>
 800f5ee:	2300      	movs	r3, #0
 800f5f0:	9902      	ldr	r1, [sp, #8]
 800f5f2:	220a      	movs	r2, #10
 800f5f4:	4648      	mov	r0, r9
 800f5f6:	f001 f8d7 	bl	80107a8 <__multadd>
 800f5fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f5fc:	9002      	str	r0, [sp, #8]
 800f5fe:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800f602:	2b00      	cmp	r3, #0
 800f604:	f000 8177 	beq.w	800f8f6 <_dtoa_r+0xb66>
 800f608:	4629      	mov	r1, r5
 800f60a:	2300      	movs	r3, #0
 800f60c:	220a      	movs	r2, #10
 800f60e:	4648      	mov	r0, r9
 800f610:	f001 f8ca 	bl	80107a8 <__multadd>
 800f614:	f1bb 0f00 	cmp.w	fp, #0
 800f618:	4605      	mov	r5, r0
 800f61a:	dc6f      	bgt.n	800f6fc <_dtoa_r+0x96c>
 800f61c:	9b07      	ldr	r3, [sp, #28]
 800f61e:	2b02      	cmp	r3, #2
 800f620:	dc49      	bgt.n	800f6b6 <_dtoa_r+0x926>
 800f622:	e06b      	b.n	800f6fc <_dtoa_r+0x96c>
 800f624:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800f626:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800f62a:	e73c      	b.n	800f4a6 <_dtoa_r+0x716>
 800f62c:	3fe00000 	.word	0x3fe00000
 800f630:	40240000 	.word	0x40240000
 800f634:	9b03      	ldr	r3, [sp, #12]
 800f636:	1e5c      	subs	r4, r3, #1
 800f638:	9b08      	ldr	r3, [sp, #32]
 800f63a:	42a3      	cmp	r3, r4
 800f63c:	db09      	blt.n	800f652 <_dtoa_r+0x8c2>
 800f63e:	1b1c      	subs	r4, r3, r4
 800f640:	9b03      	ldr	r3, [sp, #12]
 800f642:	2b00      	cmp	r3, #0
 800f644:	f6bf af30 	bge.w	800f4a8 <_dtoa_r+0x718>
 800f648:	9b00      	ldr	r3, [sp, #0]
 800f64a:	9a03      	ldr	r2, [sp, #12]
 800f64c:	1a9e      	subs	r6, r3, r2
 800f64e:	2300      	movs	r3, #0
 800f650:	e72b      	b.n	800f4aa <_dtoa_r+0x71a>
 800f652:	9b08      	ldr	r3, [sp, #32]
 800f654:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800f656:	9408      	str	r4, [sp, #32]
 800f658:	1ae3      	subs	r3, r4, r3
 800f65a:	441a      	add	r2, r3
 800f65c:	9e00      	ldr	r6, [sp, #0]
 800f65e:	9b03      	ldr	r3, [sp, #12]
 800f660:	920d      	str	r2, [sp, #52]	@ 0x34
 800f662:	2400      	movs	r4, #0
 800f664:	e721      	b.n	800f4aa <_dtoa_r+0x71a>
 800f666:	9c08      	ldr	r4, [sp, #32]
 800f668:	9e00      	ldr	r6, [sp, #0]
 800f66a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800f66c:	e728      	b.n	800f4c0 <_dtoa_r+0x730>
 800f66e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800f672:	e751      	b.n	800f518 <_dtoa_r+0x788>
 800f674:	9a08      	ldr	r2, [sp, #32]
 800f676:	9902      	ldr	r1, [sp, #8]
 800f678:	e750      	b.n	800f51c <_dtoa_r+0x78c>
 800f67a:	f8cd 8008 	str.w	r8, [sp, #8]
 800f67e:	e751      	b.n	800f524 <_dtoa_r+0x794>
 800f680:	2300      	movs	r3, #0
 800f682:	e779      	b.n	800f578 <_dtoa_r+0x7e8>
 800f684:	9b04      	ldr	r3, [sp, #16]
 800f686:	e777      	b.n	800f578 <_dtoa_r+0x7e8>
 800f688:	2300      	movs	r3, #0
 800f68a:	9308      	str	r3, [sp, #32]
 800f68c:	e779      	b.n	800f582 <_dtoa_r+0x7f2>
 800f68e:	d093      	beq.n	800f5b8 <_dtoa_r+0x828>
 800f690:	9a00      	ldr	r2, [sp, #0]
 800f692:	331c      	adds	r3, #28
 800f694:	441a      	add	r2, r3
 800f696:	9200      	str	r2, [sp, #0]
 800f698:	9a06      	ldr	r2, [sp, #24]
 800f69a:	441a      	add	r2, r3
 800f69c:	441e      	add	r6, r3
 800f69e:	9206      	str	r2, [sp, #24]
 800f6a0:	e78a      	b.n	800f5b8 <_dtoa_r+0x828>
 800f6a2:	4603      	mov	r3, r0
 800f6a4:	e7f4      	b.n	800f690 <_dtoa_r+0x900>
 800f6a6:	9b03      	ldr	r3, [sp, #12]
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	46b8      	mov	r8, r7
 800f6ac:	dc20      	bgt.n	800f6f0 <_dtoa_r+0x960>
 800f6ae:	469b      	mov	fp, r3
 800f6b0:	9b07      	ldr	r3, [sp, #28]
 800f6b2:	2b02      	cmp	r3, #2
 800f6b4:	dd1e      	ble.n	800f6f4 <_dtoa_r+0x964>
 800f6b6:	f1bb 0f00 	cmp.w	fp, #0
 800f6ba:	f47f adb1 	bne.w	800f220 <_dtoa_r+0x490>
 800f6be:	4621      	mov	r1, r4
 800f6c0:	465b      	mov	r3, fp
 800f6c2:	2205      	movs	r2, #5
 800f6c4:	4648      	mov	r0, r9
 800f6c6:	f001 f86f 	bl	80107a8 <__multadd>
 800f6ca:	4601      	mov	r1, r0
 800f6cc:	4604      	mov	r4, r0
 800f6ce:	9802      	ldr	r0, [sp, #8]
 800f6d0:	f001 fac4 	bl	8010c5c <__mcmp>
 800f6d4:	2800      	cmp	r0, #0
 800f6d6:	f77f ada3 	ble.w	800f220 <_dtoa_r+0x490>
 800f6da:	4656      	mov	r6, sl
 800f6dc:	2331      	movs	r3, #49	@ 0x31
 800f6de:	f806 3b01 	strb.w	r3, [r6], #1
 800f6e2:	f108 0801 	add.w	r8, r8, #1
 800f6e6:	e59f      	b.n	800f228 <_dtoa_r+0x498>
 800f6e8:	9c03      	ldr	r4, [sp, #12]
 800f6ea:	46b8      	mov	r8, r7
 800f6ec:	4625      	mov	r5, r4
 800f6ee:	e7f4      	b.n	800f6da <_dtoa_r+0x94a>
 800f6f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800f6f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	f000 8101 	beq.w	800f8fe <_dtoa_r+0xb6e>
 800f6fc:	2e00      	cmp	r6, #0
 800f6fe:	dd05      	ble.n	800f70c <_dtoa_r+0x97c>
 800f700:	4629      	mov	r1, r5
 800f702:	4632      	mov	r2, r6
 800f704:	4648      	mov	r0, r9
 800f706:	f001 fa3d 	bl	8010b84 <__lshift>
 800f70a:	4605      	mov	r5, r0
 800f70c:	9b08      	ldr	r3, [sp, #32]
 800f70e:	2b00      	cmp	r3, #0
 800f710:	d05c      	beq.n	800f7cc <_dtoa_r+0xa3c>
 800f712:	6869      	ldr	r1, [r5, #4]
 800f714:	4648      	mov	r0, r9
 800f716:	f000 ffe5 	bl	80106e4 <_Balloc>
 800f71a:	4606      	mov	r6, r0
 800f71c:	b928      	cbnz	r0, 800f72a <_dtoa_r+0x99a>
 800f71e:	4b82      	ldr	r3, [pc, #520]	@ (800f928 <_dtoa_r+0xb98>)
 800f720:	4602      	mov	r2, r0
 800f722:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800f726:	f7ff bb4a 	b.w	800edbe <_dtoa_r+0x2e>
 800f72a:	692a      	ldr	r2, [r5, #16]
 800f72c:	3202      	adds	r2, #2
 800f72e:	0092      	lsls	r2, r2, #2
 800f730:	f105 010c 	add.w	r1, r5, #12
 800f734:	300c      	adds	r0, #12
 800f736:	f7ff fa83 	bl	800ec40 <memcpy>
 800f73a:	2201      	movs	r2, #1
 800f73c:	4631      	mov	r1, r6
 800f73e:	4648      	mov	r0, r9
 800f740:	f001 fa20 	bl	8010b84 <__lshift>
 800f744:	f10a 0301 	add.w	r3, sl, #1
 800f748:	9300      	str	r3, [sp, #0]
 800f74a:	eb0a 030b 	add.w	r3, sl, fp
 800f74e:	9308      	str	r3, [sp, #32]
 800f750:	9b04      	ldr	r3, [sp, #16]
 800f752:	f003 0301 	and.w	r3, r3, #1
 800f756:	462f      	mov	r7, r5
 800f758:	9306      	str	r3, [sp, #24]
 800f75a:	4605      	mov	r5, r0
 800f75c:	9b00      	ldr	r3, [sp, #0]
 800f75e:	9802      	ldr	r0, [sp, #8]
 800f760:	4621      	mov	r1, r4
 800f762:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800f766:	f7ff fa89 	bl	800ec7c <quorem>
 800f76a:	4603      	mov	r3, r0
 800f76c:	3330      	adds	r3, #48	@ 0x30
 800f76e:	9003      	str	r0, [sp, #12]
 800f770:	4639      	mov	r1, r7
 800f772:	9802      	ldr	r0, [sp, #8]
 800f774:	9309      	str	r3, [sp, #36]	@ 0x24
 800f776:	f001 fa71 	bl	8010c5c <__mcmp>
 800f77a:	462a      	mov	r2, r5
 800f77c:	9004      	str	r0, [sp, #16]
 800f77e:	4621      	mov	r1, r4
 800f780:	4648      	mov	r0, r9
 800f782:	f001 fa87 	bl	8010c94 <__mdiff>
 800f786:	68c2      	ldr	r2, [r0, #12]
 800f788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f78a:	4606      	mov	r6, r0
 800f78c:	bb02      	cbnz	r2, 800f7d0 <_dtoa_r+0xa40>
 800f78e:	4601      	mov	r1, r0
 800f790:	9802      	ldr	r0, [sp, #8]
 800f792:	f001 fa63 	bl	8010c5c <__mcmp>
 800f796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f798:	4602      	mov	r2, r0
 800f79a:	4631      	mov	r1, r6
 800f79c:	4648      	mov	r0, r9
 800f79e:	920c      	str	r2, [sp, #48]	@ 0x30
 800f7a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800f7a2:	f000 ffdf 	bl	8010764 <_Bfree>
 800f7a6:	9b07      	ldr	r3, [sp, #28]
 800f7a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800f7aa:	9e00      	ldr	r6, [sp, #0]
 800f7ac:	ea42 0103 	orr.w	r1, r2, r3
 800f7b0:	9b06      	ldr	r3, [sp, #24]
 800f7b2:	4319      	orrs	r1, r3
 800f7b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7b6:	d10d      	bne.n	800f7d4 <_dtoa_r+0xa44>
 800f7b8:	2b39      	cmp	r3, #57	@ 0x39
 800f7ba:	d027      	beq.n	800f80c <_dtoa_r+0xa7c>
 800f7bc:	9a04      	ldr	r2, [sp, #16]
 800f7be:	2a00      	cmp	r2, #0
 800f7c0:	dd01      	ble.n	800f7c6 <_dtoa_r+0xa36>
 800f7c2:	9b03      	ldr	r3, [sp, #12]
 800f7c4:	3331      	adds	r3, #49	@ 0x31
 800f7c6:	f88b 3000 	strb.w	r3, [fp]
 800f7ca:	e52e      	b.n	800f22a <_dtoa_r+0x49a>
 800f7cc:	4628      	mov	r0, r5
 800f7ce:	e7b9      	b.n	800f744 <_dtoa_r+0x9b4>
 800f7d0:	2201      	movs	r2, #1
 800f7d2:	e7e2      	b.n	800f79a <_dtoa_r+0xa0a>
 800f7d4:	9904      	ldr	r1, [sp, #16]
 800f7d6:	2900      	cmp	r1, #0
 800f7d8:	db04      	blt.n	800f7e4 <_dtoa_r+0xa54>
 800f7da:	9807      	ldr	r0, [sp, #28]
 800f7dc:	4301      	orrs	r1, r0
 800f7de:	9806      	ldr	r0, [sp, #24]
 800f7e0:	4301      	orrs	r1, r0
 800f7e2:	d120      	bne.n	800f826 <_dtoa_r+0xa96>
 800f7e4:	2a00      	cmp	r2, #0
 800f7e6:	ddee      	ble.n	800f7c6 <_dtoa_r+0xa36>
 800f7e8:	9902      	ldr	r1, [sp, #8]
 800f7ea:	9300      	str	r3, [sp, #0]
 800f7ec:	2201      	movs	r2, #1
 800f7ee:	4648      	mov	r0, r9
 800f7f0:	f001 f9c8 	bl	8010b84 <__lshift>
 800f7f4:	4621      	mov	r1, r4
 800f7f6:	9002      	str	r0, [sp, #8]
 800f7f8:	f001 fa30 	bl	8010c5c <__mcmp>
 800f7fc:	2800      	cmp	r0, #0
 800f7fe:	9b00      	ldr	r3, [sp, #0]
 800f800:	dc02      	bgt.n	800f808 <_dtoa_r+0xa78>
 800f802:	d1e0      	bne.n	800f7c6 <_dtoa_r+0xa36>
 800f804:	07da      	lsls	r2, r3, #31
 800f806:	d5de      	bpl.n	800f7c6 <_dtoa_r+0xa36>
 800f808:	2b39      	cmp	r3, #57	@ 0x39
 800f80a:	d1da      	bne.n	800f7c2 <_dtoa_r+0xa32>
 800f80c:	2339      	movs	r3, #57	@ 0x39
 800f80e:	f88b 3000 	strb.w	r3, [fp]
 800f812:	4633      	mov	r3, r6
 800f814:	461e      	mov	r6, r3
 800f816:	3b01      	subs	r3, #1
 800f818:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800f81c:	2a39      	cmp	r2, #57	@ 0x39
 800f81e:	d04e      	beq.n	800f8be <_dtoa_r+0xb2e>
 800f820:	3201      	adds	r2, #1
 800f822:	701a      	strb	r2, [r3, #0]
 800f824:	e501      	b.n	800f22a <_dtoa_r+0x49a>
 800f826:	2a00      	cmp	r2, #0
 800f828:	dd03      	ble.n	800f832 <_dtoa_r+0xaa2>
 800f82a:	2b39      	cmp	r3, #57	@ 0x39
 800f82c:	d0ee      	beq.n	800f80c <_dtoa_r+0xa7c>
 800f82e:	3301      	adds	r3, #1
 800f830:	e7c9      	b.n	800f7c6 <_dtoa_r+0xa36>
 800f832:	9a00      	ldr	r2, [sp, #0]
 800f834:	9908      	ldr	r1, [sp, #32]
 800f836:	f802 3c01 	strb.w	r3, [r2, #-1]
 800f83a:	428a      	cmp	r2, r1
 800f83c:	d028      	beq.n	800f890 <_dtoa_r+0xb00>
 800f83e:	9902      	ldr	r1, [sp, #8]
 800f840:	2300      	movs	r3, #0
 800f842:	220a      	movs	r2, #10
 800f844:	4648      	mov	r0, r9
 800f846:	f000 ffaf 	bl	80107a8 <__multadd>
 800f84a:	42af      	cmp	r7, r5
 800f84c:	9002      	str	r0, [sp, #8]
 800f84e:	f04f 0300 	mov.w	r3, #0
 800f852:	f04f 020a 	mov.w	r2, #10
 800f856:	4639      	mov	r1, r7
 800f858:	4648      	mov	r0, r9
 800f85a:	d107      	bne.n	800f86c <_dtoa_r+0xadc>
 800f85c:	f000 ffa4 	bl	80107a8 <__multadd>
 800f860:	4607      	mov	r7, r0
 800f862:	4605      	mov	r5, r0
 800f864:	9b00      	ldr	r3, [sp, #0]
 800f866:	3301      	adds	r3, #1
 800f868:	9300      	str	r3, [sp, #0]
 800f86a:	e777      	b.n	800f75c <_dtoa_r+0x9cc>
 800f86c:	f000 ff9c 	bl	80107a8 <__multadd>
 800f870:	4629      	mov	r1, r5
 800f872:	4607      	mov	r7, r0
 800f874:	2300      	movs	r3, #0
 800f876:	220a      	movs	r2, #10
 800f878:	4648      	mov	r0, r9
 800f87a:	f000 ff95 	bl	80107a8 <__multadd>
 800f87e:	4605      	mov	r5, r0
 800f880:	e7f0      	b.n	800f864 <_dtoa_r+0xad4>
 800f882:	f1bb 0f00 	cmp.w	fp, #0
 800f886:	bfcc      	ite	gt
 800f888:	465e      	movgt	r6, fp
 800f88a:	2601      	movle	r6, #1
 800f88c:	4456      	add	r6, sl
 800f88e:	2700      	movs	r7, #0
 800f890:	9902      	ldr	r1, [sp, #8]
 800f892:	9300      	str	r3, [sp, #0]
 800f894:	2201      	movs	r2, #1
 800f896:	4648      	mov	r0, r9
 800f898:	f001 f974 	bl	8010b84 <__lshift>
 800f89c:	4621      	mov	r1, r4
 800f89e:	9002      	str	r0, [sp, #8]
 800f8a0:	f001 f9dc 	bl	8010c5c <__mcmp>
 800f8a4:	2800      	cmp	r0, #0
 800f8a6:	dcb4      	bgt.n	800f812 <_dtoa_r+0xa82>
 800f8a8:	d102      	bne.n	800f8b0 <_dtoa_r+0xb20>
 800f8aa:	9b00      	ldr	r3, [sp, #0]
 800f8ac:	07db      	lsls	r3, r3, #31
 800f8ae:	d4b0      	bmi.n	800f812 <_dtoa_r+0xa82>
 800f8b0:	4633      	mov	r3, r6
 800f8b2:	461e      	mov	r6, r3
 800f8b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800f8b8:	2a30      	cmp	r2, #48	@ 0x30
 800f8ba:	d0fa      	beq.n	800f8b2 <_dtoa_r+0xb22>
 800f8bc:	e4b5      	b.n	800f22a <_dtoa_r+0x49a>
 800f8be:	459a      	cmp	sl, r3
 800f8c0:	d1a8      	bne.n	800f814 <_dtoa_r+0xa84>
 800f8c2:	2331      	movs	r3, #49	@ 0x31
 800f8c4:	f108 0801 	add.w	r8, r8, #1
 800f8c8:	f88a 3000 	strb.w	r3, [sl]
 800f8cc:	e4ad      	b.n	800f22a <_dtoa_r+0x49a>
 800f8ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800f8d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800f92c <_dtoa_r+0xb9c>
 800f8d4:	b11b      	cbz	r3, 800f8de <_dtoa_r+0xb4e>
 800f8d6:	f10a 0308 	add.w	r3, sl, #8
 800f8da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800f8dc:	6013      	str	r3, [r2, #0]
 800f8de:	4650      	mov	r0, sl
 800f8e0:	b017      	add	sp, #92	@ 0x5c
 800f8e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8e6:	9b07      	ldr	r3, [sp, #28]
 800f8e8:	2b01      	cmp	r3, #1
 800f8ea:	f77f ae2e 	ble.w	800f54a <_dtoa_r+0x7ba>
 800f8ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800f8f0:	9308      	str	r3, [sp, #32]
 800f8f2:	2001      	movs	r0, #1
 800f8f4:	e64d      	b.n	800f592 <_dtoa_r+0x802>
 800f8f6:	f1bb 0f00 	cmp.w	fp, #0
 800f8fa:	f77f aed9 	ble.w	800f6b0 <_dtoa_r+0x920>
 800f8fe:	4656      	mov	r6, sl
 800f900:	9802      	ldr	r0, [sp, #8]
 800f902:	4621      	mov	r1, r4
 800f904:	f7ff f9ba 	bl	800ec7c <quorem>
 800f908:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800f90c:	f806 3b01 	strb.w	r3, [r6], #1
 800f910:	eba6 020a 	sub.w	r2, r6, sl
 800f914:	4593      	cmp	fp, r2
 800f916:	ddb4      	ble.n	800f882 <_dtoa_r+0xaf2>
 800f918:	9902      	ldr	r1, [sp, #8]
 800f91a:	2300      	movs	r3, #0
 800f91c:	220a      	movs	r2, #10
 800f91e:	4648      	mov	r0, r9
 800f920:	f000 ff42 	bl	80107a8 <__multadd>
 800f924:	9002      	str	r0, [sp, #8]
 800f926:	e7eb      	b.n	800f900 <_dtoa_r+0xb70>
 800f928:	080126ff 	.word	0x080126ff
 800f92c:	08012683 	.word	0x08012683

0800f930 <_free_r>:
 800f930:	b538      	push	{r3, r4, r5, lr}
 800f932:	4605      	mov	r5, r0
 800f934:	2900      	cmp	r1, #0
 800f936:	d041      	beq.n	800f9bc <_free_r+0x8c>
 800f938:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f93c:	1f0c      	subs	r4, r1, #4
 800f93e:	2b00      	cmp	r3, #0
 800f940:	bfb8      	it	lt
 800f942:	18e4      	addlt	r4, r4, r3
 800f944:	f7fe f8b8 	bl	800dab8 <__malloc_lock>
 800f948:	4a1d      	ldr	r2, [pc, #116]	@ (800f9c0 <_free_r+0x90>)
 800f94a:	6813      	ldr	r3, [r2, #0]
 800f94c:	b933      	cbnz	r3, 800f95c <_free_r+0x2c>
 800f94e:	6063      	str	r3, [r4, #4]
 800f950:	6014      	str	r4, [r2, #0]
 800f952:	4628      	mov	r0, r5
 800f954:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f958:	f7fe b8b4 	b.w	800dac4 <__malloc_unlock>
 800f95c:	42a3      	cmp	r3, r4
 800f95e:	d908      	bls.n	800f972 <_free_r+0x42>
 800f960:	6820      	ldr	r0, [r4, #0]
 800f962:	1821      	adds	r1, r4, r0
 800f964:	428b      	cmp	r3, r1
 800f966:	bf01      	itttt	eq
 800f968:	6819      	ldreq	r1, [r3, #0]
 800f96a:	685b      	ldreq	r3, [r3, #4]
 800f96c:	1809      	addeq	r1, r1, r0
 800f96e:	6021      	streq	r1, [r4, #0]
 800f970:	e7ed      	b.n	800f94e <_free_r+0x1e>
 800f972:	461a      	mov	r2, r3
 800f974:	685b      	ldr	r3, [r3, #4]
 800f976:	b10b      	cbz	r3, 800f97c <_free_r+0x4c>
 800f978:	42a3      	cmp	r3, r4
 800f97a:	d9fa      	bls.n	800f972 <_free_r+0x42>
 800f97c:	6811      	ldr	r1, [r2, #0]
 800f97e:	1850      	adds	r0, r2, r1
 800f980:	42a0      	cmp	r0, r4
 800f982:	d10b      	bne.n	800f99c <_free_r+0x6c>
 800f984:	6820      	ldr	r0, [r4, #0]
 800f986:	4401      	add	r1, r0
 800f988:	1850      	adds	r0, r2, r1
 800f98a:	4283      	cmp	r3, r0
 800f98c:	6011      	str	r1, [r2, #0]
 800f98e:	d1e0      	bne.n	800f952 <_free_r+0x22>
 800f990:	6818      	ldr	r0, [r3, #0]
 800f992:	685b      	ldr	r3, [r3, #4]
 800f994:	6053      	str	r3, [r2, #4]
 800f996:	4408      	add	r0, r1
 800f998:	6010      	str	r0, [r2, #0]
 800f99a:	e7da      	b.n	800f952 <_free_r+0x22>
 800f99c:	d902      	bls.n	800f9a4 <_free_r+0x74>
 800f99e:	230c      	movs	r3, #12
 800f9a0:	602b      	str	r3, [r5, #0]
 800f9a2:	e7d6      	b.n	800f952 <_free_r+0x22>
 800f9a4:	6820      	ldr	r0, [r4, #0]
 800f9a6:	1821      	adds	r1, r4, r0
 800f9a8:	428b      	cmp	r3, r1
 800f9aa:	bf04      	itt	eq
 800f9ac:	6819      	ldreq	r1, [r3, #0]
 800f9ae:	685b      	ldreq	r3, [r3, #4]
 800f9b0:	6063      	str	r3, [r4, #4]
 800f9b2:	bf04      	itt	eq
 800f9b4:	1809      	addeq	r1, r1, r0
 800f9b6:	6021      	streq	r1, [r4, #0]
 800f9b8:	6054      	str	r4, [r2, #4]
 800f9ba:	e7ca      	b.n	800f952 <_free_r+0x22>
 800f9bc:	bd38      	pop	{r3, r4, r5, pc}
 800f9be:	bf00      	nop
 800f9c0:	20000740 	.word	0x20000740

0800f9c4 <rshift>:
 800f9c4:	6903      	ldr	r3, [r0, #16]
 800f9c6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800f9ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f9ce:	ea4f 1261 	mov.w	r2, r1, asr #5
 800f9d2:	f100 0414 	add.w	r4, r0, #20
 800f9d6:	dd45      	ble.n	800fa64 <rshift+0xa0>
 800f9d8:	f011 011f 	ands.w	r1, r1, #31
 800f9dc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800f9e0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800f9e4:	d10c      	bne.n	800fa00 <rshift+0x3c>
 800f9e6:	f100 0710 	add.w	r7, r0, #16
 800f9ea:	4629      	mov	r1, r5
 800f9ec:	42b1      	cmp	r1, r6
 800f9ee:	d334      	bcc.n	800fa5a <rshift+0x96>
 800f9f0:	1a9b      	subs	r3, r3, r2
 800f9f2:	009b      	lsls	r3, r3, #2
 800f9f4:	1eea      	subs	r2, r5, #3
 800f9f6:	4296      	cmp	r6, r2
 800f9f8:	bf38      	it	cc
 800f9fa:	2300      	movcc	r3, #0
 800f9fc:	4423      	add	r3, r4
 800f9fe:	e015      	b.n	800fa2c <rshift+0x68>
 800fa00:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800fa04:	f1c1 0820 	rsb	r8, r1, #32
 800fa08:	40cf      	lsrs	r7, r1
 800fa0a:	f105 0e04 	add.w	lr, r5, #4
 800fa0e:	46a1      	mov	r9, r4
 800fa10:	4576      	cmp	r6, lr
 800fa12:	46f4      	mov	ip, lr
 800fa14:	d815      	bhi.n	800fa42 <rshift+0x7e>
 800fa16:	1a9a      	subs	r2, r3, r2
 800fa18:	0092      	lsls	r2, r2, #2
 800fa1a:	3a04      	subs	r2, #4
 800fa1c:	3501      	adds	r5, #1
 800fa1e:	42ae      	cmp	r6, r5
 800fa20:	bf38      	it	cc
 800fa22:	2200      	movcc	r2, #0
 800fa24:	18a3      	adds	r3, r4, r2
 800fa26:	50a7      	str	r7, [r4, r2]
 800fa28:	b107      	cbz	r7, 800fa2c <rshift+0x68>
 800fa2a:	3304      	adds	r3, #4
 800fa2c:	1b1a      	subs	r2, r3, r4
 800fa2e:	42a3      	cmp	r3, r4
 800fa30:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800fa34:	bf08      	it	eq
 800fa36:	2300      	moveq	r3, #0
 800fa38:	6102      	str	r2, [r0, #16]
 800fa3a:	bf08      	it	eq
 800fa3c:	6143      	streq	r3, [r0, #20]
 800fa3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fa42:	f8dc c000 	ldr.w	ip, [ip]
 800fa46:	fa0c fc08 	lsl.w	ip, ip, r8
 800fa4a:	ea4c 0707 	orr.w	r7, ip, r7
 800fa4e:	f849 7b04 	str.w	r7, [r9], #4
 800fa52:	f85e 7b04 	ldr.w	r7, [lr], #4
 800fa56:	40cf      	lsrs	r7, r1
 800fa58:	e7da      	b.n	800fa10 <rshift+0x4c>
 800fa5a:	f851 cb04 	ldr.w	ip, [r1], #4
 800fa5e:	f847 cf04 	str.w	ip, [r7, #4]!
 800fa62:	e7c3      	b.n	800f9ec <rshift+0x28>
 800fa64:	4623      	mov	r3, r4
 800fa66:	e7e1      	b.n	800fa2c <rshift+0x68>

0800fa68 <__hexdig_fun>:
 800fa68:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800fa6c:	2b09      	cmp	r3, #9
 800fa6e:	d802      	bhi.n	800fa76 <__hexdig_fun+0xe>
 800fa70:	3820      	subs	r0, #32
 800fa72:	b2c0      	uxtb	r0, r0
 800fa74:	4770      	bx	lr
 800fa76:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800fa7a:	2b05      	cmp	r3, #5
 800fa7c:	d801      	bhi.n	800fa82 <__hexdig_fun+0x1a>
 800fa7e:	3847      	subs	r0, #71	@ 0x47
 800fa80:	e7f7      	b.n	800fa72 <__hexdig_fun+0xa>
 800fa82:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800fa86:	2b05      	cmp	r3, #5
 800fa88:	d801      	bhi.n	800fa8e <__hexdig_fun+0x26>
 800fa8a:	3827      	subs	r0, #39	@ 0x27
 800fa8c:	e7f1      	b.n	800fa72 <__hexdig_fun+0xa>
 800fa8e:	2000      	movs	r0, #0
 800fa90:	4770      	bx	lr
	...

0800fa94 <__gethex>:
 800fa94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fa98:	b085      	sub	sp, #20
 800fa9a:	468a      	mov	sl, r1
 800fa9c:	9302      	str	r3, [sp, #8]
 800fa9e:	680b      	ldr	r3, [r1, #0]
 800faa0:	9001      	str	r0, [sp, #4]
 800faa2:	4690      	mov	r8, r2
 800faa4:	1c9c      	adds	r4, r3, #2
 800faa6:	46a1      	mov	r9, r4
 800faa8:	f814 0b01 	ldrb.w	r0, [r4], #1
 800faac:	2830      	cmp	r0, #48	@ 0x30
 800faae:	d0fa      	beq.n	800faa6 <__gethex+0x12>
 800fab0:	eba9 0303 	sub.w	r3, r9, r3
 800fab4:	f1a3 0b02 	sub.w	fp, r3, #2
 800fab8:	f7ff ffd6 	bl	800fa68 <__hexdig_fun>
 800fabc:	4605      	mov	r5, r0
 800fabe:	2800      	cmp	r0, #0
 800fac0:	d168      	bne.n	800fb94 <__gethex+0x100>
 800fac2:	49a0      	ldr	r1, [pc, #640]	@ (800fd44 <__gethex+0x2b0>)
 800fac4:	2201      	movs	r2, #1
 800fac6:	4648      	mov	r0, r9
 800fac8:	f7ff f844 	bl	800eb54 <strncmp>
 800facc:	4607      	mov	r7, r0
 800face:	2800      	cmp	r0, #0
 800fad0:	d167      	bne.n	800fba2 <__gethex+0x10e>
 800fad2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800fad6:	4626      	mov	r6, r4
 800fad8:	f7ff ffc6 	bl	800fa68 <__hexdig_fun>
 800fadc:	2800      	cmp	r0, #0
 800fade:	d062      	beq.n	800fba6 <__gethex+0x112>
 800fae0:	4623      	mov	r3, r4
 800fae2:	7818      	ldrb	r0, [r3, #0]
 800fae4:	2830      	cmp	r0, #48	@ 0x30
 800fae6:	4699      	mov	r9, r3
 800fae8:	f103 0301 	add.w	r3, r3, #1
 800faec:	d0f9      	beq.n	800fae2 <__gethex+0x4e>
 800faee:	f7ff ffbb 	bl	800fa68 <__hexdig_fun>
 800faf2:	fab0 f580 	clz	r5, r0
 800faf6:	096d      	lsrs	r5, r5, #5
 800faf8:	f04f 0b01 	mov.w	fp, #1
 800fafc:	464a      	mov	r2, r9
 800fafe:	4616      	mov	r6, r2
 800fb00:	3201      	adds	r2, #1
 800fb02:	7830      	ldrb	r0, [r6, #0]
 800fb04:	f7ff ffb0 	bl	800fa68 <__hexdig_fun>
 800fb08:	2800      	cmp	r0, #0
 800fb0a:	d1f8      	bne.n	800fafe <__gethex+0x6a>
 800fb0c:	498d      	ldr	r1, [pc, #564]	@ (800fd44 <__gethex+0x2b0>)
 800fb0e:	2201      	movs	r2, #1
 800fb10:	4630      	mov	r0, r6
 800fb12:	f7ff f81f 	bl	800eb54 <strncmp>
 800fb16:	2800      	cmp	r0, #0
 800fb18:	d13f      	bne.n	800fb9a <__gethex+0x106>
 800fb1a:	b944      	cbnz	r4, 800fb2e <__gethex+0x9a>
 800fb1c:	1c74      	adds	r4, r6, #1
 800fb1e:	4622      	mov	r2, r4
 800fb20:	4616      	mov	r6, r2
 800fb22:	3201      	adds	r2, #1
 800fb24:	7830      	ldrb	r0, [r6, #0]
 800fb26:	f7ff ff9f 	bl	800fa68 <__hexdig_fun>
 800fb2a:	2800      	cmp	r0, #0
 800fb2c:	d1f8      	bne.n	800fb20 <__gethex+0x8c>
 800fb2e:	1ba4      	subs	r4, r4, r6
 800fb30:	00a7      	lsls	r7, r4, #2
 800fb32:	7833      	ldrb	r3, [r6, #0]
 800fb34:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800fb38:	2b50      	cmp	r3, #80	@ 0x50
 800fb3a:	d13e      	bne.n	800fbba <__gethex+0x126>
 800fb3c:	7873      	ldrb	r3, [r6, #1]
 800fb3e:	2b2b      	cmp	r3, #43	@ 0x2b
 800fb40:	d033      	beq.n	800fbaa <__gethex+0x116>
 800fb42:	2b2d      	cmp	r3, #45	@ 0x2d
 800fb44:	d034      	beq.n	800fbb0 <__gethex+0x11c>
 800fb46:	1c71      	adds	r1, r6, #1
 800fb48:	2400      	movs	r4, #0
 800fb4a:	7808      	ldrb	r0, [r1, #0]
 800fb4c:	f7ff ff8c 	bl	800fa68 <__hexdig_fun>
 800fb50:	1e43      	subs	r3, r0, #1
 800fb52:	b2db      	uxtb	r3, r3
 800fb54:	2b18      	cmp	r3, #24
 800fb56:	d830      	bhi.n	800fbba <__gethex+0x126>
 800fb58:	f1a0 0210 	sub.w	r2, r0, #16
 800fb5c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800fb60:	f7ff ff82 	bl	800fa68 <__hexdig_fun>
 800fb64:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800fb68:	fa5f fc8c 	uxtb.w	ip, ip
 800fb6c:	f1bc 0f18 	cmp.w	ip, #24
 800fb70:	f04f 030a 	mov.w	r3, #10
 800fb74:	d91e      	bls.n	800fbb4 <__gethex+0x120>
 800fb76:	b104      	cbz	r4, 800fb7a <__gethex+0xe6>
 800fb78:	4252      	negs	r2, r2
 800fb7a:	4417      	add	r7, r2
 800fb7c:	f8ca 1000 	str.w	r1, [sl]
 800fb80:	b1ed      	cbz	r5, 800fbbe <__gethex+0x12a>
 800fb82:	f1bb 0f00 	cmp.w	fp, #0
 800fb86:	bf0c      	ite	eq
 800fb88:	2506      	moveq	r5, #6
 800fb8a:	2500      	movne	r5, #0
 800fb8c:	4628      	mov	r0, r5
 800fb8e:	b005      	add	sp, #20
 800fb90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fb94:	2500      	movs	r5, #0
 800fb96:	462c      	mov	r4, r5
 800fb98:	e7b0      	b.n	800fafc <__gethex+0x68>
 800fb9a:	2c00      	cmp	r4, #0
 800fb9c:	d1c7      	bne.n	800fb2e <__gethex+0x9a>
 800fb9e:	4627      	mov	r7, r4
 800fba0:	e7c7      	b.n	800fb32 <__gethex+0x9e>
 800fba2:	464e      	mov	r6, r9
 800fba4:	462f      	mov	r7, r5
 800fba6:	2501      	movs	r5, #1
 800fba8:	e7c3      	b.n	800fb32 <__gethex+0x9e>
 800fbaa:	2400      	movs	r4, #0
 800fbac:	1cb1      	adds	r1, r6, #2
 800fbae:	e7cc      	b.n	800fb4a <__gethex+0xb6>
 800fbb0:	2401      	movs	r4, #1
 800fbb2:	e7fb      	b.n	800fbac <__gethex+0x118>
 800fbb4:	fb03 0002 	mla	r0, r3, r2, r0
 800fbb8:	e7ce      	b.n	800fb58 <__gethex+0xc4>
 800fbba:	4631      	mov	r1, r6
 800fbbc:	e7de      	b.n	800fb7c <__gethex+0xe8>
 800fbbe:	eba6 0309 	sub.w	r3, r6, r9
 800fbc2:	3b01      	subs	r3, #1
 800fbc4:	4629      	mov	r1, r5
 800fbc6:	2b07      	cmp	r3, #7
 800fbc8:	dc0a      	bgt.n	800fbe0 <__gethex+0x14c>
 800fbca:	9801      	ldr	r0, [sp, #4]
 800fbcc:	f000 fd8a 	bl	80106e4 <_Balloc>
 800fbd0:	4604      	mov	r4, r0
 800fbd2:	b940      	cbnz	r0, 800fbe6 <__gethex+0x152>
 800fbd4:	4b5c      	ldr	r3, [pc, #368]	@ (800fd48 <__gethex+0x2b4>)
 800fbd6:	4602      	mov	r2, r0
 800fbd8:	21e4      	movs	r1, #228	@ 0xe4
 800fbda:	485c      	ldr	r0, [pc, #368]	@ (800fd4c <__gethex+0x2b8>)
 800fbdc:	f001 fba0 	bl	8011320 <__assert_func>
 800fbe0:	3101      	adds	r1, #1
 800fbe2:	105b      	asrs	r3, r3, #1
 800fbe4:	e7ef      	b.n	800fbc6 <__gethex+0x132>
 800fbe6:	f100 0a14 	add.w	sl, r0, #20
 800fbea:	2300      	movs	r3, #0
 800fbec:	4655      	mov	r5, sl
 800fbee:	469b      	mov	fp, r3
 800fbf0:	45b1      	cmp	r9, r6
 800fbf2:	d337      	bcc.n	800fc64 <__gethex+0x1d0>
 800fbf4:	f845 bb04 	str.w	fp, [r5], #4
 800fbf8:	eba5 050a 	sub.w	r5, r5, sl
 800fbfc:	10ad      	asrs	r5, r5, #2
 800fbfe:	6125      	str	r5, [r4, #16]
 800fc00:	4658      	mov	r0, fp
 800fc02:	f000 fe61 	bl	80108c8 <__hi0bits>
 800fc06:	016d      	lsls	r5, r5, #5
 800fc08:	f8d8 6000 	ldr.w	r6, [r8]
 800fc0c:	1a2d      	subs	r5, r5, r0
 800fc0e:	42b5      	cmp	r5, r6
 800fc10:	dd54      	ble.n	800fcbc <__gethex+0x228>
 800fc12:	1bad      	subs	r5, r5, r6
 800fc14:	4629      	mov	r1, r5
 800fc16:	4620      	mov	r0, r4
 800fc18:	f001 f9ed 	bl	8010ff6 <__any_on>
 800fc1c:	4681      	mov	r9, r0
 800fc1e:	b178      	cbz	r0, 800fc40 <__gethex+0x1ac>
 800fc20:	1e6b      	subs	r3, r5, #1
 800fc22:	1159      	asrs	r1, r3, #5
 800fc24:	f003 021f 	and.w	r2, r3, #31
 800fc28:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800fc2c:	f04f 0901 	mov.w	r9, #1
 800fc30:	fa09 f202 	lsl.w	r2, r9, r2
 800fc34:	420a      	tst	r2, r1
 800fc36:	d003      	beq.n	800fc40 <__gethex+0x1ac>
 800fc38:	454b      	cmp	r3, r9
 800fc3a:	dc36      	bgt.n	800fcaa <__gethex+0x216>
 800fc3c:	f04f 0902 	mov.w	r9, #2
 800fc40:	4629      	mov	r1, r5
 800fc42:	4620      	mov	r0, r4
 800fc44:	f7ff febe 	bl	800f9c4 <rshift>
 800fc48:	442f      	add	r7, r5
 800fc4a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fc4e:	42bb      	cmp	r3, r7
 800fc50:	da42      	bge.n	800fcd8 <__gethex+0x244>
 800fc52:	9801      	ldr	r0, [sp, #4]
 800fc54:	4621      	mov	r1, r4
 800fc56:	f000 fd85 	bl	8010764 <_Bfree>
 800fc5a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fc5c:	2300      	movs	r3, #0
 800fc5e:	6013      	str	r3, [r2, #0]
 800fc60:	25a3      	movs	r5, #163	@ 0xa3
 800fc62:	e793      	b.n	800fb8c <__gethex+0xf8>
 800fc64:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800fc68:	2a2e      	cmp	r2, #46	@ 0x2e
 800fc6a:	d012      	beq.n	800fc92 <__gethex+0x1fe>
 800fc6c:	2b20      	cmp	r3, #32
 800fc6e:	d104      	bne.n	800fc7a <__gethex+0x1e6>
 800fc70:	f845 bb04 	str.w	fp, [r5], #4
 800fc74:	f04f 0b00 	mov.w	fp, #0
 800fc78:	465b      	mov	r3, fp
 800fc7a:	7830      	ldrb	r0, [r6, #0]
 800fc7c:	9303      	str	r3, [sp, #12]
 800fc7e:	f7ff fef3 	bl	800fa68 <__hexdig_fun>
 800fc82:	9b03      	ldr	r3, [sp, #12]
 800fc84:	f000 000f 	and.w	r0, r0, #15
 800fc88:	4098      	lsls	r0, r3
 800fc8a:	ea4b 0b00 	orr.w	fp, fp, r0
 800fc8e:	3304      	adds	r3, #4
 800fc90:	e7ae      	b.n	800fbf0 <__gethex+0x15c>
 800fc92:	45b1      	cmp	r9, r6
 800fc94:	d8ea      	bhi.n	800fc6c <__gethex+0x1d8>
 800fc96:	492b      	ldr	r1, [pc, #172]	@ (800fd44 <__gethex+0x2b0>)
 800fc98:	9303      	str	r3, [sp, #12]
 800fc9a:	2201      	movs	r2, #1
 800fc9c:	4630      	mov	r0, r6
 800fc9e:	f7fe ff59 	bl	800eb54 <strncmp>
 800fca2:	9b03      	ldr	r3, [sp, #12]
 800fca4:	2800      	cmp	r0, #0
 800fca6:	d1e1      	bne.n	800fc6c <__gethex+0x1d8>
 800fca8:	e7a2      	b.n	800fbf0 <__gethex+0x15c>
 800fcaa:	1ea9      	subs	r1, r5, #2
 800fcac:	4620      	mov	r0, r4
 800fcae:	f001 f9a2 	bl	8010ff6 <__any_on>
 800fcb2:	2800      	cmp	r0, #0
 800fcb4:	d0c2      	beq.n	800fc3c <__gethex+0x1a8>
 800fcb6:	f04f 0903 	mov.w	r9, #3
 800fcba:	e7c1      	b.n	800fc40 <__gethex+0x1ac>
 800fcbc:	da09      	bge.n	800fcd2 <__gethex+0x23e>
 800fcbe:	1b75      	subs	r5, r6, r5
 800fcc0:	4621      	mov	r1, r4
 800fcc2:	9801      	ldr	r0, [sp, #4]
 800fcc4:	462a      	mov	r2, r5
 800fcc6:	f000 ff5d 	bl	8010b84 <__lshift>
 800fcca:	1b7f      	subs	r7, r7, r5
 800fccc:	4604      	mov	r4, r0
 800fcce:	f100 0a14 	add.w	sl, r0, #20
 800fcd2:	f04f 0900 	mov.w	r9, #0
 800fcd6:	e7b8      	b.n	800fc4a <__gethex+0x1b6>
 800fcd8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800fcdc:	42bd      	cmp	r5, r7
 800fcde:	dd6f      	ble.n	800fdc0 <__gethex+0x32c>
 800fce0:	1bed      	subs	r5, r5, r7
 800fce2:	42ae      	cmp	r6, r5
 800fce4:	dc34      	bgt.n	800fd50 <__gethex+0x2bc>
 800fce6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fcea:	2b02      	cmp	r3, #2
 800fcec:	d022      	beq.n	800fd34 <__gethex+0x2a0>
 800fcee:	2b03      	cmp	r3, #3
 800fcf0:	d024      	beq.n	800fd3c <__gethex+0x2a8>
 800fcf2:	2b01      	cmp	r3, #1
 800fcf4:	d115      	bne.n	800fd22 <__gethex+0x28e>
 800fcf6:	42ae      	cmp	r6, r5
 800fcf8:	d113      	bne.n	800fd22 <__gethex+0x28e>
 800fcfa:	2e01      	cmp	r6, #1
 800fcfc:	d10b      	bne.n	800fd16 <__gethex+0x282>
 800fcfe:	9a02      	ldr	r2, [sp, #8]
 800fd00:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800fd04:	6013      	str	r3, [r2, #0]
 800fd06:	2301      	movs	r3, #1
 800fd08:	6123      	str	r3, [r4, #16]
 800fd0a:	f8ca 3000 	str.w	r3, [sl]
 800fd0e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fd10:	2562      	movs	r5, #98	@ 0x62
 800fd12:	601c      	str	r4, [r3, #0]
 800fd14:	e73a      	b.n	800fb8c <__gethex+0xf8>
 800fd16:	1e71      	subs	r1, r6, #1
 800fd18:	4620      	mov	r0, r4
 800fd1a:	f001 f96c 	bl	8010ff6 <__any_on>
 800fd1e:	2800      	cmp	r0, #0
 800fd20:	d1ed      	bne.n	800fcfe <__gethex+0x26a>
 800fd22:	9801      	ldr	r0, [sp, #4]
 800fd24:	4621      	mov	r1, r4
 800fd26:	f000 fd1d 	bl	8010764 <_Bfree>
 800fd2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fd2c:	2300      	movs	r3, #0
 800fd2e:	6013      	str	r3, [r2, #0]
 800fd30:	2550      	movs	r5, #80	@ 0x50
 800fd32:	e72b      	b.n	800fb8c <__gethex+0xf8>
 800fd34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d1f3      	bne.n	800fd22 <__gethex+0x28e>
 800fd3a:	e7e0      	b.n	800fcfe <__gethex+0x26a>
 800fd3c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fd3e:	2b00      	cmp	r3, #0
 800fd40:	d1dd      	bne.n	800fcfe <__gethex+0x26a>
 800fd42:	e7ee      	b.n	800fd22 <__gethex+0x28e>
 800fd44:	08012679 	.word	0x08012679
 800fd48:	080126ff 	.word	0x080126ff
 800fd4c:	08012710 	.word	0x08012710
 800fd50:	1e6f      	subs	r7, r5, #1
 800fd52:	f1b9 0f00 	cmp.w	r9, #0
 800fd56:	d130      	bne.n	800fdba <__gethex+0x326>
 800fd58:	b127      	cbz	r7, 800fd64 <__gethex+0x2d0>
 800fd5a:	4639      	mov	r1, r7
 800fd5c:	4620      	mov	r0, r4
 800fd5e:	f001 f94a 	bl	8010ff6 <__any_on>
 800fd62:	4681      	mov	r9, r0
 800fd64:	117a      	asrs	r2, r7, #5
 800fd66:	2301      	movs	r3, #1
 800fd68:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800fd6c:	f007 071f 	and.w	r7, r7, #31
 800fd70:	40bb      	lsls	r3, r7
 800fd72:	4213      	tst	r3, r2
 800fd74:	4629      	mov	r1, r5
 800fd76:	4620      	mov	r0, r4
 800fd78:	bf18      	it	ne
 800fd7a:	f049 0902 	orrne.w	r9, r9, #2
 800fd7e:	f7ff fe21 	bl	800f9c4 <rshift>
 800fd82:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800fd86:	1b76      	subs	r6, r6, r5
 800fd88:	2502      	movs	r5, #2
 800fd8a:	f1b9 0f00 	cmp.w	r9, #0
 800fd8e:	d047      	beq.n	800fe20 <__gethex+0x38c>
 800fd90:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800fd94:	2b02      	cmp	r3, #2
 800fd96:	d015      	beq.n	800fdc4 <__gethex+0x330>
 800fd98:	2b03      	cmp	r3, #3
 800fd9a:	d017      	beq.n	800fdcc <__gethex+0x338>
 800fd9c:	2b01      	cmp	r3, #1
 800fd9e:	d109      	bne.n	800fdb4 <__gethex+0x320>
 800fda0:	f019 0f02 	tst.w	r9, #2
 800fda4:	d006      	beq.n	800fdb4 <__gethex+0x320>
 800fda6:	f8da 3000 	ldr.w	r3, [sl]
 800fdaa:	ea49 0903 	orr.w	r9, r9, r3
 800fdae:	f019 0f01 	tst.w	r9, #1
 800fdb2:	d10e      	bne.n	800fdd2 <__gethex+0x33e>
 800fdb4:	f045 0510 	orr.w	r5, r5, #16
 800fdb8:	e032      	b.n	800fe20 <__gethex+0x38c>
 800fdba:	f04f 0901 	mov.w	r9, #1
 800fdbe:	e7d1      	b.n	800fd64 <__gethex+0x2d0>
 800fdc0:	2501      	movs	r5, #1
 800fdc2:	e7e2      	b.n	800fd8a <__gethex+0x2f6>
 800fdc4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fdc6:	f1c3 0301 	rsb	r3, r3, #1
 800fdca:	930f      	str	r3, [sp, #60]	@ 0x3c
 800fdcc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800fdce:	2b00      	cmp	r3, #0
 800fdd0:	d0f0      	beq.n	800fdb4 <__gethex+0x320>
 800fdd2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800fdd6:	f104 0314 	add.w	r3, r4, #20
 800fdda:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800fdde:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800fde2:	f04f 0c00 	mov.w	ip, #0
 800fde6:	4618      	mov	r0, r3
 800fde8:	f853 2b04 	ldr.w	r2, [r3], #4
 800fdec:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 800fdf0:	d01b      	beq.n	800fe2a <__gethex+0x396>
 800fdf2:	3201      	adds	r2, #1
 800fdf4:	6002      	str	r2, [r0, #0]
 800fdf6:	2d02      	cmp	r5, #2
 800fdf8:	f104 0314 	add.w	r3, r4, #20
 800fdfc:	d13c      	bne.n	800fe78 <__gethex+0x3e4>
 800fdfe:	f8d8 2000 	ldr.w	r2, [r8]
 800fe02:	3a01      	subs	r2, #1
 800fe04:	42b2      	cmp	r2, r6
 800fe06:	d109      	bne.n	800fe1c <__gethex+0x388>
 800fe08:	1171      	asrs	r1, r6, #5
 800fe0a:	2201      	movs	r2, #1
 800fe0c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800fe10:	f006 061f 	and.w	r6, r6, #31
 800fe14:	fa02 f606 	lsl.w	r6, r2, r6
 800fe18:	421e      	tst	r6, r3
 800fe1a:	d13a      	bne.n	800fe92 <__gethex+0x3fe>
 800fe1c:	f045 0520 	orr.w	r5, r5, #32
 800fe20:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800fe22:	601c      	str	r4, [r3, #0]
 800fe24:	9b02      	ldr	r3, [sp, #8]
 800fe26:	601f      	str	r7, [r3, #0]
 800fe28:	e6b0      	b.n	800fb8c <__gethex+0xf8>
 800fe2a:	4299      	cmp	r1, r3
 800fe2c:	f843 cc04 	str.w	ip, [r3, #-4]
 800fe30:	d8d9      	bhi.n	800fde6 <__gethex+0x352>
 800fe32:	68a3      	ldr	r3, [r4, #8]
 800fe34:	459b      	cmp	fp, r3
 800fe36:	db17      	blt.n	800fe68 <__gethex+0x3d4>
 800fe38:	6861      	ldr	r1, [r4, #4]
 800fe3a:	9801      	ldr	r0, [sp, #4]
 800fe3c:	3101      	adds	r1, #1
 800fe3e:	f000 fc51 	bl	80106e4 <_Balloc>
 800fe42:	4681      	mov	r9, r0
 800fe44:	b918      	cbnz	r0, 800fe4e <__gethex+0x3ba>
 800fe46:	4b1a      	ldr	r3, [pc, #104]	@ (800feb0 <__gethex+0x41c>)
 800fe48:	4602      	mov	r2, r0
 800fe4a:	2184      	movs	r1, #132	@ 0x84
 800fe4c:	e6c5      	b.n	800fbda <__gethex+0x146>
 800fe4e:	6922      	ldr	r2, [r4, #16]
 800fe50:	3202      	adds	r2, #2
 800fe52:	f104 010c 	add.w	r1, r4, #12
 800fe56:	0092      	lsls	r2, r2, #2
 800fe58:	300c      	adds	r0, #12
 800fe5a:	f7fe fef1 	bl	800ec40 <memcpy>
 800fe5e:	4621      	mov	r1, r4
 800fe60:	9801      	ldr	r0, [sp, #4]
 800fe62:	f000 fc7f 	bl	8010764 <_Bfree>
 800fe66:	464c      	mov	r4, r9
 800fe68:	6923      	ldr	r3, [r4, #16]
 800fe6a:	1c5a      	adds	r2, r3, #1
 800fe6c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800fe70:	6122      	str	r2, [r4, #16]
 800fe72:	2201      	movs	r2, #1
 800fe74:	615a      	str	r2, [r3, #20]
 800fe76:	e7be      	b.n	800fdf6 <__gethex+0x362>
 800fe78:	6922      	ldr	r2, [r4, #16]
 800fe7a:	455a      	cmp	r2, fp
 800fe7c:	dd0b      	ble.n	800fe96 <__gethex+0x402>
 800fe7e:	2101      	movs	r1, #1
 800fe80:	4620      	mov	r0, r4
 800fe82:	f7ff fd9f 	bl	800f9c4 <rshift>
 800fe86:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800fe8a:	3701      	adds	r7, #1
 800fe8c:	42bb      	cmp	r3, r7
 800fe8e:	f6ff aee0 	blt.w	800fc52 <__gethex+0x1be>
 800fe92:	2501      	movs	r5, #1
 800fe94:	e7c2      	b.n	800fe1c <__gethex+0x388>
 800fe96:	f016 061f 	ands.w	r6, r6, #31
 800fe9a:	d0fa      	beq.n	800fe92 <__gethex+0x3fe>
 800fe9c:	4453      	add	r3, sl
 800fe9e:	f1c6 0620 	rsb	r6, r6, #32
 800fea2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800fea6:	f000 fd0f 	bl	80108c8 <__hi0bits>
 800feaa:	42b0      	cmp	r0, r6
 800feac:	dbe7      	blt.n	800fe7e <__gethex+0x3ea>
 800feae:	e7f0      	b.n	800fe92 <__gethex+0x3fe>
 800feb0:	080126ff 	.word	0x080126ff

0800feb4 <L_shift>:
 800feb4:	f1c2 0208 	rsb	r2, r2, #8
 800feb8:	0092      	lsls	r2, r2, #2
 800feba:	b570      	push	{r4, r5, r6, lr}
 800febc:	f1c2 0620 	rsb	r6, r2, #32
 800fec0:	6843      	ldr	r3, [r0, #4]
 800fec2:	6804      	ldr	r4, [r0, #0]
 800fec4:	fa03 f506 	lsl.w	r5, r3, r6
 800fec8:	432c      	orrs	r4, r5
 800feca:	40d3      	lsrs	r3, r2
 800fecc:	6004      	str	r4, [r0, #0]
 800fece:	f840 3f04 	str.w	r3, [r0, #4]!
 800fed2:	4288      	cmp	r0, r1
 800fed4:	d3f4      	bcc.n	800fec0 <L_shift+0xc>
 800fed6:	bd70      	pop	{r4, r5, r6, pc}

0800fed8 <__match>:
 800fed8:	b530      	push	{r4, r5, lr}
 800feda:	6803      	ldr	r3, [r0, #0]
 800fedc:	3301      	adds	r3, #1
 800fede:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fee2:	b914      	cbnz	r4, 800feea <__match+0x12>
 800fee4:	6003      	str	r3, [r0, #0]
 800fee6:	2001      	movs	r0, #1
 800fee8:	bd30      	pop	{r4, r5, pc}
 800feea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800feee:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800fef2:	2d19      	cmp	r5, #25
 800fef4:	bf98      	it	ls
 800fef6:	3220      	addls	r2, #32
 800fef8:	42a2      	cmp	r2, r4
 800fefa:	d0f0      	beq.n	800fede <__match+0x6>
 800fefc:	2000      	movs	r0, #0
 800fefe:	e7f3      	b.n	800fee8 <__match+0x10>

0800ff00 <__hexnan>:
 800ff00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ff04:	680b      	ldr	r3, [r1, #0]
 800ff06:	6801      	ldr	r1, [r0, #0]
 800ff08:	115e      	asrs	r6, r3, #5
 800ff0a:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800ff0e:	f013 031f 	ands.w	r3, r3, #31
 800ff12:	b087      	sub	sp, #28
 800ff14:	bf18      	it	ne
 800ff16:	3604      	addne	r6, #4
 800ff18:	2500      	movs	r5, #0
 800ff1a:	1f37      	subs	r7, r6, #4
 800ff1c:	4682      	mov	sl, r0
 800ff1e:	4690      	mov	r8, r2
 800ff20:	9301      	str	r3, [sp, #4]
 800ff22:	f846 5c04 	str.w	r5, [r6, #-4]
 800ff26:	46b9      	mov	r9, r7
 800ff28:	463c      	mov	r4, r7
 800ff2a:	9502      	str	r5, [sp, #8]
 800ff2c:	46ab      	mov	fp, r5
 800ff2e:	784a      	ldrb	r2, [r1, #1]
 800ff30:	1c4b      	adds	r3, r1, #1
 800ff32:	9303      	str	r3, [sp, #12]
 800ff34:	b342      	cbz	r2, 800ff88 <__hexnan+0x88>
 800ff36:	4610      	mov	r0, r2
 800ff38:	9105      	str	r1, [sp, #20]
 800ff3a:	9204      	str	r2, [sp, #16]
 800ff3c:	f7ff fd94 	bl	800fa68 <__hexdig_fun>
 800ff40:	2800      	cmp	r0, #0
 800ff42:	d151      	bne.n	800ffe8 <__hexnan+0xe8>
 800ff44:	9a04      	ldr	r2, [sp, #16]
 800ff46:	9905      	ldr	r1, [sp, #20]
 800ff48:	2a20      	cmp	r2, #32
 800ff4a:	d818      	bhi.n	800ff7e <__hexnan+0x7e>
 800ff4c:	9b02      	ldr	r3, [sp, #8]
 800ff4e:	459b      	cmp	fp, r3
 800ff50:	dd13      	ble.n	800ff7a <__hexnan+0x7a>
 800ff52:	454c      	cmp	r4, r9
 800ff54:	d206      	bcs.n	800ff64 <__hexnan+0x64>
 800ff56:	2d07      	cmp	r5, #7
 800ff58:	dc04      	bgt.n	800ff64 <__hexnan+0x64>
 800ff5a:	462a      	mov	r2, r5
 800ff5c:	4649      	mov	r1, r9
 800ff5e:	4620      	mov	r0, r4
 800ff60:	f7ff ffa8 	bl	800feb4 <L_shift>
 800ff64:	4544      	cmp	r4, r8
 800ff66:	d952      	bls.n	801000e <__hexnan+0x10e>
 800ff68:	2300      	movs	r3, #0
 800ff6a:	f1a4 0904 	sub.w	r9, r4, #4
 800ff6e:	f844 3c04 	str.w	r3, [r4, #-4]
 800ff72:	f8cd b008 	str.w	fp, [sp, #8]
 800ff76:	464c      	mov	r4, r9
 800ff78:	461d      	mov	r5, r3
 800ff7a:	9903      	ldr	r1, [sp, #12]
 800ff7c:	e7d7      	b.n	800ff2e <__hexnan+0x2e>
 800ff7e:	2a29      	cmp	r2, #41	@ 0x29
 800ff80:	d157      	bne.n	8010032 <__hexnan+0x132>
 800ff82:	3102      	adds	r1, #2
 800ff84:	f8ca 1000 	str.w	r1, [sl]
 800ff88:	f1bb 0f00 	cmp.w	fp, #0
 800ff8c:	d051      	beq.n	8010032 <__hexnan+0x132>
 800ff8e:	454c      	cmp	r4, r9
 800ff90:	d206      	bcs.n	800ffa0 <__hexnan+0xa0>
 800ff92:	2d07      	cmp	r5, #7
 800ff94:	dc04      	bgt.n	800ffa0 <__hexnan+0xa0>
 800ff96:	462a      	mov	r2, r5
 800ff98:	4649      	mov	r1, r9
 800ff9a:	4620      	mov	r0, r4
 800ff9c:	f7ff ff8a 	bl	800feb4 <L_shift>
 800ffa0:	4544      	cmp	r4, r8
 800ffa2:	d936      	bls.n	8010012 <__hexnan+0x112>
 800ffa4:	f1a8 0204 	sub.w	r2, r8, #4
 800ffa8:	4623      	mov	r3, r4
 800ffaa:	f853 1b04 	ldr.w	r1, [r3], #4
 800ffae:	f842 1f04 	str.w	r1, [r2, #4]!
 800ffb2:	429f      	cmp	r7, r3
 800ffb4:	d2f9      	bcs.n	800ffaa <__hexnan+0xaa>
 800ffb6:	1b3b      	subs	r3, r7, r4
 800ffb8:	f023 0303 	bic.w	r3, r3, #3
 800ffbc:	3304      	adds	r3, #4
 800ffbe:	3401      	adds	r4, #1
 800ffc0:	3e03      	subs	r6, #3
 800ffc2:	42b4      	cmp	r4, r6
 800ffc4:	bf88      	it	hi
 800ffc6:	2304      	movhi	r3, #4
 800ffc8:	4443      	add	r3, r8
 800ffca:	2200      	movs	r2, #0
 800ffcc:	f843 2b04 	str.w	r2, [r3], #4
 800ffd0:	429f      	cmp	r7, r3
 800ffd2:	d2fb      	bcs.n	800ffcc <__hexnan+0xcc>
 800ffd4:	683b      	ldr	r3, [r7, #0]
 800ffd6:	b91b      	cbnz	r3, 800ffe0 <__hexnan+0xe0>
 800ffd8:	4547      	cmp	r7, r8
 800ffda:	d128      	bne.n	801002e <__hexnan+0x12e>
 800ffdc:	2301      	movs	r3, #1
 800ffde:	603b      	str	r3, [r7, #0]
 800ffe0:	2005      	movs	r0, #5
 800ffe2:	b007      	add	sp, #28
 800ffe4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ffe8:	3501      	adds	r5, #1
 800ffea:	2d08      	cmp	r5, #8
 800ffec:	f10b 0b01 	add.w	fp, fp, #1
 800fff0:	dd06      	ble.n	8010000 <__hexnan+0x100>
 800fff2:	4544      	cmp	r4, r8
 800fff4:	d9c1      	bls.n	800ff7a <__hexnan+0x7a>
 800fff6:	2300      	movs	r3, #0
 800fff8:	f844 3c04 	str.w	r3, [r4, #-4]
 800fffc:	2501      	movs	r5, #1
 800fffe:	3c04      	subs	r4, #4
 8010000:	6822      	ldr	r2, [r4, #0]
 8010002:	f000 000f 	and.w	r0, r0, #15
 8010006:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801000a:	6020      	str	r0, [r4, #0]
 801000c:	e7b5      	b.n	800ff7a <__hexnan+0x7a>
 801000e:	2508      	movs	r5, #8
 8010010:	e7b3      	b.n	800ff7a <__hexnan+0x7a>
 8010012:	9b01      	ldr	r3, [sp, #4]
 8010014:	2b00      	cmp	r3, #0
 8010016:	d0dd      	beq.n	800ffd4 <__hexnan+0xd4>
 8010018:	f1c3 0320 	rsb	r3, r3, #32
 801001c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010020:	40da      	lsrs	r2, r3
 8010022:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8010026:	4013      	ands	r3, r2
 8010028:	f846 3c04 	str.w	r3, [r6, #-4]
 801002c:	e7d2      	b.n	800ffd4 <__hexnan+0xd4>
 801002e:	3f04      	subs	r7, #4
 8010030:	e7d0      	b.n	800ffd4 <__hexnan+0xd4>
 8010032:	2004      	movs	r0, #4
 8010034:	e7d5      	b.n	800ffe2 <__hexnan+0xe2>

08010036 <__ssputs_r>:
 8010036:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801003a:	688e      	ldr	r6, [r1, #8]
 801003c:	461f      	mov	r7, r3
 801003e:	42be      	cmp	r6, r7
 8010040:	680b      	ldr	r3, [r1, #0]
 8010042:	4682      	mov	sl, r0
 8010044:	460c      	mov	r4, r1
 8010046:	4690      	mov	r8, r2
 8010048:	d82d      	bhi.n	80100a6 <__ssputs_r+0x70>
 801004a:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801004e:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8010052:	d026      	beq.n	80100a2 <__ssputs_r+0x6c>
 8010054:	6965      	ldr	r5, [r4, #20]
 8010056:	6909      	ldr	r1, [r1, #16]
 8010058:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801005c:	eba3 0901 	sub.w	r9, r3, r1
 8010060:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8010064:	1c7b      	adds	r3, r7, #1
 8010066:	444b      	add	r3, r9
 8010068:	106d      	asrs	r5, r5, #1
 801006a:	429d      	cmp	r5, r3
 801006c:	bf38      	it	cc
 801006e:	461d      	movcc	r5, r3
 8010070:	0553      	lsls	r3, r2, #21
 8010072:	d527      	bpl.n	80100c4 <__ssputs_r+0x8e>
 8010074:	4629      	mov	r1, r5
 8010076:	f7fd f851 	bl	800d11c <_malloc_r>
 801007a:	4606      	mov	r6, r0
 801007c:	b360      	cbz	r0, 80100d8 <__ssputs_r+0xa2>
 801007e:	6921      	ldr	r1, [r4, #16]
 8010080:	464a      	mov	r2, r9
 8010082:	f7fe fddd 	bl	800ec40 <memcpy>
 8010086:	89a3      	ldrh	r3, [r4, #12]
 8010088:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801008c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010090:	81a3      	strh	r3, [r4, #12]
 8010092:	6126      	str	r6, [r4, #16]
 8010094:	6165      	str	r5, [r4, #20]
 8010096:	444e      	add	r6, r9
 8010098:	eba5 0509 	sub.w	r5, r5, r9
 801009c:	6026      	str	r6, [r4, #0]
 801009e:	60a5      	str	r5, [r4, #8]
 80100a0:	463e      	mov	r6, r7
 80100a2:	42be      	cmp	r6, r7
 80100a4:	d900      	bls.n	80100a8 <__ssputs_r+0x72>
 80100a6:	463e      	mov	r6, r7
 80100a8:	6820      	ldr	r0, [r4, #0]
 80100aa:	4632      	mov	r2, r6
 80100ac:	4641      	mov	r1, r8
 80100ae:	f001 f8d6 	bl	801125e <memmove>
 80100b2:	68a3      	ldr	r3, [r4, #8]
 80100b4:	1b9b      	subs	r3, r3, r6
 80100b6:	60a3      	str	r3, [r4, #8]
 80100b8:	6823      	ldr	r3, [r4, #0]
 80100ba:	4433      	add	r3, r6
 80100bc:	6023      	str	r3, [r4, #0]
 80100be:	2000      	movs	r0, #0
 80100c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80100c4:	462a      	mov	r2, r5
 80100c6:	f000 fffa 	bl	80110be <_realloc_r>
 80100ca:	4606      	mov	r6, r0
 80100cc:	2800      	cmp	r0, #0
 80100ce:	d1e0      	bne.n	8010092 <__ssputs_r+0x5c>
 80100d0:	6921      	ldr	r1, [r4, #16]
 80100d2:	4650      	mov	r0, sl
 80100d4:	f7ff fc2c 	bl	800f930 <_free_r>
 80100d8:	230c      	movs	r3, #12
 80100da:	f8ca 3000 	str.w	r3, [sl]
 80100de:	89a3      	ldrh	r3, [r4, #12]
 80100e0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80100e4:	81a3      	strh	r3, [r4, #12]
 80100e6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80100ea:	e7e9      	b.n	80100c0 <__ssputs_r+0x8a>

080100ec <_svfiprintf_r>:
 80100ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100f0:	4698      	mov	r8, r3
 80100f2:	898b      	ldrh	r3, [r1, #12]
 80100f4:	061b      	lsls	r3, r3, #24
 80100f6:	b09d      	sub	sp, #116	@ 0x74
 80100f8:	4607      	mov	r7, r0
 80100fa:	460d      	mov	r5, r1
 80100fc:	4614      	mov	r4, r2
 80100fe:	d510      	bpl.n	8010122 <_svfiprintf_r+0x36>
 8010100:	690b      	ldr	r3, [r1, #16]
 8010102:	b973      	cbnz	r3, 8010122 <_svfiprintf_r+0x36>
 8010104:	2140      	movs	r1, #64	@ 0x40
 8010106:	f7fd f809 	bl	800d11c <_malloc_r>
 801010a:	6028      	str	r0, [r5, #0]
 801010c:	6128      	str	r0, [r5, #16]
 801010e:	b930      	cbnz	r0, 801011e <_svfiprintf_r+0x32>
 8010110:	230c      	movs	r3, #12
 8010112:	603b      	str	r3, [r7, #0]
 8010114:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010118:	b01d      	add	sp, #116	@ 0x74
 801011a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801011e:	2340      	movs	r3, #64	@ 0x40
 8010120:	616b      	str	r3, [r5, #20]
 8010122:	2300      	movs	r3, #0
 8010124:	9309      	str	r3, [sp, #36]	@ 0x24
 8010126:	2320      	movs	r3, #32
 8010128:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801012c:	f8cd 800c 	str.w	r8, [sp, #12]
 8010130:	2330      	movs	r3, #48	@ 0x30
 8010132:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80102d0 <_svfiprintf_r+0x1e4>
 8010136:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801013a:	f04f 0901 	mov.w	r9, #1
 801013e:	4623      	mov	r3, r4
 8010140:	469a      	mov	sl, r3
 8010142:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010146:	b10a      	cbz	r2, 801014c <_svfiprintf_r+0x60>
 8010148:	2a25      	cmp	r2, #37	@ 0x25
 801014a:	d1f9      	bne.n	8010140 <_svfiprintf_r+0x54>
 801014c:	ebba 0b04 	subs.w	fp, sl, r4
 8010150:	d00b      	beq.n	801016a <_svfiprintf_r+0x7e>
 8010152:	465b      	mov	r3, fp
 8010154:	4622      	mov	r2, r4
 8010156:	4629      	mov	r1, r5
 8010158:	4638      	mov	r0, r7
 801015a:	f7ff ff6c 	bl	8010036 <__ssputs_r>
 801015e:	3001      	adds	r0, #1
 8010160:	f000 80a7 	beq.w	80102b2 <_svfiprintf_r+0x1c6>
 8010164:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010166:	445a      	add	r2, fp
 8010168:	9209      	str	r2, [sp, #36]	@ 0x24
 801016a:	f89a 3000 	ldrb.w	r3, [sl]
 801016e:	2b00      	cmp	r3, #0
 8010170:	f000 809f 	beq.w	80102b2 <_svfiprintf_r+0x1c6>
 8010174:	2300      	movs	r3, #0
 8010176:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 801017a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801017e:	f10a 0a01 	add.w	sl, sl, #1
 8010182:	9304      	str	r3, [sp, #16]
 8010184:	9307      	str	r3, [sp, #28]
 8010186:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801018a:	931a      	str	r3, [sp, #104]	@ 0x68
 801018c:	4654      	mov	r4, sl
 801018e:	2205      	movs	r2, #5
 8010190:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010194:	484e      	ldr	r0, [pc, #312]	@ (80102d0 <_svfiprintf_r+0x1e4>)
 8010196:	f7f0 f823 	bl	80001e0 <memchr>
 801019a:	9a04      	ldr	r2, [sp, #16]
 801019c:	b9d8      	cbnz	r0, 80101d6 <_svfiprintf_r+0xea>
 801019e:	06d0      	lsls	r0, r2, #27
 80101a0:	bf44      	itt	mi
 80101a2:	2320      	movmi	r3, #32
 80101a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80101a8:	0711      	lsls	r1, r2, #28
 80101aa:	bf44      	itt	mi
 80101ac:	232b      	movmi	r3, #43	@ 0x2b
 80101ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80101b2:	f89a 3000 	ldrb.w	r3, [sl]
 80101b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80101b8:	d015      	beq.n	80101e6 <_svfiprintf_r+0xfa>
 80101ba:	9a07      	ldr	r2, [sp, #28]
 80101bc:	4654      	mov	r4, sl
 80101be:	2000      	movs	r0, #0
 80101c0:	f04f 0c0a 	mov.w	ip, #10
 80101c4:	4621      	mov	r1, r4
 80101c6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80101ca:	3b30      	subs	r3, #48	@ 0x30
 80101cc:	2b09      	cmp	r3, #9
 80101ce:	d94b      	bls.n	8010268 <_svfiprintf_r+0x17c>
 80101d0:	b1b0      	cbz	r0, 8010200 <_svfiprintf_r+0x114>
 80101d2:	9207      	str	r2, [sp, #28]
 80101d4:	e014      	b.n	8010200 <_svfiprintf_r+0x114>
 80101d6:	eba0 0308 	sub.w	r3, r0, r8
 80101da:	fa09 f303 	lsl.w	r3, r9, r3
 80101de:	4313      	orrs	r3, r2
 80101e0:	9304      	str	r3, [sp, #16]
 80101e2:	46a2      	mov	sl, r4
 80101e4:	e7d2      	b.n	801018c <_svfiprintf_r+0xa0>
 80101e6:	9b03      	ldr	r3, [sp, #12]
 80101e8:	1d19      	adds	r1, r3, #4
 80101ea:	681b      	ldr	r3, [r3, #0]
 80101ec:	9103      	str	r1, [sp, #12]
 80101ee:	2b00      	cmp	r3, #0
 80101f0:	bfbb      	ittet	lt
 80101f2:	425b      	neglt	r3, r3
 80101f4:	f042 0202 	orrlt.w	r2, r2, #2
 80101f8:	9307      	strge	r3, [sp, #28]
 80101fa:	9307      	strlt	r3, [sp, #28]
 80101fc:	bfb8      	it	lt
 80101fe:	9204      	strlt	r2, [sp, #16]
 8010200:	7823      	ldrb	r3, [r4, #0]
 8010202:	2b2e      	cmp	r3, #46	@ 0x2e
 8010204:	d10a      	bne.n	801021c <_svfiprintf_r+0x130>
 8010206:	7863      	ldrb	r3, [r4, #1]
 8010208:	2b2a      	cmp	r3, #42	@ 0x2a
 801020a:	d132      	bne.n	8010272 <_svfiprintf_r+0x186>
 801020c:	9b03      	ldr	r3, [sp, #12]
 801020e:	1d1a      	adds	r2, r3, #4
 8010210:	681b      	ldr	r3, [r3, #0]
 8010212:	9203      	str	r2, [sp, #12]
 8010214:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8010218:	3402      	adds	r4, #2
 801021a:	9305      	str	r3, [sp, #20]
 801021c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80102e0 <_svfiprintf_r+0x1f4>
 8010220:	7821      	ldrb	r1, [r4, #0]
 8010222:	2203      	movs	r2, #3
 8010224:	4650      	mov	r0, sl
 8010226:	f7ef ffdb 	bl	80001e0 <memchr>
 801022a:	b138      	cbz	r0, 801023c <_svfiprintf_r+0x150>
 801022c:	9b04      	ldr	r3, [sp, #16]
 801022e:	eba0 000a 	sub.w	r0, r0, sl
 8010232:	2240      	movs	r2, #64	@ 0x40
 8010234:	4082      	lsls	r2, r0
 8010236:	4313      	orrs	r3, r2
 8010238:	3401      	adds	r4, #1
 801023a:	9304      	str	r3, [sp, #16]
 801023c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010240:	4824      	ldr	r0, [pc, #144]	@ (80102d4 <_svfiprintf_r+0x1e8>)
 8010242:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8010246:	2206      	movs	r2, #6
 8010248:	f7ef ffca 	bl	80001e0 <memchr>
 801024c:	2800      	cmp	r0, #0
 801024e:	d036      	beq.n	80102be <_svfiprintf_r+0x1d2>
 8010250:	4b21      	ldr	r3, [pc, #132]	@ (80102d8 <_svfiprintf_r+0x1ec>)
 8010252:	bb1b      	cbnz	r3, 801029c <_svfiprintf_r+0x1b0>
 8010254:	9b03      	ldr	r3, [sp, #12]
 8010256:	3307      	adds	r3, #7
 8010258:	f023 0307 	bic.w	r3, r3, #7
 801025c:	3308      	adds	r3, #8
 801025e:	9303      	str	r3, [sp, #12]
 8010260:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010262:	4433      	add	r3, r6
 8010264:	9309      	str	r3, [sp, #36]	@ 0x24
 8010266:	e76a      	b.n	801013e <_svfiprintf_r+0x52>
 8010268:	fb0c 3202 	mla	r2, ip, r2, r3
 801026c:	460c      	mov	r4, r1
 801026e:	2001      	movs	r0, #1
 8010270:	e7a8      	b.n	80101c4 <_svfiprintf_r+0xd8>
 8010272:	2300      	movs	r3, #0
 8010274:	3401      	adds	r4, #1
 8010276:	9305      	str	r3, [sp, #20]
 8010278:	4619      	mov	r1, r3
 801027a:	f04f 0c0a 	mov.w	ip, #10
 801027e:	4620      	mov	r0, r4
 8010280:	f810 2b01 	ldrb.w	r2, [r0], #1
 8010284:	3a30      	subs	r2, #48	@ 0x30
 8010286:	2a09      	cmp	r2, #9
 8010288:	d903      	bls.n	8010292 <_svfiprintf_r+0x1a6>
 801028a:	2b00      	cmp	r3, #0
 801028c:	d0c6      	beq.n	801021c <_svfiprintf_r+0x130>
 801028e:	9105      	str	r1, [sp, #20]
 8010290:	e7c4      	b.n	801021c <_svfiprintf_r+0x130>
 8010292:	fb0c 2101 	mla	r1, ip, r1, r2
 8010296:	4604      	mov	r4, r0
 8010298:	2301      	movs	r3, #1
 801029a:	e7f0      	b.n	801027e <_svfiprintf_r+0x192>
 801029c:	ab03      	add	r3, sp, #12
 801029e:	9300      	str	r3, [sp, #0]
 80102a0:	462a      	mov	r2, r5
 80102a2:	4b0e      	ldr	r3, [pc, #56]	@ (80102dc <_svfiprintf_r+0x1f0>)
 80102a4:	a904      	add	r1, sp, #16
 80102a6:	4638      	mov	r0, r7
 80102a8:	f7fc fcdc 	bl	800cc64 <_printf_float>
 80102ac:	1c42      	adds	r2, r0, #1
 80102ae:	4606      	mov	r6, r0
 80102b0:	d1d6      	bne.n	8010260 <_svfiprintf_r+0x174>
 80102b2:	89ab      	ldrh	r3, [r5, #12]
 80102b4:	065b      	lsls	r3, r3, #25
 80102b6:	f53f af2d 	bmi.w	8010114 <_svfiprintf_r+0x28>
 80102ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80102bc:	e72c      	b.n	8010118 <_svfiprintf_r+0x2c>
 80102be:	ab03      	add	r3, sp, #12
 80102c0:	9300      	str	r3, [sp, #0]
 80102c2:	462a      	mov	r2, r5
 80102c4:	4b05      	ldr	r3, [pc, #20]	@ (80102dc <_svfiprintf_r+0x1f0>)
 80102c6:	a904      	add	r1, sp, #16
 80102c8:	4638      	mov	r0, r7
 80102ca:	f7fd f815 	bl	800d2f8 <_printf_i>
 80102ce:	e7ed      	b.n	80102ac <_svfiprintf_r+0x1c0>
 80102d0:	08012770 	.word	0x08012770
 80102d4:	0801277a 	.word	0x0801277a
 80102d8:	0800cc65 	.word	0x0800cc65
 80102dc:	08010037 	.word	0x08010037
 80102e0:	08012776 	.word	0x08012776

080102e4 <__sfputc_r>:
 80102e4:	6893      	ldr	r3, [r2, #8]
 80102e6:	3b01      	subs	r3, #1
 80102e8:	2b00      	cmp	r3, #0
 80102ea:	b410      	push	{r4}
 80102ec:	6093      	str	r3, [r2, #8]
 80102ee:	da08      	bge.n	8010302 <__sfputc_r+0x1e>
 80102f0:	6994      	ldr	r4, [r2, #24]
 80102f2:	42a3      	cmp	r3, r4
 80102f4:	db01      	blt.n	80102fa <__sfputc_r+0x16>
 80102f6:	290a      	cmp	r1, #10
 80102f8:	d103      	bne.n	8010302 <__sfputc_r+0x1e>
 80102fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 80102fe:	f000 bf0c 	b.w	801111a <__swbuf_r>
 8010302:	6813      	ldr	r3, [r2, #0]
 8010304:	1c58      	adds	r0, r3, #1
 8010306:	6010      	str	r0, [r2, #0]
 8010308:	7019      	strb	r1, [r3, #0]
 801030a:	4608      	mov	r0, r1
 801030c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8010310:	4770      	bx	lr

08010312 <__sfputs_r>:
 8010312:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010314:	4606      	mov	r6, r0
 8010316:	460f      	mov	r7, r1
 8010318:	4614      	mov	r4, r2
 801031a:	18d5      	adds	r5, r2, r3
 801031c:	42ac      	cmp	r4, r5
 801031e:	d101      	bne.n	8010324 <__sfputs_r+0x12>
 8010320:	2000      	movs	r0, #0
 8010322:	e007      	b.n	8010334 <__sfputs_r+0x22>
 8010324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010328:	463a      	mov	r2, r7
 801032a:	4630      	mov	r0, r6
 801032c:	f7ff ffda 	bl	80102e4 <__sfputc_r>
 8010330:	1c43      	adds	r3, r0, #1
 8010332:	d1f3      	bne.n	801031c <__sfputs_r+0xa>
 8010334:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08010338 <_vfiprintf_r>:
 8010338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801033c:	460d      	mov	r5, r1
 801033e:	b09d      	sub	sp, #116	@ 0x74
 8010340:	4614      	mov	r4, r2
 8010342:	4698      	mov	r8, r3
 8010344:	4606      	mov	r6, r0
 8010346:	b118      	cbz	r0, 8010350 <_vfiprintf_r+0x18>
 8010348:	6a03      	ldr	r3, [r0, #32]
 801034a:	b90b      	cbnz	r3, 8010350 <_vfiprintf_r+0x18>
 801034c:	f7fd fc6e 	bl	800dc2c <__sinit>
 8010350:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010352:	07d9      	lsls	r1, r3, #31
 8010354:	d405      	bmi.n	8010362 <_vfiprintf_r+0x2a>
 8010356:	89ab      	ldrh	r3, [r5, #12]
 8010358:	059a      	lsls	r2, r3, #22
 801035a:	d402      	bmi.n	8010362 <_vfiprintf_r+0x2a>
 801035c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801035e:	f7fe fc56 	bl	800ec0e <__retarget_lock_acquire_recursive>
 8010362:	89ab      	ldrh	r3, [r5, #12]
 8010364:	071b      	lsls	r3, r3, #28
 8010366:	d501      	bpl.n	801036c <_vfiprintf_r+0x34>
 8010368:	692b      	ldr	r3, [r5, #16]
 801036a:	b99b      	cbnz	r3, 8010394 <_vfiprintf_r+0x5c>
 801036c:	4629      	mov	r1, r5
 801036e:	4630      	mov	r0, r6
 8010370:	f000 ff12 	bl	8011198 <__swsetup_r>
 8010374:	b170      	cbz	r0, 8010394 <_vfiprintf_r+0x5c>
 8010376:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010378:	07dc      	lsls	r4, r3, #31
 801037a:	d504      	bpl.n	8010386 <_vfiprintf_r+0x4e>
 801037c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010380:	b01d      	add	sp, #116	@ 0x74
 8010382:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010386:	89ab      	ldrh	r3, [r5, #12]
 8010388:	0598      	lsls	r0, r3, #22
 801038a:	d4f7      	bmi.n	801037c <_vfiprintf_r+0x44>
 801038c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801038e:	f7fe fc3f 	bl	800ec10 <__retarget_lock_release_recursive>
 8010392:	e7f3      	b.n	801037c <_vfiprintf_r+0x44>
 8010394:	2300      	movs	r3, #0
 8010396:	9309      	str	r3, [sp, #36]	@ 0x24
 8010398:	2320      	movs	r3, #32
 801039a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801039e:	f8cd 800c 	str.w	r8, [sp, #12]
 80103a2:	2330      	movs	r3, #48	@ 0x30
 80103a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8010554 <_vfiprintf_r+0x21c>
 80103a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80103ac:	f04f 0901 	mov.w	r9, #1
 80103b0:	4623      	mov	r3, r4
 80103b2:	469a      	mov	sl, r3
 80103b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80103b8:	b10a      	cbz	r2, 80103be <_vfiprintf_r+0x86>
 80103ba:	2a25      	cmp	r2, #37	@ 0x25
 80103bc:	d1f9      	bne.n	80103b2 <_vfiprintf_r+0x7a>
 80103be:	ebba 0b04 	subs.w	fp, sl, r4
 80103c2:	d00b      	beq.n	80103dc <_vfiprintf_r+0xa4>
 80103c4:	465b      	mov	r3, fp
 80103c6:	4622      	mov	r2, r4
 80103c8:	4629      	mov	r1, r5
 80103ca:	4630      	mov	r0, r6
 80103cc:	f7ff ffa1 	bl	8010312 <__sfputs_r>
 80103d0:	3001      	adds	r0, #1
 80103d2:	f000 80a7 	beq.w	8010524 <_vfiprintf_r+0x1ec>
 80103d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80103d8:	445a      	add	r2, fp
 80103da:	9209      	str	r2, [sp, #36]	@ 0x24
 80103dc:	f89a 3000 	ldrb.w	r3, [sl]
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	f000 809f 	beq.w	8010524 <_vfiprintf_r+0x1ec>
 80103e6:	2300      	movs	r3, #0
 80103e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80103ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80103f0:	f10a 0a01 	add.w	sl, sl, #1
 80103f4:	9304      	str	r3, [sp, #16]
 80103f6:	9307      	str	r3, [sp, #28]
 80103f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80103fc:	931a      	str	r3, [sp, #104]	@ 0x68
 80103fe:	4654      	mov	r4, sl
 8010400:	2205      	movs	r2, #5
 8010402:	f814 1b01 	ldrb.w	r1, [r4], #1
 8010406:	4853      	ldr	r0, [pc, #332]	@ (8010554 <_vfiprintf_r+0x21c>)
 8010408:	f7ef feea 	bl	80001e0 <memchr>
 801040c:	9a04      	ldr	r2, [sp, #16]
 801040e:	b9d8      	cbnz	r0, 8010448 <_vfiprintf_r+0x110>
 8010410:	06d1      	lsls	r1, r2, #27
 8010412:	bf44      	itt	mi
 8010414:	2320      	movmi	r3, #32
 8010416:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801041a:	0713      	lsls	r3, r2, #28
 801041c:	bf44      	itt	mi
 801041e:	232b      	movmi	r3, #43	@ 0x2b
 8010420:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8010424:	f89a 3000 	ldrb.w	r3, [sl]
 8010428:	2b2a      	cmp	r3, #42	@ 0x2a
 801042a:	d015      	beq.n	8010458 <_vfiprintf_r+0x120>
 801042c:	9a07      	ldr	r2, [sp, #28]
 801042e:	4654      	mov	r4, sl
 8010430:	2000      	movs	r0, #0
 8010432:	f04f 0c0a 	mov.w	ip, #10
 8010436:	4621      	mov	r1, r4
 8010438:	f811 3b01 	ldrb.w	r3, [r1], #1
 801043c:	3b30      	subs	r3, #48	@ 0x30
 801043e:	2b09      	cmp	r3, #9
 8010440:	d94b      	bls.n	80104da <_vfiprintf_r+0x1a2>
 8010442:	b1b0      	cbz	r0, 8010472 <_vfiprintf_r+0x13a>
 8010444:	9207      	str	r2, [sp, #28]
 8010446:	e014      	b.n	8010472 <_vfiprintf_r+0x13a>
 8010448:	eba0 0308 	sub.w	r3, r0, r8
 801044c:	fa09 f303 	lsl.w	r3, r9, r3
 8010450:	4313      	orrs	r3, r2
 8010452:	9304      	str	r3, [sp, #16]
 8010454:	46a2      	mov	sl, r4
 8010456:	e7d2      	b.n	80103fe <_vfiprintf_r+0xc6>
 8010458:	9b03      	ldr	r3, [sp, #12]
 801045a:	1d19      	adds	r1, r3, #4
 801045c:	681b      	ldr	r3, [r3, #0]
 801045e:	9103      	str	r1, [sp, #12]
 8010460:	2b00      	cmp	r3, #0
 8010462:	bfbb      	ittet	lt
 8010464:	425b      	neglt	r3, r3
 8010466:	f042 0202 	orrlt.w	r2, r2, #2
 801046a:	9307      	strge	r3, [sp, #28]
 801046c:	9307      	strlt	r3, [sp, #28]
 801046e:	bfb8      	it	lt
 8010470:	9204      	strlt	r2, [sp, #16]
 8010472:	7823      	ldrb	r3, [r4, #0]
 8010474:	2b2e      	cmp	r3, #46	@ 0x2e
 8010476:	d10a      	bne.n	801048e <_vfiprintf_r+0x156>
 8010478:	7863      	ldrb	r3, [r4, #1]
 801047a:	2b2a      	cmp	r3, #42	@ 0x2a
 801047c:	d132      	bne.n	80104e4 <_vfiprintf_r+0x1ac>
 801047e:	9b03      	ldr	r3, [sp, #12]
 8010480:	1d1a      	adds	r2, r3, #4
 8010482:	681b      	ldr	r3, [r3, #0]
 8010484:	9203      	str	r2, [sp, #12]
 8010486:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801048a:	3402      	adds	r4, #2
 801048c:	9305      	str	r3, [sp, #20]
 801048e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8010564 <_vfiprintf_r+0x22c>
 8010492:	7821      	ldrb	r1, [r4, #0]
 8010494:	2203      	movs	r2, #3
 8010496:	4650      	mov	r0, sl
 8010498:	f7ef fea2 	bl	80001e0 <memchr>
 801049c:	b138      	cbz	r0, 80104ae <_vfiprintf_r+0x176>
 801049e:	9b04      	ldr	r3, [sp, #16]
 80104a0:	eba0 000a 	sub.w	r0, r0, sl
 80104a4:	2240      	movs	r2, #64	@ 0x40
 80104a6:	4082      	lsls	r2, r0
 80104a8:	4313      	orrs	r3, r2
 80104aa:	3401      	adds	r4, #1
 80104ac:	9304      	str	r3, [sp, #16]
 80104ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 80104b2:	4829      	ldr	r0, [pc, #164]	@ (8010558 <_vfiprintf_r+0x220>)
 80104b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80104b8:	2206      	movs	r2, #6
 80104ba:	f7ef fe91 	bl	80001e0 <memchr>
 80104be:	2800      	cmp	r0, #0
 80104c0:	d03f      	beq.n	8010542 <_vfiprintf_r+0x20a>
 80104c2:	4b26      	ldr	r3, [pc, #152]	@ (801055c <_vfiprintf_r+0x224>)
 80104c4:	bb1b      	cbnz	r3, 801050e <_vfiprintf_r+0x1d6>
 80104c6:	9b03      	ldr	r3, [sp, #12]
 80104c8:	3307      	adds	r3, #7
 80104ca:	f023 0307 	bic.w	r3, r3, #7
 80104ce:	3308      	adds	r3, #8
 80104d0:	9303      	str	r3, [sp, #12]
 80104d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80104d4:	443b      	add	r3, r7
 80104d6:	9309      	str	r3, [sp, #36]	@ 0x24
 80104d8:	e76a      	b.n	80103b0 <_vfiprintf_r+0x78>
 80104da:	fb0c 3202 	mla	r2, ip, r2, r3
 80104de:	460c      	mov	r4, r1
 80104e0:	2001      	movs	r0, #1
 80104e2:	e7a8      	b.n	8010436 <_vfiprintf_r+0xfe>
 80104e4:	2300      	movs	r3, #0
 80104e6:	3401      	adds	r4, #1
 80104e8:	9305      	str	r3, [sp, #20]
 80104ea:	4619      	mov	r1, r3
 80104ec:	f04f 0c0a 	mov.w	ip, #10
 80104f0:	4620      	mov	r0, r4
 80104f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 80104f6:	3a30      	subs	r2, #48	@ 0x30
 80104f8:	2a09      	cmp	r2, #9
 80104fa:	d903      	bls.n	8010504 <_vfiprintf_r+0x1cc>
 80104fc:	2b00      	cmp	r3, #0
 80104fe:	d0c6      	beq.n	801048e <_vfiprintf_r+0x156>
 8010500:	9105      	str	r1, [sp, #20]
 8010502:	e7c4      	b.n	801048e <_vfiprintf_r+0x156>
 8010504:	fb0c 2101 	mla	r1, ip, r1, r2
 8010508:	4604      	mov	r4, r0
 801050a:	2301      	movs	r3, #1
 801050c:	e7f0      	b.n	80104f0 <_vfiprintf_r+0x1b8>
 801050e:	ab03      	add	r3, sp, #12
 8010510:	9300      	str	r3, [sp, #0]
 8010512:	462a      	mov	r2, r5
 8010514:	4b12      	ldr	r3, [pc, #72]	@ (8010560 <_vfiprintf_r+0x228>)
 8010516:	a904      	add	r1, sp, #16
 8010518:	4630      	mov	r0, r6
 801051a:	f7fc fba3 	bl	800cc64 <_printf_float>
 801051e:	4607      	mov	r7, r0
 8010520:	1c78      	adds	r0, r7, #1
 8010522:	d1d6      	bne.n	80104d2 <_vfiprintf_r+0x19a>
 8010524:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8010526:	07d9      	lsls	r1, r3, #31
 8010528:	d405      	bmi.n	8010536 <_vfiprintf_r+0x1fe>
 801052a:	89ab      	ldrh	r3, [r5, #12]
 801052c:	059a      	lsls	r2, r3, #22
 801052e:	d402      	bmi.n	8010536 <_vfiprintf_r+0x1fe>
 8010530:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8010532:	f7fe fb6d 	bl	800ec10 <__retarget_lock_release_recursive>
 8010536:	89ab      	ldrh	r3, [r5, #12]
 8010538:	065b      	lsls	r3, r3, #25
 801053a:	f53f af1f 	bmi.w	801037c <_vfiprintf_r+0x44>
 801053e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8010540:	e71e      	b.n	8010380 <_vfiprintf_r+0x48>
 8010542:	ab03      	add	r3, sp, #12
 8010544:	9300      	str	r3, [sp, #0]
 8010546:	462a      	mov	r2, r5
 8010548:	4b05      	ldr	r3, [pc, #20]	@ (8010560 <_vfiprintf_r+0x228>)
 801054a:	a904      	add	r1, sp, #16
 801054c:	4630      	mov	r0, r6
 801054e:	f7fc fed3 	bl	800d2f8 <_printf_i>
 8010552:	e7e4      	b.n	801051e <_vfiprintf_r+0x1e6>
 8010554:	08012770 	.word	0x08012770
 8010558:	0801277a 	.word	0x0801277a
 801055c:	0800cc65 	.word	0x0800cc65
 8010560:	08010313 	.word	0x08010313
 8010564:	08012776 	.word	0x08012776

08010568 <__ascii_mbtowc>:
 8010568:	b082      	sub	sp, #8
 801056a:	b901      	cbnz	r1, 801056e <__ascii_mbtowc+0x6>
 801056c:	a901      	add	r1, sp, #4
 801056e:	b142      	cbz	r2, 8010582 <__ascii_mbtowc+0x1a>
 8010570:	b14b      	cbz	r3, 8010586 <__ascii_mbtowc+0x1e>
 8010572:	7813      	ldrb	r3, [r2, #0]
 8010574:	600b      	str	r3, [r1, #0]
 8010576:	7812      	ldrb	r2, [r2, #0]
 8010578:	1e10      	subs	r0, r2, #0
 801057a:	bf18      	it	ne
 801057c:	2001      	movne	r0, #1
 801057e:	b002      	add	sp, #8
 8010580:	4770      	bx	lr
 8010582:	4610      	mov	r0, r2
 8010584:	e7fb      	b.n	801057e <__ascii_mbtowc+0x16>
 8010586:	f06f 0001 	mvn.w	r0, #1
 801058a:	e7f8      	b.n	801057e <__ascii_mbtowc+0x16>

0801058c <__sflush_r>:
 801058c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8010590:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010594:	0716      	lsls	r6, r2, #28
 8010596:	4605      	mov	r5, r0
 8010598:	460c      	mov	r4, r1
 801059a:	d454      	bmi.n	8010646 <__sflush_r+0xba>
 801059c:	684b      	ldr	r3, [r1, #4]
 801059e:	2b00      	cmp	r3, #0
 80105a0:	dc02      	bgt.n	80105a8 <__sflush_r+0x1c>
 80105a2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	dd48      	ble.n	801063a <__sflush_r+0xae>
 80105a8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80105aa:	2e00      	cmp	r6, #0
 80105ac:	d045      	beq.n	801063a <__sflush_r+0xae>
 80105ae:	2300      	movs	r3, #0
 80105b0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80105b4:	682f      	ldr	r7, [r5, #0]
 80105b6:	6a21      	ldr	r1, [r4, #32]
 80105b8:	602b      	str	r3, [r5, #0]
 80105ba:	d030      	beq.n	801061e <__sflush_r+0x92>
 80105bc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80105be:	89a3      	ldrh	r3, [r4, #12]
 80105c0:	0759      	lsls	r1, r3, #29
 80105c2:	d505      	bpl.n	80105d0 <__sflush_r+0x44>
 80105c4:	6863      	ldr	r3, [r4, #4]
 80105c6:	1ad2      	subs	r2, r2, r3
 80105c8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80105ca:	b10b      	cbz	r3, 80105d0 <__sflush_r+0x44>
 80105cc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80105ce:	1ad2      	subs	r2, r2, r3
 80105d0:	2300      	movs	r3, #0
 80105d2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80105d4:	6a21      	ldr	r1, [r4, #32]
 80105d6:	4628      	mov	r0, r5
 80105d8:	47b0      	blx	r6
 80105da:	1c43      	adds	r3, r0, #1
 80105dc:	89a3      	ldrh	r3, [r4, #12]
 80105de:	d106      	bne.n	80105ee <__sflush_r+0x62>
 80105e0:	6829      	ldr	r1, [r5, #0]
 80105e2:	291d      	cmp	r1, #29
 80105e4:	d82b      	bhi.n	801063e <__sflush_r+0xb2>
 80105e6:	4a2a      	ldr	r2, [pc, #168]	@ (8010690 <__sflush_r+0x104>)
 80105e8:	40ca      	lsrs	r2, r1
 80105ea:	07d6      	lsls	r6, r2, #31
 80105ec:	d527      	bpl.n	801063e <__sflush_r+0xb2>
 80105ee:	2200      	movs	r2, #0
 80105f0:	6062      	str	r2, [r4, #4]
 80105f2:	04d9      	lsls	r1, r3, #19
 80105f4:	6922      	ldr	r2, [r4, #16]
 80105f6:	6022      	str	r2, [r4, #0]
 80105f8:	d504      	bpl.n	8010604 <__sflush_r+0x78>
 80105fa:	1c42      	adds	r2, r0, #1
 80105fc:	d101      	bne.n	8010602 <__sflush_r+0x76>
 80105fe:	682b      	ldr	r3, [r5, #0]
 8010600:	b903      	cbnz	r3, 8010604 <__sflush_r+0x78>
 8010602:	6560      	str	r0, [r4, #84]	@ 0x54
 8010604:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8010606:	602f      	str	r7, [r5, #0]
 8010608:	b1b9      	cbz	r1, 801063a <__sflush_r+0xae>
 801060a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801060e:	4299      	cmp	r1, r3
 8010610:	d002      	beq.n	8010618 <__sflush_r+0x8c>
 8010612:	4628      	mov	r0, r5
 8010614:	f7ff f98c 	bl	800f930 <_free_r>
 8010618:	2300      	movs	r3, #0
 801061a:	6363      	str	r3, [r4, #52]	@ 0x34
 801061c:	e00d      	b.n	801063a <__sflush_r+0xae>
 801061e:	2301      	movs	r3, #1
 8010620:	4628      	mov	r0, r5
 8010622:	47b0      	blx	r6
 8010624:	4602      	mov	r2, r0
 8010626:	1c50      	adds	r0, r2, #1
 8010628:	d1c9      	bne.n	80105be <__sflush_r+0x32>
 801062a:	682b      	ldr	r3, [r5, #0]
 801062c:	2b00      	cmp	r3, #0
 801062e:	d0c6      	beq.n	80105be <__sflush_r+0x32>
 8010630:	2b1d      	cmp	r3, #29
 8010632:	d001      	beq.n	8010638 <__sflush_r+0xac>
 8010634:	2b16      	cmp	r3, #22
 8010636:	d11e      	bne.n	8010676 <__sflush_r+0xea>
 8010638:	602f      	str	r7, [r5, #0]
 801063a:	2000      	movs	r0, #0
 801063c:	e022      	b.n	8010684 <__sflush_r+0xf8>
 801063e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010642:	b21b      	sxth	r3, r3
 8010644:	e01b      	b.n	801067e <__sflush_r+0xf2>
 8010646:	690f      	ldr	r7, [r1, #16]
 8010648:	2f00      	cmp	r7, #0
 801064a:	d0f6      	beq.n	801063a <__sflush_r+0xae>
 801064c:	0793      	lsls	r3, r2, #30
 801064e:	680e      	ldr	r6, [r1, #0]
 8010650:	bf08      	it	eq
 8010652:	694b      	ldreq	r3, [r1, #20]
 8010654:	600f      	str	r7, [r1, #0]
 8010656:	bf18      	it	ne
 8010658:	2300      	movne	r3, #0
 801065a:	eba6 0807 	sub.w	r8, r6, r7
 801065e:	608b      	str	r3, [r1, #8]
 8010660:	f1b8 0f00 	cmp.w	r8, #0
 8010664:	dde9      	ble.n	801063a <__sflush_r+0xae>
 8010666:	6a21      	ldr	r1, [r4, #32]
 8010668:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801066a:	4643      	mov	r3, r8
 801066c:	463a      	mov	r2, r7
 801066e:	4628      	mov	r0, r5
 8010670:	47b0      	blx	r6
 8010672:	2800      	cmp	r0, #0
 8010674:	dc08      	bgt.n	8010688 <__sflush_r+0xfc>
 8010676:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801067a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801067e:	81a3      	strh	r3, [r4, #12]
 8010680:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010688:	4407      	add	r7, r0
 801068a:	eba8 0800 	sub.w	r8, r8, r0
 801068e:	e7e7      	b.n	8010660 <__sflush_r+0xd4>
 8010690:	20400001 	.word	0x20400001

08010694 <_fflush_r>:
 8010694:	b538      	push	{r3, r4, r5, lr}
 8010696:	690b      	ldr	r3, [r1, #16]
 8010698:	4605      	mov	r5, r0
 801069a:	460c      	mov	r4, r1
 801069c:	b913      	cbnz	r3, 80106a4 <_fflush_r+0x10>
 801069e:	2500      	movs	r5, #0
 80106a0:	4628      	mov	r0, r5
 80106a2:	bd38      	pop	{r3, r4, r5, pc}
 80106a4:	b118      	cbz	r0, 80106ae <_fflush_r+0x1a>
 80106a6:	6a03      	ldr	r3, [r0, #32]
 80106a8:	b90b      	cbnz	r3, 80106ae <_fflush_r+0x1a>
 80106aa:	f7fd fabf 	bl	800dc2c <__sinit>
 80106ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80106b2:	2b00      	cmp	r3, #0
 80106b4:	d0f3      	beq.n	801069e <_fflush_r+0xa>
 80106b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80106b8:	07d0      	lsls	r0, r2, #31
 80106ba:	d404      	bmi.n	80106c6 <_fflush_r+0x32>
 80106bc:	0599      	lsls	r1, r3, #22
 80106be:	d402      	bmi.n	80106c6 <_fflush_r+0x32>
 80106c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80106c2:	f7fe faa4 	bl	800ec0e <__retarget_lock_acquire_recursive>
 80106c6:	4628      	mov	r0, r5
 80106c8:	4621      	mov	r1, r4
 80106ca:	f7ff ff5f 	bl	801058c <__sflush_r>
 80106ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80106d0:	07da      	lsls	r2, r3, #31
 80106d2:	4605      	mov	r5, r0
 80106d4:	d4e4      	bmi.n	80106a0 <_fflush_r+0xc>
 80106d6:	89a3      	ldrh	r3, [r4, #12]
 80106d8:	059b      	lsls	r3, r3, #22
 80106da:	d4e1      	bmi.n	80106a0 <_fflush_r+0xc>
 80106dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80106de:	f7fe fa97 	bl	800ec10 <__retarget_lock_release_recursive>
 80106e2:	e7dd      	b.n	80106a0 <_fflush_r+0xc>

080106e4 <_Balloc>:
 80106e4:	b570      	push	{r4, r5, r6, lr}
 80106e6:	69c6      	ldr	r6, [r0, #28]
 80106e8:	4604      	mov	r4, r0
 80106ea:	460d      	mov	r5, r1
 80106ec:	b976      	cbnz	r6, 801070c <_Balloc+0x28>
 80106ee:	2010      	movs	r0, #16
 80106f0:	f7fc fce2 	bl	800d0b8 <malloc>
 80106f4:	4602      	mov	r2, r0
 80106f6:	61e0      	str	r0, [r4, #28]
 80106f8:	b920      	cbnz	r0, 8010704 <_Balloc+0x20>
 80106fa:	4b18      	ldr	r3, [pc, #96]	@ (801075c <_Balloc+0x78>)
 80106fc:	4818      	ldr	r0, [pc, #96]	@ (8010760 <_Balloc+0x7c>)
 80106fe:	216b      	movs	r1, #107	@ 0x6b
 8010700:	f000 fe0e 	bl	8011320 <__assert_func>
 8010704:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010708:	6006      	str	r6, [r0, #0]
 801070a:	60c6      	str	r6, [r0, #12]
 801070c:	69e6      	ldr	r6, [r4, #28]
 801070e:	68f3      	ldr	r3, [r6, #12]
 8010710:	b183      	cbz	r3, 8010734 <_Balloc+0x50>
 8010712:	69e3      	ldr	r3, [r4, #28]
 8010714:	68db      	ldr	r3, [r3, #12]
 8010716:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801071a:	b9b8      	cbnz	r0, 801074c <_Balloc+0x68>
 801071c:	2101      	movs	r1, #1
 801071e:	fa01 f605 	lsl.w	r6, r1, r5
 8010722:	1d72      	adds	r2, r6, #5
 8010724:	0092      	lsls	r2, r2, #2
 8010726:	4620      	mov	r0, r4
 8010728:	f7fc f9d6 	bl	800cad8 <_calloc_r>
 801072c:	b160      	cbz	r0, 8010748 <_Balloc+0x64>
 801072e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010732:	e00e      	b.n	8010752 <_Balloc+0x6e>
 8010734:	2221      	movs	r2, #33	@ 0x21
 8010736:	2104      	movs	r1, #4
 8010738:	4620      	mov	r0, r4
 801073a:	f7fc f9cd 	bl	800cad8 <_calloc_r>
 801073e:	69e3      	ldr	r3, [r4, #28]
 8010740:	60f0      	str	r0, [r6, #12]
 8010742:	68db      	ldr	r3, [r3, #12]
 8010744:	2b00      	cmp	r3, #0
 8010746:	d1e4      	bne.n	8010712 <_Balloc+0x2e>
 8010748:	2000      	movs	r0, #0
 801074a:	bd70      	pop	{r4, r5, r6, pc}
 801074c:	6802      	ldr	r2, [r0, #0]
 801074e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010752:	2300      	movs	r3, #0
 8010754:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8010758:	e7f7      	b.n	801074a <_Balloc+0x66>
 801075a:	bf00      	nop
 801075c:	08012690 	.word	0x08012690
 8010760:	08012781 	.word	0x08012781

08010764 <_Bfree>:
 8010764:	b570      	push	{r4, r5, r6, lr}
 8010766:	69c6      	ldr	r6, [r0, #28]
 8010768:	4605      	mov	r5, r0
 801076a:	460c      	mov	r4, r1
 801076c:	b976      	cbnz	r6, 801078c <_Bfree+0x28>
 801076e:	2010      	movs	r0, #16
 8010770:	f7fc fca2 	bl	800d0b8 <malloc>
 8010774:	4602      	mov	r2, r0
 8010776:	61e8      	str	r0, [r5, #28]
 8010778:	b920      	cbnz	r0, 8010784 <_Bfree+0x20>
 801077a:	4b09      	ldr	r3, [pc, #36]	@ (80107a0 <_Bfree+0x3c>)
 801077c:	4809      	ldr	r0, [pc, #36]	@ (80107a4 <_Bfree+0x40>)
 801077e:	218f      	movs	r1, #143	@ 0x8f
 8010780:	f000 fdce 	bl	8011320 <__assert_func>
 8010784:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8010788:	6006      	str	r6, [r0, #0]
 801078a:	60c6      	str	r6, [r0, #12]
 801078c:	b13c      	cbz	r4, 801079e <_Bfree+0x3a>
 801078e:	69eb      	ldr	r3, [r5, #28]
 8010790:	6862      	ldr	r2, [r4, #4]
 8010792:	68db      	ldr	r3, [r3, #12]
 8010794:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8010798:	6021      	str	r1, [r4, #0]
 801079a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801079e:	bd70      	pop	{r4, r5, r6, pc}
 80107a0:	08012690 	.word	0x08012690
 80107a4:	08012781 	.word	0x08012781

080107a8 <__multadd>:
 80107a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107ac:	690d      	ldr	r5, [r1, #16]
 80107ae:	4607      	mov	r7, r0
 80107b0:	460c      	mov	r4, r1
 80107b2:	461e      	mov	r6, r3
 80107b4:	f101 0c14 	add.w	ip, r1, #20
 80107b8:	2000      	movs	r0, #0
 80107ba:	f8dc 3000 	ldr.w	r3, [ip]
 80107be:	b299      	uxth	r1, r3
 80107c0:	fb02 6101 	mla	r1, r2, r1, r6
 80107c4:	0c1e      	lsrs	r6, r3, #16
 80107c6:	0c0b      	lsrs	r3, r1, #16
 80107c8:	fb02 3306 	mla	r3, r2, r6, r3
 80107cc:	b289      	uxth	r1, r1
 80107ce:	3001      	adds	r0, #1
 80107d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80107d4:	4285      	cmp	r5, r0
 80107d6:	f84c 1b04 	str.w	r1, [ip], #4
 80107da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80107de:	dcec      	bgt.n	80107ba <__multadd+0x12>
 80107e0:	b30e      	cbz	r6, 8010826 <__multadd+0x7e>
 80107e2:	68a3      	ldr	r3, [r4, #8]
 80107e4:	42ab      	cmp	r3, r5
 80107e6:	dc19      	bgt.n	801081c <__multadd+0x74>
 80107e8:	6861      	ldr	r1, [r4, #4]
 80107ea:	4638      	mov	r0, r7
 80107ec:	3101      	adds	r1, #1
 80107ee:	f7ff ff79 	bl	80106e4 <_Balloc>
 80107f2:	4680      	mov	r8, r0
 80107f4:	b928      	cbnz	r0, 8010802 <__multadd+0x5a>
 80107f6:	4602      	mov	r2, r0
 80107f8:	4b0c      	ldr	r3, [pc, #48]	@ (801082c <__multadd+0x84>)
 80107fa:	480d      	ldr	r0, [pc, #52]	@ (8010830 <__multadd+0x88>)
 80107fc:	21ba      	movs	r1, #186	@ 0xba
 80107fe:	f000 fd8f 	bl	8011320 <__assert_func>
 8010802:	6922      	ldr	r2, [r4, #16]
 8010804:	3202      	adds	r2, #2
 8010806:	f104 010c 	add.w	r1, r4, #12
 801080a:	0092      	lsls	r2, r2, #2
 801080c:	300c      	adds	r0, #12
 801080e:	f7fe fa17 	bl	800ec40 <memcpy>
 8010812:	4621      	mov	r1, r4
 8010814:	4638      	mov	r0, r7
 8010816:	f7ff ffa5 	bl	8010764 <_Bfree>
 801081a:	4644      	mov	r4, r8
 801081c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010820:	3501      	adds	r5, #1
 8010822:	615e      	str	r6, [r3, #20]
 8010824:	6125      	str	r5, [r4, #16]
 8010826:	4620      	mov	r0, r4
 8010828:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801082c:	080126ff 	.word	0x080126ff
 8010830:	08012781 	.word	0x08012781

08010834 <__s2b>:
 8010834:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010838:	460c      	mov	r4, r1
 801083a:	4615      	mov	r5, r2
 801083c:	461f      	mov	r7, r3
 801083e:	2209      	movs	r2, #9
 8010840:	3308      	adds	r3, #8
 8010842:	4606      	mov	r6, r0
 8010844:	fb93 f3f2 	sdiv	r3, r3, r2
 8010848:	2100      	movs	r1, #0
 801084a:	2201      	movs	r2, #1
 801084c:	429a      	cmp	r2, r3
 801084e:	db09      	blt.n	8010864 <__s2b+0x30>
 8010850:	4630      	mov	r0, r6
 8010852:	f7ff ff47 	bl	80106e4 <_Balloc>
 8010856:	b940      	cbnz	r0, 801086a <__s2b+0x36>
 8010858:	4602      	mov	r2, r0
 801085a:	4b19      	ldr	r3, [pc, #100]	@ (80108c0 <__s2b+0x8c>)
 801085c:	4819      	ldr	r0, [pc, #100]	@ (80108c4 <__s2b+0x90>)
 801085e:	21d3      	movs	r1, #211	@ 0xd3
 8010860:	f000 fd5e 	bl	8011320 <__assert_func>
 8010864:	0052      	lsls	r2, r2, #1
 8010866:	3101      	adds	r1, #1
 8010868:	e7f0      	b.n	801084c <__s2b+0x18>
 801086a:	9b08      	ldr	r3, [sp, #32]
 801086c:	6143      	str	r3, [r0, #20]
 801086e:	2d09      	cmp	r5, #9
 8010870:	f04f 0301 	mov.w	r3, #1
 8010874:	6103      	str	r3, [r0, #16]
 8010876:	dd16      	ble.n	80108a6 <__s2b+0x72>
 8010878:	f104 0909 	add.w	r9, r4, #9
 801087c:	46c8      	mov	r8, r9
 801087e:	442c      	add	r4, r5
 8010880:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010884:	4601      	mov	r1, r0
 8010886:	3b30      	subs	r3, #48	@ 0x30
 8010888:	220a      	movs	r2, #10
 801088a:	4630      	mov	r0, r6
 801088c:	f7ff ff8c 	bl	80107a8 <__multadd>
 8010890:	45a0      	cmp	r8, r4
 8010892:	d1f5      	bne.n	8010880 <__s2b+0x4c>
 8010894:	f1a5 0408 	sub.w	r4, r5, #8
 8010898:	444c      	add	r4, r9
 801089a:	1b2d      	subs	r5, r5, r4
 801089c:	1963      	adds	r3, r4, r5
 801089e:	42bb      	cmp	r3, r7
 80108a0:	db04      	blt.n	80108ac <__s2b+0x78>
 80108a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80108a6:	340a      	adds	r4, #10
 80108a8:	2509      	movs	r5, #9
 80108aa:	e7f6      	b.n	801089a <__s2b+0x66>
 80108ac:	f814 3b01 	ldrb.w	r3, [r4], #1
 80108b0:	4601      	mov	r1, r0
 80108b2:	3b30      	subs	r3, #48	@ 0x30
 80108b4:	220a      	movs	r2, #10
 80108b6:	4630      	mov	r0, r6
 80108b8:	f7ff ff76 	bl	80107a8 <__multadd>
 80108bc:	e7ee      	b.n	801089c <__s2b+0x68>
 80108be:	bf00      	nop
 80108c0:	080126ff 	.word	0x080126ff
 80108c4:	08012781 	.word	0x08012781

080108c8 <__hi0bits>:
 80108c8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80108cc:	4603      	mov	r3, r0
 80108ce:	bf36      	itet	cc
 80108d0:	0403      	lslcc	r3, r0, #16
 80108d2:	2000      	movcs	r0, #0
 80108d4:	2010      	movcc	r0, #16
 80108d6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80108da:	bf3c      	itt	cc
 80108dc:	021b      	lslcc	r3, r3, #8
 80108de:	3008      	addcc	r0, #8
 80108e0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80108e4:	bf3c      	itt	cc
 80108e6:	011b      	lslcc	r3, r3, #4
 80108e8:	3004      	addcc	r0, #4
 80108ea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80108ee:	bf3c      	itt	cc
 80108f0:	009b      	lslcc	r3, r3, #2
 80108f2:	3002      	addcc	r0, #2
 80108f4:	2b00      	cmp	r3, #0
 80108f6:	db05      	blt.n	8010904 <__hi0bits+0x3c>
 80108f8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80108fc:	f100 0001 	add.w	r0, r0, #1
 8010900:	bf08      	it	eq
 8010902:	2020      	moveq	r0, #32
 8010904:	4770      	bx	lr

08010906 <__lo0bits>:
 8010906:	6803      	ldr	r3, [r0, #0]
 8010908:	4602      	mov	r2, r0
 801090a:	f013 0007 	ands.w	r0, r3, #7
 801090e:	d00b      	beq.n	8010928 <__lo0bits+0x22>
 8010910:	07d9      	lsls	r1, r3, #31
 8010912:	d421      	bmi.n	8010958 <__lo0bits+0x52>
 8010914:	0798      	lsls	r0, r3, #30
 8010916:	bf49      	itett	mi
 8010918:	085b      	lsrmi	r3, r3, #1
 801091a:	089b      	lsrpl	r3, r3, #2
 801091c:	2001      	movmi	r0, #1
 801091e:	6013      	strmi	r3, [r2, #0]
 8010920:	bf5c      	itt	pl
 8010922:	6013      	strpl	r3, [r2, #0]
 8010924:	2002      	movpl	r0, #2
 8010926:	4770      	bx	lr
 8010928:	b299      	uxth	r1, r3
 801092a:	b909      	cbnz	r1, 8010930 <__lo0bits+0x2a>
 801092c:	0c1b      	lsrs	r3, r3, #16
 801092e:	2010      	movs	r0, #16
 8010930:	b2d9      	uxtb	r1, r3
 8010932:	b909      	cbnz	r1, 8010938 <__lo0bits+0x32>
 8010934:	3008      	adds	r0, #8
 8010936:	0a1b      	lsrs	r3, r3, #8
 8010938:	0719      	lsls	r1, r3, #28
 801093a:	bf04      	itt	eq
 801093c:	091b      	lsreq	r3, r3, #4
 801093e:	3004      	addeq	r0, #4
 8010940:	0799      	lsls	r1, r3, #30
 8010942:	bf04      	itt	eq
 8010944:	089b      	lsreq	r3, r3, #2
 8010946:	3002      	addeq	r0, #2
 8010948:	07d9      	lsls	r1, r3, #31
 801094a:	d403      	bmi.n	8010954 <__lo0bits+0x4e>
 801094c:	085b      	lsrs	r3, r3, #1
 801094e:	f100 0001 	add.w	r0, r0, #1
 8010952:	d003      	beq.n	801095c <__lo0bits+0x56>
 8010954:	6013      	str	r3, [r2, #0]
 8010956:	4770      	bx	lr
 8010958:	2000      	movs	r0, #0
 801095a:	4770      	bx	lr
 801095c:	2020      	movs	r0, #32
 801095e:	4770      	bx	lr

08010960 <__i2b>:
 8010960:	b510      	push	{r4, lr}
 8010962:	460c      	mov	r4, r1
 8010964:	2101      	movs	r1, #1
 8010966:	f7ff febd 	bl	80106e4 <_Balloc>
 801096a:	4602      	mov	r2, r0
 801096c:	b928      	cbnz	r0, 801097a <__i2b+0x1a>
 801096e:	4b05      	ldr	r3, [pc, #20]	@ (8010984 <__i2b+0x24>)
 8010970:	4805      	ldr	r0, [pc, #20]	@ (8010988 <__i2b+0x28>)
 8010972:	f240 1145 	movw	r1, #325	@ 0x145
 8010976:	f000 fcd3 	bl	8011320 <__assert_func>
 801097a:	2301      	movs	r3, #1
 801097c:	6144      	str	r4, [r0, #20]
 801097e:	6103      	str	r3, [r0, #16]
 8010980:	bd10      	pop	{r4, pc}
 8010982:	bf00      	nop
 8010984:	080126ff 	.word	0x080126ff
 8010988:	08012781 	.word	0x08012781

0801098c <__multiply>:
 801098c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010990:	4617      	mov	r7, r2
 8010992:	690a      	ldr	r2, [r1, #16]
 8010994:	693b      	ldr	r3, [r7, #16]
 8010996:	429a      	cmp	r2, r3
 8010998:	bfa8      	it	ge
 801099a:	463b      	movge	r3, r7
 801099c:	4689      	mov	r9, r1
 801099e:	bfa4      	itt	ge
 80109a0:	460f      	movge	r7, r1
 80109a2:	4699      	movge	r9, r3
 80109a4:	693d      	ldr	r5, [r7, #16]
 80109a6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80109aa:	68bb      	ldr	r3, [r7, #8]
 80109ac:	6879      	ldr	r1, [r7, #4]
 80109ae:	eb05 060a 	add.w	r6, r5, sl
 80109b2:	42b3      	cmp	r3, r6
 80109b4:	b085      	sub	sp, #20
 80109b6:	bfb8      	it	lt
 80109b8:	3101      	addlt	r1, #1
 80109ba:	f7ff fe93 	bl	80106e4 <_Balloc>
 80109be:	b930      	cbnz	r0, 80109ce <__multiply+0x42>
 80109c0:	4602      	mov	r2, r0
 80109c2:	4b41      	ldr	r3, [pc, #260]	@ (8010ac8 <__multiply+0x13c>)
 80109c4:	4841      	ldr	r0, [pc, #260]	@ (8010acc <__multiply+0x140>)
 80109c6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80109ca:	f000 fca9 	bl	8011320 <__assert_func>
 80109ce:	f100 0414 	add.w	r4, r0, #20
 80109d2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80109d6:	4623      	mov	r3, r4
 80109d8:	2200      	movs	r2, #0
 80109da:	4573      	cmp	r3, lr
 80109dc:	d320      	bcc.n	8010a20 <__multiply+0x94>
 80109de:	f107 0814 	add.w	r8, r7, #20
 80109e2:	f109 0114 	add.w	r1, r9, #20
 80109e6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80109ea:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80109ee:	9302      	str	r3, [sp, #8]
 80109f0:	1beb      	subs	r3, r5, r7
 80109f2:	3b15      	subs	r3, #21
 80109f4:	f023 0303 	bic.w	r3, r3, #3
 80109f8:	3304      	adds	r3, #4
 80109fa:	3715      	adds	r7, #21
 80109fc:	42bd      	cmp	r5, r7
 80109fe:	bf38      	it	cc
 8010a00:	2304      	movcc	r3, #4
 8010a02:	9301      	str	r3, [sp, #4]
 8010a04:	9b02      	ldr	r3, [sp, #8]
 8010a06:	9103      	str	r1, [sp, #12]
 8010a08:	428b      	cmp	r3, r1
 8010a0a:	d80c      	bhi.n	8010a26 <__multiply+0x9a>
 8010a0c:	2e00      	cmp	r6, #0
 8010a0e:	dd03      	ble.n	8010a18 <__multiply+0x8c>
 8010a10:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d055      	beq.n	8010ac4 <__multiply+0x138>
 8010a18:	6106      	str	r6, [r0, #16]
 8010a1a:	b005      	add	sp, #20
 8010a1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a20:	f843 2b04 	str.w	r2, [r3], #4
 8010a24:	e7d9      	b.n	80109da <__multiply+0x4e>
 8010a26:	f8b1 a000 	ldrh.w	sl, [r1]
 8010a2a:	f1ba 0f00 	cmp.w	sl, #0
 8010a2e:	d01f      	beq.n	8010a70 <__multiply+0xe4>
 8010a30:	46c4      	mov	ip, r8
 8010a32:	46a1      	mov	r9, r4
 8010a34:	2700      	movs	r7, #0
 8010a36:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010a3a:	f8d9 3000 	ldr.w	r3, [r9]
 8010a3e:	fa1f fb82 	uxth.w	fp, r2
 8010a42:	b29b      	uxth	r3, r3
 8010a44:	fb0a 330b 	mla	r3, sl, fp, r3
 8010a48:	443b      	add	r3, r7
 8010a4a:	f8d9 7000 	ldr.w	r7, [r9]
 8010a4e:	0c12      	lsrs	r2, r2, #16
 8010a50:	0c3f      	lsrs	r7, r7, #16
 8010a52:	fb0a 7202 	mla	r2, sl, r2, r7
 8010a56:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8010a5a:	b29b      	uxth	r3, r3
 8010a5c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010a60:	4565      	cmp	r5, ip
 8010a62:	f849 3b04 	str.w	r3, [r9], #4
 8010a66:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8010a6a:	d8e4      	bhi.n	8010a36 <__multiply+0xaa>
 8010a6c:	9b01      	ldr	r3, [sp, #4]
 8010a6e:	50e7      	str	r7, [r4, r3]
 8010a70:	9b03      	ldr	r3, [sp, #12]
 8010a72:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8010a76:	3104      	adds	r1, #4
 8010a78:	f1b9 0f00 	cmp.w	r9, #0
 8010a7c:	d020      	beq.n	8010ac0 <__multiply+0x134>
 8010a7e:	6823      	ldr	r3, [r4, #0]
 8010a80:	4647      	mov	r7, r8
 8010a82:	46a4      	mov	ip, r4
 8010a84:	f04f 0a00 	mov.w	sl, #0
 8010a88:	f8b7 b000 	ldrh.w	fp, [r7]
 8010a8c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8010a90:	fb09 220b 	mla	r2, r9, fp, r2
 8010a94:	4452      	add	r2, sl
 8010a96:	b29b      	uxth	r3, r3
 8010a98:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8010a9c:	f84c 3b04 	str.w	r3, [ip], #4
 8010aa0:	f857 3b04 	ldr.w	r3, [r7], #4
 8010aa4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010aa8:	f8bc 3000 	ldrh.w	r3, [ip]
 8010aac:	fb09 330a 	mla	r3, r9, sl, r3
 8010ab0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8010ab4:	42bd      	cmp	r5, r7
 8010ab6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8010aba:	d8e5      	bhi.n	8010a88 <__multiply+0xfc>
 8010abc:	9a01      	ldr	r2, [sp, #4]
 8010abe:	50a3      	str	r3, [r4, r2]
 8010ac0:	3404      	adds	r4, #4
 8010ac2:	e79f      	b.n	8010a04 <__multiply+0x78>
 8010ac4:	3e01      	subs	r6, #1
 8010ac6:	e7a1      	b.n	8010a0c <__multiply+0x80>
 8010ac8:	080126ff 	.word	0x080126ff
 8010acc:	08012781 	.word	0x08012781

08010ad0 <__pow5mult>:
 8010ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010ad4:	4615      	mov	r5, r2
 8010ad6:	f012 0203 	ands.w	r2, r2, #3
 8010ada:	4607      	mov	r7, r0
 8010adc:	460e      	mov	r6, r1
 8010ade:	d007      	beq.n	8010af0 <__pow5mult+0x20>
 8010ae0:	4c25      	ldr	r4, [pc, #148]	@ (8010b78 <__pow5mult+0xa8>)
 8010ae2:	3a01      	subs	r2, #1
 8010ae4:	2300      	movs	r3, #0
 8010ae6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010aea:	f7ff fe5d 	bl	80107a8 <__multadd>
 8010aee:	4606      	mov	r6, r0
 8010af0:	10ad      	asrs	r5, r5, #2
 8010af2:	d03d      	beq.n	8010b70 <__pow5mult+0xa0>
 8010af4:	69fc      	ldr	r4, [r7, #28]
 8010af6:	b97c      	cbnz	r4, 8010b18 <__pow5mult+0x48>
 8010af8:	2010      	movs	r0, #16
 8010afa:	f7fc fadd 	bl	800d0b8 <malloc>
 8010afe:	4602      	mov	r2, r0
 8010b00:	61f8      	str	r0, [r7, #28]
 8010b02:	b928      	cbnz	r0, 8010b10 <__pow5mult+0x40>
 8010b04:	4b1d      	ldr	r3, [pc, #116]	@ (8010b7c <__pow5mult+0xac>)
 8010b06:	481e      	ldr	r0, [pc, #120]	@ (8010b80 <__pow5mult+0xb0>)
 8010b08:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8010b0c:	f000 fc08 	bl	8011320 <__assert_func>
 8010b10:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010b14:	6004      	str	r4, [r0, #0]
 8010b16:	60c4      	str	r4, [r0, #12]
 8010b18:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8010b1c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010b20:	b94c      	cbnz	r4, 8010b36 <__pow5mult+0x66>
 8010b22:	f240 2171 	movw	r1, #625	@ 0x271
 8010b26:	4638      	mov	r0, r7
 8010b28:	f7ff ff1a 	bl	8010960 <__i2b>
 8010b2c:	2300      	movs	r3, #0
 8010b2e:	f8c8 0008 	str.w	r0, [r8, #8]
 8010b32:	4604      	mov	r4, r0
 8010b34:	6003      	str	r3, [r0, #0]
 8010b36:	f04f 0900 	mov.w	r9, #0
 8010b3a:	07eb      	lsls	r3, r5, #31
 8010b3c:	d50a      	bpl.n	8010b54 <__pow5mult+0x84>
 8010b3e:	4631      	mov	r1, r6
 8010b40:	4622      	mov	r2, r4
 8010b42:	4638      	mov	r0, r7
 8010b44:	f7ff ff22 	bl	801098c <__multiply>
 8010b48:	4631      	mov	r1, r6
 8010b4a:	4680      	mov	r8, r0
 8010b4c:	4638      	mov	r0, r7
 8010b4e:	f7ff fe09 	bl	8010764 <_Bfree>
 8010b52:	4646      	mov	r6, r8
 8010b54:	106d      	asrs	r5, r5, #1
 8010b56:	d00b      	beq.n	8010b70 <__pow5mult+0xa0>
 8010b58:	6820      	ldr	r0, [r4, #0]
 8010b5a:	b938      	cbnz	r0, 8010b6c <__pow5mult+0x9c>
 8010b5c:	4622      	mov	r2, r4
 8010b5e:	4621      	mov	r1, r4
 8010b60:	4638      	mov	r0, r7
 8010b62:	f7ff ff13 	bl	801098c <__multiply>
 8010b66:	6020      	str	r0, [r4, #0]
 8010b68:	f8c0 9000 	str.w	r9, [r0]
 8010b6c:	4604      	mov	r4, r0
 8010b6e:	e7e4      	b.n	8010b3a <__pow5mult+0x6a>
 8010b70:	4630      	mov	r0, r6
 8010b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010b76:	bf00      	nop
 8010b78:	0801296c 	.word	0x0801296c
 8010b7c:	08012690 	.word	0x08012690
 8010b80:	08012781 	.word	0x08012781

08010b84 <__lshift>:
 8010b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b88:	460c      	mov	r4, r1
 8010b8a:	6849      	ldr	r1, [r1, #4]
 8010b8c:	6923      	ldr	r3, [r4, #16]
 8010b8e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010b92:	68a3      	ldr	r3, [r4, #8]
 8010b94:	4607      	mov	r7, r0
 8010b96:	4691      	mov	r9, r2
 8010b98:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010b9c:	f108 0601 	add.w	r6, r8, #1
 8010ba0:	42b3      	cmp	r3, r6
 8010ba2:	db0b      	blt.n	8010bbc <__lshift+0x38>
 8010ba4:	4638      	mov	r0, r7
 8010ba6:	f7ff fd9d 	bl	80106e4 <_Balloc>
 8010baa:	4605      	mov	r5, r0
 8010bac:	b948      	cbnz	r0, 8010bc2 <__lshift+0x3e>
 8010bae:	4602      	mov	r2, r0
 8010bb0:	4b28      	ldr	r3, [pc, #160]	@ (8010c54 <__lshift+0xd0>)
 8010bb2:	4829      	ldr	r0, [pc, #164]	@ (8010c58 <__lshift+0xd4>)
 8010bb4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8010bb8:	f000 fbb2 	bl	8011320 <__assert_func>
 8010bbc:	3101      	adds	r1, #1
 8010bbe:	005b      	lsls	r3, r3, #1
 8010bc0:	e7ee      	b.n	8010ba0 <__lshift+0x1c>
 8010bc2:	2300      	movs	r3, #0
 8010bc4:	f100 0114 	add.w	r1, r0, #20
 8010bc8:	f100 0210 	add.w	r2, r0, #16
 8010bcc:	4618      	mov	r0, r3
 8010bce:	4553      	cmp	r3, sl
 8010bd0:	db33      	blt.n	8010c3a <__lshift+0xb6>
 8010bd2:	6920      	ldr	r0, [r4, #16]
 8010bd4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010bd8:	f104 0314 	add.w	r3, r4, #20
 8010bdc:	f019 091f 	ands.w	r9, r9, #31
 8010be0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010be4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8010be8:	d02b      	beq.n	8010c42 <__lshift+0xbe>
 8010bea:	f1c9 0e20 	rsb	lr, r9, #32
 8010bee:	468a      	mov	sl, r1
 8010bf0:	2200      	movs	r2, #0
 8010bf2:	6818      	ldr	r0, [r3, #0]
 8010bf4:	fa00 f009 	lsl.w	r0, r0, r9
 8010bf8:	4310      	orrs	r0, r2
 8010bfa:	f84a 0b04 	str.w	r0, [sl], #4
 8010bfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c02:	459c      	cmp	ip, r3
 8010c04:	fa22 f20e 	lsr.w	r2, r2, lr
 8010c08:	d8f3      	bhi.n	8010bf2 <__lshift+0x6e>
 8010c0a:	ebac 0304 	sub.w	r3, ip, r4
 8010c0e:	3b15      	subs	r3, #21
 8010c10:	f023 0303 	bic.w	r3, r3, #3
 8010c14:	3304      	adds	r3, #4
 8010c16:	f104 0015 	add.w	r0, r4, #21
 8010c1a:	4560      	cmp	r0, ip
 8010c1c:	bf88      	it	hi
 8010c1e:	2304      	movhi	r3, #4
 8010c20:	50ca      	str	r2, [r1, r3]
 8010c22:	b10a      	cbz	r2, 8010c28 <__lshift+0xa4>
 8010c24:	f108 0602 	add.w	r6, r8, #2
 8010c28:	3e01      	subs	r6, #1
 8010c2a:	4638      	mov	r0, r7
 8010c2c:	612e      	str	r6, [r5, #16]
 8010c2e:	4621      	mov	r1, r4
 8010c30:	f7ff fd98 	bl	8010764 <_Bfree>
 8010c34:	4628      	mov	r0, r5
 8010c36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8010c3e:	3301      	adds	r3, #1
 8010c40:	e7c5      	b.n	8010bce <__lshift+0x4a>
 8010c42:	3904      	subs	r1, #4
 8010c44:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c48:	f841 2f04 	str.w	r2, [r1, #4]!
 8010c4c:	459c      	cmp	ip, r3
 8010c4e:	d8f9      	bhi.n	8010c44 <__lshift+0xc0>
 8010c50:	e7ea      	b.n	8010c28 <__lshift+0xa4>
 8010c52:	bf00      	nop
 8010c54:	080126ff 	.word	0x080126ff
 8010c58:	08012781 	.word	0x08012781

08010c5c <__mcmp>:
 8010c5c:	690a      	ldr	r2, [r1, #16]
 8010c5e:	4603      	mov	r3, r0
 8010c60:	6900      	ldr	r0, [r0, #16]
 8010c62:	1a80      	subs	r0, r0, r2
 8010c64:	b530      	push	{r4, r5, lr}
 8010c66:	d10e      	bne.n	8010c86 <__mcmp+0x2a>
 8010c68:	3314      	adds	r3, #20
 8010c6a:	3114      	adds	r1, #20
 8010c6c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8010c70:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8010c74:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8010c78:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8010c7c:	4295      	cmp	r5, r2
 8010c7e:	d003      	beq.n	8010c88 <__mcmp+0x2c>
 8010c80:	d205      	bcs.n	8010c8e <__mcmp+0x32>
 8010c82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010c86:	bd30      	pop	{r4, r5, pc}
 8010c88:	42a3      	cmp	r3, r4
 8010c8a:	d3f3      	bcc.n	8010c74 <__mcmp+0x18>
 8010c8c:	e7fb      	b.n	8010c86 <__mcmp+0x2a>
 8010c8e:	2001      	movs	r0, #1
 8010c90:	e7f9      	b.n	8010c86 <__mcmp+0x2a>
	...

08010c94 <__mdiff>:
 8010c94:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010c98:	4689      	mov	r9, r1
 8010c9a:	4606      	mov	r6, r0
 8010c9c:	4611      	mov	r1, r2
 8010c9e:	4648      	mov	r0, r9
 8010ca0:	4614      	mov	r4, r2
 8010ca2:	f7ff ffdb 	bl	8010c5c <__mcmp>
 8010ca6:	1e05      	subs	r5, r0, #0
 8010ca8:	d112      	bne.n	8010cd0 <__mdiff+0x3c>
 8010caa:	4629      	mov	r1, r5
 8010cac:	4630      	mov	r0, r6
 8010cae:	f7ff fd19 	bl	80106e4 <_Balloc>
 8010cb2:	4602      	mov	r2, r0
 8010cb4:	b928      	cbnz	r0, 8010cc2 <__mdiff+0x2e>
 8010cb6:	4b3f      	ldr	r3, [pc, #252]	@ (8010db4 <__mdiff+0x120>)
 8010cb8:	f240 2137 	movw	r1, #567	@ 0x237
 8010cbc:	483e      	ldr	r0, [pc, #248]	@ (8010db8 <__mdiff+0x124>)
 8010cbe:	f000 fb2f 	bl	8011320 <__assert_func>
 8010cc2:	2301      	movs	r3, #1
 8010cc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010cc8:	4610      	mov	r0, r2
 8010cca:	b003      	add	sp, #12
 8010ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010cd0:	bfbc      	itt	lt
 8010cd2:	464b      	movlt	r3, r9
 8010cd4:	46a1      	movlt	r9, r4
 8010cd6:	4630      	mov	r0, r6
 8010cd8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8010cdc:	bfba      	itte	lt
 8010cde:	461c      	movlt	r4, r3
 8010ce0:	2501      	movlt	r5, #1
 8010ce2:	2500      	movge	r5, #0
 8010ce4:	f7ff fcfe 	bl	80106e4 <_Balloc>
 8010ce8:	4602      	mov	r2, r0
 8010cea:	b918      	cbnz	r0, 8010cf4 <__mdiff+0x60>
 8010cec:	4b31      	ldr	r3, [pc, #196]	@ (8010db4 <__mdiff+0x120>)
 8010cee:	f240 2145 	movw	r1, #581	@ 0x245
 8010cf2:	e7e3      	b.n	8010cbc <__mdiff+0x28>
 8010cf4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8010cf8:	6926      	ldr	r6, [r4, #16]
 8010cfa:	60c5      	str	r5, [r0, #12]
 8010cfc:	f109 0310 	add.w	r3, r9, #16
 8010d00:	f109 0514 	add.w	r5, r9, #20
 8010d04:	f104 0e14 	add.w	lr, r4, #20
 8010d08:	f100 0b14 	add.w	fp, r0, #20
 8010d0c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8010d10:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8010d14:	9301      	str	r3, [sp, #4]
 8010d16:	46d9      	mov	r9, fp
 8010d18:	f04f 0c00 	mov.w	ip, #0
 8010d1c:	9b01      	ldr	r3, [sp, #4]
 8010d1e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8010d22:	f853 af04 	ldr.w	sl, [r3, #4]!
 8010d26:	9301      	str	r3, [sp, #4]
 8010d28:	fa1f f38a 	uxth.w	r3, sl
 8010d2c:	4619      	mov	r1, r3
 8010d2e:	b283      	uxth	r3, r0
 8010d30:	1acb      	subs	r3, r1, r3
 8010d32:	0c00      	lsrs	r0, r0, #16
 8010d34:	4463      	add	r3, ip
 8010d36:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8010d3a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8010d3e:	b29b      	uxth	r3, r3
 8010d40:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8010d44:	4576      	cmp	r6, lr
 8010d46:	f849 3b04 	str.w	r3, [r9], #4
 8010d4a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010d4e:	d8e5      	bhi.n	8010d1c <__mdiff+0x88>
 8010d50:	1b33      	subs	r3, r6, r4
 8010d52:	3b15      	subs	r3, #21
 8010d54:	f023 0303 	bic.w	r3, r3, #3
 8010d58:	3415      	adds	r4, #21
 8010d5a:	3304      	adds	r3, #4
 8010d5c:	42a6      	cmp	r6, r4
 8010d5e:	bf38      	it	cc
 8010d60:	2304      	movcc	r3, #4
 8010d62:	441d      	add	r5, r3
 8010d64:	445b      	add	r3, fp
 8010d66:	461e      	mov	r6, r3
 8010d68:	462c      	mov	r4, r5
 8010d6a:	4544      	cmp	r4, r8
 8010d6c:	d30e      	bcc.n	8010d8c <__mdiff+0xf8>
 8010d6e:	f108 0103 	add.w	r1, r8, #3
 8010d72:	1b49      	subs	r1, r1, r5
 8010d74:	f021 0103 	bic.w	r1, r1, #3
 8010d78:	3d03      	subs	r5, #3
 8010d7a:	45a8      	cmp	r8, r5
 8010d7c:	bf38      	it	cc
 8010d7e:	2100      	movcc	r1, #0
 8010d80:	440b      	add	r3, r1
 8010d82:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8010d86:	b191      	cbz	r1, 8010dae <__mdiff+0x11a>
 8010d88:	6117      	str	r7, [r2, #16]
 8010d8a:	e79d      	b.n	8010cc8 <__mdiff+0x34>
 8010d8c:	f854 1b04 	ldr.w	r1, [r4], #4
 8010d90:	46e6      	mov	lr, ip
 8010d92:	0c08      	lsrs	r0, r1, #16
 8010d94:	fa1c fc81 	uxtah	ip, ip, r1
 8010d98:	4471      	add	r1, lr
 8010d9a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8010d9e:	b289      	uxth	r1, r1
 8010da0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8010da4:	f846 1b04 	str.w	r1, [r6], #4
 8010da8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8010dac:	e7dd      	b.n	8010d6a <__mdiff+0xd6>
 8010dae:	3f01      	subs	r7, #1
 8010db0:	e7e7      	b.n	8010d82 <__mdiff+0xee>
 8010db2:	bf00      	nop
 8010db4:	080126ff 	.word	0x080126ff
 8010db8:	08012781 	.word	0x08012781

08010dbc <__ulp>:
 8010dbc:	b082      	sub	sp, #8
 8010dbe:	ed8d 0b00 	vstr	d0, [sp]
 8010dc2:	9a01      	ldr	r2, [sp, #4]
 8010dc4:	4b0f      	ldr	r3, [pc, #60]	@ (8010e04 <__ulp+0x48>)
 8010dc6:	4013      	ands	r3, r2
 8010dc8:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8010dcc:	2b00      	cmp	r3, #0
 8010dce:	dc08      	bgt.n	8010de2 <__ulp+0x26>
 8010dd0:	425b      	negs	r3, r3
 8010dd2:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8010dd6:	ea4f 5223 	mov.w	r2, r3, asr #20
 8010dda:	da04      	bge.n	8010de6 <__ulp+0x2a>
 8010ddc:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8010de0:	4113      	asrs	r3, r2
 8010de2:	2200      	movs	r2, #0
 8010de4:	e008      	b.n	8010df8 <__ulp+0x3c>
 8010de6:	f1a2 0314 	sub.w	r3, r2, #20
 8010dea:	2b1e      	cmp	r3, #30
 8010dec:	bfda      	itte	le
 8010dee:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8010df2:	40da      	lsrle	r2, r3
 8010df4:	2201      	movgt	r2, #1
 8010df6:	2300      	movs	r3, #0
 8010df8:	4619      	mov	r1, r3
 8010dfa:	4610      	mov	r0, r2
 8010dfc:	ec41 0b10 	vmov	d0, r0, r1
 8010e00:	b002      	add	sp, #8
 8010e02:	4770      	bx	lr
 8010e04:	7ff00000 	.word	0x7ff00000

08010e08 <__b2d>:
 8010e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010e0c:	6906      	ldr	r6, [r0, #16]
 8010e0e:	f100 0814 	add.w	r8, r0, #20
 8010e12:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8010e16:	1f37      	subs	r7, r6, #4
 8010e18:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8010e1c:	4610      	mov	r0, r2
 8010e1e:	f7ff fd53 	bl	80108c8 <__hi0bits>
 8010e22:	f1c0 0320 	rsb	r3, r0, #32
 8010e26:	280a      	cmp	r0, #10
 8010e28:	600b      	str	r3, [r1, #0]
 8010e2a:	491b      	ldr	r1, [pc, #108]	@ (8010e98 <__b2d+0x90>)
 8010e2c:	dc15      	bgt.n	8010e5a <__b2d+0x52>
 8010e2e:	f1c0 0c0b 	rsb	ip, r0, #11
 8010e32:	fa22 f30c 	lsr.w	r3, r2, ip
 8010e36:	45b8      	cmp	r8, r7
 8010e38:	ea43 0501 	orr.w	r5, r3, r1
 8010e3c:	bf34      	ite	cc
 8010e3e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010e42:	2300      	movcs	r3, #0
 8010e44:	3015      	adds	r0, #21
 8010e46:	fa02 f000 	lsl.w	r0, r2, r0
 8010e4a:	fa23 f30c 	lsr.w	r3, r3, ip
 8010e4e:	4303      	orrs	r3, r0
 8010e50:	461c      	mov	r4, r3
 8010e52:	ec45 4b10 	vmov	d0, r4, r5
 8010e56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010e5a:	45b8      	cmp	r8, r7
 8010e5c:	bf3a      	itte	cc
 8010e5e:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8010e62:	f1a6 0708 	subcc.w	r7, r6, #8
 8010e66:	2300      	movcs	r3, #0
 8010e68:	380b      	subs	r0, #11
 8010e6a:	d012      	beq.n	8010e92 <__b2d+0x8a>
 8010e6c:	f1c0 0120 	rsb	r1, r0, #32
 8010e70:	fa23 f401 	lsr.w	r4, r3, r1
 8010e74:	4082      	lsls	r2, r0
 8010e76:	4322      	orrs	r2, r4
 8010e78:	4547      	cmp	r7, r8
 8010e7a:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8010e7e:	bf8c      	ite	hi
 8010e80:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8010e84:	2200      	movls	r2, #0
 8010e86:	4083      	lsls	r3, r0
 8010e88:	40ca      	lsrs	r2, r1
 8010e8a:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8010e8e:	4313      	orrs	r3, r2
 8010e90:	e7de      	b.n	8010e50 <__b2d+0x48>
 8010e92:	ea42 0501 	orr.w	r5, r2, r1
 8010e96:	e7db      	b.n	8010e50 <__b2d+0x48>
 8010e98:	3ff00000 	.word	0x3ff00000

08010e9c <__d2b>:
 8010e9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010ea0:	460f      	mov	r7, r1
 8010ea2:	2101      	movs	r1, #1
 8010ea4:	ec59 8b10 	vmov	r8, r9, d0
 8010ea8:	4616      	mov	r6, r2
 8010eaa:	f7ff fc1b 	bl	80106e4 <_Balloc>
 8010eae:	4604      	mov	r4, r0
 8010eb0:	b930      	cbnz	r0, 8010ec0 <__d2b+0x24>
 8010eb2:	4602      	mov	r2, r0
 8010eb4:	4b23      	ldr	r3, [pc, #140]	@ (8010f44 <__d2b+0xa8>)
 8010eb6:	4824      	ldr	r0, [pc, #144]	@ (8010f48 <__d2b+0xac>)
 8010eb8:	f240 310f 	movw	r1, #783	@ 0x30f
 8010ebc:	f000 fa30 	bl	8011320 <__assert_func>
 8010ec0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8010ec4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8010ec8:	b10d      	cbz	r5, 8010ece <__d2b+0x32>
 8010eca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8010ece:	9301      	str	r3, [sp, #4]
 8010ed0:	f1b8 0300 	subs.w	r3, r8, #0
 8010ed4:	d023      	beq.n	8010f1e <__d2b+0x82>
 8010ed6:	4668      	mov	r0, sp
 8010ed8:	9300      	str	r3, [sp, #0]
 8010eda:	f7ff fd14 	bl	8010906 <__lo0bits>
 8010ede:	e9dd 1200 	ldrd	r1, r2, [sp]
 8010ee2:	b1d0      	cbz	r0, 8010f1a <__d2b+0x7e>
 8010ee4:	f1c0 0320 	rsb	r3, r0, #32
 8010ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8010eec:	430b      	orrs	r3, r1
 8010eee:	40c2      	lsrs	r2, r0
 8010ef0:	6163      	str	r3, [r4, #20]
 8010ef2:	9201      	str	r2, [sp, #4]
 8010ef4:	9b01      	ldr	r3, [sp, #4]
 8010ef6:	61a3      	str	r3, [r4, #24]
 8010ef8:	2b00      	cmp	r3, #0
 8010efa:	bf0c      	ite	eq
 8010efc:	2201      	moveq	r2, #1
 8010efe:	2202      	movne	r2, #2
 8010f00:	6122      	str	r2, [r4, #16]
 8010f02:	b1a5      	cbz	r5, 8010f2e <__d2b+0x92>
 8010f04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8010f08:	4405      	add	r5, r0
 8010f0a:	603d      	str	r5, [r7, #0]
 8010f0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8010f10:	6030      	str	r0, [r6, #0]
 8010f12:	4620      	mov	r0, r4
 8010f14:	b003      	add	sp, #12
 8010f16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010f1a:	6161      	str	r1, [r4, #20]
 8010f1c:	e7ea      	b.n	8010ef4 <__d2b+0x58>
 8010f1e:	a801      	add	r0, sp, #4
 8010f20:	f7ff fcf1 	bl	8010906 <__lo0bits>
 8010f24:	9b01      	ldr	r3, [sp, #4]
 8010f26:	6163      	str	r3, [r4, #20]
 8010f28:	3020      	adds	r0, #32
 8010f2a:	2201      	movs	r2, #1
 8010f2c:	e7e8      	b.n	8010f00 <__d2b+0x64>
 8010f2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010f32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8010f36:	6038      	str	r0, [r7, #0]
 8010f38:	6918      	ldr	r0, [r3, #16]
 8010f3a:	f7ff fcc5 	bl	80108c8 <__hi0bits>
 8010f3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010f42:	e7e5      	b.n	8010f10 <__d2b+0x74>
 8010f44:	080126ff 	.word	0x080126ff
 8010f48:	08012781 	.word	0x08012781

08010f4c <__ratio>:
 8010f4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f50:	b085      	sub	sp, #20
 8010f52:	e9cd 1000 	strd	r1, r0, [sp]
 8010f56:	a902      	add	r1, sp, #8
 8010f58:	f7ff ff56 	bl	8010e08 <__b2d>
 8010f5c:	9800      	ldr	r0, [sp, #0]
 8010f5e:	a903      	add	r1, sp, #12
 8010f60:	ec55 4b10 	vmov	r4, r5, d0
 8010f64:	f7ff ff50 	bl	8010e08 <__b2d>
 8010f68:	9b01      	ldr	r3, [sp, #4]
 8010f6a:	6919      	ldr	r1, [r3, #16]
 8010f6c:	9b00      	ldr	r3, [sp, #0]
 8010f6e:	691b      	ldr	r3, [r3, #16]
 8010f70:	1ac9      	subs	r1, r1, r3
 8010f72:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8010f76:	1a9b      	subs	r3, r3, r2
 8010f78:	ec5b ab10 	vmov	sl, fp, d0
 8010f7c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8010f80:	2b00      	cmp	r3, #0
 8010f82:	bfce      	itee	gt
 8010f84:	462a      	movgt	r2, r5
 8010f86:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010f8a:	465a      	movle	r2, fp
 8010f8c:	462f      	mov	r7, r5
 8010f8e:	46d9      	mov	r9, fp
 8010f90:	bfcc      	ite	gt
 8010f92:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8010f96:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8010f9a:	464b      	mov	r3, r9
 8010f9c:	4652      	mov	r2, sl
 8010f9e:	4620      	mov	r0, r4
 8010fa0:	4639      	mov	r1, r7
 8010fa2:	f7ef fc5b 	bl	800085c <__aeabi_ddiv>
 8010fa6:	ec41 0b10 	vmov	d0, r0, r1
 8010faa:	b005      	add	sp, #20
 8010fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010fb0 <__copybits>:
 8010fb0:	3901      	subs	r1, #1
 8010fb2:	b570      	push	{r4, r5, r6, lr}
 8010fb4:	1149      	asrs	r1, r1, #5
 8010fb6:	6914      	ldr	r4, [r2, #16]
 8010fb8:	3101      	adds	r1, #1
 8010fba:	f102 0314 	add.w	r3, r2, #20
 8010fbe:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8010fc2:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8010fc6:	1f05      	subs	r5, r0, #4
 8010fc8:	42a3      	cmp	r3, r4
 8010fca:	d30c      	bcc.n	8010fe6 <__copybits+0x36>
 8010fcc:	1aa3      	subs	r3, r4, r2
 8010fce:	3b11      	subs	r3, #17
 8010fd0:	f023 0303 	bic.w	r3, r3, #3
 8010fd4:	3211      	adds	r2, #17
 8010fd6:	42a2      	cmp	r2, r4
 8010fd8:	bf88      	it	hi
 8010fda:	2300      	movhi	r3, #0
 8010fdc:	4418      	add	r0, r3
 8010fde:	2300      	movs	r3, #0
 8010fe0:	4288      	cmp	r0, r1
 8010fe2:	d305      	bcc.n	8010ff0 <__copybits+0x40>
 8010fe4:	bd70      	pop	{r4, r5, r6, pc}
 8010fe6:	f853 6b04 	ldr.w	r6, [r3], #4
 8010fea:	f845 6f04 	str.w	r6, [r5, #4]!
 8010fee:	e7eb      	b.n	8010fc8 <__copybits+0x18>
 8010ff0:	f840 3b04 	str.w	r3, [r0], #4
 8010ff4:	e7f4      	b.n	8010fe0 <__copybits+0x30>

08010ff6 <__any_on>:
 8010ff6:	f100 0214 	add.w	r2, r0, #20
 8010ffa:	6900      	ldr	r0, [r0, #16]
 8010ffc:	114b      	asrs	r3, r1, #5
 8010ffe:	4298      	cmp	r0, r3
 8011000:	b510      	push	{r4, lr}
 8011002:	db11      	blt.n	8011028 <__any_on+0x32>
 8011004:	dd0a      	ble.n	801101c <__any_on+0x26>
 8011006:	f011 011f 	ands.w	r1, r1, #31
 801100a:	d007      	beq.n	801101c <__any_on+0x26>
 801100c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011010:	fa24 f001 	lsr.w	r0, r4, r1
 8011014:	fa00 f101 	lsl.w	r1, r0, r1
 8011018:	428c      	cmp	r4, r1
 801101a:	d10b      	bne.n	8011034 <__any_on+0x3e>
 801101c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011020:	4293      	cmp	r3, r2
 8011022:	d803      	bhi.n	801102c <__any_on+0x36>
 8011024:	2000      	movs	r0, #0
 8011026:	bd10      	pop	{r4, pc}
 8011028:	4603      	mov	r3, r0
 801102a:	e7f7      	b.n	801101c <__any_on+0x26>
 801102c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011030:	2900      	cmp	r1, #0
 8011032:	d0f5      	beq.n	8011020 <__any_on+0x2a>
 8011034:	2001      	movs	r0, #1
 8011036:	e7f6      	b.n	8011026 <__any_on+0x30>

08011038 <__sread>:
 8011038:	b510      	push	{r4, lr}
 801103a:	460c      	mov	r4, r1
 801103c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011040:	f000 f93a 	bl	80112b8 <_read_r>
 8011044:	2800      	cmp	r0, #0
 8011046:	bfab      	itete	ge
 8011048:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801104a:	89a3      	ldrhlt	r3, [r4, #12]
 801104c:	181b      	addge	r3, r3, r0
 801104e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011052:	bfac      	ite	ge
 8011054:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011056:	81a3      	strhlt	r3, [r4, #12]
 8011058:	bd10      	pop	{r4, pc}

0801105a <__swrite>:
 801105a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801105e:	461f      	mov	r7, r3
 8011060:	898b      	ldrh	r3, [r1, #12]
 8011062:	05db      	lsls	r3, r3, #23
 8011064:	4605      	mov	r5, r0
 8011066:	460c      	mov	r4, r1
 8011068:	4616      	mov	r6, r2
 801106a:	d505      	bpl.n	8011078 <__swrite+0x1e>
 801106c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011070:	2302      	movs	r3, #2
 8011072:	2200      	movs	r2, #0
 8011074:	f000 f90e 	bl	8011294 <_lseek_r>
 8011078:	89a3      	ldrh	r3, [r4, #12]
 801107a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801107e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011082:	81a3      	strh	r3, [r4, #12]
 8011084:	4632      	mov	r2, r6
 8011086:	463b      	mov	r3, r7
 8011088:	4628      	mov	r0, r5
 801108a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801108e:	f000 b925 	b.w	80112dc <_write_r>

08011092 <__sseek>:
 8011092:	b510      	push	{r4, lr}
 8011094:	460c      	mov	r4, r1
 8011096:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801109a:	f000 f8fb 	bl	8011294 <_lseek_r>
 801109e:	1c43      	adds	r3, r0, #1
 80110a0:	89a3      	ldrh	r3, [r4, #12]
 80110a2:	bf15      	itete	ne
 80110a4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80110a6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80110aa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80110ae:	81a3      	strheq	r3, [r4, #12]
 80110b0:	bf18      	it	ne
 80110b2:	81a3      	strhne	r3, [r4, #12]
 80110b4:	bd10      	pop	{r4, pc}

080110b6 <__sclose>:
 80110b6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80110ba:	f000 b921 	b.w	8011300 <_close_r>

080110be <_realloc_r>:
 80110be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80110c2:	4607      	mov	r7, r0
 80110c4:	4614      	mov	r4, r2
 80110c6:	460d      	mov	r5, r1
 80110c8:	b921      	cbnz	r1, 80110d4 <_realloc_r+0x16>
 80110ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80110ce:	4611      	mov	r1, r2
 80110d0:	f7fc b824 	b.w	800d11c <_malloc_r>
 80110d4:	b92a      	cbnz	r2, 80110e2 <_realloc_r+0x24>
 80110d6:	f7fe fc2b 	bl	800f930 <_free_r>
 80110da:	4625      	mov	r5, r4
 80110dc:	4628      	mov	r0, r5
 80110de:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80110e2:	f000 f93b 	bl	801135c <_malloc_usable_size_r>
 80110e6:	4284      	cmp	r4, r0
 80110e8:	4606      	mov	r6, r0
 80110ea:	d802      	bhi.n	80110f2 <_realloc_r+0x34>
 80110ec:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80110f0:	d8f4      	bhi.n	80110dc <_realloc_r+0x1e>
 80110f2:	4621      	mov	r1, r4
 80110f4:	4638      	mov	r0, r7
 80110f6:	f7fc f811 	bl	800d11c <_malloc_r>
 80110fa:	4680      	mov	r8, r0
 80110fc:	b908      	cbnz	r0, 8011102 <_realloc_r+0x44>
 80110fe:	4645      	mov	r5, r8
 8011100:	e7ec      	b.n	80110dc <_realloc_r+0x1e>
 8011102:	42b4      	cmp	r4, r6
 8011104:	4622      	mov	r2, r4
 8011106:	4629      	mov	r1, r5
 8011108:	bf28      	it	cs
 801110a:	4632      	movcs	r2, r6
 801110c:	f7fd fd98 	bl	800ec40 <memcpy>
 8011110:	4629      	mov	r1, r5
 8011112:	4638      	mov	r0, r7
 8011114:	f7fe fc0c 	bl	800f930 <_free_r>
 8011118:	e7f1      	b.n	80110fe <_realloc_r+0x40>

0801111a <__swbuf_r>:
 801111a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801111c:	460e      	mov	r6, r1
 801111e:	4614      	mov	r4, r2
 8011120:	4605      	mov	r5, r0
 8011122:	b118      	cbz	r0, 801112c <__swbuf_r+0x12>
 8011124:	6a03      	ldr	r3, [r0, #32]
 8011126:	b90b      	cbnz	r3, 801112c <__swbuf_r+0x12>
 8011128:	f7fc fd80 	bl	800dc2c <__sinit>
 801112c:	69a3      	ldr	r3, [r4, #24]
 801112e:	60a3      	str	r3, [r4, #8]
 8011130:	89a3      	ldrh	r3, [r4, #12]
 8011132:	071a      	lsls	r2, r3, #28
 8011134:	d501      	bpl.n	801113a <__swbuf_r+0x20>
 8011136:	6923      	ldr	r3, [r4, #16]
 8011138:	b943      	cbnz	r3, 801114c <__swbuf_r+0x32>
 801113a:	4621      	mov	r1, r4
 801113c:	4628      	mov	r0, r5
 801113e:	f000 f82b 	bl	8011198 <__swsetup_r>
 8011142:	b118      	cbz	r0, 801114c <__swbuf_r+0x32>
 8011144:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8011148:	4638      	mov	r0, r7
 801114a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801114c:	6823      	ldr	r3, [r4, #0]
 801114e:	6922      	ldr	r2, [r4, #16]
 8011150:	1a98      	subs	r0, r3, r2
 8011152:	6963      	ldr	r3, [r4, #20]
 8011154:	b2f6      	uxtb	r6, r6
 8011156:	4283      	cmp	r3, r0
 8011158:	4637      	mov	r7, r6
 801115a:	dc05      	bgt.n	8011168 <__swbuf_r+0x4e>
 801115c:	4621      	mov	r1, r4
 801115e:	4628      	mov	r0, r5
 8011160:	f7ff fa98 	bl	8010694 <_fflush_r>
 8011164:	2800      	cmp	r0, #0
 8011166:	d1ed      	bne.n	8011144 <__swbuf_r+0x2a>
 8011168:	68a3      	ldr	r3, [r4, #8]
 801116a:	3b01      	subs	r3, #1
 801116c:	60a3      	str	r3, [r4, #8]
 801116e:	6823      	ldr	r3, [r4, #0]
 8011170:	1c5a      	adds	r2, r3, #1
 8011172:	6022      	str	r2, [r4, #0]
 8011174:	701e      	strb	r6, [r3, #0]
 8011176:	6962      	ldr	r2, [r4, #20]
 8011178:	1c43      	adds	r3, r0, #1
 801117a:	429a      	cmp	r2, r3
 801117c:	d004      	beq.n	8011188 <__swbuf_r+0x6e>
 801117e:	89a3      	ldrh	r3, [r4, #12]
 8011180:	07db      	lsls	r3, r3, #31
 8011182:	d5e1      	bpl.n	8011148 <__swbuf_r+0x2e>
 8011184:	2e0a      	cmp	r6, #10
 8011186:	d1df      	bne.n	8011148 <__swbuf_r+0x2e>
 8011188:	4621      	mov	r1, r4
 801118a:	4628      	mov	r0, r5
 801118c:	f7ff fa82 	bl	8010694 <_fflush_r>
 8011190:	2800      	cmp	r0, #0
 8011192:	d0d9      	beq.n	8011148 <__swbuf_r+0x2e>
 8011194:	e7d6      	b.n	8011144 <__swbuf_r+0x2a>
	...

08011198 <__swsetup_r>:
 8011198:	b538      	push	{r3, r4, r5, lr}
 801119a:	4b29      	ldr	r3, [pc, #164]	@ (8011240 <__swsetup_r+0xa8>)
 801119c:	4605      	mov	r5, r0
 801119e:	6818      	ldr	r0, [r3, #0]
 80111a0:	460c      	mov	r4, r1
 80111a2:	b118      	cbz	r0, 80111ac <__swsetup_r+0x14>
 80111a4:	6a03      	ldr	r3, [r0, #32]
 80111a6:	b90b      	cbnz	r3, 80111ac <__swsetup_r+0x14>
 80111a8:	f7fc fd40 	bl	800dc2c <__sinit>
 80111ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80111b0:	0719      	lsls	r1, r3, #28
 80111b2:	d422      	bmi.n	80111fa <__swsetup_r+0x62>
 80111b4:	06da      	lsls	r2, r3, #27
 80111b6:	d407      	bmi.n	80111c8 <__swsetup_r+0x30>
 80111b8:	2209      	movs	r2, #9
 80111ba:	602a      	str	r2, [r5, #0]
 80111bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80111c0:	81a3      	strh	r3, [r4, #12]
 80111c2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80111c6:	e033      	b.n	8011230 <__swsetup_r+0x98>
 80111c8:	0758      	lsls	r0, r3, #29
 80111ca:	d512      	bpl.n	80111f2 <__swsetup_r+0x5a>
 80111cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80111ce:	b141      	cbz	r1, 80111e2 <__swsetup_r+0x4a>
 80111d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80111d4:	4299      	cmp	r1, r3
 80111d6:	d002      	beq.n	80111de <__swsetup_r+0x46>
 80111d8:	4628      	mov	r0, r5
 80111da:	f7fe fba9 	bl	800f930 <_free_r>
 80111de:	2300      	movs	r3, #0
 80111e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80111e2:	89a3      	ldrh	r3, [r4, #12]
 80111e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80111e8:	81a3      	strh	r3, [r4, #12]
 80111ea:	2300      	movs	r3, #0
 80111ec:	6063      	str	r3, [r4, #4]
 80111ee:	6923      	ldr	r3, [r4, #16]
 80111f0:	6023      	str	r3, [r4, #0]
 80111f2:	89a3      	ldrh	r3, [r4, #12]
 80111f4:	f043 0308 	orr.w	r3, r3, #8
 80111f8:	81a3      	strh	r3, [r4, #12]
 80111fa:	6923      	ldr	r3, [r4, #16]
 80111fc:	b94b      	cbnz	r3, 8011212 <__swsetup_r+0x7a>
 80111fe:	89a3      	ldrh	r3, [r4, #12]
 8011200:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8011204:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011208:	d003      	beq.n	8011212 <__swsetup_r+0x7a>
 801120a:	4621      	mov	r1, r4
 801120c:	4628      	mov	r0, r5
 801120e:	f7fd fbed 	bl	800e9ec <__smakebuf_r>
 8011212:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011216:	f013 0201 	ands.w	r2, r3, #1
 801121a:	d00a      	beq.n	8011232 <__swsetup_r+0x9a>
 801121c:	2200      	movs	r2, #0
 801121e:	60a2      	str	r2, [r4, #8]
 8011220:	6962      	ldr	r2, [r4, #20]
 8011222:	4252      	negs	r2, r2
 8011224:	61a2      	str	r2, [r4, #24]
 8011226:	6922      	ldr	r2, [r4, #16]
 8011228:	b942      	cbnz	r2, 801123c <__swsetup_r+0xa4>
 801122a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801122e:	d1c5      	bne.n	80111bc <__swsetup_r+0x24>
 8011230:	bd38      	pop	{r3, r4, r5, pc}
 8011232:	0799      	lsls	r1, r3, #30
 8011234:	bf58      	it	pl
 8011236:	6962      	ldrpl	r2, [r4, #20]
 8011238:	60a2      	str	r2, [r4, #8]
 801123a:	e7f4      	b.n	8011226 <__swsetup_r+0x8e>
 801123c:	2000      	movs	r0, #0
 801123e:	e7f7      	b.n	8011230 <__swsetup_r+0x98>
 8011240:	200001a8 	.word	0x200001a8

08011244 <__ascii_wctomb>:
 8011244:	4603      	mov	r3, r0
 8011246:	4608      	mov	r0, r1
 8011248:	b141      	cbz	r1, 801125c <__ascii_wctomb+0x18>
 801124a:	2aff      	cmp	r2, #255	@ 0xff
 801124c:	d904      	bls.n	8011258 <__ascii_wctomb+0x14>
 801124e:	228a      	movs	r2, #138	@ 0x8a
 8011250:	601a      	str	r2, [r3, #0]
 8011252:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8011256:	4770      	bx	lr
 8011258:	700a      	strb	r2, [r1, #0]
 801125a:	2001      	movs	r0, #1
 801125c:	4770      	bx	lr

0801125e <memmove>:
 801125e:	4288      	cmp	r0, r1
 8011260:	b510      	push	{r4, lr}
 8011262:	eb01 0402 	add.w	r4, r1, r2
 8011266:	d902      	bls.n	801126e <memmove+0x10>
 8011268:	4284      	cmp	r4, r0
 801126a:	4623      	mov	r3, r4
 801126c:	d807      	bhi.n	801127e <memmove+0x20>
 801126e:	1e43      	subs	r3, r0, #1
 8011270:	42a1      	cmp	r1, r4
 8011272:	d008      	beq.n	8011286 <memmove+0x28>
 8011274:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011278:	f803 2f01 	strb.w	r2, [r3, #1]!
 801127c:	e7f8      	b.n	8011270 <memmove+0x12>
 801127e:	4402      	add	r2, r0
 8011280:	4601      	mov	r1, r0
 8011282:	428a      	cmp	r2, r1
 8011284:	d100      	bne.n	8011288 <memmove+0x2a>
 8011286:	bd10      	pop	{r4, pc}
 8011288:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801128c:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8011290:	e7f7      	b.n	8011282 <memmove+0x24>
	...

08011294 <_lseek_r>:
 8011294:	b538      	push	{r3, r4, r5, lr}
 8011296:	4d07      	ldr	r5, [pc, #28]	@ (80112b4 <_lseek_r+0x20>)
 8011298:	4604      	mov	r4, r0
 801129a:	4608      	mov	r0, r1
 801129c:	4611      	mov	r1, r2
 801129e:	2200      	movs	r2, #0
 80112a0:	602a      	str	r2, [r5, #0]
 80112a2:	461a      	mov	r2, r3
 80112a4:	f7f6 fc1d 	bl	8007ae2 <_lseek>
 80112a8:	1c43      	adds	r3, r0, #1
 80112aa:	d102      	bne.n	80112b2 <_lseek_r+0x1e>
 80112ac:	682b      	ldr	r3, [r5, #0]
 80112ae:	b103      	cbz	r3, 80112b2 <_lseek_r+0x1e>
 80112b0:	6023      	str	r3, [r4, #0]
 80112b2:	bd38      	pop	{r3, r4, r5, pc}
 80112b4:	20000884 	.word	0x20000884

080112b8 <_read_r>:
 80112b8:	b538      	push	{r3, r4, r5, lr}
 80112ba:	4d07      	ldr	r5, [pc, #28]	@ (80112d8 <_read_r+0x20>)
 80112bc:	4604      	mov	r4, r0
 80112be:	4608      	mov	r0, r1
 80112c0:	4611      	mov	r1, r2
 80112c2:	2200      	movs	r2, #0
 80112c4:	602a      	str	r2, [r5, #0]
 80112c6:	461a      	mov	r2, r3
 80112c8:	f7f6 fbab 	bl	8007a22 <_read>
 80112cc:	1c43      	adds	r3, r0, #1
 80112ce:	d102      	bne.n	80112d6 <_read_r+0x1e>
 80112d0:	682b      	ldr	r3, [r5, #0]
 80112d2:	b103      	cbz	r3, 80112d6 <_read_r+0x1e>
 80112d4:	6023      	str	r3, [r4, #0]
 80112d6:	bd38      	pop	{r3, r4, r5, pc}
 80112d8:	20000884 	.word	0x20000884

080112dc <_write_r>:
 80112dc:	b538      	push	{r3, r4, r5, lr}
 80112de:	4d07      	ldr	r5, [pc, #28]	@ (80112fc <_write_r+0x20>)
 80112e0:	4604      	mov	r4, r0
 80112e2:	4608      	mov	r0, r1
 80112e4:	4611      	mov	r1, r2
 80112e6:	2200      	movs	r2, #0
 80112e8:	602a      	str	r2, [r5, #0]
 80112ea:	461a      	mov	r2, r3
 80112ec:	f7f6 fbb6 	bl	8007a5c <_write>
 80112f0:	1c43      	adds	r3, r0, #1
 80112f2:	d102      	bne.n	80112fa <_write_r+0x1e>
 80112f4:	682b      	ldr	r3, [r5, #0]
 80112f6:	b103      	cbz	r3, 80112fa <_write_r+0x1e>
 80112f8:	6023      	str	r3, [r4, #0]
 80112fa:	bd38      	pop	{r3, r4, r5, pc}
 80112fc:	20000884 	.word	0x20000884

08011300 <_close_r>:
 8011300:	b538      	push	{r3, r4, r5, lr}
 8011302:	4d06      	ldr	r5, [pc, #24]	@ (801131c <_close_r+0x1c>)
 8011304:	2300      	movs	r3, #0
 8011306:	4604      	mov	r4, r0
 8011308:	4608      	mov	r0, r1
 801130a:	602b      	str	r3, [r5, #0]
 801130c:	f7f6 fbc2 	bl	8007a94 <_close>
 8011310:	1c43      	adds	r3, r0, #1
 8011312:	d102      	bne.n	801131a <_close_r+0x1a>
 8011314:	682b      	ldr	r3, [r5, #0]
 8011316:	b103      	cbz	r3, 801131a <_close_r+0x1a>
 8011318:	6023      	str	r3, [r4, #0]
 801131a:	bd38      	pop	{r3, r4, r5, pc}
 801131c:	20000884 	.word	0x20000884

08011320 <__assert_func>:
 8011320:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011322:	4614      	mov	r4, r2
 8011324:	461a      	mov	r2, r3
 8011326:	4b09      	ldr	r3, [pc, #36]	@ (801134c <__assert_func+0x2c>)
 8011328:	681b      	ldr	r3, [r3, #0]
 801132a:	4605      	mov	r5, r0
 801132c:	68d8      	ldr	r0, [r3, #12]
 801132e:	b14c      	cbz	r4, 8011344 <__assert_func+0x24>
 8011330:	4b07      	ldr	r3, [pc, #28]	@ (8011350 <__assert_func+0x30>)
 8011332:	9100      	str	r1, [sp, #0]
 8011334:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011338:	4906      	ldr	r1, [pc, #24]	@ (8011354 <__assert_func+0x34>)
 801133a:	462b      	mov	r3, r5
 801133c:	f000 f816 	bl	801136c <fiprintf>
 8011340:	f000 f826 	bl	8011390 <abort>
 8011344:	4b04      	ldr	r3, [pc, #16]	@ (8011358 <__assert_func+0x38>)
 8011346:	461c      	mov	r4, r3
 8011348:	e7f3      	b.n	8011332 <__assert_func+0x12>
 801134a:	bf00      	nop
 801134c:	200001a8 	.word	0x200001a8
 8011350:	080127da 	.word	0x080127da
 8011354:	080127e7 	.word	0x080127e7
 8011358:	08012815 	.word	0x08012815

0801135c <_malloc_usable_size_r>:
 801135c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011360:	1f18      	subs	r0, r3, #4
 8011362:	2b00      	cmp	r3, #0
 8011364:	bfbc      	itt	lt
 8011366:	580b      	ldrlt	r3, [r1, r0]
 8011368:	18c0      	addlt	r0, r0, r3
 801136a:	4770      	bx	lr

0801136c <fiprintf>:
 801136c:	b40e      	push	{r1, r2, r3}
 801136e:	b503      	push	{r0, r1, lr}
 8011370:	4601      	mov	r1, r0
 8011372:	ab03      	add	r3, sp, #12
 8011374:	4805      	ldr	r0, [pc, #20]	@ (801138c <fiprintf+0x20>)
 8011376:	f853 2b04 	ldr.w	r2, [r3], #4
 801137a:	6800      	ldr	r0, [r0, #0]
 801137c:	9301      	str	r3, [sp, #4]
 801137e:	f7fe ffdb 	bl	8010338 <_vfiprintf_r>
 8011382:	b002      	add	sp, #8
 8011384:	f85d eb04 	ldr.w	lr, [sp], #4
 8011388:	b003      	add	sp, #12
 801138a:	4770      	bx	lr
 801138c:	200001a8 	.word	0x200001a8

08011390 <abort>:
 8011390:	b508      	push	{r3, lr}
 8011392:	2006      	movs	r0, #6
 8011394:	f000 f82c 	bl	80113f0 <raise>
 8011398:	2001      	movs	r0, #1
 801139a:	f7f6 fb37 	bl	8007a0c <_exit>

0801139e <_raise_r>:
 801139e:	291f      	cmp	r1, #31
 80113a0:	b538      	push	{r3, r4, r5, lr}
 80113a2:	4605      	mov	r5, r0
 80113a4:	460c      	mov	r4, r1
 80113a6:	d904      	bls.n	80113b2 <_raise_r+0x14>
 80113a8:	2316      	movs	r3, #22
 80113aa:	6003      	str	r3, [r0, #0]
 80113ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80113b0:	bd38      	pop	{r3, r4, r5, pc}
 80113b2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80113b4:	b112      	cbz	r2, 80113bc <_raise_r+0x1e>
 80113b6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80113ba:	b94b      	cbnz	r3, 80113d0 <_raise_r+0x32>
 80113bc:	4628      	mov	r0, r5
 80113be:	f000 f831 	bl	8011424 <_getpid_r>
 80113c2:	4622      	mov	r2, r4
 80113c4:	4601      	mov	r1, r0
 80113c6:	4628      	mov	r0, r5
 80113c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80113cc:	f000 b818 	b.w	8011400 <_kill_r>
 80113d0:	2b01      	cmp	r3, #1
 80113d2:	d00a      	beq.n	80113ea <_raise_r+0x4c>
 80113d4:	1c59      	adds	r1, r3, #1
 80113d6:	d103      	bne.n	80113e0 <_raise_r+0x42>
 80113d8:	2316      	movs	r3, #22
 80113da:	6003      	str	r3, [r0, #0]
 80113dc:	2001      	movs	r0, #1
 80113de:	e7e7      	b.n	80113b0 <_raise_r+0x12>
 80113e0:	2100      	movs	r1, #0
 80113e2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80113e6:	4620      	mov	r0, r4
 80113e8:	4798      	blx	r3
 80113ea:	2000      	movs	r0, #0
 80113ec:	e7e0      	b.n	80113b0 <_raise_r+0x12>
	...

080113f0 <raise>:
 80113f0:	4b02      	ldr	r3, [pc, #8]	@ (80113fc <raise+0xc>)
 80113f2:	4601      	mov	r1, r0
 80113f4:	6818      	ldr	r0, [r3, #0]
 80113f6:	f7ff bfd2 	b.w	801139e <_raise_r>
 80113fa:	bf00      	nop
 80113fc:	200001a8 	.word	0x200001a8

08011400 <_kill_r>:
 8011400:	b538      	push	{r3, r4, r5, lr}
 8011402:	4d07      	ldr	r5, [pc, #28]	@ (8011420 <_kill_r+0x20>)
 8011404:	2300      	movs	r3, #0
 8011406:	4604      	mov	r4, r0
 8011408:	4608      	mov	r0, r1
 801140a:	4611      	mov	r1, r2
 801140c:	602b      	str	r3, [r5, #0]
 801140e:	f7f6 faed 	bl	80079ec <_kill>
 8011412:	1c43      	adds	r3, r0, #1
 8011414:	d102      	bne.n	801141c <_kill_r+0x1c>
 8011416:	682b      	ldr	r3, [r5, #0]
 8011418:	b103      	cbz	r3, 801141c <_kill_r+0x1c>
 801141a:	6023      	str	r3, [r4, #0]
 801141c:	bd38      	pop	{r3, r4, r5, pc}
 801141e:	bf00      	nop
 8011420:	20000884 	.word	0x20000884

08011424 <_getpid_r>:
 8011424:	f7f6 bada 	b.w	80079dc <_getpid>

08011428 <_init>:
 8011428:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801142a:	bf00      	nop
 801142c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801142e:	bc08      	pop	{r3}
 8011430:	469e      	mov	lr, r3
 8011432:	4770      	bx	lr

08011434 <_fini>:
 8011434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011436:	bf00      	nop
 8011438:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801143a:	bc08      	pop	{r3}
 801143c:	469e      	mov	lr, r3
 801143e:	4770      	bx	lr
