
CMSIS_tm_message_processing_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006ec8  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08007078  08007078  00017078  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007298  08007298  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08007298  08007298  00017298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080072a0  080072a0  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080072a0  080072a0  000172a0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080072a4  080072a4  000172a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  080072a8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020074  2**0
                  CONTENTS
 10 .bss          0000723c  20000074  20000074  00020074  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200072b0  200072b0  00020074  2**0
                  ALLOC
 12 ._threadx_heap 00010000  00000000  00000000  00010000  2**0
                  ALLOC
 13 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 14 .debug_info   0001b7b8  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 000055d8  00000000  00000000  0003b85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00000f68  00000000  00000000  00040e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000bc8  00000000  00000000  00041da0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00028c23  00000000  00000000  00042968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001b4b3  00000000  00000000  0006b58b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000dc5bf  00000000  00000000  00086a3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000050  00000000  00000000  00162ffd  2**0
                  CONTENTS, READONLY
 22 .debug_frame  00003928  00000000  00000000  00163050  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000074 	.word	0x20000074
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08007060 	.word	0x08007060

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000078 	.word	0x20000078
 80001ec:	08007060 	.word	0x08007060

080001f0 <_tx_initialize_low_level>:
    .thumb_func
_tx_initialize_low_level:
@
@    /* Disable interrupts during ThreadX initialization.  */
@
    CPSID   i
 80001f0:	b672      	cpsid	i
@
@    /* Set base of available memory to end of non-initialised RAM area.  */
@
#ifdef USE_DYNAMIC_MEMORY_ALLOCATION
    LDR     r0, =_tx_initialize_unused_memory       @ Build address of unused memory pointer
 80001f2:	481d      	ldr	r0, [pc, #116]	; (8000268 <__tx_DBGHandler+0x6>)
    LDR     r1, =__RAM_segment_used_end__           @ Build first free address
 80001f4:	491d      	ldr	r1, [pc, #116]	; (800026c <__tx_DBGHandler+0xa>)
    ADD     r1, r1, #4                              @
 80001f6:	f101 0104 	add.w	r1, r1, #4
    STR     r1, [r0]                                @ Setup first unused memory pointer
 80001fa:	6001      	str	r1, [r0, #0]
#endif
@
@    /* Setup Vector Table Offset Register.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 80001fc:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000200:	491b      	ldr	r1, [pc, #108]	; (8000270 <__tx_DBGHandler+0xe>)
    STR     r1, [r0, #0xD08]                        @ Set vector table address
 8000202:	f8c0 1d08 	str.w	r1, [r0, #3336]	; 0xd08
@
@    /* Set system stack pointer from vector value.  */
@
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000206:	481b      	ldr	r0, [pc, #108]	; (8000274 <__tx_DBGHandler+0x12>)
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000208:	4919      	ldr	r1, [pc, #100]	; (8000270 <__tx_DBGHandler+0xe>)
    LDR     r1, [r1]                                @ Pickup reset stack pointer
 800020a:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                @ Save system stack pointer
 800020c:	6001      	str	r1, [r0, #0]
@
@    /* Enable the cycle count register.  */
@
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 800020e:	481a      	ldr	r0, [pc, #104]	; (8000278 <__tx_DBGHandler+0x16>)
    LDR     r1, [r0]                                @ Pickup the current value
 8000210:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              @ Set the CYCCNTENA bit
 8000212:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                @ Enable the cycle count register
 8000216:	6001      	str	r1, [r0, #0]
@
@    /* Configure SysTick for 100Hz clock, or 16384 cycles if no reference.  */
@
    MOV     r0, #0xE000E000                         @ Build address of NVIC registers
 8000218:	f04f 20e0 	mov.w	r0, #3758153728	; 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 800021c:	4917      	ldr	r1, [pc, #92]	; (800027c <__tx_DBGHandler+0x1a>)
    STR     r1, [r0, #0x14]                         @ Setup SysTick Reload Value
 800021e:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                @ Build SysTick Control Enable Value
 8000220:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         @ Setup SysTick Control
 8000224:	6101      	str	r1, [r0, #16]
@
@    /* Configure handler priorities.  */
@
    LDR     r1, =0x00000000                         @ Rsrv, UsgF, BusF, MemM
 8000226:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        @ Setup System Handlers 4-7 Priority Registers
 800022a:	f8c0 1d18 	str.w	r1, [r0, #3352]	; 0xd18

    LDR     r1, =0xFF000000                         @ SVCl, Rsrv, Rsrv, Rsrv
 800022e:	f04f 417f 	mov.w	r1, #4278190080	; 0xff000000
    STR     r1, [r0, #0xD1C]                        @ Setup System Handlers 8-11 Priority Registers
 8000232:	f8c0 1d1c 	str.w	r1, [r0, #3356]	; 0xd1c
                                                    @ Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 8000236:	4912      	ldr	r1, [pc, #72]	; (8000280 <__tx_DBGHandler+0x1e>)
    STR     r1, [r0, #0xD20]                        @ Setup System Handlers 12-15 Priority Registers
 8000238:	f8c0 1d20 	str.w	r1, [r0, #3360]	; 0xd20
                                                    @ Note: PnSV must be lowest priority, which is 0xFF
@
@    /* Return to caller.  */
@
    BX      lr
 800023c:	4770      	bx	lr

0800023e <__tx_BadHandler>:
@/* Define shells for each of the unused vectors.  */
@
    .global  __tx_BadHandler
    .thumb_func
__tx_BadHandler:
    B       __tx_BadHandler
 800023e:	f7ff bffe 	b.w	800023e <__tx_BadHandler>

08000242 <__tx_HardfaultHandler>:
@ /* added to catch the hardfault */

    .global  __tx_HardfaultHandler
    .thumb_func
__tx_HardfaultHandler:
    B       __tx_HardfaultHandler
 8000242:	f7ff bffe 	b.w	8000242 <__tx_HardfaultHandler>

08000246 <__tx_SVCallHandler>:
@ /* added to catch the SVC */

    .global  __tx_SVCallHandler
    .thumb_func
__tx_SVCallHandler:
    B       __tx_SVCallHandler
 8000246:	f7ff bffe 	b.w	8000246 <__tx_SVCallHandler>

0800024a <__tx_IntHandler>:
    .global  __tx_IntHandler
    .thumb_func
__tx_IntHandler:
@ VOID InterruptHandler (VOID)
@ {
    PUSH    {r0, lr}
 800024a:	b501      	push	{r0, lr}
@    /* BL <your C Function>.... */

#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 800024c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 8000250:	4770      	bx	lr

08000252 <SysTick_Handler>:
    .thumb_func
SysTick_Handler:
@ VOID TimerInterruptHandler (VOID)
@ {
@
    PUSH    {r0, lr}
 8000252:	b501      	push	{r0, lr}
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_enter             @ Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 8000254:	f000 f8a4 	bl	80003a0 <_tx_timer_interrupt>
#ifdef TX_ENABLE_EXECUTION_CHANGE_NOTIFY
    BL      _tx_execution_isr_exit              @ Call the ISR exit function
#endif
    POP     {r0, lr}
 8000258:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      LR
 800025c:	4770      	bx	lr

0800025e <__tx_NMIHandler>:

@ /* NMI, DBG handlers */
    .global  __tx_NMIHandler
    .thumb_func
__tx_NMIHandler:
    B       __tx_NMIHandler
 800025e:	f7ff bffe 	b.w	800025e <__tx_NMIHandler>

08000262 <__tx_DBGHandler>:

    .global  __tx_DBGHandler
    .thumb_func
__tx_DBGHandler:
    B       __tx_DBGHandler
 8000262:	f7ff bffe 	b.w	8000262 <__tx_DBGHandler>
 8000266:	0000      	.short	0x0000
    LDR     r0, =_tx_initialize_unused_memory       @ Build address of unused memory pointer
 8000268:	20006c00 	.word	0x20006c00
    LDR     r1, =__RAM_segment_used_end__           @ Build first free address
 800026c:	00000000 	.word	0x00000000
    LDR     r1, =g_pfnVectors                           @ Pickup address of vector table
 8000270:	08000000 	.word	0x08000000
    LDR     r0, =_tx_thread_system_stack_ptr        @ Build address of system stack pointer
 8000274:	20006c04 	.word	0x20006c04
    LDR     r0, =0xE0001000                         @ Build address of DWT register
 8000278:	e0001000 	.word	0xe0001000
    LDR     r1, =SYSTICK_CYCLES
 800027c:	0003d08f 	.word	0x0003d08f
    LDR     r1, =0x40FF0000                         @ SysT, PnSV, Rsrv, DbgM
 8000280:	40ff0000 	.word	0x40ff0000
	...

08000290 <_tx_thread_schedule>:
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */

    MOV     r0, #0                                  // Build value for TX_FALSE
 8000290:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000294:	4a2e      	ldr	r2, [pc, #184]	; (8000350 <tx_thread_fpu_disable+0x2>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 8000296:	6010      	str	r0, [r2, #0]

    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */

#ifdef __ARM_FP
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 8000298:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 800029c:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 80002a0:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 80002a4:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */

    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 80002a6:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 80002aa:	f04f 21e0 	mov.w	r1, #3758153728	; 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 80002ae:	f8c1 0d04 	str.w	r0, [r1, #3332]	; 0xd04
    DSB                                             // Complete all memory accesses
 80002b2:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 80002b6:	f3bf 8f6f 	isb	sy

080002ba <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 80002ba:	e7fe      	b.n	80002ba <__tx_wait_here>

080002bc <PendSV_Handler>:
    BL      _tx_execution_thread_exit               // Call the thread exit function
    POP     {r0, lr}                                // Recover LR
    CPSIE   i                                       // Enable interrupts
#endif

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80002bc:	4825      	ldr	r0, [pc, #148]	; (8000354 <tx_thread_fpu_disable+0x6>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80002be:	4a26      	ldr	r2, [pc, #152]	; (8000358 <tx_thread_fpu_disable+0xa>)
    MOV     r3, #0                                  // Build NULL value
 80002c0:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 80002c4:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 80002c6:	b191      	cbz	r1, 80002ee <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 80002c8:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 80002ca:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 80002ce:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 80002d2:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 80002d6:	d101      	bne.n	80002dc <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 80002d8:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

080002dc <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002dc:	4c1f      	ldr	r4, [pc, #124]	; (800035c <tx_thread_fpu_disable+0xe>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 80002de:	f84c ed04 	str.w	lr, [ip, #-4]!

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 80002e2:	6825      	ldr	r5, [r4, #0]
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 80002e4:	f8c1 c008 	str.w	ip, [r1, #8]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 80002e8:	b10d      	cbz	r5, 80002ee <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 80002ea:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 80002ec:	6023      	str	r3, [r4, #0]

080002ee <__tx_ts_new>:

__tx_ts_new:

    /* Now we are looking for a new thread to execute!  */

    CPSID   i                                       // Disable interrupts
 80002ee:	b672      	cpsid	i
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 80002f0:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 80002f2:	b1b1      	cbz	r1, 8000322 <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 80002f4:	6001      	str	r1, [r0, #0]
    CPSIE   i                                       // Enable interrupts
 80002f6:	b662      	cpsie	i

080002f8 <__tx_ts_restore>:

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 80002f8:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80002fa:	4c18      	ldr	r4, [pc, #96]	; (800035c <tx_thread_fpu_disable+0xe>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 80002fc:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 80002fe:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000302:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000304:	6025      	str	r5, [r4, #0]
    POP     {r0, r1}                                // Recover r0 and r1
#endif

    /* Restore the thread context and PSP.  */

    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 8000306:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 800030a:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 800030e:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 8000312:	d101      	bne.n	8000318 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 8000314:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000318 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000318:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 800031c:	f38c 8809 	msr	PSP, ip

    /* Return to thread.  */

    BX      lr                                      // Return to thread!
 8000320:	4770      	bx	lr

08000322 <__tx_ts_wait>:
    /* The following is the idle wait processing... in this case, no threads are ready for execution and the
       system will simply be idle until an interrupt occurs that makes a thread ready. Note that interrupts
       are disabled to allow use of WFI for waiting for a thread to arrive.  */

__tx_ts_wait:
    CPSID   i                                       // Disable interrupts
 8000322:	b672      	cpsid	i
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 8000324:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 8000326:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000328:	b949      	cbnz	r1, 800033e <__tx_ts_ready>

#ifdef TX_LOW_POWER
    PUSH    {r0-r3}
 800032a:	b40f      	push	{r0, r1, r2, r3}
    BL      tx_low_power_enter                      // Possibly enter low power mode
 800032c:	f005 fc16 	bl	8005b5c <tx_low_power_enter>
    POP     {r0-r3}
 8000330:	bc0f      	pop	{r0, r1, r2, r3}
    WFI                                             // Wait for interrupt
    ISB                                             // Ensure pipeline is flushed
#endif

#ifdef TX_LOW_POWER
    PUSH    {r0-r3}
 8000332:	b40f      	push	{r0, r1, r2, r3}
    BL      tx_low_power_exit                       // Exit low power mode
 8000334:	f005 fc2e 	bl	8005b94 <tx_low_power_exit>
    POP     {r0-r3}
 8000338:	bc0f      	pop	{r0, r1, r2, r3}
#endif

    CPSIE   i                                       // Enable interrupts
 800033a:	b662      	cpsie	i
    B       __tx_ts_wait                            // Loop to continue waiting
 800033c:	e7f1      	b.n	8000322 <__tx_ts_wait>

0800033e <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */

__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 800033e:	f04f 6700 	mov.w	r7, #134217728	; 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 8000342:	f04f 28e0 	mov.w	r8, #3758153728	; 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 8000346:	f8c8 7d04 	str.w	r7, [r8, #3332]	; 0xd04

    /* Re-enable interrupts and restore new thread.  */

    CPSIE   i                                       // Enable interrupts
 800034a:	b662      	cpsie	i
    B       __tx_ts_restore                         // Restore the thread
 800034c:	e7d4      	b.n	80002f8 <__tx_ts_restore>

0800034e <tx_thread_fpu_disable>:
tx_thread_fpu_disable:

    /* Automatic VPF logic is supported, this function is present only for
       backward compatibility purposes and therefore simply returns.  */

    BX      LR                                      // Return to caller
 800034e:	4770      	bx	lr
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000350:	20006d28 	.word	0x20006d28
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000354:	20006c08 	.word	0x20006c08
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000358:	20006c0c 	.word	0x20006c0c
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035c:	20007298 	.word	0x20007298

08000360 <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 8000360:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 8000362:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 8000366:	f1a2 0244 	sub.w	r2, r2, #68	; 0x44
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value
 800036a:	f06f 0302 	mvn.w	r3, #2
    STR     r3, [r2, #0]                            // Save on the stack
 800036e:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 8000370:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 8000374:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 8000376:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 8000378:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 800037a:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 800037c:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 800037e:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 8000380:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 8000382:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 8000384:	6253      	str	r3, [r2, #36]	; 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 8000386:	6293      	str	r3, [r2, #40]	; 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 8000388:	62d3      	str	r3, [r2, #44]	; 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 800038a:	6313      	str	r3, [r2, #48]	; 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 800038c:	6353      	str	r3, [r2, #52]	; 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 800038e:	f04f 33ff 	mov.w	r3, #4294967295
    STR     r3, [r2, #56]                           // Store initial lr
 8000392:	6393      	str	r3, [r2, #56]	; 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 8000394:	63d1      	str	r1, [r2, #60]	; 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 8000396:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 800039a:	6413      	str	r3, [r2, #64]	; 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 800039c:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 800039e:	4770      	bx	lr

080003a0 <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003a0:	4922      	ldr	r1, [pc, #136]	; (800042c <__tx_timer_nothing_expired+0x6>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003a2:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 80003a4:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 80003a8:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 80003aa:	4b21      	ldr	r3, [pc, #132]	; (8000430 <__tx_timer_nothing_expired+0xa>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 80003ac:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 80003ae:	b13a      	cbz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 80003b0:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 80003b4:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 80003b6:	b91a      	cbnz	r2, 80003c0 <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 80003b8:	4b1e      	ldr	r3, [pc, #120]	; (8000434 <__tx_timer_nothing_expired+0xe>)
    MOV     r0, #1                                  // Build expired value
 80003ba:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 80003be:	6018      	str	r0, [r3, #0]

080003c0 <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 80003c0:	491d      	ldr	r1, [pc, #116]	; (8000438 <__tx_timer_nothing_expired+0x12>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 80003c2:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 80003c4:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 80003c6:	b122      	cbz	r2, 80003d2 <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 80003c8:	4b1c      	ldr	r3, [pc, #112]	; (800043c <__tx_timer_nothing_expired+0x16>)
    MOV     r2, #1                                  // Build expired value
 80003ca:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 80003ce:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 80003d0:	e008      	b.n	80003e4 <__tx_timer_done>

080003d2 <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 80003d2:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 80003d6:	4b1a      	ldr	r3, [pc, #104]	; (8000440 <__tx_timer_nothing_expired+0x1a>)
    LDR     r2, [r3, #0]                            // Pickup list end
 80003d8:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 80003da:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 80003dc:	d101      	bne.n	80003e2 <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80003de:	4b19      	ldr	r3, [pc, #100]	; (8000444 <__tx_timer_nothing_expired+0x1e>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 80003e0:	6818      	ldr	r0, [r3, #0]

080003e2 <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 80003e2:	6008      	str	r0, [r1, #0]

080003e4 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 80003e4:	4b13      	ldr	r3, [pc, #76]	; (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 80003e6:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 80003e8:	b912      	cbnz	r2, 80003f0 <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 80003ea:	4914      	ldr	r1, [pc, #80]	; (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003ec:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 80003ee:	b1d0      	cbz	r0, 8000426 <__tx_timer_nothing_expired>

080003f0 <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    STMDB   sp!, {r0, lr}                           // Save the lr register on the stack
 80003f0:	e92d 4001 	stmdb	sp!, {r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 80003f4:	4911      	ldr	r1, [pc, #68]	; (800043c <__tx_timer_nothing_expired+0x16>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 80003f6:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 80003f8:	b108      	cbz	r0, 80003fe <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 80003fa:	f004 fdb7 	bl	8004f6c <_tx_timer_expiration_process>

080003fe <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 80003fe:	4b0d      	ldr	r3, [pc, #52]	; (8000434 <__tx_timer_nothing_expired+0xe>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 8000400:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 8000402:	b172      	cbz	r2, 8000422 <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 8000404:	f004 fd24 	bl	8004e50 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000408:	480f      	ldr	r0, [pc, #60]	; (8000448 <__tx_timer_nothing_expired+0x22>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 800040a:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 800040c:	b949      	cbnz	r1, 8000422 <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800040e:	480f      	ldr	r0, [pc, #60]	; (800044c <__tx_timer_nothing_expired+0x26>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 8000410:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000412:	4a0f      	ldr	r2, [pc, #60]	; (8000450 <__tx_timer_nothing_expired+0x2a>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 8000414:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000416:	480f      	ldr	r0, [pc, #60]	; (8000454 <__tx_timer_nothing_expired+0x2e>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000418:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
    CMP     r1, r3                                  // Are they the same?
 800041c:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 800041e:	d000      	beq.n	8000422 <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 8000420:	6002      	str	r2, [r0, #0]

08000422 <__tx_timer_not_ts_expiration>:

    // }

__tx_timer_not_ts_expiration:

    LDMIA   sp!, {r0, lr}                           // Recover lr register (r0 is just there for
 8000422:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000426 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000426:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 800042a:	4770      	bx	lr
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 800042c:	20006d34 	.word	0x20006d34
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000430:	20007298 	.word	0x20007298
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000434:	20006d38 	.word	0x20006d38
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000438:	20006dc4 	.word	0x20006dc4
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 800043c:	20006dc8 	.word	0x20006dc8
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000440:	20006dc0 	.word	0x20006dc0
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 8000444:	20006dbc 	.word	0x20006dbc
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000448:	20006d28 	.word	0x20006d28
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800044c:	20006c08 	.word	0x20006c08
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 8000450:	20006c0c 	.word	0x20006c0c
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000454:	e000ed04 	.word	0xe000ed04
	...

08000460 <memchr>:
 8000460:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000464:	2a10      	cmp	r2, #16
 8000466:	db2b      	blt.n	80004c0 <memchr+0x60>
 8000468:	f010 0f07 	tst.w	r0, #7
 800046c:	d008      	beq.n	8000480 <memchr+0x20>
 800046e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000472:	3a01      	subs	r2, #1
 8000474:	428b      	cmp	r3, r1
 8000476:	d02d      	beq.n	80004d4 <memchr+0x74>
 8000478:	f010 0f07 	tst.w	r0, #7
 800047c:	b342      	cbz	r2, 80004d0 <memchr+0x70>
 800047e:	d1f6      	bne.n	800046e <memchr+0xe>
 8000480:	b4f0      	push	{r4, r5, r6, r7}
 8000482:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000486:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800048a:	f022 0407 	bic.w	r4, r2, #7
 800048e:	f07f 0700 	mvns.w	r7, #0
 8000492:	2300      	movs	r3, #0
 8000494:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000498:	3c08      	subs	r4, #8
 800049a:	ea85 0501 	eor.w	r5, r5, r1
 800049e:	ea86 0601 	eor.w	r6, r6, r1
 80004a2:	fa85 f547 	uadd8	r5, r5, r7
 80004a6:	faa3 f587 	sel	r5, r3, r7
 80004aa:	fa86 f647 	uadd8	r6, r6, r7
 80004ae:	faa5 f687 	sel	r6, r5, r7
 80004b2:	b98e      	cbnz	r6, 80004d8 <memchr+0x78>
 80004b4:	d1ee      	bne.n	8000494 <memchr+0x34>
 80004b6:	bcf0      	pop	{r4, r5, r6, r7}
 80004b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80004bc:	f002 0207 	and.w	r2, r2, #7
 80004c0:	b132      	cbz	r2, 80004d0 <memchr+0x70>
 80004c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80004c6:	3a01      	subs	r2, #1
 80004c8:	ea83 0301 	eor.w	r3, r3, r1
 80004cc:	b113      	cbz	r3, 80004d4 <memchr+0x74>
 80004ce:	d1f8      	bne.n	80004c2 <memchr+0x62>
 80004d0:	2000      	movs	r0, #0
 80004d2:	4770      	bx	lr
 80004d4:	3801      	subs	r0, #1
 80004d6:	4770      	bx	lr
 80004d8:	2d00      	cmp	r5, #0
 80004da:	bf06      	itte	eq
 80004dc:	4635      	moveq	r5, r6
 80004de:	3803      	subeq	r0, #3
 80004e0:	3807      	subne	r0, #7
 80004e2:	f015 0f01 	tst.w	r5, #1
 80004e6:	d107      	bne.n	80004f8 <memchr+0x98>
 80004e8:	3001      	adds	r0, #1
 80004ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 80004ee:	bf02      	ittt	eq
 80004f0:	3001      	addeq	r0, #1
 80004f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80004f6:	3001      	addeq	r0, #1
 80004f8:	bcf0      	pop	{r4, r5, r6, r7}
 80004fa:	3801      	subs	r0, #1
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop

08000500 <__aeabi_uldivmod>:
 8000500:	b953      	cbnz	r3, 8000518 <__aeabi_uldivmod+0x18>
 8000502:	b94a      	cbnz	r2, 8000518 <__aeabi_uldivmod+0x18>
 8000504:	2900      	cmp	r1, #0
 8000506:	bf08      	it	eq
 8000508:	2800      	cmpeq	r0, #0
 800050a:	bf1c      	itt	ne
 800050c:	f04f 31ff 	movne.w	r1, #4294967295
 8000510:	f04f 30ff 	movne.w	r0, #4294967295
 8000514:	f000 b974 	b.w	8000800 <__aeabi_idiv0>
 8000518:	f1ad 0c08 	sub.w	ip, sp, #8
 800051c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000520:	f000 f806 	bl	8000530 <__udivmoddi4>
 8000524:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000528:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800052c:	b004      	add	sp, #16
 800052e:	4770      	bx	lr

08000530 <__udivmoddi4>:
 8000530:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000534:	9d08      	ldr	r5, [sp, #32]
 8000536:	4604      	mov	r4, r0
 8000538:	468e      	mov	lr, r1
 800053a:	2b00      	cmp	r3, #0
 800053c:	d14d      	bne.n	80005da <__udivmoddi4+0xaa>
 800053e:	428a      	cmp	r2, r1
 8000540:	4694      	mov	ip, r2
 8000542:	d969      	bls.n	8000618 <__udivmoddi4+0xe8>
 8000544:	fab2 f282 	clz	r2, r2
 8000548:	b152      	cbz	r2, 8000560 <__udivmoddi4+0x30>
 800054a:	fa01 f302 	lsl.w	r3, r1, r2
 800054e:	f1c2 0120 	rsb	r1, r2, #32
 8000552:	fa20 f101 	lsr.w	r1, r0, r1
 8000556:	fa0c fc02 	lsl.w	ip, ip, r2
 800055a:	ea41 0e03 	orr.w	lr, r1, r3
 800055e:	4094      	lsls	r4, r2
 8000560:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000564:	0c21      	lsrs	r1, r4, #16
 8000566:	fbbe f6f8 	udiv	r6, lr, r8
 800056a:	fa1f f78c 	uxth.w	r7, ip
 800056e:	fb08 e316 	mls	r3, r8, r6, lr
 8000572:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000576:	fb06 f107 	mul.w	r1, r6, r7
 800057a:	4299      	cmp	r1, r3
 800057c:	d90a      	bls.n	8000594 <__udivmoddi4+0x64>
 800057e:	eb1c 0303 	adds.w	r3, ip, r3
 8000582:	f106 30ff 	add.w	r0, r6, #4294967295
 8000586:	f080 811f 	bcs.w	80007c8 <__udivmoddi4+0x298>
 800058a:	4299      	cmp	r1, r3
 800058c:	f240 811c 	bls.w	80007c8 <__udivmoddi4+0x298>
 8000590:	3e02      	subs	r6, #2
 8000592:	4463      	add	r3, ip
 8000594:	1a5b      	subs	r3, r3, r1
 8000596:	b2a4      	uxth	r4, r4
 8000598:	fbb3 f0f8 	udiv	r0, r3, r8
 800059c:	fb08 3310 	mls	r3, r8, r0, r3
 80005a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80005a4:	fb00 f707 	mul.w	r7, r0, r7
 80005a8:	42a7      	cmp	r7, r4
 80005aa:	d90a      	bls.n	80005c2 <__udivmoddi4+0x92>
 80005ac:	eb1c 0404 	adds.w	r4, ip, r4
 80005b0:	f100 33ff 	add.w	r3, r0, #4294967295
 80005b4:	f080 810a 	bcs.w	80007cc <__udivmoddi4+0x29c>
 80005b8:	42a7      	cmp	r7, r4
 80005ba:	f240 8107 	bls.w	80007cc <__udivmoddi4+0x29c>
 80005be:	4464      	add	r4, ip
 80005c0:	3802      	subs	r0, #2
 80005c2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80005c6:	1be4      	subs	r4, r4, r7
 80005c8:	2600      	movs	r6, #0
 80005ca:	b11d      	cbz	r5, 80005d4 <__udivmoddi4+0xa4>
 80005cc:	40d4      	lsrs	r4, r2
 80005ce:	2300      	movs	r3, #0
 80005d0:	e9c5 4300 	strd	r4, r3, [r5]
 80005d4:	4631      	mov	r1, r6
 80005d6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005da:	428b      	cmp	r3, r1
 80005dc:	d909      	bls.n	80005f2 <__udivmoddi4+0xc2>
 80005de:	2d00      	cmp	r5, #0
 80005e0:	f000 80ef 	beq.w	80007c2 <__udivmoddi4+0x292>
 80005e4:	2600      	movs	r6, #0
 80005e6:	e9c5 0100 	strd	r0, r1, [r5]
 80005ea:	4630      	mov	r0, r6
 80005ec:	4631      	mov	r1, r6
 80005ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80005f2:	fab3 f683 	clz	r6, r3
 80005f6:	2e00      	cmp	r6, #0
 80005f8:	d14a      	bne.n	8000690 <__udivmoddi4+0x160>
 80005fa:	428b      	cmp	r3, r1
 80005fc:	d302      	bcc.n	8000604 <__udivmoddi4+0xd4>
 80005fe:	4282      	cmp	r2, r0
 8000600:	f200 80f9 	bhi.w	80007f6 <__udivmoddi4+0x2c6>
 8000604:	1a84      	subs	r4, r0, r2
 8000606:	eb61 0303 	sbc.w	r3, r1, r3
 800060a:	2001      	movs	r0, #1
 800060c:	469e      	mov	lr, r3
 800060e:	2d00      	cmp	r5, #0
 8000610:	d0e0      	beq.n	80005d4 <__udivmoddi4+0xa4>
 8000612:	e9c5 4e00 	strd	r4, lr, [r5]
 8000616:	e7dd      	b.n	80005d4 <__udivmoddi4+0xa4>
 8000618:	b902      	cbnz	r2, 800061c <__udivmoddi4+0xec>
 800061a:	deff      	udf	#255	; 0xff
 800061c:	fab2 f282 	clz	r2, r2
 8000620:	2a00      	cmp	r2, #0
 8000622:	f040 8092 	bne.w	800074a <__udivmoddi4+0x21a>
 8000626:	eba1 010c 	sub.w	r1, r1, ip
 800062a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800062e:	fa1f fe8c 	uxth.w	lr, ip
 8000632:	2601      	movs	r6, #1
 8000634:	0c20      	lsrs	r0, r4, #16
 8000636:	fbb1 f3f7 	udiv	r3, r1, r7
 800063a:	fb07 1113 	mls	r1, r7, r3, r1
 800063e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000642:	fb0e f003 	mul.w	r0, lr, r3
 8000646:	4288      	cmp	r0, r1
 8000648:	d908      	bls.n	800065c <__udivmoddi4+0x12c>
 800064a:	eb1c 0101 	adds.w	r1, ip, r1
 800064e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000652:	d202      	bcs.n	800065a <__udivmoddi4+0x12a>
 8000654:	4288      	cmp	r0, r1
 8000656:	f200 80cb 	bhi.w	80007f0 <__udivmoddi4+0x2c0>
 800065a:	4643      	mov	r3, r8
 800065c:	1a09      	subs	r1, r1, r0
 800065e:	b2a4      	uxth	r4, r4
 8000660:	fbb1 f0f7 	udiv	r0, r1, r7
 8000664:	fb07 1110 	mls	r1, r7, r0, r1
 8000668:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800066c:	fb0e fe00 	mul.w	lr, lr, r0
 8000670:	45a6      	cmp	lr, r4
 8000672:	d908      	bls.n	8000686 <__udivmoddi4+0x156>
 8000674:	eb1c 0404 	adds.w	r4, ip, r4
 8000678:	f100 31ff 	add.w	r1, r0, #4294967295
 800067c:	d202      	bcs.n	8000684 <__udivmoddi4+0x154>
 800067e:	45a6      	cmp	lr, r4
 8000680:	f200 80bb 	bhi.w	80007fa <__udivmoddi4+0x2ca>
 8000684:	4608      	mov	r0, r1
 8000686:	eba4 040e 	sub.w	r4, r4, lr
 800068a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800068e:	e79c      	b.n	80005ca <__udivmoddi4+0x9a>
 8000690:	f1c6 0720 	rsb	r7, r6, #32
 8000694:	40b3      	lsls	r3, r6
 8000696:	fa22 fc07 	lsr.w	ip, r2, r7
 800069a:	ea4c 0c03 	orr.w	ip, ip, r3
 800069e:	fa20 f407 	lsr.w	r4, r0, r7
 80006a2:	fa01 f306 	lsl.w	r3, r1, r6
 80006a6:	431c      	orrs	r4, r3
 80006a8:	40f9      	lsrs	r1, r7
 80006aa:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80006ae:	fa00 f306 	lsl.w	r3, r0, r6
 80006b2:	fbb1 f8f9 	udiv	r8, r1, r9
 80006b6:	0c20      	lsrs	r0, r4, #16
 80006b8:	fa1f fe8c 	uxth.w	lr, ip
 80006bc:	fb09 1118 	mls	r1, r9, r8, r1
 80006c0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80006c4:	fb08 f00e 	mul.w	r0, r8, lr
 80006c8:	4288      	cmp	r0, r1
 80006ca:	fa02 f206 	lsl.w	r2, r2, r6
 80006ce:	d90b      	bls.n	80006e8 <__udivmoddi4+0x1b8>
 80006d0:	eb1c 0101 	adds.w	r1, ip, r1
 80006d4:	f108 3aff 	add.w	sl, r8, #4294967295
 80006d8:	f080 8088 	bcs.w	80007ec <__udivmoddi4+0x2bc>
 80006dc:	4288      	cmp	r0, r1
 80006de:	f240 8085 	bls.w	80007ec <__udivmoddi4+0x2bc>
 80006e2:	f1a8 0802 	sub.w	r8, r8, #2
 80006e6:	4461      	add	r1, ip
 80006e8:	1a09      	subs	r1, r1, r0
 80006ea:	b2a4      	uxth	r4, r4
 80006ec:	fbb1 f0f9 	udiv	r0, r1, r9
 80006f0:	fb09 1110 	mls	r1, r9, r0, r1
 80006f4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80006f8:	fb00 fe0e 	mul.w	lr, r0, lr
 80006fc:	458e      	cmp	lr, r1
 80006fe:	d908      	bls.n	8000712 <__udivmoddi4+0x1e2>
 8000700:	eb1c 0101 	adds.w	r1, ip, r1
 8000704:	f100 34ff 	add.w	r4, r0, #4294967295
 8000708:	d26c      	bcs.n	80007e4 <__udivmoddi4+0x2b4>
 800070a:	458e      	cmp	lr, r1
 800070c:	d96a      	bls.n	80007e4 <__udivmoddi4+0x2b4>
 800070e:	3802      	subs	r0, #2
 8000710:	4461      	add	r1, ip
 8000712:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000716:	fba0 9402 	umull	r9, r4, r0, r2
 800071a:	eba1 010e 	sub.w	r1, r1, lr
 800071e:	42a1      	cmp	r1, r4
 8000720:	46c8      	mov	r8, r9
 8000722:	46a6      	mov	lr, r4
 8000724:	d356      	bcc.n	80007d4 <__udivmoddi4+0x2a4>
 8000726:	d053      	beq.n	80007d0 <__udivmoddi4+0x2a0>
 8000728:	b15d      	cbz	r5, 8000742 <__udivmoddi4+0x212>
 800072a:	ebb3 0208 	subs.w	r2, r3, r8
 800072e:	eb61 010e 	sbc.w	r1, r1, lr
 8000732:	fa01 f707 	lsl.w	r7, r1, r7
 8000736:	fa22 f306 	lsr.w	r3, r2, r6
 800073a:	40f1      	lsrs	r1, r6
 800073c:	431f      	orrs	r7, r3
 800073e:	e9c5 7100 	strd	r7, r1, [r5]
 8000742:	2600      	movs	r6, #0
 8000744:	4631      	mov	r1, r6
 8000746:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800074a:	f1c2 0320 	rsb	r3, r2, #32
 800074e:	40d8      	lsrs	r0, r3
 8000750:	fa0c fc02 	lsl.w	ip, ip, r2
 8000754:	fa21 f303 	lsr.w	r3, r1, r3
 8000758:	4091      	lsls	r1, r2
 800075a:	4301      	orrs	r1, r0
 800075c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000760:	fa1f fe8c 	uxth.w	lr, ip
 8000764:	fbb3 f0f7 	udiv	r0, r3, r7
 8000768:	fb07 3610 	mls	r6, r7, r0, r3
 800076c:	0c0b      	lsrs	r3, r1, #16
 800076e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000772:	fb00 f60e 	mul.w	r6, r0, lr
 8000776:	429e      	cmp	r6, r3
 8000778:	fa04 f402 	lsl.w	r4, r4, r2
 800077c:	d908      	bls.n	8000790 <__udivmoddi4+0x260>
 800077e:	eb1c 0303 	adds.w	r3, ip, r3
 8000782:	f100 38ff 	add.w	r8, r0, #4294967295
 8000786:	d22f      	bcs.n	80007e8 <__udivmoddi4+0x2b8>
 8000788:	429e      	cmp	r6, r3
 800078a:	d92d      	bls.n	80007e8 <__udivmoddi4+0x2b8>
 800078c:	3802      	subs	r0, #2
 800078e:	4463      	add	r3, ip
 8000790:	1b9b      	subs	r3, r3, r6
 8000792:	b289      	uxth	r1, r1
 8000794:	fbb3 f6f7 	udiv	r6, r3, r7
 8000798:	fb07 3316 	mls	r3, r7, r6, r3
 800079c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80007a0:	fb06 f30e 	mul.w	r3, r6, lr
 80007a4:	428b      	cmp	r3, r1
 80007a6:	d908      	bls.n	80007ba <__udivmoddi4+0x28a>
 80007a8:	eb1c 0101 	adds.w	r1, ip, r1
 80007ac:	f106 38ff 	add.w	r8, r6, #4294967295
 80007b0:	d216      	bcs.n	80007e0 <__udivmoddi4+0x2b0>
 80007b2:	428b      	cmp	r3, r1
 80007b4:	d914      	bls.n	80007e0 <__udivmoddi4+0x2b0>
 80007b6:	3e02      	subs	r6, #2
 80007b8:	4461      	add	r1, ip
 80007ba:	1ac9      	subs	r1, r1, r3
 80007bc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80007c0:	e738      	b.n	8000634 <__udivmoddi4+0x104>
 80007c2:	462e      	mov	r6, r5
 80007c4:	4628      	mov	r0, r5
 80007c6:	e705      	b.n	80005d4 <__udivmoddi4+0xa4>
 80007c8:	4606      	mov	r6, r0
 80007ca:	e6e3      	b.n	8000594 <__udivmoddi4+0x64>
 80007cc:	4618      	mov	r0, r3
 80007ce:	e6f8      	b.n	80005c2 <__udivmoddi4+0x92>
 80007d0:	454b      	cmp	r3, r9
 80007d2:	d2a9      	bcs.n	8000728 <__udivmoddi4+0x1f8>
 80007d4:	ebb9 0802 	subs.w	r8, r9, r2
 80007d8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80007dc:	3801      	subs	r0, #1
 80007de:	e7a3      	b.n	8000728 <__udivmoddi4+0x1f8>
 80007e0:	4646      	mov	r6, r8
 80007e2:	e7ea      	b.n	80007ba <__udivmoddi4+0x28a>
 80007e4:	4620      	mov	r0, r4
 80007e6:	e794      	b.n	8000712 <__udivmoddi4+0x1e2>
 80007e8:	4640      	mov	r0, r8
 80007ea:	e7d1      	b.n	8000790 <__udivmoddi4+0x260>
 80007ec:	46d0      	mov	r8, sl
 80007ee:	e77b      	b.n	80006e8 <__udivmoddi4+0x1b8>
 80007f0:	3b02      	subs	r3, #2
 80007f2:	4461      	add	r1, ip
 80007f4:	e732      	b.n	800065c <__udivmoddi4+0x12c>
 80007f6:	4630      	mov	r0, r6
 80007f8:	e709      	b.n	800060e <__udivmoddi4+0xde>
 80007fa:	4464      	add	r4, ip
 80007fc:	3802      	subs	r0, #2
 80007fe:	e742      	b.n	8000686 <__udivmoddi4+0x156>

08000800 <__aeabi_idiv0>:
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop

08000804 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b086      	sub	sp, #24
 8000808:	af02      	add	r7, sp, #8
 800080a:	6078      	str	r0, [r7, #4]

  /* USER CODE END  tx_application_define */

  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800080c:	2334      	movs	r3, #52	; 0x34
 800080e:	9300      	str	r3, [sp, #0]
 8000810:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000814:	4a08      	ldr	r2, [pc, #32]	; (8000838 <tx_application_define+0x34>)
 8000816:	4909      	ldr	r1, [pc, #36]	; (800083c <tx_application_define+0x38>)
 8000818:	4809      	ldr	r0, [pc, #36]	; (8000840 <tx_application_define+0x3c>)
 800081a:	f004 fe51 	bl	80054c0 <_txe_byte_pool_create>
 800081e:	4603      	mov	r3, r0
 8000820:	2b00      	cmp	r3, #0
 8000822:	d104      	bne.n	800082e <tx_application_define+0x2a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000824:	4b06      	ldr	r3, [pc, #24]	; (8000840 <tx_application_define+0x3c>)
 8000826:	60fb      	str	r3, [r7, #12]

    if (App_ThreadX_Init(memory_ptr) != TX_SUCCESS)
 8000828:	68f8      	ldr	r0, [r7, #12]
 800082a:	f000 f80b 	bl	8000844 <App_ThreadX_Init>

    /* USER CODE END  App_ThreadX_Init_Success */

  }

}
 800082e:	bf00      	nop
 8000830:	3710      	adds	r7, #16
 8000832:	46bd      	mov	sp, r7
 8000834:	bd80      	pop	{r7, pc}
 8000836:	bf00      	nop
 8000838:	20000090 	.word	0x20000090
 800083c:	08007078 	.word	0x08007078
 8000840:	20000490 	.word	0x20000490

08000844 <App_ThreadX_Init>:
  * @brief  Application ThreadX Initialization.
  * @param memory_ptr: memory pointer
  * @retval int
  */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000844:	b480      	push	{r7}
 8000846:	b085      	sub	sp, #20
 8000848:	af00      	add	r7, sp, #0
 800084a:	6078      	str	r0, [r7, #4]
  UINT ret = TX_SUCCESS;
 800084c:	2300      	movs	r3, #0
 800084e:	60fb      	str	r3, [r7, #12]
  TX_BYTE_POOL *byte_pool = (TX_BYTE_POOL*)memory_ptr;
 8000850:	687b      	ldr	r3, [r7, #4]
 8000852:	60bb      	str	r3, [r7, #8]
  /* USER CODE BEGIN App_ThreadX_Init */
  (void)byte_pool;

  /* USER CODE END App_ThreadX_Init */

  return ret;
 8000854:	68fb      	ldr	r3, [r7, #12]
}
 8000856:	4618      	mov	r0, r3
 8000858:	3714      	adds	r7, #20
 800085a:	46bd      	mov	sp, r7
 800085c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000860:	4770      	bx	lr

08000862 <MX_ThreadX_Init>:
  * @brief  MX_ThreadX_Init
  * @param  None
  * @retval None
  */
void MX_ThreadX_Init(void)
{
 8000862:	b580      	push	{r7, lr}
 8000864:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN  Before_Kernel_Start */


  /* USER CODE END  Before_Kernel_Start */

	osKernelStart();
 8000866:	f002 fa15 	bl	8002c94 <osKernelStart>


  /* USER CODE BEGIN  Kernel_Start_Error */

  /* USER CODE END  Kernel_Start_Error */
}
 800086a:	bf00      	nop
 800086c:	bd80      	pop	{r7, pc}
	...

08000870 <_write>:
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len) {
 8000870:	b580      	push	{r7, lr}
 8000872:	b084      	sub	sp, #16
 8000874:	af00      	add	r7, sp, #0
 8000876:	60f8      	str	r0, [r7, #12]
 8000878:	60b9      	str	r1, [r7, #8]
 800087a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	b29a      	uxth	r2, r3
 8000880:	f04f 33ff 	mov.w	r3, #4294967295
 8000884:	68b9      	ldr	r1, [r7, #8]
 8000886:	4804      	ldr	r0, [pc, #16]	; (8000898 <_write+0x28>)
 8000888:	f001 fdc7 	bl	800241a <HAL_UART_Transmit>
  return len;
 800088c:	687b      	ldr	r3, [r7, #4]
}
 800088e:	4618      	mov	r0, r3
 8000890:	3710      	adds	r7, #16
 8000892:	46bd      	mov	sp, r7
 8000894:	bd80      	pop	{r7, pc}
 8000896:	bf00      	nop
 8000898:	200004c4 	.word	0x200004c4

0800089c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008a0:	f000 fdcc 	bl	800143c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008a4:	f000 f80e 	bl	80008c4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80008a8:	f000 f8a2 	bl	80009f0 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80008ac:	f000 f876 	bl	800099c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */
  osKernelInitialize();
 80008b0:	f002 f9c4 	bl	8002c3c <osKernelInitialize>
   tm_main();
 80008b4:	f000 fc1c 	bl	80010f0 <tm_main>
   osKernelStart();
 80008b8:	f002 f9ec 	bl	8002c94 <osKernelStart>

  MX_ThreadX_Init();
 80008bc:	f7ff ffd1 	bl	8000862 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80008c0:	e7fe      	b.n	80008c0 <main+0x24>
	...

080008c4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b094      	sub	sp, #80	; 0x50
 80008c8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ca:	f107 0320 	add.w	r3, r7, #32
 80008ce:	2230      	movs	r2, #48	; 0x30
 80008d0:	2100      	movs	r1, #0
 80008d2:	4618      	mov	r0, r3
 80008d4:	f005 fa60 	bl	8005d98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008d8:	f107 030c 	add.w	r3, r7, #12
 80008dc:	2200      	movs	r2, #0
 80008de:	601a      	str	r2, [r3, #0]
 80008e0:	605a      	str	r2, [r3, #4]
 80008e2:	609a      	str	r2, [r3, #8]
 80008e4:	60da      	str	r2, [r3, #12]
 80008e6:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008e8:	2300      	movs	r3, #0
 80008ea:	60bb      	str	r3, [r7, #8]
 80008ec:	4b29      	ldr	r3, [pc, #164]	; (8000994 <SystemClock_Config+0xd0>)
 80008ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f0:	4a28      	ldr	r2, [pc, #160]	; (8000994 <SystemClock_Config+0xd0>)
 80008f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008f6:	6413      	str	r3, [r2, #64]	; 0x40
 80008f8:	4b26      	ldr	r3, [pc, #152]	; (8000994 <SystemClock_Config+0xd0>)
 80008fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000900:	60bb      	str	r3, [r7, #8]
 8000902:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000904:	2300      	movs	r3, #0
 8000906:	607b      	str	r3, [r7, #4]
 8000908:	4b23      	ldr	r3, [pc, #140]	; (8000998 <SystemClock_Config+0xd4>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000910:	4a21      	ldr	r2, [pc, #132]	; (8000998 <SystemClock_Config+0xd4>)
 8000912:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000916:	6013      	str	r3, [r2, #0]
 8000918:	4b1f      	ldr	r3, [pc, #124]	; (8000998 <SystemClock_Config+0xd4>)
 800091a:	681b      	ldr	r3, [r3, #0]
 800091c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000920:	607b      	str	r3, [r7, #4]
 8000922:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000924:	2302      	movs	r3, #2
 8000926:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000928:	2301      	movs	r3, #1
 800092a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800092c:	2310      	movs	r3, #16
 800092e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000930:	2302      	movs	r3, #2
 8000932:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000934:	2300      	movs	r3, #0
 8000936:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000938:	2308      	movs	r3, #8
 800093a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 50;
 800093c:	2332      	movs	r3, #50	; 0x32
 800093e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000940:	2304      	movs	r3, #4
 8000942:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000944:	2307      	movs	r3, #7
 8000946:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000948:	f107 0320 	add.w	r3, r7, #32
 800094c:	4618      	mov	r0, r3
 800094e:	f001 f87f 	bl	8001a50 <HAL_RCC_OscConfig>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <SystemClock_Config+0x98>
  {
    Error_Handler();
 8000958:	f000 faa4 	bl	8000ea4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800095c:	230f      	movs	r3, #15
 800095e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000960:	2302      	movs	r3, #2
 8000962:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000964:	2300      	movs	r3, #0
 8000966:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV8;
 8000968:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800096c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 800096e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000972:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000974:	f107 030c 	add.w	r3, r7, #12
 8000978:	2100      	movs	r1, #0
 800097a:	4618      	mov	r0, r3
 800097c:	f001 fae0 	bl	8001f40 <HAL_RCC_ClockConfig>
 8000980:	4603      	mov	r3, r0
 8000982:	2b00      	cmp	r3, #0
 8000984:	d001      	beq.n	800098a <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000986:	f000 fa8d 	bl	8000ea4 <Error_Handler>
  }
}
 800098a:	bf00      	nop
 800098c:	3750      	adds	r7, #80	; 0x50
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40023800 	.word	0x40023800
 8000998:	40007000 	.word	0x40007000

0800099c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009a0:	4b11      	ldr	r3, [pc, #68]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009a2:	4a12      	ldr	r2, [pc, #72]	; (80009ec <MX_USART1_UART_Init+0x50>)
 80009a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009a6:	4b10      	ldr	r3, [pc, #64]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009ae:	4b0e      	ldr	r3, [pc, #56]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009b0:	2200      	movs	r2, #0
 80009b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009b4:	4b0c      	ldr	r3, [pc, #48]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009ba:	4b0b      	ldr	r3, [pc, #44]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009c0:	4b09      	ldr	r3, [pc, #36]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009c2:	220c      	movs	r2, #12
 80009c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009c6:	4b08      	ldr	r3, [pc, #32]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009cc:	4b06      	ldr	r3, [pc, #24]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009ce:	2200      	movs	r2, #0
 80009d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009d2:	4805      	ldr	r0, [pc, #20]	; (80009e8 <MX_USART1_UART_Init+0x4c>)
 80009d4:	f001 fcd4 	bl	8002380 <HAL_UART_Init>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009de:	f000 fa61 	bl	8000ea4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009e2:	bf00      	nop
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	200004c4 	.word	0x200004c4
 80009ec:	40011000 	.word	0x40011000

080009f0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b08e      	sub	sp, #56	; 0x38
 80009f4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009f6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009fa:	2200      	movs	r2, #0
 80009fc:	601a      	str	r2, [r3, #0]
 80009fe:	605a      	str	r2, [r3, #4]
 8000a00:	609a      	str	r2, [r3, #8]
 8000a02:	60da      	str	r2, [r3, #12]
 8000a04:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a06:	2300      	movs	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
 8000a0a:	4bb2      	ldr	r3, [pc, #712]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a0e:	4ab1      	ldr	r2, [pc, #708]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a10:	f043 0304 	orr.w	r3, r3, #4
 8000a14:	6313      	str	r3, [r2, #48]	; 0x30
 8000a16:	4baf      	ldr	r3, [pc, #700]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a1a:	f003 0304 	and.w	r3, r3, #4
 8000a1e:	623b      	str	r3, [r7, #32]
 8000a20:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a22:	2300      	movs	r3, #0
 8000a24:	61fb      	str	r3, [r7, #28]
 8000a26:	4bab      	ldr	r3, [pc, #684]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2a:	4aaa      	ldr	r2, [pc, #680]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a2c:	f043 0320 	orr.w	r3, r3, #32
 8000a30:	6313      	str	r3, [r2, #48]	; 0x30
 8000a32:	4ba8      	ldr	r3, [pc, #672]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a36:	f003 0320 	and.w	r3, r3, #32
 8000a3a:	61fb      	str	r3, [r7, #28]
 8000a3c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61bb      	str	r3, [r7, #24]
 8000a42:	4ba4      	ldr	r3, [pc, #656]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a46:	4aa3      	ldr	r2, [pc, #652]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a48:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000a4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000a4e:	4ba1      	ldr	r3, [pc, #644]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000a56:	61bb      	str	r3, [r7, #24]
 8000a58:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	617b      	str	r3, [r7, #20]
 8000a5e:	4b9d      	ldr	r3, [pc, #628]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a62:	4a9c      	ldr	r2, [pc, #624]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a64:	f043 0301 	orr.w	r3, r3, #1
 8000a68:	6313      	str	r3, [r2, #48]	; 0x30
 8000a6a:	4b9a      	ldr	r3, [pc, #616]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a6e:	f003 0301 	and.w	r3, r3, #1
 8000a72:	617b      	str	r3, [r7, #20]
 8000a74:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a76:	2300      	movs	r3, #0
 8000a78:	613b      	str	r3, [r7, #16]
 8000a7a:	4b96      	ldr	r3, [pc, #600]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7e:	4a95      	ldr	r2, [pc, #596]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a80:	f043 0302 	orr.w	r3, r3, #2
 8000a84:	6313      	str	r3, [r2, #48]	; 0x30
 8000a86:	4b93      	ldr	r3, [pc, #588]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a8a:	f003 0302 	and.w	r3, r3, #2
 8000a8e:	613b      	str	r3, [r7, #16]
 8000a90:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000a92:	2300      	movs	r3, #0
 8000a94:	60fb      	str	r3, [r7, #12]
 8000a96:	4b8f      	ldr	r3, [pc, #572]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a9a:	4a8e      	ldr	r2, [pc, #568]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000a9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000aa0:	6313      	str	r3, [r2, #48]	; 0x30
 8000aa2:	4b8c      	ldr	r3, [pc, #560]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000aa6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000aaa:	60fb      	str	r3, [r7, #12]
 8000aac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60bb      	str	r3, [r7, #8]
 8000ab2:	4b88      	ldr	r3, [pc, #544]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ab4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ab6:	4a87      	ldr	r2, [pc, #540]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ab8:	f043 0310 	orr.w	r3, r3, #16
 8000abc:	6313      	str	r3, [r2, #48]	; 0x30
 8000abe:	4b85      	ldr	r3, [pc, #532]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ac0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ac2:	f003 0310 	and.w	r3, r3, #16
 8000ac6:	60bb      	str	r3, [r7, #8]
 8000ac8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000aca:	2300      	movs	r3, #0
 8000acc:	607b      	str	r3, [r7, #4]
 8000ace:	4b81      	ldr	r3, [pc, #516]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ad2:	4a80      	ldr	r2, [pc, #512]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000ad4:	f043 0308 	orr.w	r3, r3, #8
 8000ad8:	6313      	str	r3, [r2, #48]	; 0x30
 8000ada:	4b7e      	ldr	r3, [pc, #504]	; (8000cd4 <MX_GPIO_Init+0x2e4>)
 8000adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ade:	f003 0308 	and.w	r3, r3, #8
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2116      	movs	r1, #22
 8000aea:	487b      	ldr	r0, [pc, #492]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000aec:	f000 ff96 	bl	8001a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8000af0:	2200      	movs	r2, #0
 8000af2:	2180      	movs	r1, #128	; 0x80
 8000af4:	4879      	ldr	r0, [pc, #484]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000af6:	f000 ff91 	bl	8001a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 8000afa:	2200      	movs	r2, #0
 8000afc:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 8000b00:	4877      	ldr	r0, [pc, #476]	; (8000ce0 <MX_GPIO_Init+0x2f0>)
 8000b02:	f000 ff8b 	bl	8001a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 8000b06:	2200      	movs	r2, #0
 8000b08:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 8000b0c:	4875      	ldr	r0, [pc, #468]	; (8000ce4 <MX_GPIO_Init+0x2f4>)
 8000b0e:	f000 ff85 	bl	8001a1c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A0_Pin A1_Pin A2_Pin A3_Pin
                           A4_Pin A5_Pin SDNRAS_Pin A6_Pin
                           A7_Pin A8_Pin A9_Pin */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin
 8000b12:	f64f 033f 	movw	r3, #63551	; 0xf83f
 8000b16:	627b      	str	r3, [r7, #36]	; 0x24
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b18:	2302      	movs	r3, #2
 8000b1a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b1c:	2300      	movs	r3, #0
 8000b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b20:	2303      	movs	r3, #3
 8000b22:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b24:	230c      	movs	r3, #12
 8000b26:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b28:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b2c:	4619      	mov	r1, r3
 8000b2e:	486e      	ldr	r0, [pc, #440]	; (8000ce8 <MX_GPIO_Init+0x2f8>)
 8000b30:	f000 fdc8 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI5_SCK_Pin SPI5_MISO_Pin SPI5_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8000b34:	f44f 7360 	mov.w	r3, #896	; 0x380
 8000b38:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3a:	2302      	movs	r3, #2
 8000b3c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b3e:	2300      	movs	r3, #0
 8000b40:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b42:	2300      	movs	r3, #0
 8000b44:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8000b46:	2305      	movs	r3, #5
 8000b48:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000b4a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b4e:	4619      	mov	r1, r3
 8000b50:	4865      	ldr	r0, [pc, #404]	; (8000ce8 <MX_GPIO_Init+0x2f8>)
 8000b52:	f000 fdb7 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8000b56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5c:	2302      	movs	r3, #2
 8000b5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b64:	2300      	movs	r3, #0
 8000b66:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000b68:	230e      	movs	r3, #14
 8000b6a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000b6c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b70:	4619      	mov	r1, r3
 8000b72:	485d      	ldr	r0, [pc, #372]	; (8000ce8 <MX_GPIO_Init+0x2f8>)
 8000b74:	f000 fda6 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SDNWE_Pin */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 8000b78:	2301      	movs	r3, #1
 8000b7a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b7c:	2302      	movs	r3, #2
 8000b7e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b80:	2300      	movs	r3, #0
 8000b82:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b84:	2303      	movs	r3, #3
 8000b86:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000b88:	230c      	movs	r3, #12
 8000b8a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 8000b8c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000b90:	4619      	mov	r1, r3
 8000b92:	4851      	ldr	r0, [pc, #324]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000b94:	f000 fd96 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : NCS_MEMS_SPI_Pin CSX_Pin OTG_FS_PSO_Pin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 8000b98:	2316      	movs	r3, #22
 8000b9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b9c:	2301      	movs	r3, #1
 8000b9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ba4:	2300      	movs	r3, #0
 8000ba6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ba8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bac:	4619      	mov	r1, r3
 8000bae:	484a      	ldr	r0, [pc, #296]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000bb0:	f000 fd88 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B1_Pin MEMS_INT1_Pin MEMS_INT2_Pin TP_INT1_Pin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 8000bb4:	f248 0307 	movw	r3, #32775	; 0x8007
 8000bb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000bba:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000bbe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bc4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bc8:	4619      	mov	r1, r3
 8000bca:	4844      	ldr	r0, [pc, #272]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000bcc:	f000 fd7a 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : B5_Pin VSYNC_Pin G2_Pin R4_Pin
                           R5_Pin */
  GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin
 8000bd0:	f641 0358 	movw	r3, #6232	; 0x1858
 8000bd4:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bd6:	2302      	movs	r3, #2
 8000bd8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bde:	2300      	movs	r3, #0
 8000be0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000be2:	230e      	movs	r3, #14
 8000be4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000be6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000bea:	4619      	mov	r1, r3
 8000bec:	483b      	ldr	r0, [pc, #236]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000bee:	f000 fd69 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ACP_RST_Pin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 8000bf2:	2380      	movs	r3, #128	; 0x80
 8000bf4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 8000c02:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c06:	4619      	mov	r1, r3
 8000c08:	4834      	ldr	r0, [pc, #208]	; (8000cdc <MX_GPIO_Init+0x2ec>)
 8000c0a:	f000 fd5b 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OC_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8000c0e:	2320      	movs	r3, #32
 8000c10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000c12:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000c16:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8000c1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c20:	4619      	mov	r1, r3
 8000c22:	482d      	ldr	r0, [pc, #180]	; (8000cd8 <MX_GPIO_Init+0x2e8>)
 8000c24:	f000 fd4e 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : R3_Pin R6_Pin */
  GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 8000c28:	2303      	movs	r3, #3
 8000c2a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2c:	2302      	movs	r3, #2
 8000c2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	2300      	movs	r3, #0
 8000c32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c34:	2300      	movs	r3, #0
 8000c36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000c38:	2309      	movs	r3, #9
 8000c3a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c40:	4619      	mov	r1, r3
 8000c42:	482a      	ldr	r0, [pc, #168]	; (8000cec <MX_GPIO_Init+0x2fc>)
 8000c44:	f000 fd3e 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000c48:	2304      	movs	r3, #4
 8000c4a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c4c:	2300      	movs	r3, #0
 8000c4e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c50:	2300      	movs	r3, #0
 8000c52:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000c54:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c58:	4619      	mov	r1, r3
 8000c5a:	4824      	ldr	r0, [pc, #144]	; (8000cec <MX_GPIO_Init+0x2fc>)
 8000c5c:	f000 fd32 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : A10_Pin A11_Pin BA0_Pin BA1_Pin
                           SDCLK_Pin SDNCAS_Pin */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin
 8000c60:	f248 1333 	movw	r3, #33075	; 0x8133
 8000c64:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c66:	2302      	movs	r3, #2
 8000c68:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c6e:	2303      	movs	r3, #3
 8000c70:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c72:	230c      	movs	r3, #12
 8000c74:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000c76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	4819      	ldr	r0, [pc, #100]	; (8000ce4 <MX_GPIO_Init+0x2f4>)
 8000c7e:	f000 fd21 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D4_Pin D5_Pin D6_Pin D7_Pin
                           D8_Pin D9_Pin D10_Pin D11_Pin
                           D12_Pin NBL0_Pin NBL1_Pin */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin
 8000c82:	f64f 7383 	movw	r3, #65411	; 0xff83
 8000c86:	627b      	str	r3, [r7, #36]	; 0x24
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c88:	2302      	movs	r3, #2
 8000c8a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c90:	2303      	movs	r3, #3
 8000c92:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000c94:	230c      	movs	r3, #12
 8000c96:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000c98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000c9c:	4619      	mov	r1, r3
 8000c9e:	4814      	ldr	r0, [pc, #80]	; (8000cf0 <MX_GPIO_Init+0x300>)
 8000ca0:	f000 fd10 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : G4_Pin G5_Pin B6_Pin B7_Pin */
  GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 8000ca4:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8000ca8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000caa:	2302      	movs	r3, #2
 8000cac:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000cb6:	230e      	movs	r3, #14
 8000cb8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000cba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	480a      	ldr	r0, [pc, #40]	; (8000cec <MX_GPIO_Init+0x2fc>)
 8000cc2:	f000 fcff 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_HS_ID_Pin OTG_HS_DM_Pin OTG_HS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8000cc6:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8000cca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	62bb      	str	r3, [r7, #40]	; 0x28
 8000cd0:	e010      	b.n	8000cf4 <MX_GPIO_Init+0x304>
 8000cd2:	bf00      	nop
 8000cd4:	40023800 	.word	0x40023800
 8000cd8:	40020800 	.word	0x40020800
 8000cdc:	40020000 	.word	0x40020000
 8000ce0:	40020c00 	.word	0x40020c00
 8000ce4:	40021800 	.word	0x40021800
 8000ce8:	40021400 	.word	0x40021400
 8000cec:	40020400 	.word	0x40020400
 8000cf0:	40021000 	.word	0x40021000
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf4:	2300      	movs	r3, #0
 8000cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8000cfc:	230c      	movs	r3, #12
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d04:	4619      	mov	r1, r3
 8000d06:	4862      	ldr	r0, [pc, #392]	; (8000e90 <MX_GPIO_Init+0x4a0>)
 8000d08:	f000 fcdc 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_HS_Pin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8000d0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000d10:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d12:	2300      	movs	r3, #0
 8000d14:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d16:	2300      	movs	r3, #0
 8000d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8000d1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d1e:	4619      	mov	r1, r3
 8000d20:	485b      	ldr	r0, [pc, #364]	; (8000e90 <MX_GPIO_Init+0x4a0>)
 8000d22:	f000 fccf 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : D13_Pin D14_Pin D15_Pin D0_Pin
                           D1_Pin D2_Pin D3_Pin */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin
 8000d26:	f24c 7303 	movw	r3, #50947	; 0xc703
 8000d2a:	627b      	str	r3, [r7, #36]	; 0x24
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d2c:	2302      	movs	r3, #2
 8000d2e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d30:	2300      	movs	r3, #0
 8000d32:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d34:	2303      	movs	r3, #3
 8000d36:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000d38:	230c      	movs	r3, #12
 8000d3a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d3c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d40:	4619      	mov	r1, r3
 8000d42:	4854      	ldr	r0, [pc, #336]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000d44:	f000 fcbe 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : TE_Pin */
  GPIO_InitStruct.Pin = TE_Pin;
 8000d48:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000d4c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d52:	2300      	movs	r3, #0
 8000d54:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 8000d56:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	484d      	ldr	r0, [pc, #308]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000d5e:	f000 fcb1 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : RDX_Pin WRX_DCX_Pin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 8000d62:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8000d66:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d68:	2301      	movs	r3, #1
 8000d6a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d70:	2300      	movs	r3, #0
 8000d72:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000d74:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4846      	ldr	r0, [pc, #280]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000d7c:	f000 fca2 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : R7_Pin DOTCLK_Pin B3_Pin */
  GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 8000d80:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8000d84:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d86:	2302      	movs	r3, #2
 8000d88:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000d92:	230e      	movs	r3, #14
 8000d94:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d96:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d9a:	4619      	mov	r1, r3
 8000d9c:	483e      	ldr	r0, [pc, #248]	; (8000e98 <MX_GPIO_Init+0x4a8>)
 8000d9e:	f000 fc91 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : HSYNC_Pin G6_Pin R2_Pin */
  GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8000da2:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8000da6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000da8:	2302      	movs	r3, #2
 8000daa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dac:	2300      	movs	r3, #0
 8000dae:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000db0:	2300      	movs	r3, #0
 8000db2:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000db4:	230e      	movs	r3, #14
 8000db6:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000db8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dbc:	4619      	mov	r1, r3
 8000dbe:	4837      	ldr	r0, [pc, #220]	; (8000e9c <MX_GPIO_Init+0x4ac>)
 8000dc0:	f000 fc80 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SDA_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 8000dc4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000dc8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dca:	2312      	movs	r3, #18
 8000dcc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000dd6:	2304      	movs	r3, #4
 8000dd8:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 8000dda:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000dde:	4619      	mov	r1, r3
 8000de0:	482e      	ldr	r0, [pc, #184]	; (8000e9c <MX_GPIO_Init+0x4ac>)
 8000de2:	f000 fc6f 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 8000de6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000dec:	2312      	movs	r3, #18
 8000dee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000df0:	2300      	movs	r3, #0
 8000df2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000df4:	2300      	movs	r3, #0
 8000df6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000df8:	2304      	movs	r3, #4
 8000dfa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 8000dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e00:	4619      	mov	r1, r3
 8000e02:	4827      	ldr	r0, [pc, #156]	; (8000ea0 <MX_GPIO_Init+0x4b0>)
 8000e04:	f000 fc5e 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : G7_Pin B2_Pin */
  GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 8000e08:	2348      	movs	r3, #72	; 0x48
 8000e0a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e0c:	2302      	movs	r3, #2
 8000e0e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e10:	2300      	movs	r3, #0
 8000e12:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e14:	2300      	movs	r3, #0
 8000e16:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8000e18:	230e      	movs	r3, #14
 8000e1a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000e1c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e20:	4619      	mov	r1, r3
 8000e22:	481c      	ldr	r0, [pc, #112]	; (8000e94 <MX_GPIO_Init+0x4a4>)
 8000e24:	f000 fc4e 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : G3_Pin B4_Pin */
  GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 8000e28:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000e2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e2e:	2302      	movs	r3, #2
 8000e30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e32:	2300      	movs	r3, #0
 8000e34:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e36:	2300      	movs	r3, #0
 8000e38:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 8000e3a:	2309      	movs	r3, #9
 8000e3c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e42:	4619      	mov	r1, r3
 8000e44:	4814      	ldr	r0, [pc, #80]	; (8000e98 <MX_GPIO_Init+0x4a8>)
 8000e46:	f000 fc3d 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 8000e4a:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8000e4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e50:	2301      	movs	r3, #1
 8000e52:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e54:	2300      	movs	r3, #0
 8000e56:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e5c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e60:	4619      	mov	r1, r3
 8000e62:	480d      	ldr	r0, [pc, #52]	; (8000e98 <MX_GPIO_Init+0x4a8>)
 8000e64:	f000 fc2e 	bl	80016c4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SDCKE1_Pin SDNE1_Pin */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8000e68:	2360      	movs	r3, #96	; 0x60
 8000e6a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e6c:	2302      	movs	r3, #2
 8000e6e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e70:	2300      	movs	r3, #0
 8000e72:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e74:	2303      	movs	r3, #3
 8000e76:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8000e78:	230c      	movs	r3, #12
 8000e7a:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e7c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e80:	4619      	mov	r1, r3
 8000e82:	4803      	ldr	r0, [pc, #12]	; (8000e90 <MX_GPIO_Init+0x4a0>)
 8000e84:	f000 fc1e 	bl	80016c4 <HAL_GPIO_Init>

}
 8000e88:	bf00      	nop
 8000e8a:	3738      	adds	r7, #56	; 0x38
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	40020400 	.word	0x40020400
 8000e94:	40020c00 	.word	0x40020c00
 8000e98:	40021800 	.word	0x40021800
 8000e9c:	40020800 	.word	0x40020800
 8000ea0:	40020000 	.word	0x40020000

08000ea4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ea8:	b672      	cpsid	i
}
 8000eaa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000eac:	e7fe      	b.n	8000eac <Error_Handler+0x8>
	...

08000eb0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	607b      	str	r3, [r7, #4]
 8000eba:	4b10      	ldr	r3, [pc, #64]	; (8000efc <HAL_MspInit+0x4c>)
 8000ebc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ebe:	4a0f      	ldr	r2, [pc, #60]	; (8000efc <HAL_MspInit+0x4c>)
 8000ec0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ec4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ec6:	4b0d      	ldr	r3, [pc, #52]	; (8000efc <HAL_MspInit+0x4c>)
 8000ec8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ece:	607b      	str	r3, [r7, #4]
 8000ed0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	603b      	str	r3, [r7, #0]
 8000ed6:	4b09      	ldr	r3, [pc, #36]	; (8000efc <HAL_MspInit+0x4c>)
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000eda:	4a08      	ldr	r2, [pc, #32]	; (8000efc <HAL_MspInit+0x4c>)
 8000edc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ee0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ee2:	4b06      	ldr	r3, [pc, #24]	; (8000efc <HAL_MspInit+0x4c>)
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ee6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eea:	603b      	str	r3, [r7, #0]
 8000eec:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000eee:	2007      	movs	r0, #7
 8000ef0:	f000 fbb4 	bl	800165c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ef4:	bf00      	nop
 8000ef6:	3708      	adds	r7, #8
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	bd80      	pop	{r7, pc}
 8000efc:	40023800 	.word	0x40023800

08000f00 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f00:	b580      	push	{r7, lr}
 8000f02:	b08a      	sub	sp, #40	; 0x28
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f08:	f107 0314 	add.w	r3, r7, #20
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	601a      	str	r2, [r3, #0]
 8000f10:	605a      	str	r2, [r3, #4]
 8000f12:	609a      	str	r2, [r3, #8]
 8000f14:	60da      	str	r2, [r3, #12]
 8000f16:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	4a19      	ldr	r2, [pc, #100]	; (8000f84 <HAL_UART_MspInit+0x84>)
 8000f1e:	4293      	cmp	r3, r2
 8000f20:	d12c      	bne.n	8000f7c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	613b      	str	r3, [r7, #16]
 8000f26:	4b18      	ldr	r3, [pc, #96]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f2a:	4a17      	ldr	r2, [pc, #92]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f2c:	f043 0310 	orr.w	r3, r3, #16
 8000f30:	6453      	str	r3, [r2, #68]	; 0x44
 8000f32:	4b15      	ldr	r3, [pc, #84]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f34:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f36:	f003 0310 	and.w	r3, r3, #16
 8000f3a:	613b      	str	r3, [r7, #16]
 8000f3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f3e:	2300      	movs	r3, #0
 8000f40:	60fb      	str	r3, [r7, #12]
 8000f42:	4b11      	ldr	r3, [pc, #68]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f46:	4a10      	ldr	r2, [pc, #64]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f48:	f043 0301 	orr.w	r3, r3, #1
 8000f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8000f4e:	4b0e      	ldr	r3, [pc, #56]	; (8000f88 <HAL_UART_MspInit+0x88>)
 8000f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f52:	f003 0301 	and.w	r3, r3, #1
 8000f56:	60fb      	str	r3, [r7, #12]
 8000f58:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8000f5a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000f5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f60:	2302      	movs	r3, #2
 8000f62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f64:	2300      	movs	r3, #0
 8000f66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f68:	2303      	movs	r3, #3
 8000f6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000f6c:	2307      	movs	r3, #7
 8000f6e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f70:	f107 0314 	add.w	r3, r7, #20
 8000f74:	4619      	mov	r1, r3
 8000f76:	4805      	ldr	r0, [pc, #20]	; (8000f8c <HAL_UART_MspInit+0x8c>)
 8000f78:	f000 fba4 	bl	80016c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000f7c:	bf00      	nop
 8000f7e:	3728      	adds	r7, #40	; 0x28
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40011000 	.word	0x40011000
 8000f88:	40023800 	.word	0x40023800
 8000f8c:	40020000 	.word	0x40020000

08000f90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f94:	e7fe      	b.n	8000f94 <NMI_Handler+0x4>

08000f96 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f96:	b480      	push	{r7}
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f9a:	e7fe      	b.n	8000f9a <HardFault_Handler+0x4>

08000f9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa0:	e7fe      	b.n	8000fa0 <MemManage_Handler+0x4>

08000fa2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fa6:	e7fe      	b.n	8000fa6 <BusFault_Handler+0x4>

08000fa8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fac:	e7fe      	b.n	8000fac <UsageFault_Handler+0x4>

08000fae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fae:	b480      	push	{r7}
 8000fb0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fb2:	bf00      	nop
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr

08000fbc <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	b086      	sub	sp, #24
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	60f8      	str	r0, [r7, #12]
 8000fc4:	60b9      	str	r1, [r7, #8]
 8000fc6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
 8000fcc:	e00a      	b.n	8000fe4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000fce:	f3af 8000 	nop.w
 8000fd2:	4601      	mov	r1, r0
 8000fd4:	68bb      	ldr	r3, [r7, #8]
 8000fd6:	1c5a      	adds	r2, r3, #1
 8000fd8:	60ba      	str	r2, [r7, #8]
 8000fda:	b2ca      	uxtb	r2, r1
 8000fdc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000fde:	697b      	ldr	r3, [r7, #20]
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	617b      	str	r3, [r7, #20]
 8000fe4:	697a      	ldr	r2, [r7, #20]
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	429a      	cmp	r2, r3
 8000fea:	dbf0      	blt.n	8000fce <_read+0x12>
  }

  return len;
 8000fec:	687b      	ldr	r3, [r7, #4]
}
 8000fee:	4618      	mov	r0, r3
 8000ff0:	3718      	adds	r7, #24
 8000ff2:	46bd      	mov	sp, r7
 8000ff4:	bd80      	pop	{r7, pc}

08000ff6 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000ff6:	b480      	push	{r7}
 8000ff8:	b083      	sub	sp, #12
 8000ffa:	af00      	add	r7, sp, #0
 8000ffc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ffe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001002:	4618      	mov	r0, r3
 8001004:	370c      	adds	r7, #12
 8001006:	46bd      	mov	sp, r7
 8001008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100c:	4770      	bx	lr

0800100e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800100e:	b480      	push	{r7}
 8001010:	b083      	sub	sp, #12
 8001012:	af00      	add	r7, sp, #0
 8001014:	6078      	str	r0, [r7, #4]
 8001016:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800101e:	605a      	str	r2, [r3, #4]
  return 0;
 8001020:	2300      	movs	r3, #0
}
 8001022:	4618      	mov	r0, r3
 8001024:	370c      	adds	r7, #12
 8001026:	46bd      	mov	sp, r7
 8001028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102c:	4770      	bx	lr

0800102e <_isatty>:

int _isatty(int file)
{
 800102e:	b480      	push	{r7}
 8001030:	b083      	sub	sp, #12
 8001032:	af00      	add	r7, sp, #0
 8001034:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001036:	2301      	movs	r3, #1
}
 8001038:	4618      	mov	r0, r3
 800103a:	370c      	adds	r7, #12
 800103c:	46bd      	mov	sp, r7
 800103e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001042:	4770      	bx	lr

08001044 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001044:	b480      	push	{r7}
 8001046:	b085      	sub	sp, #20
 8001048:	af00      	add	r7, sp, #0
 800104a:	60f8      	str	r0, [r7, #12]
 800104c:	60b9      	str	r1, [r7, #8]
 800104e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001050:	2300      	movs	r3, #0
}
 8001052:	4618      	mov	r0, r3
 8001054:	3714      	adds	r7, #20
 8001056:	46bd      	mov	sp, r7
 8001058:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105c:	4770      	bx	lr
	...

08001060 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b086      	sub	sp, #24
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001068:	4a14      	ldr	r2, [pc, #80]	; (80010bc <_sbrk+0x5c>)
 800106a:	4b15      	ldr	r3, [pc, #84]	; (80010c0 <_sbrk+0x60>)
 800106c:	1ad3      	subs	r3, r2, r3
 800106e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001074:	4b13      	ldr	r3, [pc, #76]	; (80010c4 <_sbrk+0x64>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	2b00      	cmp	r3, #0
 800107a:	d102      	bne.n	8001082 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800107c:	4b11      	ldr	r3, [pc, #68]	; (80010c4 <_sbrk+0x64>)
 800107e:	4a12      	ldr	r2, [pc, #72]	; (80010c8 <_sbrk+0x68>)
 8001080:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001082:	4b10      	ldr	r3, [pc, #64]	; (80010c4 <_sbrk+0x64>)
 8001084:	681a      	ldr	r2, [r3, #0]
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	4413      	add	r3, r2
 800108a:	693a      	ldr	r2, [r7, #16]
 800108c:	429a      	cmp	r2, r3
 800108e:	d207      	bcs.n	80010a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001090:	f004 fe4a 	bl	8005d28 <__errno>
 8001094:	4603      	mov	r3, r0
 8001096:	220c      	movs	r2, #12
 8001098:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800109a:	f04f 33ff 	mov.w	r3, #4294967295
 800109e:	e009      	b.n	80010b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80010a0:	4b08      	ldr	r3, [pc, #32]	; (80010c4 <_sbrk+0x64>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80010a6:	4b07      	ldr	r3, [pc, #28]	; (80010c4 <_sbrk+0x64>)
 80010a8:	681a      	ldr	r2, [r3, #0]
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4413      	add	r3, r2
 80010ae:	4a05      	ldr	r2, [pc, #20]	; (80010c4 <_sbrk+0x64>)
 80010b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80010b2:	68fb      	ldr	r3, [r7, #12]
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3718      	adds	r7, #24
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	20030000 	.word	0x20030000
 80010c0:	00000400 	.word	0x00000400
 80010c4:	20000508 	.word	0x20000508
 80010c8:	200072b0 	.word	0x200072b0

080010cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80010d0:	4b06      	ldr	r3, [pc, #24]	; (80010ec <SystemInit+0x20>)
 80010d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80010d6:	4a05      	ldr	r2, [pc, #20]	; (80010ec <SystemInit+0x20>)
 80010d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80010dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
 80010ea:	bf00      	nop
 80010ec:	e000ed00 	.word	0xe000ed00

080010f0 <tm_main>:


/* Define main entry point.  */

void tm_main()
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0

    /* Initialize the test.  */
	printf("****This test is running on the STM32F429I Discovery with CMSIS_RTOS_v2 on top of ThreadX **** \n\r");
 80010f4:	4803      	ldr	r0, [pc, #12]	; (8001104 <tm_main+0x14>)
 80010f6:	f004 fe57 	bl	8005da8 <iprintf>
    tm_initialize(tm_message_processing_initialize);
 80010fa:	4803      	ldr	r0, [pc, #12]	; (8001108 <tm_main+0x18>)
 80010fc:	f000 f888 	bl	8001210 <tm_initialize>
}
 8001100:	bf00      	nop
 8001102:	bd80      	pop	{r7, pc}
 8001104:	0800708c 	.word	0x0800708c
 8001108:	0800110d 	.word	0x0800110d

0800110c <tm_message_processing_initialize>:


/* Define the message processing test initialization.  */

void  tm_message_processing_initialize(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0

    /* Create thread 0 at priority 10.  */
    tm_thread_create(0, 10, tm_message_processing_thread_0_entry);
 8001110:	4a0a      	ldr	r2, [pc, #40]	; (800113c <tm_message_processing_initialize+0x30>)
 8001112:	210a      	movs	r1, #10
 8001114:	2000      	movs	r0, #0
 8001116:	f000 f88b 	bl	8001230 <tm_thread_create>

    /* Resume thread 0.  */
    tm_thread_resume(0);
 800111a:	2000      	movs	r0, #0
 800111c:	f000 f8c8 	bl	80012b0 <tm_thread_resume>

    /* Create a queue for the message passing.  */
    tm_queue_create(0);
 8001120:	2000      	movs	r0, #0
 8001122:	f000 f8ed 	bl	8001300 <tm_queue_create>

    /* Create the reporting thread. It will preempt the other 
       threads and print out the test results.  */
    tm_thread_create(5, 12, tm_message_processing_thread_report);
 8001126:	4a06      	ldr	r2, [pc, #24]	; (8001140 <tm_message_processing_initialize+0x34>)
 8001128:	210c      	movs	r1, #12
 800112a:	2005      	movs	r0, #5
 800112c:	f000 f880 	bl	8001230 <tm_thread_create>
    tm_thread_resume(5);
 8001130:	2005      	movs	r0, #5
 8001132:	f000 f8bd 	bl	80012b0 <tm_thread_resume>
}
 8001136:	bf00      	nop
 8001138:	bd80      	pop	{r7, pc}
 800113a:	bf00      	nop
 800113c:	08001145 	.word	0x08001145
 8001140:	080011b5 	.word	0x080011b5

08001144 <tm_message_processing_thread_0_entry>:


/* Define the message processing thread.  */
void  tm_message_processing_thread_0_entry(void)
{
 8001144:	b580      	push	{r7, lr}
 8001146:	af00      	add	r7, sp, #0

    /* Initialize the source message.   */
    tm_message_sent[0] =  0x11112222;
 8001148:	4b13      	ldr	r3, [pc, #76]	; (8001198 <tm_message_processing_thread_0_entry+0x54>)
 800114a:	4a14      	ldr	r2, [pc, #80]	; (800119c <tm_message_processing_thread_0_entry+0x58>)
 800114c:	601a      	str	r2, [r3, #0]
    tm_message_sent[1] =  0x33334444;
 800114e:	4b12      	ldr	r3, [pc, #72]	; (8001198 <tm_message_processing_thread_0_entry+0x54>)
 8001150:	4a13      	ldr	r2, [pc, #76]	; (80011a0 <tm_message_processing_thread_0_entry+0x5c>)
 8001152:	605a      	str	r2, [r3, #4]
    tm_message_sent[2] =  0x55556666;
 8001154:	4b10      	ldr	r3, [pc, #64]	; (8001198 <tm_message_processing_thread_0_entry+0x54>)
 8001156:	4a13      	ldr	r2, [pc, #76]	; (80011a4 <tm_message_processing_thread_0_entry+0x60>)
 8001158:	609a      	str	r2, [r3, #8]
    tm_message_sent[3] =  0x77778888;
 800115a:	4b0f      	ldr	r3, [pc, #60]	; (8001198 <tm_message_processing_thread_0_entry+0x54>)
 800115c:	4a12      	ldr	r2, [pc, #72]	; (80011a8 <tm_message_processing_thread_0_entry+0x64>)
 800115e:	60da      	str	r2, [r3, #12]

    while(1)
    {   	
        /* Send a message to the queue.  */
        tm_queue_send(0, tm_message_sent);
 8001160:	490d      	ldr	r1, [pc, #52]	; (8001198 <tm_message_processing_thread_0_entry+0x54>)
 8001162:	2000      	movs	r0, #0
 8001164:	f000 f902 	bl	800136c <tm_queue_send>

        /* Receive a message from the queue.  */
        tm_queue_receive(0, tm_message_received);
 8001168:	4910      	ldr	r1, [pc, #64]	; (80011ac <tm_message_processing_thread_0_entry+0x68>)
 800116a:	2000      	movs	r0, #0
 800116c:	f000 f91c 	bl	80013a8 <tm_queue_receive>

        /* Check for invalid message.  */
        if (tm_message_received[3] != tm_message_sent[3])
 8001170:	4b0e      	ldr	r3, [pc, #56]	; (80011ac <tm_message_processing_thread_0_entry+0x68>)
 8001172:	68da      	ldr	r2, [r3, #12]
 8001174:	4b08      	ldr	r3, [pc, #32]	; (8001198 <tm_message_processing_thread_0_entry+0x54>)
 8001176:	68db      	ldr	r3, [r3, #12]
 8001178:	429a      	cmp	r2, r3
 800117a:	d10a      	bne.n	8001192 <tm_message_processing_thread_0_entry+0x4e>
            break;

        /* Increment the last word of the 16-byte message.  */
        tm_message_sent[3]++;
 800117c:	4b06      	ldr	r3, [pc, #24]	; (8001198 <tm_message_processing_thread_0_entry+0x54>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	3301      	adds	r3, #1
 8001182:	4a05      	ldr	r2, [pc, #20]	; (8001198 <tm_message_processing_thread_0_entry+0x54>)
 8001184:	60d3      	str	r3, [r2, #12]

        /* Increment the number of messages sent and received.  */
        tm_message_processing_counter++;
 8001186:	4b0a      	ldr	r3, [pc, #40]	; (80011b0 <tm_message_processing_thread_0_entry+0x6c>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	3301      	adds	r3, #1
 800118c:	4a08      	ldr	r2, [pc, #32]	; (80011b0 <tm_message_processing_thread_0_entry+0x6c>)
 800118e:	6013      	str	r3, [r2, #0]
        tm_queue_send(0, tm_message_sent);
 8001190:	e7e6      	b.n	8001160 <tm_message_processing_thread_0_entry+0x1c>
            break;
 8001192:	bf00      	nop
    }
}
 8001194:	bf00      	nop
 8001196:	bd80      	pop	{r7, pc}
 8001198:	20000510 	.word	0x20000510
 800119c:	11112222 	.word	0x11112222
 80011a0:	33334444 	.word	0x33334444
 80011a4:	55556666 	.word	0x55556666
 80011a8:	77778888 	.word	0x77778888
 80011ac:	20000520 	.word	0x20000520
 80011b0:	2000050c 	.word	0x2000050c

080011b4 <tm_message_processing_thread_report>:


/* Define the message test reporting thread.  */
void  tm_message_processing_thread_report(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b082      	sub	sp, #8
 80011b8:	af00      	add	r7, sp, #0
unsigned long   last_counter;
unsigned long   relative_time;


    /* Initialize the last counter.  */
    last_counter =  0;
 80011ba:	2300      	movs	r3, #0
 80011bc:	607b      	str	r3, [r7, #4]

    /* Initialize the relative time.  */
    relative_time =  0;
 80011be:	2300      	movs	r3, #0
 80011c0:	603b      	str	r3, [r7, #0]

    while(1)
    {

        /* Sleep to allow the test to run.  */
        tm_thread_sleep(TM_TEST_DURATION);
 80011c2:	201e      	movs	r0, #30
 80011c4:	f000 f88c 	bl	80012e0 <tm_thread_sleep>

        /* Increment the relative time.  */
        relative_time =  relative_time + TM_TEST_DURATION;
 80011c8:	683b      	ldr	r3, [r7, #0]
 80011ca:	331e      	adds	r3, #30
 80011cc:	603b      	str	r3, [r7, #0]

        /* Print results to the stdio window.  */
        printf("**** Thread-Metric Message Processing Test **** Relative Time: %lu\n\r", relative_time);
 80011ce:	6839      	ldr	r1, [r7, #0]
 80011d0:	480b      	ldr	r0, [pc, #44]	; (8001200 <tm_message_processing_thread_report+0x4c>)
 80011d2:	f004 fde9 	bl	8005da8 <iprintf>

        /* See if there are any errors.  */
        if (tm_message_processing_counter == last_counter)
 80011d6:	4b0b      	ldr	r3, [pc, #44]	; (8001204 <tm_message_processing_thread_report+0x50>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	687a      	ldr	r2, [r7, #4]
 80011dc:	429a      	cmp	r2, r3
 80011de:	d102      	bne.n	80011e6 <tm_message_processing_thread_report+0x32>
        {

            printf("ERROR: Invalid counter value(s). Error sending/receiving messages!\n\r");
 80011e0:	4809      	ldr	r0, [pc, #36]	; (8001208 <tm_message_processing_thread_report+0x54>)
 80011e2:	f004 fde1 	bl	8005da8 <iprintf>
        }

        /* Show the time period total.  */
        printf("Time Period Total:  %lu\n\n\r", tm_message_processing_counter - last_counter);
 80011e6:	4b07      	ldr	r3, [pc, #28]	; (8001204 <tm_message_processing_thread_report+0x50>)
 80011e8:	681a      	ldr	r2, [r3, #0]
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	1ad3      	subs	r3, r2, r3
 80011ee:	4619      	mov	r1, r3
 80011f0:	4806      	ldr	r0, [pc, #24]	; (800120c <tm_message_processing_thread_report+0x58>)
 80011f2:	f004 fdd9 	bl	8005da8 <iprintf>

        /* Save the last counter.  */
        last_counter =  tm_message_processing_counter;
 80011f6:	4b03      	ldr	r3, [pc, #12]	; (8001204 <tm_message_processing_thread_report+0x50>)
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	607b      	str	r3, [r7, #4]
        tm_thread_sleep(TM_TEST_DURATION);
 80011fc:	e7e1      	b.n	80011c2 <tm_message_processing_thread_report+0xe>
 80011fe:	bf00      	nop
 8001200:	080070f0 	.word	0x080070f0
 8001204:	2000050c 	.word	0x2000050c
 8001208:	08007138 	.word	0x08007138
 800120c:	08007180 	.word	0x08007180

08001210 <tm_initialize>:


/* This function called from main performs basic RTOS initialization,
   calls the test initialization function, and then starts the RTOS function. */
void tm_initialize(void (*test_initialization_function)(void))
{
 8001210:	b580      	push	{r7, lr}
 8001212:	b082      	sub	sp, #8
 8001214:	af00      	add	r7, sp, #0
 8001216:	6078      	str	r0, [r7, #4]
    /* Save the test initialization function. */
    tm_initialization_function = test_initialization_function;
 8001218:	4a04      	ldr	r2, [pc, #16]	; (800122c <tm_initialize+0x1c>)
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	6013      	str	r3, [r2, #0]

    /* Call the previously defined initialization function. */
    (tm_initialization_function)();
 800121e:	4b03      	ldr	r3, [pc, #12]	; (800122c <tm_initialize+0x1c>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	4798      	blx	r3
}
 8001224:	bf00      	nop
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	2000055c 	.word	0x2000055c

08001230 <tm_thread_create>:
/* This function takes a thread ID and priority and attempts to create the
   file in the underlying RTOS. Valid priorities range from 1 through 255,
   where 1 is the highest priority and 255 is the lowest. If successful,
   the function should return TM_SUCCESS. Otherwise, TM_ERROR should be returned. */
int tm_thread_create(int thread_id, int priority, void (*entry_function)(void))
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b0a6      	sub	sp, #152	; 0x98
 8001234:	af00      	add	r7, sp, #0
 8001236:	60f8      	str	r0, [r7, #12]
 8001238:	60b9      	str	r1, [r7, #8]
 800123a:	607a      	str	r2, [r7, #4]
	// Remember the actual thread entry.
	   // tm_thread_entry_functions[thread_id] = entry_function;
	    char str[100];
	    sprintf(str, "%d",thread_id);
 800123c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001240:	68fa      	ldr	r2, [r7, #12]
 8001242:	4919      	ldr	r1, [pc, #100]	; (80012a8 <tm_thread_create+0x78>)
 8001244:	4618      	mov	r0, r3
 8001246:	f004 fdc7 	bl	8005dd8 <siprintf>

	    // Create the thread under CMSIS-RTOS.
	    osThreadAttr_t thread_attr = {
 800124a:	f107 0310 	add.w	r3, r7, #16
 800124e:	2224      	movs	r2, #36	; 0x24
 8001250:	2100      	movs	r1, #0
 8001252:	4618      	mov	r0, r3
 8001254:	f004 fda0 	bl	8005d98 <memset>
 8001258:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800125c:	613b      	str	r3, [r7, #16]
 800125e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001262:	627b      	str	r3, [r7, #36]	; 0x24
 8001264:	68bb      	ldr	r3, [r7, #8]
 8001266:	62bb      	str	r3, [r7, #40]	; 0x28
	        .name = str,
	        //.stack_mem = tm_thread_stack_area[thread_id],
	        .stack_size = 3*1024,
	        .priority = priority
	    };
	    tm_thread_array[thread_id] = osThreadNew((osThreadFunc_t)entry_function, NULL, &thread_attr);
 8001268:	f107 0310 	add.w	r3, r7, #16
 800126c:	461a      	mov	r2, r3
 800126e:	2100      	movs	r1, #0
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f001 fd4e 	bl	8002d12 <osThreadNew>
 8001276:	4602      	mov	r2, r0
 8001278:	490c      	ldr	r1, [pc, #48]	; (80012ac <tm_thread_create+0x7c>)
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	    // Determine if the thread create was successful.
	    if (tm_thread_array[thread_id] != NULL)
 8001280:	4a0a      	ldr	r2, [pc, #40]	; (80012ac <tm_thread_create+0x7c>)
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001288:	2b00      	cmp	r3, #0
 800128a:	d008      	beq.n	800129e <tm_thread_create+0x6e>
	    {
	    	osThreadSuspend(tm_thread_array[thread_id]);
 800128c:	4a07      	ldr	r2, [pc, #28]	; (80012ac <tm_thread_create+0x7c>)
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001294:	4618      	mov	r0, r3
 8001296:	f001 fe2f 	bl	8002ef8 <osThreadSuspend>
	    	return TM_SUCCESS;
 800129a:	2300      	movs	r3, #0
 800129c:	e000      	b.n	80012a0 <tm_thread_create+0x70>
	    }

	    else
	    {
	    	 return TM_ERROR;
 800129e:	2301      	movs	r3, #1
	    }
}
 80012a0:	4618      	mov	r0, r3
 80012a2:	3798      	adds	r7, #152	; 0x98
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bd80      	pop	{r7, pc}
 80012a8:	0800719c 	.word	0x0800719c
 80012ac:	20000530 	.word	0x20000530

080012b0 <tm_thread_resume>:


/* This function resumes the specified thread.  If successful, the function should
   return TM_SUCCESS. Otherwise, TM_ERROR should be returned.  */
int tm_thread_resume(int thread_id)
{
 80012b0:	b580      	push	{r7, lr}
 80012b2:	b082      	sub	sp, #8
 80012b4:	af00      	add	r7, sp, #0
 80012b6:	6078      	str	r0, [r7, #4]
    /* Resume the thread with the specified ID. */
    if (osThreadResume(tm_thread_array[thread_id]) == osOK) {
 80012b8:	4a08      	ldr	r2, [pc, #32]	; (80012dc <tm_thread_resume+0x2c>)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c0:	4618      	mov	r0, r3
 80012c2:	f001 fe49 	bl	8002f58 <osThreadResume>
 80012c6:	4603      	mov	r3, r0
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d101      	bne.n	80012d0 <tm_thread_resume+0x20>
        /* Thread resume successful. */
        return TM_SUCCESS;
 80012cc:	2300      	movs	r3, #0
 80012ce:	e000      	b.n	80012d2 <tm_thread_resume+0x22>

    }

    /* Thread resume failed. */
    return TM_ERROR;
 80012d0:	2301      	movs	r3, #1
}
 80012d2:	4618      	mov	r0, r3
 80012d4:	3708      	adds	r7, #8
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	bf00      	nop
 80012dc:	20000530 	.word	0x20000530

080012e0 <tm_thread_sleep>:

/* This function suspends the specified thread for the specified number
   of seconds.  If successful, the function should return TM_SUCCESS.
   Otherwise, TM_ERROR should be returned.  */
void tm_thread_sleep(int seconds)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	 osDelay(seconds * 100);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	2264      	movs	r2, #100	; 0x64
 80012ec:	fb02 f303 	mul.w	r3, r2, r3
 80012f0:	4618      	mov	r0, r3
 80012f2:	f001 fcf3 	bl	8002cdc <osDelay>
}
 80012f6:	bf00      	nop
 80012f8:	3708      	adds	r7, #8
 80012fa:	46bd      	mov	sp, r7
 80012fc:	bd80      	pop	{r7, pc}
	...

08001300 <tm_queue_create>:


/* This function creates the specified queue.  If successful, the function should
   return TM_SUCCESS. Otherwise, TM_ERROR should be returned.  */
int  tm_queue_create(int queue_id)
{
 8001300:	b580      	push	{r7, lr}
 8001302:	b0a2      	sub	sp, #136	; 0x88
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	char str[100];
	sprintf(str, "%d",queue_id);
 8001308:	f107 0320 	add.w	r3, r7, #32
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	4915      	ldr	r1, [pc, #84]	; (8001364 <tm_queue_create+0x64>)
 8001310:	4618      	mov	r0, r3
 8001312:	f004 fd61 	bl	8005dd8 <siprintf>
	osMessageQueueAttr_t queue_attr = {
 8001316:	f107 0308 	add.w	r3, r7, #8
 800131a:	2200      	movs	r2, #0
 800131c:	601a      	str	r2, [r3, #0]
 800131e:	605a      	str	r2, [r3, #4]
 8001320:	609a      	str	r2, [r3, #8]
 8001322:	60da      	str	r2, [r3, #12]
 8001324:	611a      	str	r2, [r3, #16]
 8001326:	615a      	str	r2, [r3, #20]
 8001328:	f107 0320 	add.w	r3, r7, #32
 800132c:	60bb      	str	r3, [r7, #8]
	        .attr_bits = 0U,        // No special attributes needed
	        .cb_mem = NULL,         // Allocate memory from the heap
	        .cb_size = 0U           // Use default size
	    };

	    osMessageQueueId_t queue = osMessageQueueNew(TM_CMSIS_QUEUE_SIZE, sizeof(unsigned long), &queue_attr);
 800132e:	f107 0308 	add.w	r3, r7, #8
 8001332:	461a      	mov	r2, r3
 8001334:	2104      	movs	r1, #4
 8001336:	20c8      	movs	r0, #200	; 0xc8
 8001338:	f001 fe3e 	bl	8002fb8 <osMessageQueueNew>
 800133c:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84
	    if (queue == NULL) {
 8001340:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001344:	2b00      	cmp	r3, #0
 8001346:	d101      	bne.n	800134c <tm_queue_create+0x4c>
	        return TM_ERROR;
 8001348:	2301      	movs	r3, #1
 800134a:	e006      	b.n	800135a <tm_queue_create+0x5a>
	    }

	    // Save the queue ID in the global variable for future use
	    tm_queue_array[queue_id] = queue;
 800134c:	4906      	ldr	r1, [pc, #24]	; (8001368 <tm_queue_create+0x68>)
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8001354:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	    return TM_SUCCESS;
 8001358:	2300      	movs	r3, #0
}
 800135a:	4618      	mov	r0, r3
 800135c:	3788      	adds	r7, #136	; 0x88
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}
 8001362:	bf00      	nop
 8001364:	0800719c 	.word	0x0800719c
 8001368:	20000558 	.word	0x20000558

0800136c <tm_queue_send>:


/* This function sends a 16-byte message to the specified queue.  If successful,
   the function should return TM_SUCCESS. Otherwise, TM_ERROR should be returned.  */
int  tm_queue_send(int queue_id, unsigned long *message_ptr)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	6078      	str	r0, [r7, #4]
 8001374:	6039      	str	r1, [r7, #0]
	osMessageQueueId_t queue = tm_queue_array[queue_id];
 8001376:	4a0b      	ldr	r2, [pc, #44]	; (80013a4 <tm_queue_send+0x38>)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800137e:	60fb      	str	r3, [r7, #12]
	    osStatus_t status = osMessageQueuePut(queue, message_ptr, 0U, 0U);
 8001380:	2300      	movs	r3, #0
 8001382:	2200      	movs	r2, #0
 8001384:	6839      	ldr	r1, [r7, #0]
 8001386:	68f8      	ldr	r0, [r7, #12]
 8001388:	f001 fef2 	bl	8003170 <osMessageQueuePut>
 800138c:	60b8      	str	r0, [r7, #8]
	    if (status != osOK) {
 800138e:	68bb      	ldr	r3, [r7, #8]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d001      	beq.n	8001398 <tm_queue_send+0x2c>
	        return TM_ERROR;
 8001394:	2301      	movs	r3, #1
 8001396:	e000      	b.n	800139a <tm_queue_send+0x2e>
	    }

	    return TM_SUCCESS;
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	3710      	adds	r7, #16
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}
 80013a2:	bf00      	nop
 80013a4:	20000558 	.word	0x20000558

080013a8 <tm_queue_receive>:


/* This function receives a 16-byte message from the specified queue.  If successful,
   the function should return TM_SUCCESS. Otherwise, TM_ERROR should be returned.  */
int  tm_queue_receive(int queue_id, unsigned long *message_ptr)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b086      	sub	sp, #24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
 80013b0:	6039      	str	r1, [r7, #0]
	osMessageQueueId_t queue = tm_queue_array[queue_id];
 80013b2:	4a0c      	ldr	r2, [pc, #48]	; (80013e4 <tm_queue_receive+0x3c>)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80013ba:	617b      	str	r3, [r7, #20]
	    uint32_t msg_priority;
	    osStatus_t status = osMessageQueueGet(queue, message_ptr, &msg_priority, osWaitForever);
 80013bc:	f107 020c 	add.w	r2, r7, #12
 80013c0:	f04f 33ff 	mov.w	r3, #4294967295
 80013c4:	6839      	ldr	r1, [r7, #0]
 80013c6:	6978      	ldr	r0, [r7, #20]
 80013c8:	f001 ff12 	bl	80031f0 <osMessageQueueGet>
 80013cc:	6138      	str	r0, [r7, #16]
	    if (status != osOK) {
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <tm_queue_receive+0x30>
	        return TM_ERROR;
 80013d4:	2301      	movs	r3, #1
 80013d6:	e000      	b.n	80013da <tm_queue_receive+0x32>
	    }

	    return TM_SUCCESS;
 80013d8:	2300      	movs	r3, #0
}
 80013da:	4618      	mov	r0, r3
 80013dc:	3718      	adds	r7, #24
 80013de:	46bd      	mov	sp, r7
 80013e0:	bd80      	pop	{r7, pc}
 80013e2:	bf00      	nop
 80013e4:	20000558 	.word	0x20000558

080013e8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80013e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001420 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80013ec:	480d      	ldr	r0, [pc, #52]	; (8001424 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80013ee:	490e      	ldr	r1, [pc, #56]	; (8001428 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80013f0:	4a0e      	ldr	r2, [pc, #56]	; (800142c <LoopFillZerobss+0x1e>)
  movs r3, #0
 80013f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f4:	e002      	b.n	80013fc <LoopCopyDataInit>

080013f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013fa:	3304      	adds	r3, #4

080013fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001400:	d3f9      	bcc.n	80013f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001402:	4a0b      	ldr	r2, [pc, #44]	; (8001430 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001404:	4c0b      	ldr	r4, [pc, #44]	; (8001434 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001408:	e001      	b.n	800140e <LoopFillZerobss>

0800140a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800140a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800140c:	3204      	adds	r2, #4

0800140e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800140e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001410:	d3fb      	bcc.n	800140a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001412:	f7ff fe5b 	bl	80010cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001416:	f004 fc8d 	bl	8005d34 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800141a:	f7ff fa3f 	bl	800089c <main>
  bx  lr    
 800141e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001420:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001424:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001428:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 800142c:	080072a8 	.word	0x080072a8
  ldr r2, =_sbss
 8001430:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8001434:	200072b0 	.word	0x200072b0

08001438 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001438:	e7fe      	b.n	8001438 <ADC_IRQHandler>
	...

0800143c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800143c:	b580      	push	{r7, lr}
 800143e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001440:	4b0e      	ldr	r3, [pc, #56]	; (800147c <HAL_Init+0x40>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	4a0d      	ldr	r2, [pc, #52]	; (800147c <HAL_Init+0x40>)
 8001446:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800144a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800144c:	4b0b      	ldr	r3, [pc, #44]	; (800147c <HAL_Init+0x40>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	4a0a      	ldr	r2, [pc, #40]	; (800147c <HAL_Init+0x40>)
 8001452:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001456:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001458:	4b08      	ldr	r3, [pc, #32]	; (800147c <HAL_Init+0x40>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4a07      	ldr	r2, [pc, #28]	; (800147c <HAL_Init+0x40>)
 800145e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001462:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001464:	2003      	movs	r0, #3
 8001466:	f000 f8f9 	bl	800165c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800146a:	2000      	movs	r0, #0
 800146c:	f000 f808 	bl	8001480 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001470:	f7ff fd1e 	bl	8000eb0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001474:	2300      	movs	r3, #0
}
 8001476:	4618      	mov	r0, r3
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40023c00 	.word	0x40023c00

08001480 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001488:	4b12      	ldr	r3, [pc, #72]	; (80014d4 <HAL_InitTick+0x54>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	4b12      	ldr	r3, [pc, #72]	; (80014d8 <HAL_InitTick+0x58>)
 800148e:	781b      	ldrb	r3, [r3, #0]
 8001490:	4619      	mov	r1, r3
 8001492:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001496:	fbb3 f3f1 	udiv	r3, r3, r1
 800149a:	fbb2 f3f3 	udiv	r3, r2, r3
 800149e:	4618      	mov	r0, r3
 80014a0:	f000 f903 	bl	80016aa <HAL_SYSTICK_Config>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014aa:	2301      	movs	r3, #1
 80014ac:	e00e      	b.n	80014cc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	2b0f      	cmp	r3, #15
 80014b2:	d80a      	bhi.n	80014ca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014b4:	2200      	movs	r2, #0
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	f04f 30ff 	mov.w	r0, #4294967295
 80014bc:	f000 f8d9 	bl	8001672 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014c0:	4a06      	ldr	r2, [pc, #24]	; (80014dc <HAL_InitTick+0x5c>)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014c6:	2300      	movs	r3, #0
 80014c8:	e000      	b.n	80014cc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014ca:	2301      	movs	r3, #1
}
 80014cc:	4618      	mov	r0, r3
 80014ce:	3708      	adds	r7, #8
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd80      	pop	{r7, pc}
 80014d4:	20000000 	.word	0x20000000
 80014d8:	20000008 	.word	0x20000008
 80014dc:	20000004 	.word	0x20000004

080014e0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  return uwTick;
 80014e4:	4b03      	ldr	r3, [pc, #12]	; (80014f4 <HAL_GetTick+0x14>)
 80014e6:	681b      	ldr	r3, [r3, #0]
}
 80014e8:	4618      	mov	r0, r3
 80014ea:	46bd      	mov	sp, r7
 80014ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f0:	4770      	bx	lr
 80014f2:	bf00      	nop
 80014f4:	20000560 	.word	0x20000560

080014f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014f8:	b480      	push	{r7}
 80014fa:	b085      	sub	sp, #20
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	f003 0307 	and.w	r3, r3, #7
 8001506:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001508:	4b0c      	ldr	r3, [pc, #48]	; (800153c <__NVIC_SetPriorityGrouping+0x44>)
 800150a:	68db      	ldr	r3, [r3, #12]
 800150c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800150e:	68ba      	ldr	r2, [r7, #8]
 8001510:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001514:	4013      	ands	r3, r2
 8001516:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800151c:	68bb      	ldr	r3, [r7, #8]
 800151e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001520:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001524:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001528:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800152a:	4a04      	ldr	r2, [pc, #16]	; (800153c <__NVIC_SetPriorityGrouping+0x44>)
 800152c:	68bb      	ldr	r3, [r7, #8]
 800152e:	60d3      	str	r3, [r2, #12]
}
 8001530:	bf00      	nop
 8001532:	3714      	adds	r7, #20
 8001534:	46bd      	mov	sp, r7
 8001536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153a:	4770      	bx	lr
 800153c:	e000ed00 	.word	0xe000ed00

08001540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001540:	b480      	push	{r7}
 8001542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001544:	4b04      	ldr	r3, [pc, #16]	; (8001558 <__NVIC_GetPriorityGrouping+0x18>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	0a1b      	lsrs	r3, r3, #8
 800154a:	f003 0307 	and.w	r3, r3, #7
}
 800154e:	4618      	mov	r0, r3
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	e000ed00 	.word	0xe000ed00

0800155c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
 8001562:	4603      	mov	r3, r0
 8001564:	6039      	str	r1, [r7, #0]
 8001566:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001568:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800156c:	2b00      	cmp	r3, #0
 800156e:	db0a      	blt.n	8001586 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	b2da      	uxtb	r2, r3
 8001574:	490c      	ldr	r1, [pc, #48]	; (80015a8 <__NVIC_SetPriority+0x4c>)
 8001576:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800157a:	0112      	lsls	r2, r2, #4
 800157c:	b2d2      	uxtb	r2, r2
 800157e:	440b      	add	r3, r1
 8001580:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001584:	e00a      	b.n	800159c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	b2da      	uxtb	r2, r3
 800158a:	4908      	ldr	r1, [pc, #32]	; (80015ac <__NVIC_SetPriority+0x50>)
 800158c:	79fb      	ldrb	r3, [r7, #7]
 800158e:	f003 030f 	and.w	r3, r3, #15
 8001592:	3b04      	subs	r3, #4
 8001594:	0112      	lsls	r2, r2, #4
 8001596:	b2d2      	uxtb	r2, r2
 8001598:	440b      	add	r3, r1
 800159a:	761a      	strb	r2, [r3, #24]
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr
 80015a8:	e000e100 	.word	0xe000e100
 80015ac:	e000ed00 	.word	0xe000ed00

080015b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80015b0:	b480      	push	{r7}
 80015b2:	b089      	sub	sp, #36	; 0x24
 80015b4:	af00      	add	r7, sp, #0
 80015b6:	60f8      	str	r0, [r7, #12]
 80015b8:	60b9      	str	r1, [r7, #8]
 80015ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	f003 0307 	and.w	r3, r3, #7
 80015c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80015c4:	69fb      	ldr	r3, [r7, #28]
 80015c6:	f1c3 0307 	rsb	r3, r3, #7
 80015ca:	2b04      	cmp	r3, #4
 80015cc:	bf28      	it	cs
 80015ce:	2304      	movcs	r3, #4
 80015d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80015d2:	69fb      	ldr	r3, [r7, #28]
 80015d4:	3304      	adds	r3, #4
 80015d6:	2b06      	cmp	r3, #6
 80015d8:	d902      	bls.n	80015e0 <NVIC_EncodePriority+0x30>
 80015da:	69fb      	ldr	r3, [r7, #28]
 80015dc:	3b03      	subs	r3, #3
 80015de:	e000      	b.n	80015e2 <NVIC_EncodePriority+0x32>
 80015e0:	2300      	movs	r3, #0
 80015e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80015e4:	f04f 32ff 	mov.w	r2, #4294967295
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	fa02 f303 	lsl.w	r3, r2, r3
 80015ee:	43da      	mvns	r2, r3
 80015f0:	68bb      	ldr	r3, [r7, #8]
 80015f2:	401a      	ands	r2, r3
 80015f4:	697b      	ldr	r3, [r7, #20]
 80015f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80015f8:	f04f 31ff 	mov.w	r1, #4294967295
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001602:	43d9      	mvns	r1, r3
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001608:	4313      	orrs	r3, r2
         );
}
 800160a:	4618      	mov	r0, r3
 800160c:	3724      	adds	r7, #36	; 0x24
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr
	...

08001618 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b082      	sub	sp, #8
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	3b01      	subs	r3, #1
 8001624:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001628:	d301      	bcc.n	800162e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800162a:	2301      	movs	r3, #1
 800162c:	e00f      	b.n	800164e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800162e:	4a0a      	ldr	r2, [pc, #40]	; (8001658 <SysTick_Config+0x40>)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	3b01      	subs	r3, #1
 8001634:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001636:	210f      	movs	r1, #15
 8001638:	f04f 30ff 	mov.w	r0, #4294967295
 800163c:	f7ff ff8e 	bl	800155c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001640:	4b05      	ldr	r3, [pc, #20]	; (8001658 <SysTick_Config+0x40>)
 8001642:	2200      	movs	r2, #0
 8001644:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001646:	4b04      	ldr	r3, [pc, #16]	; (8001658 <SysTick_Config+0x40>)
 8001648:	2207      	movs	r2, #7
 800164a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800164c:	2300      	movs	r3, #0
}
 800164e:	4618      	mov	r0, r3
 8001650:	3708      	adds	r7, #8
 8001652:	46bd      	mov	sp, r7
 8001654:	bd80      	pop	{r7, pc}
 8001656:	bf00      	nop
 8001658:	e000e010 	.word	0xe000e010

0800165c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001664:	6878      	ldr	r0, [r7, #4]
 8001666:	f7ff ff47 	bl	80014f8 <__NVIC_SetPriorityGrouping>
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	bd80      	pop	{r7, pc}

08001672 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001672:	b580      	push	{r7, lr}
 8001674:	b086      	sub	sp, #24
 8001676:	af00      	add	r7, sp, #0
 8001678:	4603      	mov	r3, r0
 800167a:	60b9      	str	r1, [r7, #8]
 800167c:	607a      	str	r2, [r7, #4]
 800167e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001680:	2300      	movs	r3, #0
 8001682:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001684:	f7ff ff5c 	bl	8001540 <__NVIC_GetPriorityGrouping>
 8001688:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800168a:	687a      	ldr	r2, [r7, #4]
 800168c:	68b9      	ldr	r1, [r7, #8]
 800168e:	6978      	ldr	r0, [r7, #20]
 8001690:	f7ff ff8e 	bl	80015b0 <NVIC_EncodePriority>
 8001694:	4602      	mov	r2, r0
 8001696:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800169a:	4611      	mov	r1, r2
 800169c:	4618      	mov	r0, r3
 800169e:	f7ff ff5d 	bl	800155c <__NVIC_SetPriority>
}
 80016a2:	bf00      	nop
 80016a4:	3718      	adds	r7, #24
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}

080016aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80016aa:	b580      	push	{r7, lr}
 80016ac:	b082      	sub	sp, #8
 80016ae:	af00      	add	r7, sp, #0
 80016b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80016b2:	6878      	ldr	r0, [r7, #4]
 80016b4:	f7ff ffb0 	bl	8001618 <SysTick_Config>
 80016b8:	4603      	mov	r3, r0
}
 80016ba:	4618      	mov	r0, r3
 80016bc:	3708      	adds	r7, #8
 80016be:	46bd      	mov	sp, r7
 80016c0:	bd80      	pop	{r7, pc}
	...

080016c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80016c4:	b480      	push	{r7}
 80016c6:	b089      	sub	sp, #36	; 0x24
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	6078      	str	r0, [r7, #4]
 80016cc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80016ce:	2300      	movs	r3, #0
 80016d0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80016d2:	2300      	movs	r3, #0
 80016d4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80016d6:	2300      	movs	r3, #0
 80016d8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80016da:	2300      	movs	r3, #0
 80016dc:	61fb      	str	r3, [r7, #28]
 80016de:	e177      	b.n	80019d0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80016e0:	2201      	movs	r2, #1
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	fa02 f303 	lsl.w	r3, r2, r3
 80016e8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80016ea:	683b      	ldr	r3, [r7, #0]
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	697a      	ldr	r2, [r7, #20]
 80016f0:	4013      	ands	r3, r2
 80016f2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80016f4:	693a      	ldr	r2, [r7, #16]
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	429a      	cmp	r2, r3
 80016fa:	f040 8166 	bne.w	80019ca <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	f003 0303 	and.w	r3, r3, #3
 8001706:	2b01      	cmp	r3, #1
 8001708:	d005      	beq.n	8001716 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800170a:	683b      	ldr	r3, [r7, #0]
 800170c:	685b      	ldr	r3, [r3, #4]
 800170e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001712:	2b02      	cmp	r3, #2
 8001714:	d130      	bne.n	8001778 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	689b      	ldr	r3, [r3, #8]
 800171a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800171c:	69fb      	ldr	r3, [r7, #28]
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	2203      	movs	r2, #3
 8001722:	fa02 f303 	lsl.w	r3, r2, r3
 8001726:	43db      	mvns	r3, r3
 8001728:	69ba      	ldr	r2, [r7, #24]
 800172a:	4013      	ands	r3, r2
 800172c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	68da      	ldr	r2, [r3, #12]
 8001732:	69fb      	ldr	r3, [r7, #28]
 8001734:	005b      	lsls	r3, r3, #1
 8001736:	fa02 f303 	lsl.w	r3, r2, r3
 800173a:	69ba      	ldr	r2, [r7, #24]
 800173c:	4313      	orrs	r3, r2
 800173e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	69ba      	ldr	r2, [r7, #24]
 8001744:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800174c:	2201      	movs	r2, #1
 800174e:	69fb      	ldr	r3, [r7, #28]
 8001750:	fa02 f303 	lsl.w	r3, r2, r3
 8001754:	43db      	mvns	r3, r3
 8001756:	69ba      	ldr	r2, [r7, #24]
 8001758:	4013      	ands	r3, r2
 800175a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800175c:	683b      	ldr	r3, [r7, #0]
 800175e:	685b      	ldr	r3, [r3, #4]
 8001760:	091b      	lsrs	r3, r3, #4
 8001762:	f003 0201 	and.w	r2, r3, #1
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	fa02 f303 	lsl.w	r3, r2, r3
 800176c:	69ba      	ldr	r2, [r7, #24]
 800176e:	4313      	orrs	r3, r2
 8001770:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	69ba      	ldr	r2, [r7, #24]
 8001776:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001778:	683b      	ldr	r3, [r7, #0]
 800177a:	685b      	ldr	r3, [r3, #4]
 800177c:	f003 0303 	and.w	r3, r3, #3
 8001780:	2b03      	cmp	r3, #3
 8001782:	d017      	beq.n	80017b4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800178a:	69fb      	ldr	r3, [r7, #28]
 800178c:	005b      	lsls	r3, r3, #1
 800178e:	2203      	movs	r2, #3
 8001790:	fa02 f303 	lsl.w	r3, r2, r3
 8001794:	43db      	mvns	r3, r3
 8001796:	69ba      	ldr	r2, [r7, #24]
 8001798:	4013      	ands	r3, r2
 800179a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800179c:	683b      	ldr	r3, [r7, #0]
 800179e:	689a      	ldr	r2, [r3, #8]
 80017a0:	69fb      	ldr	r3, [r7, #28]
 80017a2:	005b      	lsls	r3, r3, #1
 80017a4:	fa02 f303 	lsl.w	r3, r2, r3
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	4313      	orrs	r3, r2
 80017ac:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	69ba      	ldr	r2, [r7, #24]
 80017b2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80017b4:	683b      	ldr	r3, [r7, #0]
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f003 0303 	and.w	r3, r3, #3
 80017bc:	2b02      	cmp	r3, #2
 80017be:	d123      	bne.n	8001808 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	08da      	lsrs	r2, r3, #3
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	3208      	adds	r2, #8
 80017c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80017cc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80017ce:	69fb      	ldr	r3, [r7, #28]
 80017d0:	f003 0307 	and.w	r3, r3, #7
 80017d4:	009b      	lsls	r3, r3, #2
 80017d6:	220f      	movs	r2, #15
 80017d8:	fa02 f303 	lsl.w	r3, r2, r3
 80017dc:	43db      	mvns	r3, r3
 80017de:	69ba      	ldr	r2, [r7, #24]
 80017e0:	4013      	ands	r3, r2
 80017e2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80017e4:	683b      	ldr	r3, [r7, #0]
 80017e6:	691a      	ldr	r2, [r3, #16]
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	f003 0307 	and.w	r3, r3, #7
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	69ba      	ldr	r2, [r7, #24]
 80017f6:	4313      	orrs	r3, r2
 80017f8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80017fa:	69fb      	ldr	r3, [r7, #28]
 80017fc:	08da      	lsrs	r2, r3, #3
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	3208      	adds	r2, #8
 8001802:	69b9      	ldr	r1, [r7, #24]
 8001804:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800180e:	69fb      	ldr	r3, [r7, #28]
 8001810:	005b      	lsls	r3, r3, #1
 8001812:	2203      	movs	r2, #3
 8001814:	fa02 f303 	lsl.w	r3, r2, r3
 8001818:	43db      	mvns	r3, r3
 800181a:	69ba      	ldr	r2, [r7, #24]
 800181c:	4013      	ands	r3, r2
 800181e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	f003 0203 	and.w	r2, r3, #3
 8001828:	69fb      	ldr	r3, [r7, #28]
 800182a:	005b      	lsls	r3, r3, #1
 800182c:	fa02 f303 	lsl.w	r3, r2, r3
 8001830:	69ba      	ldr	r2, [r7, #24]
 8001832:	4313      	orrs	r3, r2
 8001834:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	69ba      	ldr	r2, [r7, #24]
 800183a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800183c:	683b      	ldr	r3, [r7, #0]
 800183e:	685b      	ldr	r3, [r3, #4]
 8001840:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001844:	2b00      	cmp	r3, #0
 8001846:	f000 80c0 	beq.w	80019ca <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	4b66      	ldr	r3, [pc, #408]	; (80019e8 <HAL_GPIO_Init+0x324>)
 8001850:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001852:	4a65      	ldr	r2, [pc, #404]	; (80019e8 <HAL_GPIO_Init+0x324>)
 8001854:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001858:	6453      	str	r3, [r2, #68]	; 0x44
 800185a:	4b63      	ldr	r3, [pc, #396]	; (80019e8 <HAL_GPIO_Init+0x324>)
 800185c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800185e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001862:	60fb      	str	r3, [r7, #12]
 8001864:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001866:	4a61      	ldr	r2, [pc, #388]	; (80019ec <HAL_GPIO_Init+0x328>)
 8001868:	69fb      	ldr	r3, [r7, #28]
 800186a:	089b      	lsrs	r3, r3, #2
 800186c:	3302      	adds	r3, #2
 800186e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001872:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001874:	69fb      	ldr	r3, [r7, #28]
 8001876:	f003 0303 	and.w	r3, r3, #3
 800187a:	009b      	lsls	r3, r3, #2
 800187c:	220f      	movs	r2, #15
 800187e:	fa02 f303 	lsl.w	r3, r2, r3
 8001882:	43db      	mvns	r3, r3
 8001884:	69ba      	ldr	r2, [r7, #24]
 8001886:	4013      	ands	r3, r2
 8001888:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	4a58      	ldr	r2, [pc, #352]	; (80019f0 <HAL_GPIO_Init+0x32c>)
 800188e:	4293      	cmp	r3, r2
 8001890:	d037      	beq.n	8001902 <HAL_GPIO_Init+0x23e>
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	4a57      	ldr	r2, [pc, #348]	; (80019f4 <HAL_GPIO_Init+0x330>)
 8001896:	4293      	cmp	r3, r2
 8001898:	d031      	beq.n	80018fe <HAL_GPIO_Init+0x23a>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	4a56      	ldr	r2, [pc, #344]	; (80019f8 <HAL_GPIO_Init+0x334>)
 800189e:	4293      	cmp	r3, r2
 80018a0:	d02b      	beq.n	80018fa <HAL_GPIO_Init+0x236>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	4a55      	ldr	r2, [pc, #340]	; (80019fc <HAL_GPIO_Init+0x338>)
 80018a6:	4293      	cmp	r3, r2
 80018a8:	d025      	beq.n	80018f6 <HAL_GPIO_Init+0x232>
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4a54      	ldr	r2, [pc, #336]	; (8001a00 <HAL_GPIO_Init+0x33c>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d01f      	beq.n	80018f2 <HAL_GPIO_Init+0x22e>
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	4a53      	ldr	r2, [pc, #332]	; (8001a04 <HAL_GPIO_Init+0x340>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d019      	beq.n	80018ee <HAL_GPIO_Init+0x22a>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	4a52      	ldr	r2, [pc, #328]	; (8001a08 <HAL_GPIO_Init+0x344>)
 80018be:	4293      	cmp	r3, r2
 80018c0:	d013      	beq.n	80018ea <HAL_GPIO_Init+0x226>
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	4a51      	ldr	r2, [pc, #324]	; (8001a0c <HAL_GPIO_Init+0x348>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d00d      	beq.n	80018e6 <HAL_GPIO_Init+0x222>
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a50      	ldr	r2, [pc, #320]	; (8001a10 <HAL_GPIO_Init+0x34c>)
 80018ce:	4293      	cmp	r3, r2
 80018d0:	d007      	beq.n	80018e2 <HAL_GPIO_Init+0x21e>
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	4a4f      	ldr	r2, [pc, #316]	; (8001a14 <HAL_GPIO_Init+0x350>)
 80018d6:	4293      	cmp	r3, r2
 80018d8:	d101      	bne.n	80018de <HAL_GPIO_Init+0x21a>
 80018da:	2309      	movs	r3, #9
 80018dc:	e012      	b.n	8001904 <HAL_GPIO_Init+0x240>
 80018de:	230a      	movs	r3, #10
 80018e0:	e010      	b.n	8001904 <HAL_GPIO_Init+0x240>
 80018e2:	2308      	movs	r3, #8
 80018e4:	e00e      	b.n	8001904 <HAL_GPIO_Init+0x240>
 80018e6:	2307      	movs	r3, #7
 80018e8:	e00c      	b.n	8001904 <HAL_GPIO_Init+0x240>
 80018ea:	2306      	movs	r3, #6
 80018ec:	e00a      	b.n	8001904 <HAL_GPIO_Init+0x240>
 80018ee:	2305      	movs	r3, #5
 80018f0:	e008      	b.n	8001904 <HAL_GPIO_Init+0x240>
 80018f2:	2304      	movs	r3, #4
 80018f4:	e006      	b.n	8001904 <HAL_GPIO_Init+0x240>
 80018f6:	2303      	movs	r3, #3
 80018f8:	e004      	b.n	8001904 <HAL_GPIO_Init+0x240>
 80018fa:	2302      	movs	r3, #2
 80018fc:	e002      	b.n	8001904 <HAL_GPIO_Init+0x240>
 80018fe:	2301      	movs	r3, #1
 8001900:	e000      	b.n	8001904 <HAL_GPIO_Init+0x240>
 8001902:	2300      	movs	r3, #0
 8001904:	69fa      	ldr	r2, [r7, #28]
 8001906:	f002 0203 	and.w	r2, r2, #3
 800190a:	0092      	lsls	r2, r2, #2
 800190c:	4093      	lsls	r3, r2
 800190e:	69ba      	ldr	r2, [r7, #24]
 8001910:	4313      	orrs	r3, r2
 8001912:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001914:	4935      	ldr	r1, [pc, #212]	; (80019ec <HAL_GPIO_Init+0x328>)
 8001916:	69fb      	ldr	r3, [r7, #28]
 8001918:	089b      	lsrs	r3, r3, #2
 800191a:	3302      	adds	r3, #2
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001922:	4b3d      	ldr	r3, [pc, #244]	; (8001a18 <HAL_GPIO_Init+0x354>)
 8001924:	689b      	ldr	r3, [r3, #8]
 8001926:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001928:	693b      	ldr	r3, [r7, #16]
 800192a:	43db      	mvns	r3, r3
 800192c:	69ba      	ldr	r2, [r7, #24]
 800192e:	4013      	ands	r3, r2
 8001930:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	685b      	ldr	r3, [r3, #4]
 8001936:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800193a:	2b00      	cmp	r3, #0
 800193c:	d003      	beq.n	8001946 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800193e:	69ba      	ldr	r2, [r7, #24]
 8001940:	693b      	ldr	r3, [r7, #16]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001946:	4a34      	ldr	r2, [pc, #208]	; (8001a18 <HAL_GPIO_Init+0x354>)
 8001948:	69bb      	ldr	r3, [r7, #24]
 800194a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800194c:	4b32      	ldr	r3, [pc, #200]	; (8001a18 <HAL_GPIO_Init+0x354>)
 800194e:	68db      	ldr	r3, [r3, #12]
 8001950:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001952:	693b      	ldr	r3, [r7, #16]
 8001954:	43db      	mvns	r3, r3
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	4013      	ands	r3, r2
 800195a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800195c:	683b      	ldr	r3, [r7, #0]
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001964:	2b00      	cmp	r3, #0
 8001966:	d003      	beq.n	8001970 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001968:	69ba      	ldr	r2, [r7, #24]
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	4313      	orrs	r3, r2
 800196e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001970:	4a29      	ldr	r2, [pc, #164]	; (8001a18 <HAL_GPIO_Init+0x354>)
 8001972:	69bb      	ldr	r3, [r7, #24]
 8001974:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001976:	4b28      	ldr	r3, [pc, #160]	; (8001a18 <HAL_GPIO_Init+0x354>)
 8001978:	685b      	ldr	r3, [r3, #4]
 800197a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800197c:	693b      	ldr	r3, [r7, #16]
 800197e:	43db      	mvns	r3, r3
 8001980:	69ba      	ldr	r2, [r7, #24]
 8001982:	4013      	ands	r3, r2
 8001984:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800198e:	2b00      	cmp	r3, #0
 8001990:	d003      	beq.n	800199a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001992:	69ba      	ldr	r2, [r7, #24]
 8001994:	693b      	ldr	r3, [r7, #16]
 8001996:	4313      	orrs	r3, r2
 8001998:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800199a:	4a1f      	ldr	r2, [pc, #124]	; (8001a18 <HAL_GPIO_Init+0x354>)
 800199c:	69bb      	ldr	r3, [r7, #24]
 800199e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80019a0:	4b1d      	ldr	r3, [pc, #116]	; (8001a18 <HAL_GPIO_Init+0x354>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80019a6:	693b      	ldr	r3, [r7, #16]
 80019a8:	43db      	mvns	r3, r3
 80019aa:	69ba      	ldr	r2, [r7, #24]
 80019ac:	4013      	ands	r3, r2
 80019ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d003      	beq.n	80019c4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80019bc:	69ba      	ldr	r2, [r7, #24]
 80019be:	693b      	ldr	r3, [r7, #16]
 80019c0:	4313      	orrs	r3, r2
 80019c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80019c4:	4a14      	ldr	r2, [pc, #80]	; (8001a18 <HAL_GPIO_Init+0x354>)
 80019c6:	69bb      	ldr	r3, [r7, #24]
 80019c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80019ca:	69fb      	ldr	r3, [r7, #28]
 80019cc:	3301      	adds	r3, #1
 80019ce:	61fb      	str	r3, [r7, #28]
 80019d0:	69fb      	ldr	r3, [r7, #28]
 80019d2:	2b0f      	cmp	r3, #15
 80019d4:	f67f ae84 	bls.w	80016e0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80019d8:	bf00      	nop
 80019da:	bf00      	nop
 80019dc:	3724      	adds	r7, #36	; 0x24
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	40023800 	.word	0x40023800
 80019ec:	40013800 	.word	0x40013800
 80019f0:	40020000 	.word	0x40020000
 80019f4:	40020400 	.word	0x40020400
 80019f8:	40020800 	.word	0x40020800
 80019fc:	40020c00 	.word	0x40020c00
 8001a00:	40021000 	.word	0x40021000
 8001a04:	40021400 	.word	0x40021400
 8001a08:	40021800 	.word	0x40021800
 8001a0c:	40021c00 	.word	0x40021c00
 8001a10:	40022000 	.word	0x40022000
 8001a14:	40022400 	.word	0x40022400
 8001a18:	40013c00 	.word	0x40013c00

08001a1c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001a1c:	b480      	push	{r7}
 8001a1e:	b083      	sub	sp, #12
 8001a20:	af00      	add	r7, sp, #0
 8001a22:	6078      	str	r0, [r7, #4]
 8001a24:	460b      	mov	r3, r1
 8001a26:	807b      	strh	r3, [r7, #2]
 8001a28:	4613      	mov	r3, r2
 8001a2a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a2c:	787b      	ldrb	r3, [r7, #1]
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d003      	beq.n	8001a3a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a32:	887a      	ldrh	r2, [r7, #2]
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001a38:	e003      	b.n	8001a42 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a3a:	887b      	ldrh	r3, [r7, #2]
 8001a3c:	041a      	lsls	r2, r3, #16
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	619a      	str	r2, [r3, #24]
}
 8001a42:	bf00      	nop
 8001a44:	370c      	adds	r7, #12
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
	...

08001a50 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e267      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f003 0301 	and.w	r3, r3, #1
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d075      	beq.n	8001b5a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a6e:	4b88      	ldr	r3, [pc, #544]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f003 030c 	and.w	r3, r3, #12
 8001a76:	2b04      	cmp	r3, #4
 8001a78:	d00c      	beq.n	8001a94 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a7a:	4b85      	ldr	r3, [pc, #532]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001a7c:	689b      	ldr	r3, [r3, #8]
 8001a7e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001a82:	2b08      	cmp	r3, #8
 8001a84:	d112      	bne.n	8001aac <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001a86:	4b82      	ldr	r3, [pc, #520]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a8e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001a92:	d10b      	bne.n	8001aac <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a94:	4b7e      	ldr	r3, [pc, #504]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d05b      	beq.n	8001b58 <HAL_RCC_OscConfig+0x108>
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	685b      	ldr	r3, [r3, #4]
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d157      	bne.n	8001b58 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e242      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ab4:	d106      	bne.n	8001ac4 <HAL_RCC_OscConfig+0x74>
 8001ab6:	4b76      	ldr	r3, [pc, #472]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a75      	ldr	r2, [pc, #468]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001abc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ac0:	6013      	str	r3, [r2, #0]
 8001ac2:	e01d      	b.n	8001b00 <HAL_RCC_OscConfig+0xb0>
 8001ac4:	687b      	ldr	r3, [r7, #4]
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001acc:	d10c      	bne.n	8001ae8 <HAL_RCC_OscConfig+0x98>
 8001ace:	4b70      	ldr	r3, [pc, #448]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	4a6f      	ldr	r2, [pc, #444]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001ad4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ad8:	6013      	str	r3, [r2, #0]
 8001ada:	4b6d      	ldr	r3, [pc, #436]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001adc:	681b      	ldr	r3, [r3, #0]
 8001ade:	4a6c      	ldr	r2, [pc, #432]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001ae0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ae4:	6013      	str	r3, [r2, #0]
 8001ae6:	e00b      	b.n	8001b00 <HAL_RCC_OscConfig+0xb0>
 8001ae8:	4b69      	ldr	r3, [pc, #420]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	4a68      	ldr	r2, [pc, #416]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001aee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001af2:	6013      	str	r3, [r2, #0]
 8001af4:	4b66      	ldr	r3, [pc, #408]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a65      	ldr	r2, [pc, #404]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001afa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001afe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	685b      	ldr	r3, [r3, #4]
 8001b04:	2b00      	cmp	r3, #0
 8001b06:	d013      	beq.n	8001b30 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b08:	f7ff fcea 	bl	80014e0 <HAL_GetTick>
 8001b0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b0e:	e008      	b.n	8001b22 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b10:	f7ff fce6 	bl	80014e0 <HAL_GetTick>
 8001b14:	4602      	mov	r2, r0
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	1ad3      	subs	r3, r2, r3
 8001b1a:	2b64      	cmp	r3, #100	; 0x64
 8001b1c:	d901      	bls.n	8001b22 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001b1e:	2303      	movs	r3, #3
 8001b20:	e207      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001b22:	4b5b      	ldr	r3, [pc, #364]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d0f0      	beq.n	8001b10 <HAL_RCC_OscConfig+0xc0>
 8001b2e:	e014      	b.n	8001b5a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b30:	f7ff fcd6 	bl	80014e0 <HAL_GetTick>
 8001b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b36:	e008      	b.n	8001b4a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001b38:	f7ff fcd2 	bl	80014e0 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	693b      	ldr	r3, [r7, #16]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b64      	cmp	r3, #100	; 0x64
 8001b44:	d901      	bls.n	8001b4a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e1f3      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001b4a:	4b51      	ldr	r3, [pc, #324]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1f0      	bne.n	8001b38 <HAL_RCC_OscConfig+0xe8>
 8001b56:	e000      	b.n	8001b5a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001b58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d063      	beq.n	8001c2e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b66:	4b4a      	ldr	r3, [pc, #296]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001b68:	689b      	ldr	r3, [r3, #8]
 8001b6a:	f003 030c 	and.w	r3, r3, #12
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d00b      	beq.n	8001b8a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b72:	4b47      	ldr	r3, [pc, #284]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001b74:	689b      	ldr	r3, [r3, #8]
 8001b76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001b7a:	2b08      	cmp	r3, #8
 8001b7c:	d11c      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001b7e:	4b44      	ldr	r3, [pc, #272]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001b80:	685b      	ldr	r3, [r3, #4]
 8001b82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d116      	bne.n	8001bb8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001b8a:	4b41      	ldr	r3, [pc, #260]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d005      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x152>
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	68db      	ldr	r3, [r3, #12]
 8001b9a:	2b01      	cmp	r3, #1
 8001b9c:	d001      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001b9e:	2301      	movs	r3, #1
 8001ba0:	e1c7      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ba2:	4b3b      	ldr	r3, [pc, #236]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	691b      	ldr	r3, [r3, #16]
 8001bae:	00db      	lsls	r3, r3, #3
 8001bb0:	4937      	ldr	r1, [pc, #220]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001bb2:	4313      	orrs	r3, r2
 8001bb4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001bb6:	e03a      	b.n	8001c2e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	68db      	ldr	r3, [r3, #12]
 8001bbc:	2b00      	cmp	r3, #0
 8001bbe:	d020      	beq.n	8001c02 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001bc0:	4b34      	ldr	r3, [pc, #208]	; (8001c94 <HAL_RCC_OscConfig+0x244>)
 8001bc2:	2201      	movs	r2, #1
 8001bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bc6:	f7ff fc8b 	bl	80014e0 <HAL_GetTick>
 8001bca:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bcc:	e008      	b.n	8001be0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001bce:	f7ff fc87 	bl	80014e0 <HAL_GetTick>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	693b      	ldr	r3, [r7, #16]
 8001bd6:	1ad3      	subs	r3, r2, r3
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d901      	bls.n	8001be0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001bdc:	2303      	movs	r3, #3
 8001bde:	e1a8      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001be0:	4b2b      	ldr	r3, [pc, #172]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d0f0      	beq.n	8001bce <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001bec:	4b28      	ldr	r3, [pc, #160]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	691b      	ldr	r3, [r3, #16]
 8001bf8:	00db      	lsls	r3, r3, #3
 8001bfa:	4925      	ldr	r1, [pc, #148]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	600b      	str	r3, [r1, #0]
 8001c00:	e015      	b.n	8001c2e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001c02:	4b24      	ldr	r3, [pc, #144]	; (8001c94 <HAL_RCC_OscConfig+0x244>)
 8001c04:	2200      	movs	r2, #0
 8001c06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c08:	f7ff fc6a 	bl	80014e0 <HAL_GetTick>
 8001c0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c0e:	e008      	b.n	8001c22 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c10:	f7ff fc66 	bl	80014e0 <HAL_GetTick>
 8001c14:	4602      	mov	r2, r0
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	1ad3      	subs	r3, r2, r3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d901      	bls.n	8001c22 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001c1e:	2303      	movs	r3, #3
 8001c20:	e187      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001c22:	4b1b      	ldr	r3, [pc, #108]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	f003 0302 	and.w	r3, r3, #2
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d1f0      	bne.n	8001c10 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	f003 0308 	and.w	r3, r3, #8
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d036      	beq.n	8001ca8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	695b      	ldr	r3, [r3, #20]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d016      	beq.n	8001c70 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001c42:	4b15      	ldr	r3, [pc, #84]	; (8001c98 <HAL_RCC_OscConfig+0x248>)
 8001c44:	2201      	movs	r2, #1
 8001c46:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c48:	f7ff fc4a 	bl	80014e0 <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c4e:	e008      	b.n	8001c62 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c50:	f7ff fc46 	bl	80014e0 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	2b02      	cmp	r3, #2
 8001c5c:	d901      	bls.n	8001c62 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001c5e:	2303      	movs	r3, #3
 8001c60:	e167      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001c62:	4b0b      	ldr	r3, [pc, #44]	; (8001c90 <HAL_RCC_OscConfig+0x240>)
 8001c64:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001c66:	f003 0302 	and.w	r3, r3, #2
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d0f0      	beq.n	8001c50 <HAL_RCC_OscConfig+0x200>
 8001c6e:	e01b      	b.n	8001ca8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001c70:	4b09      	ldr	r3, [pc, #36]	; (8001c98 <HAL_RCC_OscConfig+0x248>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001c76:	f7ff fc33 	bl	80014e0 <HAL_GetTick>
 8001c7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c7c:	e00e      	b.n	8001c9c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c7e:	f7ff fc2f 	bl	80014e0 <HAL_GetTick>
 8001c82:	4602      	mov	r2, r0
 8001c84:	693b      	ldr	r3, [r7, #16]
 8001c86:	1ad3      	subs	r3, r2, r3
 8001c88:	2b02      	cmp	r3, #2
 8001c8a:	d907      	bls.n	8001c9c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8001c8c:	2303      	movs	r3, #3
 8001c8e:	e150      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
 8001c90:	40023800 	.word	0x40023800
 8001c94:	42470000 	.word	0x42470000
 8001c98:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c9c:	4b88      	ldr	r3, [pc, #544]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001c9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001ca0:	f003 0302 	and.w	r3, r3, #2
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d1ea      	bne.n	8001c7e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	f003 0304 	and.w	r3, r3, #4
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	f000 8097 	beq.w	8001de4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001cba:	4b81      	ldr	r3, [pc, #516]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001cbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cbe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d10f      	bne.n	8001ce6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	60bb      	str	r3, [r7, #8]
 8001cca:	4b7d      	ldr	r3, [pc, #500]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001ccc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cce:	4a7c      	ldr	r2, [pc, #496]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001cd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001cd4:	6413      	str	r3, [r2, #64]	; 0x40
 8001cd6:	4b7a      	ldr	r3, [pc, #488]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cde:	60bb      	str	r3, [r7, #8]
 8001ce0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001ce6:	4b77      	ldr	r3, [pc, #476]	; (8001ec4 <HAL_RCC_OscConfig+0x474>)
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d118      	bne.n	8001d24 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cf2:	4b74      	ldr	r3, [pc, #464]	; (8001ec4 <HAL_RCC_OscConfig+0x474>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	4a73      	ldr	r2, [pc, #460]	; (8001ec4 <HAL_RCC_OscConfig+0x474>)
 8001cf8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001cfc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001cfe:	f7ff fbef 	bl	80014e0 <HAL_GetTick>
 8001d02:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d04:	e008      	b.n	8001d18 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001d06:	f7ff fbeb 	bl	80014e0 <HAL_GetTick>
 8001d0a:	4602      	mov	r2, r0
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	1ad3      	subs	r3, r2, r3
 8001d10:	2b02      	cmp	r3, #2
 8001d12:	d901      	bls.n	8001d18 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001d14:	2303      	movs	r3, #3
 8001d16:	e10c      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001d18:	4b6a      	ldr	r3, [pc, #424]	; (8001ec4 <HAL_RCC_OscConfig+0x474>)
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d0f0      	beq.n	8001d06 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	2b01      	cmp	r3, #1
 8001d2a:	d106      	bne.n	8001d3a <HAL_RCC_OscConfig+0x2ea>
 8001d2c:	4b64      	ldr	r3, [pc, #400]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001d2e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d30:	4a63      	ldr	r2, [pc, #396]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001d32:	f043 0301 	orr.w	r3, r3, #1
 8001d36:	6713      	str	r3, [r2, #112]	; 0x70
 8001d38:	e01c      	b.n	8001d74 <HAL_RCC_OscConfig+0x324>
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	689b      	ldr	r3, [r3, #8]
 8001d3e:	2b05      	cmp	r3, #5
 8001d40:	d10c      	bne.n	8001d5c <HAL_RCC_OscConfig+0x30c>
 8001d42:	4b5f      	ldr	r3, [pc, #380]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001d44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d46:	4a5e      	ldr	r2, [pc, #376]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001d48:	f043 0304 	orr.w	r3, r3, #4
 8001d4c:	6713      	str	r3, [r2, #112]	; 0x70
 8001d4e:	4b5c      	ldr	r3, [pc, #368]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d52:	4a5b      	ldr	r2, [pc, #364]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001d54:	f043 0301 	orr.w	r3, r3, #1
 8001d58:	6713      	str	r3, [r2, #112]	; 0x70
 8001d5a:	e00b      	b.n	8001d74 <HAL_RCC_OscConfig+0x324>
 8001d5c:	4b58      	ldr	r3, [pc, #352]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001d5e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d60:	4a57      	ldr	r2, [pc, #348]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001d62:	f023 0301 	bic.w	r3, r3, #1
 8001d66:	6713      	str	r3, [r2, #112]	; 0x70
 8001d68:	4b55      	ldr	r3, [pc, #340]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001d6a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d6c:	4a54      	ldr	r2, [pc, #336]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001d6e:	f023 0304 	bic.w	r3, r3, #4
 8001d72:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	689b      	ldr	r3, [r3, #8]
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d015      	beq.n	8001da8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001d7c:	f7ff fbb0 	bl	80014e0 <HAL_GetTick>
 8001d80:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d82:	e00a      	b.n	8001d9a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d84:	f7ff fbac 	bl	80014e0 <HAL_GetTick>
 8001d88:	4602      	mov	r2, r0
 8001d8a:	693b      	ldr	r3, [r7, #16]
 8001d8c:	1ad3      	subs	r3, r2, r3
 8001d8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d901      	bls.n	8001d9a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001d96:	2303      	movs	r3, #3
 8001d98:	e0cb      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d9a:	4b49      	ldr	r3, [pc, #292]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001d9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001d9e:	f003 0302 	and.w	r3, r3, #2
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d0ee      	beq.n	8001d84 <HAL_RCC_OscConfig+0x334>
 8001da6:	e014      	b.n	8001dd2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001da8:	f7ff fb9a 	bl	80014e0 <HAL_GetTick>
 8001dac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dae:	e00a      	b.n	8001dc6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001db0:	f7ff fb96 	bl	80014e0 <HAL_GetTick>
 8001db4:	4602      	mov	r2, r0
 8001db6:	693b      	ldr	r3, [r7, #16]
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	f241 3288 	movw	r2, #5000	; 0x1388
 8001dbe:	4293      	cmp	r3, r2
 8001dc0:	d901      	bls.n	8001dc6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001dc2:	2303      	movs	r3, #3
 8001dc4:	e0b5      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001dc6:	4b3e      	ldr	r3, [pc, #248]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001dc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001dca:	f003 0302 	and.w	r3, r3, #2
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1ee      	bne.n	8001db0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001dd2:	7dfb      	ldrb	r3, [r7, #23]
 8001dd4:	2b01      	cmp	r3, #1
 8001dd6:	d105      	bne.n	8001de4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001dd8:	4b39      	ldr	r3, [pc, #228]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001dda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ddc:	4a38      	ldr	r2, [pc, #224]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001dde:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001de2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	f000 80a1 	beq.w	8001f30 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001dee:	4b34      	ldr	r3, [pc, #208]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001df0:	689b      	ldr	r3, [r3, #8]
 8001df2:	f003 030c 	and.w	r3, r3, #12
 8001df6:	2b08      	cmp	r3, #8
 8001df8:	d05c      	beq.n	8001eb4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	699b      	ldr	r3, [r3, #24]
 8001dfe:	2b02      	cmp	r3, #2
 8001e00:	d141      	bne.n	8001e86 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e02:	4b31      	ldr	r3, [pc, #196]	; (8001ec8 <HAL_RCC_OscConfig+0x478>)
 8001e04:	2200      	movs	r2, #0
 8001e06:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e08:	f7ff fb6a 	bl	80014e0 <HAL_GetTick>
 8001e0c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e0e:	e008      	b.n	8001e22 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e10:	f7ff fb66 	bl	80014e0 <HAL_GetTick>
 8001e14:	4602      	mov	r2, r0
 8001e16:	693b      	ldr	r3, [r7, #16]
 8001e18:	1ad3      	subs	r3, r2, r3
 8001e1a:	2b02      	cmp	r3, #2
 8001e1c:	d901      	bls.n	8001e22 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001e1e:	2303      	movs	r3, #3
 8001e20:	e087      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e22:	4b27      	ldr	r3, [pc, #156]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d1f0      	bne.n	8001e10 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	69da      	ldr	r2, [r3, #28]
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	6a1b      	ldr	r3, [r3, #32]
 8001e36:	431a      	orrs	r2, r3
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e3c:	019b      	lsls	r3, r3, #6
 8001e3e:	431a      	orrs	r2, r3
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e44:	085b      	lsrs	r3, r3, #1
 8001e46:	3b01      	subs	r3, #1
 8001e48:	041b      	lsls	r3, r3, #16
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e50:	061b      	lsls	r3, r3, #24
 8001e52:	491b      	ldr	r1, [pc, #108]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001e54:	4313      	orrs	r3, r2
 8001e56:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001e58:	4b1b      	ldr	r3, [pc, #108]	; (8001ec8 <HAL_RCC_OscConfig+0x478>)
 8001e5a:	2201      	movs	r2, #1
 8001e5c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e5e:	f7ff fb3f 	bl	80014e0 <HAL_GetTick>
 8001e62:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e64:	e008      	b.n	8001e78 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e66:	f7ff fb3b 	bl	80014e0 <HAL_GetTick>
 8001e6a:	4602      	mov	r2, r0
 8001e6c:	693b      	ldr	r3, [r7, #16]
 8001e6e:	1ad3      	subs	r3, r2, r3
 8001e70:	2b02      	cmp	r3, #2
 8001e72:	d901      	bls.n	8001e78 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001e74:	2303      	movs	r3, #3
 8001e76:	e05c      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001e78:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d0f0      	beq.n	8001e66 <HAL_RCC_OscConfig+0x416>
 8001e84:	e054      	b.n	8001f30 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001e86:	4b10      	ldr	r3, [pc, #64]	; (8001ec8 <HAL_RCC_OscConfig+0x478>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e8c:	f7ff fb28 	bl	80014e0 <HAL_GetTick>
 8001e90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001e92:	e008      	b.n	8001ea6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001e94:	f7ff fb24 	bl	80014e0 <HAL_GetTick>
 8001e98:	4602      	mov	r2, r0
 8001e9a:	693b      	ldr	r3, [r7, #16]
 8001e9c:	1ad3      	subs	r3, r2, r3
 8001e9e:	2b02      	cmp	r3, #2
 8001ea0:	d901      	bls.n	8001ea6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001ea2:	2303      	movs	r3, #3
 8001ea4:	e045      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001ea6:	4b06      	ldr	r3, [pc, #24]	; (8001ec0 <HAL_RCC_OscConfig+0x470>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d1f0      	bne.n	8001e94 <HAL_RCC_OscConfig+0x444>
 8001eb2:	e03d      	b.n	8001f30 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	699b      	ldr	r3, [r3, #24]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d107      	bne.n	8001ecc <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8001ebc:	2301      	movs	r3, #1
 8001ebe:	e038      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
 8001ec0:	40023800 	.word	0x40023800
 8001ec4:	40007000 	.word	0x40007000
 8001ec8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001ecc:	4b1b      	ldr	r3, [pc, #108]	; (8001f3c <HAL_RCC_OscConfig+0x4ec>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	699b      	ldr	r3, [r3, #24]
 8001ed6:	2b01      	cmp	r3, #1
 8001ed8:	d028      	beq.n	8001f2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001ee4:	429a      	cmp	r2, r3
 8001ee6:	d121      	bne.n	8001f2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ef2:	429a      	cmp	r2, r3
 8001ef4:	d11a      	bne.n	8001f2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001ef6:	68fa      	ldr	r2, [r7, #12]
 8001ef8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001efc:	4013      	ands	r3, r2
 8001efe:	687a      	ldr	r2, [r7, #4]
 8001f00:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001f02:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001f04:	4293      	cmp	r3, r2
 8001f06:	d111      	bne.n	8001f2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f12:	085b      	lsrs	r3, r3, #1
 8001f14:	3b01      	subs	r3, #1
 8001f16:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001f18:	429a      	cmp	r2, r3
 8001f1a:	d107      	bne.n	8001f2c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001f26:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001f28:	429a      	cmp	r2, r3
 8001f2a:	d001      	beq.n	8001f30 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e000      	b.n	8001f32 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001f30:	2300      	movs	r3, #0
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3718      	adds	r7, #24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}
 8001f3a:	bf00      	nop
 8001f3c:	40023800 	.word	0x40023800

08001f40 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b084      	sub	sp, #16
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
 8001f48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d101      	bne.n	8001f54 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001f50:	2301      	movs	r3, #1
 8001f52:	e0cc      	b.n	80020ee <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001f54:	4b68      	ldr	r3, [pc, #416]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	f003 030f 	and.w	r3, r3, #15
 8001f5c:	683a      	ldr	r2, [r7, #0]
 8001f5e:	429a      	cmp	r2, r3
 8001f60:	d90c      	bls.n	8001f7c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f62:	4b65      	ldr	r3, [pc, #404]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f64:	683a      	ldr	r2, [r7, #0]
 8001f66:	b2d2      	uxtb	r2, r2
 8001f68:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6a:	4b63      	ldr	r3, [pc, #396]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	683a      	ldr	r2, [r7, #0]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d001      	beq.n	8001f7c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001f78:	2301      	movs	r3, #1
 8001f7a:	e0b8      	b.n	80020ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	f003 0302 	and.w	r3, r3, #2
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d020      	beq.n	8001fca <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 0304 	and.w	r3, r3, #4
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d005      	beq.n	8001fa0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001f94:	4b59      	ldr	r3, [pc, #356]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	4a58      	ldr	r2, [pc, #352]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001f9a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001f9e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	f003 0308 	and.w	r3, r3, #8
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	d005      	beq.n	8001fb8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001fac:	4b53      	ldr	r3, [pc, #332]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	4a52      	ldr	r2, [pc, #328]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001fb2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001fb6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001fb8:	4b50      	ldr	r3, [pc, #320]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001fba:	689b      	ldr	r3, [r3, #8]
 8001fbc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	689b      	ldr	r3, [r3, #8]
 8001fc4:	494d      	ldr	r1, [pc, #308]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d044      	beq.n	8002060 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	685b      	ldr	r3, [r3, #4]
 8001fda:	2b01      	cmp	r3, #1
 8001fdc:	d107      	bne.n	8001fee <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fde:	4b47      	ldr	r3, [pc, #284]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d119      	bne.n	800201e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e07f      	b.n	80020ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	685b      	ldr	r3, [r3, #4]
 8001ff2:	2b02      	cmp	r3, #2
 8001ff4:	d003      	beq.n	8001ffe <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ffa:	2b03      	cmp	r3, #3
 8001ffc:	d107      	bne.n	800200e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ffe:	4b3f      	ldr	r3, [pc, #252]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d109      	bne.n	800201e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
 800200c:	e06f      	b.n	80020ee <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800200e:	4b3b      	ldr	r3, [pc, #236]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d101      	bne.n	800201e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800201a:	2301      	movs	r3, #1
 800201c:	e067      	b.n	80020ee <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800201e:	4b37      	ldr	r3, [pc, #220]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8002020:	689b      	ldr	r3, [r3, #8]
 8002022:	f023 0203 	bic.w	r2, r3, #3
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	685b      	ldr	r3, [r3, #4]
 800202a:	4934      	ldr	r1, [pc, #208]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 800202c:	4313      	orrs	r3, r2
 800202e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002030:	f7ff fa56 	bl	80014e0 <HAL_GetTick>
 8002034:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002036:	e00a      	b.n	800204e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002038:	f7ff fa52 	bl	80014e0 <HAL_GetTick>
 800203c:	4602      	mov	r2, r0
 800203e:	68fb      	ldr	r3, [r7, #12]
 8002040:	1ad3      	subs	r3, r2, r3
 8002042:	f241 3288 	movw	r2, #5000	; 0x1388
 8002046:	4293      	cmp	r3, r2
 8002048:	d901      	bls.n	800204e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800204a:	2303      	movs	r3, #3
 800204c:	e04f      	b.n	80020ee <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800204e:	4b2b      	ldr	r3, [pc, #172]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8002050:	689b      	ldr	r3, [r3, #8]
 8002052:	f003 020c 	and.w	r2, r3, #12
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	009b      	lsls	r3, r3, #2
 800205c:	429a      	cmp	r2, r3
 800205e:	d1eb      	bne.n	8002038 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002060:	4b25      	ldr	r3, [pc, #148]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	f003 030f 	and.w	r3, r3, #15
 8002068:	683a      	ldr	r2, [r7, #0]
 800206a:	429a      	cmp	r2, r3
 800206c:	d20c      	bcs.n	8002088 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800206e:	4b22      	ldr	r3, [pc, #136]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002070:	683a      	ldr	r2, [r7, #0]
 8002072:	b2d2      	uxtb	r2, r2
 8002074:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002076:	4b20      	ldr	r3, [pc, #128]	; (80020f8 <HAL_RCC_ClockConfig+0x1b8>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f003 030f 	and.w	r3, r3, #15
 800207e:	683a      	ldr	r2, [r7, #0]
 8002080:	429a      	cmp	r2, r3
 8002082:	d001      	beq.n	8002088 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002084:	2301      	movs	r3, #1
 8002086:	e032      	b.n	80020ee <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f003 0304 	and.w	r3, r3, #4
 8002090:	2b00      	cmp	r3, #0
 8002092:	d008      	beq.n	80020a6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002094:	4b19      	ldr	r3, [pc, #100]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	4916      	ldr	r1, [pc, #88]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 80020a2:	4313      	orrs	r3, r2
 80020a4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0308 	and.w	r3, r3, #8
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d009      	beq.n	80020c6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80020b2:	4b12      	ldr	r3, [pc, #72]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	00db      	lsls	r3, r3, #3
 80020c0:	490e      	ldr	r1, [pc, #56]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 80020c2:	4313      	orrs	r3, r2
 80020c4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80020c6:	f000 f821 	bl	800210c <HAL_RCC_GetSysClockFreq>
 80020ca:	4602      	mov	r2, r0
 80020cc:	4b0b      	ldr	r3, [pc, #44]	; (80020fc <HAL_RCC_ClockConfig+0x1bc>)
 80020ce:	689b      	ldr	r3, [r3, #8]
 80020d0:	091b      	lsrs	r3, r3, #4
 80020d2:	f003 030f 	and.w	r3, r3, #15
 80020d6:	490a      	ldr	r1, [pc, #40]	; (8002100 <HAL_RCC_ClockConfig+0x1c0>)
 80020d8:	5ccb      	ldrb	r3, [r1, r3]
 80020da:	fa22 f303 	lsr.w	r3, r2, r3
 80020de:	4a09      	ldr	r2, [pc, #36]	; (8002104 <HAL_RCC_ClockConfig+0x1c4>)
 80020e0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80020e2:	4b09      	ldr	r3, [pc, #36]	; (8002108 <HAL_RCC_ClockConfig+0x1c8>)
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	4618      	mov	r0, r3
 80020e8:	f7ff f9ca 	bl	8001480 <HAL_InitTick>

  return HAL_OK;
 80020ec:	2300      	movs	r3, #0
}
 80020ee:	4618      	mov	r0, r3
 80020f0:	3710      	adds	r7, #16
 80020f2:	46bd      	mov	sp, r7
 80020f4:	bd80      	pop	{r7, pc}
 80020f6:	bf00      	nop
 80020f8:	40023c00 	.word	0x40023c00
 80020fc:	40023800 	.word	0x40023800
 8002100:	080071e8 	.word	0x080071e8
 8002104:	20000000 	.word	0x20000000
 8002108:	20000004 	.word	0x20000004

0800210c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800210c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002110:	b094      	sub	sp, #80	; 0x50
 8002112:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002114:	2300      	movs	r3, #0
 8002116:	647b      	str	r3, [r7, #68]	; 0x44
 8002118:	2300      	movs	r3, #0
 800211a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800211c:	2300      	movs	r3, #0
 800211e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8002120:	2300      	movs	r3, #0
 8002122:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002124:	4b79      	ldr	r3, [pc, #484]	; (800230c <HAL_RCC_GetSysClockFreq+0x200>)
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	f003 030c 	and.w	r3, r3, #12
 800212c:	2b08      	cmp	r3, #8
 800212e:	d00d      	beq.n	800214c <HAL_RCC_GetSysClockFreq+0x40>
 8002130:	2b08      	cmp	r3, #8
 8002132:	f200 80e1 	bhi.w	80022f8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002136:	2b00      	cmp	r3, #0
 8002138:	d002      	beq.n	8002140 <HAL_RCC_GetSysClockFreq+0x34>
 800213a:	2b04      	cmp	r3, #4
 800213c:	d003      	beq.n	8002146 <HAL_RCC_GetSysClockFreq+0x3a>
 800213e:	e0db      	b.n	80022f8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002140:	4b73      	ldr	r3, [pc, #460]	; (8002310 <HAL_RCC_GetSysClockFreq+0x204>)
 8002142:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8002144:	e0db      	b.n	80022fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002146:	4b73      	ldr	r3, [pc, #460]	; (8002314 <HAL_RCC_GetSysClockFreq+0x208>)
 8002148:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800214a:	e0d8      	b.n	80022fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800214c:	4b6f      	ldr	r3, [pc, #444]	; (800230c <HAL_RCC_GetSysClockFreq+0x200>)
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002154:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002156:	4b6d      	ldr	r3, [pc, #436]	; (800230c <HAL_RCC_GetSysClockFreq+0x200>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d063      	beq.n	800222a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002162:	4b6a      	ldr	r3, [pc, #424]	; (800230c <HAL_RCC_GetSysClockFreq+0x200>)
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	099b      	lsrs	r3, r3, #6
 8002168:	2200      	movs	r2, #0
 800216a:	63bb      	str	r3, [r7, #56]	; 0x38
 800216c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800216e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002170:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002174:	633b      	str	r3, [r7, #48]	; 0x30
 8002176:	2300      	movs	r3, #0
 8002178:	637b      	str	r3, [r7, #52]	; 0x34
 800217a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800217e:	4622      	mov	r2, r4
 8002180:	462b      	mov	r3, r5
 8002182:	f04f 0000 	mov.w	r0, #0
 8002186:	f04f 0100 	mov.w	r1, #0
 800218a:	0159      	lsls	r1, r3, #5
 800218c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002190:	0150      	lsls	r0, r2, #5
 8002192:	4602      	mov	r2, r0
 8002194:	460b      	mov	r3, r1
 8002196:	4621      	mov	r1, r4
 8002198:	1a51      	subs	r1, r2, r1
 800219a:	6139      	str	r1, [r7, #16]
 800219c:	4629      	mov	r1, r5
 800219e:	eb63 0301 	sbc.w	r3, r3, r1
 80021a2:	617b      	str	r3, [r7, #20]
 80021a4:	f04f 0200 	mov.w	r2, #0
 80021a8:	f04f 0300 	mov.w	r3, #0
 80021ac:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80021b0:	4659      	mov	r1, fp
 80021b2:	018b      	lsls	r3, r1, #6
 80021b4:	4651      	mov	r1, sl
 80021b6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80021ba:	4651      	mov	r1, sl
 80021bc:	018a      	lsls	r2, r1, #6
 80021be:	4651      	mov	r1, sl
 80021c0:	ebb2 0801 	subs.w	r8, r2, r1
 80021c4:	4659      	mov	r1, fp
 80021c6:	eb63 0901 	sbc.w	r9, r3, r1
 80021ca:	f04f 0200 	mov.w	r2, #0
 80021ce:	f04f 0300 	mov.w	r3, #0
 80021d2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80021d6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80021da:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80021de:	4690      	mov	r8, r2
 80021e0:	4699      	mov	r9, r3
 80021e2:	4623      	mov	r3, r4
 80021e4:	eb18 0303 	adds.w	r3, r8, r3
 80021e8:	60bb      	str	r3, [r7, #8]
 80021ea:	462b      	mov	r3, r5
 80021ec:	eb49 0303 	adc.w	r3, r9, r3
 80021f0:	60fb      	str	r3, [r7, #12]
 80021f2:	f04f 0200 	mov.w	r2, #0
 80021f6:	f04f 0300 	mov.w	r3, #0
 80021fa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80021fe:	4629      	mov	r1, r5
 8002200:	024b      	lsls	r3, r1, #9
 8002202:	4621      	mov	r1, r4
 8002204:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002208:	4621      	mov	r1, r4
 800220a:	024a      	lsls	r2, r1, #9
 800220c:	4610      	mov	r0, r2
 800220e:	4619      	mov	r1, r3
 8002210:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002212:	2200      	movs	r2, #0
 8002214:	62bb      	str	r3, [r7, #40]	; 0x28
 8002216:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002218:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800221c:	f7fe f970 	bl	8000500 <__aeabi_uldivmod>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	4613      	mov	r3, r2
 8002226:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002228:	e058      	b.n	80022dc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800222a:	4b38      	ldr	r3, [pc, #224]	; (800230c <HAL_RCC_GetSysClockFreq+0x200>)
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	099b      	lsrs	r3, r3, #6
 8002230:	2200      	movs	r2, #0
 8002232:	4618      	mov	r0, r3
 8002234:	4611      	mov	r1, r2
 8002236:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800223a:	623b      	str	r3, [r7, #32]
 800223c:	2300      	movs	r3, #0
 800223e:	627b      	str	r3, [r7, #36]	; 0x24
 8002240:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002244:	4642      	mov	r2, r8
 8002246:	464b      	mov	r3, r9
 8002248:	f04f 0000 	mov.w	r0, #0
 800224c:	f04f 0100 	mov.w	r1, #0
 8002250:	0159      	lsls	r1, r3, #5
 8002252:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002256:	0150      	lsls	r0, r2, #5
 8002258:	4602      	mov	r2, r0
 800225a:	460b      	mov	r3, r1
 800225c:	4641      	mov	r1, r8
 800225e:	ebb2 0a01 	subs.w	sl, r2, r1
 8002262:	4649      	mov	r1, r9
 8002264:	eb63 0b01 	sbc.w	fp, r3, r1
 8002268:	f04f 0200 	mov.w	r2, #0
 800226c:	f04f 0300 	mov.w	r3, #0
 8002270:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002274:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002278:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800227c:	ebb2 040a 	subs.w	r4, r2, sl
 8002280:	eb63 050b 	sbc.w	r5, r3, fp
 8002284:	f04f 0200 	mov.w	r2, #0
 8002288:	f04f 0300 	mov.w	r3, #0
 800228c:	00eb      	lsls	r3, r5, #3
 800228e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002292:	00e2      	lsls	r2, r4, #3
 8002294:	4614      	mov	r4, r2
 8002296:	461d      	mov	r5, r3
 8002298:	4643      	mov	r3, r8
 800229a:	18e3      	adds	r3, r4, r3
 800229c:	603b      	str	r3, [r7, #0]
 800229e:	464b      	mov	r3, r9
 80022a0:	eb45 0303 	adc.w	r3, r5, r3
 80022a4:	607b      	str	r3, [r7, #4]
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	f04f 0300 	mov.w	r3, #0
 80022ae:	e9d7 4500 	ldrd	r4, r5, [r7]
 80022b2:	4629      	mov	r1, r5
 80022b4:	028b      	lsls	r3, r1, #10
 80022b6:	4621      	mov	r1, r4
 80022b8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80022bc:	4621      	mov	r1, r4
 80022be:	028a      	lsls	r2, r1, #10
 80022c0:	4610      	mov	r0, r2
 80022c2:	4619      	mov	r1, r3
 80022c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80022c6:	2200      	movs	r2, #0
 80022c8:	61bb      	str	r3, [r7, #24]
 80022ca:	61fa      	str	r2, [r7, #28]
 80022cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022d0:	f7fe f916 	bl	8000500 <__aeabi_uldivmod>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	4613      	mov	r3, r2
 80022da:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80022dc:	4b0b      	ldr	r3, [pc, #44]	; (800230c <HAL_RCC_GetSysClockFreq+0x200>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	0c1b      	lsrs	r3, r3, #16
 80022e2:	f003 0303 	and.w	r3, r3, #3
 80022e6:	3301      	adds	r3, #1
 80022e8:	005b      	lsls	r3, r3, #1
 80022ea:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80022ec:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80022ee:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80022f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80022f4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80022f6:	e002      	b.n	80022fe <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80022f8:	4b05      	ldr	r3, [pc, #20]	; (8002310 <HAL_RCC_GetSysClockFreq+0x204>)
 80022fa:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80022fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80022fe:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002300:	4618      	mov	r0, r3
 8002302:	3750      	adds	r7, #80	; 0x50
 8002304:	46bd      	mov	sp, r7
 8002306:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800230a:	bf00      	nop
 800230c:	40023800 	.word	0x40023800
 8002310:	00f42400 	.word	0x00f42400
 8002314:	007a1200 	.word	0x007a1200

08002318 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002318:	b480      	push	{r7}
 800231a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800231c:	4b03      	ldr	r3, [pc, #12]	; (800232c <HAL_RCC_GetHCLKFreq+0x14>)
 800231e:	681b      	ldr	r3, [r3, #0]
}
 8002320:	4618      	mov	r0, r3
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	20000000 	.word	0x20000000

08002330 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002330:	b580      	push	{r7, lr}
 8002332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002334:	f7ff fff0 	bl	8002318 <HAL_RCC_GetHCLKFreq>
 8002338:	4602      	mov	r2, r0
 800233a:	4b05      	ldr	r3, [pc, #20]	; (8002350 <HAL_RCC_GetPCLK1Freq+0x20>)
 800233c:	689b      	ldr	r3, [r3, #8]
 800233e:	0a9b      	lsrs	r3, r3, #10
 8002340:	f003 0307 	and.w	r3, r3, #7
 8002344:	4903      	ldr	r1, [pc, #12]	; (8002354 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002346:	5ccb      	ldrb	r3, [r1, r3]
 8002348:	fa22 f303 	lsr.w	r3, r2, r3
}
 800234c:	4618      	mov	r0, r3
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40023800 	.word	0x40023800
 8002354:	080071f8 	.word	0x080071f8

08002358 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800235c:	f7ff ffdc 	bl	8002318 <HAL_RCC_GetHCLKFreq>
 8002360:	4602      	mov	r2, r0
 8002362:	4b05      	ldr	r3, [pc, #20]	; (8002378 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	0b5b      	lsrs	r3, r3, #13
 8002368:	f003 0307 	and.w	r3, r3, #7
 800236c:	4903      	ldr	r1, [pc, #12]	; (800237c <HAL_RCC_GetPCLK2Freq+0x24>)
 800236e:	5ccb      	ldrb	r3, [r1, r3]
 8002370:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002374:	4618      	mov	r0, r3
 8002376:	bd80      	pop	{r7, pc}
 8002378:	40023800 	.word	0x40023800
 800237c:	080071f8 	.word	0x080071f8

08002380 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e03f      	b.n	8002412 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d106      	bne.n	80023ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f7fe fdaa 	bl	8000f00 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2224      	movs	r2, #36	; 0x24
 80023b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	68da      	ldr	r2, [r3, #12]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f000 f929 	bl	800261c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	691a      	ldr	r2, [r3, #16]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80023d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	695a      	ldr	r2, [r3, #20]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80023e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68da      	ldr	r2, [r3, #12]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2220      	movs	r2, #32
 8002404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2220      	movs	r2, #32
 800240c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}

0800241a <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800241a:	b580      	push	{r7, lr}
 800241c:	b08a      	sub	sp, #40	; 0x28
 800241e:	af02      	add	r7, sp, #8
 8002420:	60f8      	str	r0, [r7, #12]
 8002422:	60b9      	str	r1, [r7, #8]
 8002424:	603b      	str	r3, [r7, #0]
 8002426:	4613      	mov	r3, r2
 8002428:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800242a:	2300      	movs	r3, #0
 800242c:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002434:	b2db      	uxtb	r3, r3
 8002436:	2b20      	cmp	r3, #32
 8002438:	d17c      	bne.n	8002534 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800243a:	68bb      	ldr	r3, [r7, #8]
 800243c:	2b00      	cmp	r3, #0
 800243e:	d002      	beq.n	8002446 <HAL_UART_Transmit+0x2c>
 8002440:	88fb      	ldrh	r3, [r7, #6]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e075      	b.n	8002536 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002450:	2b01      	cmp	r3, #1
 8002452:	d101      	bne.n	8002458 <HAL_UART_Transmit+0x3e>
 8002454:	2302      	movs	r3, #2
 8002456:	e06e      	b.n	8002536 <HAL_UART_Transmit+0x11c>
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2201      	movs	r2, #1
 800245c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	2200      	movs	r2, #0
 8002464:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	2221      	movs	r2, #33	; 0x21
 800246a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800246e:	f7ff f837 	bl	80014e0 <HAL_GetTick>
 8002472:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	88fa      	ldrh	r2, [r7, #6]
 8002478:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	88fa      	ldrh	r2, [r7, #6]
 800247e:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	689b      	ldr	r3, [r3, #8]
 8002484:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002488:	d108      	bne.n	800249c <HAL_UART_Transmit+0x82>
 800248a:	68fb      	ldr	r3, [r7, #12]
 800248c:	691b      	ldr	r3, [r3, #16]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d104      	bne.n	800249c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002492:	2300      	movs	r3, #0
 8002494:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002496:	68bb      	ldr	r3, [r7, #8]
 8002498:	61bb      	str	r3, [r7, #24]
 800249a:	e003      	b.n	80024a4 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800249c:	68bb      	ldr	r3, [r7, #8]
 800249e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80024a0:	2300      	movs	r3, #0
 80024a2:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	2200      	movs	r2, #0
 80024a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 80024ac:	e02a      	b.n	8002504 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	9300      	str	r3, [sp, #0]
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	2200      	movs	r2, #0
 80024b6:	2180      	movs	r1, #128	; 0x80
 80024b8:	68f8      	ldr	r0, [r7, #12]
 80024ba:	f000 f840 	bl	800253e <UART_WaitOnFlagUntilTimeout>
 80024be:	4603      	mov	r3, r0
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d001      	beq.n	80024c8 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80024c4:	2303      	movs	r3, #3
 80024c6:	e036      	b.n	8002536 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d10b      	bne.n	80024e6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80024ce:	69bb      	ldr	r3, [r7, #24]
 80024d0:	881b      	ldrh	r3, [r3, #0]
 80024d2:	461a      	mov	r2, r3
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024dc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80024de:	69bb      	ldr	r3, [r7, #24]
 80024e0:	3302      	adds	r3, #2
 80024e2:	61bb      	str	r3, [r7, #24]
 80024e4:	e007      	b.n	80024f6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	781a      	ldrb	r2, [r3, #0]
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	3301      	adds	r3, #1
 80024f4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024fa:	b29b      	uxth	r3, r3
 80024fc:	3b01      	subs	r3, #1
 80024fe:	b29a      	uxth	r2, r3
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002508:	b29b      	uxth	r3, r3
 800250a:	2b00      	cmp	r3, #0
 800250c:	d1cf      	bne.n	80024ae <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800250e:	683b      	ldr	r3, [r7, #0]
 8002510:	9300      	str	r3, [sp, #0]
 8002512:	697b      	ldr	r3, [r7, #20]
 8002514:	2200      	movs	r2, #0
 8002516:	2140      	movs	r1, #64	; 0x40
 8002518:	68f8      	ldr	r0, [r7, #12]
 800251a:	f000 f810 	bl	800253e <UART_WaitOnFlagUntilTimeout>
 800251e:	4603      	mov	r3, r0
 8002520:	2b00      	cmp	r3, #0
 8002522:	d001      	beq.n	8002528 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002524:	2303      	movs	r3, #3
 8002526:	e006      	b.n	8002536 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	2220      	movs	r2, #32
 800252c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002530:	2300      	movs	r3, #0
 8002532:	e000      	b.n	8002536 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002534:	2302      	movs	r3, #2
  }
}
 8002536:	4618      	mov	r0, r3
 8002538:	3720      	adds	r7, #32
 800253a:	46bd      	mov	sp, r7
 800253c:	bd80      	pop	{r7, pc}

0800253e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800253e:	b580      	push	{r7, lr}
 8002540:	b090      	sub	sp, #64	; 0x40
 8002542:	af00      	add	r7, sp, #0
 8002544:	60f8      	str	r0, [r7, #12]
 8002546:	60b9      	str	r1, [r7, #8]
 8002548:	603b      	str	r3, [r7, #0]
 800254a:	4613      	mov	r3, r2
 800254c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800254e:	e050      	b.n	80025f2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002550:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002552:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002556:	d04c      	beq.n	80025f2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002558:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800255a:	2b00      	cmp	r3, #0
 800255c:	d007      	beq.n	800256e <UART_WaitOnFlagUntilTimeout+0x30>
 800255e:	f7fe ffbf 	bl	80014e0 <HAL_GetTick>
 8002562:	4602      	mov	r2, r0
 8002564:	683b      	ldr	r3, [r7, #0]
 8002566:	1ad3      	subs	r3, r2, r3
 8002568:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800256a:	429a      	cmp	r2, r3
 800256c:	d241      	bcs.n	80025f2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800256e:	68fb      	ldr	r3, [r7, #12]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	330c      	adds	r3, #12
 8002574:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002576:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002578:	e853 3f00 	ldrex	r3, [r3]
 800257c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002580:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002584:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	330c      	adds	r3, #12
 800258c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800258e:	637a      	str	r2, [r7, #52]	; 0x34
 8002590:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002592:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002594:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002596:	e841 2300 	strex	r3, r2, [r1]
 800259a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800259c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d1e5      	bne.n	800256e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	3314      	adds	r3, #20
 80025a8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	e853 3f00 	ldrex	r3, [r3]
 80025b0:	613b      	str	r3, [r7, #16]
   return(result);
 80025b2:	693b      	ldr	r3, [r7, #16]
 80025b4:	f023 0301 	bic.w	r3, r3, #1
 80025b8:	63bb      	str	r3, [r7, #56]	; 0x38
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	3314      	adds	r3, #20
 80025c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80025c2:	623a      	str	r2, [r7, #32]
 80025c4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025c6:	69f9      	ldr	r1, [r7, #28]
 80025c8:	6a3a      	ldr	r2, [r7, #32]
 80025ca:	e841 2300 	strex	r3, r2, [r1]
 80025ce:	61bb      	str	r3, [r7, #24]
   return(result);
 80025d0:	69bb      	ldr	r3, [r7, #24]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d1e5      	bne.n	80025a2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2220      	movs	r2, #32
 80025da:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	2220      	movs	r2, #32
 80025e2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e00f      	b.n	8002612 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	681a      	ldr	r2, [r3, #0]
 80025f8:	68bb      	ldr	r3, [r7, #8]
 80025fa:	4013      	ands	r3, r2
 80025fc:	68ba      	ldr	r2, [r7, #8]
 80025fe:	429a      	cmp	r2, r3
 8002600:	bf0c      	ite	eq
 8002602:	2301      	moveq	r3, #1
 8002604:	2300      	movne	r3, #0
 8002606:	b2db      	uxtb	r3, r3
 8002608:	461a      	mov	r2, r3
 800260a:	79fb      	ldrb	r3, [r7, #7]
 800260c:	429a      	cmp	r2, r3
 800260e:	d09f      	beq.n	8002550 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8002610:	2300      	movs	r3, #0
}
 8002612:	4618      	mov	r0, r3
 8002614:	3740      	adds	r7, #64	; 0x40
 8002616:	46bd      	mov	sp, r7
 8002618:	bd80      	pop	{r7, pc}
	...

0800261c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800261c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002620:	b0c0      	sub	sp, #256	; 0x100
 8002622:	af00      	add	r7, sp, #0
 8002624:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	691b      	ldr	r3, [r3, #16]
 8002630:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002638:	68d9      	ldr	r1, [r3, #12]
 800263a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800263e:	681a      	ldr	r2, [r3, #0]
 8002640:	ea40 0301 	orr.w	r3, r0, r1
 8002644:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002646:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002650:	691b      	ldr	r3, [r3, #16]
 8002652:	431a      	orrs	r2, r3
 8002654:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002658:	695b      	ldr	r3, [r3, #20]
 800265a:	431a      	orrs	r2, r3
 800265c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002660:	69db      	ldr	r3, [r3, #28]
 8002662:	4313      	orrs	r3, r2
 8002664:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002668:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002674:	f021 010c 	bic.w	r1, r1, #12
 8002678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002682:	430b      	orrs	r3, r1
 8002684:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002686:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	695b      	ldr	r3, [r3, #20]
 800268e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002692:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002696:	6999      	ldr	r1, [r3, #24]
 8002698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800269c:	681a      	ldr	r2, [r3, #0]
 800269e:	ea40 0301 	orr.w	r3, r0, r1
 80026a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80026a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	4b8f      	ldr	r3, [pc, #572]	; (80028e8 <UART_SetConfig+0x2cc>)
 80026ac:	429a      	cmp	r2, r3
 80026ae:	d005      	beq.n	80026bc <UART_SetConfig+0xa0>
 80026b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	4b8d      	ldr	r3, [pc, #564]	; (80028ec <UART_SetConfig+0x2d0>)
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d104      	bne.n	80026c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80026bc:	f7ff fe4c 	bl	8002358 <HAL_RCC_GetPCLK2Freq>
 80026c0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80026c4:	e003      	b.n	80026ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80026c6:	f7ff fe33 	bl	8002330 <HAL_RCC_GetPCLK1Freq>
 80026ca:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80026ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026d2:	69db      	ldr	r3, [r3, #28]
 80026d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80026d8:	f040 810c 	bne.w	80028f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80026dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026e0:	2200      	movs	r2, #0
 80026e2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80026e6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80026ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80026ee:	4622      	mov	r2, r4
 80026f0:	462b      	mov	r3, r5
 80026f2:	1891      	adds	r1, r2, r2
 80026f4:	65b9      	str	r1, [r7, #88]	; 0x58
 80026f6:	415b      	adcs	r3, r3
 80026f8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80026fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80026fe:	4621      	mov	r1, r4
 8002700:	eb12 0801 	adds.w	r8, r2, r1
 8002704:	4629      	mov	r1, r5
 8002706:	eb43 0901 	adc.w	r9, r3, r1
 800270a:	f04f 0200 	mov.w	r2, #0
 800270e:	f04f 0300 	mov.w	r3, #0
 8002712:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002716:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800271a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800271e:	4690      	mov	r8, r2
 8002720:	4699      	mov	r9, r3
 8002722:	4623      	mov	r3, r4
 8002724:	eb18 0303 	adds.w	r3, r8, r3
 8002728:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800272c:	462b      	mov	r3, r5
 800272e:	eb49 0303 	adc.w	r3, r9, r3
 8002732:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002736:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800273a:	685b      	ldr	r3, [r3, #4]
 800273c:	2200      	movs	r2, #0
 800273e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002742:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002746:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800274a:	460b      	mov	r3, r1
 800274c:	18db      	adds	r3, r3, r3
 800274e:	653b      	str	r3, [r7, #80]	; 0x50
 8002750:	4613      	mov	r3, r2
 8002752:	eb42 0303 	adc.w	r3, r2, r3
 8002756:	657b      	str	r3, [r7, #84]	; 0x54
 8002758:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800275c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002760:	f7fd fece 	bl	8000500 <__aeabi_uldivmod>
 8002764:	4602      	mov	r2, r0
 8002766:	460b      	mov	r3, r1
 8002768:	4b61      	ldr	r3, [pc, #388]	; (80028f0 <UART_SetConfig+0x2d4>)
 800276a:	fba3 2302 	umull	r2, r3, r3, r2
 800276e:	095b      	lsrs	r3, r3, #5
 8002770:	011c      	lsls	r4, r3, #4
 8002772:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002776:	2200      	movs	r2, #0
 8002778:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800277c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002780:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002784:	4642      	mov	r2, r8
 8002786:	464b      	mov	r3, r9
 8002788:	1891      	adds	r1, r2, r2
 800278a:	64b9      	str	r1, [r7, #72]	; 0x48
 800278c:	415b      	adcs	r3, r3
 800278e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002790:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002794:	4641      	mov	r1, r8
 8002796:	eb12 0a01 	adds.w	sl, r2, r1
 800279a:	4649      	mov	r1, r9
 800279c:	eb43 0b01 	adc.w	fp, r3, r1
 80027a0:	f04f 0200 	mov.w	r2, #0
 80027a4:	f04f 0300 	mov.w	r3, #0
 80027a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80027ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80027b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80027b4:	4692      	mov	sl, r2
 80027b6:	469b      	mov	fp, r3
 80027b8:	4643      	mov	r3, r8
 80027ba:	eb1a 0303 	adds.w	r3, sl, r3
 80027be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80027c2:	464b      	mov	r3, r9
 80027c4:	eb4b 0303 	adc.w	r3, fp, r3
 80027c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80027cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027d0:	685b      	ldr	r3, [r3, #4]
 80027d2:	2200      	movs	r2, #0
 80027d4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80027d8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80027dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80027e0:	460b      	mov	r3, r1
 80027e2:	18db      	adds	r3, r3, r3
 80027e4:	643b      	str	r3, [r7, #64]	; 0x40
 80027e6:	4613      	mov	r3, r2
 80027e8:	eb42 0303 	adc.w	r3, r2, r3
 80027ec:	647b      	str	r3, [r7, #68]	; 0x44
 80027ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80027f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80027f6:	f7fd fe83 	bl	8000500 <__aeabi_uldivmod>
 80027fa:	4602      	mov	r2, r0
 80027fc:	460b      	mov	r3, r1
 80027fe:	4611      	mov	r1, r2
 8002800:	4b3b      	ldr	r3, [pc, #236]	; (80028f0 <UART_SetConfig+0x2d4>)
 8002802:	fba3 2301 	umull	r2, r3, r3, r1
 8002806:	095b      	lsrs	r3, r3, #5
 8002808:	2264      	movs	r2, #100	; 0x64
 800280a:	fb02 f303 	mul.w	r3, r2, r3
 800280e:	1acb      	subs	r3, r1, r3
 8002810:	00db      	lsls	r3, r3, #3
 8002812:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002816:	4b36      	ldr	r3, [pc, #216]	; (80028f0 <UART_SetConfig+0x2d4>)
 8002818:	fba3 2302 	umull	r2, r3, r3, r2
 800281c:	095b      	lsrs	r3, r3, #5
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002824:	441c      	add	r4, r3
 8002826:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800282a:	2200      	movs	r2, #0
 800282c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002830:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002834:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002838:	4642      	mov	r2, r8
 800283a:	464b      	mov	r3, r9
 800283c:	1891      	adds	r1, r2, r2
 800283e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002840:	415b      	adcs	r3, r3
 8002842:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002844:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002848:	4641      	mov	r1, r8
 800284a:	1851      	adds	r1, r2, r1
 800284c:	6339      	str	r1, [r7, #48]	; 0x30
 800284e:	4649      	mov	r1, r9
 8002850:	414b      	adcs	r3, r1
 8002852:	637b      	str	r3, [r7, #52]	; 0x34
 8002854:	f04f 0200 	mov.w	r2, #0
 8002858:	f04f 0300 	mov.w	r3, #0
 800285c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002860:	4659      	mov	r1, fp
 8002862:	00cb      	lsls	r3, r1, #3
 8002864:	4651      	mov	r1, sl
 8002866:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800286a:	4651      	mov	r1, sl
 800286c:	00ca      	lsls	r2, r1, #3
 800286e:	4610      	mov	r0, r2
 8002870:	4619      	mov	r1, r3
 8002872:	4603      	mov	r3, r0
 8002874:	4642      	mov	r2, r8
 8002876:	189b      	adds	r3, r3, r2
 8002878:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800287c:	464b      	mov	r3, r9
 800287e:	460a      	mov	r2, r1
 8002880:	eb42 0303 	adc.w	r3, r2, r3
 8002884:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002888:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800288c:	685b      	ldr	r3, [r3, #4]
 800288e:	2200      	movs	r2, #0
 8002890:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002894:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002898:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800289c:	460b      	mov	r3, r1
 800289e:	18db      	adds	r3, r3, r3
 80028a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80028a2:	4613      	mov	r3, r2
 80028a4:	eb42 0303 	adc.w	r3, r2, r3
 80028a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80028aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80028ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80028b2:	f7fd fe25 	bl	8000500 <__aeabi_uldivmod>
 80028b6:	4602      	mov	r2, r0
 80028b8:	460b      	mov	r3, r1
 80028ba:	4b0d      	ldr	r3, [pc, #52]	; (80028f0 <UART_SetConfig+0x2d4>)
 80028bc:	fba3 1302 	umull	r1, r3, r3, r2
 80028c0:	095b      	lsrs	r3, r3, #5
 80028c2:	2164      	movs	r1, #100	; 0x64
 80028c4:	fb01 f303 	mul.w	r3, r1, r3
 80028c8:	1ad3      	subs	r3, r2, r3
 80028ca:	00db      	lsls	r3, r3, #3
 80028cc:	3332      	adds	r3, #50	; 0x32
 80028ce:	4a08      	ldr	r2, [pc, #32]	; (80028f0 <UART_SetConfig+0x2d4>)
 80028d0:	fba2 2303 	umull	r2, r3, r2, r3
 80028d4:	095b      	lsrs	r3, r3, #5
 80028d6:	f003 0207 	and.w	r2, r3, #7
 80028da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4422      	add	r2, r4
 80028e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80028e4:	e105      	b.n	8002af2 <UART_SetConfig+0x4d6>
 80028e6:	bf00      	nop
 80028e8:	40011000 	.word	0x40011000
 80028ec:	40011400 	.word	0x40011400
 80028f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80028f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80028f8:	2200      	movs	r2, #0
 80028fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80028fe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002902:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002906:	4642      	mov	r2, r8
 8002908:	464b      	mov	r3, r9
 800290a:	1891      	adds	r1, r2, r2
 800290c:	6239      	str	r1, [r7, #32]
 800290e:	415b      	adcs	r3, r3
 8002910:	627b      	str	r3, [r7, #36]	; 0x24
 8002912:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002916:	4641      	mov	r1, r8
 8002918:	1854      	adds	r4, r2, r1
 800291a:	4649      	mov	r1, r9
 800291c:	eb43 0501 	adc.w	r5, r3, r1
 8002920:	f04f 0200 	mov.w	r2, #0
 8002924:	f04f 0300 	mov.w	r3, #0
 8002928:	00eb      	lsls	r3, r5, #3
 800292a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800292e:	00e2      	lsls	r2, r4, #3
 8002930:	4614      	mov	r4, r2
 8002932:	461d      	mov	r5, r3
 8002934:	4643      	mov	r3, r8
 8002936:	18e3      	adds	r3, r4, r3
 8002938:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800293c:	464b      	mov	r3, r9
 800293e:	eb45 0303 	adc.w	r3, r5, r3
 8002942:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002946:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800294a:	685b      	ldr	r3, [r3, #4]
 800294c:	2200      	movs	r2, #0
 800294e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002952:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002956:	f04f 0200 	mov.w	r2, #0
 800295a:	f04f 0300 	mov.w	r3, #0
 800295e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002962:	4629      	mov	r1, r5
 8002964:	008b      	lsls	r3, r1, #2
 8002966:	4621      	mov	r1, r4
 8002968:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800296c:	4621      	mov	r1, r4
 800296e:	008a      	lsls	r2, r1, #2
 8002970:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002974:	f7fd fdc4 	bl	8000500 <__aeabi_uldivmod>
 8002978:	4602      	mov	r2, r0
 800297a:	460b      	mov	r3, r1
 800297c:	4b60      	ldr	r3, [pc, #384]	; (8002b00 <UART_SetConfig+0x4e4>)
 800297e:	fba3 2302 	umull	r2, r3, r3, r2
 8002982:	095b      	lsrs	r3, r3, #5
 8002984:	011c      	lsls	r4, r3, #4
 8002986:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800298a:	2200      	movs	r2, #0
 800298c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002990:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002994:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002998:	4642      	mov	r2, r8
 800299a:	464b      	mov	r3, r9
 800299c:	1891      	adds	r1, r2, r2
 800299e:	61b9      	str	r1, [r7, #24]
 80029a0:	415b      	adcs	r3, r3
 80029a2:	61fb      	str	r3, [r7, #28]
 80029a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80029a8:	4641      	mov	r1, r8
 80029aa:	1851      	adds	r1, r2, r1
 80029ac:	6139      	str	r1, [r7, #16]
 80029ae:	4649      	mov	r1, r9
 80029b0:	414b      	adcs	r3, r1
 80029b2:	617b      	str	r3, [r7, #20]
 80029b4:	f04f 0200 	mov.w	r2, #0
 80029b8:	f04f 0300 	mov.w	r3, #0
 80029bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80029c0:	4659      	mov	r1, fp
 80029c2:	00cb      	lsls	r3, r1, #3
 80029c4:	4651      	mov	r1, sl
 80029c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80029ca:	4651      	mov	r1, sl
 80029cc:	00ca      	lsls	r2, r1, #3
 80029ce:	4610      	mov	r0, r2
 80029d0:	4619      	mov	r1, r3
 80029d2:	4603      	mov	r3, r0
 80029d4:	4642      	mov	r2, r8
 80029d6:	189b      	adds	r3, r3, r2
 80029d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80029dc:	464b      	mov	r3, r9
 80029de:	460a      	mov	r2, r1
 80029e0:	eb42 0303 	adc.w	r3, r2, r3
 80029e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80029e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	2200      	movs	r2, #0
 80029f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80029f2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80029f4:	f04f 0200 	mov.w	r2, #0
 80029f8:	f04f 0300 	mov.w	r3, #0
 80029fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002a00:	4649      	mov	r1, r9
 8002a02:	008b      	lsls	r3, r1, #2
 8002a04:	4641      	mov	r1, r8
 8002a06:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a0a:	4641      	mov	r1, r8
 8002a0c:	008a      	lsls	r2, r1, #2
 8002a0e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002a12:	f7fd fd75 	bl	8000500 <__aeabi_uldivmod>
 8002a16:	4602      	mov	r2, r0
 8002a18:	460b      	mov	r3, r1
 8002a1a:	4b39      	ldr	r3, [pc, #228]	; (8002b00 <UART_SetConfig+0x4e4>)
 8002a1c:	fba3 1302 	umull	r1, r3, r3, r2
 8002a20:	095b      	lsrs	r3, r3, #5
 8002a22:	2164      	movs	r1, #100	; 0x64
 8002a24:	fb01 f303 	mul.w	r3, r1, r3
 8002a28:	1ad3      	subs	r3, r2, r3
 8002a2a:	011b      	lsls	r3, r3, #4
 8002a2c:	3332      	adds	r3, #50	; 0x32
 8002a2e:	4a34      	ldr	r2, [pc, #208]	; (8002b00 <UART_SetConfig+0x4e4>)
 8002a30:	fba2 2303 	umull	r2, r3, r2, r3
 8002a34:	095b      	lsrs	r3, r3, #5
 8002a36:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002a3a:	441c      	add	r4, r3
 8002a3c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002a40:	2200      	movs	r2, #0
 8002a42:	673b      	str	r3, [r7, #112]	; 0x70
 8002a44:	677a      	str	r2, [r7, #116]	; 0x74
 8002a46:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8002a4a:	4642      	mov	r2, r8
 8002a4c:	464b      	mov	r3, r9
 8002a4e:	1891      	adds	r1, r2, r2
 8002a50:	60b9      	str	r1, [r7, #8]
 8002a52:	415b      	adcs	r3, r3
 8002a54:	60fb      	str	r3, [r7, #12]
 8002a56:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a5a:	4641      	mov	r1, r8
 8002a5c:	1851      	adds	r1, r2, r1
 8002a5e:	6039      	str	r1, [r7, #0]
 8002a60:	4649      	mov	r1, r9
 8002a62:	414b      	adcs	r3, r1
 8002a64:	607b      	str	r3, [r7, #4]
 8002a66:	f04f 0200 	mov.w	r2, #0
 8002a6a:	f04f 0300 	mov.w	r3, #0
 8002a6e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002a72:	4659      	mov	r1, fp
 8002a74:	00cb      	lsls	r3, r1, #3
 8002a76:	4651      	mov	r1, sl
 8002a78:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a7c:	4651      	mov	r1, sl
 8002a7e:	00ca      	lsls	r2, r1, #3
 8002a80:	4610      	mov	r0, r2
 8002a82:	4619      	mov	r1, r3
 8002a84:	4603      	mov	r3, r0
 8002a86:	4642      	mov	r2, r8
 8002a88:	189b      	adds	r3, r3, r2
 8002a8a:	66bb      	str	r3, [r7, #104]	; 0x68
 8002a8c:	464b      	mov	r3, r9
 8002a8e:	460a      	mov	r2, r1
 8002a90:	eb42 0303 	adc.w	r3, r2, r3
 8002a94:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	2200      	movs	r2, #0
 8002a9e:	663b      	str	r3, [r7, #96]	; 0x60
 8002aa0:	667a      	str	r2, [r7, #100]	; 0x64
 8002aa2:	f04f 0200 	mov.w	r2, #0
 8002aa6:	f04f 0300 	mov.w	r3, #0
 8002aaa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8002aae:	4649      	mov	r1, r9
 8002ab0:	008b      	lsls	r3, r1, #2
 8002ab2:	4641      	mov	r1, r8
 8002ab4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002ab8:	4641      	mov	r1, r8
 8002aba:	008a      	lsls	r2, r1, #2
 8002abc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8002ac0:	f7fd fd1e 	bl	8000500 <__aeabi_uldivmod>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	460b      	mov	r3, r1
 8002ac8:	4b0d      	ldr	r3, [pc, #52]	; (8002b00 <UART_SetConfig+0x4e4>)
 8002aca:	fba3 1302 	umull	r1, r3, r3, r2
 8002ace:	095b      	lsrs	r3, r3, #5
 8002ad0:	2164      	movs	r1, #100	; 0x64
 8002ad2:	fb01 f303 	mul.w	r3, r1, r3
 8002ad6:	1ad3      	subs	r3, r2, r3
 8002ad8:	011b      	lsls	r3, r3, #4
 8002ada:	3332      	adds	r3, #50	; 0x32
 8002adc:	4a08      	ldr	r2, [pc, #32]	; (8002b00 <UART_SetConfig+0x4e4>)
 8002ade:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae2:	095b      	lsrs	r3, r3, #5
 8002ae4:	f003 020f 	and.w	r2, r3, #15
 8002ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	4422      	add	r2, r4
 8002af0:	609a      	str	r2, [r3, #8]
}
 8002af2:	bf00      	nop
 8002af4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8002af8:	46bd      	mov	sp, r7
 8002afa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002afe:	bf00      	nop
 8002b00:	51eb851f 	.word	0x51eb851f

08002b04 <MemAlloc>:
  * @param  [in] memory size to be allocated from BytePool
  *         [in] to be allocated memory type (Heap or Stack)
  * @retval pointer to the allocated memory or NULL in case of error.
  */
static uint8_t *MemAlloc(uint32_t mem_size, uint8_t pool_type)
{
 8002b04:	b580      	push	{r7, lr}
 8002b06:	b086      	sub	sp, #24
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
 8002b0c:	460b      	mov	r3, r1
 8002b0e:	70fb      	strb	r3, [r7, #3]
  /* The output pointer to the allocated memory or NULL in case of error */
  uint8_t *mem_ptr;
  /* Allocated memory size */
  uint32_t allocated_mem_size = mem_size;
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	617b      	str	r3, [r7, #20]
  /* Pointer to the BytePool to be used for memory allocation */
  TX_BYTE_POOL *byte_pool;

  /* Check if the memory size is invalid or the BytePool type is wrong */
  if ((mem_size == 0) || (pool_type > RTOS2_BYTE_POOL_HEAP_TYPE))
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d002      	beq.n	8002b20 <MemAlloc+0x1c>
 8002b1a:	78fb      	ldrb	r3, [r7, #3]
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d902      	bls.n	8002b26 <MemAlloc+0x22>
  {
    /* Return NULL in case of error */
    mem_ptr = NULL;
 8002b20:	2300      	movs	r3, #0
 8002b22:	60fb      	str	r3, [r7, #12]
 8002b24:	e018      	b.n	8002b58 <MemAlloc+0x54>
  }
  else
  {
    /* If the memory size the be allocated is less then the TX_BYTE_POOL_MIN */
    if (allocated_mem_size < TX_BYTE_POOL_MIN)
 8002b26:	697b      	ldr	r3, [r7, #20]
 8002b28:	2b63      	cmp	r3, #99	; 0x63
 8002b2a:	d801      	bhi.n	8002b30 <MemAlloc+0x2c>
    {
      /* We should at least allocate TX_BYTE_POOL_MIN */
      allocated_mem_size = TX_BYTE_POOL_MIN;
 8002b2c:	2364      	movs	r3, #100	; 0x64
 8002b2e:	617b      	str	r3, [r7, #20]
    }

    /* Assign the BytePool to be used (StackBytePool or HeapBytePool) */
    if (pool_type == RTOS2_BYTE_POOL_STACK_TYPE)
 8002b30:	78fb      	ldrb	r3, [r7, #3]
 8002b32:	2b01      	cmp	r3, #1
 8002b34:	d102      	bne.n	8002b3c <MemAlloc+0x38>
    {
      /* Point to the Stack BytePool */
      byte_pool = &StackBytePool;
 8002b36:	4b0b      	ldr	r3, [pc, #44]	; (8002b64 <MemAlloc+0x60>)
 8002b38:	613b      	str	r3, [r7, #16]
 8002b3a:	e001      	b.n	8002b40 <MemAlloc+0x3c>
    }
    else
    {
      /* Point to the Heap BytePool */
      byte_pool = &HeapBytePool;
 8002b3c:	4b0a      	ldr	r3, [pc, #40]	; (8002b68 <MemAlloc+0x64>)
 8002b3e:	613b      	str	r3, [r7, #16]
    }

    /* Allocate the mem_ptr */
    if (tx_byte_allocate(byte_pool, (void **) &mem_ptr, allocated_mem_size, TX_NO_WAIT) != TX_SUCCESS)
 8002b40:	f107 010c 	add.w	r1, r7, #12
 8002b44:	2300      	movs	r3, #0
 8002b46:	697a      	ldr	r2, [r7, #20]
 8002b48:	6938      	ldr	r0, [r7, #16]
 8002b4a:	f002 fc45 	bl	80053d8 <_txe_byte_allocate>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <MemAlloc+0x54>
    {
      /* Return NULL in case of error */
      mem_ptr = NULL;
 8002b54:	2300      	movs	r3, #0
 8002b56:	60fb      	str	r3, [r7, #12]
    }
  }

  return (mem_ptr);
 8002b58:	68fb      	ldr	r3, [r7, #12]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3718      	adds	r7, #24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}
 8002b62:	bf00      	nop
 8002b64:	2000059c 	.word	0x2000059c
 8002b68:	20000568 	.word	0x20000568

08002b6c <MemFree>:
  * @param  [in] memory size to be allocated from BytePool
  *         [in] to be allocated memory type (Heap or Stack)
  * @retval pointer to the allocated memory or NULL in case of error.
  */
static osStatus_t MemFree(VOID *memory_ptr)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	b084      	sub	sp, #16
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
  /* The output status code that indicates the execution status */
  osStatus_t status = osOK;
 8002b74:	2300      	movs	r3, #0
 8002b76:	60fb      	str	r3, [r7, #12]

  /* Check if the memory_ptr is invalid */
  if (memory_ptr == NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d103      	bne.n	8002b86 <MemFree+0x1a>
  {
    /* Return osError in case of error */
    status = osError;
 8002b7e:	f04f 33ff 	mov.w	r3, #4294967295
 8002b82:	60fb      	str	r3, [r7, #12]
 8002b84:	e008      	b.n	8002b98 <MemFree+0x2c>
  }
  else
  {
    /* Free the allocated memory_ptr */
    if (tx_byte_release(memory_ptr) != TX_SUCCESS)
 8002b86:	6878      	ldr	r0, [r7, #4]
 8002b88:	f002 fd3a 	bl	8005600 <_txe_byte_release>
 8002b8c:	4603      	mov	r3, r0
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	d002      	beq.n	8002b98 <MemFree+0x2c>
    {
      /* Return osError in case of error */
      status = osError;
 8002b92:	f04f 33ff 	mov.w	r3, #4294967295
 8002b96:	60fb      	str	r3, [r7, #12]
    }
  }

  return (status);
 8002b98:	68fb      	ldr	r3, [r7, #12]
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
	...

08002ba4 <MemInit>:
  *         RTOS2_BYTE_POOL_STACK_SIZE and RTOS2_BYTE_POOL_HEAP_SIZE flags.
  * @param  none.
  * @retval status code that indicates the execution status of the function.
  */
static osStatus_t MemInit(void)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af02      	add	r7, sp, #8
  /* Allocated memory size */
  uint32_t bytepool_size = RTOS2_BYTE_POOL_STACK_SIZE;
 8002baa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8002bae:	60fb      	str	r3, [r7, #12]
#ifdef USE_DYNAMIC_MEMORY_ALLOCATION  
  /* Unused memory address */
  CHAR *unused_memory = NULL;
#else
  #ifdef USE_MEMORY_POOL_ALLOCATION
    CHAR *unused_memory_Stack = NULL;
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60bb      	str	r3, [r7, #8]
    CHAR *unused_memory_Heap = NULL;
 8002bb4:	2300      	movs	r3, #0
 8002bb6:	607b      	str	r3, [r7, #4]
  #endif
#endif  

  /* If the memory size the be allocated is less then the TX_BYTE_POOL_MIN */
  if (bytepool_size < TX_BYTE_POOL_MIN)
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	2b63      	cmp	r3, #99	; 0x63
 8002bbc:	d801      	bhi.n	8002bc2 <MemInit+0x1e>
  {
    /* We should at least allocate TX_BYTE_POOL_MIN */
    bytepool_size = TX_BYTE_POOL_MIN;
 8002bbe:	2364      	movs	r3, #100	; 0x64
 8002bc0:	60fb      	str	r3, [r7, #12]
  unused_memory = (CHAR *)_tx_initialize_unused_memory;  
#else
  #ifdef USE_MEMORY_POOL_ALLOCATION  
  static CHAR freememStack[RTOS2_BYTE_POOL_STACK_SIZE + RTOS2_INTERNAL_BYTE_POOL_SIZE];
  static CHAR freememHeap[RTOS2_BYTE_POOL_HEAP_SIZE + RTOS2_INTERNAL_BYTE_POOL_SIZE];
  unused_memory_Stack = (CHAR *)freememStack;
 8002bc2:	4b18      	ldr	r3, [pc, #96]	; (8002c24 <MemInit+0x80>)
 8002bc4:	60bb      	str	r3, [r7, #8]
  unused_memory_Heap = (CHAR *)freememHeap;
 8002bc6:	4b18      	ldr	r3, [pc, #96]	; (8002c28 <MemInit+0x84>)
 8002bc8:	607b      	str	r3, [r7, #4]
  
#else
  #ifdef USE_MEMORY_POOL_ALLOCATION 
  /* Create a byte memory pool from which to allocate the timer control
     block */
  if (tx_byte_pool_create(&StackBytePool, "Byte Pool Stack", unused_memory_Stack,
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002bd0:	2234      	movs	r2, #52	; 0x34
 8002bd2:	9200      	str	r2, [sp, #0]
 8002bd4:	68ba      	ldr	r2, [r7, #8]
 8002bd6:	4915      	ldr	r1, [pc, #84]	; (8002c2c <MemInit+0x88>)
 8002bd8:	4815      	ldr	r0, [pc, #84]	; (8002c30 <MemInit+0x8c>)
 8002bda:	f002 fc71 	bl	80054c0 <_txe_byte_pool_create>
 8002bde:	4603      	mov	r3, r0
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d002      	beq.n	8002bea <MemInit+0x46>
                          RTOS2_INTERNAL_BYTE_POOL_SIZE + bytepool_size) != TX_SUCCESS)
  {
    /* Return osError in case of error */
    return (osError);
 8002be4:	f04f 33ff 	mov.w	r3, #4294967295
 8002be8:	e018      	b.n	8002c1c <MemInit+0x78>
  }
  /* Set bytepool_size to the user configured Heap size */
  bytepool_size = RTOS2_BYTE_POOL_HEAP_SIZE;
 8002bea:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8002bee:	60fb      	str	r3, [r7, #12]

  /* If the memory size the be allocated is less then the TX_BYTE_POOL_MIN */
  if (bytepool_size < TX_BYTE_POOL_MIN)
 8002bf0:	68fb      	ldr	r3, [r7, #12]
 8002bf2:	2b63      	cmp	r3, #99	; 0x63
 8002bf4:	d801      	bhi.n	8002bfa <MemInit+0x56>
  {
    /* We should at least allocate TX_BYTE_POOL_MIN */
    bytepool_size = TX_BYTE_POOL_MIN;
 8002bf6:	2364      	movs	r3, #100	; 0x64
 8002bf8:	60fb      	str	r3, [r7, #12]
  }

  /* Create a byte memory pool from which to allocate the timer control
     block */
  if (tx_byte_pool_create(&HeapBytePool, "Byte Pool Heap", unused_memory_Heap,
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8002c00:	2234      	movs	r2, #52	; 0x34
 8002c02:	9200      	str	r2, [sp, #0]
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	490b      	ldr	r1, [pc, #44]	; (8002c34 <MemInit+0x90>)
 8002c08:	480b      	ldr	r0, [pc, #44]	; (8002c38 <MemInit+0x94>)
 8002c0a:	f002 fc59 	bl	80054c0 <_txe_byte_pool_create>
 8002c0e:	4603      	mov	r3, r0
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d002      	beq.n	8002c1a <MemInit+0x76>
                          RTOS2_INTERNAL_BYTE_POOL_SIZE + bytepool_size) != TX_SUCCESS)
  {
    /* Return osError in case of error */
    return (osError);
 8002c14:	f04f 33ff 	mov.w	r3, #4294967295
 8002c18:	e000      	b.n	8002c1c <MemInit+0x78>
  }
  #endif
#endif  
  return (osOK);
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3710      	adds	r7, #16
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	200005d0 	.word	0x200005d0
 8002c28:	200042d0 	.word	0x200042d0
 8002c2c:	080071a0 	.word	0x080071a0
 8002c30:	2000059c 	.word	0x2000059c
 8002c34:	080071b0 	.word	0x080071b0
 8002c38:	20000568 	.word	0x20000568

08002c3c <osKernelInitialize>:
  *         Routines.
  * @param  none
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osKernelInitialize(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c42:	f3ef 8305 	mrs	r3, IPSR
 8002c46:	603b      	str	r3, [r7, #0]
  return(result);
 8002c48:	683b      	ldr	r3, [r7, #0]
  /* The output status code that indicates the execution status */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d003      	beq.n	8002c56 <osKernelInitialize+0x1a>
  {
    /* Return osErrorISR in case of error */
    status = osErrorISR;
 8002c4e:	f06f 0305 	mvn.w	r3, #5
 8002c52:	607b      	str	r3, [r7, #4]
 8002c54:	e017      	b.n	8002c86 <osKernelInitialize+0x4a>
  }
  else
  {
    /* Check if the kernel state is osKernelInactive */
    if (KernelState == osKernelInactive)
 8002c56:	4b0e      	ldr	r3, [pc, #56]	; (8002c90 <osKernelInitialize+0x54>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d110      	bne.n	8002c80 <osKernelInitialize+0x44>
    {
      /* Initialize the kernel */
      _tx_initialize_kernel_setup();
 8002c5e:	f000 ff85 	bl	8003b6c <_tx_initialize_kernel_setup>

      /* Initialize the Heap and stack memory BytePools */
      if (MemInit() == osOK)
 8002c62:	f7ff ff9f 	bl	8002ba4 <MemInit>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	d105      	bne.n	8002c78 <osKernelInitialize+0x3c>
      {
        /* Set the kernel state to osKernelReady */
        KernelState = osKernelReady;
 8002c6c:	4b08      	ldr	r3, [pc, #32]	; (8002c90 <osKernelInitialize+0x54>)
 8002c6e:	2201      	movs	r2, #1
 8002c70:	601a      	str	r2, [r3, #0]

        /* Return osOK in case of success */
        status = osOK;
 8002c72:	2300      	movs	r3, #0
 8002c74:	607b      	str	r3, [r7, #4]
 8002c76:	e006      	b.n	8002c86 <osKernelInitialize+0x4a>
      }
      else
      {
        /* Return osError in case of error */
        status = osError;
 8002c78:	f04f 33ff 	mov.w	r3, #4294967295
 8002c7c:	607b      	str	r3, [r7, #4]
 8002c7e:	e002      	b.n	8002c86 <osKernelInitialize+0x4a>
      }
    }
    else
    {
      /* Return osError in case of error */
      status = osError;
 8002c80:	f04f 33ff 	mov.w	r3, #4294967295
 8002c84:	607b      	str	r3, [r7, #4]
    }
  }

  return (status);
 8002c86:	687b      	ldr	r3, [r7, #4]
}
 8002c88:	4618      	mov	r0, r3
 8002c8a:	3708      	adds	r7, #8
 8002c8c:	46bd      	mov	sp, r7
 8002c8e:	bd80      	pop	{r7, pc}
 8002c90:	20000564 	.word	0x20000564

08002c94 <osKernelStart>:
  *         Routines.
  * @param  none
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osKernelStart(void)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b082      	sub	sp, #8
 8002c98:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002c9a:	f3ef 8305 	mrs	r3, IPSR
 8002c9e:	603b      	str	r3, [r7, #0]
  return(result);
 8002ca0:	683b      	ldr	r3, [r7, #0]
  /* The output status code that indicates the execution status */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d003      	beq.n	8002cae <osKernelStart+0x1a>
  {
    /* Return osErrorISR in case of error */
    status = osErrorISR;
 8002ca6:	f06f 0305 	mvn.w	r3, #5
 8002caa:	607b      	str	r3, [r7, #4]
 8002cac:	e00e      	b.n	8002ccc <osKernelStart+0x38>
  }
  else
  {
    /* Check if the kernel state is osKernelReady */
    if (KernelState == osKernelReady)
 8002cae:	4b0a      	ldr	r3, [pc, #40]	; (8002cd8 <osKernelStart+0x44>)
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	2b01      	cmp	r3, #1
 8002cb4:	d107      	bne.n	8002cc6 <osKernelStart+0x32>
    {
      /* Set the kernel state to osKernelRunning */
      KernelState = osKernelRunning;
 8002cb6:	4b08      	ldr	r3, [pc, #32]	; (8002cd8 <osKernelStart+0x44>)
 8002cb8:	2202      	movs	r2, #2
 8002cba:	601a      	str	r2, [r3, #0]

      /* Return osOK in case of success */
      status = osOK;
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	607b      	str	r3, [r7, #4]

      /* Start the Kernel */
      tx_kernel_enter();
 8002cc0:	f000 ff2a 	bl	8003b18 <_tx_initialize_kernel_enter>
 8002cc4:	e002      	b.n	8002ccc <osKernelStart+0x38>
    }
    else
    {
      /* Return osError in case of error */
      status = osError;
 8002cc6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cca:	607b      	str	r3, [r7, #4]
    }
  }

  return (status);
 8002ccc:	687b      	ldr	r3, [r7, #4]
}
 8002cce:	4618      	mov	r0, r3
 8002cd0:	3708      	adds	r7, #8
 8002cd2:	46bd      	mov	sp, r7
 8002cd4:	bd80      	pop	{r7, pc}
 8002cd6:	bf00      	nop
 8002cd8:	20000564 	.word	0x20000564

08002cdc <osDelay>:
  *         Routines.
  * @param  [in]  ticks time ticks value
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osDelay(uint32_t ticks)
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	b084      	sub	sp, #16
 8002ce0:	af00      	add	r7, sp, #0
 8002ce2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002ce4:	f3ef 8305 	mrs	r3, IPSR
 8002ce8:	60bb      	str	r3, [r7, #8]
  return(result);
 8002cea:	68bb      	ldr	r3, [r7, #8]
  /* The output status code that indicates the execution status */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d003      	beq.n	8002cf8 <osDelay+0x1c>
  {
    /* Return osErrorISR in case of error */
    status = osErrorISR;
 8002cf0:	f06f 0305 	mvn.w	r3, #5
 8002cf4:	60fb      	str	r3, [r7, #12]
 8002cf6:	e007      	b.n	8002d08 <osDelay+0x2c>
  }
  else
  {
    /* Return osOK in case of success */
    status = osOK;
 8002cf8:	2300      	movs	r3, #0
 8002cfa:	60fb      	str	r3, [r7, #12]

    /* Check that the input ticks != 0 */
    if (ticks != 0U)
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d002      	beq.n	8002d08 <osDelay+0x2c>
    {
      /* Sleep the thread */
      tx_thread_sleep(ticks);
 8002d02:	6878      	ldr	r0, [r7, #4]
 8002d04:	f001 fd1a 	bl	800473c <_tx_thread_sleep>
    }
  }

  return (status);
 8002d08:	68fb      	ldr	r3, [r7, #12]
}
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	3710      	adds	r7, #16
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}

08002d12 <osThreadNew>:
  *               start argument.
  *         [in]  attr  thread attributes; NULL: default values.
  * @retval thread ID for reference by other functions or NULL in case of error.
  */
osThreadId_t osThreadNew(osThreadFunc_t func, void *argument, const osThreadAttr_t *attr)
{
 8002d12:	b580      	push	{r7, lr}
 8002d14:	b094      	sub	sp, #80	; 0x50
 8002d16:	af08      	add	r7, sp, #32
 8002d18:	60f8      	str	r0, [r7, #12]
 8002d1a:	60b9      	str	r1, [r7, #8]
 8002d1c:	607a      	str	r2, [r7, #4]
  /* For ThreadX the control block pointer is the thread identifier */
  TX_THREAD *thread_ptr = NULL;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Pointer to the thread name */
  CHAR *name_ptr = NULL;
 8002d22:	2300      	movs	r3, #0
 8002d24:	62bb      	str	r3, [r7, #40]	; 0x28
  /* The thread control block size */
  ULONG cb_size;
  /* The thread priority */
  UINT priority;
  /* The thread entry input */
  ULONG entry_input = 0;
 8002d26:	2300      	movs	r3, #0
 8002d28:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002d2a:	f3ef 8305 	mrs	r3, IPSR
 8002d2e:	613b      	str	r3, [r7, #16]
  return(result);
 8002d30:	693b      	ldr	r3, [r7, #16]

  /* Check if this API is called from Interrupt Service Routines
     or the thread_id is NULL */
  if (!IS_IRQ_MODE() && (func != NULL))
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	f040 80da 	bne.w	8002eec <osThreadNew+0x1da>
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	f000 80d6 	beq.w	8002eec <osThreadNew+0x1da>
  {
    /* Initialize the name_ptr to NULL */
    name_ptr = NULL;
 8002d40:	2300      	movs	r3, #0
 8002d42:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Check if the attr is not NULL */
    if (attr != NULL)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d06f      	beq.n	8002e2a <osThreadNew+0x118>
    {
      /* Check if the name_ptr is not NULL */
      if (attr->name != NULL)
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d002      	beq.n	8002d58 <osThreadNew+0x46>
      {
        /* Set the thread name_ptr */
        name_ptr = (CHAR *)attr->name;
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	62bb      	str	r3, [r7, #40]	; 0x28
      }

      /* Check the input priority value and attribute bits for osThreadJoinable
         parameter */
      if ((attr->priority < osPriorityIdle) || (attr->priority > osPriorityISR))
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	699b      	ldr	r3, [r3, #24]
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	dd03      	ble.n	8002d68 <osThreadNew+0x56>
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	699b      	ldr	r3, [r3, #24]
 8002d64:	2b38      	cmp	r3, #56	; 0x38
 8002d66:	dd01      	ble.n	8002d6c <osThreadNew+0x5a>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 8002d68:	2300      	movs	r3, #0
 8002d6a:	e0c0      	b.n	8002eee <osThreadNew+0x1dc>
      }
      else
      {
        /* Set the thread priority */
        priority = osPriorityISR - attr->priority;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 8002d74:	61bb      	str	r3, [r7, #24]
      }

      /* Check if the argument is not NULL */
      if (argument != NULL)
 8002d76:	68bb      	ldr	r3, [r7, #8]
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d001      	beq.n	8002d80 <osThreadNew+0x6e>
      {
        /* Set the entry_input */
        entry_input = (ULONG) argument;
 8002d7c:	68bb      	ldr	r3, [r7, #8]
 8002d7e:	617b      	str	r3, [r7, #20]
      }

      /* Check if the stack size is equal to 0 */
      if (attr->stack_size == 0U)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	695b      	ldr	r3, [r3, #20]
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d103      	bne.n	8002d90 <osThreadNew+0x7e>
      {
        /* Set stack size to DEFAULT_THREAD_STACK_SIZE */
        stack_size = RTOS2_DEFAULT_THREAD_STACK_SIZE;
 8002d88:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d8c:	623b      	str	r3, [r7, #32]
 8002d8e:	e009      	b.n	8002da4 <osThreadNew+0x92>
      }
      else if (attr->stack_size < TX_BYTE_POOL_MIN)
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	695b      	ldr	r3, [r3, #20]
 8002d94:	2b63      	cmp	r3, #99	; 0x63
 8002d96:	d802      	bhi.n	8002d9e <osThreadNew+0x8c>
      {
        /* Set stack size to TX_BYTE_POOL_MIN */
        stack_size = TX_BYTE_POOL_MIN;
 8002d98:	2364      	movs	r3, #100	; 0x64
 8002d9a:	623b      	str	r3, [r7, #32]
 8002d9c:	e002      	b.n	8002da4 <osThreadNew+0x92>
      }
      else
      {
        /* Set stack size to attr->stack_size */
        stack_size = (ULONG)attr->stack_size;
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	695b      	ldr	r3, [r3, #20]
 8002da2:	623b      	str	r3, [r7, #32]
      }

      /* Check if the input stack pointer is NULL */
      if (attr->stack_mem == NULL)
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d109      	bne.n	8002dc0 <osThreadNew+0xae>
      {
        /* Allocate the stack for the thread to be created */
        stack_start = MemAlloc(stack_size, RTOS2_BYTE_POOL_STACK_TYPE);
 8002dac:	2101      	movs	r1, #1
 8002dae:	6a38      	ldr	r0, [r7, #32]
 8002db0:	f7ff fea8 	bl	8002b04 <MemAlloc>
 8002db4:	6278      	str	r0, [r7, #36]	; 0x24
        if (stack_start == NULL)
 8002db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d10d      	bne.n	8002dd8 <osThreadNew+0xc6>
        {
          /* Return NULL pointer in case of error */
          return (NULL);
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	e096      	b.n	8002eee <osThreadNew+0x1dc>
        }
      }
      else
      {
        if (attr->stack_size == 0U)
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	695b      	ldr	r3, [r3, #20]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d101      	bne.n	8002dcc <osThreadNew+0xba>
        {
          /* Return NULL pointer in case of error */
          return (NULL);
 8002dc8:	2300      	movs	r3, #0
 8002dca:	e090      	b.n	8002eee <osThreadNew+0x1dc>
        }
        else
        {
          /* Set stack size to the input attr->stack_size */
          stack_size = (ULONG)attr->stack_size;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	695b      	ldr	r3, [r3, #20]
 8002dd0:	623b      	str	r3, [r7, #32]
        }

        /* The stack shall point to the input stack memory address */
        stack_start = attr->stack_mem;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	691b      	ldr	r3, [r3, #16]
 8002dd6:	627b      	str	r3, [r7, #36]	; 0x24
      }

      /* Check if the control block size is equal to 0 */
      if (attr->cb_size == 0U)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	68db      	ldr	r3, [r3, #12]
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d102      	bne.n	8002de6 <osThreadNew+0xd4>
      {
        /* Set control block size to sizeof(TX_THREAD) */
        cb_size = sizeof(TX_THREAD);
 8002de0:	23b4      	movs	r3, #180	; 0xb4
 8002de2:	61fb      	str	r3, [r7, #28]
 8002de4:	e008      	b.n	8002df8 <osThreadNew+0xe6>
      }
      else if (attr->cb_size < sizeof(TX_THREAD))
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	2bb3      	cmp	r3, #179	; 0xb3
 8002dec:	d801      	bhi.n	8002df2 <osThreadNew+0xe0>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 8002dee:	2300      	movs	r3, #0
 8002df0:	e07d      	b.n	8002eee <osThreadNew+0x1dc>
      }
      else
      {
        /* Set stack size to attr->cb_size */
        cb_size = (ULONG)attr->cb_size;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	68db      	ldr	r3, [r3, #12]
 8002df6:	61fb      	str	r3, [r7, #28]
      }

      /* Check if the input control block pointer is NULL */
      if (attr->cb_mem == NULL)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	689b      	ldr	r3, [r3, #8]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d110      	bne.n	8002e22 <osThreadNew+0x110>
      {
        /* Allocate the thread_ptr structure for the thread to be created */
        thread_ptr = (TX_THREAD *)MemAlloc(cb_size, RTOS2_BYTE_POOL_HEAP_TYPE);
 8002e00:	2102      	movs	r1, #2
 8002e02:	69f8      	ldr	r0, [r7, #28]
 8002e04:	f7ff fe7e 	bl	8002b04 <MemAlloc>
 8002e08:	62f8      	str	r0, [r7, #44]	; 0x2c
        if (thread_ptr == NULL)
 8002e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d12f      	bne.n	8002e70 <osThreadNew+0x15e>
        {
          /* Check if the memory for thread stack has been internally
             allocated */
          if (attr->stack_mem == NULL)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	691b      	ldr	r3, [r3, #16]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d102      	bne.n	8002e1e <osThreadNew+0x10c>
          {
            /* Free the already allocated memory for thread stack */
            MemFree(stack_start);
 8002e18:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e1a:	f7ff fea7 	bl	8002b6c <MemFree>
          }
          /* Return NULL pointer in case of error */
          return (NULL);
 8002e1e:	2300      	movs	r3, #0
 8002e20:	e065      	b.n	8002eee <osThreadNew+0x1dc>
        }
      }
      else
      {
        /* The control block shall point to the input cb_mem memory address */
        thread_ptr = attr->cb_mem;
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	689b      	ldr	r3, [r3, #8]
 8002e26:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002e28:	e022      	b.n	8002e70 <osThreadNew+0x15e>
      }
    }
    else
    {
      /* Set the thread priority to default osPriorityNormal*/
      priority = osPriorityISR - osPriorityNormal;
 8002e2a:	2320      	movs	r3, #32
 8002e2c:	61bb      	str	r3, [r7, #24]

      /* Initialize the name_ptr to NULL */
      name_ptr = NULL;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	62bb      	str	r3, [r7, #40]	; 0x28

      /* Initialize the stack_size to RTOS2_DEFAULT_THREAD_STACK_SIZE */
      stack_size = RTOS2_DEFAULT_THREAD_STACK_SIZE;
 8002e32:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e36:	623b      	str	r3, [r7, #32]

      /* Check if the argument is not NULL */
      if (argument != NULL)
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d001      	beq.n	8002e42 <osThreadNew+0x130>
      {
        /* Set the entry_input */
        entry_input = (ULONG) argument;
 8002e3e:	68bb      	ldr	r3, [r7, #8]
 8002e40:	617b      	str	r3, [r7, #20]
      }

      /* Allocate the stack for the thread to be created */
      stack_start = MemAlloc(stack_size, RTOS2_BYTE_POOL_STACK_TYPE);
 8002e42:	2101      	movs	r1, #1
 8002e44:	6a38      	ldr	r0, [r7, #32]
 8002e46:	f7ff fe5d 	bl	8002b04 <MemAlloc>
 8002e4a:	6278      	str	r0, [r7, #36]	; 0x24
      if (stack_start == NULL)
 8002e4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d101      	bne.n	8002e56 <osThreadNew+0x144>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 8002e52:	2300      	movs	r3, #0
 8002e54:	e04b      	b.n	8002eee <osThreadNew+0x1dc>
      }

      /* Allocate the thread_ptr structure for the thread to be created */
      thread_ptr = (TX_THREAD *)MemAlloc(sizeof(TX_THREAD), RTOS2_BYTE_POOL_HEAP_TYPE);
 8002e56:	2102      	movs	r1, #2
 8002e58:	20b4      	movs	r0, #180	; 0xb4
 8002e5a:	f7ff fe53 	bl	8002b04 <MemAlloc>
 8002e5e:	62f8      	str	r0, [r7, #44]	; 0x2c
      if (thread_ptr == NULL)
 8002e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d104      	bne.n	8002e70 <osThreadNew+0x15e>
      {
        /* Free the already allocated memory for thread stack */
        MemFree(stack_start);
 8002e66:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002e68:	f7ff fe80 	bl	8002b6c <MemFree>

        /* Return NULL pointer in case of error */
        return (NULL);
 8002e6c:	2300      	movs	r3, #0
 8002e6e:	e03e      	b.n	8002eee <osThreadNew+0x1dc>

    /* Call the tx_thread_create function to create the new thread.
       Note: By default the preempt_threshold shall be deactivated by setting
       its value to the priority or deactivated using
       TX_DISABLE_PREEMPTION_THRESHOLD */
    if (tx_thread_create(thread_ptr, name_ptr, (void(*)(ULONG))func, entry_input, stack_start, stack_size, priority,
 8002e70:	23b4      	movs	r3, #180	; 0xb4
 8002e72:	9306      	str	r3, [sp, #24]
 8002e74:	2301      	movs	r3, #1
 8002e76:	9305      	str	r3, [sp, #20]
 8002e78:	2304      	movs	r3, #4
 8002e7a:	9304      	str	r3, [sp, #16]
 8002e7c:	69bb      	ldr	r3, [r7, #24]
 8002e7e:	9303      	str	r3, [sp, #12]
 8002e80:	69bb      	ldr	r3, [r7, #24]
 8002e82:	9302      	str	r3, [sp, #8]
 8002e84:	6a3b      	ldr	r3, [r7, #32]
 8002e86:	9301      	str	r3, [sp, #4]
 8002e88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e8a:	9300      	str	r3, [sp, #0]
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	68fa      	ldr	r2, [r7, #12]
 8002e90:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002e92:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002e94:	f002 fd34 	bl	8005900 <_txe_thread_create>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d016      	beq.n	8002ecc <osThreadNew+0x1ba>
                         priority, RTOS2_DEFAULT_TIME_SLICE, TX_AUTO_START) != TX_SUCCESS)
    {
      /* Check if the memory for thread control block has been internally
         allocated */
      if ((attr->cb_mem == NULL) || (attr == NULL))
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d002      	beq.n	8002eac <osThreadNew+0x19a>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	2b00      	cmp	r3, #0
 8002eaa:	d102      	bne.n	8002eb2 <osThreadNew+0x1a0>
      {
        /* Free the already allocated memory for thread control block */
        MemFree(thread_ptr);
 8002eac:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002eae:	f7ff fe5d 	bl	8002b6c <MemFree>
      }

      /* Check if the memory for thread stack has been internally allocated */
      if ((attr->stack_mem == NULL) || (attr == NULL))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	691b      	ldr	r3, [r3, #16]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d002      	beq.n	8002ec0 <osThreadNew+0x1ae>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d102      	bne.n	8002ec6 <osThreadNew+0x1b4>
      {
        /* Free the already allocated memory for thread stack */
        MemFree(stack_start);
 8002ec0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002ec2:	f7ff fe53 	bl	8002b6c <MemFree>
      }

      /* Return NULL pointer in case of error */
      thread_ptr = NULL;
 8002ec6:	2300      	movs	r3, #0
 8002ec8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002eca:	e00f      	b.n	8002eec <osThreadNew+0x1da>
    }
    else
    {
      /* Check if the thread shall be created joinable */
      if ((attr != NULL) && (attr->attr_bits == osThreadJoinable))
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d008      	beq.n	8002ee4 <osThreadNew+0x1d2>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	2b01      	cmp	r3, #1
 8002ed8:	d104      	bne.n	8002ee4 <osThreadNew+0x1d2>
      {
        /* Set the thread to Joinable state */
        thread_ptr->tx_thread_detached_joinable = osThreadJoinable;
 8002eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002edc:	2201      	movs	r2, #1
 8002ede:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8002ee2:	e003      	b.n	8002eec <osThreadNew+0x1da>
      }
      else
      {
        /* Set the thread to Detached state */
        thread_ptr->tx_thread_detached_joinable = osThreadDetached;
 8002ee4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      }
    }
  }

  return ((osThreadId_t)thread_ptr);
 8002eec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8002eee:	4618      	mov	r0, r3
 8002ef0:	3730      	adds	r7, #48	; 0x30
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bd80      	pop	{r7, pc}
	...

08002ef8 <osThreadSuspend>:
  *         Routines.
  * @param  [in] thread_id thread ID obtained by osThreadNew or osThreadGetId.
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osThreadSuspend(osThreadId_t thread_id)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b086      	sub	sp, #24
 8002efc:	af00      	add	r7, sp, #0
 8002efe:	6078      	str	r0, [r7, #4]
  /* For ThreadX the control block pointer is the thread identifier */
  TX_THREAD *thread_ptr = (TX_THREAD *)thread_id;
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002f04:	f3ef 8305 	mrs	r3, IPSR
 8002f08:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f0a:	68fb      	ldr	r3, [r7, #12]
  /* The returned status or error */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d003      	beq.n	8002f18 <osThreadSuspend+0x20>
  {
    /* Return osErrorISR error */
    status = osErrorISR;
 8002f10:	f06f 0305 	mvn.w	r3, #5
 8002f14:	617b      	str	r3, [r7, #20]
 8002f16:	e017      	b.n	8002f48 <osThreadSuspend+0x50>
  }
  /* Check if the thread ID is NULL or (tx_thread_id != TX_THREAD_ID) */
  else if ((thread_id == NULL) || (thread_ptr->tx_thread_id != TX_THREAD_ID))
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d004      	beq.n	8002f28 <osThreadSuspend+0x30>
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a0c      	ldr	r2, [pc, #48]	; (8002f54 <osThreadSuspend+0x5c>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d003      	beq.n	8002f30 <osThreadSuspend+0x38>
  {
    /* Return osErrorParameter error */
    status = osErrorParameter;
 8002f28:	f06f 0303 	mvn.w	r3, #3
 8002f2c:	617b      	str	r3, [r7, #20]
 8002f2e:	e00b      	b.n	8002f48 <osThreadSuspend+0x50>
  }
  else
  {
    /* Call the tx_thread_suspend to suspends the specified application
      thread. A thread may call this service to suspend itself. */
    if (tx_thread_suspend(thread_ptr) == TX_SUCCESS)
 8002f30:	6938      	ldr	r0, [r7, #16]
 8002f32:	f002 fdf5 	bl	8005b20 <_txe_thread_suspend>
 8002f36:	4603      	mov	r3, r0
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d102      	bne.n	8002f42 <osThreadSuspend+0x4a>
    {
      /* Return osOK for success */
      status = osOK;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	617b      	str	r3, [r7, #20]
 8002f40:	e002      	b.n	8002f48 <osThreadSuspend+0x50>
    }
    else
    {
      /* Return osErrorResource in case of error */
      status = osErrorResource;
 8002f42:	f06f 0302 	mvn.w	r3, #2
 8002f46:	617b      	str	r3, [r7, #20]
    }
  }

  return (status);
 8002f48:	697b      	ldr	r3, [r7, #20]
}
 8002f4a:	4618      	mov	r0, r3
 8002f4c:	3718      	adds	r7, #24
 8002f4e:	46bd      	mov	sp, r7
 8002f50:	bd80      	pop	{r7, pc}
 8002f52:	bf00      	nop
 8002f54:	54485244 	.word	0x54485244

08002f58 <osThreadResume>:
  *         Routines.
  * @param  [in] thread_id thread ID obtained by osThreadNew or osThreadGetId.
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osThreadResume(osThreadId_t thread_id)
{
 8002f58:	b580      	push	{r7, lr}
 8002f5a:	b086      	sub	sp, #24
 8002f5c:	af00      	add	r7, sp, #0
 8002f5e:	6078      	str	r0, [r7, #4]
  /* For ThreadX the control block pointer is the thread identifier */
  TX_THREAD *thread_ptr = (TX_THREAD *)thread_id;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002f64:	f3ef 8305 	mrs	r3, IPSR
 8002f68:	60fb      	str	r3, [r7, #12]
  return(result);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
  /* The returned status or error */
  osStatus_t status;

  /* Check if this API is called from Interrupt Service Routines */
  if (IS_IRQ_MODE())
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d003      	beq.n	8002f78 <osThreadResume+0x20>
  {
    /* Return osErrorISR error */
    status = osErrorISR;
 8002f70:	f06f 0305 	mvn.w	r3, #5
 8002f74:	617b      	str	r3, [r7, #20]
 8002f76:	e017      	b.n	8002fa8 <osThreadResume+0x50>
  }
  /* Check if the thread ID is NULL or (tx_thread_id != TX_THREAD_ID) */
  else if ((thread_id == NULL) || (thread_ptr->tx_thread_id != TX_THREAD_ID))
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d004      	beq.n	8002f88 <osThreadResume+0x30>
 8002f7e:	693b      	ldr	r3, [r7, #16]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	4a0c      	ldr	r2, [pc, #48]	; (8002fb4 <osThreadResume+0x5c>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d003      	beq.n	8002f90 <osThreadResume+0x38>
  {
    /* Return osErrorParameter error */
    status = osErrorParameter;
 8002f88:	f06f 0303 	mvn.w	r3, #3
 8002f8c:	617b      	str	r3, [r7, #20]
 8002f8e:	e00b      	b.n	8002fa8 <osThreadResume+0x50>
  {
    /* Call the tx_thread_resume to resumes or prepares for execution a thread
      that was previously suspended by a tx_thread_suspend call. In addition,
      this service resumes threads that were created without an automatic
      start. */
    if (tx_thread_resume(thread_ptr) == TX_SUCCESS)
 8002f90:	6938      	ldr	r0, [r7, #16]
 8002f92:	f002 fda7 	bl	8005ae4 <_txe_thread_resume>
 8002f96:	4603      	mov	r3, r0
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d102      	bne.n	8002fa2 <osThreadResume+0x4a>
    {
      /* Return osOK for success */
      status = osOK;
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	617b      	str	r3, [r7, #20]
 8002fa0:	e002      	b.n	8002fa8 <osThreadResume+0x50>
    }
    else
    {
      /* Return osErrorResource in case of error */
      status = osErrorResource;
 8002fa2:	f06f 0302 	mvn.w	r3, #2
 8002fa6:	617b      	str	r3, [r7, #20]
    }
  }

  return (status);
 8002fa8:	697b      	ldr	r3, [r7, #20]
}
 8002faa:	4618      	mov	r0, r3
 8002fac:	3718      	adds	r7, #24
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bd80      	pop	{r7, pc}
 8002fb2:	bf00      	nop
 8002fb4:	54485244 	.word	0x54485244

08002fb8 <osMessageQueueNew>:
  *         [in] msg_size maximum message size in bytes.
  *         [in] attr message queue attributes; NULL: default values.
  * @retval message queue ID for reference by other functions or NULL in case of error.
  */
osMessageQueueId_t osMessageQueueNew(uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr)
{
 8002fb8:	b580      	push	{r7, lr}
 8002fba:	b08c      	sub	sp, #48	; 0x30
 8002fbc:	af02      	add	r7, sp, #8
 8002fbe:	60f8      	str	r0, [r7, #12]
 8002fc0:	60b9      	str	r1, [r7, #8]
 8002fc2:	607a      	str	r2, [r7, #4]
  /* For TX_QUEUE the control block pointer is the queue identifier */
  TX_QUEUE *queue_ptr = NULL;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	627b      	str	r3, [r7, #36]	; 0x24
  /* Pointer to the message queue name */
  CHAR *name_ptr = NULL;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	623b      	str	r3, [r7, #32]
  /* Pointer to start address of the message queue data */
  VOID *queue_start = NULL;
 8002fcc:	2300      	movs	r3, #0
 8002fce:	61fb      	str	r3, [r7, #28]
  /* The message queue data size */
  ULONG queue_size = 0U;
 8002fd0:	2300      	movs	r3, #0
 8002fd2:	61bb      	str	r3, [r7, #24]
  /* The message queue control block size */
  ULONG cb_size = 0U;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002fd8:	f3ef 8305 	mrs	r3, IPSR
 8002fdc:	613b      	str	r3, [r7, #16]
  return(result);
 8002fde:	693b      	ldr	r3, [r7, #16]

  /* Check if this API is called from Interrupt Service Routines or the msg_count
     is equal to 0 or msg_size is equal to 0 */
  if (!IS_IRQ_MODE() && (msg_count > 0) && (msg_size > 0))
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f040 80bf 	bne.w	8003164 <osMessageQueueNew+0x1ac>
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	f000 80bb 	beq.w	8003164 <osMessageQueueNew+0x1ac>
 8002fee:	68bb      	ldr	r3, [r7, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	f000 80b7 	beq.w	8003164 <osMessageQueueNew+0x1ac>
  {
    /* Initialize the name_ptr to NULL */
    name_ptr = NULL;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	623b      	str	r3, [r7, #32]

    /* The msg_size is rounded up to a double even number to ensure 32-bit alignment of the memory blocks. */
    msg_size = msg_size + (msg_size % sizeof(ULONG));
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	f003 0303 	and.w	r3, r3, #3
 8003000:	68ba      	ldr	r2, [r7, #8]
 8003002:	4413      	add	r3, r2
 8003004:	60bb      	str	r3, [r7, #8]

    /* Check if the attr is not NULL */
    if (attr != NULL)
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2b00      	cmp	r3, #0
 800300a:	d067      	beq.n	80030dc <osMessageQueueNew+0x124>
    {
      /* Check if the name_ptr is not NULL */
      if (attr->name != NULL)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	2b00      	cmp	r3, #0
 8003012:	d002      	beq.n	800301a <osMessageQueueNew+0x62>
      {
        /* Set the message queue name_ptr */
        name_ptr = (CHAR *)attr->name;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	623b      	str	r3, [r7, #32]
      }

      /* Check if the message queue data size is equal to 0 */
      if (attr->mq_size == 0U)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	695b      	ldr	r3, [r3, #20]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d105      	bne.n	800302e <osMessageQueueNew+0x76>
      {
        /* Set message queue data size to msg_count * msg_size (The total amount of memory required
           for the message queue data) */
        queue_size = msg_count * msg_size;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	68ba      	ldr	r2, [r7, #8]
 8003026:	fb02 f303 	mul.w	r3, r2, r3
 800302a:	61bb      	str	r3, [r7, #24]
 800302c:	e013      	b.n	8003056 <osMessageQueueNew+0x9e>
      }
      else if (attr->mq_size < (msg_count * msg_size))
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	695a      	ldr	r2, [r3, #20]
 8003032:	68fb      	ldr	r3, [r7, #12]
 8003034:	68b9      	ldr	r1, [r7, #8]
 8003036:	fb01 f303 	mul.w	r3, r1, r3
 800303a:	429a      	cmp	r2, r3
 800303c:	d201      	bcs.n	8003042 <osMessageQueueNew+0x8a>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 800303e:	2300      	movs	r3, #0
 8003040:	e091      	b.n	8003166 <osMessageQueueNew+0x1ae>
      }
      else if (attr->mq_size < TX_BYTE_POOL_MIN)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	695b      	ldr	r3, [r3, #20]
 8003046:	2b63      	cmp	r3, #99	; 0x63
 8003048:	d802      	bhi.n	8003050 <osMessageQueueNew+0x98>
      {
        /* Set message queue data size to TX_BYTE_POOL_MIN */
        queue_size = TX_BYTE_POOL_MIN;
 800304a:	2364      	movs	r3, #100	; 0x64
 800304c:	61bb      	str	r3, [r7, #24]
 800304e:	e002      	b.n	8003056 <osMessageQueueNew+0x9e>
      }
      else
      {
        /* Set message queue data size to attr->mq_size */
        queue_size = (ULONG)attr->mq_size;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	695b      	ldr	r3, [r3, #20]
 8003054:	61bb      	str	r3, [r7, #24]
      }

      /* Check if the input message queue data pointer is NULL */
      if (attr->mq_mem == NULL)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	691b      	ldr	r3, [r3, #16]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d109      	bne.n	8003072 <osMessageQueueNew+0xba>
      {
        /* Allocate the data for the message queue to be created */
        queue_start = MemAlloc(queue_size, RTOS2_BYTE_POOL_STACK_TYPE);
 800305e:	2101      	movs	r1, #1
 8003060:	69b8      	ldr	r0, [r7, #24]
 8003062:	f7ff fd4f 	bl	8002b04 <MemAlloc>
 8003066:	61f8      	str	r0, [r7, #28]
        if (queue_start == NULL)
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d10d      	bne.n	800308a <osMessageQueueNew+0xd2>
        {
          /* Return NULL pointer in case of error */
          return (NULL);
 800306e:	2300      	movs	r3, #0
 8003070:	e079      	b.n	8003166 <osMessageQueueNew+0x1ae>
        }
      }
      else
      {
        if (attr->mq_size == 0U)
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	695b      	ldr	r3, [r3, #20]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <osMessageQueueNew+0xc6>
        {
          /* Return NULL pointer in case of error */
          return (NULL);
 800307a:	2300      	movs	r3, #0
 800307c:	e073      	b.n	8003166 <osMessageQueueNew+0x1ae>
        }
        else
        {
          /* Set message queue data size to attr->mq_size */
          queue_size = (ULONG)attr->mq_size;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	695b      	ldr	r3, [r3, #20]
 8003082:	61bb      	str	r3, [r7, #24]
        }

        /* The message queue data shall point to the input message queue data memory address */
        queue_start = attr->mq_mem;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	61fb      	str	r3, [r7, #28]
      }

      /* Check if the control block size is equal to 0 */
      if (attr->cb_size == 0U)
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	2b00      	cmp	r3, #0
 8003090:	d102      	bne.n	8003098 <osMessageQueueNew+0xe0>
      {
        /* Set control block size to sizeof(TX_QUEUE) */
        cb_size = sizeof(TX_QUEUE);
 8003092:	2338      	movs	r3, #56	; 0x38
 8003094:	617b      	str	r3, [r7, #20]
 8003096:	e008      	b.n	80030aa <osMessageQueueNew+0xf2>
      }
      else if (attr->cb_size < sizeof(TX_QUEUE))
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	68db      	ldr	r3, [r3, #12]
 800309c:	2b37      	cmp	r3, #55	; 0x37
 800309e:	d801      	bhi.n	80030a4 <osMessageQueueNew+0xec>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 80030a0:	2300      	movs	r3, #0
 80030a2:	e060      	b.n	8003166 <osMessageQueueNew+0x1ae>
      }
      else
      {
        /* Set message queue data size to attr->cb_size */
        cb_size = (ULONG)attr->cb_size;
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	68db      	ldr	r3, [r3, #12]
 80030a8:	617b      	str	r3, [r7, #20]
      }

      /* Check if the input control block pointer is NULL */
      if (attr->cb_mem == NULL)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	2b00      	cmp	r3, #0
 80030b0:	d110      	bne.n	80030d4 <osMessageQueueNew+0x11c>
      {
        /* Allocate the queue_ptr structure for the message queue to be created */
        queue_ptr = (TX_QUEUE *)MemAlloc(cb_size, RTOS2_BYTE_POOL_HEAP_TYPE);
 80030b2:	2102      	movs	r1, #2
 80030b4:	6978      	ldr	r0, [r7, #20]
 80030b6:	f7ff fd25 	bl	8002b04 <MemAlloc>
 80030ba:	6278      	str	r0, [r7, #36]	; 0x24
        if (queue_ptr == NULL)
 80030bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d12a      	bne.n	8003118 <osMessageQueueNew+0x160>
        {
          /* Check if the memory for message queue data has been internally allocated */
          if (attr->mq_mem == NULL)
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	691b      	ldr	r3, [r3, #16]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d102      	bne.n	80030d0 <osMessageQueueNew+0x118>
          {
            /* Free the already allocated memory for message queue data */
            MemFree(queue_start);
 80030ca:	69f8      	ldr	r0, [r7, #28]
 80030cc:	f7ff fd4e 	bl	8002b6c <MemFree>
          }
          /* Return NULL pointer in case of error */
          return (NULL);
 80030d0:	2300      	movs	r3, #0
 80030d2:	e048      	b.n	8003166 <osMessageQueueNew+0x1ae>
        }
      }
      else
      {
        /* The control block shall point to the input cb_mem memory address */
        queue_ptr = attr->cb_mem;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	689b      	ldr	r3, [r3, #8]
 80030d8:	627b      	str	r3, [r7, #36]	; 0x24
 80030da:	e01d      	b.n	8003118 <osMessageQueueNew+0x160>
      }
    }
    else
    {
      /* Initialize the name_ptr to NULL */
      name_ptr = NULL;
 80030dc:	2300      	movs	r3, #0
 80030de:	623b      	str	r3, [r7, #32]

      /* Initialize the message queue data size to msg_count * msg_size (The total amount of memory required
         for the message queue data) */
      queue_size = msg_count * msg_size;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	68ba      	ldr	r2, [r7, #8]
 80030e4:	fb02 f303 	mul.w	r3, r2, r3
 80030e8:	61bb      	str	r3, [r7, #24]

      /* Allocate the data for the message queue to be created */
      queue_start = MemAlloc(queue_size, RTOS2_BYTE_POOL_STACK_TYPE);
 80030ea:	2101      	movs	r1, #1
 80030ec:	69b8      	ldr	r0, [r7, #24]
 80030ee:	f7ff fd09 	bl	8002b04 <MemAlloc>
 80030f2:	61f8      	str	r0, [r7, #28]
      if (queue_start == NULL)
 80030f4:	69fb      	ldr	r3, [r7, #28]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d101      	bne.n	80030fe <osMessageQueueNew+0x146>
      {
        /* Return NULL pointer in case of error */
        return (NULL);
 80030fa:	2300      	movs	r3, #0
 80030fc:	e033      	b.n	8003166 <osMessageQueueNew+0x1ae>
      }

      /* Allocate the queue_ptr structure for the message queue to be created */
      queue_ptr = (TX_QUEUE *)MemAlloc(sizeof(TX_QUEUE), RTOS2_BYTE_POOL_HEAP_TYPE);
 80030fe:	2102      	movs	r1, #2
 8003100:	2038      	movs	r0, #56	; 0x38
 8003102:	f7ff fcff 	bl	8002b04 <MemAlloc>
 8003106:	6278      	str	r0, [r7, #36]	; 0x24
      if (queue_ptr == NULL)
 8003108:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800310a:	2b00      	cmp	r3, #0
 800310c:	d104      	bne.n	8003118 <osMessageQueueNew+0x160>
      {
        /* Free the already allocated memory for message queue data */
        MemFree(queue_start);
 800310e:	69f8      	ldr	r0, [r7, #28]
 8003110:	f7ff fd2c 	bl	8002b6c <MemFree>

        /* Return NULL pointer in case of error */
        return (NULL);
 8003114:	2300      	movs	r3, #0
 8003116:	e026      	b.n	8003166 <osMessageQueueNew+0x1ae>
      }
    }

    /* For threadX the message size is in 32-Bits */
    msg_size = msg_size / sizeof(ULONG);
 8003118:	68bb      	ldr	r3, [r7, #8]
 800311a:	089b      	lsrs	r3, r3, #2
 800311c:	60bb      	str	r3, [r7, #8]

    /* Call the tx_queue_create function to create the new message queue */
    if (tx_queue_create(queue_ptr, name_ptr, msg_size, queue_start, queue_size) != TX_SUCCESS)
 800311e:	2338      	movs	r3, #56	; 0x38
 8003120:	9301      	str	r3, [sp, #4]
 8003122:	69bb      	ldr	r3, [r7, #24]
 8003124:	9300      	str	r3, [sp, #0]
 8003126:	69fb      	ldr	r3, [r7, #28]
 8003128:	68ba      	ldr	r2, [r7, #8]
 800312a:	6a39      	ldr	r1, [r7, #32]
 800312c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800312e:	f002 faa3 	bl	8005678 <_txe_queue_create>
 8003132:	4603      	mov	r3, r0
 8003134:	2b00      	cmp	r3, #0
 8003136:	d015      	beq.n	8003164 <osMessageQueueNew+0x1ac>
    {
      /* Check if the memory for message queue control block has been internally
         allocated */
      if ((attr->cb_mem == NULL) || (attr == NULL))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	2b00      	cmp	r3, #0
 800313e:	d002      	beq.n	8003146 <osMessageQueueNew+0x18e>
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2b00      	cmp	r3, #0
 8003144:	d102      	bne.n	800314c <osMessageQueueNew+0x194>
      {
        /* Free the already allocated memory for message queue control block */
        MemFree(queue_ptr);
 8003146:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003148:	f7ff fd10 	bl	8002b6c <MemFree>
      }

      /* Check if the memory for message queue data has been internally allocated */
      if ((attr->mq_mem == NULL) || (attr == NULL))
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	691b      	ldr	r3, [r3, #16]
 8003150:	2b00      	cmp	r3, #0
 8003152:	d002      	beq.n	800315a <osMessageQueueNew+0x1a2>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	2b00      	cmp	r3, #0
 8003158:	d102      	bne.n	8003160 <osMessageQueueNew+0x1a8>
      {
        /* Free the already allocated memory for message queue data */
        MemFree(queue_start);
 800315a:	69f8      	ldr	r0, [r7, #28]
 800315c:	f7ff fd06 	bl	8002b6c <MemFree>
      }

      /* Return NULL pointer in case of error */
      queue_ptr = NULL;
 8003160:	2300      	movs	r3, #0
 8003162:	627b      	str	r3, [r7, #36]	; 0x24
    }
  }

  return ((osMessageQueueId_t)queue_ptr);
 8003164:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003166:	4618      	mov	r0, r3
 8003168:	3728      	adds	r7, #40	; 0x28
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
	...

08003170 <osMessageQueuePut>:
  *         [in] msg_prio message priority.
  *         [in] timeout Timeout Value or 0 in case of no time-out.
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osMessageQueuePut(osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b088      	sub	sp, #32
 8003174:	af00      	add	r7, sp, #0
 8003176:	60f8      	str	r0, [r7, #12]
 8003178:	60b9      	str	r1, [r7, #8]
 800317a:	603b      	str	r3, [r7, #0]
 800317c:	4613      	mov	r3, r2
 800317e:	71fb      	strb	r3, [r7, #7]
  /* For TX_QUEUE the control block pointer is the queue identifier */
  TX_QUEUE *queue_ptr = (TX_QUEUE *)mq_id;
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003184:	f3ef 8305 	mrs	r3, IPSR
 8003188:	613b      	str	r3, [r7, #16]
  return(result);
 800318a:	693b      	ldr	r3, [r7, #16]
  UINT tx_status;
  /* The returned status or error */
  osStatus_t status;

  /* Check if the mq_id is NULL or queue_ptr->tx_queue_id != TX_QUEUE_ID or non-zero timeout specified in an ISR */
  if ((IS_IRQ_MODE() && (timeout != 0)) || (queue_ptr == NULL) || (queue_ptr->tx_queue_id != TX_QUEUE_ID) ||
 800318c:	2b00      	cmp	r3, #0
 800318e:	d002      	beq.n	8003196 <osMessageQueuePut+0x26>
 8003190:	683b      	ldr	r3, [r7, #0]
 8003192:	2b00      	cmp	r3, #0
 8003194:	d10a      	bne.n	80031ac <osMessageQueuePut+0x3c>
 8003196:	69bb      	ldr	r3, [r7, #24]
 8003198:	2b00      	cmp	r3, #0
 800319a:	d007      	beq.n	80031ac <osMessageQueuePut+0x3c>
 800319c:	69bb      	ldr	r3, [r7, #24]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a12      	ldr	r2, [pc, #72]	; (80031ec <osMessageQueuePut+0x7c>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d102      	bne.n	80031ac <osMessageQueuePut+0x3c>
 80031a6:	68bb      	ldr	r3, [r7, #8]
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d103      	bne.n	80031b4 <osMessageQueuePut+0x44>
      (msg_ptr == NULL))
  {
    /* Return osErrorParameter error */
    status = osErrorParameter;
 80031ac:	f06f 0303 	mvn.w	r3, #3
 80031b0:	61fb      	str	r3, [r7, #28]
 80031b2:	e015      	b.n	80031e0 <osMessageQueuePut+0x70>
  }
  else
  {
    /* Call the tx_queue_send to send a message to the specified message queue */
    tx_status = tx_queue_send(queue_ptr, (void *)msg_ptr, timeout);
 80031b4:	683a      	ldr	r2, [r7, #0]
 80031b6:	68b9      	ldr	r1, [r7, #8]
 80031b8:	69b8      	ldr	r0, [r7, #24]
 80031ba:	f002 fb57 	bl	800586c <_txe_queue_send>
 80031be:	6178      	str	r0, [r7, #20]
    if (tx_status == TX_SUCCESS)
 80031c0:	697b      	ldr	r3, [r7, #20]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d102      	bne.n	80031cc <osMessageQueuePut+0x5c>
    {
      /* Return osOK in case of success */
      status = osOK;
 80031c6:	2300      	movs	r3, #0
 80031c8:	61fb      	str	r3, [r7, #28]
 80031ca:	e009      	b.n	80031e0 <osMessageQueuePut+0x70>
    }
    else if (tx_status == TX_QUEUE_FULL)
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	2b0b      	cmp	r3, #11
 80031d0:	d103      	bne.n	80031da <osMessageQueuePut+0x6a>
    {
      /* Return osErrorResource in case of error */
      status = osErrorResource;
 80031d2:	f06f 0302 	mvn.w	r3, #2
 80031d6:	61fb      	str	r3, [r7, #28]
 80031d8:	e002      	b.n	80031e0 <osMessageQueuePut+0x70>
    }
    else
    {
      /* Return osErrorTimeout in case of error */
      status = osErrorTimeout;
 80031da:	f06f 0301 	mvn.w	r3, #1
 80031de:	61fb      	str	r3, [r7, #28]
    }
  }

  return (status);
 80031e0:	69fb      	ldr	r3, [r7, #28]
}
 80031e2:	4618      	mov	r0, r3
 80031e4:	3720      	adds	r7, #32
 80031e6:	46bd      	mov	sp, r7
 80031e8:	bd80      	pop	{r7, pc}
 80031ea:	bf00      	nop
 80031ec:	51554555 	.word	0x51554555

080031f0 <osMessageQueueGet>:
  *         [out] msg_prio  pointer to buffer for message priority or NULL.
  *         [in] timeout  Timeout Value or 0 in case of no time-out.
  * @retval status code that indicates the execution status of the function.
  */
osStatus_t osMessageQueueGet(osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b088      	sub	sp, #32
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	60f8      	str	r0, [r7, #12]
 80031f8:	60b9      	str	r1, [r7, #8]
 80031fa:	607a      	str	r2, [r7, #4]
 80031fc:	603b      	str	r3, [r7, #0]
  /* For TX_QUEUE the control block pointer is the queue identifier */
  TX_QUEUE *queue_ptr = (TX_QUEUE *)mq_id;
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003202:	f3ef 8305 	mrs	r3, IPSR
 8003206:	613b      	str	r3, [r7, #16]
  return(result);
 8003208:	693b      	ldr	r3, [r7, #16]
  UINT tx_status;
  /* The returned status or error */
  osStatus_t status;

  /* Check if the mq_id is NULL or queue_ptr->tx_queue_id != TX_QUEUE_ID or non-zero timeout specified in an ISR */
  if ((IS_IRQ_MODE() && (timeout != 0)) || (queue_ptr == NULL) || (queue_ptr->tx_queue_id != TX_QUEUE_ID) ||
 800320a:	2b00      	cmp	r3, #0
 800320c:	d002      	beq.n	8003214 <osMessageQueueGet+0x24>
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d10a      	bne.n	800322a <osMessageQueueGet+0x3a>
 8003214:	69bb      	ldr	r3, [r7, #24]
 8003216:	2b00      	cmp	r3, #0
 8003218:	d007      	beq.n	800322a <osMessageQueueGet+0x3a>
 800321a:	69bb      	ldr	r3, [r7, #24]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	4a16      	ldr	r2, [pc, #88]	; (8003278 <osMessageQueueGet+0x88>)
 8003220:	4293      	cmp	r3, r2
 8003222:	d102      	bne.n	800322a <osMessageQueueGet+0x3a>
 8003224:	68bb      	ldr	r3, [r7, #8]
 8003226:	2b00      	cmp	r3, #0
 8003228:	d103      	bne.n	8003232 <osMessageQueueGet+0x42>
      (msg_ptr == NULL))
  {
    /* Return osErrorParameter error */
    status = osErrorParameter;
 800322a:	f06f 0303 	mvn.w	r3, #3
 800322e:	61fb      	str	r3, [r7, #28]
 8003230:	e01c      	b.n	800326c <osMessageQueueGet+0x7c>
  }
  else
  {
    /* Call the tx_queue_receive to retrieves a message from the specified message queue */
    tx_status = tx_queue_receive(queue_ptr, msg_ptr, timeout);
 8003232:	683a      	ldr	r2, [r7, #0]
 8003234:	68b9      	ldr	r1, [r7, #8]
 8003236:	69b8      	ldr	r0, [r7, #24]
 8003238:	f002 face 	bl	80057d8 <_txe_queue_receive>
 800323c:	6178      	str	r0, [r7, #20]
    if (tx_status == TX_SUCCESS)
 800323e:	697b      	ldr	r3, [r7, #20]
 8003240:	2b00      	cmp	r3, #0
 8003242:	d102      	bne.n	800324a <osMessageQueueGet+0x5a>
    {
      /* Return osOK in case of success */
      status = osOK;
 8003244:	2300      	movs	r3, #0
 8003246:	61fb      	str	r3, [r7, #28]
 8003248:	e010      	b.n	800326c <osMessageQueueGet+0x7c>
    }
    else if (tx_status == TX_QUEUE_EMPTY)
 800324a:	697b      	ldr	r3, [r7, #20]
 800324c:	2b0a      	cmp	r3, #10
 800324e:	d103      	bne.n	8003258 <osMessageQueueGet+0x68>
    {
      /* Return osErrorTimeout in case of error */
      status = osErrorTimeout;
 8003250:	f06f 0301 	mvn.w	r3, #1
 8003254:	61fb      	str	r3, [r7, #28]
 8003256:	e009      	b.n	800326c <osMessageQueueGet+0x7c>
    }
    else if (tx_status == TX_WAIT_ERROR)
 8003258:	697b      	ldr	r3, [r7, #20]
 800325a:	2b04      	cmp	r3, #4
 800325c:	d103      	bne.n	8003266 <osMessageQueueGet+0x76>
    {
      /* Return osErrorParameter when a non-zero timeout is used in ISR context */
      status = osErrorParameter;
 800325e:	f06f 0303 	mvn.w	r3, #3
 8003262:	61fb      	str	r3, [r7, #28]
 8003264:	e002      	b.n	800326c <osMessageQueueGet+0x7c>
    }
    else
    {
      /* Return osErrorResource in case of error */
      status = osErrorResource;
 8003266:	f06f 0302 	mvn.w	r3, #2
 800326a:	61fb      	str	r3, [r7, #28]
    }
  }

  return (status);
 800326c:	69fb      	ldr	r3, [r7, #28]
}
 800326e:	4618      	mov	r0, r3
 8003270:	3720      	adds	r7, #32
 8003272:	46bd      	mov	sp, r7
 8003274:	bd80      	pop	{r7, pc}
 8003276:	bf00      	nop
 8003278:	51554555 	.word	0x51554555

0800327c <_tx_byte_allocate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr, ULONG memory_size,  ULONG wait_option)
{
 800327c:	b580      	push	{r7, lr}
 800327e:	b096      	sub	sp, #88	; 0x58
 8003280:	af00      	add	r7, sp, #0
 8003282:	60f8      	str	r0, [r7, #12]
 8003284:	60b9      	str	r1, [r7, #8]
 8003286:	607a      	str	r2, [r7, #4]
 8003288:	603b      	str	r3, [r7, #0]
#endif


    /* Round the memory size up to the next size that is evenly divisible by
       an ALIGN_TYPE (this is typically a 32-bit ULONG).  This guarantees proper alignment.  */
    memory_size = (((memory_size + (sizeof(ALIGN_TYPE)))-((ALIGN_TYPE) 1))/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	3303      	adds	r3, #3
 800328e:	f023 0303 	bic.w	r3, r3, #3
 8003292:	607b      	str	r3, [r7, #4]
{
unsigned int posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003294:	f3ef 8310 	mrs	r3, PRIMASK
 8003298:	637b      	str	r3, [r7, #52]	; 0x34
#endif
    return(posture);
 800329a:	6b7b      	ldr	r3, [r7, #52]	; 0x34

__attribute__( ( always_inline ) ) static inline unsigned int __disable_interrupts(void)
{
unsigned int int_posture;

    int_posture = __get_interrupt_posture();
 800329c:	633b      	str	r3, [r7, #48]	; 0x30

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800329e:	b672      	cpsid	i
#endif
    return(int_posture);
 80032a0:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Disable interrupts.  */
    TX_DISABLE
 80032a2:	657b      	str	r3, [r7, #84]	; 0x54

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80032a4:	4b55      	ldr	r3, [pc, #340]	; (80033fc <_tx_byte_allocate+0x180>)
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	64bb      	str	r3, [r7, #72]	; 0x48
    lower_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_LOWER_OFFSET));
    upper_tbu =  *((ULONG *) (log_entry_ptr + TX_EL_EVENT_TIME_UPPER_OFFSET));
#endif

    /* Set the search finished flag to false.  */
    finished =  TX_FALSE;
 80032aa:	2300      	movs	r3, #0
 80032ac:	64fb      	str	r3, [r7, #76]	; 0x4c
    /* Loop to handle cases where the owner of the pool changed.  */
    do
    {

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80032b2:	621a      	str	r2, [r3, #32]
 80032b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80032b6:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80032b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ba:	f383 8810 	msr	PRIMASK, r3
}
 80032be:	bf00      	nop
        /* Restore interrupts.  */
        TX_RESTORE

        /* At this point, the executing thread owns the pool and can perform a search
           for free memory.  */
        work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 80032c0:	6879      	ldr	r1, [r7, #4]
 80032c2:	68f8      	ldr	r0, [r7, #12]
 80032c4:	f000 f9b2 	bl	800362c <_tx_byte_pool_search>
 80032c8:	6478      	str	r0, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80032ca:	f3ef 8310 	mrs	r3, PRIMASK
 80032ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 80032d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 80032d2:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80032d4:	b672      	cpsid	i
    return(int_posture);
 80032d6:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Optional processing extension.  */
        TX_BYTE_ALLOCATE_EXTENSION

        /* Lockout interrupts.  */
        TX_DISABLE
 80032d8:	657b      	str	r3, [r7, #84]	; 0x54

        /* Determine if we are finished.  */
        if (work_ptr != TX_NULL)
 80032da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d002      	beq.n	80032e6 <_tx_byte_allocate+0x6a>
        {

            /* Yes, we have found a block the search is finished.  */
            finished =  TX_TRUE;
 80032e0:	2301      	movs	r3, #1
 80032e2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80032e4:	e006      	b.n	80032f4 <_tx_byte_allocate+0x78>
        }
        else
        {

            /* No block was found, does this thread still own the pool?  */
            if (pool_ptr -> tx_byte_pool_owner == thread_ptr)
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	6a1b      	ldr	r3, [r3, #32]
 80032ea:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d101      	bne.n	80032f4 <_tx_byte_allocate+0x78>
            {

                /* Yes, then we have looked through the entire pool and haven't found the memory.  */
                finished =  TX_TRUE;
 80032f0:	2301      	movs	r3, #1
 80032f2:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }

    } while (finished == TX_FALSE);
 80032f4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d0d9      	beq.n	80032ae <_tx_byte_allocate+0x32>

    /* Copy the pointer into the return destination.  */
    *memory_ptr =  (VOID *) work_ptr;
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80032fe:	601a      	str	r2, [r3, #0]

    /* Determine if memory was found.  */
    if (work_ptr != TX_NULL)
 8003300:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003302:	2b00      	cmp	r3, #0
 8003304:	d008      	beq.n	8003318 <_tx_byte_allocate+0x9c>
 8003306:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003308:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800330a:	6a3b      	ldr	r3, [r7, #32]
 800330c:	f383 8810 	msr	PRIMASK, r3
}
 8003310:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Set the status to success.  */
        status =  TX_SUCCESS;
 8003312:	2300      	movs	r3, #0
 8003314:	653b      	str	r3, [r7, #80]	; 0x50
 8003316:	e06c      	b.n	80033f2 <_tx_byte_allocate+0x176>
    {

        /* No memory of sufficient size was found...  */

        /* Determine if the request specifies suspension.  */
        if (wait_option != TX_NO_WAIT)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d061      	beq.n	80033e2 <_tx_byte_allocate+0x166>
        {

            /* Determine if the preempt disable flag is non-zero.  */
            if (_tx_thread_preempt_disable != ((UINT) 0))
 800331e:	4b38      	ldr	r3, [pc, #224]	; (8003400 <_tx_byte_allocate+0x184>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d007      	beq.n	8003336 <_tx_byte_allocate+0xba>
            {

                /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
                status =  TX_NO_MEMORY;
 8003326:	2310      	movs	r3, #16
 8003328:	653b      	str	r3, [r7, #80]	; 0x50
 800332a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800332c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800332e:	69fb      	ldr	r3, [r7, #28]
 8003330:	f383 8810 	msr	PRIMASK, r3
}
 8003334:	e05d      	b.n	80033f2 <_tx_byte_allocate+0x176>
                /* Increment the number of suspensions on this pool.  */
                pool_ptr -> tx_byte_pool_performance_suspension_count++;
#endif

                /* Setup cleanup routine pointer.  */
                thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_byte_pool_cleanup);
 8003336:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003338:	4a32      	ldr	r2, [pc, #200]	; (8003404 <_tx_byte_allocate+0x188>)
 800333a:	669a      	str	r2, [r3, #104]	; 0x68

                /* Setup cleanup information, i.e. this pool control
                   block.  */
                thread_ptr -> tx_thread_suspend_control_block =  (VOID *) pool_ptr;
 800333c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800333e:	68fa      	ldr	r2, [r7, #12]
 8003340:	66da      	str	r2, [r3, #108]	; 0x6c

                /* Save the return memory pointer address as well.  */
                thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) memory_ptr;
 8003342:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003344:	68ba      	ldr	r2, [r7, #8]
 8003346:	67da      	str	r2, [r3, #124]	; 0x7c

                /* Save the byte size requested.  */
                thread_ptr -> tx_thread_suspend_info =  memory_size;
 8003348:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800334a:	687a      	ldr	r2, [r7, #4]
 800334c:	679a      	str	r2, [r3, #120]	; 0x78

#ifndef TX_NOT_INTERRUPTABLE

                /* Increment the suspension sequence number, which is used to identify
                   this suspension event.  */
                thread_ptr -> tx_thread_suspension_sequence++;
 800334e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003350:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003354:	1c5a      	adds	r2, r3, #1
 8003356:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003358:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif

                /* Pickup the number of suspended threads.  */
                suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003360:	643b      	str	r3, [r7, #64]	; 0x40

                /* Increment the suspension count.  */
                (pool_ptr -> tx_byte_pool_suspended_count)++;
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003366:	1c5a      	adds	r2, r3, #1
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	629a      	str	r2, [r3, #40]	; 0x28

                /* Setup suspension list.  */
                if (suspended_count == TX_NO_SUSPENSIONS)
 800336c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800336e:	2b00      	cmp	r3, #0
 8003370:	d109      	bne.n	8003386 <_tx_byte_allocate+0x10a>
                {

                    /* No other threads are suspended.  Setup the head pointer and
                       just setup this threads pointers to itself.  */
                    pool_ptr -> tx_byte_pool_suspension_list =      thread_ptr;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003376:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8003378:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800337a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800337c:	671a      	str	r2, [r3, #112]	; 0x70
                    thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800337e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003380:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003382:	675a      	str	r2, [r3, #116]	; 0x74
 8003384:	e011      	b.n	80033aa <_tx_byte_allocate+0x12e>
                }
                else
                {

                    /* This list is not NULL, add current thread to the end. */
                    next_thread =                                   pool_ptr -> tx_byte_pool_suspension_list;
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338a:	63fb      	str	r3, [r7, #60]	; 0x3c
                    thread_ptr -> tx_thread_suspended_next =        next_thread;
 800338c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800338e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003390:	671a      	str	r2, [r3, #112]	; 0x70
                    previous_thread =                               next_thread -> tx_thread_suspended_previous;
 8003392:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003394:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003396:	63bb      	str	r3, [r7, #56]	; 0x38
                    thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8003398:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800339a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800339c:	675a      	str	r2, [r3, #116]	; 0x74
                    previous_thread -> tx_thread_suspended_next =   thread_ptr;
 800339e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033a0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80033a2:	671a      	str	r2, [r3, #112]	; 0x70
                    next_thread -> tx_thread_suspended_previous =   thread_ptr;
 80033a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80033a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80033a8:	675a      	str	r2, [r3, #116]	; 0x74
                }

                /* Set the state to suspended.  */
                thread_ptr -> tx_thread_state =       TX_BYTE_MEMORY;
 80033aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033ac:	2209      	movs	r2, #9
 80033ae:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag.  */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80033b0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033b2:	2201      	movs	r2, #1
 80033b4:	639a      	str	r2, [r3, #56]	; 0x38

                /* Setup the timeout period.  */
                thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80033b6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033b8:	683a      	ldr	r2, [r7, #0]
 80033ba:	64da      	str	r2, [r3, #76]	; 0x4c

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 80033bc:	4b10      	ldr	r3, [pc, #64]	; (8003400 <_tx_byte_allocate+0x184>)
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	3301      	adds	r3, #1
 80033c2:	4a0f      	ldr	r2, [pc, #60]	; (8003400 <_tx_byte_allocate+0x184>)
 80033c4:	6013      	str	r3, [r2, #0]
 80033c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033c8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80033ca:	69bb      	ldr	r3, [r7, #24]
 80033cc:	f383 8810 	msr	PRIMASK, r3
}
 80033d0:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80033d2:	6cb8      	ldr	r0, [r7, #72]	; 0x48
 80033d4:	f001 fbf4 	bl	8004bc0 <_tx_thread_system_suspend>
                    *((ULONG *) (log_entry_ptr + TX_EL_EVENT_INFO_4_OFFSET)) =  (ULONG) *memory_ptr;
                }
#endif

                /* Return the completion status.  */
                status =  thread_ptr -> tx_thread_suspend_status;
 80033d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80033da:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80033de:	653b      	str	r3, [r7, #80]	; 0x50
 80033e0:	e007      	b.n	80033f2 <_tx_byte_allocate+0x176>
 80033e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033e4:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80033e6:	697b      	ldr	r3, [r7, #20]
 80033e8:	f383 8810 	msr	PRIMASK, r3
}
 80033ec:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Immediate return, return error completion.  */
            status =  TX_NO_MEMORY;
 80033ee:	2310      	movs	r3, #16
 80033f0:	653b      	str	r3, [r7, #80]	; 0x50
        }
    }

    /* Return completion status.  */
    return(status);
 80033f2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 80033f4:	4618      	mov	r0, r3
 80033f6:	3758      	adds	r7, #88	; 0x58
 80033f8:	46bd      	mov	sp, r7
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	20006c08 	.word	0x20006c08
 8003400:	20006d28 	.word	0x20006d28
 8003404:	08003409 	.word	0x08003409

08003408 <_tx_byte_pool_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_byte_pool_cleanup(TX_THREAD *thread_ptr, ULONG suspension_sequence)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	b08e      	sub	sp, #56	; 0x38
 800340c:	af00      	add	r7, sp, #0
 800340e:	6078      	str	r0, [r7, #4]
 8003410:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003412:	f3ef 8310 	mrs	r3, PRIMASK
 8003416:	623b      	str	r3, [r7, #32]
    return(posture);
 8003418:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800341a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800341c:	b672      	cpsid	i
    return(int_posture);
 800341e:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the byte pool.  */
    TX_DISABLE
 8003420:	637b      	str	r3, [r7, #52]	; 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_byte_pool_cleanup))
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003426:	4a33      	ldr	r2, [pc, #204]	; (80034f4 <_tx_byte_pool_cleanup+0xec>)
 8003428:	4293      	cmp	r3, r2
 800342a:	d158      	bne.n	80034de <_tx_byte_pool_cleanup+0xd6>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003432:	683a      	ldr	r2, [r7, #0]
 8003434:	429a      	cmp	r2, r3
 8003436:	d152      	bne.n	80034de <_tx_byte_pool_cleanup+0xd6>
        {

            /* Setup pointer to byte pool control block.  */
            pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800343c:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for a NULL byte pool pointer.  */
            if (pool_ptr != TX_NULL)
 800343e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003440:	2b00      	cmp	r3, #0
 8003442:	d04c      	beq.n	80034de <_tx_byte_pool_cleanup+0xd6>
            {

                /* Check for valid pool ID.  */
                if (pool_ptr -> tx_byte_pool_id == TX_BYTE_POOL_ID)
 8003444:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a2b      	ldr	r2, [pc, #172]	; (80034f8 <_tx_byte_pool_cleanup+0xf0>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d147      	bne.n	80034de <_tx_byte_pool_cleanup+0xd6>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800344e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003450:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003452:	2b00      	cmp	r3, #0
 8003454:	d043      	beq.n	80034de <_tx_byte_pool_cleanup+0xd6>
                        /* Setup pointer to byte pool control block.  */
                        pool_ptr =  TX_VOID_TO_BYTE_POOL_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
#endif

                        /* Thread suspended for memory... Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	2200      	movs	r2, #0
 800345a:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Decrement the suspension count.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800345c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800345e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003460:	1e5a      	subs	r2, r3, #1
 8003462:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003464:	629a      	str	r2, [r3, #40]	; 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8003466:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800346a:	62fb      	str	r3, [r7, #44]	; 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800346c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800346e:	2b00      	cmp	r3, #0
 8003470:	d103      	bne.n	800347a <_tx_byte_pool_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8003472:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003474:	2200      	movs	r2, #0
 8003476:	625a      	str	r2, [r3, #36]	; 0x24
 8003478:	e013      	b.n	80034a2 <_tx_byte_pool_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800347e:	62bb      	str	r3, [r7, #40]	; 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003484:	627b      	str	r3, [r7, #36]	; 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8003486:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003488:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800348a:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 800348c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800348e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003490:	671a      	str	r2, [r3, #112]	; 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (pool_ptr -> tx_byte_pool_suspension_list == thread_ptr)
 8003492:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	429a      	cmp	r2, r3
 800349a:	d102      	bne.n	80034a2 <_tx_byte_pool_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                pool_ptr -> tx_byte_pool_suspension_list =      next_thread;
 800349c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800349e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80034a0:	625a      	str	r2, [r3, #36]	; 0x24
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_BYTE_MEMORY)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a6:	2b09      	cmp	r3, #9
 80034a8:	d119      	bne.n	80034de <_tx_byte_pool_cleanup+0xd6>
                            /* Increment the number of timeouts on this byte pool.  */
                            pool_ptr -> tx_byte_pool_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            thread_ptr -> tx_thread_suspend_status =  TX_NO_MEMORY;
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	2210      	movs	r2, #16
 80034ae:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 80034b2:	4b12      	ldr	r3, [pc, #72]	; (80034fc <_tx_byte_pool_cleanup+0xf4>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	3301      	adds	r3, #1
 80034b8:	4a10      	ldr	r2, [pc, #64]	; (80034fc <_tx_byte_pool_cleanup+0xf4>)
 80034ba:	6013      	str	r3, [r2, #0]
 80034bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034be:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80034c0:	693b      	ldr	r3, [r7, #16]
 80034c2:	f383 8810 	msr	PRIMASK, r3
}
 80034c6:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f001 fa61 	bl	8004990 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80034ce:	f3ef 8310 	mrs	r3, PRIMASK
 80034d2:	61bb      	str	r3, [r7, #24]
    return(posture);
 80034d4:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80034d6:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80034d8:	b672      	cpsid	i
    return(int_posture);
 80034da:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 80034dc:	637b      	str	r3, [r7, #52]	; 0x34
 80034de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80034e0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	f383 8810 	msr	PRIMASK, r3
}
 80034e8:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 80034ea:	bf00      	nop
 80034ec:	3738      	adds	r7, #56	; 0x38
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
 80034f2:	bf00      	nop
 80034f4:	08003409 	.word	0x08003409
 80034f8:	42595445 	.word	0x42595445
 80034fc:	20006d28 	.word	0x20006d28

08003500 <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b08e      	sub	sp, #56	; 0x38
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
 800350c:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 800350e:	2234      	movs	r2, #52	; 0x34
 8003510:	2100      	movs	r1, #0
 8003512:	68f8      	ldr	r0, [r7, #12]
 8003514:	f002 fc40 	bl	8005d98 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	f023 0303 	bic.w	r3, r3, #3
 800351e:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	68ba      	ldr	r2, [r7, #8]
 8003524:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	683a      	ldr	r2, [r7, #0]
 8003530:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	687a      	ldr	r2, [r7, #4]
 8003536:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003538:	68fb      	ldr	r3, [r7, #12]
 800353a:	687a      	ldr	r2, [r7, #4]
 800353c:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800353e:	683b      	ldr	r3, [r7, #0]
 8003540:	f1a3 0208 	sub.w	r2, r3, #8
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	2202      	movs	r2, #2
 800354c:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	637b      	str	r3, [r7, #52]	; 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 8003552:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	4413      	add	r3, r2
 8003558:	637b      	str	r3, [r7, #52]	; 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 800355a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800355c:	3b04      	subs	r3, #4
 800355e:	637b      	str	r3, [r7, #52]	; 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	633b      	str	r3, [r7, #48]	; 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8003564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003566:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  temp_ptr;
 8003568:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800356a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800356c:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800356e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003570:	3b04      	subs	r3, #4
 8003572:	637b      	str	r3, [r7, #52]	; 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8003574:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003576:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8003578:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800357a:	687a      	ldr	r2, [r7, #4]
 800357c:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	633b      	str	r3, [r7, #48]	; 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 8003582:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003584:	62fb      	str	r3, [r7, #44]	; 0x2c
    *block_indirect_ptr =  block_ptr;
 8003586:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003588:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800358a:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	637b      	str	r3, [r7, #52]	; 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 8003590:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003592:	3304      	adds	r3, #4
 8003594:	637b      	str	r3, [r7, #52]	; 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8003596:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003598:	62bb      	str	r3, [r7, #40]	; 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 800359a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800359c:	4a1f      	ldr	r2, [pc, #124]	; (800361c <_tx_byte_pool_create+0x11c>)
 800359e:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	2200      	movs	r2, #0
 80035a4:	621a      	str	r2, [r3, #32]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80035a6:	f3ef 8310 	mrs	r3, PRIMASK
 80035aa:	61bb      	str	r3, [r7, #24]
    return(posture);
 80035ac:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 80035ae:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 80035b0:	b672      	cpsid	i
    return(int_posture);
 80035b2:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 80035b4:	627b      	str	r3, [r7, #36]	; 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	4a19      	ldr	r2, [pc, #100]	; (8003620 <_tx_byte_pool_create+0x120>)
 80035ba:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 80035bc:	4b19      	ldr	r3, [pc, #100]	; (8003624 <_tx_byte_pool_create+0x124>)
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d109      	bne.n	80035d8 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 80035c4:	4a18      	ldr	r2, [pc, #96]	; (8003628 <_tx_byte_pool_create+0x128>)
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	68fa      	ldr	r2, [r7, #12]
 80035ce:	62da      	str	r2, [r3, #44]	; 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	631a      	str	r2, [r3, #48]	; 0x30
 80035d6:	e011      	b.n	80035fc <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 80035d8:	4b13      	ldr	r3, [pc, #76]	; (8003628 <_tx_byte_pool_create+0x128>)
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 80035de:	6a3b      	ldr	r3, [r7, #32]
 80035e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035e2:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 80035e4:	6a3b      	ldr	r3, [r7, #32]
 80035e6:	68fa      	ldr	r2, [r7, #12]
 80035e8:	631a      	str	r2, [r3, #48]	; 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 80035ea:	69fb      	ldr	r3, [r7, #28]
 80035ec:	68fa      	ldr	r2, [r7, #12]
 80035ee:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	69fa      	ldr	r2, [r7, #28]
 80035f4:	631a      	str	r2, [r3, #48]	; 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	6a3a      	ldr	r2, [r7, #32]
 80035fa:	62da      	str	r2, [r3, #44]	; 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 80035fc:	4b09      	ldr	r3, [pc, #36]	; (8003624 <_tx_byte_pool_create+0x124>)
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	3301      	adds	r3, #1
 8003602:	4a08      	ldr	r2, [pc, #32]	; (8003624 <_tx_byte_pool_create+0x124>)
 8003604:	6013      	str	r3, [r2, #0]
 8003606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003608:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800360a:	693b      	ldr	r3, [r7, #16]
 800360c:	f383 8810 	msr	PRIMASK, r3
}
 8003610:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8003612:	2300      	movs	r3, #0
}
 8003614:	4618      	mov	r0, r3
 8003616:	3738      	adds	r7, #56	; 0x38
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	ffffeeee 	.word	0xffffeeee
 8003620:	42595445 	.word	0x42595445
 8003624:	20006bfc 	.word	0x20006bfc
 8003628:	20006bf8 	.word	0x20006bf8

0800362c <_tx_byte_pool_search>:
/*                                            calculation,                */
/*                                            resulting in version 6.1.7  */
/*                                                                        */
/**************************************************************************/
UCHAR  *_tx_byte_pool_search(TX_BYTE_POOL *pool_ptr, ULONG memory_size)
{
 800362c:	b480      	push	{r7}
 800362e:	b097      	sub	sp, #92	; 0x5c
 8003630:	af00      	add	r7, sp, #0
 8003632:	6078      	str	r0, [r7, #4]
 8003634:	6039      	str	r1, [r7, #0]
UCHAR           *next_ptr;
UCHAR           **this_block_link_ptr;
UCHAR           **next_block_link_ptr;
ULONG           available_bytes;
UINT            examine_blocks;
UINT            first_free_block_found =  TX_FALSE;
 8003636:	2300      	movs	r3, #0
 8003638:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800363a:	f3ef 8310 	mrs	r3, PRIMASK
 800363e:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8003640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    int_posture = __get_interrupt_posture();
 8003642:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003644:	b672      	cpsid	i
    return(int_posture);
 8003646:	6a3b      	ldr	r3, [r7, #32]
UCHAR           *work_ptr;
ULONG           total_theoretical_available;


    /* Disable interrupts.  */
    TX_DISABLE
 8003648:	657b      	str	r3, [r7, #84]	; 0x54

    /* First, determine if there are enough bytes in the pool.  */
    /* Theoretical bytes available = free bytes + ((fragments-2) * overhead of each block) */
    total_theoretical_available = pool_ptr -> tx_byte_pool_available + ((pool_ptr -> tx_byte_pool_fragments - 2) * ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	689a      	ldr	r2, [r3, #8]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	3b02      	subs	r3, #2
 8003654:	00db      	lsls	r3, r3, #3
 8003656:	4413      	add	r3, r2
 8003658:	643b      	str	r3, [r7, #64]	; 0x40
    if (memory_size >= total_theoretical_available)
 800365a:	683a      	ldr	r2, [r7, #0]
 800365c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800365e:	429a      	cmp	r2, r3
 8003660:	d308      	bcc.n	8003674 <_tx_byte_pool_search+0x48>
 8003662:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003664:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003666:	69fb      	ldr	r3, [r7, #28]
 8003668:	f383 8810 	msr	PRIMASK, r3
}
 800366c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Not enough memory, return a NULL pointer.  */
        current_ptr =  TX_NULL;
 800366e:	2300      	movs	r3, #0
 8003670:	653b      	str	r3, [r7, #80]	; 0x50
 8003672:	e0dd      	b.n	8003830 <_tx_byte_pool_search+0x204>
    }
    else
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8003674:	4b72      	ldr	r3, [pc, #456]	; (8003840 <_tx_byte_pool_search+0x214>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Setup ownership of the byte pool.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800367e:	621a      	str	r2, [r3, #32]

        /* Walk through the memory pool in search for a large enough block.  */
        current_ptr =      pool_ptr -> tx_byte_pool_search;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	653b      	str	r3, [r7, #80]	; 0x50
        examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	68db      	ldr	r3, [r3, #12]
 800368a:	3301      	adds	r3, #1
 800368c:	64bb      	str	r3, [r7, #72]	; 0x48
        available_bytes =  ((ULONG) 0);
 800368e:	2300      	movs	r3, #0
 8003690:	64fb      	str	r3, [r7, #76]	; 0x4c
            /* Increment the number of fragments searched on this pool.  */
            pool_ptr -> tx_byte_pool_performance_search_count++;
#endif

            /* Check to see if this block is free.  */
            work_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 8003692:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003694:	3304      	adds	r3, #4
 8003696:	63bb      	str	r3, [r7, #56]	; 0x38
            free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 8003698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800369a:	637b      	str	r3, [r7, #52]	; 0x34
            if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 800369c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	4a68      	ldr	r2, [pc, #416]	; (8003844 <_tx_byte_pool_search+0x218>)
 80036a2:	4293      	cmp	r3, r2
 80036a4:	d143      	bne.n	800372e <_tx_byte_pool_search+0x102>
            {

                /* Determine if this is the first free block.  */
                if (first_free_block_found == TX_FALSE)
 80036a6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d104      	bne.n	80036b6 <_tx_byte_pool_search+0x8a>
                {
                    /* This is the first free block.  */
                    pool_ptr->tx_byte_pool_search =  current_ptr;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80036b0:	615a      	str	r2, [r3, #20]

                    /* Set the flag to indicate we have found the first free
                       block.  */
                    first_free_block_found =  TX_TRUE;
 80036b2:	2301      	movs	r3, #1
 80036b4:	647b      	str	r3, [r7, #68]	; 0x44
                }

                /* Block is free, see if it is large enough.  */

                /* Pickup the next block's pointer.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80036b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036b8:	633b      	str	r3, [r7, #48]	; 0x30
                next_ptr =             *this_block_link_ptr;
 80036ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Calculate the number of bytes available in this block.  */
                available_bytes =   TX_UCHAR_POINTER_DIF(next_ptr, current_ptr);
 80036c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036c2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80036c4:	1ad3      	subs	r3, r2, r3
 80036c6:	64fb      	str	r3, [r7, #76]	; 0x4c
                available_bytes =   available_bytes - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 80036c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80036ca:	3b08      	subs	r3, #8
 80036cc:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* If this is large enough, we are done because our first-fit algorithm
                   has been satisfied!  */
                if (available_bytes >= memory_size)
 80036ce:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d257      	bcs.n	8003786 <_tx_byte_pool_search+0x15a>
                }
                else
                {

                    /* Clear the available bytes variable.  */
                    available_bytes =  ((ULONG) 0);
 80036d6:	2300      	movs	r3, #0
 80036d8:	64fb      	str	r3, [r7, #76]	; 0x4c

                    /* Not enough memory, check to see if the neighbor is
                       free and can be merged.  */
                    work_ptr =  TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80036da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036dc:	3304      	adds	r3, #4
 80036de:	63bb      	str	r3, [r7, #56]	; 0x38
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80036e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e2:	637b      	str	r3, [r7, #52]	; 0x34
                    if ((*free_ptr) == TX_BYTE_BLOCK_FREE)
 80036e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	4a56      	ldr	r2, [pc, #344]	; (8003844 <_tx_byte_pool_search+0x218>)
 80036ea:	4293      	cmp	r3, r2
 80036ec:	d113      	bne.n	8003716 <_tx_byte_pool_search+0xea>
                    {

                        /* Yes, neighbor block can be merged!  This is quickly accomplished
                           by updating the current block with the next blocks pointer.  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80036ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80036f0:	62bb      	str	r3, [r7, #40]	; 0x28
                        *this_block_link_ptr =  *next_block_link_ptr;
 80036f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80036f4:	681a      	ldr	r2, [r3, #0]
 80036f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80036f8:	601a      	str	r2, [r3, #0]

                        /* Reduce the fragment total.  We don't need to increase the bytes
                           available because all free headers are also included in the available
                           count.  */
                        pool_ptr -> tx_byte_pool_fragments--;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	68db      	ldr	r3, [r3, #12]
 80036fe:	1e5a      	subs	r2, r3, #1
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	60da      	str	r2, [r3, #12]
                        /* Increment the number of blocks merged on this pool.  */
                        pool_ptr -> tx_byte_pool_performance_merge_count++;
#endif

                        /* See if the search pointer is affected.  */
                        if (pool_ptr -> tx_byte_pool_search ==  next_ptr)
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	695b      	ldr	r3, [r3, #20]
 8003708:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800370a:	429a      	cmp	r2, r3
 800370c:	d114      	bne.n	8003738 <_tx_byte_pool_search+0x10c>
                        {
                            /* Yes, update the search pointer.   */
                            pool_ptr -> tx_byte_pool_search =  current_ptr;
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003712:	615a      	str	r2, [r3, #20]
 8003714:	e010      	b.n	8003738 <_tx_byte_pool_search+0x10c>
                        }
                    }
                    else
                    {
                        /* Neighbor is not free so we can skip over it!  */
                        next_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 8003716:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003718:	62bb      	str	r3, [r7, #40]	; 0x28
                        current_ptr =  *next_block_link_ptr;
 800371a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	653b      	str	r3, [r7, #80]	; 0x50

                        /* Decrement the examined block count to account for this one.  */
                        if (examine_blocks != ((UINT) 0))
 8003720:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003722:	2b00      	cmp	r3, #0
 8003724:	d008      	beq.n	8003738 <_tx_byte_pool_search+0x10c>
                        {
                            examine_blocks--;
 8003726:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003728:	3b01      	subs	r3, #1
 800372a:	64bb      	str	r3, [r7, #72]	; 0x48
 800372c:	e004      	b.n	8003738 <_tx_byte_pool_search+0x10c>
            }
            else
            {

                /* Block is not free, move to next block.  */
                this_block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 800372e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003730:	633b      	str	r3, [r7, #48]	; 0x30
                current_ptr =  *this_block_link_ptr;
 8003732:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	653b      	str	r3, [r7, #80]	; 0x50
            }

            /* Another block has been searched... decrement counter.  */
            if (examine_blocks != ((UINT) 0))
 8003738:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800373a:	2b00      	cmp	r3, #0
 800373c:	d002      	beq.n	8003744 <_tx_byte_pool_search+0x118>
            {

                examine_blocks--;
 800373e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003740:	3b01      	subs	r3, #1
 8003742:	64bb      	str	r3, [r7, #72]	; 0x48
 8003744:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003746:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	f383 8810 	msr	PRIMASK, r3
}
 800374e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003750:	f3ef 8310 	mrs	r3, PRIMASK
 8003754:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003756:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003758:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800375a:	b672      	cpsid	i
    return(int_posture);
 800375c:	697b      	ldr	r3, [r7, #20]

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts.  */
            TX_DISABLE
 800375e:	657b      	str	r3, [r7, #84]	; 0x54

            /* Determine if anything has changed in terms of pool ownership.  */
            if (pool_ptr -> tx_byte_pool_owner != thread_ptr)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	6a1b      	ldr	r3, [r3, #32]
 8003764:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8003766:	429a      	cmp	r2, r3
 8003768:	d009      	beq.n	800377e <_tx_byte_pool_search+0x152>
            {

                /* Pool changed ownership in the brief period interrupts were
                   enabled.  Reset the search.  */
                current_ptr =      pool_ptr -> tx_byte_pool_search;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	695b      	ldr	r3, [r3, #20]
 800376e:	653b      	str	r3, [r7, #80]	; 0x50
                examine_blocks =   pool_ptr -> tx_byte_pool_fragments + ((UINT) 1);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	68db      	ldr	r3, [r3, #12]
 8003774:	3301      	adds	r3, #1
 8003776:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Setup our ownership again.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800377c:	621a      	str	r2, [r3, #32]
            }
        } while(examine_blocks != ((UINT) 0));
 800377e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003780:	2b00      	cmp	r3, #0
 8003782:	d186      	bne.n	8003692 <_tx_byte_pool_search+0x66>
 8003784:	e000      	b.n	8003788 <_tx_byte_pool_search+0x15c>
                    break;
 8003786:	bf00      	nop

        /* Determine if a block was found.  If so, determine if it needs to be
           split.  */
        if (available_bytes != ((ULONG) 0))
 8003788:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800378a:	2b00      	cmp	r3, #0
 800378c:	d048      	beq.n	8003820 <_tx_byte_pool_search+0x1f4>
        {

            /* Determine if we need to split this block.  */
            if ((available_bytes - memory_size) >= ((ULONG) TX_BYTE_BLOCK_MIN))
 800378e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	1ad3      	subs	r3, r2, r3
 8003794:	2b13      	cmp	r3, #19
 8003796:	d91e      	bls.n	80037d6 <_tx_byte_pool_search+0x1aa>
            {

                /* Split the block.  */
                next_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (memory_size + ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8003798:	683b      	ldr	r3, [r7, #0]
 800379a:	3308      	adds	r3, #8
 800379c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800379e:	4413      	add	r3, r2
 80037a0:	62fb      	str	r3, [r7, #44]	; 0x2c

                /* Setup the new free block.  */
                next_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(next_ptr);
 80037a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037a4:	62bb      	str	r3, [r7, #40]	; 0x28
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 80037a6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037a8:	633b      	str	r3, [r7, #48]	; 0x30
                *next_block_link_ptr =  *this_block_link_ptr;
 80037aa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80037b0:	601a      	str	r2, [r3, #0]
                work_ptr =              TX_UCHAR_POINTER_ADD(next_ptr, (sizeof(UCHAR *)));
 80037b2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80037b4:	3304      	adds	r3, #4
 80037b6:	63bb      	str	r3, [r7, #56]	; 0x38
                free_ptr =              TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(work_ptr);
 80037b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037ba:	637b      	str	r3, [r7, #52]	; 0x34
                *free_ptr =             TX_BYTE_BLOCK_FREE;
 80037bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80037be:	4a21      	ldr	r2, [pc, #132]	; (8003844 <_tx_byte_pool_search+0x218>)
 80037c0:	601a      	str	r2, [r3, #0]

                /* Increase the total fragment counter.  */
                pool_ptr -> tx_byte_pool_fragments++;
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	1c5a      	adds	r2, r3, #1
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	60da      	str	r2, [r3, #12]

                /* Update the current pointer to point at the newly created block.  */
                *this_block_link_ptr =  next_ptr;
 80037cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037ce:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80037d0:	601a      	str	r2, [r3, #0]

                /* Set available equal to memory size for subsequent calculation.  */
                available_bytes =  memory_size;
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	64fb      	str	r3, [r7, #76]	; 0x4c
                pool_ptr -> tx_byte_pool_performance_split_count++;
#endif
            }

            /* In any case, mark the current block as allocated.  */
            work_ptr =              TX_UCHAR_POINTER_ADD(current_ptr, (sizeof(UCHAR *)));
 80037d6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037d8:	3304      	adds	r3, #4
 80037da:	63bb      	str	r3, [r7, #56]	; 0x38
            this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80037dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80037de:	633b      	str	r3, [r7, #48]	; 0x30
            *this_block_link_ptr =  TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 80037e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037e2:	687a      	ldr	r2, [r7, #4]
 80037e4:	601a      	str	r2, [r3, #0]

            /* Reduce the number of available bytes in the pool.  */
            pool_ptr -> tx_byte_pool_available =  (pool_ptr -> tx_byte_pool_available - available_bytes) - ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)));
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	689a      	ldr	r2, [r3, #8]
 80037ea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	f1a3 0208 	sub.w	r2, r3, #8
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	609a      	str	r2, [r3, #8]

            /* Determine if the search pointer needs to be updated. This is only done
               if the search pointer matches the block to be returned.  */
            if (current_ptr == pool_ptr -> tx_byte_pool_search)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	695b      	ldr	r3, [r3, #20]
 80037fa:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80037fc:	429a      	cmp	r2, r3
 80037fe:	d105      	bne.n	800380c <_tx_byte_pool_search+0x1e0>
            {

                /* Yes, update the search pointer to the next block.  */
                this_block_link_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(current_ptr);
 8003800:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003802:	633b      	str	r3, [r7, #48]	; 0x30
                pool_ptr -> tx_byte_pool_search =  *this_block_link_ptr;
 8003804:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	615a      	str	r2, [r3, #20]
 800380c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800380e:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	f383 8810 	msr	PRIMASK, r3
}
 8003816:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Adjust the pointer for the application.  */
            current_ptr =  TX_UCHAR_POINTER_ADD(current_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8003818:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800381a:	3308      	adds	r3, #8
 800381c:	653b      	str	r3, [r7, #80]	; 0x50
 800381e:	e007      	b.n	8003830 <_tx_byte_pool_search+0x204>
 8003820:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003822:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	f383 8810 	msr	PRIMASK, r3
}
 800382a:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Set current pointer to NULL to indicate nothing was found.  */
            current_ptr =  TX_NULL;
 800382c:	2300      	movs	r3, #0
 800382e:	653b      	str	r3, [r7, #80]	; 0x50
        }
    }

    /* Return the search pointer.  */
    return(current_ptr);
 8003830:	6d3b      	ldr	r3, [r7, #80]	; 0x50
}
 8003832:	4618      	mov	r0, r3
 8003834:	375c      	adds	r7, #92	; 0x5c
 8003836:	46bd      	mov	sp, r7
 8003838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383c:	4770      	bx	lr
 800383e:	bf00      	nop
 8003840:	20006c08 	.word	0x20006c08
 8003844:	ffffeeee 	.word	0xffffeeee

08003848 <_tx_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_release(VOID *memory_ptr)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b09e      	sub	sp, #120	; 0x78
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
UCHAR               **block_link_ptr;
UCHAR               **suspend_info_ptr;


    /* Default to successful status.  */
    status =  TX_SUCCESS;
 8003850:	2300      	movs	r3, #0
 8003852:	673b      	str	r3, [r7, #112]	; 0x70

    /* Set the pool pointer to NULL.  */
    pool_ptr =  TX_NULL;
 8003854:	2300      	movs	r3, #0
 8003856:	66fb      	str	r3, [r7, #108]	; 0x6c
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003858:	f3ef 8310 	mrs	r3, PRIMASK
 800385c:	637b      	str	r3, [r7, #52]	; 0x34
    return(posture);
 800385e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    int_posture = __get_interrupt_posture();
 8003860:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8003862:	b672      	cpsid	i
    return(int_posture);
 8003864:	6b3b      	ldr	r3, [r7, #48]	; 0x30

    /* Lockout interrupts.  */
    TX_DISABLE
 8003866:	677b      	str	r3, [r7, #116]	; 0x74

    /* Determine if the memory pointer is valid.  */
    work_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(memory_ptr);
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	66bb      	str	r3, [r7, #104]	; 0x68
    if (work_ptr != TX_NULL)
 800386c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800386e:	2b00      	cmp	r3, #0
 8003870:	d027      	beq.n	80038c2 <_tx_byte_release+0x7a>
    {

        /* Back off the memory pointer to pickup its header.  */
        work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, ((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE))));
 8003872:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003874:	3b08      	subs	r3, #8
 8003876:	66bb      	str	r3, [r7, #104]	; 0x68

        /* There is a pointer, pickup the pool pointer address.  */
        temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 8003878:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800387a:	3304      	adds	r3, #4
 800387c:	667b      	str	r3, [r7, #100]	; 0x64
        free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 800387e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003880:	663b      	str	r3, [r7, #96]	; 0x60
        if ((*free_ptr) != TX_BYTE_BLOCK_FREE)
 8003882:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a7e      	ldr	r2, [pc, #504]	; (8003a80 <_tx_byte_release+0x238>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d017      	beq.n	80038bc <_tx_byte_release+0x74>
        {

            /* Pickup the pool pointer.  */
            temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 800388c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800388e:	3304      	adds	r3, #4
 8003890:	667b      	str	r3, [r7, #100]	; 0x64
            byte_pool_ptr =  TX_UCHAR_TO_INDIRECT_BYTE_POOL_POINTER(temp_ptr);
 8003892:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003894:	65fb      	str	r3, [r7, #92]	; 0x5c
            pool_ptr =  *byte_pool_ptr;
 8003896:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	66fb      	str	r3, [r7, #108]	; 0x6c

            /* See if we have a valid pool pointer.  */
            if (pool_ptr == TX_NULL)
 800389c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d102      	bne.n	80038a8 <_tx_byte_release+0x60>
            {

                /* Return pointer error.  */
                status =  TX_PTR_ERROR;
 80038a2:	2303      	movs	r3, #3
 80038a4:	673b      	str	r3, [r7, #112]	; 0x70
 80038a6:	e00e      	b.n	80038c6 <_tx_byte_release+0x7e>
            }
            else
            {

                /* See if we have a valid pool.  */
                if (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 80038a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	4a75      	ldr	r2, [pc, #468]	; (8003a84 <_tx_byte_release+0x23c>)
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d009      	beq.n	80038c6 <_tx_byte_release+0x7e>
                {

                    /* Return pointer error.  */
                    status =  TX_PTR_ERROR;
 80038b2:	2303      	movs	r3, #3
 80038b4:	673b      	str	r3, [r7, #112]	; 0x70

                    /* Reset the pool pointer is NULL.  */
                    pool_ptr =  TX_NULL;
 80038b6:	2300      	movs	r3, #0
 80038b8:	66fb      	str	r3, [r7, #108]	; 0x6c
 80038ba:	e004      	b.n	80038c6 <_tx_byte_release+0x7e>
        }
        else
        {

            /* Return pointer error.  */
            status =  TX_PTR_ERROR;
 80038bc:	2303      	movs	r3, #3
 80038be:	673b      	str	r3, [r7, #112]	; 0x70
 80038c0:	e001      	b.n	80038c6 <_tx_byte_release+0x7e>
    }
    else
    {

        /* Return pointer error.  */
        status =  TX_PTR_ERROR;
 80038c2:	2303      	movs	r3, #3
 80038c4:	673b      	str	r3, [r7, #112]	; 0x70
    }

    /* Determine if the pointer is valid.  */
    if (pool_ptr == TX_NULL)
 80038c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d105      	bne.n	80038d8 <_tx_byte_release+0x90>
 80038cc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80038ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80038d0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80038d2:	f383 8810 	msr	PRIMASK, r3
}
 80038d6:	e0cd      	b.n	8003a74 <_tx_byte_release+0x22c>
    {

        /* At this point, we know that the pointer is valid.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 80038d8:	4b6b      	ldr	r3, [pc, #428]	; (8003a88 <_tx_byte_release+0x240>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	65bb      	str	r3, [r7, #88]	; 0x58

        /* Indicate that this thread is the current owner.  */
        pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 80038de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80038e0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80038e2:	621a      	str	r2, [r3, #32]

        /* Log this kernel call.  */
        TX_EL_BYTE_RELEASE_INSERT

        /* Release the memory.  */
        temp_ptr =   TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 80038e4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80038e6:	3304      	adds	r3, #4
 80038e8:	667b      	str	r3, [r7, #100]	; 0x64
        free_ptr =   TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 80038ea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80038ec:	663b      	str	r3, [r7, #96]	; 0x60
        *free_ptr =  TX_BYTE_BLOCK_FREE;
 80038ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80038f0:	4a63      	ldr	r2, [pc, #396]	; (8003a80 <_tx_byte_release+0x238>)
 80038f2:	601a      	str	r2, [r3, #0]

        /* Update the number of available bytes in the pool.  */
        block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 80038f4:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80038f6:	657b      	str	r3, [r7, #84]	; 0x54
        next_block_ptr =  *block_link_ptr;
 80038f8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	653b      	str	r3, [r7, #80]	; 0x50
        pool_ptr -> tx_byte_pool_available =
            pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 80038fe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003900:	689b      	ldr	r3, [r3, #8]
 8003902:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003904:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003906:	1a8a      	subs	r2, r1, r2
 8003908:	441a      	add	r2, r3
        pool_ptr -> tx_byte_pool_available =
 800390a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800390c:	609a      	str	r2, [r3, #8]

        /* Determine if the free block is prior to current search pointer.  */
        if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 800390e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003910:	695b      	ldr	r3, [r3, #20]
 8003912:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003914:	429a      	cmp	r2, r3
 8003916:	d202      	bcs.n	800391e <_tx_byte_release+0xd6>
        {

            /* Yes, update the search pointer to the released block.  */
            pool_ptr -> tx_byte_pool_search =  work_ptr;
 8003918:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800391a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800391c:	615a      	str	r2, [r3, #20]
        }

        /* Determine if there are threads suspended on this byte pool.  */
        if (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 800391e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003920:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 80a0 	beq.w	8003a68 <_tx_byte_release+0x220>
        {

            /* Now examine the suspension list to find threads waiting for
               memory.  Maybe it is now available!  */
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8003928:	e08e      	b.n	8003a48 <_tx_byte_release+0x200>
            {

                /* Pickup the first suspended thread pointer.  */
                susp_thread_ptr =  pool_ptr -> tx_byte_pool_suspension_list;
 800392a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800392c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800392e:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Pickup the size of the memory the thread is requesting.  */
                memory_size =  susp_thread_ptr -> tx_thread_suspend_info;
 8003930:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003932:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003934:	64bb      	str	r3, [r7, #72]	; 0x48
 8003936:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003938:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800393a:	6a3b      	ldr	r3, [r7, #32]
 800393c:	f383 8810 	msr	PRIMASK, r3
}
 8003940:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* See if the request can be satisfied.  */
                work_ptr =  _tx_byte_pool_search(pool_ptr, memory_size);
 8003942:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8003944:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8003946:	f7ff fe71 	bl	800362c <_tx_byte_pool_search>
 800394a:	66b8      	str	r0, [r7, #104]	; 0x68
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800394c:	f3ef 8310 	mrs	r3, PRIMASK
 8003950:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8003952:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8003954:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8003956:	b672      	cpsid	i
    return(int_posture);
 8003958:	6a7b      	ldr	r3, [r7, #36]	; 0x24

                /* Optional processing extension.  */
                TX_BYTE_RELEASE_EXTENSION

                /* Disable interrupts.  */
                TX_DISABLE
 800395a:	677b      	str	r3, [r7, #116]	; 0x74

                /* Indicate that this thread is the current owner.  */
                pool_ptr -> tx_byte_pool_owner =  thread_ptr;
 800395c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800395e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003960:	621a      	str	r2, [r3, #32]

                /* If there is not enough memory, break this loop!  */
                if (work_ptr == TX_NULL)
 8003962:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003964:	2b00      	cmp	r3, #0
 8003966:	d075      	beq.n	8003a54 <_tx_byte_release+0x20c>
                  /* Break out of the loop.  */
                    break;
                }

                /* Check to make sure the thread is still suspended.  */
                if (susp_thread_ptr ==  pool_ptr -> tx_byte_pool_suspension_list)
 8003968:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800396a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800396c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800396e:	429a      	cmp	r2, r3
 8003970:	d147      	bne.n	8003a02 <_tx_byte_release+0x1ba>
                {

                    /* Also, makes sure the memory size is the same.  */
                    if (susp_thread_ptr -> tx_thread_suspend_info == memory_size)
 8003972:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003974:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003976:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8003978:	429a      	cmp	r2, r3
 800397a:	d142      	bne.n	8003a02 <_tx_byte_release+0x1ba>
                    {

                        /* Remove the suspended thread from the list.  */

                        /* Decrement the number of threads suspended.  */
                        pool_ptr -> tx_byte_pool_suspended_count--;
 800397c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800397e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003980:	1e5a      	subs	r2, r3, #1
 8003982:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003984:	629a      	str	r2, [r3, #40]	; 0x28

                        /* Pickup the suspended count.  */
                        suspended_count =  pool_ptr -> tx_byte_pool_suspended_count;
 8003986:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800398a:	647b      	str	r3, [r7, #68]	; 0x44

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 800398c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800398e:	2b00      	cmp	r3, #0
 8003990:	d103      	bne.n	800399a <_tx_byte_release+0x152>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            pool_ptr -> tx_byte_pool_suspension_list =  TX_NULL;
 8003992:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003994:	2200      	movs	r2, #0
 8003996:	625a      	str	r2, [r3, #36]	; 0x24
 8003998:	e00e      	b.n	80039b8 <_tx_byte_release+0x170>
                        {

                            /* At least one more thread is on the same expiration list.  */

                            /* Update the list head pointer.  */
                            next_thread =                                susp_thread_ptr -> tx_thread_suspended_next;
 800399a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800399c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800399e:	643b      	str	r3, [r7, #64]	; 0x40
                            pool_ptr -> tx_byte_pool_suspension_list =   next_thread;
 80039a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80039a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80039a4:	625a      	str	r2, [r3, #36]	; 0x24

                            /* Update the links of the adjacent threads.  */
                            previous_thread =                              susp_thread_ptr -> tx_thread_suspended_previous;
 80039a6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039a8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039aa:	63fb      	str	r3, [r7, #60]	; 0x3c
                            next_thread -> tx_thread_suspended_previous =  previous_thread;
 80039ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039b0:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =  next_thread;
 80039b2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039b4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80039b6:	671a      	str	r2, [r3, #112]	; 0x70
                        }

                        /* Prepare for resumption of the thread.  */

                        /* Clear cleanup routine to avoid timeout.  */
                        susp_thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 80039b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039ba:	2200      	movs	r2, #0
 80039bc:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Return this block pointer to the suspended thread waiting for
                           a block.  */
                        suspend_info_ptr =   TX_VOID_TO_INDIRECT_UCHAR_POINTER_CONVERT(susp_thread_ptr -> tx_thread_additional_suspend_info);
 80039be:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80039c2:	63bb      	str	r3, [r7, #56]	; 0x38
                        *suspend_info_ptr =  work_ptr;
 80039c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80039c6:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80039c8:	601a      	str	r2, [r3, #0]

                        /* Clear the memory pointer to indicate that it was given to the suspended thread.  */
                        work_ptr =  TX_NULL;
 80039ca:	2300      	movs	r3, #0
 80039cc:	66bb      	str	r3, [r7, #104]	; 0x68

                        /* Put return status into the thread control block.  */
                        susp_thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80039ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80039d0:	2200      	movs	r2, #0
 80039d2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

                        /* Restore interrupts.  */
                        TX_RESTORE
#else
                        /* Temporarily disable preemption.  */
                        _tx_thread_preempt_disable++;
 80039d6:	4b2d      	ldr	r3, [pc, #180]	; (8003a8c <_tx_byte_release+0x244>)
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	3301      	adds	r3, #1
 80039dc:	4a2b      	ldr	r2, [pc, #172]	; (8003a8c <_tx_byte_release+0x244>)
 80039de:	6013      	str	r3, [r2, #0]
 80039e0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80039e2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	f383 8810 	msr	PRIMASK, r3
}
 80039ea:	bf00      	nop

                        /* Restore interrupts.  */
                        TX_RESTORE

                        /* Resume thread.  */
                        _tx_thread_system_resume(susp_thread_ptr);
 80039ec:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 80039ee:	f000 ffcf 	bl	8004990 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80039f2:	f3ef 8310 	mrs	r3, PRIMASK
 80039f6:	61fb      	str	r3, [r7, #28]
    return(posture);
 80039f8:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80039fa:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80039fc:	b672      	cpsid	i
    return(int_posture);
 80039fe:	69bb      	ldr	r3, [r7, #24]
#endif

                        /* Lockout interrupts.  */
                        TX_DISABLE
 8003a00:	677b      	str	r3, [r7, #116]	; 0x74
                    }
                }

                /* Determine if the memory was given to the suspended thread.  */
                if (work_ptr != TX_NULL)
 8003a02:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d01f      	beq.n	8003a48 <_tx_byte_release+0x200>

                    /* No, it wasn't given to the suspended thread.  */

                    /* Put the memory back on the available list since this thread is no longer
                       suspended.  */
                    work_ptr =  TX_UCHAR_POINTER_SUB(work_ptr, (((sizeof(UCHAR *)) + (sizeof(ALIGN_TYPE)))));
 8003a08:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a0a:	3b08      	subs	r3, #8
 8003a0c:	66bb      	str	r3, [r7, #104]	; 0x68
                    temp_ptr =  TX_UCHAR_POINTER_ADD(work_ptr, (sizeof(UCHAR *)));
 8003a0e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a10:	3304      	adds	r3, #4
 8003a12:	667b      	str	r3, [r7, #100]	; 0x64
                    free_ptr =  TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(temp_ptr);
 8003a14:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003a16:	663b      	str	r3, [r7, #96]	; 0x60
                    *free_ptr =  TX_BYTE_BLOCK_FREE;
 8003a18:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003a1a:	4a19      	ldr	r2, [pc, #100]	; (8003a80 <_tx_byte_release+0x238>)
 8003a1c:	601a      	str	r2, [r3, #0]

                    /* Update the number of available bytes in the pool.  */
                    block_link_ptr =  TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(work_ptr);
 8003a1e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003a20:	657b      	str	r3, [r7, #84]	; 0x54
                    next_block_ptr =  *block_link_ptr;
 8003a22:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	653b      	str	r3, [r7, #80]	; 0x50
                    pool_ptr -> tx_byte_pool_available =
                        pool_ptr -> tx_byte_pool_available + TX_UCHAR_POINTER_DIF(next_block_ptr, work_ptr);
 8003a28:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a2a:	689b      	ldr	r3, [r3, #8]
 8003a2c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8003a2e:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003a30:	1a8a      	subs	r2, r1, r2
 8003a32:	441a      	add	r2, r3
                    pool_ptr -> tx_byte_pool_available =
 8003a34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a36:	609a      	str	r2, [r3, #8]

                    /* Determine if the current pointer is before the search pointer.  */
                    if (work_ptr < (pool_ptr -> tx_byte_pool_search))
 8003a38:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a3a:	695b      	ldr	r3, [r3, #20]
 8003a3c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003a3e:	429a      	cmp	r2, r3
 8003a40:	d202      	bcs.n	8003a48 <_tx_byte_release+0x200>
                    {

                        /* Yes, update the search pointer.  */
                        pool_ptr -> tx_byte_pool_search =  work_ptr;
 8003a42:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a44:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8003a46:	615a      	str	r2, [r3, #20]
            while (pool_ptr -> tx_byte_pool_suspended_count != TX_NO_SUSPENSIONS)
 8003a48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003a4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f47f af6c 	bne.w	800392a <_tx_byte_release+0xe2>
 8003a52:	e000      	b.n	8003a56 <_tx_byte_release+0x20e>
                    break;
 8003a54:	bf00      	nop
 8003a56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a58:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003a5a:	693b      	ldr	r3, [r7, #16]
 8003a5c:	f383 8810 	msr	PRIMASK, r3
}
 8003a60:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Check for preemption.  */
            _tx_thread_system_preempt_check();
 8003a62:	f000 ff5b 	bl	800491c <_tx_thread_system_preempt_check>
 8003a66:	e005      	b.n	8003a74 <_tx_byte_release+0x22c>
 8003a68:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a6a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f383 8810 	msr	PRIMASK, r3
}
 8003a72:	bf00      	nop
            TX_RESTORE
        }
    }

    /* Return completion status.  */
    return(status);
 8003a74:	6f3b      	ldr	r3, [r7, #112]	; 0x70
}
 8003a76:	4618      	mov	r0, r3
 8003a78:	3778      	adds	r7, #120	; 0x78
 8003a7a:	46bd      	mov	sp, r7
 8003a7c:	bd80      	pop	{r7, pc}
 8003a7e:	bf00      	nop
 8003a80:	ffffeeee 	.word	0xffffeeee
 8003a84:	42595445 	.word	0x42595445
 8003a88:	20006c08 	.word	0x20006c08
 8003a8c:	20006d28 	.word	0x20006d28

08003a90 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 8003a94:	f000 fd66 	bl	8004564 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8003a98:	f001 fa8a 	bl	8004fb0 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8003a9c:	4b12      	ldr	r3, [pc, #72]	; (8003ae8 <_tx_initialize_high_level+0x58>)
 8003a9e:	2200      	movs	r2, #0
 8003aa0:	601a      	str	r2, [r3, #0]
 8003aa2:	4b12      	ldr	r3, [pc, #72]	; (8003aec <_tx_initialize_high_level+0x5c>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8003aa8:	4b11      	ldr	r3, [pc, #68]	; (8003af0 <_tx_initialize_high_level+0x60>)
 8003aaa:	2200      	movs	r2, #0
 8003aac:	601a      	str	r2, [r3, #0]
 8003aae:	4b11      	ldr	r3, [pc, #68]	; (8003af4 <_tx_initialize_high_level+0x64>)
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 8003ab4:	4b10      	ldr	r3, [pc, #64]	; (8003af8 <_tx_initialize_high_level+0x68>)
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	601a      	str	r2, [r3, #0]
 8003aba:	4b10      	ldr	r3, [pc, #64]	; (8003afc <_tx_initialize_high_level+0x6c>)
 8003abc:	2200      	movs	r2, #0
 8003abe:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8003ac0:	4b0f      	ldr	r3, [pc, #60]	; (8003b00 <_tx_initialize_high_level+0x70>)
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	601a      	str	r2, [r3, #0]
 8003ac6:	4b0f      	ldr	r3, [pc, #60]	; (8003b04 <_tx_initialize_high_level+0x74>)
 8003ac8:	2200      	movs	r2, #0
 8003aca:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8003acc:	4b0e      	ldr	r3, [pc, #56]	; (8003b08 <_tx_initialize_high_level+0x78>)
 8003ace:	2200      	movs	r2, #0
 8003ad0:	601a      	str	r2, [r3, #0]
 8003ad2:	4b0e      	ldr	r3, [pc, #56]	; (8003b0c <_tx_initialize_high_level+0x7c>)
 8003ad4:	2200      	movs	r2, #0
 8003ad6:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8003ad8:	4b0d      	ldr	r3, [pc, #52]	; (8003b10 <_tx_initialize_high_level+0x80>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	601a      	str	r2, [r3, #0]
 8003ade:	4b0d      	ldr	r3, [pc, #52]	; (8003b14 <_tx_initialize_high_level+0x84>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	601a      	str	r2, [r3, #0]
#endif
}
 8003ae4:	bf00      	nop
 8003ae6:	bd80      	pop	{r7, pc}
 8003ae8:	20006bd0 	.word	0x20006bd0
 8003aec:	20006bd4 	.word	0x20006bd4
 8003af0:	20006bd8 	.word	0x20006bd8
 8003af4:	20006bdc 	.word	0x20006bdc
 8003af8:	20006be0 	.word	0x20006be0
 8003afc:	20006be4 	.word	0x20006be4
 8003b00:	20006bf0 	.word	0x20006bf0
 8003b04:	20006bf4 	.word	0x20006bf4
 8003b08:	20006bf8 	.word	0x20006bf8
 8003b0c:	20006bfc 	.word	0x20006bfc
 8003b10:	20006be8 	.word	0x20006be8
 8003b14:	20006bec 	.word	0x20006bec

08003b18 <_tx_initialize_kernel_enter>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8003b18:	b580      	push	{r7, lr}
 8003b1a:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8003b1c:	4b10      	ldr	r3, [pc, #64]	; (8003b60 <_tx_initialize_kernel_enter+0x48>)
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f113 3f0f 	cmn.w	r3, #252645135	; 0xf0f0f0f
 8003b24:	d00c      	beq.n	8003b40 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8003b26:	4b0e      	ldr	r3, [pc, #56]	; (8003b60 <_tx_initialize_kernel_enter+0x48>)
 8003b28:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8003b2c:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 8003b2e:	f7fc fb5f 	bl	80001f0 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 8003b32:	f7ff ffad 	bl	8003a90 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 8003b36:	4b0b      	ldr	r3, [pc, #44]	; (8003b64 <_tx_initialize_kernel_enter+0x4c>)
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	3301      	adds	r3, #1
 8003b3c:	4a09      	ldr	r2, [pc, #36]	; (8003b64 <_tx_initialize_kernel_enter+0x4c>)
 8003b3e:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8003b40:	4b07      	ldr	r3, [pc, #28]	; (8003b60 <_tx_initialize_kernel_enter+0x48>)
 8003b42:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8003b46:	601a      	str	r2, [r3, #0]

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 8003b48:	4b07      	ldr	r3, [pc, #28]	; (8003b68 <_tx_initialize_kernel_enter+0x50>)
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7fc fe59 	bl	8000804 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 8003b52:	4b03      	ldr	r3, [pc, #12]	; (8003b60 <_tx_initialize_kernel_enter+0x48>)
 8003b54:	2200      	movs	r2, #0
 8003b56:	601a      	str	r2, [r3, #0]

    /* Call any port specific pre-scheduler processing.  */
    TX_PORT_SPECIFIC_PRE_SCHEDULER_INITIALIZATION

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 8003b58:	f7fc fb9a 	bl	8000290 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8003b5c:	bf00      	nop
 8003b5e:	bd80      	pop	{r7, pc}
 8003b60:	2000000c 	.word	0x2000000c
 8003b64:	20006d28 	.word	0x20006d28
 8003b68:	20006c00 	.word	0x20006c00

08003b6c <_tx_initialize_kernel_setup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_setup(VOID)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 8003b70:	4b08      	ldr	r3, [pc, #32]	; (8003b94 <_tx_initialize_kernel_setup+0x28>)
 8003b72:	f04f 32f0 	mov.w	r2, #4042322160	; 0xf0f0f0f0
 8003b76:	601a      	str	r2, [r3, #0]
    /* Call any port specific preprocessing.  */
    TX_PORT_SPECIFIC_PRE_INITIALIZATION

    /* Invoke the low-level initialization to handle all processor specific
       initialization issues.  */
    _tx_initialize_low_level();
 8003b78:	f7fc fb3a 	bl	80001f0 <_tx_initialize_low_level>

    /* Invoke the high-level initialization to exercise all of the
       ThreadX components and the application's initialization
       function.  */
    _tx_initialize_high_level();
 8003b7c:	f7ff ff88 	bl	8003a90 <_tx_initialize_high_level>

    /* Call any port specific post-processing.  */
    TX_PORT_SPECIFIC_POST_INITIALIZATION
 8003b80:	4b05      	ldr	r3, [pc, #20]	; (8003b98 <_tx_initialize_kernel_setup+0x2c>)
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	3301      	adds	r3, #1
 8003b86:	4a04      	ldr	r2, [pc, #16]	; (8003b98 <_tx_initialize_kernel_setup+0x2c>)
 8003b88:	6013      	str	r3, [r2, #0]

    /* Set the system state to indicate initialization is almost done.  */
    _tx_thread_system_state =  TX_INITIALIZE_ALMOST_DONE;
 8003b8a:	4b02      	ldr	r3, [pc, #8]	; (8003b94 <_tx_initialize_kernel_setup+0x28>)
 8003b8c:	4a03      	ldr	r2, [pc, #12]	; (8003b9c <_tx_initialize_kernel_setup+0x30>)
 8003b8e:	601a      	str	r2, [r3, #0]
}
 8003b90:	bf00      	nop
 8003b92:	bd80      	pop	{r7, pc}
 8003b94:	2000000c 	.word	0x2000000c
 8003b98:	20006d28 	.word	0x20006d28
 8003b9c:	f0f0f0f1 	.word	0xf0f0f0f1

08003ba0 <_tx_queue_cleanup>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_queue_cleanup(TX_THREAD  *thread_ptr, ULONG suspension_sequence)
{
 8003ba0:	b580      	push	{r7, lr}
 8003ba2:	b08e      	sub	sp, #56	; 0x38
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
 8003ba8:	6039      	str	r1, [r7, #0]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003baa:	f3ef 8310 	mrs	r3, PRIMASK
 8003bae:	623b      	str	r3, [r7, #32]
    return(posture);
 8003bb0:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8003bb2:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003bb4:	b672      	cpsid	i
    return(int_posture);
 8003bb6:	69fb      	ldr	r3, [r7, #28]


#ifndef TX_NOT_INTERRUPTABLE

    /* Disable interrupts to remove the suspended thread from the queue.  */
    TX_DISABLE
 8003bb8:	637b      	str	r3, [r7, #52]	; 0x34

    /* Determine if the cleanup is still required.  */
    if (thread_ptr -> tx_thread_suspend_cleanup == &(_tx_queue_cleanup))
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003bbe:	4a37      	ldr	r2, [pc, #220]	; (8003c9c <_tx_queue_cleanup+0xfc>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d161      	bne.n	8003c88 <_tx_queue_cleanup+0xe8>
    {

        /* Check for valid suspension sequence.  */
        if (suspension_sequence == thread_ptr -> tx_thread_suspension_sequence)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003bca:	683a      	ldr	r2, [r7, #0]
 8003bcc:	429a      	cmp	r2, r3
 8003bce:	d15b      	bne.n	8003c88 <_tx_queue_cleanup+0xe8>
        {

            /* Setup pointer to queue control block.  */
            queue_ptr =  TX_VOID_TO_QUEUE_POINTER_CONVERT(thread_ptr -> tx_thread_suspend_control_block);
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003bd4:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for NULL queue pointer.  */
            if (queue_ptr != TX_NULL)
 8003bd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d055      	beq.n	8003c88 <_tx_queue_cleanup+0xe8>
            {

                /* Is the queue ID valid?  */
                if (queue_ptr -> tx_queue_id == TX_QUEUE_ID)
 8003bdc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a2f      	ldr	r2, [pc, #188]	; (8003ca0 <_tx_queue_cleanup+0x100>)
 8003be2:	4293      	cmp	r3, r2
 8003be4:	d150      	bne.n	8003c88 <_tx_queue_cleanup+0xe8>
                {

                    /* Determine if there are any thread suspensions.  */
                    if (queue_ptr -> tx_queue_suspended_count != TX_NO_SUSPENSIONS)
 8003be6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003be8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d04c      	beq.n	8003c88 <_tx_queue_cleanup+0xe8>
#endif

                        /* Yes, we still have thread suspension!  */

                        /* Clear the suspension cleanup flag.  */
                        thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	2200      	movs	r2, #0
 8003bf2:	669a      	str	r2, [r3, #104]	; 0x68

                        /* Decrement the suspended count.  */
                        queue_ptr -> tx_queue_suspended_count--;
 8003bf4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf8:	1e5a      	subs	r2, r3, #1
 8003bfa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003bfc:	62da      	str	r2, [r3, #44]	; 0x2c

                        /* Pickup the suspended count.  */
                        suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8003bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c02:	62fb      	str	r3, [r7, #44]	; 0x2c

                        /* Remove the suspended thread from the list.  */

                        /* See if this is the only suspended thread on the list.  */
                        if (suspended_count == TX_NO_SUSPENSIONS)
 8003c04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d103      	bne.n	8003c12 <_tx_queue_cleanup+0x72>
                        {

                            /* Yes, the only suspended thread.  */

                            /* Update the head pointer.  */
                            queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8003c0a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	629a      	str	r2, [r3, #40]	; 0x28
 8003c10:	e013      	b.n	8003c3a <_tx_queue_cleanup+0x9a>
                        {

                            /* At least one more thread is on the same suspension list.  */

                            /* Update the links of the adjacent threads.  */
                            next_thread =                                   thread_ptr -> tx_thread_suspended_next;
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c16:	62bb      	str	r3, [r7, #40]	; 0x28
                            previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003c1c:	627b      	str	r3, [r7, #36]	; 0x24
                            next_thread -> tx_thread_suspended_previous =   previous_thread;
 8003c1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003c22:	675a      	str	r2, [r3, #116]	; 0x74
                            previous_thread -> tx_thread_suspended_next =   next_thread;
 8003c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c26:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c28:	671a      	str	r2, [r3, #112]	; 0x70

                            /* Determine if we need to update the head pointer.  */
                            if (queue_ptr -> tx_queue_suspension_list == thread_ptr)
 8003c2a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2e:	687a      	ldr	r2, [r7, #4]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d102      	bne.n	8003c3a <_tx_queue_cleanup+0x9a>
                            {

                                /* Update the list head pointer.  */
                                queue_ptr -> tx_queue_suspension_list =         next_thread;
 8003c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c36:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003c38:	629a      	str	r2, [r3, #40]	; 0x28
                            }
                        }

                        /* Now we need to determine if this cleanup is from a terminate, timeout,
                           or from a wait abort.  */
                        if (thread_ptr -> tx_thread_state == TX_QUEUE_SUSP)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c3e:	2b05      	cmp	r3, #5
 8003c40:	d122      	bne.n	8003c88 <_tx_queue_cleanup+0xe8>
                            /* Increment the number of timeouts on this queue.  */
                            queue_ptr -> tx_queue_performance_timeout_count++;
#endif

                            /* Setup return status.  */
                            if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 8003c42:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003c44:	691b      	ldr	r3, [r3, #16]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d004      	beq.n	8003c54 <_tx_queue_cleanup+0xb4>
                            {

                                /* Queue full timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_FULL;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	220b      	movs	r2, #11
 8003c4e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
 8003c52:	e003      	b.n	8003c5c <_tx_queue_cleanup+0xbc>
                            }
                            else
                            {

                                /* Queue empty timeout!  */
                                thread_ptr -> tx_thread_suspend_status =  TX_QUEUE_EMPTY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	220a      	movs	r2, #10
 8003c58:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                            /* Resume the thread!  */
                            _tx_thread_system_ni_resume(thread_ptr);
#else

                            /* Temporarily disable preemption.  */
                            _tx_thread_preempt_disable++;
 8003c5c:	4b11      	ldr	r3, [pc, #68]	; (8003ca4 <_tx_queue_cleanup+0x104>)
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	3301      	adds	r3, #1
 8003c62:	4a10      	ldr	r2, [pc, #64]	; (8003ca4 <_tx_queue_cleanup+0x104>)
 8003c64:	6013      	str	r3, [r2, #0]
 8003c66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c68:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	f383 8810 	msr	PRIMASK, r3
}
 8003c70:	bf00      	nop

                            /* Restore interrupts.  */
                            TX_RESTORE

                            /* Resume the thread!  */
                            _tx_thread_system_resume(thread_ptr);
 8003c72:	6878      	ldr	r0, [r7, #4]
 8003c74:	f000 fe8c 	bl	8004990 <_tx_thread_system_resume>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003c78:	f3ef 8310 	mrs	r3, PRIMASK
 8003c7c:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003c7e:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003c80:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003c82:	b672      	cpsid	i
    return(int_posture);
 8003c84:	697b      	ldr	r3, [r7, #20]

                            /* Disable interrupts.  */
                            TX_DISABLE
 8003c86:	637b      	str	r3, [r7, #52]	; 0x34
 8003c88:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c8a:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	f383 8810 	msr	PRIMASK, r3
}
 8003c92:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8003c94:	bf00      	nop
 8003c96:	3738      	adds	r7, #56	; 0x38
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	bd80      	pop	{r7, pc}
 8003c9c:	08003ba1 	.word	0x08003ba1
 8003ca0:	51554555 	.word	0x51554555
 8003ca4:	20006d28 	.word	0x20006d28

08003ca8 <_tx_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b08c      	sub	sp, #48	; 0x30
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	60f8      	str	r0, [r7, #12]
 8003cb0:	60b9      	str	r1, [r7, #8]
 8003cb2:	607a      	str	r2, [r7, #4]
 8003cb4:	603b      	str	r3, [r7, #0]
TX_QUEUE        *next_queue;
TX_QUEUE        *previous_queue;


    /* Initialize queue control block to all zeros.  */
    TX_MEMSET(queue_ptr, 0, (sizeof(TX_QUEUE)));
 8003cb6:	2238      	movs	r2, #56	; 0x38
 8003cb8:	2100      	movs	r1, #0
 8003cba:	68f8      	ldr	r0, [r7, #12]
 8003cbc:	f002 f86c 	bl	8005d98 <memset>

    /* Setup the basic queue fields.  */
    queue_ptr -> tx_queue_name =             name_ptr;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	68ba      	ldr	r2, [r7, #8]
 8003cc4:	605a      	str	r2, [r3, #4]

    /* Save the message size in the control block.  */
    queue_ptr -> tx_queue_message_size =  message_size;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	687a      	ldr	r2, [r7, #4]
 8003cca:	609a      	str	r2, [r3, #8]

    /* Determine how many messages will fit in the queue area and the number
       of ULONGs used.  */
    capacity =    (UINT) (queue_size / ((ULONG) (((ULONG) message_size) * (sizeof(ULONG)))));
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	009b      	lsls	r3, r3, #2
 8003cd0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003cd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003cd6:	62fb      	str	r3, [r7, #44]	; 0x2c
    used_words =  capacity * message_size;
 8003cd8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003cda:	687a      	ldr	r2, [r7, #4]
 8003cdc:	fb02 f303 	mul.w	r3, r2, r3
 8003ce0:	62bb      	str	r3, [r7, #40]	; 0x28

    /* Save the starting address and calculate the ending address of
       the queue.  Note that the ending address is really one past the
       end!  */
    queue_ptr -> tx_queue_start =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	683a      	ldr	r2, [r7, #0]
 8003ce6:	619a      	str	r2, [r3, #24]
    queue_ptr -> tx_queue_end =    TX_ULONG_POINTER_ADD(queue_ptr -> tx_queue_start, used_words);
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	699a      	ldr	r2, [r3, #24]
 8003cec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cee:	009b      	lsls	r3, r3, #2
 8003cf0:	441a      	add	r2, r3
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	61da      	str	r2, [r3, #28]

    /* Set the read and write pointers to the beginning of the queue
       area.  */
    queue_ptr -> tx_queue_read =   TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	683a      	ldr	r2, [r7, #0]
 8003cfa:	621a      	str	r2, [r3, #32]
    queue_ptr -> tx_queue_write =  TX_VOID_TO_ULONG_POINTER_CONVERT(queue_start);
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	683a      	ldr	r2, [r7, #0]
 8003d00:	625a      	str	r2, [r3, #36]	; 0x24

    /* Setup the number of enqueued messages and the number of message
       slots available in the queue.  */
    queue_ptr -> tx_queue_available_storage =  (UINT) capacity;
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d06:	615a      	str	r2, [r3, #20]
    queue_ptr -> tx_queue_capacity =           (UINT) capacity;
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d0c:	60da      	str	r2, [r3, #12]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003d0e:	f3ef 8310 	mrs	r3, PRIMASK
 8003d12:	61bb      	str	r3, [r7, #24]
    return(posture);
 8003d14:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8003d16:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8003d18:	b672      	cpsid	i
    return(int_posture);
 8003d1a:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to put the queue on the created list.  */
    TX_DISABLE
 8003d1c:	627b      	str	r3, [r7, #36]	; 0x24

    /* Setup the queue ID to make it valid.  */
    queue_ptr -> tx_queue_id =  TX_QUEUE_ID;
 8003d1e:	68fb      	ldr	r3, [r7, #12]
 8003d20:	4a18      	ldr	r2, [pc, #96]	; (8003d84 <_tx_queue_create+0xdc>)
 8003d22:	601a      	str	r2, [r3, #0]

    /* Place the queue on the list of created queues.  First,
       check for an empty list.  */
    if (_tx_queue_created_count == TX_EMPTY)
 8003d24:	4b18      	ldr	r3, [pc, #96]	; (8003d88 <_tx_queue_create+0xe0>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d109      	bne.n	8003d40 <_tx_queue_create+0x98>
    {

        /* The created queue list is empty.  Add queue to empty list.  */
        _tx_queue_created_ptr =                   queue_ptr;
 8003d2c:	4a17      	ldr	r2, [pc, #92]	; (8003d8c <_tx_queue_create+0xe4>)
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6013      	str	r3, [r2, #0]
        queue_ptr -> tx_queue_created_next =      queue_ptr;
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	631a      	str	r2, [r3, #48]	; 0x30
        queue_ptr -> tx_queue_created_previous =  queue_ptr;
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	68fa      	ldr	r2, [r7, #12]
 8003d3c:	635a      	str	r2, [r3, #52]	; 0x34
 8003d3e:	e011      	b.n	8003d64 <_tx_queue_create+0xbc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_queue =      _tx_queue_created_ptr;
 8003d40:	4b12      	ldr	r3, [pc, #72]	; (8003d8c <_tx_queue_create+0xe4>)
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	623b      	str	r3, [r7, #32]
        previous_queue =  next_queue -> tx_queue_created_previous;
 8003d46:	6a3b      	ldr	r3, [r7, #32]
 8003d48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d4a:	61fb      	str	r3, [r7, #28]

        /* Place the new queue in the list.  */
        next_queue -> tx_queue_created_previous =  queue_ptr;
 8003d4c:	6a3b      	ldr	r3, [r7, #32]
 8003d4e:	68fa      	ldr	r2, [r7, #12]
 8003d50:	635a      	str	r2, [r3, #52]	; 0x34
        previous_queue -> tx_queue_created_next =  queue_ptr;
 8003d52:	69fb      	ldr	r3, [r7, #28]
 8003d54:	68fa      	ldr	r2, [r7, #12]
 8003d56:	631a      	str	r2, [r3, #48]	; 0x30

        /* Setup this queues's created links.  */
        queue_ptr -> tx_queue_created_previous =  previous_queue;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	69fa      	ldr	r2, [r7, #28]
 8003d5c:	635a      	str	r2, [r3, #52]	; 0x34
        queue_ptr -> tx_queue_created_next =      next_queue;
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6a3a      	ldr	r2, [r7, #32]
 8003d62:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Increment the created queue count.  */
    _tx_queue_created_count++;
 8003d64:	4b08      	ldr	r3, [pc, #32]	; (8003d88 <_tx_queue_create+0xe0>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	3301      	adds	r3, #1
 8003d6a:	4a07      	ldr	r2, [pc, #28]	; (8003d88 <_tx_queue_create+0xe0>)
 8003d6c:	6013      	str	r3, [r2, #0]
 8003d6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d70:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003d72:	693b      	ldr	r3, [r7, #16]
 8003d74:	f383 8810 	msr	PRIMASK, r3
}
 8003d78:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 8003d7a:	2300      	movs	r3, #0
}
 8003d7c:	4618      	mov	r0, r3
 8003d7e:	3730      	adds	r7, #48	; 0x30
 8003d80:	46bd      	mov	sp, r7
 8003d82:	bd80      	pop	{r7, pc}
 8003d84:	51554555 	.word	0x51554555
 8003d88:	20006bdc 	.word	0x20006bdc
 8003d8c:	20006bd8 	.word	0x20006bd8

08003d90 <_tx_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 8003d90:	b580      	push	{r7, lr}
 8003d92:	b096      	sub	sp, #88	; 0x58
 8003d94:	af00      	add	r7, sp, #0
 8003d96:	60f8      	str	r0, [r7, #12]
 8003d98:	60b9      	str	r1, [r7, #8]
 8003d9a:	607a      	str	r2, [r7, #4]
TX_THREAD       *previous_thread;
UINT            status;


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 8003d9c:	2300      	movs	r3, #0
 8003d9e:	64bb      	str	r3, [r7, #72]	; 0x48
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8003da0:	f3ef 8310 	mrs	r3, PRIMASK
 8003da4:	633b      	str	r3, [r7, #48]	; 0x30
    return(posture);
 8003da6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    int_posture = __get_interrupt_posture();
 8003da8:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("CPSID i" : : : "memory");
 8003daa:	b672      	cpsid	i
    return(int_posture);
 8003dac:	6afb      	ldr	r3, [r7, #44]	; 0x2c

    /* Disable interrupts to receive message from queue.  */
    TX_DISABLE
 8003dae:	647b      	str	r3, [r7, #68]	; 0x44

    /* Log this kernel call.  */
    TX_EL_QUEUE_RECEIVE_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db4:	643b      	str	r3, [r7, #64]	; 0x40

    /* Determine if there is anything in the queue.  */
    if (queue_ptr -> tx_queue_enqueued != TX_NO_MESSAGES)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	691b      	ldr	r3, [r3, #16]
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f000 8136 	beq.w	800402c <_tx_queue_receive+0x29c>
    {

        /* Determine if there are any suspensions.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 8003dc0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d13c      	bne.n	8003e40 <_tx_queue_receive+0xb0>
        {

            /* There is a message waiting in the queue and there are no suspensi.  */

            /* Setup source and destination pointers.  */
            source =       queue_ptr -> tx_queue_read;
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	6a1b      	ldr	r3, [r3, #32]
 8003dca:	657b      	str	r3, [r7, #84]	; 0x54
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	653b      	str	r3, [r7, #80]	; 0x50
            size =         queue_ptr -> tx_queue_message_size;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	689b      	ldr	r3, [r3, #8]
 8003dd4:	64fb      	str	r3, [r7, #76]	; 0x4c

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8003dd6:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003dd8:	1d13      	adds	r3, r2, #4
 8003dda:	657b      	str	r3, [r7, #84]	; 0x54
 8003ddc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003dde:	1d19      	adds	r1, r3, #4
 8003de0:	6539      	str	r1, [r7, #80]	; 0x50
 8003de2:	6812      	ldr	r2, [r2, #0]
 8003de4:	601a      	str	r2, [r3, #0]
 8003de6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003de8:	2b01      	cmp	r3, #1
 8003dea:	d90e      	bls.n	8003e0a <_tx_queue_receive+0x7a>
 8003dec:	e007      	b.n	8003dfe <_tx_queue_receive+0x6e>
 8003dee:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003df0:	1d13      	adds	r3, r2, #4
 8003df2:	657b      	str	r3, [r7, #84]	; 0x54
 8003df4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003df6:	1d19      	adds	r1, r3, #4
 8003df8:	6539      	str	r1, [r7, #80]	; 0x50
 8003dfa:	6812      	ldr	r2, [r2, #0]
 8003dfc:	601a      	str	r2, [r3, #0]
 8003dfe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e00:	3b01      	subs	r3, #1
 8003e02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d1f1      	bne.n	8003dee <_tx_queue_receive+0x5e>

            /* Determine if we are at the end.  */
            if (source == queue_ptr -> tx_queue_end)
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	69db      	ldr	r3, [r3, #28]
 8003e0e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d102      	bne.n	8003e1a <_tx_queue_receive+0x8a>
            {

                /* Yes, wrap around to the beginning.  */
                source =  queue_ptr -> tx_queue_start;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	657b      	str	r3, [r7, #84]	; 0x54
            }

            /* Setup the queue read pointer.   */
            queue_ptr -> tx_queue_read =  source;
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e1e:	621a      	str	r2, [r3, #32]

            /* Increase the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage++;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	695b      	ldr	r3, [r3, #20]
 8003e24:	1c5a      	adds	r2, r3, #1
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	615a      	str	r2, [r3, #20]

            /* Decrease the enqueued count.  */
            queue_ptr -> tx_queue_enqueued--;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	691b      	ldr	r3, [r3, #16]
 8003e2e:	1e5a      	subs	r2, r3, #1
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	611a      	str	r2, [r3, #16]
 8003e34:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e36:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e3a:	f383 8810 	msr	PRIMASK, r3
}
 8003e3e:	e163      	b.n	8004108 <_tx_queue_receive+0x378>
        {

            /* At this point we know the queue is full.  */

            /* Pickup thread suspension list head pointer.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e44:	63fb      	str	r3, [r7, #60]	; 0x3c

            /* Now determine if there is a queue front suspension active.   */

            /* Is the front suspension flag set?  */
            if (thread_ptr -> tx_thread_suspend_option == TX_TRUE)
 8003e46:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003e4c:	2b01      	cmp	r3, #1
 8003e4e:	d153      	bne.n	8003ef8 <_tx_queue_receive+0x168>
                /* Yes, a queue front suspension is present.  */

                /* Return the message associated with this suspension.  */

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8003e50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003e52:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e54:	657b      	str	r3, [r7, #84]	; 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8003e56:	68bb      	ldr	r3, [r7, #8]
 8003e58:	653b      	str	r3, [r7, #80]	; 0x50
                size =         queue_ptr -> tx_queue_message_size;
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	689b      	ldr	r3, [r3, #8]
 8003e5e:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8003e60:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e62:	1d13      	adds	r3, r2, #4
 8003e64:	657b      	str	r3, [r7, #84]	; 0x54
 8003e66:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e68:	1d19      	adds	r1, r3, #4
 8003e6a:	6539      	str	r1, [r7, #80]	; 0x50
 8003e6c:	6812      	ldr	r2, [r2, #0]
 8003e6e:	601a      	str	r2, [r3, #0]
 8003e70:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e72:	2b01      	cmp	r3, #1
 8003e74:	d90e      	bls.n	8003e94 <_tx_queue_receive+0x104>
 8003e76:	e007      	b.n	8003e88 <_tx_queue_receive+0xf8>
 8003e78:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003e7a:	1d13      	adds	r3, r2, #4
 8003e7c:	657b      	str	r3, [r7, #84]	; 0x54
 8003e7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003e80:	1d19      	adds	r1, r3, #4
 8003e82:	6539      	str	r1, [r7, #80]	; 0x50
 8003e84:	6812      	ldr	r2, [r2, #0]
 8003e86:	601a      	str	r2, [r3, #0]
 8003e88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e8a:	3b01      	subs	r3, #1
 8003e8c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d1f1      	bne.n	8003e78 <_tx_queue_receive+0xe8>

                /* Message is now in the caller's destination. See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8003e94:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e96:	3b01      	subs	r3, #1
 8003e98:	643b      	str	r3, [r7, #64]	; 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 8003e9a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d103      	bne.n	8003ea8 <_tx_queue_receive+0x118>
                {

                    /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	629a      	str	r2, [r3, #40]	; 0x28
 8003ea6:	e00e      	b.n	8003ec6 <_tx_queue_receive+0x136>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8003ea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eaa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003eac:	63bb      	str	r3, [r7, #56]	; 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003eb2:	629a      	str	r2, [r3, #40]	; 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                              thread_ptr -> tx_thread_suspended_previous;
 8003eb4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003eb6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003eb8:	637b      	str	r3, [r7, #52]	; 0x34
                    next_thread -> tx_thread_suspended_previous =  previous_thread;
 8003eba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ebc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ebe:	675a      	str	r2, [r3, #116]	; 0x74
                    previous_thread -> tx_thread_suspended_next =  next_thread;
 8003ec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ec2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ec4:	671a      	str	r2, [r3, #112]	; 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003eca:	62da      	str	r2, [r3, #44]	; 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8003ecc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ece:	2200      	movs	r2, #0
 8003ed0:	669a      	str	r2, [r3, #104]	; 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8003ed2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 8003eda:	4b8e      	ldr	r3, [pc, #568]	; (8004114 <_tx_queue_receive+0x384>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	3301      	adds	r3, #1
 8003ee0:	4a8c      	ldr	r2, [pc, #560]	; (8004114 <_tx_queue_receive+0x384>)
 8003ee2:	6013      	str	r3, [r2, #0]
 8003ee4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003ee6:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8003ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eea:	f383 8810 	msr	PRIMASK, r3
}
 8003eee:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 8003ef0:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8003ef2:	f000 fd4d 	bl	8004990 <_tx_thread_system_resume>
 8003ef6:	e107      	b.n	8004108 <_tx_queue_receive+0x378>
                /* At this point, we know that the queue is full and there
                   are one or more threads suspended trying to send another
                   message to this queue.  */

                /* Setup source and destination pointers.  */
                source =       queue_ptr -> tx_queue_read;
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	6a1b      	ldr	r3, [r3, #32]
 8003efc:	657b      	str	r3, [r7, #84]	; 0x54
                destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(destination_ptr);
 8003efe:	68bb      	ldr	r3, [r7, #8]
 8003f00:	653b      	str	r3, [r7, #80]	; 0x50
                size =         queue_ptr -> tx_queue_message_size;
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	689b      	ldr	r3, [r3, #8]
 8003f06:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8003f08:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f0a:	1d13      	adds	r3, r2, #4
 8003f0c:	657b      	str	r3, [r7, #84]	; 0x54
 8003f0e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f10:	1d19      	adds	r1, r3, #4
 8003f12:	6539      	str	r1, [r7, #80]	; 0x50
 8003f14:	6812      	ldr	r2, [r2, #0]
 8003f16:	601a      	str	r2, [r3, #0]
 8003f18:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d90e      	bls.n	8003f3c <_tx_queue_receive+0x1ac>
 8003f1e:	e007      	b.n	8003f30 <_tx_queue_receive+0x1a0>
 8003f20:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f22:	1d13      	adds	r3, r2, #4
 8003f24:	657b      	str	r3, [r7, #84]	; 0x54
 8003f26:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f28:	1d19      	adds	r1, r3, #4
 8003f2a:	6539      	str	r1, [r7, #80]	; 0x50
 8003f2c:	6812      	ldr	r2, [r2, #0]
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f32:	3b01      	subs	r3, #1
 8003f34:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003f36:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d1f1      	bne.n	8003f20 <_tx_queue_receive+0x190>

                /* Determine if we are at the end.  */
                if (source == queue_ptr -> tx_queue_end)
 8003f3c:	68fb      	ldr	r3, [r7, #12]
 8003f3e:	69db      	ldr	r3, [r3, #28]
 8003f40:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f42:	429a      	cmp	r2, r3
 8003f44:	d102      	bne.n	8003f4c <_tx_queue_receive+0x1bc>
                {

                    /* Yes, wrap around to the beginning.  */
                    source =  queue_ptr -> tx_queue_start;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	699b      	ldr	r3, [r3, #24]
 8003f4a:	657b      	str	r3, [r7, #84]	; 0x54
                }

                /* Setup the queue read pointer.   */
                queue_ptr -> tx_queue_read =  source;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f50:	621a      	str	r2, [r3, #32]

                /* Disable preemption.  */
                _tx_thread_preempt_disable++;
 8003f52:	4b70      	ldr	r3, [pc, #448]	; (8004114 <_tx_queue_receive+0x384>)
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	3301      	adds	r3, #1
 8003f58:	4a6e      	ldr	r2, [pc, #440]	; (8004114 <_tx_queue_receive+0x384>)
 8003f5a:	6013      	str	r3, [r2, #0]
                /* Disable interrupts again.  */
                TX_DISABLE
#endif

                /* Decrement the preemption disable variable.  */
                _tx_thread_preempt_disable--;
 8003f5c:	4b6d      	ldr	r3, [pc, #436]	; (8004114 <_tx_queue_receive+0x384>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	3b01      	subs	r3, #1
 8003f62:	4a6c      	ldr	r2, [pc, #432]	; (8004114 <_tx_queue_receive+0x384>)
 8003f64:	6013      	str	r3, [r2, #0]

                /* Setup source and destination pointers.  */
                source =       TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8003f66:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003f68:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f6a:	657b      	str	r3, [r7, #84]	; 0x54
                destination =  queue_ptr -> tx_queue_write;
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f70:	653b      	str	r3, [r7, #80]	; 0x50
                size =         queue_ptr -> tx_queue_message_size;
 8003f72:	68fb      	ldr	r3, [r7, #12]
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Copy message. Note that the source and destination pointers are
                   incremented by the macro.  */
                TX_QUEUE_MESSAGE_COPY(source, destination, size)
 8003f78:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f7a:	1d13      	adds	r3, r2, #4
 8003f7c:	657b      	str	r3, [r7, #84]	; 0x54
 8003f7e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f80:	1d19      	adds	r1, r3, #4
 8003f82:	6539      	str	r1, [r7, #80]	; 0x50
 8003f84:	6812      	ldr	r2, [r2, #0]
 8003f86:	601a      	str	r2, [r3, #0]
 8003f88:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f8a:	2b01      	cmp	r3, #1
 8003f8c:	d90e      	bls.n	8003fac <_tx_queue_receive+0x21c>
 8003f8e:	e007      	b.n	8003fa0 <_tx_queue_receive+0x210>
 8003f90:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8003f92:	1d13      	adds	r3, r2, #4
 8003f94:	657b      	str	r3, [r7, #84]	; 0x54
 8003f96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003f98:	1d19      	adds	r1, r3, #4
 8003f9a:	6539      	str	r1, [r7, #80]	; 0x50
 8003f9c:	6812      	ldr	r2, [r2, #0]
 8003f9e:	601a      	str	r2, [r3, #0]
 8003fa0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fa2:	3b01      	subs	r3, #1
 8003fa4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003fa6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d1f1      	bne.n	8003f90 <_tx_queue_receive+0x200>

                /* Determine if we are at the end.  */
                if (destination == queue_ptr -> tx_queue_end)
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	69db      	ldr	r3, [r3, #28]
 8003fb0:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d102      	bne.n	8003fbc <_tx_queue_receive+0x22c>
                {

                    /* Yes, wrap around to the beginning.  */
                    destination =  queue_ptr -> tx_queue_start;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	699b      	ldr	r3, [r3, #24]
 8003fba:	653b      	str	r3, [r7, #80]	; 0x50
                }

                /* Adjust the write pointer.  */
                queue_ptr -> tx_queue_write =  destination;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8003fc0:	625a      	str	r2, [r3, #36]	; 0x24

                /* Pickup thread pointer.  */
                thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fc6:	63fb      	str	r3, [r7, #60]	; 0x3c

                /* Message is now in the queue.  See if this is the only suspended thread
                   on the list.  */
                suspended_count--;
 8003fc8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fca:	3b01      	subs	r3, #1
 8003fcc:	643b      	str	r3, [r7, #64]	; 0x40
                if (suspended_count == TX_NO_SUSPENSIONS)
 8003fce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003fd0:	2b00      	cmp	r3, #0
 8003fd2:	d103      	bne.n	8003fdc <_tx_queue_receive+0x24c>
                {

                  /* Yes, the only suspended thread.  */

                    /* Update the head pointer.  */
                    queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	629a      	str	r2, [r3, #40]	; 0x28
 8003fda:	e00e      	b.n	8003ffa <_tx_queue_receive+0x26a>
                {

                    /* At least one more thread is on the same expiration list.  */

                    /* Update the list head pointer.  */
                    next_thread =                            thread_ptr -> tx_thread_suspended_next;
 8003fdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fde:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fe0:	63bb      	str	r3, [r7, #56]	; 0x38
                    queue_ptr -> tx_queue_suspension_list =  next_thread;
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003fe6:	629a      	str	r2, [r3, #40]	; 0x28

                    /* Update the links of the adjacent threads.  */
                    previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 8003fe8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003fea:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003fec:	637b      	str	r3, [r7, #52]	; 0x34
                    next_thread -> tx_thread_suspended_previous =   previous_thread;
 8003fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ff0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8003ff2:	675a      	str	r2, [r3, #116]	; 0x74
                    previous_thread -> tx_thread_suspended_next =   next_thread;
 8003ff4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003ff6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ff8:	671a      	str	r2, [r3, #112]	; 0x70
                }

                /* Decrement the suspension count.  */
                queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003ffe:	62da      	str	r2, [r3, #44]	; 0x2c

                /* Prepare for resumption of the first thread.  */

                /* Clear cleanup routine to avoid timeout.  */
                thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8004000:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004002:	2200      	movs	r2, #0
 8004004:	669a      	str	r2, [r3, #104]	; 0x68

                /* Put return status into the thread control block.  */
                thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8004006:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004008:	2200      	movs	r2, #0
 800400a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Temporarily disable preemption.  */
                _tx_thread_preempt_disable++;
 800400e:	4b41      	ldr	r3, [pc, #260]	; (8004114 <_tx_queue_receive+0x384>)
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	3301      	adds	r3, #1
 8004014:	4a3f      	ldr	r2, [pc, #252]	; (8004114 <_tx_queue_receive+0x384>)
 8004016:	6013      	str	r3, [r2, #0]
 8004018:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800401a:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800401c:	6a3b      	ldr	r3, [r7, #32]
 800401e:	f383 8810 	msr	PRIMASK, r3
}
 8004022:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Resume thread.  */
                _tx_thread_system_resume(thread_ptr);
 8004024:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8004026:	f000 fcb3 	bl	8004990 <_tx_thread_system_resume>
 800402a:	e06d      	b.n	8004108 <_tx_queue_receive+0x378>
            }
        }
    }

    /* Determine if the request specifies suspension.  */
    else if (wait_option != TX_NO_WAIT)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d062      	beq.n	80040f8 <_tx_queue_receive+0x368>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 8004032:	4b38      	ldr	r3, [pc, #224]	; (8004114 <_tx_queue_receive+0x384>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d008      	beq.n	800404c <_tx_queue_receive+0x2bc>
 800403a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800403c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800403e:	69fb      	ldr	r3, [r7, #28]
 8004040:	f383 8810 	msr	PRIMASK, r3
}
 8004044:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_EMPTY;
 8004046:	230a      	movs	r3, #10
 8004048:	64bb      	str	r3, [r7, #72]	; 0x48
 800404a:	e05d      	b.n	8004108 <_tx_queue_receive+0x378>
            /* Increment the number of empty suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_empty_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800404c:	4b32      	ldr	r3, [pc, #200]	; (8004118 <_tx_queue_receive+0x388>)
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	63fb      	str	r3, [r7, #60]	; 0x3c

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 8004052:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004054:	4a31      	ldr	r2, [pc, #196]	; (800411c <_tx_queue_receive+0x38c>)
 8004056:	669a      	str	r2, [r3, #104]	; 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 8004058:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800405a:	68fa      	ldr	r2, [r7, #12]
 800405c:	66da      	str	r2, [r3, #108]	; 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) destination_ptr;
 800405e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004060:	68ba      	ldr	r2, [r7, #8]
 8004062:	67da      	str	r2, [r3, #124]	; 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 8004064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004066:	2200      	movs	r2, #0
 8004068:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 800406c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800406e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004072:	1c5a      	adds	r2, r3, #1
 8004074:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004076:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 800407a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800407c:	2b00      	cmp	r3, #0
 800407e:	d109      	bne.n	8004094 <_tx_queue_receive+0x304>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004084:	629a      	str	r2, [r3, #40]	; 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 8004086:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004088:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800408a:	671a      	str	r2, [r3, #112]	; 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 800408c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800408e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004090:	675a      	str	r2, [r3, #116]	; 0x74
 8004092:	e011      	b.n	80040b8 <_tx_queue_receive+0x328>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004098:	63bb      	str	r3, [r7, #56]	; 0x38
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 800409a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800409c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800409e:	671a      	str	r2, [r3, #112]	; 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80040a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040a2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80040a4:	637b      	str	r3, [r7, #52]	; 0x34
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 80040a6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040a8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80040aa:	675a      	str	r2, [r3, #116]	; 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 80040ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80040ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80040b0:	671a      	str	r2, [r3, #112]	; 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 80040b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80040b6:	675a      	str	r2, [r3, #116]	; 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 80040b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80040ba:	1c5a      	adds	r2, r3, #1
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	62da      	str	r2, [r3, #44]	; 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 80040c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040c2:	2205      	movs	r2, #5
 80040c4:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80040c6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040c8:	2201      	movs	r2, #1
 80040ca:	639a      	str	r2, [r3, #56]	; 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 80040cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040ce:	687a      	ldr	r2, [r7, #4]
 80040d0:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80040d2:	4b10      	ldr	r3, [pc, #64]	; (8004114 <_tx_queue_receive+0x384>)
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	3301      	adds	r3, #1
 80040d8:	4a0e      	ldr	r2, [pc, #56]	; (8004114 <_tx_queue_receive+0x384>)
 80040da:	6013      	str	r3, [r2, #0]
 80040dc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040de:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80040e0:	69bb      	ldr	r3, [r7, #24]
 80040e2:	f383 8810 	msr	PRIMASK, r3
}
 80040e6:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80040e8:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 80040ea:	f000 fd69 	bl	8004bc0 <_tx_thread_system_suspend>
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 80040ee:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80040f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80040f4:	64bb      	str	r3, [r7, #72]	; 0x48
 80040f6:	e007      	b.n	8004108 <_tx_queue_receive+0x378>
 80040f8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80040fa:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80040fc:	697b      	ldr	r3, [r7, #20]
 80040fe:	f383 8810 	msr	PRIMASK, r3
}
 8004102:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Immediate return, return error completion.  */
        status =  TX_QUEUE_EMPTY;
 8004104:	230a      	movs	r3, #10
 8004106:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    /* Return completion status.  */
    return(status);
 8004108:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800410a:	4618      	mov	r0, r3
 800410c:	3758      	adds	r7, #88	; 0x58
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	20006d28 	.word	0x20006d28
 8004118:	20006c08 	.word	0x20006c08
 800411c:	08003ba1 	.word	0x08003ba1

08004120 <_tx_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 8004120:	b580      	push	{r7, lr}
 8004122:	b094      	sub	sp, #80	; 0x50
 8004124:	af00      	add	r7, sp, #0
 8004126:	60f8      	str	r0, [r7, #12]
 8004128:	60b9      	str	r1, [r7, #8]
 800412a:	607a      	str	r2, [r7, #4]
VOID            (*queue_send_notify)(struct TX_QUEUE_STRUCT *notify_queue_ptr);
#endif


    /* Default the status to TX_SUCCESS.  */
    status =  TX_SUCCESS;
 800412c:	2300      	movs	r3, #0
 800412e:	643b      	str	r3, [r7, #64]	; 0x40
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004130:	f3ef 8310 	mrs	r3, PRIMASK
 8004134:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8004136:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8004138:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800413a:	b672      	cpsid	i
    return(int_posture);
 800413c:	6a7b      	ldr	r3, [r7, #36]	; 0x24

    /* Disable interrupts to place message in the queue.  */
    TX_DISABLE
 800413e:	63fb      	str	r3, [r7, #60]	; 0x3c

    /* Log this kernel call.  */
    TX_EL_QUEUE_SEND_INSERT

    /* Pickup the thread suspension count.  */
    suspended_count =  queue_ptr -> tx_queue_suspended_count;
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004144:	63bb      	str	r3, [r7, #56]	; 0x38

    /* Determine if there is room in the queue.  */
    if (queue_ptr -> tx_queue_available_storage != TX_NO_MESSAGES)
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	695b      	ldr	r3, [r3, #20]
 800414a:	2b00      	cmp	r3, #0
 800414c:	f000 809b 	beq.w	8004286 <_tx_queue_send+0x166>
    {

        /* There is room for the message in the queue.  */

        /* Determine if there are suspended on this queue.  */
        if (suspended_count == TX_NO_SUSPENSIONS)
 8004150:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004152:	2b00      	cmp	r3, #0
 8004154:	d13c      	bne.n	80041d0 <_tx_queue_send+0xb0>
        {

            /* No suspended threads, simply place the message in the queue.  */

            /* Reduce the amount of available storage.  */
            queue_ptr -> tx_queue_available_storage--;
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	695b      	ldr	r3, [r3, #20]
 800415a:	1e5a      	subs	r2, r3, #1
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	615a      	str	r2, [r3, #20]

            /* Increase the enqueued count.  */
            queue_ptr -> tx_queue_enqueued++;
 8004160:	68fb      	ldr	r3, [r7, #12]
 8004162:	691b      	ldr	r3, [r3, #16]
 8004164:	1c5a      	adds	r2, r3, #1
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	611a      	str	r2, [r3, #16]

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	64fb      	str	r3, [r7, #76]	; 0x4c
            destination =  queue_ptr -> tx_queue_write;
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004172:	64bb      	str	r3, [r7, #72]	; 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	647b      	str	r3, [r7, #68]	; 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800417a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800417c:	1d13      	adds	r3, r2, #4
 800417e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004180:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004182:	1d19      	adds	r1, r3, #4
 8004184:	64b9      	str	r1, [r7, #72]	; 0x48
 8004186:	6812      	ldr	r2, [r2, #0]
 8004188:	601a      	str	r2, [r3, #0]
 800418a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800418c:	2b01      	cmp	r3, #1
 800418e:	d90e      	bls.n	80041ae <_tx_queue_send+0x8e>
 8004190:	e007      	b.n	80041a2 <_tx_queue_send+0x82>
 8004192:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004194:	1d13      	adds	r3, r2, #4
 8004196:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004198:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800419a:	1d19      	adds	r1, r3, #4
 800419c:	64b9      	str	r1, [r7, #72]	; 0x48
 800419e:	6812      	ldr	r2, [r2, #0]
 80041a0:	601a      	str	r2, [r3, #0]
 80041a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041a4:	3b01      	subs	r3, #1
 80041a6:	647b      	str	r3, [r7, #68]	; 0x44
 80041a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d1f1      	bne.n	8004192 <_tx_queue_send+0x72>

            /* Determine if we are at the end.  */
            if (destination == queue_ptr -> tx_queue_end)
 80041ae:	68fb      	ldr	r3, [r7, #12]
 80041b0:	69db      	ldr	r3, [r3, #28]
 80041b2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d102      	bne.n	80041be <_tx_queue_send+0x9e>
            {

                /* Yes, wrap around to the beginning.  */
                destination =  queue_ptr -> tx_queue_start;
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	699b      	ldr	r3, [r3, #24]
 80041bc:	64bb      	str	r3, [r7, #72]	; 0x48
            }

            /* Adjust the write pointer.  */
            queue_ptr -> tx_queue_write =  destination;
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80041c2:	625a      	str	r2, [r3, #36]	; 0x24
 80041c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80041c6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80041c8:	6a3b      	ldr	r3, [r7, #32]
 80041ca:	f383 8810 	msr	PRIMASK, r3
}
 80041ce:	e0c8      	b.n	8004362 <_tx_queue_send+0x242>
            /* There is a thread suspended on an empty queue. Simply
               copy the message to the suspended thread's destination
               pointer.  */

            /* Pickup the head of the suspension list.  */
            thread_ptr =  queue_ptr -> tx_queue_suspension_list;
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d4:	637b      	str	r3, [r7, #52]	; 0x34

            /* See if this is the only suspended thread on the list.  */
            suspended_count--;
 80041d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041d8:	3b01      	subs	r3, #1
 80041da:	63bb      	str	r3, [r7, #56]	; 0x38
            if (suspended_count == TX_NO_SUSPENSIONS)
 80041dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d103      	bne.n	80041ea <_tx_queue_send+0xca>
            {

                /* Yes, the only suspended thread.  */

                /* Update the head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  TX_NULL;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	2200      	movs	r2, #0
 80041e6:	629a      	str	r2, [r3, #40]	; 0x28
 80041e8:	e012      	b.n	8004210 <_tx_queue_send+0xf0>
            {

                /* At least one more thread is on the same expiration list.  */

                /* Update the list head pointer.  */
                queue_ptr -> tx_queue_suspension_list =  thread_ptr -> tx_thread_suspended_next;
 80041ea:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041ec:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	629a      	str	r2, [r3, #40]	; 0x28

                /* Update the links of the adjacent threads.  */
                next_thread =                            thread_ptr -> tx_thread_suspended_next;
 80041f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80041f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80041f6:	633b      	str	r3, [r7, #48]	; 0x30
                queue_ptr -> tx_queue_suspension_list =  next_thread;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80041fc:	629a      	str	r2, [r3, #40]	; 0x28

                /* Update the links of the adjacent threads.  */
                previous_thread =                               thread_ptr -> tx_thread_suspended_previous;
 80041fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004200:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004202:	62fb      	str	r3, [r7, #44]	; 0x2c
                next_thread -> tx_thread_suspended_previous =   previous_thread;
 8004204:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004206:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004208:	675a      	str	r2, [r3, #116]	; 0x74
                previous_thread -> tx_thread_suspended_next =   next_thread;
 800420a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800420c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800420e:	671a      	str	r2, [r3, #112]	; 0x70
            }

            /* Decrement the suspension count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004214:	62da      	str	r2, [r3, #44]	; 0x2c

            /* Prepare for resumption of the thread.  */

            /* Clear cleanup routine to avoid timeout.  */
            thread_ptr -> tx_thread_suspend_cleanup =  TX_NULL;
 8004216:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004218:	2200      	movs	r2, #0
 800421a:	669a      	str	r2, [r3, #104]	; 0x68

            /* Setup source and destination pointers.  */
            source =       TX_VOID_TO_ULONG_POINTER_CONVERT(source_ptr);
 800421c:	68bb      	ldr	r3, [r7, #8]
 800421e:	64fb      	str	r3, [r7, #76]	; 0x4c
            destination =  TX_VOID_TO_ULONG_POINTER_CONVERT(thread_ptr -> tx_thread_additional_suspend_info);
 8004220:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004222:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004224:	64bb      	str	r3, [r7, #72]	; 0x48
            size =         queue_ptr -> tx_queue_message_size;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	689b      	ldr	r3, [r3, #8]
 800422a:	647b      	str	r3, [r7, #68]	; 0x44

            /* Copy message. Note that the source and destination pointers are
               incremented by the macro.  */
            TX_QUEUE_MESSAGE_COPY(source, destination, size)
 800422c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800422e:	1d13      	adds	r3, r2, #4
 8004230:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004232:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004234:	1d19      	adds	r1, r3, #4
 8004236:	64b9      	str	r1, [r7, #72]	; 0x48
 8004238:	6812      	ldr	r2, [r2, #0]
 800423a:	601a      	str	r2, [r3, #0]
 800423c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800423e:	2b01      	cmp	r3, #1
 8004240:	d90e      	bls.n	8004260 <_tx_queue_send+0x140>
 8004242:	e007      	b.n	8004254 <_tx_queue_send+0x134>
 8004244:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004246:	1d13      	adds	r3, r2, #4
 8004248:	64fb      	str	r3, [r7, #76]	; 0x4c
 800424a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800424c:	1d19      	adds	r1, r3, #4
 800424e:	64b9      	str	r1, [r7, #72]	; 0x48
 8004250:	6812      	ldr	r2, [r2, #0]
 8004252:	601a      	str	r2, [r3, #0]
 8004254:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004256:	3b01      	subs	r3, #1
 8004258:	647b      	str	r3, [r7, #68]	; 0x44
 800425a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800425c:	2b00      	cmp	r3, #0
 800425e:	d1f1      	bne.n	8004244 <_tx_queue_send+0x124>

            /* Put return status into the thread control block.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8004260:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004262:	2200      	movs	r2, #0
 8004264:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 8004268:	4b40      	ldr	r3, [pc, #256]	; (800436c <_tx_queue_send+0x24c>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	3301      	adds	r3, #1
 800426e:	4a3f      	ldr	r2, [pc, #252]	; (800436c <_tx_queue_send+0x24c>)
 8004270:	6013      	str	r3, [r2, #0]
 8004272:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004274:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004276:	69fb      	ldr	r3, [r7, #28]
 8004278:	f383 8810 	msr	PRIMASK, r3
}
 800427c:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Resume thread.  */
            _tx_thread_system_resume(thread_ptr);
 800427e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004280:	f000 fb86 	bl	8004990 <_tx_thread_system_resume>
 8004284:	e06d      	b.n	8004362 <_tx_queue_send+0x242>
#endif
        }
    }

    /* At this point, the queue is full. Determine if suspension is requested.  */
    else if (wait_option != TX_NO_WAIT)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2b00      	cmp	r3, #0
 800428a:	d062      	beq.n	8004352 <_tx_queue_send+0x232>
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800428c:	4b37      	ldr	r3, [pc, #220]	; (800436c <_tx_queue_send+0x24c>)
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	2b00      	cmp	r3, #0
 8004292:	d008      	beq.n	80042a6 <_tx_queue_send+0x186>
 8004294:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004296:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004298:	69bb      	ldr	r3, [r7, #24]
 800429a:	f383 8810 	msr	PRIMASK, r3
}
 800429e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_QUEUE_FULL;
 80042a0:	230b      	movs	r3, #11
 80042a2:	643b      	str	r3, [r7, #64]	; 0x40
 80042a4:	e05d      	b.n	8004362 <_tx_queue_send+0x242>
            /* Increment the number of full suspensions on this queue.  */
            queue_ptr -> tx_queue_performance_full_suspension_count++;
#endif

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80042a6:	4b32      	ldr	r3, [pc, #200]	; (8004370 <_tx_queue_send+0x250>)
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	637b      	str	r3, [r7, #52]	; 0x34

            /* Setup cleanup routine pointer.  */
            thread_ptr -> tx_thread_suspend_cleanup =  &(_tx_queue_cleanup);
 80042ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042ae:	4a31      	ldr	r2, [pc, #196]	; (8004374 <_tx_queue_send+0x254>)
 80042b0:	669a      	str	r2, [r3, #104]	; 0x68

            /* Setup cleanup information, i.e. this queue control
               block and the source pointer.  */
            thread_ptr -> tx_thread_suspend_control_block =    (VOID *) queue_ptr;
 80042b2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042b4:	68fa      	ldr	r2, [r7, #12]
 80042b6:	66da      	str	r2, [r3, #108]	; 0x6c
            thread_ptr -> tx_thread_additional_suspend_info =  (VOID *) source_ptr;
 80042b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042ba:	68ba      	ldr	r2, [r7, #8]
 80042bc:	67da      	str	r2, [r3, #124]	; 0x7c
            thread_ptr -> tx_thread_suspend_option =           TX_FALSE;
 80042be:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042c0:	2200      	movs	r2, #0
 80042c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

#ifndef TX_NOT_INTERRUPTABLE

            /* Increment the suspension sequence number, which is used to identify
               this suspension event.  */
            thread_ptr -> tx_thread_suspension_sequence++;
 80042c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042c8:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 80042cc:	1c5a      	adds	r2, r3, #1
 80042ce:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042d0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
#endif

            /* Setup suspension list.  */
            if (suspended_count == TX_NO_SUSPENSIONS)
 80042d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d109      	bne.n	80042ee <_tx_queue_send+0x1ce>
            {

                /* No other threads are suspended.  Setup the head pointer and
                   just setup this threads pointers to itself.  */
                queue_ptr -> tx_queue_suspension_list =         thread_ptr;
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042de:	629a      	str	r2, [r3, #40]	; 0x28
                thread_ptr -> tx_thread_suspended_next =        thread_ptr;
 80042e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042e2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042e4:	671a      	str	r2, [r3, #112]	; 0x70
                thread_ptr -> tx_thread_suspended_previous =    thread_ptr;
 80042e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042e8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80042ea:	675a      	str	r2, [r3, #116]	; 0x74
 80042ec:	e011      	b.n	8004312 <_tx_queue_send+0x1f2>
            }
            else
            {

                /* This list is not NULL, add current thread to the end. */
                next_thread =                                   queue_ptr -> tx_queue_suspension_list;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042f2:	633b      	str	r3, [r7, #48]	; 0x30
                thread_ptr -> tx_thread_suspended_next =        next_thread;
 80042f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80042f6:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80042f8:	671a      	str	r2, [r3, #112]	; 0x70
                previous_thread =                               next_thread -> tx_thread_suspended_previous;
 80042fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80042fc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80042fe:	62fb      	str	r3, [r7, #44]	; 0x2c
                thread_ptr -> tx_thread_suspended_previous =    previous_thread;
 8004300:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004302:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004304:	675a      	str	r2, [r3, #116]	; 0x74
                previous_thread -> tx_thread_suspended_next =   thread_ptr;
 8004306:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004308:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800430a:	671a      	str	r2, [r3, #112]	; 0x70
                next_thread -> tx_thread_suspended_previous =   thread_ptr;
 800430c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800430e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004310:	675a      	str	r2, [r3, #116]	; 0x74
            }

            /* Increment the suspended thread count.  */
            queue_ptr -> tx_queue_suspended_count =  suspended_count + ((UINT) 1);
 8004312:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004314:	1c5a      	adds	r2, r3, #1
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	62da      	str	r2, [r3, #44]	; 0x2c

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_QUEUE_SUSP;
 800431a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800431c:	2205      	movs	r2, #5
 800431e:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag.  */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8004320:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004322:	2201      	movs	r2, #1
 8004324:	639a      	str	r2, [r3, #56]	; 0x38

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  wait_option;
 8004326:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004328:	687a      	ldr	r2, [r7, #4]
 800432a:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 800432c:	4b0f      	ldr	r3, [pc, #60]	; (800436c <_tx_queue_send+0x24c>)
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	3301      	adds	r3, #1
 8004332:	4a0e      	ldr	r2, [pc, #56]	; (800436c <_tx_queue_send+0x24c>)
 8004334:	6013      	str	r3, [r2, #0]
 8004336:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004338:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	f383 8810 	msr	PRIMASK, r3
}
 8004340:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8004342:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8004344:	f000 fc3c 	bl	8004bc0 <_tx_thread_system_suspend>
                }
            }
#endif

            /* Return the completion status.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8004348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800434a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800434e:	643b      	str	r3, [r7, #64]	; 0x40
 8004350:	e007      	b.n	8004362 <_tx_queue_send+0x242>
 8004352:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004354:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004356:	693b      	ldr	r3, [r7, #16]
 8004358:	f383 8810 	msr	PRIMASK, r3
}
 800435c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Return error completion.  */
        status =  TX_QUEUE_FULL;
 800435e:	230b      	movs	r3, #11
 8004360:	643b      	str	r3, [r7, #64]	; 0x40
    }

    /* Return completion status.  */
    return(status);
 8004362:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8004364:	4618      	mov	r0, r3
 8004366:	3750      	adds	r7, #80	; 0x50
 8004368:	46bd      	mov	sp, r7
 800436a:	bd80      	pop	{r7, pc}
 800436c:	20006d28 	.word	0x20006d28
 8004370:	20006c08 	.word	0x20006c08
 8004374:	08003ba1 	.word	0x08003ba1

08004378 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b092      	sub	sp, #72	; 0x48
 800437c:	af00      	add	r7, sp, #0
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
 8004384:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 8004386:	2300      	movs	r3, #0
 8004388:	643b      	str	r3, [r7, #64]	; 0x40
#ifndef TX_DISABLE_STACK_FILLING

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 800438a:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800438c:	21ef      	movs	r1, #239	; 0xef
 800438e:	6d38      	ldr	r0, [r7, #80]	; 0x50
 8004390:	f001 fd02 	bl	8005d98 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8004394:	22b4      	movs	r2, #180	; 0xb4
 8004396:	2100      	movs	r1, #0
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f001 fcfd 	bl	8005d98 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	629a      	str	r2, [r3, #40]	; 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	645a      	str	r2, [r3, #68]	; 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	683a      	ldr	r2, [r7, #0]
 80043ae:	649a      	str	r2, [r3, #72]	; 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80043b4:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80043ba:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80043c0:	62da      	str	r2, [r3, #44]	; 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80043c6:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80043ce:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80043d4:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	2240      	movs	r2, #64	; 0x40
 80043da:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80043de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80043e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 80043e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80043e4:	3b01      	subs	r3, #1
 80043e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043e8:	4413      	add	r3, r2
 80043ea:	63fb      	str	r3, [r7, #60]	; 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80043f0:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 80043f2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80043f4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d007      	beq.n	800440a <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	2200      	movs	r2, #0
 80043fe:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	2200      	movs	r2, #0
 8004404:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
 8004408:	e006      	b.n	8004418 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800440e:	63da      	str	r2, [r3, #60]	; 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004414:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	2203      	movs	r2, #3
 800441c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	4a48      	ldr	r2, [pc, #288]	; (8004544 <_tx_thread_create+0x1cc>)
 8004422:	655a      	str	r2, [r3, #84]	; 0x54
 8004424:	68fa      	ldr	r2, [r7, #12]
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	659a      	str	r2, [r3, #88]	; 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 800442a:	4947      	ldr	r1, [pc, #284]	; (8004548 <_tx_thread_create+0x1d0>)
 800442c:	68f8      	ldr	r0, [r7, #12]
 800442e:	f7fb ff97 	bl	8000360 <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004432:	f3ef 8310 	mrs	r3, PRIMASK
 8004436:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 8004438:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 800443a:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 800443c:	b672      	cpsid	i
    return(int_posture);
 800443e:	6abb      	ldr	r3, [r7, #40]	; 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 8004440:	63bb      	str	r3, [r7, #56]	; 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	4a41      	ldr	r2, [pc, #260]	; (800454c <_tx_thread_create+0x1d4>)
 8004446:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 8004448:	4b41      	ldr	r3, [pc, #260]	; (8004550 <_tx_thread_create+0x1d8>)
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2b00      	cmp	r3, #0
 800444e:	d10b      	bne.n	8004468 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 8004450:	4a40      	ldr	r2, [pc, #256]	; (8004554 <_tx_thread_create+0x1dc>)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	68fa      	ldr	r2, [r7, #12]
 800445a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	68fa      	ldr	r2, [r7, #12]
 8004462:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8004466:	e016      	b.n	8004496 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 8004468:	4b3a      	ldr	r3, [pc, #232]	; (8004554 <_tx_thread_create+0x1dc>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	637b      	str	r3, [r7, #52]	; 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 800446e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004470:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004474:	633b      	str	r3, [r7, #48]	; 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 8004476:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 800447e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004480:	68fa      	ldr	r2, [r7, #12]
 8004482:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800448a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004492:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8004496:	4b2e      	ldr	r3, [pc, #184]	; (8004550 <_tx_thread_create+0x1d8>)
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	3301      	adds	r3, #1
 800449c:	4a2c      	ldr	r2, [pc, #176]	; (8004550 <_tx_thread_create+0x1d8>)
 800449e:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80044a0:	4b2d      	ldr	r3, [pc, #180]	; (8004558 <_tx_thread_create+0x1e0>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	3301      	adds	r3, #1
 80044a6:	4a2c      	ldr	r2, [pc, #176]	; (8004558 <_tx_thread_create+0x1e0>)
 80044a8:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 80044aa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80044ac:	2b01      	cmp	r3, #1
 80044ae:	d129      	bne.n	8004504 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80044b0:	f3ef 8305 	mrs	r3, IPSR
 80044b4:	627b      	str	r3, [r7, #36]	; 0x24
    return(ipsr_value);
 80044b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 80044b8:	4b28      	ldr	r3, [pc, #160]	; (800455c <_tx_thread_create+0x1e4>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4313      	orrs	r3, r2
 80044be:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80044c2:	d30d      	bcc.n	80044e0 <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 80044c4:	4b26      	ldr	r3, [pc, #152]	; (8004560 <_tx_thread_create+0x1e8>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	647b      	str	r3, [r7, #68]	; 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 80044ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d009      	beq.n	80044e4 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 80044d0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044d2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044d4:	643b      	str	r3, [r7, #64]	; 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 80044d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044da:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044dc:	63da      	str	r2, [r3, #60]	; 0x3c
 80044de:	e001      	b.n	80044e4 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 80044e0:	2300      	movs	r3, #0
 80044e2:	647b      	str	r3, [r7, #68]	; 0x44
 80044e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80044e6:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80044e8:	6a3b      	ldr	r3, [r7, #32]
 80044ea:	f383 8810 	msr	PRIMASK, r3
}
 80044ee:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f000 fa4d 	bl	8004990 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 80044f6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d01e      	beq.n	800453a <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 80044fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004500:	63da      	str	r2, [r3, #60]	; 0x3c
 8004502:	e01a      	b.n	800453a <_tx_thread_create+0x1c2>
 8004504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004506:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	f383 8810 	msr	PRIMASK, r3
}
 800450e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004510:	f3ef 8310 	mrs	r3, PRIMASK
 8004514:	61bb      	str	r3, [r7, #24]
    return(posture);
 8004516:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8004518:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800451a:	b672      	cpsid	i
    return(int_posture);
 800451c:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800451e:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 8004520:	4b0d      	ldr	r3, [pc, #52]	; (8004558 <_tx_thread_create+0x1e0>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	3b01      	subs	r3, #1
 8004526:	4a0c      	ldr	r2, [pc, #48]	; (8004558 <_tx_thread_create+0x1e0>)
 8004528:	6013      	str	r3, [r2, #0]
 800452a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800452c:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800452e:	69fb      	ldr	r3, [r7, #28]
 8004530:	f383 8810 	msr	PRIMASK, r3
}
 8004534:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8004536:	f000 f9f1 	bl	800491c <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 800453a:	2300      	movs	r3, #0
}
 800453c:	4618      	mov	r0, r3
 800453e:	3748      	adds	r7, #72	; 0x48
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	08004ef5 	.word	0x08004ef5
 8004548:	080046a5 	.word	0x080046a5
 800454c:	54485244 	.word	0x54485244
 8004550:	20006c14 	.word	0x20006c14
 8004554:	20006c10 	.word	0x20006c10
 8004558:	20006d28 	.word	0x20006d28
 800455c:	2000000c 	.word	0x2000000c
 8004560:	20006c0c 	.word	0x20006c0c

08004564 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 8004564:	b580      	push	{r7, lr}
 8004566:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 8004568:	4b14      	ldr	r3, [pc, #80]	; (80045bc <_tx_thread_initialize+0x58>)
 800456a:	2200      	movs	r2, #0
 800456c:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 800456e:	4b14      	ldr	r3, [pc, #80]	; (80045c0 <_tx_thread_initialize+0x5c>)
 8004570:	2200      	movs	r2, #0
 8004572:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 8004574:	2208      	movs	r2, #8
 8004576:	2100      	movs	r1, #0
 8004578:	4812      	ldr	r0, [pc, #72]	; (80045c4 <_tx_thread_initialize+0x60>)
 800457a:	f001 fc0d 	bl	8005d98 <memset>
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 800457e:	4b12      	ldr	r3, [pc, #72]	; (80045c8 <_tx_thread_initialize+0x64>)
 8004580:	2240      	movs	r2, #64	; 0x40
 8004582:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 8004584:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004588:	2100      	movs	r1, #0
 800458a:	4810      	ldr	r0, [pc, #64]	; (80045cc <_tx_thread_initialize+0x68>)
 800458c:	f001 fc04 	bl	8005d98 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 8004590:	4b0f      	ldr	r3, [pc, #60]	; (80045d0 <_tx_thread_initialize+0x6c>)
 8004592:	2200      	movs	r2, #0
 8004594:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 8004596:	4b0f      	ldr	r3, [pc, #60]	; (80045d4 <_tx_thread_initialize+0x70>)
 8004598:	2200      	movs	r2, #0
 800459a:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 800459c:	4b0e      	ldr	r3, [pc, #56]	; (80045d8 <_tx_thread_initialize+0x74>)
 800459e:	2200      	movs	r2, #0
 80045a0:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 80045a2:	4b0e      	ldr	r3, [pc, #56]	; (80045dc <_tx_thread_initialize+0x78>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 80045a8:	4b0d      	ldr	r3, [pc, #52]	; (80045e0 <_tx_thread_initialize+0x7c>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f043 7302 	orr.w	r3, r3, #34078720	; 0x2080000
 80045b0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    _tx_build_options =  _tx_build_options 
 80045b4:	4a0a      	ldr	r2, [pc, #40]	; (80045e0 <_tx_thread_initialize+0x7c>)
 80045b6:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 80045b8:	bf00      	nop
 80045ba:	bd80      	pop	{r7, pc}
 80045bc:	20006c08 	.word	0x20006c08
 80045c0:	20006c0c 	.word	0x20006c0c
 80045c4:	20006c18 	.word	0x20006c18
 80045c8:	20006c24 	.word	0x20006c24
 80045cc:	20006c28 	.word	0x20006c28
 80045d0:	20006c10 	.word	0x20006c10
 80045d4:	20006c14 	.word	0x20006c14
 80045d8:	20006d28 	.word	0x20006d28
 80045dc:	20006d2c 	.word	0x20006d2c
 80045e0:	20006d30 	.word	0x20006d30

080045e4 <_tx_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_resume(TX_THREAD *thread_ptr)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b08c      	sub	sp, #48	; 0x30
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]

TX_INTERRUPT_SAVE_AREA

UINT        status;
TX_THREAD   *saved_thread_ptr;
UINT        saved_threshold =  ((UINT) 0);
 80045ec:	2300      	movs	r3, #0
 80045ee:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80045f0:	f3ef 8310 	mrs	r3, PRIMASK
 80045f4:	61fb      	str	r3, [r7, #28]
    return(posture);
 80045f6:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80045f8:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80045fa:	b672      	cpsid	i
    return(int_posture);
 80045fc:	69bb      	ldr	r3, [r7, #24]
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80045fe:	623b      	str	r3, [r7, #32]
    /* Log this kernel call.  */
    TX_EL_THREAD_RESUME_INSERT

    /* Determine if the thread is suspended or in the process of suspending.
       If so, call the thread resume processing.  */
    if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004604:	2b03      	cmp	r3, #3
 8004606:	d12f      	bne.n	8004668 <_tx_thread_resume+0x84>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004608:	f3ef 8305 	mrs	r3, IPSR
 800460c:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800460e:	697a      	ldr	r2, [r7, #20]
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8004610:	4b21      	ldr	r3, [pc, #132]	; (8004698 <_tx_thread_resume+0xb4>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	4313      	orrs	r3, r2
 8004616:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 800461a:	d30d      	bcc.n	8004638 <_tx_thread_resume+0x54>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 800461c:	4b1f      	ldr	r3, [pc, #124]	; (800469c <_tx_thread_resume+0xb8>)
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	62bb      	str	r3, [r7, #40]	; 0x28

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8004622:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004624:	2b00      	cmp	r3, #0
 8004626:	d009      	beq.n	800463c <_tx_thread_resume+0x58>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 8004628:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800462a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800462c:	627b      	str	r3, [r7, #36]	; 0x24

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 800462e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004632:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004634:	63da      	str	r2, [r3, #60]	; 0x3c
 8004636:	e001      	b.n	800463c <_tx_thread_resume+0x58>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 8004638:	2300      	movs	r3, #0
 800463a:	62bb      	str	r3, [r7, #40]	; 0x28
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Temporarily disable preemption.  */
        _tx_thread_preempt_disable++;
 800463c:	4b18      	ldr	r3, [pc, #96]	; (80046a0 <_tx_thread_resume+0xbc>)
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	3301      	adds	r3, #1
 8004642:	4a17      	ldr	r2, [pc, #92]	; (80046a0 <_tx_thread_resume+0xbc>)
 8004644:	6013      	str	r3, [r2, #0]
 8004646:	6a3b      	ldr	r3, [r7, #32]
 8004648:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800464a:	693b      	ldr	r3, [r7, #16]
 800464c:	f383 8810 	msr	PRIMASK, r3
}
 8004650:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Call the actual resume service to resume the thread.  */
        _tx_thread_system_resume(thread_ptr);
 8004652:	6878      	ldr	r0, [r7, #4]
 8004654:	f000 f99c 	bl	8004990 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8004658:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <_tx_thread_resume+0x80>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 800465e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004660:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004662:	63da      	str	r2, [r3, #60]	; 0x3c
        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#else

        /* Return successful completion.  */
        return(TX_SUCCESS);
 8004664:	2300      	movs	r3, #0
 8004666:	e012      	b.n	800468e <_tx_thread_resume+0xaa>

        /* Setup successful return status.  */
        status =  TX_SUCCESS;
#endif
    }
    else if (thread_ptr -> tx_thread_delayed_suspend == TX_TRUE)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800466c:	2b01      	cmp	r3, #1
 800466e:	d105      	bne.n	800467c <_tx_thread_resume+0x98>
    {

        /* Clear the delayed suspension.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2200      	movs	r2, #0
 8004674:	635a      	str	r2, [r3, #52]	; 0x34

        /* Setup delayed suspend lifted return status.  */
        status =  TX_SUSPEND_LIFTED;
 8004676:	2319      	movs	r3, #25
 8004678:	62fb      	str	r3, [r7, #44]	; 0x2c
 800467a:	e001      	b.n	8004680 <_tx_thread_resume+0x9c>
    }
    else
    {

        /* Setup invalid resume return status.  */
        status =  TX_RESUME_ERROR;
 800467c:	2312      	movs	r3, #18
 800467e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004680:	6a3b      	ldr	r3, [r7, #32]
 8004682:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	f383 8810 	msr	PRIMASK, r3
}
 800468a:	bf00      	nop
        }
    }
#endif

    /* Return completion status. */
    return(status);
 800468c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 800468e:	4618      	mov	r0, r3
 8004690:	3730      	adds	r7, #48	; 0x30
 8004692:	46bd      	mov	sp, r7
 8004694:	bd80      	pop	{r7, pc}
 8004696:	bf00      	nop
 8004698:	2000000c 	.word	0x2000000c
 800469c:	20006c0c 	.word	0x20006c0c
 80046a0:	20006d28 	.word	0x20006d28

080046a4 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 80046a4:	b580      	push	{r7, lr}
 80046a6:	b088      	sub	sp, #32
 80046a8:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80046aa:	4b21      	ldr	r3, [pc, #132]	; (8004730 <_tx_thread_shell_entry+0x8c>)
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 80046b0:	69fb      	ldr	r3, [r7, #28]
 80046b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046b4:	69fa      	ldr	r2, [r7, #28]
 80046b6:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80046b8:	4610      	mov	r0, r2
 80046ba:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 80046bc:	4b1d      	ldr	r3, [pc, #116]	; (8004734 <_tx_thread_shell_entry+0x90>)
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d003      	beq.n	80046cc <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 80046c4:	4b1b      	ldr	r3, [pc, #108]	; (8004734 <_tx_thread_shell_entry+0x90>)
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	69f8      	ldr	r0, [r7, #28]
 80046ca:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80046cc:	f3ef 8310 	mrs	r3, PRIMASK
 80046d0:	607b      	str	r3, [r7, #4]
    return(posture);
 80046d2:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 80046d4:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 80046d6:	b672      	cpsid	i
    return(int_posture);
 80046d8:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 80046da:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 80046dc:	69fb      	ldr	r3, [r7, #28]
 80046de:	2201      	movs	r2, #1
 80046e0:	631a      	str	r2, [r3, #48]	; 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80046e2:	69fb      	ldr	r3, [r7, #28]
 80046e4:	2201      	movs	r2, #1
 80046e6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80046e8:	69fb      	ldr	r3, [r7, #28]
 80046ea:	2200      	movs	r2, #0
 80046ec:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 80046ee:	4b12      	ldr	r3, [pc, #72]	; (8004738 <_tx_thread_shell_entry+0x94>)
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	3301      	adds	r3, #1
 80046f4:	4a10      	ldr	r2, [pc, #64]	; (8004738 <_tx_thread_shell_entry+0x94>)
 80046f6:	6013      	str	r3, [r2, #0]
 80046f8:	69bb      	ldr	r3, [r7, #24]
 80046fa:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	f383 8810 	msr	PRIMASK, r3
}
 8004702:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 8004704:	f3ef 8314 	mrs	r3, CONTROL
 8004708:	60fb      	str	r3, [r7, #12]
    return(control_value);
 800470a:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 800470c:	617b      	str	r3, [r7, #20]
 800470e:	697b      	ldr	r3, [r7, #20]
 8004710:	f023 0304 	bic.w	r3, r3, #4
 8004714:	617b      	str	r3, [r7, #20]
 8004716:	697b      	ldr	r3, [r7, #20]
 8004718:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 800471a:	693b      	ldr	r3, [r7, #16]
 800471c:	f383 8814 	msr	CONTROL, r3
}
 8004720:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 8004722:	69f8      	ldr	r0, [r7, #28]
 8004724:	f000 fa4c 	bl	8004bc0 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 8004728:	bf00      	nop
 800472a:	3720      	adds	r7, #32
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}
 8004730:	20006c08 	.word	0x20006c08
 8004734:	20006d2c 	.word	0x20006d2c
 8004738:	20006d28 	.word	0x20006d28

0800473c <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b08e      	sub	sp, #56	; 0x38
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004744:	f3ef 8310 	mrs	r3, PRIMASK
 8004748:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 800474a:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 800474c:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800474e:	b672      	cpsid	i
    return(int_posture);
 8004750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 8004752:	633b      	str	r3, [r7, #48]	; 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8004754:	4b35      	ldr	r3, [pc, #212]	; (800482c <_tx_thread_sleep+0xf0>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	62fb      	str	r3, [r7, #44]	; 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 800475a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800475c:	2b00      	cmp	r3, #0
 800475e:	d108      	bne.n	8004772 <_tx_thread_sleep+0x36>
 8004760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004762:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004764:	6a3b      	ldr	r3, [r7, #32]
 8004766:	f383 8810 	msr	PRIMASK, r3
}
 800476a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800476c:	2313      	movs	r3, #19
 800476e:	637b      	str	r3, [r7, #52]	; 0x34
 8004770:	e056      	b.n	8004820 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004772:	f3ef 8305 	mrs	r3, IPSR
 8004776:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 8004778:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800477a:	4b2d      	ldr	r3, [pc, #180]	; (8004830 <_tx_thread_sleep+0xf4>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4313      	orrs	r3, r2
 8004780:	2b00      	cmp	r3, #0
 8004782:	d008      	beq.n	8004796 <_tx_thread_sleep+0x5a>
 8004784:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004786:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004788:	69bb      	ldr	r3, [r7, #24]
 800478a:	f383 8810 	msr	PRIMASK, r3
}
 800478e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8004790:	2313      	movs	r3, #19
 8004792:	637b      	str	r3, [r7, #52]	; 0x34
 8004794:	e044      	b.n	8004820 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 8004796:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004798:	4a26      	ldr	r2, [pc, #152]	; (8004834 <_tx_thread_sleep+0xf8>)
 800479a:	4293      	cmp	r3, r2
 800479c:	d108      	bne.n	80047b0 <_tx_thread_sleep+0x74>
 800479e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047a0:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	f383 8810 	msr	PRIMASK, r3
}
 80047a8:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 80047aa:	2313      	movs	r3, #19
 80047ac:	637b      	str	r3, [r7, #52]	; 0x34
 80047ae:	e037      	b.n	8004820 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d108      	bne.n	80047c8 <_tx_thread_sleep+0x8c>
 80047b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047b8:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80047ba:	693b      	ldr	r3, [r7, #16]
 80047bc:	f383 8810 	msr	PRIMASK, r3
}
 80047c0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 80047c2:	2300      	movs	r3, #0
 80047c4:	637b      	str	r3, [r7, #52]	; 0x34
 80047c6:	e02b      	b.n	8004820 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 80047c8:	4b1b      	ldr	r3, [pc, #108]	; (8004838 <_tx_thread_sleep+0xfc>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d008      	beq.n	80047e2 <_tx_thread_sleep+0xa6>
 80047d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047d2:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	f383 8810 	msr	PRIMASK, r3
}
 80047da:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 80047dc:	2313      	movs	r3, #19
 80047de:	637b      	str	r3, [r7, #52]	; 0x34
 80047e0:	e01e      	b.n	8004820 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 80047e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047e4:	2204      	movs	r2, #4
 80047e6:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80047e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047ea:	2201      	movs	r2, #1
 80047ec:	639a      	str	r2, [r3, #56]	; 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 80047ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f0:	2200      	movs	r2, #0
 80047f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 80047f6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047f8:	687a      	ldr	r2, [r7, #4]
 80047fa:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80047fc:	4b0e      	ldr	r3, [pc, #56]	; (8004838 <_tx_thread_sleep+0xfc>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	3301      	adds	r3, #1
 8004802:	4a0d      	ldr	r2, [pc, #52]	; (8004838 <_tx_thread_sleep+0xfc>)
 8004804:	6013      	str	r3, [r2, #0]
 8004806:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004808:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	f383 8810 	msr	PRIMASK, r3
}
 8004810:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 8004812:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8004814:	f000 f9d4 	bl	8004bc0 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 8004818:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800481a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800481e:	637b      	str	r3, [r7, #52]	; 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 8004820:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8004822:	4618      	mov	r0, r3
 8004824:	3738      	adds	r7, #56	; 0x38
 8004826:	46bd      	mov	sp, r7
 8004828:	bd80      	pop	{r7, pc}
 800482a:	bf00      	nop
 800482c:	20006c08 	.word	0x20006c08
 8004830:	2000000c 	.word	0x2000000c
 8004834:	20006dd8 	.word	0x20006dd8
 8004838:	20006d28 	.word	0x20006d28

0800483c <_tx_thread_suspend>:
/*                                            a MISRA compliance issue,   */
/*                                            resulting in version 6.1.1  */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_suspend(TX_THREAD *thread_ptr)
{
 800483c:	b580      	push	{r7, lr}
 800483e:	b08a      	sub	sp, #40	; 0x28
 8004840:	af00      	add	r7, sp, #0
 8004842:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004844:	f3ef 8310 	mrs	r3, PRIMASK
 8004848:	61bb      	str	r3, [r7, #24]
    return(posture);
 800484a:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 800484c:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 800484e:	b672      	cpsid	i
    return(int_posture);
 8004850:	697b      	ldr	r3, [r7, #20]


#ifndef TX_INLINE_THREAD_RESUME_SUSPEND

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8004852:	623b      	str	r3, [r7, #32]

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8004854:	4b2e      	ldr	r3, [pc, #184]	; (8004910 <_tx_thread_suspend+0xd4>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	61fb      	str	r3, [r7, #28]

    /* Log this kernel call.  */
    TX_EL_THREAD_SUSPEND_INSERT

    /* Check the specified thread's current status.  */
    if (thread_ptr -> tx_thread_state == TX_READY)
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800485e:	2b00      	cmp	r3, #0
 8004860:	d130      	bne.n	80048c4 <_tx_thread_suspend+0x88>
    {

        /* Initialize status to success.  */
        status =  TX_SUCCESS;
 8004862:	2300      	movs	r3, #0
 8004864:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004866:	f3ef 8305 	mrs	r3, IPSR
 800486a:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 800486c:	693a      	ldr	r2, [r7, #16]

        /* Determine if we are in a thread context.  */
        if (TX_THREAD_GET_SYSTEM_STATE() == ((ULONG) 0))
 800486e:	4b29      	ldr	r3, [pc, #164]	; (8004914 <_tx_thread_suspend+0xd8>)
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	4313      	orrs	r3, r2
 8004874:	2b00      	cmp	r3, #0
 8004876:	d109      	bne.n	800488c <_tx_thread_suspend+0x50>
        {

            /* Yes, we are in a thread context.  */

            /* Determine if the current thread is also the suspending thread.  */
            if (current_thread == thread_ptr)
 8004878:	69fa      	ldr	r2, [r7, #28]
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	429a      	cmp	r2, r3
 800487e:	d105      	bne.n	800488c <_tx_thread_suspend+0x50>
            {

                /* Now determine if the preempt disable flag is non-zero.  */
                if (_tx_thread_preempt_disable != ((UINT) 0))
 8004880:	4b25      	ldr	r3, [pc, #148]	; (8004918 <_tx_thread_suspend+0xdc>)
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	2b00      	cmp	r3, #0
 8004886:	d001      	beq.n	800488c <_tx_thread_suspend+0x50>
                {

                    /* Current thread cannot suspend when the preempt disable flag is non-zero,
                       return an error.  */
                    status =  TX_SUSPEND_ERROR;
 8004888:	2314      	movs	r3, #20
 800488a:	627b      	str	r3, [r7, #36]	; 0x24
                }
            }
        }

        /* Determine if the status is still successful.  */
        if (status == TX_SUCCESS)
 800488c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800488e:	2b00      	cmp	r3, #0
 8004890:	d132      	bne.n	80048f8 <_tx_thread_suspend+0xbc>
        {

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SUSPENDED;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	2203      	movs	r2, #3
 8004896:	631a      	str	r2, [r3, #48]	; 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	2201      	movs	r2, #1
 800489c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Setup for no timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	2200      	movs	r2, #0
 80048a2:	64da      	str	r2, [r3, #76]	; 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80048a4:	4b1c      	ldr	r3, [pc, #112]	; (8004918 <_tx_thread_suspend+0xdc>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	3301      	adds	r3, #1
 80048aa:	4a1b      	ldr	r2, [pc, #108]	; (8004918 <_tx_thread_suspend+0xdc>)
 80048ac:	6013      	str	r3, [r2, #0]
 80048ae:	6a3b      	ldr	r3, [r7, #32]
 80048b0:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f383 8810 	msr	PRIMASK, r3
}
 80048b8:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80048ba:	6878      	ldr	r0, [r7, #4]
 80048bc:	f000 f980 	bl	8004bc0 <_tx_thread_system_suspend>
            /* Return success.  */
            status =  TX_SUCCESS;
#else

            /* If MISRA is not enabled, return directly.  */
            return(TX_SUCCESS);
 80048c0:	2300      	movs	r3, #0
 80048c2:	e020      	b.n	8004906 <_tx_thread_suspend+0xca>
#endif
        }
    }
    else if (thread_ptr -> tx_thread_state == TX_TERMINATED)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048c8:	2b02      	cmp	r3, #2
 80048ca:	d102      	bne.n	80048d2 <_tx_thread_suspend+0x96>
    {

        /* Thread is terminated.  */
        status =  TX_SUSPEND_ERROR;
 80048cc:	2314      	movs	r3, #20
 80048ce:	627b      	str	r3, [r7, #36]	; 0x24
 80048d0:	e012      	b.n	80048f8 <_tx_thread_suspend+0xbc>
    }
    else if (thread_ptr -> tx_thread_state == TX_COMPLETED)
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d102      	bne.n	80048e0 <_tx_thread_suspend+0xa4>
    {

        /* Thread is completed.  */
        status =  TX_SUSPEND_ERROR;
 80048da:	2314      	movs	r3, #20
 80048dc:	627b      	str	r3, [r7, #36]	; 0x24
 80048de:	e00b      	b.n	80048f8 <_tx_thread_suspend+0xbc>
    }
    else if (thread_ptr -> tx_thread_state == TX_SUSPENDED)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e4:	2b03      	cmp	r3, #3
 80048e6:	d102      	bne.n	80048ee <_tx_thread_suspend+0xb2>
    {

        /* Already suspended, just set status to success.  */
        status =  TX_SUCCESS;
 80048e8:	2300      	movs	r3, #0
 80048ea:	627b      	str	r3, [r7, #36]	; 0x24
 80048ec:	e004      	b.n	80048f8 <_tx_thread_suspend+0xbc>
    }
    else
    {

        /* Just set the delayed suspension flag.  */
        thread_ptr -> tx_thread_delayed_suspend =  TX_TRUE;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	2201      	movs	r2, #1
 80048f2:	635a      	str	r2, [r3, #52]	; 0x34

        /* Set status to success.  */
        status =  TX_SUCCESS;
 80048f4:	2300      	movs	r3, #0
 80048f6:	627b      	str	r3, [r7, #36]	; 0x24
 80048f8:	6a3b      	ldr	r3, [r7, #32]
 80048fa:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	f383 8810 	msr	PRIMASK, r3
}
 8004902:	bf00      	nop
    /* Restore interrupts.  */
    TX_RESTORE

    /* Always return success, since this function does not perform error
       checking.  */
    return(status);
 8004904:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    TX_RESTORE

    /* Return completion status.  */
    return(status);
#endif
}
 8004906:	4618      	mov	r0, r3
 8004908:	3728      	adds	r7, #40	; 0x28
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
 800490e:	bf00      	nop
 8004910:	20006c08 	.word	0x20006c08
 8004914:	2000000c 	.word	0x2000000c
 8004918:	20006d28 	.word	0x20006d28

0800491c <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 800491c:	b480      	push	{r7}
 800491e:	b089      	sub	sp, #36	; 0x24
 8004920:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004922:	4b17      	ldr	r3, [pc, #92]	; (8004980 <_tx_thread_system_preempt_check+0x64>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 8004928:	69fb      	ldr	r3, [r7, #28]
 800492a:	2b00      	cmp	r3, #0
 800492c:	d121      	bne.n	8004972 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 800492e:	4b15      	ldr	r3, [pc, #84]	; (8004984 <_tx_thread_system_preempt_check+0x68>)
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 8004934:	4b14      	ldr	r3, [pc, #80]	; (8004988 <_tx_thread_system_preempt_check+0x6c>)
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 800493a:	69ba      	ldr	r2, [r7, #24]
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	429a      	cmp	r2, r3
 8004940:	d017      	beq.n	8004972 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
unsigned int interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004942:	4b12      	ldr	r3, [pc, #72]	; (800498c <_tx_thread_system_preempt_check+0x70>)
 8004944:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004948:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800494a:	f3ef 8305 	mrs	r3, IPSR
 800494e:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8004950:	693b      	ldr	r3, [r7, #16]
    if (__get_ipsr_value() == 0)
 8004952:	2b00      	cmp	r3, #0
 8004954:	d10c      	bne.n	8004970 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004956:	f3ef 8310 	mrs	r3, PRIMASK
 800495a:	60fb      	str	r3, [r7, #12]
    return(posture);
 800495c:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 800495e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004960:	b662      	cpsie	i
}
 8004962:	bf00      	nop
 8004964:	68bb      	ldr	r3, [r7, #8]
 8004966:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	f383 8810 	msr	PRIMASK, r3
}
 800496e:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8004970:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8004972:	bf00      	nop
 8004974:	3724      	adds	r7, #36	; 0x24
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr
 800497e:	bf00      	nop
 8004980:	20006d28 	.word	0x20006d28
 8004984:	20006c08 	.word	0x20006c08
 8004988:	20006c0c 	.word	0x20006c0c
 800498c:	e000ed04 	.word	0xe000ed04

08004990 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b098      	sub	sp, #96	; 0x60
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004998:	f3ef 8310 	mrs	r3, PRIMASK
 800499c:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 800499e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 80049a0:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 80049a2:	b672      	cpsid	i
    return(int_posture);
 80049a4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80049a6:	65fb      	str	r3, [r7, #92]	; 0x5c

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d005      	beq.n	80049bc <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	334c      	adds	r3, #76	; 0x4c
 80049b4:	4618      	mov	r0, r3
 80049b6:	f000 fbd9 	bl	800516c <_tx_timer_system_deactivate>
 80049ba:	e002      	b.n	80049c2 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	64da      	str	r2, [r3, #76]	; 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 80049c2:	4b77      	ldr	r3, [pc, #476]	; (8004ba0 <_tx_thread_system_resume+0x210>)
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	3b01      	subs	r3, #1
 80049c8:	4a75      	ldr	r2, [pc, #468]	; (8004ba0 <_tx_thread_system_resume+0x210>)
 80049ca:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	f040 8099 	bne.w	8004b08 <_tx_thread_system_resume+0x178>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049da:	2b00      	cmp	r3, #0
 80049dc:	f000 80ad 	beq.w	8004b3a <_tx_thread_system_resume+0x1aa>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	f040 8088 	bne.w	8004afa <_tx_thread_system_resume+0x16a>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	631a      	str	r2, [r3, #48]	; 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f4:	65bb      	str	r3, [r7, #88]	; 0x58
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 80049f6:	4a6b      	ldr	r2, [pc, #428]	; (8004ba4 <_tx_thread_system_resume+0x214>)
 80049f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80049fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049fe:	657b      	str	r3, [r7, #84]	; 0x54
                if (head_ptr == TX_NULL)
 8004a00:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d169      	bne.n	8004ada <_tx_thread_system_resume+0x14a>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 8004a06:	4967      	ldr	r1, [pc, #412]	; (8004ba4 <_tx_thread_system_resume+0x214>)
 8004a08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a0a:	687a      	ldr	r2, [r7, #4]
 8004a0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	687a      	ldr	r2, [r7, #4]
 8004a14:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	687a      	ldr	r2, [r7, #4]
 8004a1a:	625a      	str	r2, [r3, #36]	; 0x24

#if TX_MAX_PRIORITIES > 32

                    /* Calculate the index into the bit map array.  */
                    map_index =  priority/((UINT) 32);
 8004a1c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a1e:	095b      	lsrs	r3, r3, #5
 8004a20:	64fb      	str	r3, [r7, #76]	; 0x4c

                    /* Set the active bit to remember that the priority map has something set.  */
                    TX_DIV32_BIT_SET(priority, priority_bit)
 8004a22:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a24:	095b      	lsrs	r3, r3, #5
 8004a26:	2201      	movs	r2, #1
 8004a28:	fa02 f303 	lsl.w	r3, r2, r3
 8004a2c:	64bb      	str	r3, [r7, #72]	; 0x48
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
 8004a2e:	4b5e      	ldr	r3, [pc, #376]	; (8004ba8 <_tx_thread_system_resume+0x218>)
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a34:	4313      	orrs	r3, r2
 8004a36:	4a5c      	ldr	r2, [pc, #368]	; (8004ba8 <_tx_thread_system_resume+0x218>)
 8004a38:	6013      	str	r3, [r2, #0]
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 8004a3a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a3c:	f003 031f 	and.w	r3, r3, #31
 8004a40:	2201      	movs	r2, #1
 8004a42:	fa02 f303 	lsl.w	r3, r2, r3
 8004a46:	64bb      	str	r3, [r7, #72]	; 0x48
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 8004a48:	4a58      	ldr	r2, [pc, #352]	; (8004bac <_tx_thread_system_resume+0x21c>)
 8004a4a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004a50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a52:	431a      	orrs	r2, r3
 8004a54:	4955      	ldr	r1, [pc, #340]	; (8004bac <_tx_thread_system_resume+0x21c>)
 8004a56:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004a58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 8004a5c:	4b54      	ldr	r3, [pc, #336]	; (8004bb0 <_tx_thread_system_resume+0x220>)
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a62:	429a      	cmp	r2, r3
 8004a64:	d269      	bcs.n	8004b3a <_tx_thread_system_resume+0x1aa>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 8004a66:	4a52      	ldr	r2, [pc, #328]	; (8004bb0 <_tx_thread_system_resume+0x220>)
 8004a68:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004a6a:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8004a6c:	4b51      	ldr	r3, [pc, #324]	; (8004bb4 <_tx_thread_system_resume+0x224>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	647b      	str	r3, [r7, #68]	; 0x44

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8004a72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d103      	bne.n	8004a80 <_tx_thread_system_resume+0xf0>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8004a78:	4a4e      	ldr	r2, [pc, #312]	; (8004bb4 <_tx_thread_system_resume+0x224>)
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	6013      	str	r3, [r2, #0]
 8004a7e:	e05c      	b.n	8004b3a <_tx_thread_system_resume+0x1aa>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8004a80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a82:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a84:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a86:	429a      	cmp	r2, r3
 8004a88:	d257      	bcs.n	8004b3a <_tx_thread_system_resume+0x1aa>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8004a8a:	4a4a      	ldr	r2, [pc, #296]	; (8004bb4 <_tx_thread_system_resume+0x224>)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	6013      	str	r3, [r2, #0]
 8004a90:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004a92:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004a94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004a96:	f383 8810 	msr	PRIMASK, r3
}
 8004a9a:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004a9c:	4b40      	ldr	r3, [pc, #256]	; (8004ba0 <_tx_thread_system_resume+0x210>)
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	643b      	str	r3, [r7, #64]	; 0x40
                                if (combined_flags == ((ULONG) 0))
 8004aa2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d174      	bne.n	8004b92 <_tx_thread_system_resume+0x202>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004aa8:	4b43      	ldr	r3, [pc, #268]	; (8004bb8 <_tx_thread_system_resume+0x228>)
 8004aaa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004aae:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004ab0:	f3ef 8305 	mrs	r3, IPSR
 8004ab4:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(ipsr_value);
 8004ab6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    if (__get_ipsr_value() == 0)
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d10c      	bne.n	8004ad6 <_tx_thread_system_resume+0x146>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004abc:	f3ef 8310 	mrs	r3, PRIMASK
 8004ac0:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8004ac2:	6abb      	ldr	r3, [r7, #40]	; 0x28
        interrupt_save = __get_interrupt_posture();
 8004ac4:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004ac6:	b662      	cpsie	i
}
 8004ac8:	bf00      	nop
 8004aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004acc:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004ace:	6a3b      	ldr	r3, [r7, #32]
 8004ad0:	f383 8810 	msr	PRIMASK, r3
}
 8004ad4:	bf00      	nop
}
 8004ad6:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8004ad8:	e05b      	b.n	8004b92 <_tx_thread_system_resume+0x202>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8004ada:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004adc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ade:	653b      	str	r3, [r7, #80]	; 0x50
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8004ae0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8004ae6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004ae8:	687a      	ldr	r2, [r7, #4]
 8004aea:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8004af0:	625a      	str	r2, [r3, #36]	; 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004af6:	621a      	str	r2, [r3, #32]
 8004af8:	e01f      	b.n	8004b3a <_tx_thread_system_resume+0x1aa>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	2200      	movs	r2, #0
 8004afe:	635a      	str	r2, [r3, #52]	; 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2203      	movs	r2, #3
 8004b04:	631a      	str	r2, [r3, #48]	; 0x30
 8004b06:	e018      	b.n	8004b3a <_tx_thread_system_resume+0x1aa>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b0c:	2b01      	cmp	r3, #1
 8004b0e:	d014      	beq.n	8004b3a <_tx_thread_system_resume+0x1aa>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b14:	2b02      	cmp	r3, #2
 8004b16:	d010      	beq.n	8004b3a <_tx_thread_system_resume+0x1aa>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d106      	bne.n	8004b2e <_tx_thread_system_resume+0x19e>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2200      	movs	r2, #0
 8004b24:	639a      	str	r2, [r3, #56]	; 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	2200      	movs	r2, #0
 8004b2a:	631a      	str	r2, [r3, #48]	; 0x30
 8004b2c:	e005      	b.n	8004b3a <_tx_thread_system_resume+0x1aa>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	2200      	movs	r2, #0
 8004b32:	635a      	str	r2, [r3, #52]	; 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	2203      	movs	r2, #3
 8004b38:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8004b3a:	4b20      	ldr	r3, [pc, #128]	; (8004bbc <_tx_thread_system_resume+0x22c>)
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004b40:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004b42:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004b44:	69fb      	ldr	r3, [r7, #28]
 8004b46:	f383 8810 	msr	PRIMASK, r3
}
 8004b4a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8004b4c:	4b19      	ldr	r3, [pc, #100]	; (8004bb4 <_tx_thread_system_resume+0x224>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004b52:	429a      	cmp	r2, r3
 8004b54:	d020      	beq.n	8004b98 <_tx_thread_system_resume+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004b56:	4b12      	ldr	r3, [pc, #72]	; (8004ba0 <_tx_thread_system_resume+0x210>)
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	643b      	str	r3, [r7, #64]	; 0x40
        if (combined_flags == ((ULONG) 0))
 8004b5c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d11a      	bne.n	8004b98 <_tx_thread_system_resume+0x208>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004b62:	4b15      	ldr	r3, [pc, #84]	; (8004bb8 <_tx_thread_system_resume+0x228>)
 8004b64:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004b68:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004b6a:	f3ef 8305 	mrs	r3, IPSR
 8004b6e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8004b70:	69bb      	ldr	r3, [r7, #24]
    if (__get_ipsr_value() == 0)
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10f      	bne.n	8004b96 <_tx_thread_system_resume+0x206>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004b76:	f3ef 8310 	mrs	r3, PRIMASK
 8004b7a:	617b      	str	r3, [r7, #20]
    return(posture);
 8004b7c:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 8004b7e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004b80:	b662      	cpsie	i
}
 8004b82:	bf00      	nop
 8004b84:	693b      	ldr	r3, [r7, #16]
 8004b86:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	f383 8810 	msr	PRIMASK, r3
}
 8004b8e:	bf00      	nop
}
 8004b90:	e001      	b.n	8004b96 <_tx_thread_system_resume+0x206>
                                return;
 8004b92:	bf00      	nop
 8004b94:	e000      	b.n	8004b98 <_tx_thread_system_resume+0x208>
 8004b96:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8004b98:	3760      	adds	r7, #96	; 0x60
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	20006d28 	.word	0x20006d28
 8004ba4:	20006c28 	.word	0x20006c28
 8004ba8:	20006c20 	.word	0x20006c20
 8004bac:	20006c18 	.word	0x20006c18
 8004bb0:	20006c24 	.word	0x20006c24
 8004bb4:	20006c0c 	.word	0x20006c0c
 8004bb8:	e000ed04 	.word	0xe000ed04
 8004bbc:	20006c08 	.word	0x20006c08

08004bc0 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b09e      	sub	sp, #120	; 0x78
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8004bc8:	4b98      	ldr	r3, [pc, #608]	; (8004e2c <_tx_thread_system_suspend+0x26c>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	673b      	str	r3, [r7, #112]	; 0x70
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004bce:	f3ef 8310 	mrs	r3, PRIMASK
 8004bd2:	64bb      	str	r3, [r7, #72]	; 0x48
    return(posture);
 8004bd4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
    int_posture = __get_interrupt_posture();
 8004bd6:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile ("CPSID i" : : : "memory");
 8004bd8:	b672      	cpsid	i
    return(int_posture);
 8004bda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8004bdc:	66fb      	str	r3, [r7, #108]	; 0x6c

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d112      	bne.n	8004c0c <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bea:	66bb      	str	r3, [r7, #104]	; 0x68

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8004bec:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d008      	beq.n	8004c04 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8004bf2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004bf4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bf8:	d004      	beq.n	8004c04 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	334c      	adds	r3, #76	; 0x4c
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 fa52 	bl	80050a8 <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	69db      	ldr	r3, [r3, #28]
 8004c08:	4a89      	ldr	r2, [pc, #548]	; (8004e30 <_tx_thread_system_suspend+0x270>)
 8004c0a:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8004c0c:	4b89      	ldr	r3, [pc, #548]	; (8004e34 <_tx_thread_system_suspend+0x274>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	3b01      	subs	r3, #1
 8004c12:	4a88      	ldr	r2, [pc, #544]	; (8004e34 <_tx_thread_system_suspend+0x274>)
 8004c14:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	f040 80d4 	bne.w	8004dc8 <_tx_thread_system_suspend+0x208>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	639a      	str	r2, [r3, #56]	; 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c2a:	667b      	str	r3, [r7, #100]	; 0x64

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6a1b      	ldr	r3, [r3, #32]
 8004c30:	663b      	str	r3, [r7, #96]	; 0x60

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8004c32:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	429a      	cmp	r2, r3
 8004c38:	d016      	beq.n	8004c68 <_tx_thread_system_suspend+0xa8>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3e:	64fb      	str	r3, [r7, #76]	; 0x4c

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8004c40:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004c42:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004c44:	625a      	str	r2, [r3, #36]	; 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8004c46:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c48:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004c4a:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8004c4c:	4a7a      	ldr	r2, [pc, #488]	; (8004e38 <_tx_thread_system_suspend+0x278>)
 8004c4e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c54:	687a      	ldr	r2, [r7, #4]
 8004c56:	429a      	cmp	r2, r3
 8004c58:	f040 8085 	bne.w	8004d66 <_tx_thread_system_suspend+0x1a6>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8004c5c:	4976      	ldr	r1, [pc, #472]	; (8004e38 <_tx_thread_system_suspend+0x278>)
 8004c5e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c60:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8004c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8004c66:	e07e      	b.n	8004d66 <_tx_thread_system_suspend+0x1a6>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8004c68:	4a73      	ldr	r2, [pc, #460]	; (8004e38 <_tx_thread_system_suspend+0x278>)
 8004c6a:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c6c:	2100      	movs	r1, #0
 8004c6e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

#if TX_MAX_PRIORITIES > 32

            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
 8004c72:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c74:	095b      	lsrs	r3, r3, #5
 8004c76:	677b      	str	r3, [r7, #116]	; 0x74
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8004c78:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004c7a:	f003 031f 	and.w	r3, r3, #31
 8004c7e:	2201      	movs	r2, #1
 8004c80:	fa02 f303 	lsl.w	r3, r2, r3
 8004c84:	65fb      	str	r3, [r7, #92]	; 0x5c
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8004c86:	4a6d      	ldr	r2, [pc, #436]	; (8004e3c <_tx_thread_system_suspend+0x27c>)
 8004c88:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c8a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004c8e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004c90:	43db      	mvns	r3, r3
 8004c92:	401a      	ands	r2, r3
 8004c94:	4969      	ldr	r1, [pc, #420]	; (8004e3c <_tx_thread_system_suspend+0x27c>)
 8004c96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004c98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

#if TX_MAX_PRIORITIES > 32

            /* Determine if there are any other bits set in this priority map.  */
            if (_tx_thread_priority_maps[MAP_INDEX] == ((ULONG) 0))
 8004c9c:	4a67      	ldr	r2, [pc, #412]	; (8004e3c <_tx_thread_system_suspend+0x27c>)
 8004c9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ca0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d10c      	bne.n	8004cc2 <_tx_thread_system_suspend+0x102>
            {

                /* No, clear the active bit to signify this priority map has nothing set.  */
                TX_DIV32_BIT_SET(priority, priority_bit)
 8004ca8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004caa:	095b      	lsrs	r3, r3, #5
 8004cac:	2201      	movs	r2, #1
 8004cae:	fa02 f303 	lsl.w	r3, r2, r3
 8004cb2:	65fb      	str	r3, [r7, #92]	; 0x5c
                _tx_thread_priority_map_active =  _tx_thread_priority_map_active & (~(priority_bit));
 8004cb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004cb6:	43da      	mvns	r2, r3
 8004cb8:	4b61      	ldr	r3, [pc, #388]	; (8004e40 <_tx_thread_system_suspend+0x280>)
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	4013      	ands	r3, r2
 8004cbe:	4a60      	ldr	r2, [pc, #384]	; (8004e40 <_tx_thread_system_suspend+0x280>)
 8004cc0:	6013      	str	r3, [r2, #0]
#endif

#if TX_MAX_PRIORITIES > 32

            /* Calculate the index to find the next highest priority thread ready for execution.  */
            priority_map =    _tx_thread_priority_map_active;
 8004cc2:	4b5f      	ldr	r3, [pc, #380]	; (8004e40 <_tx_thread_system_suspend+0x280>)
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	65bb      	str	r3, [r7, #88]	; 0x58

            /* Determine if there is anything.   */
            if (priority_map != ((ULONG) 0))
 8004cc8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	d007      	beq.n	8004cde <_tx_thread_system_suspend+0x11e>
            {

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, map_index)
 8004cce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cd0:	fa93 f3a3 	rbit	r3, r3
 8004cd4:	65bb      	str	r3, [r7, #88]	; 0x58
 8004cd6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cd8:	fab3 f383 	clz	r3, r3
 8004cdc:	677b      	str	r3, [r7, #116]	; 0x74
            }

            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
 8004cde:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ce0:	015b      	lsls	r3, r3, #5
 8004ce2:	657b      	str	r3, [r7, #84]	; 0x54
            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8004ce4:	4a55      	ldr	r2, [pc, #340]	; (8004e3c <_tx_thread_system_suspend+0x27c>)
 8004ce6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004ce8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cec:	65bb      	str	r3, [r7, #88]	; 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 8004cee:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d12b      	bne.n	8004d4c <_tx_thread_system_suspend+0x18c>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8004cf4:	4b53      	ldr	r3, [pc, #332]	; (8004e44 <_tx_thread_system_suspend+0x284>)
 8004cf6:	2240      	movs	r2, #64	; 0x40
 8004cf8:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8004cfa:	4b53      	ldr	r3, [pc, #332]	; (8004e48 <_tx_thread_system_suspend+0x288>)
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	601a      	str	r2, [r3, #0]
 8004d00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d02:	643b      	str	r3, [r7, #64]	; 0x40
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004d04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d06:	f383 8810 	msr	PRIMASK, r3
}
 8004d0a:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004d0c:	4b49      	ldr	r3, [pc, #292]	; (8004e34 <_tx_thread_system_suspend+0x274>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	653b      	str	r3, [r7, #80]	; 0x50
                if (combined_flags == ((ULONG) 0))
 8004d12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	f040 8081 	bne.w	8004e1c <_tx_thread_system_suspend+0x25c>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004d1a:	4b4c      	ldr	r3, [pc, #304]	; (8004e4c <_tx_thread_system_suspend+0x28c>)
 8004d1c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d20:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004d22:	f3ef 8305 	mrs	r3, IPSR
 8004d26:	63fb      	str	r3, [r7, #60]	; 0x3c
    return(ipsr_value);
 8004d28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    if (__get_ipsr_value() == 0)
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10c      	bne.n	8004d48 <_tx_thread_system_suspend+0x188>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004d2e:	f3ef 8310 	mrs	r3, PRIMASK
 8004d32:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8004d34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
        interrupt_save = __get_interrupt_posture();
 8004d36:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004d38:	b662      	cpsie	i
}
 8004d3a:	bf00      	nop
 8004d3c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d3e:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004d40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d42:	f383 8810 	msr	PRIMASK, r3
}
 8004d46:	bf00      	nop
}
 8004d48:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8004d4a:	e067      	b.n	8004e1c <_tx_thread_system_suspend+0x25c>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8004d4c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004d4e:	fa93 f3a3 	rbit	r3, r3
 8004d52:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d54:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004d56:	fab3 f383 	clz	r3, r3
 8004d5a:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8004d5c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8004d5e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004d60:	4413      	add	r3, r2
 8004d62:	4a38      	ldr	r2, [pc, #224]	; (8004e44 <_tx_thread_system_suspend+0x284>)
 8004d64:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8004d66:	4b38      	ldr	r3, [pc, #224]	; (8004e48 <_tx_thread_system_suspend+0x288>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	687a      	ldr	r2, [r7, #4]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d12b      	bne.n	8004dc8 <_tx_thread_system_suspend+0x208>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8004d70:	4b34      	ldr	r3, [pc, #208]	; (8004e44 <_tx_thread_system_suspend+0x284>)
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	4a30      	ldr	r2, [pc, #192]	; (8004e38 <_tx_thread_system_suspend+0x278>)
 8004d76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d7a:	4a33      	ldr	r2, [pc, #204]	; (8004e48 <_tx_thread_system_suspend+0x288>)
 8004d7c:	6013      	str	r3, [r2, #0]
 8004d7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004d80:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004d82:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d84:	f383 8810 	msr	PRIMASK, r3
}
 8004d88:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004d8a:	4b2a      	ldr	r3, [pc, #168]	; (8004e34 <_tx_thread_system_suspend+0x274>)
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	653b      	str	r3, [r7, #80]	; 0x50
            if (combined_flags == ((ULONG) 0))
 8004d90:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d144      	bne.n	8004e20 <_tx_thread_system_suspend+0x260>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004d96:	4b2d      	ldr	r3, [pc, #180]	; (8004e4c <_tx_thread_system_suspend+0x28c>)
 8004d98:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d9c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004d9e:	f3ef 8305 	mrs	r3, IPSR
 8004da2:	62bb      	str	r3, [r7, #40]	; 0x28
    return(ipsr_value);
 8004da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
    if (__get_ipsr_value() == 0)
 8004da6:	2b00      	cmp	r3, #0
 8004da8:	d10c      	bne.n	8004dc4 <_tx_thread_system_suspend+0x204>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004daa:	f3ef 8310 	mrs	r3, PRIMASK
 8004dae:	627b      	str	r3, [r7, #36]	; 0x24
    return(posture);
 8004db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
        interrupt_save = __get_interrupt_posture();
 8004db2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004db4:	b662      	cpsie	i
}
 8004db6:	bf00      	nop
 8004db8:	6a3b      	ldr	r3, [r7, #32]
 8004dba:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	f383 8810 	msr	PRIMASK, r3
}
 8004dc2:	bf00      	nop
}
 8004dc4:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8004dc6:	e02b      	b.n	8004e20 <_tx_thread_system_suspend+0x260>
 8004dc8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004dca:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004dcc:	69bb      	ldr	r3, [r7, #24]
 8004dce:	f383 8810 	msr	PRIMASK, r3
}
 8004dd2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8004dd4:	4b1c      	ldr	r3, [pc, #112]	; (8004e48 <_tx_thread_system_suspend+0x288>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d022      	beq.n	8004e24 <_tx_thread_system_suspend+0x264>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8004dde:	4b15      	ldr	r3, [pc, #84]	; (8004e34 <_tx_thread_system_suspend+0x274>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	653b      	str	r3, [r7, #80]	; 0x50
        if (combined_flags == ((ULONG) 0))
 8004de4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d11c      	bne.n	8004e24 <_tx_thread_system_suspend+0x264>
    *((ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8004dea:	4b18      	ldr	r3, [pc, #96]	; (8004e4c <_tx_thread_system_suspend+0x28c>)
 8004dec:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004df0:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8004df2:	f3ef 8305 	mrs	r3, IPSR
 8004df6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8004df8:	697b      	ldr	r3, [r7, #20]
    if (__get_ipsr_value() == 0)
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d10c      	bne.n	8004e18 <_tx_thread_system_suspend+0x258>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004dfe:	f3ef 8310 	mrs	r3, PRIMASK
 8004e02:	613b      	str	r3, [r7, #16]
    return(posture);
 8004e04:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 8004e06:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8004e08:	b662      	cpsie	i
}
 8004e0a:	bf00      	nop
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004e10:	68bb      	ldr	r3, [r7, #8]
 8004e12:	f383 8810 	msr	PRIMASK, r3
}
 8004e16:	bf00      	nop
}
 8004e18:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8004e1a:	e003      	b.n	8004e24 <_tx_thread_system_suspend+0x264>
                return;
 8004e1c:	bf00      	nop
 8004e1e:	e002      	b.n	8004e26 <_tx_thread_system_suspend+0x266>
            return;
 8004e20:	bf00      	nop
 8004e22:	e000      	b.n	8004e26 <_tx_thread_system_suspend+0x266>
    return;
 8004e24:	bf00      	nop
}
 8004e26:	3778      	adds	r7, #120	; 0x78
 8004e28:	46bd      	mov	sp, r7
 8004e2a:	bd80      	pop	{r7, pc}
 8004e2c:	20006c08 	.word	0x20006c08
 8004e30:	20007298 	.word	0x20007298
 8004e34:	20006d28 	.word	0x20006d28
 8004e38:	20006c28 	.word	0x20006c28
 8004e3c:	20006c18 	.word	0x20006c18
 8004e40:	20006c20 	.word	0x20006c20
 8004e44:	20006c24 	.word	0x20006c24
 8004e48:	20006c0c 	.word	0x20006c0c
 8004e4c:	e000ed04 	.word	0xe000ed04

08004e50 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b087      	sub	sp, #28
 8004e54:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8004e56:	4b21      	ldr	r3, [pc, #132]	; (8004edc <_tx_thread_time_slice+0x8c>)
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004e5c:	f3ef 8310 	mrs	r3, PRIMASK
 8004e60:	60fb      	str	r3, [r7, #12]
    return(posture);
 8004e62:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8004e64:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004e66:	b672      	cpsid	i
    return(int_posture);
 8004e68:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8004e6a:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8004e6c:	4b1c      	ldr	r3, [pc, #112]	; (8004ee0 <_tx_thread_time_slice+0x90>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8004e72:	697b      	ldr	r3, [r7, #20]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d024      	beq.n	8004ec2 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8004e78:	697b      	ldr	r3, [r7, #20]
 8004e7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d120      	bne.n	8004ec2 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	69da      	ldr	r2, [r3, #28]
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8004e88:	697b      	ldr	r3, [r7, #20]
 8004e8a:	699b      	ldr	r3, [r3, #24]
 8004e8c:	4a15      	ldr	r2, [pc, #84]	; (8004ee4 <_tx_thread_time_slice+0x94>)
 8004e8e:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8004e90:	697b      	ldr	r3, [r7, #20]
 8004e92:	6a1b      	ldr	r3, [r3, #32]
 8004e94:	697a      	ldr	r2, [r7, #20]
 8004e96:	429a      	cmp	r2, r3
 8004e98:	d013      	beq.n	8004ec2 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8004e9a:	697b      	ldr	r3, [r7, #20]
 8004e9c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004e9e:	697b      	ldr	r3, [r7, #20]
 8004ea0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d10d      	bne.n	8004ec2 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 8004ea6:	697b      	ldr	r3, [r7, #20]
 8004ea8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eaa:	697a      	ldr	r2, [r7, #20]
 8004eac:	6a12      	ldr	r2, [r2, #32]
 8004eae:	490e      	ldr	r1, [pc, #56]	; (8004ee8 <_tx_thread_time_slice+0x98>)
 8004eb0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8004eb4:	4b0d      	ldr	r3, [pc, #52]	; (8004eec <_tx_thread_time_slice+0x9c>)
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a0b      	ldr	r2, [pc, #44]	; (8004ee8 <_tx_thread_time_slice+0x98>)
 8004eba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ebe:	4a0c      	ldr	r2, [pc, #48]	; (8004ef0 <_tx_thread_time_slice+0xa0>)
 8004ec0:	6013      	str	r3, [r2, #0]
 8004ec2:	693b      	ldr	r3, [r7, #16]
 8004ec4:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	f383 8810 	msr	PRIMASK, r3
}
 8004ecc:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8004ece:	bf00      	nop
 8004ed0:	371c      	adds	r7, #28
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ed8:	4770      	bx	lr
 8004eda:	bf00      	nop
 8004edc:	20006c08 	.word	0x20006c08
 8004ee0:	20006d38 	.word	0x20006d38
 8004ee4:	20007298 	.word	0x20007298
 8004ee8:	20006c28 	.word	0x20006c28
 8004eec:	20006c24 	.word	0x20006c24
 8004ef0:	20006c0c 	.word	0x20006c0c

08004ef4 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8004ef4:	b580      	push	{r7, lr}
 8004ef6:	b08a      	sub	sp, #40	; 0x28
 8004ef8:	af00      	add	r7, sp, #0
 8004efa:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004f00:	f3ef 8310 	mrs	r3, PRIMASK
 8004f04:	617b      	str	r3, [r7, #20]
    return(posture);
 8004f06:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8004f08:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004f0a:	b672      	cpsid	i
    return(int_posture);
 8004f0c:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8004f0e:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8004f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f14:	2b04      	cmp	r3, #4
 8004f16:	d10e      	bne.n	8004f36 <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8004f18:	4b13      	ldr	r3, [pc, #76]	; (8004f68 <_tx_thread_timeout+0x74>)
 8004f1a:	681b      	ldr	r3, [r3, #0]
 8004f1c:	3301      	adds	r3, #1
 8004f1e:	4a12      	ldr	r2, [pc, #72]	; (8004f68 <_tx_thread_timeout+0x74>)
 8004f20:	6013      	str	r3, [r2, #0]
 8004f22:	6a3b      	ldr	r3, [r7, #32]
 8004f24:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	f383 8810 	msr	PRIMASK, r3
}
 8004f2c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8004f2e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f30:	f7ff fd2e 	bl	8004990 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8004f34:	e013      	b.n	8004f5e <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8004f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f38:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004f3a:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8004f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f3e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8004f42:	61bb      	str	r3, [r7, #24]
 8004f44:	6a3b      	ldr	r3, [r7, #32]
 8004f46:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004f48:	68bb      	ldr	r3, [r7, #8]
 8004f4a:	f383 8810 	msr	PRIMASK, r3
}
 8004f4e:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8004f50:	69fb      	ldr	r3, [r7, #28]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d003      	beq.n	8004f5e <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8004f56:	69fb      	ldr	r3, [r7, #28]
 8004f58:	69b9      	ldr	r1, [r7, #24]
 8004f5a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004f5c:	4798      	blx	r3
}
 8004f5e:	bf00      	nop
 8004f60:	3728      	adds	r7, #40	; 0x28
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	20006d28 	.word	0x20006d28

08004f6c <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8004f6c:	b580      	push	{r7, lr}
 8004f6e:	b084      	sub	sp, #16
 8004f70:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8004f72:	f3ef 8310 	mrs	r3, PRIMASK
 8004f76:	607b      	str	r3, [r7, #4]
    return(posture);
 8004f78:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8004f7a:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8004f7c:	b672      	cpsid	i
    return(int_posture);
 8004f7e:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8004f80:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8004f82:	4b09      	ldr	r3, [pc, #36]	; (8004fa8 <_tx_timer_expiration_process+0x3c>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	3301      	adds	r3, #1
 8004f88:	4a07      	ldr	r2, [pc, #28]	; (8004fa8 <_tx_timer_expiration_process+0x3c>)
 8004f8a:	6013      	str	r3, [r2, #0]
 8004f8c:	68fb      	ldr	r3, [r7, #12]
 8004f8e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	f383 8810 	msr	PRIMASK, r3
}
 8004f96:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8004f98:	4804      	ldr	r0, [pc, #16]	; (8004fac <_tx_timer_expiration_process+0x40>)
 8004f9a:	f7ff fcf9 	bl	8004990 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8004f9e:	bf00      	nop
 8004fa0:	3710      	adds	r7, #16
 8004fa2:	46bd      	mov	sp, r7
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	20006d28 	.word	0x20006d28
 8004fac:	20006dd8 	.word	0x20006dd8

08004fb0 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8004fb0:	b590      	push	{r4, r7, lr}
 8004fb2:	b089      	sub	sp, #36	; 0x24
 8004fb4:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8004fb6:	4b28      	ldr	r3, [pc, #160]	; (8005058 <_tx_timer_initialize+0xa8>)
 8004fb8:	2200      	movs	r2, #0
 8004fba:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8004fbc:	4b27      	ldr	r3, [pc, #156]	; (800505c <_tx_timer_initialize+0xac>)
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8004fc2:	4b27      	ldr	r3, [pc, #156]	; (8005060 <_tx_timer_initialize+0xb0>)
 8004fc4:	2200      	movs	r2, #0
 8004fc6:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8004fc8:	4b26      	ldr	r3, [pc, #152]	; (8005064 <_tx_timer_initialize+0xb4>)
 8004fca:	2200      	movs	r2, #0
 8004fcc:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8004fce:	4b26      	ldr	r3, [pc, #152]	; (8005068 <_tx_timer_initialize+0xb8>)
 8004fd0:	2200      	movs	r2, #0
 8004fd2:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8004fd4:	2280      	movs	r2, #128	; 0x80
 8004fd6:	2100      	movs	r1, #0
 8004fd8:	4824      	ldr	r0, [pc, #144]	; (800506c <_tx_timer_initialize+0xbc>)
 8004fda:	f000 fedd 	bl	8005d98 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8004fde:	4b24      	ldr	r3, [pc, #144]	; (8005070 <_tx_timer_initialize+0xc0>)
 8004fe0:	4a22      	ldr	r2, [pc, #136]	; (800506c <_tx_timer_initialize+0xbc>)
 8004fe2:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8004fe4:	4b23      	ldr	r3, [pc, #140]	; (8005074 <_tx_timer_initialize+0xc4>)
 8004fe6:	4a21      	ldr	r2, [pc, #132]	; (800506c <_tx_timer_initialize+0xbc>)
 8004fe8:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8004fea:	4b23      	ldr	r3, [pc, #140]	; (8005078 <_tx_timer_initialize+0xc8>)
 8004fec:	4a23      	ldr	r2, [pc, #140]	; (800507c <_tx_timer_initialize+0xcc>)
 8004fee:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8004ff0:	4b21      	ldr	r3, [pc, #132]	; (8005078 <_tx_timer_initialize+0xc8>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	3304      	adds	r3, #4
 8004ff6:	4a20      	ldr	r2, [pc, #128]	; (8005078 <_tx_timer_initialize+0xc8>)
 8004ff8:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8004ffa:	4b21      	ldr	r3, [pc, #132]	; (8005080 <_tx_timer_initialize+0xd0>)
 8004ffc:	4a21      	ldr	r2, [pc, #132]	; (8005084 <_tx_timer_initialize+0xd4>)
 8004ffe:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8005000:	4b21      	ldr	r3, [pc, #132]	; (8005088 <_tx_timer_initialize+0xd8>)
 8005002:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005006:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8005008:	4b20      	ldr	r3, [pc, #128]	; (800508c <_tx_timer_initialize+0xdc>)
 800500a:	2200      	movs	r2, #0
 800500c:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 800500e:	4b1c      	ldr	r3, [pc, #112]	; (8005080 <_tx_timer_initialize+0xd0>)
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	4a1d      	ldr	r2, [pc, #116]	; (8005088 <_tx_timer_initialize+0xd8>)
 8005014:	6812      	ldr	r2, [r2, #0]
 8005016:	491d      	ldr	r1, [pc, #116]	; (800508c <_tx_timer_initialize+0xdc>)
 8005018:	6809      	ldr	r1, [r1, #0]
 800501a:	481c      	ldr	r0, [pc, #112]	; (800508c <_tx_timer_initialize+0xdc>)
 800501c:	6800      	ldr	r0, [r0, #0]
 800501e:	2400      	movs	r4, #0
 8005020:	9405      	str	r4, [sp, #20]
 8005022:	2400      	movs	r4, #0
 8005024:	9404      	str	r4, [sp, #16]
 8005026:	9003      	str	r0, [sp, #12]
 8005028:	9102      	str	r1, [sp, #8]
 800502a:	9201      	str	r2, [sp, #4]
 800502c:	9300      	str	r3, [sp, #0]
 800502e:	4b18      	ldr	r3, [pc, #96]	; (8005090 <_tx_timer_initialize+0xe0>)
 8005030:	4a18      	ldr	r2, [pc, #96]	; (8005094 <_tx_timer_initialize+0xe4>)
 8005032:	4919      	ldr	r1, [pc, #100]	; (8005098 <_tx_timer_initialize+0xe8>)
 8005034:	4819      	ldr	r0, [pc, #100]	; (800509c <_tx_timer_initialize+0xec>)
 8005036:	f7ff f99f 	bl	8004378 <_tx_thread_create>
 800503a:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	2b00      	cmp	r3, #0
 8005040:	d1e5      	bne.n	800500e <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8005042:	4b17      	ldr	r3, [pc, #92]	; (80050a0 <_tx_timer_initialize+0xf0>)
 8005044:	2200      	movs	r2, #0
 8005046:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8005048:	4b16      	ldr	r3, [pc, #88]	; (80050a4 <_tx_timer_initialize+0xf4>)
 800504a:	2200      	movs	r2, #0
 800504c:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 800504e:	bf00      	nop
 8005050:	370c      	adds	r7, #12
 8005052:	46bd      	mov	sp, r7
 8005054:	bd90      	pop	{r4, r7, pc}
 8005056:	bf00      	nop
 8005058:	20006d34 	.word	0x20006d34
 800505c:	20007298 	.word	0x20007298
 8005060:	20006d38 	.word	0x20006d38
 8005064:	20006dc8 	.word	0x20006dc8
 8005068:	20006dd4 	.word	0x20006dd4
 800506c:	20006d3c 	.word	0x20006d3c
 8005070:	20006dbc 	.word	0x20006dbc
 8005074:	20006dc4 	.word	0x20006dc4
 8005078:	20006dc0 	.word	0x20006dc0
 800507c:	20006db8 	.word	0x20006db8
 8005080:	20006e8c 	.word	0x20006e8c
 8005084:	20006e98 	.word	0x20006e98
 8005088:	20006e90 	.word	0x20006e90
 800508c:	20006e94 	.word	0x20006e94
 8005090:	4154494d 	.word	0x4154494d
 8005094:	080051dd 	.word	0x080051dd
 8005098:	080071d4 	.word	0x080071d4
 800509c:	20006dd8 	.word	0x20006dd8
 80050a0:	20006dcc 	.word	0x20006dcc
 80050a4:	20006dd0 	.word	0x20006dd0

080050a8 <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b089      	sub	sp, #36	; 0x24
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d04a      	beq.n	8005152 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050c2:	d046      	beq.n	8005152 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	699b      	ldr	r3, [r3, #24]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d142      	bne.n	8005152 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	2b20      	cmp	r3, #32
 80050d0:	d902      	bls.n	80050d8 <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 80050d2:	231f      	movs	r3, #31
 80050d4:	61bb      	str	r3, [r7, #24]
 80050d6:	e002      	b.n	80050de <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 80050d8:	697b      	ldr	r3, [r7, #20]
 80050da:	3b01      	subs	r3, #1
 80050dc:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 80050de:	4b20      	ldr	r3, [pc, #128]	; (8005160 <_tx_timer_system_activate+0xb8>)
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	69bb      	ldr	r3, [r7, #24]
 80050e4:	009b      	lsls	r3, r3, #2
 80050e6:	4413      	add	r3, r2
 80050e8:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 80050ea:	4b1e      	ldr	r3, [pc, #120]	; (8005164 <_tx_timer_system_activate+0xbc>)
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	69fa      	ldr	r2, [r7, #28]
 80050f0:	429a      	cmp	r2, r3
 80050f2:	d30b      	bcc.n	800510c <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 80050f4:	4b1b      	ldr	r3, [pc, #108]	; (8005164 <_tx_timer_system_activate+0xbc>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	69fa      	ldr	r2, [r7, #28]
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	109b      	asrs	r3, r3, #2
 80050fe:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8005100:	4b19      	ldr	r3, [pc, #100]	; (8005168 <_tx_timer_system_activate+0xc0>)
 8005102:	681a      	ldr	r2, [r3, #0]
 8005104:	693b      	ldr	r3, [r7, #16]
 8005106:	009b      	lsls	r3, r3, #2
 8005108:	4413      	add	r3, r2
 800510a:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 800510c:	69fb      	ldr	r3, [r7, #28]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	2b00      	cmp	r3, #0
 8005112:	d109      	bne.n	8005128 <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	687a      	ldr	r2, [r7, #4]
 800511e:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8005120:	69fb      	ldr	r3, [r7, #28]
 8005122:	687a      	ldr	r2, [r7, #4]
 8005124:	601a      	str	r2, [r3, #0]
 8005126:	e011      	b.n	800514c <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 8005128:	69fb      	ldr	r3, [r7, #28]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8005134:	68bb      	ldr	r3, [r7, #8]
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	687a      	ldr	r2, [r7, #4]
 800513e:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	68fa      	ldr	r2, [r7, #12]
 8005144:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	68ba      	ldr	r2, [r7, #8]
 800514a:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	69fa      	ldr	r2, [r7, #28]
 8005150:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8005152:	bf00      	nop
 8005154:	3724      	adds	r7, #36	; 0x24
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
 800515e:	bf00      	nop
 8005160:	20006dc4 	.word	0x20006dc4
 8005164:	20006dc0 	.word	0x20006dc0
 8005168:	20006dbc 	.word	0x20006dbc

0800516c <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 800516c:	b480      	push	{r7}
 800516e:	b087      	sub	sp, #28
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	699b      	ldr	r3, [r3, #24]
 8005178:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 800517a:	697b      	ldr	r3, [r7, #20]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d026      	beq.n	80051ce <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	691b      	ldr	r3, [r3, #16]
 8005184:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	693b      	ldr	r3, [r7, #16]
 800518a:	429a      	cmp	r2, r3
 800518c:	d108      	bne.n	80051a0 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	687a      	ldr	r2, [r7, #4]
 8005194:	429a      	cmp	r2, r3
 8005196:	d117      	bne.n	80051c8 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 8005198:	697b      	ldr	r3, [r7, #20]
 800519a:	2200      	movs	r2, #0
 800519c:	601a      	str	r2, [r3, #0]
 800519e:	e013      	b.n	80051c8 <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	695b      	ldr	r3, [r3, #20]
 80051a4:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	68fa      	ldr	r2, [r7, #12]
 80051aa:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	693a      	ldr	r2, [r7, #16]
 80051b0:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80051b2:	697b      	ldr	r3, [r7, #20]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	429a      	cmp	r2, r3
 80051ba:	d105      	bne.n	80051c8 <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 80051bc:	693b      	ldr	r3, [r7, #16]
 80051be:	697a      	ldr	r2, [r7, #20]
 80051c0:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 80051c2:	697b      	ldr	r3, [r7, #20]
 80051c4:	693a      	ldr	r2, [r7, #16]
 80051c6:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2200      	movs	r2, #0
 80051cc:	619a      	str	r2, [r3, #24]
    }
}
 80051ce:	bf00      	nop
 80051d0:	371c      	adds	r7, #28
 80051d2:	46bd      	mov	sp, r7
 80051d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d8:	4770      	bx	lr
	...

080051dc <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b098      	sub	sp, #96	; 0x60
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 80051e4:	2300      	movs	r3, #0
 80051e6:	657b      	str	r3, [r7, #84]	; 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	4a73      	ldr	r2, [pc, #460]	; (80053b8 <_tx_timer_thread_entry+0x1dc>)
 80051ec:	4293      	cmp	r3, r2
 80051ee:	f040 80de 	bne.w	80053ae <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80051f2:	f3ef 8310 	mrs	r3, PRIMASK
 80051f6:	643b      	str	r3, [r7, #64]	; 0x40
    return(posture);
 80051f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
    int_posture = __get_interrupt_posture();
 80051fa:	63fb      	str	r3, [r7, #60]	; 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 80051fc:	b672      	cpsid	i
    return(int_posture);
 80051fe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8005200:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8005202:	4b6e      	ldr	r3, [pc, #440]	; (80053bc <_tx_timer_thread_entry+0x1e0>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d003      	beq.n	8005218 <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	f107 020c 	add.w	r2, r7, #12
 8005216:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 8005218:	4b68      	ldr	r3, [pc, #416]	; (80053bc <_tx_timer_thread_entry+0x1e0>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	2200      	movs	r2, #0
 800521e:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8005220:	4b66      	ldr	r3, [pc, #408]	; (80053bc <_tx_timer_thread_entry+0x1e0>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	3304      	adds	r3, #4
 8005226:	4a65      	ldr	r2, [pc, #404]	; (80053bc <_tx_timer_thread_entry+0x1e0>)
 8005228:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800522a:	4b64      	ldr	r3, [pc, #400]	; (80053bc <_tx_timer_thread_entry+0x1e0>)
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	4b64      	ldr	r3, [pc, #400]	; (80053c0 <_tx_timer_thread_entry+0x1e4>)
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	429a      	cmp	r2, r3
 8005234:	d103      	bne.n	800523e <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 8005236:	4b63      	ldr	r3, [pc, #396]	; (80053c4 <_tx_timer_thread_entry+0x1e8>)
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	4a60      	ldr	r2, [pc, #384]	; (80053bc <_tx_timer_thread_entry+0x1e0>)
 800523c:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 800523e:	4b62      	ldr	r3, [pc, #392]	; (80053c8 <_tx_timer_thread_entry+0x1ec>)
 8005240:	2200      	movs	r2, #0
 8005242:	601a      	str	r2, [r3, #0]
 8005244:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005246:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800524a:	f383 8810 	msr	PRIMASK, r3
}
 800524e:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005250:	f3ef 8310 	mrs	r3, PRIMASK
 8005254:	63bb      	str	r3, [r7, #56]	; 0x38
    return(posture);
 8005256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
    int_posture = __get_interrupt_posture();
 8005258:	637b      	str	r3, [r7, #52]	; 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800525a:	b672      	cpsid	i
    return(int_posture);
 800525c:	6b7b      	ldr	r3, [r7, #52]	; 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 800525e:	65fb      	str	r3, [r7, #92]	; 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8005260:	e07f      	b.n	8005362 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	64fb      	str	r3, [r7, #76]	; 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	691b      	ldr	r3, [r3, #16]
 800526a:	64bb      	str	r3, [r7, #72]	; 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 800526c:	2300      	movs	r3, #0
 800526e:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 8005270:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005272:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005274:	429a      	cmp	r2, r3
 8005276:	d102      	bne.n	800527e <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 8005278:	2300      	movs	r3, #0
 800527a:	60fb      	str	r3, [r7, #12]
 800527c:	e00e      	b.n	800529c <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 800527e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005280:	695b      	ldr	r3, [r3, #20]
 8005282:	647b      	str	r3, [r7, #68]	; 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 8005284:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005286:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005288:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 800528a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800528c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800528e:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 8005290:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005292:	f107 020c 	add.w	r2, r7, #12
 8005296:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 8005298:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800529a:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 800529c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	2b20      	cmp	r3, #32
 80052a2:	d911      	bls.n	80052c8 <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80052a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 80052ac:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052ae:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80052b0:	2300      	movs	r3, #0
 80052b2:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80052b4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052b6:	f107 0208 	add.w	r2, r7, #8
 80052ba:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 80052bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052be:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80052c0:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 80052c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052c4:	60bb      	str	r3, [r7, #8]
 80052c6:	e01a      	b.n	80052fe <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 80052c8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	65bb      	str	r3, [r7, #88]	; 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 80052ce:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	657b      	str	r3, [r7, #84]	; 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 80052d4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052d6:	685a      	ldr	r2, [r3, #4]
 80052d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052da:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 80052dc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d009      	beq.n	80052f8 <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80052e4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052e6:	f107 0208 	add.w	r2, r7, #8
 80052ea:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 80052ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052ee:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80052f0:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 80052f2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052f4:	60bb      	str	r3, [r7, #8]
 80052f6:	e002      	b.n	80052fe <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 80052f8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80052fa:	2200      	movs	r2, #0
 80052fc:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 80052fe:	4a33      	ldr	r2, [pc, #204]	; (80053cc <_tx_timer_thread_entry+0x1f0>)
 8005300:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005302:	6013      	str	r3, [r2, #0]
 8005304:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005306:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005308:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800530a:	f383 8810 	msr	PRIMASK, r3
}
 800530e:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8005310:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005312:	2b00      	cmp	r3, #0
 8005314:	d002      	beq.n	800531c <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 8005316:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005318:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800531a:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800531c:	f3ef 8310 	mrs	r3, PRIMASK
 8005320:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8005322:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8005324:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8005326:	b672      	cpsid	i
    return(int_posture);
 8005328:	6a7b      	ldr	r3, [r7, #36]	; 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800532a:	65fb      	str	r3, [r7, #92]	; 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 800532c:	4b27      	ldr	r3, [pc, #156]	; (80053cc <_tx_timer_thread_entry+0x1f0>)
 800532e:	2200      	movs	r2, #0
 8005330:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8005332:	68bb      	ldr	r3, [r7, #8]
 8005334:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005336:	429a      	cmp	r2, r3
 8005338:	d105      	bne.n	8005346 <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800533a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800533c:	2200      	movs	r2, #0
 800533e:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8005340:	6cf8      	ldr	r0, [r7, #76]	; 0x4c
 8005342:	f7ff feb1 	bl	80050a8 <_tx_timer_system_activate>
 8005346:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005348:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800534a:	69bb      	ldr	r3, [r7, #24]
 800534c:	f383 8810 	msr	PRIMASK, r3
}
 8005350:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005352:	f3ef 8310 	mrs	r3, PRIMASK
 8005356:	623b      	str	r3, [r7, #32]
    return(posture);
 8005358:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800535a:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 800535c:	b672      	cpsid	i
    return(int_posture);
 800535e:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8005360:	65fb      	str	r3, [r7, #92]	; 0x5c
            while (expired_timers != TX_NULL)
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	2b00      	cmp	r3, #0
 8005366:	f47f af7c 	bne.w	8005262 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800536a:	4b17      	ldr	r3, [pc, #92]	; (80053c8 <_tx_timer_thread_entry+0x1ec>)
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	2b00      	cmp	r3, #0
 8005370:	d116      	bne.n	80053a0 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 8005372:	4b17      	ldr	r3, [pc, #92]	; (80053d0 <_tx_timer_thread_entry+0x1f4>)
 8005374:	653b      	str	r3, [r7, #80]	; 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8005376:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005378:	2203      	movs	r2, #3
 800537a:	631a      	str	r2, [r3, #48]	; 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800537c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800537e:	2201      	movs	r2, #1
 8005380:	639a      	str	r2, [r3, #56]	; 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 8005382:	4b14      	ldr	r3, [pc, #80]	; (80053d4 <_tx_timer_thread_entry+0x1f8>)
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	3301      	adds	r3, #1
 8005388:	4a12      	ldr	r2, [pc, #72]	; (80053d4 <_tx_timer_thread_entry+0x1f8>)
 800538a:	6013      	str	r3, [r2, #0]
 800538c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800538e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	f383 8810 	msr	PRIMASK, r3
}
 8005396:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 8005398:	6d38      	ldr	r0, [r7, #80]	; 0x50
 800539a:	f7ff fc11 	bl	8004bc0 <_tx_thread_system_suspend>
 800539e:	e728      	b.n	80051f2 <_tx_timer_thread_entry+0x16>
 80053a0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80053a2:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80053a4:	693b      	ldr	r3, [r7, #16]
 80053a6:	f383 8810 	msr	PRIMASK, r3
}
 80053aa:	bf00      	nop
            TX_DISABLE
 80053ac:	e721      	b.n	80051f2 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 80053ae:	bf00      	nop
 80053b0:	3760      	adds	r7, #96	; 0x60
 80053b2:	46bd      	mov	sp, r7
 80053b4:	bd80      	pop	{r7, pc}
 80053b6:	bf00      	nop
 80053b8:	4154494d 	.word	0x4154494d
 80053bc:	20006dc4 	.word	0x20006dc4
 80053c0:	20006dc0 	.word	0x20006dc0
 80053c4:	20006dbc 	.word	0x20006dbc
 80053c8:	20006dc8 	.word	0x20006dc8
 80053cc:	20006dd4 	.word	0x20006dd4
 80053d0:	20006dd8 	.word	0x20006dd8
 80053d4:	20006d28 	.word	0x20006d28

080053d8 <_txe_byte_allocate>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_allocate(TX_BYTE_POOL *pool_ptr, VOID **memory_ptr,
                                    ULONG memory_size,  ULONG wait_option)
{
 80053d8:	b580      	push	{r7, lr}
 80053da:	b08a      	sub	sp, #40	; 0x28
 80053dc:	af00      	add	r7, sp, #0
 80053de:	60f8      	str	r0, [r7, #12]
 80053e0:	60b9      	str	r1, [r7, #8]
 80053e2:	607a      	str	r2, [r7, #4]
 80053e4:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80053e6:	2300      	movs	r3, #0
 80053e8:	627b      	str	r3, [r7, #36]	; 0x24

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d102      	bne.n	80053f6 <_txe_byte_allocate+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80053f0:	2302      	movs	r3, #2
 80053f2:	627b      	str	r3, [r7, #36]	; 0x24
 80053f4:	e029      	b.n	800544a <_txe_byte_allocate+0x72>
    }

    /* Now check for invalid pool ID.  */
    else if  (pool_ptr -> tx_byte_pool_id != TX_BYTE_POOL_ID)
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	4a2d      	ldr	r2, [pc, #180]	; (80054b0 <_txe_byte_allocate+0xd8>)
 80053fc:	4293      	cmp	r3, r2
 80053fe:	d002      	beq.n	8005406 <_txe_byte_allocate+0x2e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8005400:	2302      	movs	r3, #2
 8005402:	627b      	str	r3, [r7, #36]	; 0x24
 8005404:	e021      	b.n	800544a <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid destination for return pointer.  */
    else if (memory_ptr == TX_NULL)
 8005406:	68bb      	ldr	r3, [r7, #8]
 8005408:	2b00      	cmp	r3, #0
 800540a:	d102      	bne.n	8005412 <_txe_byte_allocate+0x3a>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800540c:	2303      	movs	r3, #3
 800540e:	627b      	str	r3, [r7, #36]	; 0x24
 8005410:	e01b      	b.n	800544a <_txe_byte_allocate+0x72>
    }

    /* Check for an invalid memory size.  */
    else if (memory_size == ((ULONG) 0))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d102      	bne.n	800541e <_txe_byte_allocate+0x46>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8005418:	2305      	movs	r3, #5
 800541a:	627b      	str	r3, [r7, #36]	; 0x24
 800541c:	e015      	b.n	800544a <_txe_byte_allocate+0x72>
    }

    /* Determine if the size is greater than the pool size.  */
    else if (memory_size > pool_ptr -> tx_byte_pool_size)
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	69db      	ldr	r3, [r3, #28]
 8005422:	687a      	ldr	r2, [r7, #4]
 8005424:	429a      	cmp	r2, r3
 8005426:	d902      	bls.n	800542e <_txe_byte_allocate+0x56>
    {

        /* Error in size, return appropriate error.  */
        status =  TX_SIZE_ERROR;
 8005428:	2305      	movs	r3, #5
 800542a:	627b      	str	r3, [r7, #36]	; 0x24
 800542c:	e00d      	b.n	800544a <_txe_byte_allocate+0x72>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 800542e:	683b      	ldr	r3, [r7, #0]
 8005430:	2b00      	cmp	r3, #0
 8005432:	d00a      	beq.n	800544a <_txe_byte_allocate+0x72>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005434:	f3ef 8305 	mrs	r3, IPSR
 8005438:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800543a:	69fa      	ldr	r2, [r7, #28]
        {

            /* Is call from ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800543c:	4b1d      	ldr	r3, [pc, #116]	; (80054b4 <_txe_byte_allocate+0xdc>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	4313      	orrs	r3, r2
 8005442:	2b00      	cmp	r3, #0
 8005444:	d001      	beq.n	800544a <_txe_byte_allocate+0x72>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8005446:	2304      	movs	r3, #4
 8005448:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Check for timer execution.  */
    if (status == TX_SUCCESS)
 800544a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800544c:	2b00      	cmp	r3, #0
 800544e:	d108      	bne.n	8005462 <_txe_byte_allocate+0x8a>
    {

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8005450:	4b19      	ldr	r3, [pc, #100]	; (80054b8 <_txe_byte_allocate+0xe0>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	623b      	str	r3, [r7, #32]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 8005456:	6a3b      	ldr	r3, [r7, #32]
 8005458:	4a18      	ldr	r2, [pc, #96]	; (80054bc <_txe_byte_allocate+0xe4>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d101      	bne.n	8005462 <_txe_byte_allocate+0x8a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 800545e:	2313      	movs	r3, #19
 8005460:	627b      	str	r3, [r7, #36]	; 0x24
        }
    }
#endif

    /* Is everything still okay?  */
    if (status == TX_SUCCESS)
 8005462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005464:	2b00      	cmp	r3, #0
 8005466:	d114      	bne.n	8005492 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005468:	f3ef 8305 	mrs	r3, IPSR
 800546c:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800546e:	69ba      	ldr	r2, [r7, #24]
    {

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8005470:	4b10      	ldr	r3, [pc, #64]	; (80054b4 <_txe_byte_allocate+0xdc>)
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4313      	orrs	r3, r2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00b      	beq.n	8005492 <_txe_byte_allocate+0xba>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800547a:	f3ef 8305 	mrs	r3, IPSR
 800547e:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8005480:	697a      	ldr	r2, [r7, #20]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8005482:	4b0c      	ldr	r3, [pc, #48]	; (80054b4 <_txe_byte_allocate+0xdc>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4313      	orrs	r3, r2
 8005488:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 800548c:	d201      	bcs.n	8005492 <_txe_byte_allocate+0xba>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800548e:	2313      	movs	r3, #19
 8005490:	627b      	str	r3, [r7, #36]	; 0x24
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8005492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005494:	2b00      	cmp	r3, #0
 8005496:	d106      	bne.n	80054a6 <_txe_byte_allocate+0xce>
    {

        /* Call actual byte memory allocate function.  */
        status =  _tx_byte_allocate(pool_ptr, memory_ptr, memory_size,  wait_option);
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	68b9      	ldr	r1, [r7, #8]
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f7fd feec 	bl	800327c <_tx_byte_allocate>
 80054a4:	6278      	str	r0, [r7, #36]	; 0x24
    }

    /* Return completion status.  */
    return(status);
 80054a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80054a8:	4618      	mov	r0, r3
 80054aa:	3728      	adds	r7, #40	; 0x28
 80054ac:	46bd      	mov	sp, r7
 80054ae:	bd80      	pop	{r7, pc}
 80054b0:	42595445 	.word	0x42595445
 80054b4:	2000000c 	.word	0x2000000c
 80054b8:	20006c08 	.word	0x20006c08
 80054bc:	20006dd8 	.word	0x20006dd8

080054c0 <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 80054c0:	b580      	push	{r7, lr}
 80054c2:	b092      	sub	sp, #72	; 0x48
 80054c4:	af00      	add	r7, sp, #0
 80054c6:	60f8      	str	r0, [r7, #12]
 80054c8:	60b9      	str	r1, [r7, #8]
 80054ca:	607a      	str	r2, [r7, #4]
 80054cc:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80054ce:	2300      	movs	r3, #0
 80054d0:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d102      	bne.n	80054de <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80054d8:	2302      	movs	r3, #2
 80054da:	647b      	str	r3, [r7, #68]	; 0x44
 80054dc:	e075      	b.n	80055ca <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 80054de:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80054e0:	2b34      	cmp	r3, #52	; 0x34
 80054e2:	d002      	beq.n	80054ea <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 80054e4:	2302      	movs	r3, #2
 80054e6:	647b      	str	r3, [r7, #68]	; 0x44
 80054e8:	e06f      	b.n	80055ca <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80054ea:	f3ef 8310 	mrs	r3, PRIMASK
 80054ee:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 80054f0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 80054f2:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80054f4:	b672      	cpsid	i
    return(int_posture);
 80054f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80054f8:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80054fa:	4b3b      	ldr	r3, [pc, #236]	; (80055e8 <_txe_byte_pool_create+0x128>)
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	3301      	adds	r3, #1
 8005500:	4a39      	ldr	r2, [pc, #228]	; (80055e8 <_txe_byte_pool_create+0x128>)
 8005502:	6013      	str	r3, [r2, #0]
 8005504:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005506:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005508:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800550a:	f383 8810 	msr	PRIMASK, r3
}
 800550e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 8005510:	4b36      	ldr	r3, [pc, #216]	; (80055ec <_txe_byte_pool_create+0x12c>)
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8005516:	2300      	movs	r3, #0
 8005518:	643b      	str	r3, [r7, #64]	; 0x40
 800551a:	e009      	b.n	8005530 <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 800551c:	68fa      	ldr	r2, [r7, #12]
 800551e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005520:	429a      	cmp	r2, r3
 8005522:	d00b      	beq.n	800553c <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8005524:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005526:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005528:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 800552a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800552c:	3301      	adds	r3, #1
 800552e:	643b      	str	r3, [r7, #64]	; 0x40
 8005530:	4b2f      	ldr	r3, [pc, #188]	; (80055f0 <_txe_byte_pool_create+0x130>)
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005536:	429a      	cmp	r2, r3
 8005538:	d3f0      	bcc.n	800551c <_txe_byte_pool_create+0x5c>
 800553a:	e000      	b.n	800553e <_txe_byte_pool_create+0x7e>
                break;
 800553c:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800553e:	f3ef 8310 	mrs	r3, PRIMASK
 8005542:	623b      	str	r3, [r7, #32]
    return(posture);
 8005544:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8005546:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005548:	b672      	cpsid	i
    return(int_posture);
 800554a:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 800554c:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800554e:	4b26      	ldr	r3, [pc, #152]	; (80055e8 <_txe_byte_pool_create+0x128>)
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	3b01      	subs	r3, #1
 8005554:	4a24      	ldr	r2, [pc, #144]	; (80055e8 <_txe_byte_pool_create+0x128>)
 8005556:	6013      	str	r3, [r2, #0]
 8005558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800555a:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800555c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555e:	f383 8810 	msr	PRIMASK, r3
}
 8005562:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 8005564:	f7ff f9da 	bl	800491c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 8005568:	68fa      	ldr	r2, [r7, #12]
 800556a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800556c:	429a      	cmp	r2, r3
 800556e:	d102      	bne.n	8005576 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 8005570:	2302      	movs	r3, #2
 8005572:	647b      	str	r3, [r7, #68]	; 0x44
 8005574:	e029      	b.n	80055ca <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d102      	bne.n	8005582 <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 800557c:	2303      	movs	r3, #3
 800557e:	647b      	str	r3, [r7, #68]	; 0x44
 8005580:	e023      	b.n	80055ca <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	2b63      	cmp	r3, #99	; 0x63
 8005586:	d802      	bhi.n	800558e <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 8005588:	2305      	movs	r3, #5
 800558a:	647b      	str	r3, [r7, #68]	; 0x44
 800558c:	e01d      	b.n	80055ca <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 800558e:	4b19      	ldr	r3, [pc, #100]	; (80055f4 <_txe_byte_pool_create+0x134>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	637b      	str	r3, [r7, #52]	; 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8005594:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005596:	4a18      	ldr	r2, [pc, #96]	; (80055f8 <_txe_byte_pool_create+0x138>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d101      	bne.n	80055a0 <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 800559c:	2313      	movs	r3, #19
 800559e:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80055a0:	f3ef 8305 	mrs	r3, IPSR
 80055a4:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80055a6:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80055a8:	4b14      	ldr	r3, [pc, #80]	; (80055fc <_txe_byte_pool_create+0x13c>)
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4313      	orrs	r3, r2
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d00b      	beq.n	80055ca <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80055b2:	f3ef 8305 	mrs	r3, IPSR
 80055b6:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80055b8:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80055ba:	4b10      	ldr	r3, [pc, #64]	; (80055fc <_txe_byte_pool_create+0x13c>)
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	4313      	orrs	r3, r2
 80055c0:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 80055c4:	d201      	bcs.n	80055ca <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80055c6:	2313      	movs	r3, #19
 80055c8:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80055ca:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d106      	bne.n	80055de <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	68b9      	ldr	r1, [r7, #8]
 80055d6:	68f8      	ldr	r0, [r7, #12]
 80055d8:	f7fd ff92 	bl	8003500 <_tx_byte_pool_create>
 80055dc:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 80055de:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3748      	adds	r7, #72	; 0x48
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}
 80055e8:	20006d28 	.word	0x20006d28
 80055ec:	20006bf8 	.word	0x20006bf8
 80055f0:	20006bfc 	.word	0x20006bfc
 80055f4:	20006c08 	.word	0x20006c08
 80055f8:	20006dd8 	.word	0x20006dd8
 80055fc:	2000000c 	.word	0x2000000c

08005600 <_txe_byte_release>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_release(VOID *memory_ptr)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	b086      	sub	sp, #24
 8005604:	af00      	add	r7, sp, #0
 8005606:	6078      	str	r0, [r7, #4]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8005608:	2300      	movs	r3, #0
 800560a:	617b      	str	r3, [r7, #20]

    /* First check the supplied memory pointer.  */
    if (memory_ptr == TX_NULL)
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d102      	bne.n	8005618 <_txe_byte_release+0x18>
    {

        /* The byte memory pointer is invalid, return appropriate status.  */
        status =  TX_PTR_ERROR;
 8005612:	2303      	movs	r3, #3
 8005614:	617b      	str	r3, [r7, #20]
 8005616:	e01d      	b.n	8005654 <_txe_byte_release+0x54>
    {

#ifndef TX_TIMER_PROCESS_IN_ISR

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(thread_ptr)
 8005618:	4b14      	ldr	r3, [pc, #80]	; (800566c <_txe_byte_release+0x6c>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	613b      	str	r3, [r7, #16]

        /* Check for invalid caller of this function.  First check for a calling thread.  */
        if (thread_ptr == &_tx_timer_thread)
 800561e:	693b      	ldr	r3, [r7, #16]
 8005620:	4a13      	ldr	r2, [pc, #76]	; (8005670 <_txe_byte_release+0x70>)
 8005622:	4293      	cmp	r3, r2
 8005624:	d101      	bne.n	800562a <_txe_byte_release+0x2a>
        {

            /* Invalid caller of this function, return appropriate error code.  */
            status =  TX_CALLER_ERROR;
 8005626:	2313      	movs	r3, #19
 8005628:	617b      	str	r3, [r7, #20]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800562a:	f3ef 8305 	mrs	r3, IPSR
 800562e:	60fb      	str	r3, [r7, #12]
    return(ipsr_value);
 8005630:	68fa      	ldr	r2, [r7, #12]
        }
#endif

        /* Check for interrupt call.  */
        if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8005632:	4b10      	ldr	r3, [pc, #64]	; (8005674 <_txe_byte_release+0x74>)
 8005634:	681b      	ldr	r3, [r3, #0]
 8005636:	4313      	orrs	r3, r2
 8005638:	2b00      	cmp	r3, #0
 800563a:	d00b      	beq.n	8005654 <_txe_byte_release+0x54>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800563c:	f3ef 8305 	mrs	r3, IPSR
 8005640:	60bb      	str	r3, [r7, #8]
    return(ipsr_value);
 8005642:	68ba      	ldr	r2, [r7, #8]
        {

            /* Now, make sure the call is from an interrupt and not initialization.  */
            if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8005644:	4b0b      	ldr	r3, [pc, #44]	; (8005674 <_txe_byte_release+0x74>)
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	4313      	orrs	r3, r2
 800564a:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 800564e:	d201      	bcs.n	8005654 <_txe_byte_release+0x54>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8005650:	2313      	movs	r3, #19
 8005652:	617b      	str	r3, [r7, #20]
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8005654:	697b      	ldr	r3, [r7, #20]
 8005656:	2b00      	cmp	r3, #0
 8005658:	d103      	bne.n	8005662 <_txe_byte_release+0x62>
    {

        /* Call actual byte release function.  */
        status =  _tx_byte_release(memory_ptr);
 800565a:	6878      	ldr	r0, [r7, #4]
 800565c:	f7fe f8f4 	bl	8003848 <_tx_byte_release>
 8005660:	6178      	str	r0, [r7, #20]
    }

    /* Return completion status.  */
    return(status);
 8005662:	697b      	ldr	r3, [r7, #20]
}
 8005664:	4618      	mov	r0, r3
 8005666:	3718      	adds	r7, #24
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}
 800566c:	20006c08 	.word	0x20006c08
 8005670:	20006dd8 	.word	0x20006dd8
 8005674:	2000000c 	.word	0x2000000c

08005678 <_txe_queue_create>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_create(TX_QUEUE *queue_ptr, CHAR *name_ptr, UINT message_size,
                        VOID *queue_start, ULONG queue_size, UINT queue_control_block_size)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b094      	sub	sp, #80	; 0x50
 800567c:	af02      	add	r7, sp, #8
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
 8005684:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8005686:	2300      	movs	r3, #0
 8005688:	647b      	str	r3, [r7, #68]	; 0x44

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	2b00      	cmp	r3, #0
 800568e:	d102      	bne.n	8005696 <_txe_queue_create+0x1e>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8005690:	2309      	movs	r3, #9
 8005692:	647b      	str	r3, [r7, #68]	; 0x44
 8005694:	e083      	b.n	800579e <_txe_queue_create+0x126>
    }

    /* Now check for a valid control block size.  */
    else if (queue_control_block_size != (sizeof(TX_QUEUE)))
 8005696:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005698:	2b38      	cmp	r3, #56	; 0x38
 800569a:	d002      	beq.n	80056a2 <_txe_queue_create+0x2a>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 800569c:	2309      	movs	r3, #9
 800569e:	647b      	str	r3, [r7, #68]	; 0x44
 80056a0:	e07d      	b.n	800579e <_txe_queue_create+0x126>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80056a2:	f3ef 8310 	mrs	r3, PRIMASK
 80056a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    return(posture);
 80056a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    int_posture = __get_interrupt_posture();
 80056aa:	62bb      	str	r3, [r7, #40]	; 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80056ac:	b672      	cpsid	i
    return(int_posture);
 80056ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 80056b0:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 80056b2:	4b43      	ldr	r3, [pc, #268]	; (80057c0 <_txe_queue_create+0x148>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	3301      	adds	r3, #1
 80056b8:	4a41      	ldr	r2, [pc, #260]	; (80057c0 <_txe_queue_create+0x148>)
 80056ba:	6013      	str	r3, [r2, #0]
 80056bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80056be:	633b      	str	r3, [r7, #48]	; 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80056c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80056c2:	f383 8810 	msr	PRIMASK, r3
}
 80056c6:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_queue =   _tx_queue_created_ptr;
 80056c8:	4b3e      	ldr	r3, [pc, #248]	; (80057c4 <_txe_queue_create+0x14c>)
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 80056ce:	2300      	movs	r3, #0
 80056d0:	643b      	str	r3, [r7, #64]	; 0x40
 80056d2:	e009      	b.n	80056e8 <_txe_queue_create+0x70>
        {

            /* Determine if this queue matches the queue in the list.  */
            if (queue_ptr == next_queue)
 80056d4:	68fa      	ldr	r2, [r7, #12]
 80056d6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056d8:	429a      	cmp	r2, r3
 80056da:	d00b      	beq.n	80056f4 <_txe_queue_create+0x7c>
            }
            else
            {

                /* Move to the next queue.  */
                next_queue =  next_queue -> tx_queue_created_next;
 80056dc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80056de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e0:	63fb      	str	r3, [r7, #60]	; 0x3c
        for (i = ((ULONG) 0); i < _tx_queue_created_count; i++)
 80056e2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80056e4:	3301      	adds	r3, #1
 80056e6:	643b      	str	r3, [r7, #64]	; 0x40
 80056e8:	4b37      	ldr	r3, [pc, #220]	; (80057c8 <_txe_queue_create+0x150>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80056ee:	429a      	cmp	r2, r3
 80056f0:	d3f0      	bcc.n	80056d4 <_txe_queue_create+0x5c>
 80056f2:	e000      	b.n	80056f6 <_txe_queue_create+0x7e>
                break;
 80056f4:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80056f6:	f3ef 8310 	mrs	r3, PRIMASK
 80056fa:	623b      	str	r3, [r7, #32]
    return(posture);
 80056fc:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 80056fe:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005700:	b672      	cpsid	i
    return(int_posture);
 8005702:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8005704:	63bb      	str	r3, [r7, #56]	; 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8005706:	4b2e      	ldr	r3, [pc, #184]	; (80057c0 <_txe_queue_create+0x148>)
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	3b01      	subs	r3, #1
 800570c:	4a2c      	ldr	r2, [pc, #176]	; (80057c0 <_txe_queue_create+0x148>)
 800570e:	6013      	str	r3, [r2, #0]
 8005710:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005712:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005716:	f383 8810 	msr	PRIMASK, r3
}
 800571a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800571c:	f7ff f8fe 	bl	800491c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate queue.  */
        if (queue_ptr == next_queue)
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005724:	429a      	cmp	r2, r3
 8005726:	d102      	bne.n	800572e <_txe_queue_create+0xb6>
        {

            /* Queue is already created, return appropriate error code.  */
            status =  TX_QUEUE_ERROR;
 8005728:	2309      	movs	r3, #9
 800572a:	647b      	str	r3, [r7, #68]	; 0x44
 800572c:	e037      	b.n	800579e <_txe_queue_create+0x126>
        }

        /* Check the starting address of the queue.  */
        else if (queue_start == TX_NULL)
 800572e:	683b      	ldr	r3, [r7, #0]
 8005730:	2b00      	cmp	r3, #0
 8005732:	d102      	bne.n	800573a <_txe_queue_create+0xc2>
        {

            /* Invalid starting address of queue.  */
            status =  TX_PTR_ERROR;
 8005734:	2303      	movs	r3, #3
 8005736:	647b      	str	r3, [r7, #68]	; 0x44
 8005738:	e031      	b.n	800579e <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - less than 1.  */
        else if (message_size < TX_1_ULONG)
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d102      	bne.n	8005746 <_txe_queue_create+0xce>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 8005740:	2305      	movs	r3, #5
 8005742:	647b      	str	r3, [r7, #68]	; 0x44
 8005744:	e02b      	b.n	800579e <_txe_queue_create+0x126>
        }

        /* Check for an invalid message size - greater than 16.  */
        else if (message_size > TX_16_ULONG)
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	2b10      	cmp	r3, #16
 800574a:	d902      	bls.n	8005752 <_txe_queue_create+0xda>
        {

            /* Invalid message size specified.  */
            status =  TX_SIZE_ERROR;
 800574c:	2305      	movs	r3, #5
 800574e:	647b      	str	r3, [r7, #68]	; 0x44
 8005750:	e025      	b.n	800579e <_txe_queue_create+0x126>
        }

        /* Check on the queue size.  */
        else if ((queue_size/(sizeof(ULONG))) < message_size)
 8005752:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005754:	089b      	lsrs	r3, r3, #2
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	429a      	cmp	r2, r3
 800575a:	d902      	bls.n	8005762 <_txe_queue_create+0xea>
        {

            /* Invalid queue size specified.  */
            status =  TX_SIZE_ERROR;
 800575c:	2305      	movs	r3, #5
 800575e:	647b      	str	r3, [r7, #68]	; 0x44
 8005760:	e01d      	b.n	800579e <_txe_queue_create+0x126>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 8005762:	4b1a      	ldr	r3, [pc, #104]	; (80057cc <_txe_queue_create+0x154>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	637b      	str	r3, [r7, #52]	; 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 8005768:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800576a:	4a19      	ldr	r2, [pc, #100]	; (80057d0 <_txe_queue_create+0x158>)
 800576c:	4293      	cmp	r3, r2
 800576e:	d101      	bne.n	8005774 <_txe_queue_create+0xfc>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8005770:	2313      	movs	r3, #19
 8005772:	647b      	str	r3, [r7, #68]	; 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005774:	f3ef 8305 	mrs	r3, IPSR
 8005778:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 800577a:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800577c:	4b15      	ldr	r3, [pc, #84]	; (80057d4 <_txe_queue_create+0x15c>)
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4313      	orrs	r3, r2
 8005782:	2b00      	cmp	r3, #0
 8005784:	d00b      	beq.n	800579e <_txe_queue_create+0x126>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005786:	f3ef 8305 	mrs	r3, IPSR
 800578a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800578c:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 800578e:	4b11      	ldr	r3, [pc, #68]	; (80057d4 <_txe_queue_create+0x15c>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	4313      	orrs	r3, r2
 8005794:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8005798:	d201      	bcs.n	800579e <_txe_queue_create+0x126>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 800579a:	2313      	movs	r3, #19
 800579c:	647b      	str	r3, [r7, #68]	; 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 800579e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d108      	bne.n	80057b6 <_txe_queue_create+0x13e>
    {

        /* Call actual queue create function.  */
        status =  _tx_queue_create(queue_ptr, name_ptr, message_size, queue_start, queue_size);
 80057a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057a6:	9300      	str	r3, [sp, #0]
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	687a      	ldr	r2, [r7, #4]
 80057ac:	68b9      	ldr	r1, [r7, #8]
 80057ae:	68f8      	ldr	r0, [r7, #12]
 80057b0:	f7fe fa7a 	bl	8003ca8 <_tx_queue_create>
 80057b4:	6478      	str	r0, [r7, #68]	; 0x44
    }

    /* Return completion status.  */
    return(status);
 80057b6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3748      	adds	r7, #72	; 0x48
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}
 80057c0:	20006d28 	.word	0x20006d28
 80057c4:	20006bd8 	.word	0x20006bd8
 80057c8:	20006bdc 	.word	0x20006bdc
 80057cc:	20006c08 	.word	0x20006c08
 80057d0:	20006dd8 	.word	0x20006dd8
 80057d4:	2000000c 	.word	0x2000000c

080057d8 <_txe_queue_receive>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_receive(TX_QUEUE *queue_ptr, VOID *destination_ptr, ULONG wait_option)
{
 80057d8:	b580      	push	{r7, lr}
 80057da:	b088      	sub	sp, #32
 80057dc:	af00      	add	r7, sp, #0
 80057de:	60f8      	str	r0, [r7, #12]
 80057e0:	60b9      	str	r1, [r7, #8]
 80057e2:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 80057e4:	2300      	movs	r3, #0
 80057e6:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2b00      	cmp	r3, #0
 80057ec:	d102      	bne.n	80057f4 <_txe_queue_receive+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 80057ee:	2309      	movs	r3, #9
 80057f0:	61fb      	str	r3, [r7, #28]
 80057f2:	e025      	b.n	8005840 <_txe_queue_receive+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a18      	ldr	r2, [pc, #96]	; (800585c <_txe_queue_receive+0x84>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d002      	beq.n	8005804 <_txe_queue_receive+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 80057fe:	2309      	movs	r3, #9
 8005800:	61fb      	str	r3, [r7, #28]
 8005802:	e01d      	b.n	8005840 <_txe_queue_receive+0x68>
    }

    /* Check for an invalid destination for message.  */
    else if (destination_ptr == TX_NULL)
 8005804:	68bb      	ldr	r3, [r7, #8]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d102      	bne.n	8005810 <_txe_queue_receive+0x38>
    {

        /* Null destination pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800580a:	2303      	movs	r3, #3
 800580c:	61fb      	str	r3, [r7, #28]
 800580e:	e017      	b.n	8005840 <_txe_queue_receive+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2b00      	cmp	r3, #0
 8005814:	d014      	beq.n	8005840 <_txe_queue_receive+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005816:	f3ef 8305 	mrs	r3, IPSR
 800581a:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 800581c:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800581e:	4b10      	ldr	r3, [pc, #64]	; (8005860 <_txe_queue_receive+0x88>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4313      	orrs	r3, r2
 8005824:	2b00      	cmp	r3, #0
 8005826:	d002      	beq.n	800582e <_txe_queue_receive+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 8005828:	2304      	movs	r3, #4
 800582a:	61fb      	str	r3, [r7, #28]
 800582c:	e008      	b.n	8005840 <_txe_queue_receive+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 800582e:	4b0d      	ldr	r3, [pc, #52]	; (8005864 <_txe_queue_receive+0x8c>)
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	4a0c      	ldr	r2, [pc, #48]	; (8005868 <_txe_queue_receive+0x90>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d101      	bne.n	8005840 <_txe_queue_receive+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 800583c:	2304      	movs	r3, #4
 800583e:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8005840:	69fb      	ldr	r3, [r7, #28]
 8005842:	2b00      	cmp	r3, #0
 8005844:	d105      	bne.n	8005852 <_txe_queue_receive+0x7a>
    {

        /* Call actual queue receive function.  */
        status =  _tx_queue_receive(queue_ptr, destination_ptr, wait_option);
 8005846:	687a      	ldr	r2, [r7, #4]
 8005848:	68b9      	ldr	r1, [r7, #8]
 800584a:	68f8      	ldr	r0, [r7, #12]
 800584c:	f7fe faa0 	bl	8003d90 <_tx_queue_receive>
 8005850:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 8005852:	69fb      	ldr	r3, [r7, #28]
}
 8005854:	4618      	mov	r0, r3
 8005856:	3720      	adds	r7, #32
 8005858:	46bd      	mov	sp, r7
 800585a:	bd80      	pop	{r7, pc}
 800585c:	51554555 	.word	0x51554555
 8005860:	2000000c 	.word	0x2000000c
 8005864:	20006c08 	.word	0x20006c08
 8005868:	20006dd8 	.word	0x20006dd8

0800586c <_txe_queue_send>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_queue_send(TX_QUEUE *queue_ptr, VOID *source_ptr, ULONG wait_option)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b088      	sub	sp, #32
 8005870:	af00      	add	r7, sp, #0
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	607a      	str	r2, [r7, #4]
TX_THREAD   *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 8005878:	2300      	movs	r3, #0
 800587a:	61fb      	str	r3, [r7, #28]

    /* Check for an invalid queue pointer.  */
    if (queue_ptr == TX_NULL)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2b00      	cmp	r3, #0
 8005880:	d102      	bne.n	8005888 <_txe_queue_send+0x1c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8005882:	2309      	movs	r3, #9
 8005884:	61fb      	str	r3, [r7, #28]
 8005886:	e025      	b.n	80058d4 <_txe_queue_send+0x68>
    }

    /* Now check for invalid queue ID.  */
    else if (queue_ptr -> tx_queue_id != TX_QUEUE_ID)
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	4a18      	ldr	r2, [pc, #96]	; (80058f0 <_txe_queue_send+0x84>)
 800588e:	4293      	cmp	r3, r2
 8005890:	d002      	beq.n	8005898 <_txe_queue_send+0x2c>
    {

        /* Queue pointer is invalid, return appropriate error code.  */
        status =  TX_QUEUE_ERROR;
 8005892:	2309      	movs	r3, #9
 8005894:	61fb      	str	r3, [r7, #28]
 8005896:	e01d      	b.n	80058d4 <_txe_queue_send+0x68>
    }

    /* Check for an invalid source for message.  */
    else if (source_ptr == TX_NULL)
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	2b00      	cmp	r3, #0
 800589c:	d102      	bne.n	80058a4 <_txe_queue_send+0x38>
    {

        /* Null source pointer, return appropriate error.  */
        status =  TX_PTR_ERROR;
 800589e:	2303      	movs	r3, #3
 80058a0:	61fb      	str	r3, [r7, #28]
 80058a2:	e017      	b.n	80058d4 <_txe_queue_send+0x68>
    else
    {

        /* Check for a wait option error.  Only threads are allowed any form of
           suspension.  */
        if (wait_option != TX_NO_WAIT)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d014      	beq.n	80058d4 <_txe_queue_send+0x68>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80058aa:	f3ef 8305 	mrs	r3, IPSR
 80058ae:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80058b0:	697a      	ldr	r2, [r7, #20]
        {

            /* Is the call from an ISR or Initialization?  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80058b2:	4b10      	ldr	r3, [pc, #64]	; (80058f4 <_txe_queue_send+0x88>)
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	4313      	orrs	r3, r2
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d002      	beq.n	80058c2 <_txe_queue_send+0x56>
            {

                /* A non-thread is trying to suspend, return appropriate error code.  */
                status =  TX_WAIT_ERROR;
 80058bc:	2304      	movs	r3, #4
 80058be:	61fb      	str	r3, [r7, #28]
 80058c0:	e008      	b.n	80058d4 <_txe_queue_send+0x68>
#ifndef TX_TIMER_PROCESS_IN_ISR
            else
            {

                /* Pickup thread pointer.  */
                TX_THREAD_GET_CURRENT(current_thread)
 80058c2:	4b0d      	ldr	r3, [pc, #52]	; (80058f8 <_txe_queue_send+0x8c>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	61bb      	str	r3, [r7, #24]

                /* Is the current thread the timer thread?  */
                if (current_thread == &_tx_timer_thread)
 80058c8:	69bb      	ldr	r3, [r7, #24]
 80058ca:	4a0c      	ldr	r2, [pc, #48]	; (80058fc <_txe_queue_send+0x90>)
 80058cc:	4293      	cmp	r3, r2
 80058ce:	d101      	bne.n	80058d4 <_txe_queue_send+0x68>
                {

                    /* A non-thread is trying to suspend, return appropriate error code.  */
                    status =  TX_WAIT_ERROR;
 80058d0:	2304      	movs	r3, #4
 80058d2:	61fb      	str	r3, [r7, #28]
#endif
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80058d4:	69fb      	ldr	r3, [r7, #28]
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d105      	bne.n	80058e6 <_txe_queue_send+0x7a>
    {

        /* Call actual queue send function.  */
        status =  _tx_queue_send(queue_ptr, source_ptr, wait_option);
 80058da:	687a      	ldr	r2, [r7, #4]
 80058dc:	68b9      	ldr	r1, [r7, #8]
 80058de:	68f8      	ldr	r0, [r7, #12]
 80058e0:	f7fe fc1e 	bl	8004120 <_tx_queue_send>
 80058e4:	61f8      	str	r0, [r7, #28]
    }

    /* Return completion status.  */
    return(status);
 80058e6:	69fb      	ldr	r3, [r7, #28]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3720      	adds	r7, #32
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}
 80058f0:	51554555 	.word	0x51554555
 80058f4:	2000000c 	.word	0x2000000c
 80058f8:	20006c08 	.word	0x20006c08
 80058fc:	20006dd8 	.word	0x20006dd8

08005900 <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b09a      	sub	sp, #104	; 0x68
 8005904:	af06      	add	r7, sp, #24
 8005906:	60f8      	str	r0, [r7, #12]
 8005908:	60b9      	str	r1, [r7, #8]
 800590a:	607a      	str	r2, [r7, #4]
 800590c:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800590e:	2300      	movs	r3, #0
 8005910:	64fb      	str	r3, [r7, #76]	; 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d102      	bne.n	800591e <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8005918:	230e      	movs	r3, #14
 800591a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800591c:	e0bb      	b.n	8005a96 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800591e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005920:	2bb4      	cmp	r3, #180	; 0xb4
 8005922:	d002      	beq.n	800592a <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8005924:	230e      	movs	r3, #14
 8005926:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005928:	e0b5      	b.n	8005a96 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800592a:	f3ef 8310 	mrs	r3, PRIMASK
 800592e:	62bb      	str	r3, [r7, #40]	; 0x28
    return(posture);
 8005930:	6abb      	ldr	r3, [r7, #40]	; 0x28
    int_posture = __get_interrupt_posture();
 8005932:	627b      	str	r3, [r7, #36]	; 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8005934:	b672      	cpsid	i
    return(int_posture);
 8005936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8005938:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 800593a:	4b64      	ldr	r3, [pc, #400]	; (8005acc <_txe_thread_create+0x1cc>)
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	3301      	adds	r3, #1
 8005940:	4a62      	ldr	r2, [pc, #392]	; (8005acc <_txe_thread_create+0x1cc>)
 8005942:	6013      	str	r3, [r2, #0]
 8005944:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005946:	62fb      	str	r3, [r7, #44]	; 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005948:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800594a:	f383 8810 	msr	PRIMASK, r3
}
 800594e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 8005950:	2300      	movs	r3, #0
 8005952:	64bb      	str	r3, [r7, #72]	; 0x48
        next_thread =  _tx_thread_created_ptr;
 8005954:	4b5e      	ldr	r3, [pc, #376]	; (8005ad0 <_txe_thread_create+0x1d0>)
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	643b      	str	r3, [r7, #64]	; 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800595a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800595c:	63bb      	str	r3, [r7, #56]	; 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 800595e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005960:	3b01      	subs	r3, #1
 8005962:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005964:	4413      	add	r3, r2
 8005966:	63bb      	str	r3, [r7, #56]	; 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 8005968:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800596a:	637b      	str	r3, [r7, #52]	; 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 800596c:	2300      	movs	r3, #0
 800596e:	647b      	str	r3, [r7, #68]	; 0x44
 8005970:	e02b      	b.n	80059ca <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 8005972:	68fa      	ldr	r2, [r7, #12]
 8005974:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005976:	429a      	cmp	r2, r3
 8005978:	d101      	bne.n	800597e <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 800597a:	2301      	movs	r3, #1
 800597c:	64bb      	str	r3, [r7, #72]	; 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 800597e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005980:	2b01      	cmp	r3, #1
 8005982:	d028      	beq.n	80059d6 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 8005984:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005986:	68db      	ldr	r3, [r3, #12]
 8005988:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800598a:	429a      	cmp	r2, r3
 800598c:	d308      	bcc.n	80059a0 <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 800598e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005990:	691b      	ldr	r3, [r3, #16]
 8005992:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005994:	429a      	cmp	r2, r3
 8005996:	d203      	bcs.n	80059a0 <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8005998:	2300      	movs	r3, #0
 800599a:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 800599c:	2301      	movs	r3, #1
 800599e:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 80059a0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059a2:	68db      	ldr	r3, [r3, #12]
 80059a4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059a6:	429a      	cmp	r2, r3
 80059a8:	d308      	bcc.n	80059bc <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 80059aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059ac:	691b      	ldr	r3, [r3, #16]
 80059ae:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80059b0:	429a      	cmp	r2, r3
 80059b2:	d203      	bcs.n	80059bc <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 80059b4:	2300      	movs	r3, #0
 80059b6:	65bb      	str	r3, [r7, #88]	; 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 80059b8:	2301      	movs	r3, #1
 80059ba:	64bb      	str	r3, [r7, #72]	; 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 80059bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059c2:	643b      	str	r3, [r7, #64]	; 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 80059c4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80059c6:	3301      	adds	r3, #1
 80059c8:	647b      	str	r3, [r7, #68]	; 0x44
 80059ca:	4b42      	ldr	r3, [pc, #264]	; (8005ad4 <_txe_thread_create+0x1d4>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059d0:	429a      	cmp	r2, r3
 80059d2:	d3ce      	bcc.n	8005972 <_txe_thread_create+0x72>
 80059d4:	e000      	b.n	80059d8 <_txe_thread_create+0xd8>
                break;
 80059d6:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80059d8:	f3ef 8310 	mrs	r3, PRIMASK
 80059dc:	61fb      	str	r3, [r7, #28]
    return(posture);
 80059de:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 80059e0:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 80059e2:	b672      	cpsid	i
    return(int_posture);
 80059e4:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 80059e6:	63fb      	str	r3, [r7, #60]	; 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 80059e8:	4b38      	ldr	r3, [pc, #224]	; (8005acc <_txe_thread_create+0x1cc>)
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	3b01      	subs	r3, #1
 80059ee:	4a37      	ldr	r2, [pc, #220]	; (8005acc <_txe_thread_create+0x1cc>)
 80059f0:	6013      	str	r3, [r2, #0]
 80059f2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80059f4:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80059f6:	6a3b      	ldr	r3, [r7, #32]
 80059f8:	f383 8810 	msr	PRIMASK, r3
}
 80059fc:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80059fe:	f7fe ff8d 	bl	800491c <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 8005a02:	68fa      	ldr	r2, [r7, #12]
 8005a04:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a06:	429a      	cmp	r2, r3
 8005a08:	d102      	bne.n	8005a10 <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8005a0a:	230e      	movs	r3, #14
 8005a0c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a0e:	e042      	b.n	8005a96 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 8005a10:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d102      	bne.n	8005a1c <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8005a16:	2303      	movs	r3, #3
 8005a18:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a1a:	e03c      	b.n	8005a96 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d102      	bne.n	8005a28 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8005a22:	2303      	movs	r3, #3
 8005a24:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a26:	e036      	b.n	8005a96 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8005a28:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005a2a:	2bc7      	cmp	r3, #199	; 0xc7
 8005a2c:	d802      	bhi.n	8005a34 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 8005a2e:	2305      	movs	r3, #5
 8005a30:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a32:	e030      	b.n	8005a96 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8005a34:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a36:	2b3f      	cmp	r3, #63	; 0x3f
 8005a38:	d902      	bls.n	8005a40 <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8005a3a:	230f      	movs	r3, #15
 8005a3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a3e:	e02a      	b.n	8005a96 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 8005a40:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005a42:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005a44:	429a      	cmp	r2, r3
 8005a46:	d902      	bls.n	8005a4e <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8005a48:	2318      	movs	r3, #24
 8005a4a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a4c:	e023      	b.n	8005a96 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 8005a4e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a50:	2b01      	cmp	r3, #1
 8005a52:	d902      	bls.n	8005a5a <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 8005a54:	2310      	movs	r3, #16
 8005a56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005a58:	e01d      	b.n	8005a96 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 8005a5a:	4b1f      	ldr	r3, [pc, #124]	; (8005ad8 <_txe_thread_create+0x1d8>)
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	633b      	str	r3, [r7, #48]	; 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 8005a60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005a62:	4a1e      	ldr	r2, [pc, #120]	; (8005adc <_txe_thread_create+0x1dc>)
 8005a64:	4293      	cmp	r3, r2
 8005a66:	d101      	bne.n	8005a6c <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 8005a68:	2313      	movs	r3, #19
 8005a6a:	64fb      	str	r3, [r7, #76]	; 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005a6c:	f3ef 8305 	mrs	r3, IPSR
 8005a70:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8005a72:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 8005a74:	4b1a      	ldr	r3, [pc, #104]	; (8005ae0 <_txe_thread_create+0x1e0>)
 8005a76:	681b      	ldr	r3, [r3, #0]
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00b      	beq.n	8005a96 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8005a7e:	f3ef 8305 	mrs	r3, IPSR
 8005a82:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8005a84:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8005a86:	4b16      	ldr	r3, [pc, #88]	; (8005ae0 <_txe_thread_create+0x1e0>)
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	4313      	orrs	r3, r2
 8005a8c:	f1b3 3ff0 	cmp.w	r3, #4042322160	; 0xf0f0f0f0
 8005a90:	d201      	bcs.n	8005a96 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8005a92:	2313      	movs	r3, #19
 8005a94:	64fb      	str	r3, [r7, #76]	; 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8005a96:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d112      	bne.n	8005ac2 <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 8005a9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005a9e:	9305      	str	r3, [sp, #20]
 8005aa0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005aa2:	9304      	str	r3, [sp, #16]
 8005aa4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005aa6:	9303      	str	r3, [sp, #12]
 8005aa8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005aaa:	9302      	str	r3, [sp, #8]
 8005aac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005aae:	9301      	str	r3, [sp, #4]
 8005ab0:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005ab2:	9300      	str	r3, [sp, #0]
 8005ab4:	683b      	ldr	r3, [r7, #0]
 8005ab6:	687a      	ldr	r2, [r7, #4]
 8005ab8:	68b9      	ldr	r1, [r7, #8]
 8005aba:	68f8      	ldr	r0, [r7, #12]
 8005abc:	f7fe fc5c 	bl	8004378 <_tx_thread_create>
 8005ac0:	64f8      	str	r0, [r7, #76]	; 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 8005ac2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8005ac4:	4618      	mov	r0, r3
 8005ac6:	3750      	adds	r7, #80	; 0x50
 8005ac8:	46bd      	mov	sp, r7
 8005aca:	bd80      	pop	{r7, pc}
 8005acc:	20006d28 	.word	0x20006d28
 8005ad0:	20006c10 	.word	0x20006c10
 8005ad4:	20006c14 	.word	0x20006c14
 8005ad8:	20006c08 	.word	0x20006c08
 8005adc:	20006dd8 	.word	0x20006dd8
 8005ae0:	2000000c 	.word	0x2000000c

08005ae4 <_txe_thread_resume>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_resume(TX_THREAD *thread_ptr)
{
 8005ae4:	b580      	push	{r7, lr}
 8005ae6:	b084      	sub	sp, #16
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d102      	bne.n	8005af8 <_txe_thread_resume+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8005af2:	230e      	movs	r3, #14
 8005af4:	60fb      	str	r3, [r7, #12]
 8005af6:	e00b      	b.n	8005b10 <_txe_thread_resume+0x2c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	4a07      	ldr	r2, [pc, #28]	; (8005b1c <_txe_thread_resume+0x38>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d002      	beq.n	8005b08 <_txe_thread_resume+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8005b02:	230e      	movs	r3, #14
 8005b04:	60fb      	str	r3, [r7, #12]
 8005b06:	e003      	b.n	8005b10 <_txe_thread_resume+0x2c>
    }
    else
    {

        /* Call actual thread resume function.  */
        status =  _tx_thread_resume(thread_ptr);
 8005b08:	6878      	ldr	r0, [r7, #4]
 8005b0a:	f7fe fd6b 	bl	80045e4 <_tx_thread_resume>
 8005b0e:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8005b10:	68fb      	ldr	r3, [r7, #12]
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	3710      	adds	r7, #16
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bd80      	pop	{r7, pc}
 8005b1a:	bf00      	nop
 8005b1c:	54485244 	.word	0x54485244

08005b20 <_txe_thread_suspend>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_thread_suspend(TX_THREAD *thread_ptr)
{
 8005b20:	b580      	push	{r7, lr}
 8005b22:	b084      	sub	sp, #16
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]

UINT    status;


    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d102      	bne.n	8005b34 <_txe_thread_suspend+0x14>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8005b2e:	230e      	movs	r3, #14
 8005b30:	60fb      	str	r3, [r7, #12]
 8005b32:	e00b      	b.n	8005b4c <_txe_thread_suspend+0x2c>
    }

    /* Now check for invalid thread ID.  */
    else if (thread_ptr -> tx_thread_id != TX_THREAD_ID)
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a07      	ldr	r2, [pc, #28]	; (8005b58 <_txe_thread_suspend+0x38>)
 8005b3a:	4293      	cmp	r3, r2
 8005b3c:	d002      	beq.n	8005b44 <_txe_thread_suspend+0x24>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8005b3e:	230e      	movs	r3, #14
 8005b40:	60fb      	str	r3, [r7, #12]
 8005b42:	e003      	b.n	8005b4c <_txe_thread_suspend+0x2c>
    }
    else
    {

        /* Call actual thread suspend function.  */
        status =  _tx_thread_suspend(thread_ptr);
 8005b44:	6878      	ldr	r0, [r7, #4]
 8005b46:	f7fe fe79 	bl	800483c <_tx_thread_suspend>
 8005b4a:	60f8      	str	r0, [r7, #12]
    }

    /* Return completion status.  */
    return(status);
 8005b4c:	68fb      	ldr	r3, [r7, #12]
}
 8005b4e:	4618      	mov	r0, r3
 8005b50:	3710      	adds	r7, #16
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bd80      	pop	{r7, pc}
 8005b56:	bf00      	nop
 8005b58:	54485244 	.word	0x54485244

08005b5c <tx_low_power_enter>:
/*                                            compiler warning,           */
/*                                            resulting in version 6.1.6  */
/*                                                                        */
/**************************************************************************/
VOID  tx_low_power_enter(VOID)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b085      	sub	sp, #20
 8005b60:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005b62:	f3ef 8310 	mrs	r3, PRIMASK
 8005b66:	607b      	str	r3, [r7, #4]
    return(posture);
 8005b68:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8005b6a:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005b6c:	b672      	cpsid	i
    return(int_posture);
 8005b6e:	683b      	ldr	r3, [r7, #0]
ULONG   tx_low_power_next_expiration;   /* The next timer experation (units of ThreadX timer ticks). */
ULONG   timers_active;
#endif

    /* Disable interrupts while we prepare for low power mode.  */
    TX_DISABLE
 8005b70:	60fb      	str	r3, [r7, #12]


    /* Set the flag indicating that low power has been entered. This 
       flag is checked in tx_low_power_exit to determine if the logic
       used to adjust the ThreadX time is required.  */
    tx_low_power_entered =  TX_TRUE;
 8005b72:	4b07      	ldr	r3, [pc, #28]	; (8005b90 <tx_low_power_enter+0x34>)
 8005b74:	2201      	movs	r2, #1
 8005b76:	601a      	str	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	f383 8810 	msr	PRIMASK, r3
}
 8005b82:	bf00      	nop
#ifdef TX_LOW_POWER_USER_ENTER
    TX_LOW_POWER_USER_ENTER;
#endif

    /* If the low power code returns, this routine returns to the tx_thread_schedule loop.  */
}
 8005b84:	bf00      	nop
 8005b86:	3714      	adds	r7, #20
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8e:	4770      	bx	lr
 8005b90:	2000729c 	.word	0x2000729c

08005b94 <tx_low_power_exit>:
/*                                                                        */
/*  03-02-2021     William E. Lamie         Initial Version 6.1.5         */
/*                                                                        */
/**************************************************************************/
VOID  tx_low_power_exit(VOID)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
/* How many ticks to adjust ThreadX timers after exiting low power mode. */
ULONG   tx_low_power_adjust_ticks;


    /* Determine if the interrupt occurred in low power mode.  */
    if (tx_low_power_entered)
 8005b9a:	4b09      	ldr	r3, [pc, #36]	; (8005bc0 <tx_low_power_exit+0x2c>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d00a      	beq.n	8005bb8 <tx_low_power_exit+0x24>
    {
        /* Yes, low power mode was interrupted.   */

        /* Clear the low power entered flag.  */
        tx_low_power_entered =  TX_FALSE;
 8005ba2:	4b07      	ldr	r3, [pc, #28]	; (8005bc0 <tx_low_power_exit+0x2c>)
 8005ba4:	2200      	movs	r2, #0
 8005ba6:	601a      	str	r2, [r3, #0]
#ifdef TX_LOW_POWER_USER_TIMER_ADJUST
        /* Call the user's low-power timer code to obtain the amount of time (in ticks)
           the system has been in low power mode. */
        tx_low_power_adjust_ticks = TX_LOW_POWER_USER_TIMER_ADJUST;
#else
        tx_low_power_adjust_ticks = (ULONG) 0;
 8005ba8:	2300      	movs	r3, #0
 8005baa:	607b      	str	r3, [r7, #4]
#endif

        /* Determine if the ThreadX timer(s) needs incrementing.  */
        if (tx_low_power_adjust_ticks)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d002      	beq.n	8005bb8 <tx_low_power_exit+0x24>
        {
            /* Yes, the ThreadX timer(s) must be incremented.  */
            tx_time_increment(tx_low_power_adjust_ticks);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f000 f806 	bl	8005bc4 <tx_time_increment>
        }
    }
}
 8005bb8:	bf00      	nop
 8005bba:	3708      	adds	r7, #8
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bd80      	pop	{r7, pc}
 8005bc0:	2000729c 	.word	0x2000729c

08005bc4 <tx_time_increment>:
/*                                                                        */
/*  03-02-2021     William E. Lamie         Initial Version 6.1.5         */
/*                                                                        */
/**************************************************************************/
VOID  tx_time_increment(ULONG time_increment)
{
 8005bc4:	b580      	push	{r7, lr}
 8005bc6:	b08a      	sub	sp, #40	; 0x28
 8005bc8:	af00      	add	r7, sp, #0
 8005bca:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *temp_list_head;


    /* Determine if there is any time increment.  */
    if (time_increment == 0)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	f000 809b 	beq.w	8005d0a <tx_time_increment+0x146>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8005bd4:	f3ef 8310 	mrs	r3, PRIMASK
 8005bd8:	613b      	str	r3, [r7, #16]
    return(posture);
 8005bda:	693b      	ldr	r3, [r7, #16]
    int_posture = __get_interrupt_posture();
 8005bdc:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSID i" : : : "memory");
 8005bde:	b672      	cpsid	i
    return(int_posture);
 8005be0:	68fb      	ldr	r3, [r7, #12]
        /* Nothing to do, just return.  */
        return;
    }

    /* Disable interrupts.  */
    TX_DISABLE
 8005be2:	617b      	str	r3, [r7, #20]

    /* Adjust the system clock.  */
    _tx_timer_system_clock =  _tx_timer_system_clock + time_increment;
 8005be4:	4b4b      	ldr	r3, [pc, #300]	; (8005d14 <tx_time_increment+0x150>)
 8005be6:	681a      	ldr	r2, [r3, #0]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	4413      	add	r3, r2
 8005bec:	4a49      	ldr	r2, [pc, #292]	; (8005d14 <tx_time_increment+0x150>)
 8005bee:	6013      	str	r3, [r2, #0]

    /* Adjust the time slice variable.  */
    if (_tx_timer_time_slice)
 8005bf0:	4b49      	ldr	r3, [pc, #292]	; (8005d18 <tx_time_increment+0x154>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d00e      	beq.n	8005c16 <tx_time_increment+0x52>
    {
        /* Decrement the time-slice variable.  */
        if (_tx_timer_time_slice > time_increment)
 8005bf8:	4b47      	ldr	r3, [pc, #284]	; (8005d18 <tx_time_increment+0x154>)
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	687a      	ldr	r2, [r7, #4]
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d206      	bcs.n	8005c10 <tx_time_increment+0x4c>
        {
            _tx_timer_time_slice =  _tx_timer_time_slice - time_increment;
 8005c02:	4b45      	ldr	r3, [pc, #276]	; (8005d18 <tx_time_increment+0x154>)
 8005c04:	681a      	ldr	r2, [r3, #0]
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	1ad3      	subs	r3, r2, r3
 8005c0a:	4a43      	ldr	r2, [pc, #268]	; (8005d18 <tx_time_increment+0x154>)
 8005c0c:	6013      	str	r3, [r2, #0]
 8005c0e:	e002      	b.n	8005c16 <tx_time_increment+0x52>
        }
        else
        {
            _tx_timer_time_slice =  1;
 8005c10:	4b41      	ldr	r3, [pc, #260]	; (8005d18 <tx_time_increment+0x154>)
 8005c12:	2201      	movs	r2, #1
 8005c14:	601a      	str	r2, [r3, #0]
        }
    }

    /* Calculate the proper place to position the timer.  */
    timer_list_head =  _tx_timer_current_ptr;
 8005c16:	4b41      	ldr	r3, [pc, #260]	; (8005d1c <tx_time_increment+0x158>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	623b      	str	r3, [r7, #32]

    /* Setup the temporary list pointer.  */
    temp_list_head =  TX_NULL;
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	61bb      	str	r3, [r7, #24]

    /* Loop to pull all timers off the timer structure and put on the temporary list head.  */
    for (i = 0; i < TX_TIMER_ENTRIES; i++)
 8005c20:	2300      	movs	r3, #0
 8005c22:	627b      	str	r3, [r7, #36]	; 0x24
 8005c24:	e046      	b.n	8005cb4 <tx_time_increment+0xf0>
    {
        /* Determine if there is a timer list in this entry.  */
        if (*timer_list_head)
 8005c26:	6a3b      	ldr	r3, [r7, #32]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	2b00      	cmp	r3, #0
 8005c2c:	d034      	beq.n	8005c98 <tx_time_increment+0xd4>
        {
            /* Walk the list and update all the relative times to actual times.  */

            /* Setup the pointer to the expiration list.  */
            next_timer =  *timer_list_head;
 8005c2e:	6a3b      	ldr	r3, [r7, #32]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	61fb      	str	r3, [r7, #28]

            /* Loop through the timers active for this relative time slot (determined by i).  */
            do
            {
                /* Determine if the remaining time is larger than the list.  */
                if (next_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 8005c34:	69fb      	ldr	r3, [r7, #28]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	2b20      	cmp	r3, #32
 8005c3a:	d908      	bls.n	8005c4e <tx_time_increment+0x8a>
                {
                    /* Calculate the actual expiration time.  */
                    next_timer -> tx_timer_internal_remaining_ticks =
                                    next_timer -> tx_timer_internal_remaining_ticks - (TX_TIMER_ENTRIES - i) + 1;
 8005c3c:	69fb      	ldr	r3, [r7, #28]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c42:	4413      	add	r3, r2
 8005c44:	f1a3 021f 	sub.w	r2, r3, #31
                    next_timer -> tx_timer_internal_remaining_ticks =
 8005c48:	69fb      	ldr	r3, [r7, #28]
 8005c4a:	601a      	str	r2, [r3, #0]
 8005c4c:	e003      	b.n	8005c56 <tx_time_increment+0x92>
                }
                else
                {
                    /* Calculate the expiration time, which is simply the number of entries in this case.  */
                    next_timer -> tx_timer_internal_remaining_ticks =  i + 1;
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c50:	1c5a      	adds	r2, r3, #1
 8005c52:	69fb      	ldr	r3, [r7, #28]
 8005c54:	601a      	str	r2, [r3, #0]
                }

                /* Move to the next entry in the timer list.  */
                next_timer =  next_timer -> tx_timer_internal_active_next;
 8005c56:	69fb      	ldr	r3, [r7, #28]
 8005c58:	691b      	ldr	r3, [r3, #16]
 8005c5a:	61fb      	str	r3, [r7, #28]

            } while (next_timer != *timer_list_head);
 8005c5c:	6a3b      	ldr	r3, [r7, #32]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	69fa      	ldr	r2, [r7, #28]
 8005c62:	429a      	cmp	r2, r3
 8005c64:	d1e6      	bne.n	8005c34 <tx_time_increment+0x70>

            /* NULL terminate the current timer list.  */
            ((*timer_list_head) -> tx_timer_internal_active_previous) -> tx_timer_internal_active_next =  TX_NULL;
 8005c66:	6a3b      	ldr	r3, [r7, #32]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	695b      	ldr	r3, [r3, #20]
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	611a      	str	r2, [r3, #16]

            /* Yes, determine if the temporary list is NULL.  */
            if (temp_list_head == TX_NULL)
 8005c70:	69bb      	ldr	r3, [r7, #24]
 8005c72:	2b00      	cmp	r3, #0
 8005c74:	d103      	bne.n	8005c7e <tx_time_increment+0xba>
            {
                /* First item on the list.  Move the entire linked list.  */
                temp_list_head =  *timer_list_head;
 8005c76:	6a3b      	ldr	r3, [r7, #32]
 8005c78:	681b      	ldr	r3, [r3, #0]
 8005c7a:	61bb      	str	r3, [r7, #24]
 8005c7c:	e009      	b.n	8005c92 <tx_time_increment+0xce>
            }
            else
            {
                /* No, the temp list already has timers on it. Link the next timer list to the end.  */
                (temp_list_head -> tx_timer_internal_active_previous) -> tx_timer_internal_active_next =  *timer_list_head;
 8005c7e:	69bb      	ldr	r3, [r7, #24]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	6a3a      	ldr	r2, [r7, #32]
 8005c84:	6812      	ldr	r2, [r2, #0]
 8005c86:	611a      	str	r2, [r3, #16]

                /* Now update the previous to the new list's previous timer pointer.  */
                temp_list_head -> tx_timer_internal_active_previous =  (*timer_list_head) -> tx_timer_internal_active_previous;
 8005c88:	6a3b      	ldr	r3, [r7, #32]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	695a      	ldr	r2, [r3, #20]
 8005c8e:	69bb      	ldr	r3, [r7, #24]
 8005c90:	615a      	str	r2, [r3, #20]
            }

            /* Now clear the current timer head pointer.  */
            *timer_list_head =  TX_NULL;
 8005c92:	6a3b      	ldr	r3, [r7, #32]
 8005c94:	2200      	movs	r2, #0
 8005c96:	601a      	str	r2, [r3, #0]
        }
        
        /* Move to next timer entry.  */
        timer_list_head++;
 8005c98:	6a3b      	ldr	r3, [r7, #32]
 8005c9a:	3304      	adds	r3, #4
 8005c9c:	623b      	str	r3, [r7, #32]

        /* Determine if a wrap around condition has occurred.  */
        if (timer_list_head >= _tx_timer_list_end)
 8005c9e:	4b20      	ldr	r3, [pc, #128]	; (8005d20 <tx_time_increment+0x15c>)
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	6a3a      	ldr	r2, [r7, #32]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d302      	bcc.n	8005cae <tx_time_increment+0xea>
        {
            /* Wrap from the beginning of the list.  */
            timer_list_head =  _tx_timer_list_start;
 8005ca8:	4b1e      	ldr	r3, [pc, #120]	; (8005d24 <tx_time_increment+0x160>)
 8005caa:	681b      	ldr	r3, [r3, #0]
 8005cac:	623b      	str	r3, [r7, #32]
    for (i = 0; i < TX_TIMER_ENTRIES; i++)
 8005cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb0:	3301      	adds	r3, #1
 8005cb2:	627b      	str	r3, [r7, #36]	; 0x24
 8005cb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cb6:	2b1f      	cmp	r3, #31
 8005cb8:	d9b5      	bls.n	8005c26 <tx_time_increment+0x62>
        }
    }

    /* Set the current timer pointer to the beginning of the list.  */
    _tx_timer_current_ptr =  _tx_timer_list_start;
 8005cba:	4b1a      	ldr	r3, [pc, #104]	; (8005d24 <tx_time_increment+0x160>)
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	4a17      	ldr	r2, [pc, #92]	; (8005d1c <tx_time_increment+0x158>)
 8005cc0:	6013      	str	r3, [r2, #0]

    /* Loop to update and reinsert all the timers in the list.  */
    while (temp_list_head)
 8005cc2:	e019      	b.n	8005cf8 <tx_time_increment+0x134>
    {
        /* Pickup the next timer to update and reinsert.  */
        next_timer =  temp_list_head;
 8005cc4:	69bb      	ldr	r3, [r7, #24]
 8005cc6:	61fb      	str	r3, [r7, #28]

        /* Move the temp list head pointer to the next pointer.  */
        temp_list_head =  next_timer -> tx_timer_internal_active_next;
 8005cc8:	69fb      	ldr	r3, [r7, #28]
 8005cca:	691b      	ldr	r3, [r3, #16]
 8005ccc:	61bb      	str	r3, [r7, #24]

        /* Determine if the remaining time is greater than the time increment
           value - this is the normal case.  */
        if (next_timer -> tx_timer_internal_remaining_ticks > time_increment)
 8005cce:	69fb      	ldr	r3, [r7, #28]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	687a      	ldr	r2, [r7, #4]
 8005cd4:	429a      	cmp	r2, r3
 8005cd6:	d206      	bcs.n	8005ce6 <tx_time_increment+0x122>
        {
            /* Decrement the elapsed time.  */
            next_timer -> tx_timer_internal_remaining_ticks =  next_timer -> tx_timer_internal_remaining_ticks - time_increment;
 8005cd8:	69fb      	ldr	r3, [r7, #28]
 8005cda:	681a      	ldr	r2, [r3, #0]
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	1ad2      	subs	r2, r2, r3
 8005ce0:	69fb      	ldr	r3, [r7, #28]
 8005ce2:	601a      	str	r2, [r3, #0]
 8005ce4:	e002      	b.n	8005cec <tx_time_increment+0x128>
        }
        else
        {
            /* Simply set the expiration value to expire on the next tick.  */
            next_timer -> tx_timer_internal_remaining_ticks =  1;
 8005ce6:	69fb      	ldr	r3, [r7, #28]
 8005ce8:	2201      	movs	r2, #1
 8005cea:	601a      	str	r2, [r3, #0]
        }

        /* Now clear the timer list head pointer for the timer activate function to work properly.  */
        next_timer -> tx_timer_internal_list_head =  TX_NULL;
 8005cec:	69fb      	ldr	r3, [r7, #28]
 8005cee:	2200      	movs	r2, #0
 8005cf0:	619a      	str	r2, [r3, #24]

        /* Now re-insert the timer into the list.  */
        _tx_timer_system_activate(next_timer);
 8005cf2:	69f8      	ldr	r0, [r7, #28]
 8005cf4:	f7ff f9d8 	bl	80050a8 <_tx_timer_system_activate>
    while (temp_list_head)
 8005cf8:	69bb      	ldr	r3, [r7, #24]
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d1e2      	bne.n	8005cc4 <tx_time_increment+0x100>
 8005cfe:	697b      	ldr	r3, [r7, #20]
 8005d00:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8005d02:	68bb      	ldr	r3, [r7, #8]
 8005d04:	f383 8810 	msr	PRIMASK, r3
}
 8005d08:	e000      	b.n	8005d0c <tx_time_increment+0x148>
        return;
 8005d0a:	bf00      	nop
    }

    /* Restore interrupts.  */
    TX_RESTORE
}
 8005d0c:	3728      	adds	r7, #40	; 0x28
 8005d0e:	46bd      	mov	sp, r7
 8005d10:	bd80      	pop	{r7, pc}
 8005d12:	bf00      	nop
 8005d14:	20006d34 	.word	0x20006d34
 8005d18:	20007298 	.word	0x20007298
 8005d1c:	20006dc4 	.word	0x20006dc4
 8005d20:	20006dc0 	.word	0x20006dc0
 8005d24:	20006dbc 	.word	0x20006dbc

08005d28 <__errno>:
 8005d28:	4b01      	ldr	r3, [pc, #4]	; (8005d30 <__errno+0x8>)
 8005d2a:	6818      	ldr	r0, [r3, #0]
 8005d2c:	4770      	bx	lr
 8005d2e:	bf00      	nop
 8005d30:	20000010 	.word	0x20000010

08005d34 <__libc_init_array>:
 8005d34:	b570      	push	{r4, r5, r6, lr}
 8005d36:	4d0d      	ldr	r5, [pc, #52]	; (8005d6c <__libc_init_array+0x38>)
 8005d38:	4c0d      	ldr	r4, [pc, #52]	; (8005d70 <__libc_init_array+0x3c>)
 8005d3a:	1b64      	subs	r4, r4, r5
 8005d3c:	10a4      	asrs	r4, r4, #2
 8005d3e:	2600      	movs	r6, #0
 8005d40:	42a6      	cmp	r6, r4
 8005d42:	d109      	bne.n	8005d58 <__libc_init_array+0x24>
 8005d44:	4d0b      	ldr	r5, [pc, #44]	; (8005d74 <__libc_init_array+0x40>)
 8005d46:	4c0c      	ldr	r4, [pc, #48]	; (8005d78 <__libc_init_array+0x44>)
 8005d48:	f001 f98a 	bl	8007060 <_init>
 8005d4c:	1b64      	subs	r4, r4, r5
 8005d4e:	10a4      	asrs	r4, r4, #2
 8005d50:	2600      	movs	r6, #0
 8005d52:	42a6      	cmp	r6, r4
 8005d54:	d105      	bne.n	8005d62 <__libc_init_array+0x2e>
 8005d56:	bd70      	pop	{r4, r5, r6, pc}
 8005d58:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d5c:	4798      	blx	r3
 8005d5e:	3601      	adds	r6, #1
 8005d60:	e7ee      	b.n	8005d40 <__libc_init_array+0xc>
 8005d62:	f855 3b04 	ldr.w	r3, [r5], #4
 8005d66:	4798      	blx	r3
 8005d68:	3601      	adds	r6, #1
 8005d6a:	e7f2      	b.n	8005d52 <__libc_init_array+0x1e>
 8005d6c:	080072a0 	.word	0x080072a0
 8005d70:	080072a0 	.word	0x080072a0
 8005d74:	080072a0 	.word	0x080072a0
 8005d78:	080072a4 	.word	0x080072a4

08005d7c <memcpy>:
 8005d7c:	440a      	add	r2, r1
 8005d7e:	4291      	cmp	r1, r2
 8005d80:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d84:	d100      	bne.n	8005d88 <memcpy+0xc>
 8005d86:	4770      	bx	lr
 8005d88:	b510      	push	{r4, lr}
 8005d8a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d8e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d92:	4291      	cmp	r1, r2
 8005d94:	d1f9      	bne.n	8005d8a <memcpy+0xe>
 8005d96:	bd10      	pop	{r4, pc}

08005d98 <memset>:
 8005d98:	4402      	add	r2, r0
 8005d9a:	4603      	mov	r3, r0
 8005d9c:	4293      	cmp	r3, r2
 8005d9e:	d100      	bne.n	8005da2 <memset+0xa>
 8005da0:	4770      	bx	lr
 8005da2:	f803 1b01 	strb.w	r1, [r3], #1
 8005da6:	e7f9      	b.n	8005d9c <memset+0x4>

08005da8 <iprintf>:
 8005da8:	b40f      	push	{r0, r1, r2, r3}
 8005daa:	4b0a      	ldr	r3, [pc, #40]	; (8005dd4 <iprintf+0x2c>)
 8005dac:	b513      	push	{r0, r1, r4, lr}
 8005dae:	681c      	ldr	r4, [r3, #0]
 8005db0:	b124      	cbz	r4, 8005dbc <iprintf+0x14>
 8005db2:	69a3      	ldr	r3, [r4, #24]
 8005db4:	b913      	cbnz	r3, 8005dbc <iprintf+0x14>
 8005db6:	4620      	mov	r0, r4
 8005db8:	f000 f886 	bl	8005ec8 <__sinit>
 8005dbc:	ab05      	add	r3, sp, #20
 8005dbe:	9a04      	ldr	r2, [sp, #16]
 8005dc0:	68a1      	ldr	r1, [r4, #8]
 8005dc2:	9301      	str	r3, [sp, #4]
 8005dc4:	4620      	mov	r0, r4
 8005dc6:	f000 fb39 	bl	800643c <_vfiprintf_r>
 8005dca:	b002      	add	sp, #8
 8005dcc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005dd0:	b004      	add	sp, #16
 8005dd2:	4770      	bx	lr
 8005dd4:	20000010 	.word	0x20000010

08005dd8 <siprintf>:
 8005dd8:	b40e      	push	{r1, r2, r3}
 8005dda:	b500      	push	{lr}
 8005ddc:	b09c      	sub	sp, #112	; 0x70
 8005dde:	ab1d      	add	r3, sp, #116	; 0x74
 8005de0:	9002      	str	r0, [sp, #8]
 8005de2:	9006      	str	r0, [sp, #24]
 8005de4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005de8:	4809      	ldr	r0, [pc, #36]	; (8005e10 <siprintf+0x38>)
 8005dea:	9107      	str	r1, [sp, #28]
 8005dec:	9104      	str	r1, [sp, #16]
 8005dee:	4909      	ldr	r1, [pc, #36]	; (8005e14 <siprintf+0x3c>)
 8005df0:	f853 2b04 	ldr.w	r2, [r3], #4
 8005df4:	9105      	str	r1, [sp, #20]
 8005df6:	6800      	ldr	r0, [r0, #0]
 8005df8:	9301      	str	r3, [sp, #4]
 8005dfa:	a902      	add	r1, sp, #8
 8005dfc:	f000 f9f4 	bl	80061e8 <_svfiprintf_r>
 8005e00:	9b02      	ldr	r3, [sp, #8]
 8005e02:	2200      	movs	r2, #0
 8005e04:	701a      	strb	r2, [r3, #0]
 8005e06:	b01c      	add	sp, #112	; 0x70
 8005e08:	f85d eb04 	ldr.w	lr, [sp], #4
 8005e0c:	b003      	add	sp, #12
 8005e0e:	4770      	bx	lr
 8005e10:	20000010 	.word	0x20000010
 8005e14:	ffff0208 	.word	0xffff0208

08005e18 <std>:
 8005e18:	2300      	movs	r3, #0
 8005e1a:	b510      	push	{r4, lr}
 8005e1c:	4604      	mov	r4, r0
 8005e1e:	e9c0 3300 	strd	r3, r3, [r0]
 8005e22:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005e26:	6083      	str	r3, [r0, #8]
 8005e28:	8181      	strh	r1, [r0, #12]
 8005e2a:	6643      	str	r3, [r0, #100]	; 0x64
 8005e2c:	81c2      	strh	r2, [r0, #14]
 8005e2e:	6183      	str	r3, [r0, #24]
 8005e30:	4619      	mov	r1, r3
 8005e32:	2208      	movs	r2, #8
 8005e34:	305c      	adds	r0, #92	; 0x5c
 8005e36:	f7ff ffaf 	bl	8005d98 <memset>
 8005e3a:	4b05      	ldr	r3, [pc, #20]	; (8005e50 <std+0x38>)
 8005e3c:	6263      	str	r3, [r4, #36]	; 0x24
 8005e3e:	4b05      	ldr	r3, [pc, #20]	; (8005e54 <std+0x3c>)
 8005e40:	62a3      	str	r3, [r4, #40]	; 0x28
 8005e42:	4b05      	ldr	r3, [pc, #20]	; (8005e58 <std+0x40>)
 8005e44:	62e3      	str	r3, [r4, #44]	; 0x2c
 8005e46:	4b05      	ldr	r3, [pc, #20]	; (8005e5c <std+0x44>)
 8005e48:	6224      	str	r4, [r4, #32]
 8005e4a:	6323      	str	r3, [r4, #48]	; 0x30
 8005e4c:	bd10      	pop	{r4, pc}
 8005e4e:	bf00      	nop
 8005e50:	080069e5 	.word	0x080069e5
 8005e54:	08006a07 	.word	0x08006a07
 8005e58:	08006a3f 	.word	0x08006a3f
 8005e5c:	08006a63 	.word	0x08006a63

08005e60 <_cleanup_r>:
 8005e60:	4901      	ldr	r1, [pc, #4]	; (8005e68 <_cleanup_r+0x8>)
 8005e62:	f000 b8af 	b.w	8005fc4 <_fwalk_reent>
 8005e66:	bf00      	nop
 8005e68:	08006d3d 	.word	0x08006d3d

08005e6c <__sfmoreglue>:
 8005e6c:	b570      	push	{r4, r5, r6, lr}
 8005e6e:	2268      	movs	r2, #104	; 0x68
 8005e70:	1e4d      	subs	r5, r1, #1
 8005e72:	4355      	muls	r5, r2
 8005e74:	460e      	mov	r6, r1
 8005e76:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8005e7a:	f000 f8e5 	bl	8006048 <_malloc_r>
 8005e7e:	4604      	mov	r4, r0
 8005e80:	b140      	cbz	r0, 8005e94 <__sfmoreglue+0x28>
 8005e82:	2100      	movs	r1, #0
 8005e84:	e9c0 1600 	strd	r1, r6, [r0]
 8005e88:	300c      	adds	r0, #12
 8005e8a:	60a0      	str	r0, [r4, #8]
 8005e8c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005e90:	f7ff ff82 	bl	8005d98 <memset>
 8005e94:	4620      	mov	r0, r4
 8005e96:	bd70      	pop	{r4, r5, r6, pc}

08005e98 <__sfp_lock_acquire>:
 8005e98:	4801      	ldr	r0, [pc, #4]	; (8005ea0 <__sfp_lock_acquire+0x8>)
 8005e9a:	f000 b8b3 	b.w	8006004 <__retarget_lock_acquire_recursive>
 8005e9e:	bf00      	nop
 8005ea0:	200072a1 	.word	0x200072a1

08005ea4 <__sfp_lock_release>:
 8005ea4:	4801      	ldr	r0, [pc, #4]	; (8005eac <__sfp_lock_release+0x8>)
 8005ea6:	f000 b8ae 	b.w	8006006 <__retarget_lock_release_recursive>
 8005eaa:	bf00      	nop
 8005eac:	200072a1 	.word	0x200072a1

08005eb0 <__sinit_lock_acquire>:
 8005eb0:	4801      	ldr	r0, [pc, #4]	; (8005eb8 <__sinit_lock_acquire+0x8>)
 8005eb2:	f000 b8a7 	b.w	8006004 <__retarget_lock_acquire_recursive>
 8005eb6:	bf00      	nop
 8005eb8:	200072a2 	.word	0x200072a2

08005ebc <__sinit_lock_release>:
 8005ebc:	4801      	ldr	r0, [pc, #4]	; (8005ec4 <__sinit_lock_release+0x8>)
 8005ebe:	f000 b8a2 	b.w	8006006 <__retarget_lock_release_recursive>
 8005ec2:	bf00      	nop
 8005ec4:	200072a2 	.word	0x200072a2

08005ec8 <__sinit>:
 8005ec8:	b510      	push	{r4, lr}
 8005eca:	4604      	mov	r4, r0
 8005ecc:	f7ff fff0 	bl	8005eb0 <__sinit_lock_acquire>
 8005ed0:	69a3      	ldr	r3, [r4, #24]
 8005ed2:	b11b      	cbz	r3, 8005edc <__sinit+0x14>
 8005ed4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ed8:	f7ff bff0 	b.w	8005ebc <__sinit_lock_release>
 8005edc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005ee0:	6523      	str	r3, [r4, #80]	; 0x50
 8005ee2:	4b13      	ldr	r3, [pc, #76]	; (8005f30 <__sinit+0x68>)
 8005ee4:	4a13      	ldr	r2, [pc, #76]	; (8005f34 <__sinit+0x6c>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	62a2      	str	r2, [r4, #40]	; 0x28
 8005eea:	42a3      	cmp	r3, r4
 8005eec:	bf04      	itt	eq
 8005eee:	2301      	moveq	r3, #1
 8005ef0:	61a3      	streq	r3, [r4, #24]
 8005ef2:	4620      	mov	r0, r4
 8005ef4:	f000 f820 	bl	8005f38 <__sfp>
 8005ef8:	6060      	str	r0, [r4, #4]
 8005efa:	4620      	mov	r0, r4
 8005efc:	f000 f81c 	bl	8005f38 <__sfp>
 8005f00:	60a0      	str	r0, [r4, #8]
 8005f02:	4620      	mov	r0, r4
 8005f04:	f000 f818 	bl	8005f38 <__sfp>
 8005f08:	2200      	movs	r2, #0
 8005f0a:	60e0      	str	r0, [r4, #12]
 8005f0c:	2104      	movs	r1, #4
 8005f0e:	6860      	ldr	r0, [r4, #4]
 8005f10:	f7ff ff82 	bl	8005e18 <std>
 8005f14:	68a0      	ldr	r0, [r4, #8]
 8005f16:	2201      	movs	r2, #1
 8005f18:	2109      	movs	r1, #9
 8005f1a:	f7ff ff7d 	bl	8005e18 <std>
 8005f1e:	68e0      	ldr	r0, [r4, #12]
 8005f20:	2202      	movs	r2, #2
 8005f22:	2112      	movs	r1, #18
 8005f24:	f7ff ff78 	bl	8005e18 <std>
 8005f28:	2301      	movs	r3, #1
 8005f2a:	61a3      	str	r3, [r4, #24]
 8005f2c:	e7d2      	b.n	8005ed4 <__sinit+0xc>
 8005f2e:	bf00      	nop
 8005f30:	08007200 	.word	0x08007200
 8005f34:	08005e61 	.word	0x08005e61

08005f38 <__sfp>:
 8005f38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f3a:	4607      	mov	r7, r0
 8005f3c:	f7ff ffac 	bl	8005e98 <__sfp_lock_acquire>
 8005f40:	4b1e      	ldr	r3, [pc, #120]	; (8005fbc <__sfp+0x84>)
 8005f42:	681e      	ldr	r6, [r3, #0]
 8005f44:	69b3      	ldr	r3, [r6, #24]
 8005f46:	b913      	cbnz	r3, 8005f4e <__sfp+0x16>
 8005f48:	4630      	mov	r0, r6
 8005f4a:	f7ff ffbd 	bl	8005ec8 <__sinit>
 8005f4e:	3648      	adds	r6, #72	; 0x48
 8005f50:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005f54:	3b01      	subs	r3, #1
 8005f56:	d503      	bpl.n	8005f60 <__sfp+0x28>
 8005f58:	6833      	ldr	r3, [r6, #0]
 8005f5a:	b30b      	cbz	r3, 8005fa0 <__sfp+0x68>
 8005f5c:	6836      	ldr	r6, [r6, #0]
 8005f5e:	e7f7      	b.n	8005f50 <__sfp+0x18>
 8005f60:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005f64:	b9d5      	cbnz	r5, 8005f9c <__sfp+0x64>
 8005f66:	4b16      	ldr	r3, [pc, #88]	; (8005fc0 <__sfp+0x88>)
 8005f68:	60e3      	str	r3, [r4, #12]
 8005f6a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005f6e:	6665      	str	r5, [r4, #100]	; 0x64
 8005f70:	f000 f847 	bl	8006002 <__retarget_lock_init_recursive>
 8005f74:	f7ff ff96 	bl	8005ea4 <__sfp_lock_release>
 8005f78:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005f7c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005f80:	6025      	str	r5, [r4, #0]
 8005f82:	61a5      	str	r5, [r4, #24]
 8005f84:	2208      	movs	r2, #8
 8005f86:	4629      	mov	r1, r5
 8005f88:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005f8c:	f7ff ff04 	bl	8005d98 <memset>
 8005f90:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005f94:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8005f98:	4620      	mov	r0, r4
 8005f9a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005f9c:	3468      	adds	r4, #104	; 0x68
 8005f9e:	e7d9      	b.n	8005f54 <__sfp+0x1c>
 8005fa0:	2104      	movs	r1, #4
 8005fa2:	4638      	mov	r0, r7
 8005fa4:	f7ff ff62 	bl	8005e6c <__sfmoreglue>
 8005fa8:	4604      	mov	r4, r0
 8005faa:	6030      	str	r0, [r6, #0]
 8005fac:	2800      	cmp	r0, #0
 8005fae:	d1d5      	bne.n	8005f5c <__sfp+0x24>
 8005fb0:	f7ff ff78 	bl	8005ea4 <__sfp_lock_release>
 8005fb4:	230c      	movs	r3, #12
 8005fb6:	603b      	str	r3, [r7, #0]
 8005fb8:	e7ee      	b.n	8005f98 <__sfp+0x60>
 8005fba:	bf00      	nop
 8005fbc:	08007200 	.word	0x08007200
 8005fc0:	ffff0001 	.word	0xffff0001

08005fc4 <_fwalk_reent>:
 8005fc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005fc8:	4606      	mov	r6, r0
 8005fca:	4688      	mov	r8, r1
 8005fcc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005fd0:	2700      	movs	r7, #0
 8005fd2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005fd6:	f1b9 0901 	subs.w	r9, r9, #1
 8005fda:	d505      	bpl.n	8005fe8 <_fwalk_reent+0x24>
 8005fdc:	6824      	ldr	r4, [r4, #0]
 8005fde:	2c00      	cmp	r4, #0
 8005fe0:	d1f7      	bne.n	8005fd2 <_fwalk_reent+0xe>
 8005fe2:	4638      	mov	r0, r7
 8005fe4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fe8:	89ab      	ldrh	r3, [r5, #12]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d907      	bls.n	8005ffe <_fwalk_reent+0x3a>
 8005fee:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005ff2:	3301      	adds	r3, #1
 8005ff4:	d003      	beq.n	8005ffe <_fwalk_reent+0x3a>
 8005ff6:	4629      	mov	r1, r5
 8005ff8:	4630      	mov	r0, r6
 8005ffa:	47c0      	blx	r8
 8005ffc:	4307      	orrs	r7, r0
 8005ffe:	3568      	adds	r5, #104	; 0x68
 8006000:	e7e9      	b.n	8005fd6 <_fwalk_reent+0x12>

08006002 <__retarget_lock_init_recursive>:
 8006002:	4770      	bx	lr

08006004 <__retarget_lock_acquire_recursive>:
 8006004:	4770      	bx	lr

08006006 <__retarget_lock_release_recursive>:
 8006006:	4770      	bx	lr

08006008 <sbrk_aligned>:
 8006008:	b570      	push	{r4, r5, r6, lr}
 800600a:	4e0e      	ldr	r6, [pc, #56]	; (8006044 <sbrk_aligned+0x3c>)
 800600c:	460c      	mov	r4, r1
 800600e:	6831      	ldr	r1, [r6, #0]
 8006010:	4605      	mov	r5, r0
 8006012:	b911      	cbnz	r1, 800601a <sbrk_aligned+0x12>
 8006014:	f000 fcd6 	bl	80069c4 <_sbrk_r>
 8006018:	6030      	str	r0, [r6, #0]
 800601a:	4621      	mov	r1, r4
 800601c:	4628      	mov	r0, r5
 800601e:	f000 fcd1 	bl	80069c4 <_sbrk_r>
 8006022:	1c43      	adds	r3, r0, #1
 8006024:	d00a      	beq.n	800603c <sbrk_aligned+0x34>
 8006026:	1cc4      	adds	r4, r0, #3
 8006028:	f024 0403 	bic.w	r4, r4, #3
 800602c:	42a0      	cmp	r0, r4
 800602e:	d007      	beq.n	8006040 <sbrk_aligned+0x38>
 8006030:	1a21      	subs	r1, r4, r0
 8006032:	4628      	mov	r0, r5
 8006034:	f000 fcc6 	bl	80069c4 <_sbrk_r>
 8006038:	3001      	adds	r0, #1
 800603a:	d101      	bne.n	8006040 <sbrk_aligned+0x38>
 800603c:	f04f 34ff 	mov.w	r4, #4294967295
 8006040:	4620      	mov	r0, r4
 8006042:	bd70      	pop	{r4, r5, r6, pc}
 8006044:	200072a8 	.word	0x200072a8

08006048 <_malloc_r>:
 8006048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800604c:	1ccd      	adds	r5, r1, #3
 800604e:	f025 0503 	bic.w	r5, r5, #3
 8006052:	3508      	adds	r5, #8
 8006054:	2d0c      	cmp	r5, #12
 8006056:	bf38      	it	cc
 8006058:	250c      	movcc	r5, #12
 800605a:	2d00      	cmp	r5, #0
 800605c:	4607      	mov	r7, r0
 800605e:	db01      	blt.n	8006064 <_malloc_r+0x1c>
 8006060:	42a9      	cmp	r1, r5
 8006062:	d905      	bls.n	8006070 <_malloc_r+0x28>
 8006064:	230c      	movs	r3, #12
 8006066:	603b      	str	r3, [r7, #0]
 8006068:	2600      	movs	r6, #0
 800606a:	4630      	mov	r0, r6
 800606c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006070:	4e2e      	ldr	r6, [pc, #184]	; (800612c <_malloc_r+0xe4>)
 8006072:	f000 ff31 	bl	8006ed8 <__malloc_lock>
 8006076:	6833      	ldr	r3, [r6, #0]
 8006078:	461c      	mov	r4, r3
 800607a:	bb34      	cbnz	r4, 80060ca <_malloc_r+0x82>
 800607c:	4629      	mov	r1, r5
 800607e:	4638      	mov	r0, r7
 8006080:	f7ff ffc2 	bl	8006008 <sbrk_aligned>
 8006084:	1c43      	adds	r3, r0, #1
 8006086:	4604      	mov	r4, r0
 8006088:	d14d      	bne.n	8006126 <_malloc_r+0xde>
 800608a:	6834      	ldr	r4, [r6, #0]
 800608c:	4626      	mov	r6, r4
 800608e:	2e00      	cmp	r6, #0
 8006090:	d140      	bne.n	8006114 <_malloc_r+0xcc>
 8006092:	6823      	ldr	r3, [r4, #0]
 8006094:	4631      	mov	r1, r6
 8006096:	4638      	mov	r0, r7
 8006098:	eb04 0803 	add.w	r8, r4, r3
 800609c:	f000 fc92 	bl	80069c4 <_sbrk_r>
 80060a0:	4580      	cmp	r8, r0
 80060a2:	d13a      	bne.n	800611a <_malloc_r+0xd2>
 80060a4:	6821      	ldr	r1, [r4, #0]
 80060a6:	3503      	adds	r5, #3
 80060a8:	1a6d      	subs	r5, r5, r1
 80060aa:	f025 0503 	bic.w	r5, r5, #3
 80060ae:	3508      	adds	r5, #8
 80060b0:	2d0c      	cmp	r5, #12
 80060b2:	bf38      	it	cc
 80060b4:	250c      	movcc	r5, #12
 80060b6:	4629      	mov	r1, r5
 80060b8:	4638      	mov	r0, r7
 80060ba:	f7ff ffa5 	bl	8006008 <sbrk_aligned>
 80060be:	3001      	adds	r0, #1
 80060c0:	d02b      	beq.n	800611a <_malloc_r+0xd2>
 80060c2:	6823      	ldr	r3, [r4, #0]
 80060c4:	442b      	add	r3, r5
 80060c6:	6023      	str	r3, [r4, #0]
 80060c8:	e00e      	b.n	80060e8 <_malloc_r+0xa0>
 80060ca:	6822      	ldr	r2, [r4, #0]
 80060cc:	1b52      	subs	r2, r2, r5
 80060ce:	d41e      	bmi.n	800610e <_malloc_r+0xc6>
 80060d0:	2a0b      	cmp	r2, #11
 80060d2:	d916      	bls.n	8006102 <_malloc_r+0xba>
 80060d4:	1961      	adds	r1, r4, r5
 80060d6:	42a3      	cmp	r3, r4
 80060d8:	6025      	str	r5, [r4, #0]
 80060da:	bf18      	it	ne
 80060dc:	6059      	strne	r1, [r3, #4]
 80060de:	6863      	ldr	r3, [r4, #4]
 80060e0:	bf08      	it	eq
 80060e2:	6031      	streq	r1, [r6, #0]
 80060e4:	5162      	str	r2, [r4, r5]
 80060e6:	604b      	str	r3, [r1, #4]
 80060e8:	4638      	mov	r0, r7
 80060ea:	f104 060b 	add.w	r6, r4, #11
 80060ee:	f000 fef9 	bl	8006ee4 <__malloc_unlock>
 80060f2:	f026 0607 	bic.w	r6, r6, #7
 80060f6:	1d23      	adds	r3, r4, #4
 80060f8:	1af2      	subs	r2, r6, r3
 80060fa:	d0b6      	beq.n	800606a <_malloc_r+0x22>
 80060fc:	1b9b      	subs	r3, r3, r6
 80060fe:	50a3      	str	r3, [r4, r2]
 8006100:	e7b3      	b.n	800606a <_malloc_r+0x22>
 8006102:	6862      	ldr	r2, [r4, #4]
 8006104:	42a3      	cmp	r3, r4
 8006106:	bf0c      	ite	eq
 8006108:	6032      	streq	r2, [r6, #0]
 800610a:	605a      	strne	r2, [r3, #4]
 800610c:	e7ec      	b.n	80060e8 <_malloc_r+0xa0>
 800610e:	4623      	mov	r3, r4
 8006110:	6864      	ldr	r4, [r4, #4]
 8006112:	e7b2      	b.n	800607a <_malloc_r+0x32>
 8006114:	4634      	mov	r4, r6
 8006116:	6876      	ldr	r6, [r6, #4]
 8006118:	e7b9      	b.n	800608e <_malloc_r+0x46>
 800611a:	230c      	movs	r3, #12
 800611c:	603b      	str	r3, [r7, #0]
 800611e:	4638      	mov	r0, r7
 8006120:	f000 fee0 	bl	8006ee4 <__malloc_unlock>
 8006124:	e7a1      	b.n	800606a <_malloc_r+0x22>
 8006126:	6025      	str	r5, [r4, #0]
 8006128:	e7de      	b.n	80060e8 <_malloc_r+0xa0>
 800612a:	bf00      	nop
 800612c:	200072a4 	.word	0x200072a4

08006130 <__ssputs_r>:
 8006130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006134:	688e      	ldr	r6, [r1, #8]
 8006136:	429e      	cmp	r6, r3
 8006138:	4682      	mov	sl, r0
 800613a:	460c      	mov	r4, r1
 800613c:	4690      	mov	r8, r2
 800613e:	461f      	mov	r7, r3
 8006140:	d838      	bhi.n	80061b4 <__ssputs_r+0x84>
 8006142:	898a      	ldrh	r2, [r1, #12]
 8006144:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006148:	d032      	beq.n	80061b0 <__ssputs_r+0x80>
 800614a:	6825      	ldr	r5, [r4, #0]
 800614c:	6909      	ldr	r1, [r1, #16]
 800614e:	eba5 0901 	sub.w	r9, r5, r1
 8006152:	6965      	ldr	r5, [r4, #20]
 8006154:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006158:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800615c:	3301      	adds	r3, #1
 800615e:	444b      	add	r3, r9
 8006160:	106d      	asrs	r5, r5, #1
 8006162:	429d      	cmp	r5, r3
 8006164:	bf38      	it	cc
 8006166:	461d      	movcc	r5, r3
 8006168:	0553      	lsls	r3, r2, #21
 800616a:	d531      	bpl.n	80061d0 <__ssputs_r+0xa0>
 800616c:	4629      	mov	r1, r5
 800616e:	f7ff ff6b 	bl	8006048 <_malloc_r>
 8006172:	4606      	mov	r6, r0
 8006174:	b950      	cbnz	r0, 800618c <__ssputs_r+0x5c>
 8006176:	230c      	movs	r3, #12
 8006178:	f8ca 3000 	str.w	r3, [sl]
 800617c:	89a3      	ldrh	r3, [r4, #12]
 800617e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006182:	81a3      	strh	r3, [r4, #12]
 8006184:	f04f 30ff 	mov.w	r0, #4294967295
 8006188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800618c:	6921      	ldr	r1, [r4, #16]
 800618e:	464a      	mov	r2, r9
 8006190:	f7ff fdf4 	bl	8005d7c <memcpy>
 8006194:	89a3      	ldrh	r3, [r4, #12]
 8006196:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800619a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800619e:	81a3      	strh	r3, [r4, #12]
 80061a0:	6126      	str	r6, [r4, #16]
 80061a2:	6165      	str	r5, [r4, #20]
 80061a4:	444e      	add	r6, r9
 80061a6:	eba5 0509 	sub.w	r5, r5, r9
 80061aa:	6026      	str	r6, [r4, #0]
 80061ac:	60a5      	str	r5, [r4, #8]
 80061ae:	463e      	mov	r6, r7
 80061b0:	42be      	cmp	r6, r7
 80061b2:	d900      	bls.n	80061b6 <__ssputs_r+0x86>
 80061b4:	463e      	mov	r6, r7
 80061b6:	6820      	ldr	r0, [r4, #0]
 80061b8:	4632      	mov	r2, r6
 80061ba:	4641      	mov	r1, r8
 80061bc:	f000 fe72 	bl	8006ea4 <memmove>
 80061c0:	68a3      	ldr	r3, [r4, #8]
 80061c2:	1b9b      	subs	r3, r3, r6
 80061c4:	60a3      	str	r3, [r4, #8]
 80061c6:	6823      	ldr	r3, [r4, #0]
 80061c8:	4433      	add	r3, r6
 80061ca:	6023      	str	r3, [r4, #0]
 80061cc:	2000      	movs	r0, #0
 80061ce:	e7db      	b.n	8006188 <__ssputs_r+0x58>
 80061d0:	462a      	mov	r2, r5
 80061d2:	f000 fed9 	bl	8006f88 <_realloc_r>
 80061d6:	4606      	mov	r6, r0
 80061d8:	2800      	cmp	r0, #0
 80061da:	d1e1      	bne.n	80061a0 <__ssputs_r+0x70>
 80061dc:	6921      	ldr	r1, [r4, #16]
 80061de:	4650      	mov	r0, sl
 80061e0:	f000 fe86 	bl	8006ef0 <_free_r>
 80061e4:	e7c7      	b.n	8006176 <__ssputs_r+0x46>
	...

080061e8 <_svfiprintf_r>:
 80061e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061ec:	4698      	mov	r8, r3
 80061ee:	898b      	ldrh	r3, [r1, #12]
 80061f0:	061b      	lsls	r3, r3, #24
 80061f2:	b09d      	sub	sp, #116	; 0x74
 80061f4:	4607      	mov	r7, r0
 80061f6:	460d      	mov	r5, r1
 80061f8:	4614      	mov	r4, r2
 80061fa:	d50e      	bpl.n	800621a <_svfiprintf_r+0x32>
 80061fc:	690b      	ldr	r3, [r1, #16]
 80061fe:	b963      	cbnz	r3, 800621a <_svfiprintf_r+0x32>
 8006200:	2140      	movs	r1, #64	; 0x40
 8006202:	f7ff ff21 	bl	8006048 <_malloc_r>
 8006206:	6028      	str	r0, [r5, #0]
 8006208:	6128      	str	r0, [r5, #16]
 800620a:	b920      	cbnz	r0, 8006216 <_svfiprintf_r+0x2e>
 800620c:	230c      	movs	r3, #12
 800620e:	603b      	str	r3, [r7, #0]
 8006210:	f04f 30ff 	mov.w	r0, #4294967295
 8006214:	e0d1      	b.n	80063ba <_svfiprintf_r+0x1d2>
 8006216:	2340      	movs	r3, #64	; 0x40
 8006218:	616b      	str	r3, [r5, #20]
 800621a:	2300      	movs	r3, #0
 800621c:	9309      	str	r3, [sp, #36]	; 0x24
 800621e:	2320      	movs	r3, #32
 8006220:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006224:	f8cd 800c 	str.w	r8, [sp, #12]
 8006228:	2330      	movs	r3, #48	; 0x30
 800622a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80063d4 <_svfiprintf_r+0x1ec>
 800622e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006232:	f04f 0901 	mov.w	r9, #1
 8006236:	4623      	mov	r3, r4
 8006238:	469a      	mov	sl, r3
 800623a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800623e:	b10a      	cbz	r2, 8006244 <_svfiprintf_r+0x5c>
 8006240:	2a25      	cmp	r2, #37	; 0x25
 8006242:	d1f9      	bne.n	8006238 <_svfiprintf_r+0x50>
 8006244:	ebba 0b04 	subs.w	fp, sl, r4
 8006248:	d00b      	beq.n	8006262 <_svfiprintf_r+0x7a>
 800624a:	465b      	mov	r3, fp
 800624c:	4622      	mov	r2, r4
 800624e:	4629      	mov	r1, r5
 8006250:	4638      	mov	r0, r7
 8006252:	f7ff ff6d 	bl	8006130 <__ssputs_r>
 8006256:	3001      	adds	r0, #1
 8006258:	f000 80aa 	beq.w	80063b0 <_svfiprintf_r+0x1c8>
 800625c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800625e:	445a      	add	r2, fp
 8006260:	9209      	str	r2, [sp, #36]	; 0x24
 8006262:	f89a 3000 	ldrb.w	r3, [sl]
 8006266:	2b00      	cmp	r3, #0
 8006268:	f000 80a2 	beq.w	80063b0 <_svfiprintf_r+0x1c8>
 800626c:	2300      	movs	r3, #0
 800626e:	f04f 32ff 	mov.w	r2, #4294967295
 8006272:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006276:	f10a 0a01 	add.w	sl, sl, #1
 800627a:	9304      	str	r3, [sp, #16]
 800627c:	9307      	str	r3, [sp, #28]
 800627e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006282:	931a      	str	r3, [sp, #104]	; 0x68
 8006284:	4654      	mov	r4, sl
 8006286:	2205      	movs	r2, #5
 8006288:	f814 1b01 	ldrb.w	r1, [r4], #1
 800628c:	4851      	ldr	r0, [pc, #324]	; (80063d4 <_svfiprintf_r+0x1ec>)
 800628e:	f7fa f8e7 	bl	8000460 <memchr>
 8006292:	9a04      	ldr	r2, [sp, #16]
 8006294:	b9d8      	cbnz	r0, 80062ce <_svfiprintf_r+0xe6>
 8006296:	06d0      	lsls	r0, r2, #27
 8006298:	bf44      	itt	mi
 800629a:	2320      	movmi	r3, #32
 800629c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062a0:	0711      	lsls	r1, r2, #28
 80062a2:	bf44      	itt	mi
 80062a4:	232b      	movmi	r3, #43	; 0x2b
 80062a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80062aa:	f89a 3000 	ldrb.w	r3, [sl]
 80062ae:	2b2a      	cmp	r3, #42	; 0x2a
 80062b0:	d015      	beq.n	80062de <_svfiprintf_r+0xf6>
 80062b2:	9a07      	ldr	r2, [sp, #28]
 80062b4:	4654      	mov	r4, sl
 80062b6:	2000      	movs	r0, #0
 80062b8:	f04f 0c0a 	mov.w	ip, #10
 80062bc:	4621      	mov	r1, r4
 80062be:	f811 3b01 	ldrb.w	r3, [r1], #1
 80062c2:	3b30      	subs	r3, #48	; 0x30
 80062c4:	2b09      	cmp	r3, #9
 80062c6:	d94e      	bls.n	8006366 <_svfiprintf_r+0x17e>
 80062c8:	b1b0      	cbz	r0, 80062f8 <_svfiprintf_r+0x110>
 80062ca:	9207      	str	r2, [sp, #28]
 80062cc:	e014      	b.n	80062f8 <_svfiprintf_r+0x110>
 80062ce:	eba0 0308 	sub.w	r3, r0, r8
 80062d2:	fa09 f303 	lsl.w	r3, r9, r3
 80062d6:	4313      	orrs	r3, r2
 80062d8:	9304      	str	r3, [sp, #16]
 80062da:	46a2      	mov	sl, r4
 80062dc:	e7d2      	b.n	8006284 <_svfiprintf_r+0x9c>
 80062de:	9b03      	ldr	r3, [sp, #12]
 80062e0:	1d19      	adds	r1, r3, #4
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	9103      	str	r1, [sp, #12]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	bfbb      	ittet	lt
 80062ea:	425b      	neglt	r3, r3
 80062ec:	f042 0202 	orrlt.w	r2, r2, #2
 80062f0:	9307      	strge	r3, [sp, #28]
 80062f2:	9307      	strlt	r3, [sp, #28]
 80062f4:	bfb8      	it	lt
 80062f6:	9204      	strlt	r2, [sp, #16]
 80062f8:	7823      	ldrb	r3, [r4, #0]
 80062fa:	2b2e      	cmp	r3, #46	; 0x2e
 80062fc:	d10c      	bne.n	8006318 <_svfiprintf_r+0x130>
 80062fe:	7863      	ldrb	r3, [r4, #1]
 8006300:	2b2a      	cmp	r3, #42	; 0x2a
 8006302:	d135      	bne.n	8006370 <_svfiprintf_r+0x188>
 8006304:	9b03      	ldr	r3, [sp, #12]
 8006306:	1d1a      	adds	r2, r3, #4
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	9203      	str	r2, [sp, #12]
 800630c:	2b00      	cmp	r3, #0
 800630e:	bfb8      	it	lt
 8006310:	f04f 33ff 	movlt.w	r3, #4294967295
 8006314:	3402      	adds	r4, #2
 8006316:	9305      	str	r3, [sp, #20]
 8006318:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80063e4 <_svfiprintf_r+0x1fc>
 800631c:	7821      	ldrb	r1, [r4, #0]
 800631e:	2203      	movs	r2, #3
 8006320:	4650      	mov	r0, sl
 8006322:	f7fa f89d 	bl	8000460 <memchr>
 8006326:	b140      	cbz	r0, 800633a <_svfiprintf_r+0x152>
 8006328:	2340      	movs	r3, #64	; 0x40
 800632a:	eba0 000a 	sub.w	r0, r0, sl
 800632e:	fa03 f000 	lsl.w	r0, r3, r0
 8006332:	9b04      	ldr	r3, [sp, #16]
 8006334:	4303      	orrs	r3, r0
 8006336:	3401      	adds	r4, #1
 8006338:	9304      	str	r3, [sp, #16]
 800633a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800633e:	4826      	ldr	r0, [pc, #152]	; (80063d8 <_svfiprintf_r+0x1f0>)
 8006340:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006344:	2206      	movs	r2, #6
 8006346:	f7fa f88b 	bl	8000460 <memchr>
 800634a:	2800      	cmp	r0, #0
 800634c:	d038      	beq.n	80063c0 <_svfiprintf_r+0x1d8>
 800634e:	4b23      	ldr	r3, [pc, #140]	; (80063dc <_svfiprintf_r+0x1f4>)
 8006350:	bb1b      	cbnz	r3, 800639a <_svfiprintf_r+0x1b2>
 8006352:	9b03      	ldr	r3, [sp, #12]
 8006354:	3307      	adds	r3, #7
 8006356:	f023 0307 	bic.w	r3, r3, #7
 800635a:	3308      	adds	r3, #8
 800635c:	9303      	str	r3, [sp, #12]
 800635e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006360:	4433      	add	r3, r6
 8006362:	9309      	str	r3, [sp, #36]	; 0x24
 8006364:	e767      	b.n	8006236 <_svfiprintf_r+0x4e>
 8006366:	fb0c 3202 	mla	r2, ip, r2, r3
 800636a:	460c      	mov	r4, r1
 800636c:	2001      	movs	r0, #1
 800636e:	e7a5      	b.n	80062bc <_svfiprintf_r+0xd4>
 8006370:	2300      	movs	r3, #0
 8006372:	3401      	adds	r4, #1
 8006374:	9305      	str	r3, [sp, #20]
 8006376:	4619      	mov	r1, r3
 8006378:	f04f 0c0a 	mov.w	ip, #10
 800637c:	4620      	mov	r0, r4
 800637e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006382:	3a30      	subs	r2, #48	; 0x30
 8006384:	2a09      	cmp	r2, #9
 8006386:	d903      	bls.n	8006390 <_svfiprintf_r+0x1a8>
 8006388:	2b00      	cmp	r3, #0
 800638a:	d0c5      	beq.n	8006318 <_svfiprintf_r+0x130>
 800638c:	9105      	str	r1, [sp, #20]
 800638e:	e7c3      	b.n	8006318 <_svfiprintf_r+0x130>
 8006390:	fb0c 2101 	mla	r1, ip, r1, r2
 8006394:	4604      	mov	r4, r0
 8006396:	2301      	movs	r3, #1
 8006398:	e7f0      	b.n	800637c <_svfiprintf_r+0x194>
 800639a:	ab03      	add	r3, sp, #12
 800639c:	9300      	str	r3, [sp, #0]
 800639e:	462a      	mov	r2, r5
 80063a0:	4b0f      	ldr	r3, [pc, #60]	; (80063e0 <_svfiprintf_r+0x1f8>)
 80063a2:	a904      	add	r1, sp, #16
 80063a4:	4638      	mov	r0, r7
 80063a6:	f3af 8000 	nop.w
 80063aa:	1c42      	adds	r2, r0, #1
 80063ac:	4606      	mov	r6, r0
 80063ae:	d1d6      	bne.n	800635e <_svfiprintf_r+0x176>
 80063b0:	89ab      	ldrh	r3, [r5, #12]
 80063b2:	065b      	lsls	r3, r3, #25
 80063b4:	f53f af2c 	bmi.w	8006210 <_svfiprintf_r+0x28>
 80063b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80063ba:	b01d      	add	sp, #116	; 0x74
 80063bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063c0:	ab03      	add	r3, sp, #12
 80063c2:	9300      	str	r3, [sp, #0]
 80063c4:	462a      	mov	r2, r5
 80063c6:	4b06      	ldr	r3, [pc, #24]	; (80063e0 <_svfiprintf_r+0x1f8>)
 80063c8:	a904      	add	r1, sp, #16
 80063ca:	4638      	mov	r0, r7
 80063cc:	f000 f9d4 	bl	8006778 <_printf_i>
 80063d0:	e7eb      	b.n	80063aa <_svfiprintf_r+0x1c2>
 80063d2:	bf00      	nop
 80063d4:	08007264 	.word	0x08007264
 80063d8:	0800726e 	.word	0x0800726e
 80063dc:	00000000 	.word	0x00000000
 80063e0:	08006131 	.word	0x08006131
 80063e4:	0800726a 	.word	0x0800726a

080063e8 <__sfputc_r>:
 80063e8:	6893      	ldr	r3, [r2, #8]
 80063ea:	3b01      	subs	r3, #1
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	b410      	push	{r4}
 80063f0:	6093      	str	r3, [r2, #8]
 80063f2:	da08      	bge.n	8006406 <__sfputc_r+0x1e>
 80063f4:	6994      	ldr	r4, [r2, #24]
 80063f6:	42a3      	cmp	r3, r4
 80063f8:	db01      	blt.n	80063fe <__sfputc_r+0x16>
 80063fa:	290a      	cmp	r1, #10
 80063fc:	d103      	bne.n	8006406 <__sfputc_r+0x1e>
 80063fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006402:	f000 bb33 	b.w	8006a6c <__swbuf_r>
 8006406:	6813      	ldr	r3, [r2, #0]
 8006408:	1c58      	adds	r0, r3, #1
 800640a:	6010      	str	r0, [r2, #0]
 800640c:	7019      	strb	r1, [r3, #0]
 800640e:	4608      	mov	r0, r1
 8006410:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006414:	4770      	bx	lr

08006416 <__sfputs_r>:
 8006416:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006418:	4606      	mov	r6, r0
 800641a:	460f      	mov	r7, r1
 800641c:	4614      	mov	r4, r2
 800641e:	18d5      	adds	r5, r2, r3
 8006420:	42ac      	cmp	r4, r5
 8006422:	d101      	bne.n	8006428 <__sfputs_r+0x12>
 8006424:	2000      	movs	r0, #0
 8006426:	e007      	b.n	8006438 <__sfputs_r+0x22>
 8006428:	f814 1b01 	ldrb.w	r1, [r4], #1
 800642c:	463a      	mov	r2, r7
 800642e:	4630      	mov	r0, r6
 8006430:	f7ff ffda 	bl	80063e8 <__sfputc_r>
 8006434:	1c43      	adds	r3, r0, #1
 8006436:	d1f3      	bne.n	8006420 <__sfputs_r+0xa>
 8006438:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800643c <_vfiprintf_r>:
 800643c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006440:	460d      	mov	r5, r1
 8006442:	b09d      	sub	sp, #116	; 0x74
 8006444:	4614      	mov	r4, r2
 8006446:	4698      	mov	r8, r3
 8006448:	4606      	mov	r6, r0
 800644a:	b118      	cbz	r0, 8006454 <_vfiprintf_r+0x18>
 800644c:	6983      	ldr	r3, [r0, #24]
 800644e:	b90b      	cbnz	r3, 8006454 <_vfiprintf_r+0x18>
 8006450:	f7ff fd3a 	bl	8005ec8 <__sinit>
 8006454:	4b89      	ldr	r3, [pc, #548]	; (800667c <_vfiprintf_r+0x240>)
 8006456:	429d      	cmp	r5, r3
 8006458:	d11b      	bne.n	8006492 <_vfiprintf_r+0x56>
 800645a:	6875      	ldr	r5, [r6, #4]
 800645c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800645e:	07d9      	lsls	r1, r3, #31
 8006460:	d405      	bmi.n	800646e <_vfiprintf_r+0x32>
 8006462:	89ab      	ldrh	r3, [r5, #12]
 8006464:	059a      	lsls	r2, r3, #22
 8006466:	d402      	bmi.n	800646e <_vfiprintf_r+0x32>
 8006468:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800646a:	f7ff fdcb 	bl	8006004 <__retarget_lock_acquire_recursive>
 800646e:	89ab      	ldrh	r3, [r5, #12]
 8006470:	071b      	lsls	r3, r3, #28
 8006472:	d501      	bpl.n	8006478 <_vfiprintf_r+0x3c>
 8006474:	692b      	ldr	r3, [r5, #16]
 8006476:	b9eb      	cbnz	r3, 80064b4 <_vfiprintf_r+0x78>
 8006478:	4629      	mov	r1, r5
 800647a:	4630      	mov	r0, r6
 800647c:	f000 fb5a 	bl	8006b34 <__swsetup_r>
 8006480:	b1c0      	cbz	r0, 80064b4 <_vfiprintf_r+0x78>
 8006482:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006484:	07dc      	lsls	r4, r3, #31
 8006486:	d50e      	bpl.n	80064a6 <_vfiprintf_r+0x6a>
 8006488:	f04f 30ff 	mov.w	r0, #4294967295
 800648c:	b01d      	add	sp, #116	; 0x74
 800648e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006492:	4b7b      	ldr	r3, [pc, #492]	; (8006680 <_vfiprintf_r+0x244>)
 8006494:	429d      	cmp	r5, r3
 8006496:	d101      	bne.n	800649c <_vfiprintf_r+0x60>
 8006498:	68b5      	ldr	r5, [r6, #8]
 800649a:	e7df      	b.n	800645c <_vfiprintf_r+0x20>
 800649c:	4b79      	ldr	r3, [pc, #484]	; (8006684 <_vfiprintf_r+0x248>)
 800649e:	429d      	cmp	r5, r3
 80064a0:	bf08      	it	eq
 80064a2:	68f5      	ldreq	r5, [r6, #12]
 80064a4:	e7da      	b.n	800645c <_vfiprintf_r+0x20>
 80064a6:	89ab      	ldrh	r3, [r5, #12]
 80064a8:	0598      	lsls	r0, r3, #22
 80064aa:	d4ed      	bmi.n	8006488 <_vfiprintf_r+0x4c>
 80064ac:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80064ae:	f7ff fdaa 	bl	8006006 <__retarget_lock_release_recursive>
 80064b2:	e7e9      	b.n	8006488 <_vfiprintf_r+0x4c>
 80064b4:	2300      	movs	r3, #0
 80064b6:	9309      	str	r3, [sp, #36]	; 0x24
 80064b8:	2320      	movs	r3, #32
 80064ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80064be:	f8cd 800c 	str.w	r8, [sp, #12]
 80064c2:	2330      	movs	r3, #48	; 0x30
 80064c4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006688 <_vfiprintf_r+0x24c>
 80064c8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80064cc:	f04f 0901 	mov.w	r9, #1
 80064d0:	4623      	mov	r3, r4
 80064d2:	469a      	mov	sl, r3
 80064d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80064d8:	b10a      	cbz	r2, 80064de <_vfiprintf_r+0xa2>
 80064da:	2a25      	cmp	r2, #37	; 0x25
 80064dc:	d1f9      	bne.n	80064d2 <_vfiprintf_r+0x96>
 80064de:	ebba 0b04 	subs.w	fp, sl, r4
 80064e2:	d00b      	beq.n	80064fc <_vfiprintf_r+0xc0>
 80064e4:	465b      	mov	r3, fp
 80064e6:	4622      	mov	r2, r4
 80064e8:	4629      	mov	r1, r5
 80064ea:	4630      	mov	r0, r6
 80064ec:	f7ff ff93 	bl	8006416 <__sfputs_r>
 80064f0:	3001      	adds	r0, #1
 80064f2:	f000 80aa 	beq.w	800664a <_vfiprintf_r+0x20e>
 80064f6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80064f8:	445a      	add	r2, fp
 80064fa:	9209      	str	r2, [sp, #36]	; 0x24
 80064fc:	f89a 3000 	ldrb.w	r3, [sl]
 8006500:	2b00      	cmp	r3, #0
 8006502:	f000 80a2 	beq.w	800664a <_vfiprintf_r+0x20e>
 8006506:	2300      	movs	r3, #0
 8006508:	f04f 32ff 	mov.w	r2, #4294967295
 800650c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006510:	f10a 0a01 	add.w	sl, sl, #1
 8006514:	9304      	str	r3, [sp, #16]
 8006516:	9307      	str	r3, [sp, #28]
 8006518:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800651c:	931a      	str	r3, [sp, #104]	; 0x68
 800651e:	4654      	mov	r4, sl
 8006520:	2205      	movs	r2, #5
 8006522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006526:	4858      	ldr	r0, [pc, #352]	; (8006688 <_vfiprintf_r+0x24c>)
 8006528:	f7f9 ff9a 	bl	8000460 <memchr>
 800652c:	9a04      	ldr	r2, [sp, #16]
 800652e:	b9d8      	cbnz	r0, 8006568 <_vfiprintf_r+0x12c>
 8006530:	06d1      	lsls	r1, r2, #27
 8006532:	bf44      	itt	mi
 8006534:	2320      	movmi	r3, #32
 8006536:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800653a:	0713      	lsls	r3, r2, #28
 800653c:	bf44      	itt	mi
 800653e:	232b      	movmi	r3, #43	; 0x2b
 8006540:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006544:	f89a 3000 	ldrb.w	r3, [sl]
 8006548:	2b2a      	cmp	r3, #42	; 0x2a
 800654a:	d015      	beq.n	8006578 <_vfiprintf_r+0x13c>
 800654c:	9a07      	ldr	r2, [sp, #28]
 800654e:	4654      	mov	r4, sl
 8006550:	2000      	movs	r0, #0
 8006552:	f04f 0c0a 	mov.w	ip, #10
 8006556:	4621      	mov	r1, r4
 8006558:	f811 3b01 	ldrb.w	r3, [r1], #1
 800655c:	3b30      	subs	r3, #48	; 0x30
 800655e:	2b09      	cmp	r3, #9
 8006560:	d94e      	bls.n	8006600 <_vfiprintf_r+0x1c4>
 8006562:	b1b0      	cbz	r0, 8006592 <_vfiprintf_r+0x156>
 8006564:	9207      	str	r2, [sp, #28]
 8006566:	e014      	b.n	8006592 <_vfiprintf_r+0x156>
 8006568:	eba0 0308 	sub.w	r3, r0, r8
 800656c:	fa09 f303 	lsl.w	r3, r9, r3
 8006570:	4313      	orrs	r3, r2
 8006572:	9304      	str	r3, [sp, #16]
 8006574:	46a2      	mov	sl, r4
 8006576:	e7d2      	b.n	800651e <_vfiprintf_r+0xe2>
 8006578:	9b03      	ldr	r3, [sp, #12]
 800657a:	1d19      	adds	r1, r3, #4
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	9103      	str	r1, [sp, #12]
 8006580:	2b00      	cmp	r3, #0
 8006582:	bfbb      	ittet	lt
 8006584:	425b      	neglt	r3, r3
 8006586:	f042 0202 	orrlt.w	r2, r2, #2
 800658a:	9307      	strge	r3, [sp, #28]
 800658c:	9307      	strlt	r3, [sp, #28]
 800658e:	bfb8      	it	lt
 8006590:	9204      	strlt	r2, [sp, #16]
 8006592:	7823      	ldrb	r3, [r4, #0]
 8006594:	2b2e      	cmp	r3, #46	; 0x2e
 8006596:	d10c      	bne.n	80065b2 <_vfiprintf_r+0x176>
 8006598:	7863      	ldrb	r3, [r4, #1]
 800659a:	2b2a      	cmp	r3, #42	; 0x2a
 800659c:	d135      	bne.n	800660a <_vfiprintf_r+0x1ce>
 800659e:	9b03      	ldr	r3, [sp, #12]
 80065a0:	1d1a      	adds	r2, r3, #4
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	9203      	str	r2, [sp, #12]
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	bfb8      	it	lt
 80065aa:	f04f 33ff 	movlt.w	r3, #4294967295
 80065ae:	3402      	adds	r4, #2
 80065b0:	9305      	str	r3, [sp, #20]
 80065b2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006698 <_vfiprintf_r+0x25c>
 80065b6:	7821      	ldrb	r1, [r4, #0]
 80065b8:	2203      	movs	r2, #3
 80065ba:	4650      	mov	r0, sl
 80065bc:	f7f9 ff50 	bl	8000460 <memchr>
 80065c0:	b140      	cbz	r0, 80065d4 <_vfiprintf_r+0x198>
 80065c2:	2340      	movs	r3, #64	; 0x40
 80065c4:	eba0 000a 	sub.w	r0, r0, sl
 80065c8:	fa03 f000 	lsl.w	r0, r3, r0
 80065cc:	9b04      	ldr	r3, [sp, #16]
 80065ce:	4303      	orrs	r3, r0
 80065d0:	3401      	adds	r4, #1
 80065d2:	9304      	str	r3, [sp, #16]
 80065d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80065d8:	482c      	ldr	r0, [pc, #176]	; (800668c <_vfiprintf_r+0x250>)
 80065da:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80065de:	2206      	movs	r2, #6
 80065e0:	f7f9 ff3e 	bl	8000460 <memchr>
 80065e4:	2800      	cmp	r0, #0
 80065e6:	d03f      	beq.n	8006668 <_vfiprintf_r+0x22c>
 80065e8:	4b29      	ldr	r3, [pc, #164]	; (8006690 <_vfiprintf_r+0x254>)
 80065ea:	bb1b      	cbnz	r3, 8006634 <_vfiprintf_r+0x1f8>
 80065ec:	9b03      	ldr	r3, [sp, #12]
 80065ee:	3307      	adds	r3, #7
 80065f0:	f023 0307 	bic.w	r3, r3, #7
 80065f4:	3308      	adds	r3, #8
 80065f6:	9303      	str	r3, [sp, #12]
 80065f8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80065fa:	443b      	add	r3, r7
 80065fc:	9309      	str	r3, [sp, #36]	; 0x24
 80065fe:	e767      	b.n	80064d0 <_vfiprintf_r+0x94>
 8006600:	fb0c 3202 	mla	r2, ip, r2, r3
 8006604:	460c      	mov	r4, r1
 8006606:	2001      	movs	r0, #1
 8006608:	e7a5      	b.n	8006556 <_vfiprintf_r+0x11a>
 800660a:	2300      	movs	r3, #0
 800660c:	3401      	adds	r4, #1
 800660e:	9305      	str	r3, [sp, #20]
 8006610:	4619      	mov	r1, r3
 8006612:	f04f 0c0a 	mov.w	ip, #10
 8006616:	4620      	mov	r0, r4
 8006618:	f810 2b01 	ldrb.w	r2, [r0], #1
 800661c:	3a30      	subs	r2, #48	; 0x30
 800661e:	2a09      	cmp	r2, #9
 8006620:	d903      	bls.n	800662a <_vfiprintf_r+0x1ee>
 8006622:	2b00      	cmp	r3, #0
 8006624:	d0c5      	beq.n	80065b2 <_vfiprintf_r+0x176>
 8006626:	9105      	str	r1, [sp, #20]
 8006628:	e7c3      	b.n	80065b2 <_vfiprintf_r+0x176>
 800662a:	fb0c 2101 	mla	r1, ip, r1, r2
 800662e:	4604      	mov	r4, r0
 8006630:	2301      	movs	r3, #1
 8006632:	e7f0      	b.n	8006616 <_vfiprintf_r+0x1da>
 8006634:	ab03      	add	r3, sp, #12
 8006636:	9300      	str	r3, [sp, #0]
 8006638:	462a      	mov	r2, r5
 800663a:	4b16      	ldr	r3, [pc, #88]	; (8006694 <_vfiprintf_r+0x258>)
 800663c:	a904      	add	r1, sp, #16
 800663e:	4630      	mov	r0, r6
 8006640:	f3af 8000 	nop.w
 8006644:	4607      	mov	r7, r0
 8006646:	1c78      	adds	r0, r7, #1
 8006648:	d1d6      	bne.n	80065f8 <_vfiprintf_r+0x1bc>
 800664a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800664c:	07d9      	lsls	r1, r3, #31
 800664e:	d405      	bmi.n	800665c <_vfiprintf_r+0x220>
 8006650:	89ab      	ldrh	r3, [r5, #12]
 8006652:	059a      	lsls	r2, r3, #22
 8006654:	d402      	bmi.n	800665c <_vfiprintf_r+0x220>
 8006656:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006658:	f7ff fcd5 	bl	8006006 <__retarget_lock_release_recursive>
 800665c:	89ab      	ldrh	r3, [r5, #12]
 800665e:	065b      	lsls	r3, r3, #25
 8006660:	f53f af12 	bmi.w	8006488 <_vfiprintf_r+0x4c>
 8006664:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006666:	e711      	b.n	800648c <_vfiprintf_r+0x50>
 8006668:	ab03      	add	r3, sp, #12
 800666a:	9300      	str	r3, [sp, #0]
 800666c:	462a      	mov	r2, r5
 800666e:	4b09      	ldr	r3, [pc, #36]	; (8006694 <_vfiprintf_r+0x258>)
 8006670:	a904      	add	r1, sp, #16
 8006672:	4630      	mov	r0, r6
 8006674:	f000 f880 	bl	8006778 <_printf_i>
 8006678:	e7e4      	b.n	8006644 <_vfiprintf_r+0x208>
 800667a:	bf00      	nop
 800667c:	08007224 	.word	0x08007224
 8006680:	08007244 	.word	0x08007244
 8006684:	08007204 	.word	0x08007204
 8006688:	08007264 	.word	0x08007264
 800668c:	0800726e 	.word	0x0800726e
 8006690:	00000000 	.word	0x00000000
 8006694:	08006417 	.word	0x08006417
 8006698:	0800726a 	.word	0x0800726a

0800669c <_printf_common>:
 800669c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066a0:	4616      	mov	r6, r2
 80066a2:	4699      	mov	r9, r3
 80066a4:	688a      	ldr	r2, [r1, #8]
 80066a6:	690b      	ldr	r3, [r1, #16]
 80066a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80066ac:	4293      	cmp	r3, r2
 80066ae:	bfb8      	it	lt
 80066b0:	4613      	movlt	r3, r2
 80066b2:	6033      	str	r3, [r6, #0]
 80066b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80066b8:	4607      	mov	r7, r0
 80066ba:	460c      	mov	r4, r1
 80066bc:	b10a      	cbz	r2, 80066c2 <_printf_common+0x26>
 80066be:	3301      	adds	r3, #1
 80066c0:	6033      	str	r3, [r6, #0]
 80066c2:	6823      	ldr	r3, [r4, #0]
 80066c4:	0699      	lsls	r1, r3, #26
 80066c6:	bf42      	ittt	mi
 80066c8:	6833      	ldrmi	r3, [r6, #0]
 80066ca:	3302      	addmi	r3, #2
 80066cc:	6033      	strmi	r3, [r6, #0]
 80066ce:	6825      	ldr	r5, [r4, #0]
 80066d0:	f015 0506 	ands.w	r5, r5, #6
 80066d4:	d106      	bne.n	80066e4 <_printf_common+0x48>
 80066d6:	f104 0a19 	add.w	sl, r4, #25
 80066da:	68e3      	ldr	r3, [r4, #12]
 80066dc:	6832      	ldr	r2, [r6, #0]
 80066de:	1a9b      	subs	r3, r3, r2
 80066e0:	42ab      	cmp	r3, r5
 80066e2:	dc26      	bgt.n	8006732 <_printf_common+0x96>
 80066e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80066e8:	1e13      	subs	r3, r2, #0
 80066ea:	6822      	ldr	r2, [r4, #0]
 80066ec:	bf18      	it	ne
 80066ee:	2301      	movne	r3, #1
 80066f0:	0692      	lsls	r2, r2, #26
 80066f2:	d42b      	bmi.n	800674c <_printf_common+0xb0>
 80066f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80066f8:	4649      	mov	r1, r9
 80066fa:	4638      	mov	r0, r7
 80066fc:	47c0      	blx	r8
 80066fe:	3001      	adds	r0, #1
 8006700:	d01e      	beq.n	8006740 <_printf_common+0xa4>
 8006702:	6823      	ldr	r3, [r4, #0]
 8006704:	68e5      	ldr	r5, [r4, #12]
 8006706:	6832      	ldr	r2, [r6, #0]
 8006708:	f003 0306 	and.w	r3, r3, #6
 800670c:	2b04      	cmp	r3, #4
 800670e:	bf08      	it	eq
 8006710:	1aad      	subeq	r5, r5, r2
 8006712:	68a3      	ldr	r3, [r4, #8]
 8006714:	6922      	ldr	r2, [r4, #16]
 8006716:	bf0c      	ite	eq
 8006718:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800671c:	2500      	movne	r5, #0
 800671e:	4293      	cmp	r3, r2
 8006720:	bfc4      	itt	gt
 8006722:	1a9b      	subgt	r3, r3, r2
 8006724:	18ed      	addgt	r5, r5, r3
 8006726:	2600      	movs	r6, #0
 8006728:	341a      	adds	r4, #26
 800672a:	42b5      	cmp	r5, r6
 800672c:	d11a      	bne.n	8006764 <_printf_common+0xc8>
 800672e:	2000      	movs	r0, #0
 8006730:	e008      	b.n	8006744 <_printf_common+0xa8>
 8006732:	2301      	movs	r3, #1
 8006734:	4652      	mov	r2, sl
 8006736:	4649      	mov	r1, r9
 8006738:	4638      	mov	r0, r7
 800673a:	47c0      	blx	r8
 800673c:	3001      	adds	r0, #1
 800673e:	d103      	bne.n	8006748 <_printf_common+0xac>
 8006740:	f04f 30ff 	mov.w	r0, #4294967295
 8006744:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006748:	3501      	adds	r5, #1
 800674a:	e7c6      	b.n	80066da <_printf_common+0x3e>
 800674c:	18e1      	adds	r1, r4, r3
 800674e:	1c5a      	adds	r2, r3, #1
 8006750:	2030      	movs	r0, #48	; 0x30
 8006752:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006756:	4422      	add	r2, r4
 8006758:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800675c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006760:	3302      	adds	r3, #2
 8006762:	e7c7      	b.n	80066f4 <_printf_common+0x58>
 8006764:	2301      	movs	r3, #1
 8006766:	4622      	mov	r2, r4
 8006768:	4649      	mov	r1, r9
 800676a:	4638      	mov	r0, r7
 800676c:	47c0      	blx	r8
 800676e:	3001      	adds	r0, #1
 8006770:	d0e6      	beq.n	8006740 <_printf_common+0xa4>
 8006772:	3601      	adds	r6, #1
 8006774:	e7d9      	b.n	800672a <_printf_common+0x8e>
	...

08006778 <_printf_i>:
 8006778:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800677c:	7e0f      	ldrb	r7, [r1, #24]
 800677e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006780:	2f78      	cmp	r7, #120	; 0x78
 8006782:	4691      	mov	r9, r2
 8006784:	4680      	mov	r8, r0
 8006786:	460c      	mov	r4, r1
 8006788:	469a      	mov	sl, r3
 800678a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800678e:	d807      	bhi.n	80067a0 <_printf_i+0x28>
 8006790:	2f62      	cmp	r7, #98	; 0x62
 8006792:	d80a      	bhi.n	80067aa <_printf_i+0x32>
 8006794:	2f00      	cmp	r7, #0
 8006796:	f000 80d8 	beq.w	800694a <_printf_i+0x1d2>
 800679a:	2f58      	cmp	r7, #88	; 0x58
 800679c:	f000 80a3 	beq.w	80068e6 <_printf_i+0x16e>
 80067a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80067a8:	e03a      	b.n	8006820 <_printf_i+0xa8>
 80067aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80067ae:	2b15      	cmp	r3, #21
 80067b0:	d8f6      	bhi.n	80067a0 <_printf_i+0x28>
 80067b2:	a101      	add	r1, pc, #4	; (adr r1, 80067b8 <_printf_i+0x40>)
 80067b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80067b8:	08006811 	.word	0x08006811
 80067bc:	08006825 	.word	0x08006825
 80067c0:	080067a1 	.word	0x080067a1
 80067c4:	080067a1 	.word	0x080067a1
 80067c8:	080067a1 	.word	0x080067a1
 80067cc:	080067a1 	.word	0x080067a1
 80067d0:	08006825 	.word	0x08006825
 80067d4:	080067a1 	.word	0x080067a1
 80067d8:	080067a1 	.word	0x080067a1
 80067dc:	080067a1 	.word	0x080067a1
 80067e0:	080067a1 	.word	0x080067a1
 80067e4:	08006931 	.word	0x08006931
 80067e8:	08006855 	.word	0x08006855
 80067ec:	08006913 	.word	0x08006913
 80067f0:	080067a1 	.word	0x080067a1
 80067f4:	080067a1 	.word	0x080067a1
 80067f8:	08006953 	.word	0x08006953
 80067fc:	080067a1 	.word	0x080067a1
 8006800:	08006855 	.word	0x08006855
 8006804:	080067a1 	.word	0x080067a1
 8006808:	080067a1 	.word	0x080067a1
 800680c:	0800691b 	.word	0x0800691b
 8006810:	682b      	ldr	r3, [r5, #0]
 8006812:	1d1a      	adds	r2, r3, #4
 8006814:	681b      	ldr	r3, [r3, #0]
 8006816:	602a      	str	r2, [r5, #0]
 8006818:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800681c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006820:	2301      	movs	r3, #1
 8006822:	e0a3      	b.n	800696c <_printf_i+0x1f4>
 8006824:	6820      	ldr	r0, [r4, #0]
 8006826:	6829      	ldr	r1, [r5, #0]
 8006828:	0606      	lsls	r6, r0, #24
 800682a:	f101 0304 	add.w	r3, r1, #4
 800682e:	d50a      	bpl.n	8006846 <_printf_i+0xce>
 8006830:	680e      	ldr	r6, [r1, #0]
 8006832:	602b      	str	r3, [r5, #0]
 8006834:	2e00      	cmp	r6, #0
 8006836:	da03      	bge.n	8006840 <_printf_i+0xc8>
 8006838:	232d      	movs	r3, #45	; 0x2d
 800683a:	4276      	negs	r6, r6
 800683c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006840:	485e      	ldr	r0, [pc, #376]	; (80069bc <_printf_i+0x244>)
 8006842:	230a      	movs	r3, #10
 8006844:	e019      	b.n	800687a <_printf_i+0x102>
 8006846:	680e      	ldr	r6, [r1, #0]
 8006848:	602b      	str	r3, [r5, #0]
 800684a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800684e:	bf18      	it	ne
 8006850:	b236      	sxthne	r6, r6
 8006852:	e7ef      	b.n	8006834 <_printf_i+0xbc>
 8006854:	682b      	ldr	r3, [r5, #0]
 8006856:	6820      	ldr	r0, [r4, #0]
 8006858:	1d19      	adds	r1, r3, #4
 800685a:	6029      	str	r1, [r5, #0]
 800685c:	0601      	lsls	r1, r0, #24
 800685e:	d501      	bpl.n	8006864 <_printf_i+0xec>
 8006860:	681e      	ldr	r6, [r3, #0]
 8006862:	e002      	b.n	800686a <_printf_i+0xf2>
 8006864:	0646      	lsls	r6, r0, #25
 8006866:	d5fb      	bpl.n	8006860 <_printf_i+0xe8>
 8006868:	881e      	ldrh	r6, [r3, #0]
 800686a:	4854      	ldr	r0, [pc, #336]	; (80069bc <_printf_i+0x244>)
 800686c:	2f6f      	cmp	r7, #111	; 0x6f
 800686e:	bf0c      	ite	eq
 8006870:	2308      	moveq	r3, #8
 8006872:	230a      	movne	r3, #10
 8006874:	2100      	movs	r1, #0
 8006876:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800687a:	6865      	ldr	r5, [r4, #4]
 800687c:	60a5      	str	r5, [r4, #8]
 800687e:	2d00      	cmp	r5, #0
 8006880:	bfa2      	ittt	ge
 8006882:	6821      	ldrge	r1, [r4, #0]
 8006884:	f021 0104 	bicge.w	r1, r1, #4
 8006888:	6021      	strge	r1, [r4, #0]
 800688a:	b90e      	cbnz	r6, 8006890 <_printf_i+0x118>
 800688c:	2d00      	cmp	r5, #0
 800688e:	d04d      	beq.n	800692c <_printf_i+0x1b4>
 8006890:	4615      	mov	r5, r2
 8006892:	fbb6 f1f3 	udiv	r1, r6, r3
 8006896:	fb03 6711 	mls	r7, r3, r1, r6
 800689a:	5dc7      	ldrb	r7, [r0, r7]
 800689c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80068a0:	4637      	mov	r7, r6
 80068a2:	42bb      	cmp	r3, r7
 80068a4:	460e      	mov	r6, r1
 80068a6:	d9f4      	bls.n	8006892 <_printf_i+0x11a>
 80068a8:	2b08      	cmp	r3, #8
 80068aa:	d10b      	bne.n	80068c4 <_printf_i+0x14c>
 80068ac:	6823      	ldr	r3, [r4, #0]
 80068ae:	07de      	lsls	r6, r3, #31
 80068b0:	d508      	bpl.n	80068c4 <_printf_i+0x14c>
 80068b2:	6923      	ldr	r3, [r4, #16]
 80068b4:	6861      	ldr	r1, [r4, #4]
 80068b6:	4299      	cmp	r1, r3
 80068b8:	bfde      	ittt	le
 80068ba:	2330      	movle	r3, #48	; 0x30
 80068bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80068c0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80068c4:	1b52      	subs	r2, r2, r5
 80068c6:	6122      	str	r2, [r4, #16]
 80068c8:	f8cd a000 	str.w	sl, [sp]
 80068cc:	464b      	mov	r3, r9
 80068ce:	aa03      	add	r2, sp, #12
 80068d0:	4621      	mov	r1, r4
 80068d2:	4640      	mov	r0, r8
 80068d4:	f7ff fee2 	bl	800669c <_printf_common>
 80068d8:	3001      	adds	r0, #1
 80068da:	d14c      	bne.n	8006976 <_printf_i+0x1fe>
 80068dc:	f04f 30ff 	mov.w	r0, #4294967295
 80068e0:	b004      	add	sp, #16
 80068e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068e6:	4835      	ldr	r0, [pc, #212]	; (80069bc <_printf_i+0x244>)
 80068e8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80068ec:	6829      	ldr	r1, [r5, #0]
 80068ee:	6823      	ldr	r3, [r4, #0]
 80068f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80068f4:	6029      	str	r1, [r5, #0]
 80068f6:	061d      	lsls	r5, r3, #24
 80068f8:	d514      	bpl.n	8006924 <_printf_i+0x1ac>
 80068fa:	07df      	lsls	r7, r3, #31
 80068fc:	bf44      	itt	mi
 80068fe:	f043 0320 	orrmi.w	r3, r3, #32
 8006902:	6023      	strmi	r3, [r4, #0]
 8006904:	b91e      	cbnz	r6, 800690e <_printf_i+0x196>
 8006906:	6823      	ldr	r3, [r4, #0]
 8006908:	f023 0320 	bic.w	r3, r3, #32
 800690c:	6023      	str	r3, [r4, #0]
 800690e:	2310      	movs	r3, #16
 8006910:	e7b0      	b.n	8006874 <_printf_i+0xfc>
 8006912:	6823      	ldr	r3, [r4, #0]
 8006914:	f043 0320 	orr.w	r3, r3, #32
 8006918:	6023      	str	r3, [r4, #0]
 800691a:	2378      	movs	r3, #120	; 0x78
 800691c:	4828      	ldr	r0, [pc, #160]	; (80069c0 <_printf_i+0x248>)
 800691e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006922:	e7e3      	b.n	80068ec <_printf_i+0x174>
 8006924:	0659      	lsls	r1, r3, #25
 8006926:	bf48      	it	mi
 8006928:	b2b6      	uxthmi	r6, r6
 800692a:	e7e6      	b.n	80068fa <_printf_i+0x182>
 800692c:	4615      	mov	r5, r2
 800692e:	e7bb      	b.n	80068a8 <_printf_i+0x130>
 8006930:	682b      	ldr	r3, [r5, #0]
 8006932:	6826      	ldr	r6, [r4, #0]
 8006934:	6961      	ldr	r1, [r4, #20]
 8006936:	1d18      	adds	r0, r3, #4
 8006938:	6028      	str	r0, [r5, #0]
 800693a:	0635      	lsls	r5, r6, #24
 800693c:	681b      	ldr	r3, [r3, #0]
 800693e:	d501      	bpl.n	8006944 <_printf_i+0x1cc>
 8006940:	6019      	str	r1, [r3, #0]
 8006942:	e002      	b.n	800694a <_printf_i+0x1d2>
 8006944:	0670      	lsls	r0, r6, #25
 8006946:	d5fb      	bpl.n	8006940 <_printf_i+0x1c8>
 8006948:	8019      	strh	r1, [r3, #0]
 800694a:	2300      	movs	r3, #0
 800694c:	6123      	str	r3, [r4, #16]
 800694e:	4615      	mov	r5, r2
 8006950:	e7ba      	b.n	80068c8 <_printf_i+0x150>
 8006952:	682b      	ldr	r3, [r5, #0]
 8006954:	1d1a      	adds	r2, r3, #4
 8006956:	602a      	str	r2, [r5, #0]
 8006958:	681d      	ldr	r5, [r3, #0]
 800695a:	6862      	ldr	r2, [r4, #4]
 800695c:	2100      	movs	r1, #0
 800695e:	4628      	mov	r0, r5
 8006960:	f7f9 fd7e 	bl	8000460 <memchr>
 8006964:	b108      	cbz	r0, 800696a <_printf_i+0x1f2>
 8006966:	1b40      	subs	r0, r0, r5
 8006968:	6060      	str	r0, [r4, #4]
 800696a:	6863      	ldr	r3, [r4, #4]
 800696c:	6123      	str	r3, [r4, #16]
 800696e:	2300      	movs	r3, #0
 8006970:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006974:	e7a8      	b.n	80068c8 <_printf_i+0x150>
 8006976:	6923      	ldr	r3, [r4, #16]
 8006978:	462a      	mov	r2, r5
 800697a:	4649      	mov	r1, r9
 800697c:	4640      	mov	r0, r8
 800697e:	47d0      	blx	sl
 8006980:	3001      	adds	r0, #1
 8006982:	d0ab      	beq.n	80068dc <_printf_i+0x164>
 8006984:	6823      	ldr	r3, [r4, #0]
 8006986:	079b      	lsls	r3, r3, #30
 8006988:	d413      	bmi.n	80069b2 <_printf_i+0x23a>
 800698a:	68e0      	ldr	r0, [r4, #12]
 800698c:	9b03      	ldr	r3, [sp, #12]
 800698e:	4298      	cmp	r0, r3
 8006990:	bfb8      	it	lt
 8006992:	4618      	movlt	r0, r3
 8006994:	e7a4      	b.n	80068e0 <_printf_i+0x168>
 8006996:	2301      	movs	r3, #1
 8006998:	4632      	mov	r2, r6
 800699a:	4649      	mov	r1, r9
 800699c:	4640      	mov	r0, r8
 800699e:	47d0      	blx	sl
 80069a0:	3001      	adds	r0, #1
 80069a2:	d09b      	beq.n	80068dc <_printf_i+0x164>
 80069a4:	3501      	adds	r5, #1
 80069a6:	68e3      	ldr	r3, [r4, #12]
 80069a8:	9903      	ldr	r1, [sp, #12]
 80069aa:	1a5b      	subs	r3, r3, r1
 80069ac:	42ab      	cmp	r3, r5
 80069ae:	dcf2      	bgt.n	8006996 <_printf_i+0x21e>
 80069b0:	e7eb      	b.n	800698a <_printf_i+0x212>
 80069b2:	2500      	movs	r5, #0
 80069b4:	f104 0619 	add.w	r6, r4, #25
 80069b8:	e7f5      	b.n	80069a6 <_printf_i+0x22e>
 80069ba:	bf00      	nop
 80069bc:	08007275 	.word	0x08007275
 80069c0:	08007286 	.word	0x08007286

080069c4 <_sbrk_r>:
 80069c4:	b538      	push	{r3, r4, r5, lr}
 80069c6:	4d06      	ldr	r5, [pc, #24]	; (80069e0 <_sbrk_r+0x1c>)
 80069c8:	2300      	movs	r3, #0
 80069ca:	4604      	mov	r4, r0
 80069cc:	4608      	mov	r0, r1
 80069ce:	602b      	str	r3, [r5, #0]
 80069d0:	f7fa fb46 	bl	8001060 <_sbrk>
 80069d4:	1c43      	adds	r3, r0, #1
 80069d6:	d102      	bne.n	80069de <_sbrk_r+0x1a>
 80069d8:	682b      	ldr	r3, [r5, #0]
 80069da:	b103      	cbz	r3, 80069de <_sbrk_r+0x1a>
 80069dc:	6023      	str	r3, [r4, #0]
 80069de:	bd38      	pop	{r3, r4, r5, pc}
 80069e0:	200072ac 	.word	0x200072ac

080069e4 <__sread>:
 80069e4:	b510      	push	{r4, lr}
 80069e6:	460c      	mov	r4, r1
 80069e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069ec:	f000 fafc 	bl	8006fe8 <_read_r>
 80069f0:	2800      	cmp	r0, #0
 80069f2:	bfab      	itete	ge
 80069f4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80069f6:	89a3      	ldrhlt	r3, [r4, #12]
 80069f8:	181b      	addge	r3, r3, r0
 80069fa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80069fe:	bfac      	ite	ge
 8006a00:	6563      	strge	r3, [r4, #84]	; 0x54
 8006a02:	81a3      	strhlt	r3, [r4, #12]
 8006a04:	bd10      	pop	{r4, pc}

08006a06 <__swrite>:
 8006a06:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a0a:	461f      	mov	r7, r3
 8006a0c:	898b      	ldrh	r3, [r1, #12]
 8006a0e:	05db      	lsls	r3, r3, #23
 8006a10:	4605      	mov	r5, r0
 8006a12:	460c      	mov	r4, r1
 8006a14:	4616      	mov	r6, r2
 8006a16:	d505      	bpl.n	8006a24 <__swrite+0x1e>
 8006a18:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a1c:	2302      	movs	r3, #2
 8006a1e:	2200      	movs	r2, #0
 8006a20:	f000 f9c8 	bl	8006db4 <_lseek_r>
 8006a24:	89a3      	ldrh	r3, [r4, #12]
 8006a26:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a2a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006a2e:	81a3      	strh	r3, [r4, #12]
 8006a30:	4632      	mov	r2, r6
 8006a32:	463b      	mov	r3, r7
 8006a34:	4628      	mov	r0, r5
 8006a36:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a3a:	f000 b869 	b.w	8006b10 <_write_r>

08006a3e <__sseek>:
 8006a3e:	b510      	push	{r4, lr}
 8006a40:	460c      	mov	r4, r1
 8006a42:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a46:	f000 f9b5 	bl	8006db4 <_lseek_r>
 8006a4a:	1c43      	adds	r3, r0, #1
 8006a4c:	89a3      	ldrh	r3, [r4, #12]
 8006a4e:	bf15      	itete	ne
 8006a50:	6560      	strne	r0, [r4, #84]	; 0x54
 8006a52:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006a56:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006a5a:	81a3      	strheq	r3, [r4, #12]
 8006a5c:	bf18      	it	ne
 8006a5e:	81a3      	strhne	r3, [r4, #12]
 8006a60:	bd10      	pop	{r4, pc}

08006a62 <__sclose>:
 8006a62:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a66:	f000 b8d3 	b.w	8006c10 <_close_r>
	...

08006a6c <__swbuf_r>:
 8006a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a6e:	460e      	mov	r6, r1
 8006a70:	4614      	mov	r4, r2
 8006a72:	4605      	mov	r5, r0
 8006a74:	b118      	cbz	r0, 8006a7e <__swbuf_r+0x12>
 8006a76:	6983      	ldr	r3, [r0, #24]
 8006a78:	b90b      	cbnz	r3, 8006a7e <__swbuf_r+0x12>
 8006a7a:	f7ff fa25 	bl	8005ec8 <__sinit>
 8006a7e:	4b21      	ldr	r3, [pc, #132]	; (8006b04 <__swbuf_r+0x98>)
 8006a80:	429c      	cmp	r4, r3
 8006a82:	d12b      	bne.n	8006adc <__swbuf_r+0x70>
 8006a84:	686c      	ldr	r4, [r5, #4]
 8006a86:	69a3      	ldr	r3, [r4, #24]
 8006a88:	60a3      	str	r3, [r4, #8]
 8006a8a:	89a3      	ldrh	r3, [r4, #12]
 8006a8c:	071a      	lsls	r2, r3, #28
 8006a8e:	d52f      	bpl.n	8006af0 <__swbuf_r+0x84>
 8006a90:	6923      	ldr	r3, [r4, #16]
 8006a92:	b36b      	cbz	r3, 8006af0 <__swbuf_r+0x84>
 8006a94:	6923      	ldr	r3, [r4, #16]
 8006a96:	6820      	ldr	r0, [r4, #0]
 8006a98:	1ac0      	subs	r0, r0, r3
 8006a9a:	6963      	ldr	r3, [r4, #20]
 8006a9c:	b2f6      	uxtb	r6, r6
 8006a9e:	4283      	cmp	r3, r0
 8006aa0:	4637      	mov	r7, r6
 8006aa2:	dc04      	bgt.n	8006aae <__swbuf_r+0x42>
 8006aa4:	4621      	mov	r1, r4
 8006aa6:	4628      	mov	r0, r5
 8006aa8:	f000 f948 	bl	8006d3c <_fflush_r>
 8006aac:	bb30      	cbnz	r0, 8006afc <__swbuf_r+0x90>
 8006aae:	68a3      	ldr	r3, [r4, #8]
 8006ab0:	3b01      	subs	r3, #1
 8006ab2:	60a3      	str	r3, [r4, #8]
 8006ab4:	6823      	ldr	r3, [r4, #0]
 8006ab6:	1c5a      	adds	r2, r3, #1
 8006ab8:	6022      	str	r2, [r4, #0]
 8006aba:	701e      	strb	r6, [r3, #0]
 8006abc:	6963      	ldr	r3, [r4, #20]
 8006abe:	3001      	adds	r0, #1
 8006ac0:	4283      	cmp	r3, r0
 8006ac2:	d004      	beq.n	8006ace <__swbuf_r+0x62>
 8006ac4:	89a3      	ldrh	r3, [r4, #12]
 8006ac6:	07db      	lsls	r3, r3, #31
 8006ac8:	d506      	bpl.n	8006ad8 <__swbuf_r+0x6c>
 8006aca:	2e0a      	cmp	r6, #10
 8006acc:	d104      	bne.n	8006ad8 <__swbuf_r+0x6c>
 8006ace:	4621      	mov	r1, r4
 8006ad0:	4628      	mov	r0, r5
 8006ad2:	f000 f933 	bl	8006d3c <_fflush_r>
 8006ad6:	b988      	cbnz	r0, 8006afc <__swbuf_r+0x90>
 8006ad8:	4638      	mov	r0, r7
 8006ada:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006adc:	4b0a      	ldr	r3, [pc, #40]	; (8006b08 <__swbuf_r+0x9c>)
 8006ade:	429c      	cmp	r4, r3
 8006ae0:	d101      	bne.n	8006ae6 <__swbuf_r+0x7a>
 8006ae2:	68ac      	ldr	r4, [r5, #8]
 8006ae4:	e7cf      	b.n	8006a86 <__swbuf_r+0x1a>
 8006ae6:	4b09      	ldr	r3, [pc, #36]	; (8006b0c <__swbuf_r+0xa0>)
 8006ae8:	429c      	cmp	r4, r3
 8006aea:	bf08      	it	eq
 8006aec:	68ec      	ldreq	r4, [r5, #12]
 8006aee:	e7ca      	b.n	8006a86 <__swbuf_r+0x1a>
 8006af0:	4621      	mov	r1, r4
 8006af2:	4628      	mov	r0, r5
 8006af4:	f000 f81e 	bl	8006b34 <__swsetup_r>
 8006af8:	2800      	cmp	r0, #0
 8006afa:	d0cb      	beq.n	8006a94 <__swbuf_r+0x28>
 8006afc:	f04f 37ff 	mov.w	r7, #4294967295
 8006b00:	e7ea      	b.n	8006ad8 <__swbuf_r+0x6c>
 8006b02:	bf00      	nop
 8006b04:	08007224 	.word	0x08007224
 8006b08:	08007244 	.word	0x08007244
 8006b0c:	08007204 	.word	0x08007204

08006b10 <_write_r>:
 8006b10:	b538      	push	{r3, r4, r5, lr}
 8006b12:	4d07      	ldr	r5, [pc, #28]	; (8006b30 <_write_r+0x20>)
 8006b14:	4604      	mov	r4, r0
 8006b16:	4608      	mov	r0, r1
 8006b18:	4611      	mov	r1, r2
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	602a      	str	r2, [r5, #0]
 8006b1e:	461a      	mov	r2, r3
 8006b20:	f7f9 fea6 	bl	8000870 <_write>
 8006b24:	1c43      	adds	r3, r0, #1
 8006b26:	d102      	bne.n	8006b2e <_write_r+0x1e>
 8006b28:	682b      	ldr	r3, [r5, #0]
 8006b2a:	b103      	cbz	r3, 8006b2e <_write_r+0x1e>
 8006b2c:	6023      	str	r3, [r4, #0]
 8006b2e:	bd38      	pop	{r3, r4, r5, pc}
 8006b30:	200072ac 	.word	0x200072ac

08006b34 <__swsetup_r>:
 8006b34:	4b32      	ldr	r3, [pc, #200]	; (8006c00 <__swsetup_r+0xcc>)
 8006b36:	b570      	push	{r4, r5, r6, lr}
 8006b38:	681d      	ldr	r5, [r3, #0]
 8006b3a:	4606      	mov	r6, r0
 8006b3c:	460c      	mov	r4, r1
 8006b3e:	b125      	cbz	r5, 8006b4a <__swsetup_r+0x16>
 8006b40:	69ab      	ldr	r3, [r5, #24]
 8006b42:	b913      	cbnz	r3, 8006b4a <__swsetup_r+0x16>
 8006b44:	4628      	mov	r0, r5
 8006b46:	f7ff f9bf 	bl	8005ec8 <__sinit>
 8006b4a:	4b2e      	ldr	r3, [pc, #184]	; (8006c04 <__swsetup_r+0xd0>)
 8006b4c:	429c      	cmp	r4, r3
 8006b4e:	d10f      	bne.n	8006b70 <__swsetup_r+0x3c>
 8006b50:	686c      	ldr	r4, [r5, #4]
 8006b52:	89a3      	ldrh	r3, [r4, #12]
 8006b54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006b58:	0719      	lsls	r1, r3, #28
 8006b5a:	d42c      	bmi.n	8006bb6 <__swsetup_r+0x82>
 8006b5c:	06dd      	lsls	r5, r3, #27
 8006b5e:	d411      	bmi.n	8006b84 <__swsetup_r+0x50>
 8006b60:	2309      	movs	r3, #9
 8006b62:	6033      	str	r3, [r6, #0]
 8006b64:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006b68:	81a3      	strh	r3, [r4, #12]
 8006b6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b6e:	e03e      	b.n	8006bee <__swsetup_r+0xba>
 8006b70:	4b25      	ldr	r3, [pc, #148]	; (8006c08 <__swsetup_r+0xd4>)
 8006b72:	429c      	cmp	r4, r3
 8006b74:	d101      	bne.n	8006b7a <__swsetup_r+0x46>
 8006b76:	68ac      	ldr	r4, [r5, #8]
 8006b78:	e7eb      	b.n	8006b52 <__swsetup_r+0x1e>
 8006b7a:	4b24      	ldr	r3, [pc, #144]	; (8006c0c <__swsetup_r+0xd8>)
 8006b7c:	429c      	cmp	r4, r3
 8006b7e:	bf08      	it	eq
 8006b80:	68ec      	ldreq	r4, [r5, #12]
 8006b82:	e7e6      	b.n	8006b52 <__swsetup_r+0x1e>
 8006b84:	0758      	lsls	r0, r3, #29
 8006b86:	d512      	bpl.n	8006bae <__swsetup_r+0x7a>
 8006b88:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b8a:	b141      	cbz	r1, 8006b9e <__swsetup_r+0x6a>
 8006b8c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b90:	4299      	cmp	r1, r3
 8006b92:	d002      	beq.n	8006b9a <__swsetup_r+0x66>
 8006b94:	4630      	mov	r0, r6
 8006b96:	f000 f9ab 	bl	8006ef0 <_free_r>
 8006b9a:	2300      	movs	r3, #0
 8006b9c:	6363      	str	r3, [r4, #52]	; 0x34
 8006b9e:	89a3      	ldrh	r3, [r4, #12]
 8006ba0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006ba4:	81a3      	strh	r3, [r4, #12]
 8006ba6:	2300      	movs	r3, #0
 8006ba8:	6063      	str	r3, [r4, #4]
 8006baa:	6923      	ldr	r3, [r4, #16]
 8006bac:	6023      	str	r3, [r4, #0]
 8006bae:	89a3      	ldrh	r3, [r4, #12]
 8006bb0:	f043 0308 	orr.w	r3, r3, #8
 8006bb4:	81a3      	strh	r3, [r4, #12]
 8006bb6:	6923      	ldr	r3, [r4, #16]
 8006bb8:	b94b      	cbnz	r3, 8006bce <__swsetup_r+0x9a>
 8006bba:	89a3      	ldrh	r3, [r4, #12]
 8006bbc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006bc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bc4:	d003      	beq.n	8006bce <__swsetup_r+0x9a>
 8006bc6:	4621      	mov	r1, r4
 8006bc8:	4630      	mov	r0, r6
 8006bca:	f000 f92b 	bl	8006e24 <__smakebuf_r>
 8006bce:	89a0      	ldrh	r0, [r4, #12]
 8006bd0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006bd4:	f010 0301 	ands.w	r3, r0, #1
 8006bd8:	d00a      	beq.n	8006bf0 <__swsetup_r+0xbc>
 8006bda:	2300      	movs	r3, #0
 8006bdc:	60a3      	str	r3, [r4, #8]
 8006bde:	6963      	ldr	r3, [r4, #20]
 8006be0:	425b      	negs	r3, r3
 8006be2:	61a3      	str	r3, [r4, #24]
 8006be4:	6923      	ldr	r3, [r4, #16]
 8006be6:	b943      	cbnz	r3, 8006bfa <__swsetup_r+0xc6>
 8006be8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006bec:	d1ba      	bne.n	8006b64 <__swsetup_r+0x30>
 8006bee:	bd70      	pop	{r4, r5, r6, pc}
 8006bf0:	0781      	lsls	r1, r0, #30
 8006bf2:	bf58      	it	pl
 8006bf4:	6963      	ldrpl	r3, [r4, #20]
 8006bf6:	60a3      	str	r3, [r4, #8]
 8006bf8:	e7f4      	b.n	8006be4 <__swsetup_r+0xb0>
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	e7f7      	b.n	8006bee <__swsetup_r+0xba>
 8006bfe:	bf00      	nop
 8006c00:	20000010 	.word	0x20000010
 8006c04:	08007224 	.word	0x08007224
 8006c08:	08007244 	.word	0x08007244
 8006c0c:	08007204 	.word	0x08007204

08006c10 <_close_r>:
 8006c10:	b538      	push	{r3, r4, r5, lr}
 8006c12:	4d06      	ldr	r5, [pc, #24]	; (8006c2c <_close_r+0x1c>)
 8006c14:	2300      	movs	r3, #0
 8006c16:	4604      	mov	r4, r0
 8006c18:	4608      	mov	r0, r1
 8006c1a:	602b      	str	r3, [r5, #0]
 8006c1c:	f7fa f9eb 	bl	8000ff6 <_close>
 8006c20:	1c43      	adds	r3, r0, #1
 8006c22:	d102      	bne.n	8006c2a <_close_r+0x1a>
 8006c24:	682b      	ldr	r3, [r5, #0]
 8006c26:	b103      	cbz	r3, 8006c2a <_close_r+0x1a>
 8006c28:	6023      	str	r3, [r4, #0]
 8006c2a:	bd38      	pop	{r3, r4, r5, pc}
 8006c2c:	200072ac 	.word	0x200072ac

08006c30 <__sflush_r>:
 8006c30:	898a      	ldrh	r2, [r1, #12]
 8006c32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006c36:	4605      	mov	r5, r0
 8006c38:	0710      	lsls	r0, r2, #28
 8006c3a:	460c      	mov	r4, r1
 8006c3c:	d458      	bmi.n	8006cf0 <__sflush_r+0xc0>
 8006c3e:	684b      	ldr	r3, [r1, #4]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	dc05      	bgt.n	8006c50 <__sflush_r+0x20>
 8006c44:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006c46:	2b00      	cmp	r3, #0
 8006c48:	dc02      	bgt.n	8006c50 <__sflush_r+0x20>
 8006c4a:	2000      	movs	r0, #0
 8006c4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006c50:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c52:	2e00      	cmp	r6, #0
 8006c54:	d0f9      	beq.n	8006c4a <__sflush_r+0x1a>
 8006c56:	2300      	movs	r3, #0
 8006c58:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006c5c:	682f      	ldr	r7, [r5, #0]
 8006c5e:	602b      	str	r3, [r5, #0]
 8006c60:	d032      	beq.n	8006cc8 <__sflush_r+0x98>
 8006c62:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006c64:	89a3      	ldrh	r3, [r4, #12]
 8006c66:	075a      	lsls	r2, r3, #29
 8006c68:	d505      	bpl.n	8006c76 <__sflush_r+0x46>
 8006c6a:	6863      	ldr	r3, [r4, #4]
 8006c6c:	1ac0      	subs	r0, r0, r3
 8006c6e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006c70:	b10b      	cbz	r3, 8006c76 <__sflush_r+0x46>
 8006c72:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006c74:	1ac0      	subs	r0, r0, r3
 8006c76:	2300      	movs	r3, #0
 8006c78:	4602      	mov	r2, r0
 8006c7a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006c7c:	6a21      	ldr	r1, [r4, #32]
 8006c7e:	4628      	mov	r0, r5
 8006c80:	47b0      	blx	r6
 8006c82:	1c43      	adds	r3, r0, #1
 8006c84:	89a3      	ldrh	r3, [r4, #12]
 8006c86:	d106      	bne.n	8006c96 <__sflush_r+0x66>
 8006c88:	6829      	ldr	r1, [r5, #0]
 8006c8a:	291d      	cmp	r1, #29
 8006c8c:	d82c      	bhi.n	8006ce8 <__sflush_r+0xb8>
 8006c8e:	4a2a      	ldr	r2, [pc, #168]	; (8006d38 <__sflush_r+0x108>)
 8006c90:	40ca      	lsrs	r2, r1
 8006c92:	07d6      	lsls	r6, r2, #31
 8006c94:	d528      	bpl.n	8006ce8 <__sflush_r+0xb8>
 8006c96:	2200      	movs	r2, #0
 8006c98:	6062      	str	r2, [r4, #4]
 8006c9a:	04d9      	lsls	r1, r3, #19
 8006c9c:	6922      	ldr	r2, [r4, #16]
 8006c9e:	6022      	str	r2, [r4, #0]
 8006ca0:	d504      	bpl.n	8006cac <__sflush_r+0x7c>
 8006ca2:	1c42      	adds	r2, r0, #1
 8006ca4:	d101      	bne.n	8006caa <__sflush_r+0x7a>
 8006ca6:	682b      	ldr	r3, [r5, #0]
 8006ca8:	b903      	cbnz	r3, 8006cac <__sflush_r+0x7c>
 8006caa:	6560      	str	r0, [r4, #84]	; 0x54
 8006cac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006cae:	602f      	str	r7, [r5, #0]
 8006cb0:	2900      	cmp	r1, #0
 8006cb2:	d0ca      	beq.n	8006c4a <__sflush_r+0x1a>
 8006cb4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006cb8:	4299      	cmp	r1, r3
 8006cba:	d002      	beq.n	8006cc2 <__sflush_r+0x92>
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	f000 f917 	bl	8006ef0 <_free_r>
 8006cc2:	2000      	movs	r0, #0
 8006cc4:	6360      	str	r0, [r4, #52]	; 0x34
 8006cc6:	e7c1      	b.n	8006c4c <__sflush_r+0x1c>
 8006cc8:	6a21      	ldr	r1, [r4, #32]
 8006cca:	2301      	movs	r3, #1
 8006ccc:	4628      	mov	r0, r5
 8006cce:	47b0      	blx	r6
 8006cd0:	1c41      	adds	r1, r0, #1
 8006cd2:	d1c7      	bne.n	8006c64 <__sflush_r+0x34>
 8006cd4:	682b      	ldr	r3, [r5, #0]
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d0c4      	beq.n	8006c64 <__sflush_r+0x34>
 8006cda:	2b1d      	cmp	r3, #29
 8006cdc:	d001      	beq.n	8006ce2 <__sflush_r+0xb2>
 8006cde:	2b16      	cmp	r3, #22
 8006ce0:	d101      	bne.n	8006ce6 <__sflush_r+0xb6>
 8006ce2:	602f      	str	r7, [r5, #0]
 8006ce4:	e7b1      	b.n	8006c4a <__sflush_r+0x1a>
 8006ce6:	89a3      	ldrh	r3, [r4, #12]
 8006ce8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006cec:	81a3      	strh	r3, [r4, #12]
 8006cee:	e7ad      	b.n	8006c4c <__sflush_r+0x1c>
 8006cf0:	690f      	ldr	r7, [r1, #16]
 8006cf2:	2f00      	cmp	r7, #0
 8006cf4:	d0a9      	beq.n	8006c4a <__sflush_r+0x1a>
 8006cf6:	0793      	lsls	r3, r2, #30
 8006cf8:	680e      	ldr	r6, [r1, #0]
 8006cfa:	bf08      	it	eq
 8006cfc:	694b      	ldreq	r3, [r1, #20]
 8006cfe:	600f      	str	r7, [r1, #0]
 8006d00:	bf18      	it	ne
 8006d02:	2300      	movne	r3, #0
 8006d04:	eba6 0807 	sub.w	r8, r6, r7
 8006d08:	608b      	str	r3, [r1, #8]
 8006d0a:	f1b8 0f00 	cmp.w	r8, #0
 8006d0e:	dd9c      	ble.n	8006c4a <__sflush_r+0x1a>
 8006d10:	6a21      	ldr	r1, [r4, #32]
 8006d12:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006d14:	4643      	mov	r3, r8
 8006d16:	463a      	mov	r2, r7
 8006d18:	4628      	mov	r0, r5
 8006d1a:	47b0      	blx	r6
 8006d1c:	2800      	cmp	r0, #0
 8006d1e:	dc06      	bgt.n	8006d2e <__sflush_r+0xfe>
 8006d20:	89a3      	ldrh	r3, [r4, #12]
 8006d22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006d26:	81a3      	strh	r3, [r4, #12]
 8006d28:	f04f 30ff 	mov.w	r0, #4294967295
 8006d2c:	e78e      	b.n	8006c4c <__sflush_r+0x1c>
 8006d2e:	4407      	add	r7, r0
 8006d30:	eba8 0800 	sub.w	r8, r8, r0
 8006d34:	e7e9      	b.n	8006d0a <__sflush_r+0xda>
 8006d36:	bf00      	nop
 8006d38:	20400001 	.word	0x20400001

08006d3c <_fflush_r>:
 8006d3c:	b538      	push	{r3, r4, r5, lr}
 8006d3e:	690b      	ldr	r3, [r1, #16]
 8006d40:	4605      	mov	r5, r0
 8006d42:	460c      	mov	r4, r1
 8006d44:	b913      	cbnz	r3, 8006d4c <_fflush_r+0x10>
 8006d46:	2500      	movs	r5, #0
 8006d48:	4628      	mov	r0, r5
 8006d4a:	bd38      	pop	{r3, r4, r5, pc}
 8006d4c:	b118      	cbz	r0, 8006d56 <_fflush_r+0x1a>
 8006d4e:	6983      	ldr	r3, [r0, #24]
 8006d50:	b90b      	cbnz	r3, 8006d56 <_fflush_r+0x1a>
 8006d52:	f7ff f8b9 	bl	8005ec8 <__sinit>
 8006d56:	4b14      	ldr	r3, [pc, #80]	; (8006da8 <_fflush_r+0x6c>)
 8006d58:	429c      	cmp	r4, r3
 8006d5a:	d11b      	bne.n	8006d94 <_fflush_r+0x58>
 8006d5c:	686c      	ldr	r4, [r5, #4]
 8006d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d0ef      	beq.n	8006d46 <_fflush_r+0xa>
 8006d66:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006d68:	07d0      	lsls	r0, r2, #31
 8006d6a:	d404      	bmi.n	8006d76 <_fflush_r+0x3a>
 8006d6c:	0599      	lsls	r1, r3, #22
 8006d6e:	d402      	bmi.n	8006d76 <_fflush_r+0x3a>
 8006d70:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d72:	f7ff f947 	bl	8006004 <__retarget_lock_acquire_recursive>
 8006d76:	4628      	mov	r0, r5
 8006d78:	4621      	mov	r1, r4
 8006d7a:	f7ff ff59 	bl	8006c30 <__sflush_r>
 8006d7e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006d80:	07da      	lsls	r2, r3, #31
 8006d82:	4605      	mov	r5, r0
 8006d84:	d4e0      	bmi.n	8006d48 <_fflush_r+0xc>
 8006d86:	89a3      	ldrh	r3, [r4, #12]
 8006d88:	059b      	lsls	r3, r3, #22
 8006d8a:	d4dd      	bmi.n	8006d48 <_fflush_r+0xc>
 8006d8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006d8e:	f7ff f93a 	bl	8006006 <__retarget_lock_release_recursive>
 8006d92:	e7d9      	b.n	8006d48 <_fflush_r+0xc>
 8006d94:	4b05      	ldr	r3, [pc, #20]	; (8006dac <_fflush_r+0x70>)
 8006d96:	429c      	cmp	r4, r3
 8006d98:	d101      	bne.n	8006d9e <_fflush_r+0x62>
 8006d9a:	68ac      	ldr	r4, [r5, #8]
 8006d9c:	e7df      	b.n	8006d5e <_fflush_r+0x22>
 8006d9e:	4b04      	ldr	r3, [pc, #16]	; (8006db0 <_fflush_r+0x74>)
 8006da0:	429c      	cmp	r4, r3
 8006da2:	bf08      	it	eq
 8006da4:	68ec      	ldreq	r4, [r5, #12]
 8006da6:	e7da      	b.n	8006d5e <_fflush_r+0x22>
 8006da8:	08007224 	.word	0x08007224
 8006dac:	08007244 	.word	0x08007244
 8006db0:	08007204 	.word	0x08007204

08006db4 <_lseek_r>:
 8006db4:	b538      	push	{r3, r4, r5, lr}
 8006db6:	4d07      	ldr	r5, [pc, #28]	; (8006dd4 <_lseek_r+0x20>)
 8006db8:	4604      	mov	r4, r0
 8006dba:	4608      	mov	r0, r1
 8006dbc:	4611      	mov	r1, r2
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	602a      	str	r2, [r5, #0]
 8006dc2:	461a      	mov	r2, r3
 8006dc4:	f7fa f93e 	bl	8001044 <_lseek>
 8006dc8:	1c43      	adds	r3, r0, #1
 8006dca:	d102      	bne.n	8006dd2 <_lseek_r+0x1e>
 8006dcc:	682b      	ldr	r3, [r5, #0]
 8006dce:	b103      	cbz	r3, 8006dd2 <_lseek_r+0x1e>
 8006dd0:	6023      	str	r3, [r4, #0]
 8006dd2:	bd38      	pop	{r3, r4, r5, pc}
 8006dd4:	200072ac 	.word	0x200072ac

08006dd8 <__swhatbuf_r>:
 8006dd8:	b570      	push	{r4, r5, r6, lr}
 8006dda:	460e      	mov	r6, r1
 8006ddc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006de0:	2900      	cmp	r1, #0
 8006de2:	b096      	sub	sp, #88	; 0x58
 8006de4:	4614      	mov	r4, r2
 8006de6:	461d      	mov	r5, r3
 8006de8:	da08      	bge.n	8006dfc <__swhatbuf_r+0x24>
 8006dea:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006dee:	2200      	movs	r2, #0
 8006df0:	602a      	str	r2, [r5, #0]
 8006df2:	061a      	lsls	r2, r3, #24
 8006df4:	d410      	bmi.n	8006e18 <__swhatbuf_r+0x40>
 8006df6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006dfa:	e00e      	b.n	8006e1a <__swhatbuf_r+0x42>
 8006dfc:	466a      	mov	r2, sp
 8006dfe:	f000 f905 	bl	800700c <_fstat_r>
 8006e02:	2800      	cmp	r0, #0
 8006e04:	dbf1      	blt.n	8006dea <__swhatbuf_r+0x12>
 8006e06:	9a01      	ldr	r2, [sp, #4]
 8006e08:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006e0c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006e10:	425a      	negs	r2, r3
 8006e12:	415a      	adcs	r2, r3
 8006e14:	602a      	str	r2, [r5, #0]
 8006e16:	e7ee      	b.n	8006df6 <__swhatbuf_r+0x1e>
 8006e18:	2340      	movs	r3, #64	; 0x40
 8006e1a:	2000      	movs	r0, #0
 8006e1c:	6023      	str	r3, [r4, #0]
 8006e1e:	b016      	add	sp, #88	; 0x58
 8006e20:	bd70      	pop	{r4, r5, r6, pc}
	...

08006e24 <__smakebuf_r>:
 8006e24:	898b      	ldrh	r3, [r1, #12]
 8006e26:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006e28:	079d      	lsls	r5, r3, #30
 8006e2a:	4606      	mov	r6, r0
 8006e2c:	460c      	mov	r4, r1
 8006e2e:	d507      	bpl.n	8006e40 <__smakebuf_r+0x1c>
 8006e30:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006e34:	6023      	str	r3, [r4, #0]
 8006e36:	6123      	str	r3, [r4, #16]
 8006e38:	2301      	movs	r3, #1
 8006e3a:	6163      	str	r3, [r4, #20]
 8006e3c:	b002      	add	sp, #8
 8006e3e:	bd70      	pop	{r4, r5, r6, pc}
 8006e40:	ab01      	add	r3, sp, #4
 8006e42:	466a      	mov	r2, sp
 8006e44:	f7ff ffc8 	bl	8006dd8 <__swhatbuf_r>
 8006e48:	9900      	ldr	r1, [sp, #0]
 8006e4a:	4605      	mov	r5, r0
 8006e4c:	4630      	mov	r0, r6
 8006e4e:	f7ff f8fb 	bl	8006048 <_malloc_r>
 8006e52:	b948      	cbnz	r0, 8006e68 <__smakebuf_r+0x44>
 8006e54:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006e58:	059a      	lsls	r2, r3, #22
 8006e5a:	d4ef      	bmi.n	8006e3c <__smakebuf_r+0x18>
 8006e5c:	f023 0303 	bic.w	r3, r3, #3
 8006e60:	f043 0302 	orr.w	r3, r3, #2
 8006e64:	81a3      	strh	r3, [r4, #12]
 8006e66:	e7e3      	b.n	8006e30 <__smakebuf_r+0xc>
 8006e68:	4b0d      	ldr	r3, [pc, #52]	; (8006ea0 <__smakebuf_r+0x7c>)
 8006e6a:	62b3      	str	r3, [r6, #40]	; 0x28
 8006e6c:	89a3      	ldrh	r3, [r4, #12]
 8006e6e:	6020      	str	r0, [r4, #0]
 8006e70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e74:	81a3      	strh	r3, [r4, #12]
 8006e76:	9b00      	ldr	r3, [sp, #0]
 8006e78:	6163      	str	r3, [r4, #20]
 8006e7a:	9b01      	ldr	r3, [sp, #4]
 8006e7c:	6120      	str	r0, [r4, #16]
 8006e7e:	b15b      	cbz	r3, 8006e98 <__smakebuf_r+0x74>
 8006e80:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006e84:	4630      	mov	r0, r6
 8006e86:	f000 f8d3 	bl	8007030 <_isatty_r>
 8006e8a:	b128      	cbz	r0, 8006e98 <__smakebuf_r+0x74>
 8006e8c:	89a3      	ldrh	r3, [r4, #12]
 8006e8e:	f023 0303 	bic.w	r3, r3, #3
 8006e92:	f043 0301 	orr.w	r3, r3, #1
 8006e96:	81a3      	strh	r3, [r4, #12]
 8006e98:	89a0      	ldrh	r0, [r4, #12]
 8006e9a:	4305      	orrs	r5, r0
 8006e9c:	81a5      	strh	r5, [r4, #12]
 8006e9e:	e7cd      	b.n	8006e3c <__smakebuf_r+0x18>
 8006ea0:	08005e61 	.word	0x08005e61

08006ea4 <memmove>:
 8006ea4:	4288      	cmp	r0, r1
 8006ea6:	b510      	push	{r4, lr}
 8006ea8:	eb01 0402 	add.w	r4, r1, r2
 8006eac:	d902      	bls.n	8006eb4 <memmove+0x10>
 8006eae:	4284      	cmp	r4, r0
 8006eb0:	4623      	mov	r3, r4
 8006eb2:	d807      	bhi.n	8006ec4 <memmove+0x20>
 8006eb4:	1e43      	subs	r3, r0, #1
 8006eb6:	42a1      	cmp	r1, r4
 8006eb8:	d008      	beq.n	8006ecc <memmove+0x28>
 8006eba:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ebe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006ec2:	e7f8      	b.n	8006eb6 <memmove+0x12>
 8006ec4:	4402      	add	r2, r0
 8006ec6:	4601      	mov	r1, r0
 8006ec8:	428a      	cmp	r2, r1
 8006eca:	d100      	bne.n	8006ece <memmove+0x2a>
 8006ecc:	bd10      	pop	{r4, pc}
 8006ece:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006ed2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006ed6:	e7f7      	b.n	8006ec8 <memmove+0x24>

08006ed8 <__malloc_lock>:
 8006ed8:	4801      	ldr	r0, [pc, #4]	; (8006ee0 <__malloc_lock+0x8>)
 8006eda:	f7ff b893 	b.w	8006004 <__retarget_lock_acquire_recursive>
 8006ede:	bf00      	nop
 8006ee0:	200072a0 	.word	0x200072a0

08006ee4 <__malloc_unlock>:
 8006ee4:	4801      	ldr	r0, [pc, #4]	; (8006eec <__malloc_unlock+0x8>)
 8006ee6:	f7ff b88e 	b.w	8006006 <__retarget_lock_release_recursive>
 8006eea:	bf00      	nop
 8006eec:	200072a0 	.word	0x200072a0

08006ef0 <_free_r>:
 8006ef0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006ef2:	2900      	cmp	r1, #0
 8006ef4:	d044      	beq.n	8006f80 <_free_r+0x90>
 8006ef6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006efa:	9001      	str	r0, [sp, #4]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	f1a1 0404 	sub.w	r4, r1, #4
 8006f02:	bfb8      	it	lt
 8006f04:	18e4      	addlt	r4, r4, r3
 8006f06:	f7ff ffe7 	bl	8006ed8 <__malloc_lock>
 8006f0a:	4a1e      	ldr	r2, [pc, #120]	; (8006f84 <_free_r+0x94>)
 8006f0c:	9801      	ldr	r0, [sp, #4]
 8006f0e:	6813      	ldr	r3, [r2, #0]
 8006f10:	b933      	cbnz	r3, 8006f20 <_free_r+0x30>
 8006f12:	6063      	str	r3, [r4, #4]
 8006f14:	6014      	str	r4, [r2, #0]
 8006f16:	b003      	add	sp, #12
 8006f18:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006f1c:	f7ff bfe2 	b.w	8006ee4 <__malloc_unlock>
 8006f20:	42a3      	cmp	r3, r4
 8006f22:	d908      	bls.n	8006f36 <_free_r+0x46>
 8006f24:	6825      	ldr	r5, [r4, #0]
 8006f26:	1961      	adds	r1, r4, r5
 8006f28:	428b      	cmp	r3, r1
 8006f2a:	bf01      	itttt	eq
 8006f2c:	6819      	ldreq	r1, [r3, #0]
 8006f2e:	685b      	ldreq	r3, [r3, #4]
 8006f30:	1949      	addeq	r1, r1, r5
 8006f32:	6021      	streq	r1, [r4, #0]
 8006f34:	e7ed      	b.n	8006f12 <_free_r+0x22>
 8006f36:	461a      	mov	r2, r3
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	b10b      	cbz	r3, 8006f40 <_free_r+0x50>
 8006f3c:	42a3      	cmp	r3, r4
 8006f3e:	d9fa      	bls.n	8006f36 <_free_r+0x46>
 8006f40:	6811      	ldr	r1, [r2, #0]
 8006f42:	1855      	adds	r5, r2, r1
 8006f44:	42a5      	cmp	r5, r4
 8006f46:	d10b      	bne.n	8006f60 <_free_r+0x70>
 8006f48:	6824      	ldr	r4, [r4, #0]
 8006f4a:	4421      	add	r1, r4
 8006f4c:	1854      	adds	r4, r2, r1
 8006f4e:	42a3      	cmp	r3, r4
 8006f50:	6011      	str	r1, [r2, #0]
 8006f52:	d1e0      	bne.n	8006f16 <_free_r+0x26>
 8006f54:	681c      	ldr	r4, [r3, #0]
 8006f56:	685b      	ldr	r3, [r3, #4]
 8006f58:	6053      	str	r3, [r2, #4]
 8006f5a:	4421      	add	r1, r4
 8006f5c:	6011      	str	r1, [r2, #0]
 8006f5e:	e7da      	b.n	8006f16 <_free_r+0x26>
 8006f60:	d902      	bls.n	8006f68 <_free_r+0x78>
 8006f62:	230c      	movs	r3, #12
 8006f64:	6003      	str	r3, [r0, #0]
 8006f66:	e7d6      	b.n	8006f16 <_free_r+0x26>
 8006f68:	6825      	ldr	r5, [r4, #0]
 8006f6a:	1961      	adds	r1, r4, r5
 8006f6c:	428b      	cmp	r3, r1
 8006f6e:	bf04      	itt	eq
 8006f70:	6819      	ldreq	r1, [r3, #0]
 8006f72:	685b      	ldreq	r3, [r3, #4]
 8006f74:	6063      	str	r3, [r4, #4]
 8006f76:	bf04      	itt	eq
 8006f78:	1949      	addeq	r1, r1, r5
 8006f7a:	6021      	streq	r1, [r4, #0]
 8006f7c:	6054      	str	r4, [r2, #4]
 8006f7e:	e7ca      	b.n	8006f16 <_free_r+0x26>
 8006f80:	b003      	add	sp, #12
 8006f82:	bd30      	pop	{r4, r5, pc}
 8006f84:	200072a4 	.word	0x200072a4

08006f88 <_realloc_r>:
 8006f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f8c:	4680      	mov	r8, r0
 8006f8e:	4614      	mov	r4, r2
 8006f90:	460e      	mov	r6, r1
 8006f92:	b921      	cbnz	r1, 8006f9e <_realloc_r+0x16>
 8006f94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f98:	4611      	mov	r1, r2
 8006f9a:	f7ff b855 	b.w	8006048 <_malloc_r>
 8006f9e:	b92a      	cbnz	r2, 8006fac <_realloc_r+0x24>
 8006fa0:	f7ff ffa6 	bl	8006ef0 <_free_r>
 8006fa4:	4625      	mov	r5, r4
 8006fa6:	4628      	mov	r0, r5
 8006fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006fac:	f000 f850 	bl	8007050 <_malloc_usable_size_r>
 8006fb0:	4284      	cmp	r4, r0
 8006fb2:	4607      	mov	r7, r0
 8006fb4:	d802      	bhi.n	8006fbc <_realloc_r+0x34>
 8006fb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006fba:	d812      	bhi.n	8006fe2 <_realloc_r+0x5a>
 8006fbc:	4621      	mov	r1, r4
 8006fbe:	4640      	mov	r0, r8
 8006fc0:	f7ff f842 	bl	8006048 <_malloc_r>
 8006fc4:	4605      	mov	r5, r0
 8006fc6:	2800      	cmp	r0, #0
 8006fc8:	d0ed      	beq.n	8006fa6 <_realloc_r+0x1e>
 8006fca:	42bc      	cmp	r4, r7
 8006fcc:	4622      	mov	r2, r4
 8006fce:	4631      	mov	r1, r6
 8006fd0:	bf28      	it	cs
 8006fd2:	463a      	movcs	r2, r7
 8006fd4:	f7fe fed2 	bl	8005d7c <memcpy>
 8006fd8:	4631      	mov	r1, r6
 8006fda:	4640      	mov	r0, r8
 8006fdc:	f7ff ff88 	bl	8006ef0 <_free_r>
 8006fe0:	e7e1      	b.n	8006fa6 <_realloc_r+0x1e>
 8006fe2:	4635      	mov	r5, r6
 8006fe4:	e7df      	b.n	8006fa6 <_realloc_r+0x1e>
	...

08006fe8 <_read_r>:
 8006fe8:	b538      	push	{r3, r4, r5, lr}
 8006fea:	4d07      	ldr	r5, [pc, #28]	; (8007008 <_read_r+0x20>)
 8006fec:	4604      	mov	r4, r0
 8006fee:	4608      	mov	r0, r1
 8006ff0:	4611      	mov	r1, r2
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	602a      	str	r2, [r5, #0]
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	f7f9 ffe0 	bl	8000fbc <_read>
 8006ffc:	1c43      	adds	r3, r0, #1
 8006ffe:	d102      	bne.n	8007006 <_read_r+0x1e>
 8007000:	682b      	ldr	r3, [r5, #0]
 8007002:	b103      	cbz	r3, 8007006 <_read_r+0x1e>
 8007004:	6023      	str	r3, [r4, #0]
 8007006:	bd38      	pop	{r3, r4, r5, pc}
 8007008:	200072ac 	.word	0x200072ac

0800700c <_fstat_r>:
 800700c:	b538      	push	{r3, r4, r5, lr}
 800700e:	4d07      	ldr	r5, [pc, #28]	; (800702c <_fstat_r+0x20>)
 8007010:	2300      	movs	r3, #0
 8007012:	4604      	mov	r4, r0
 8007014:	4608      	mov	r0, r1
 8007016:	4611      	mov	r1, r2
 8007018:	602b      	str	r3, [r5, #0]
 800701a:	f7f9 fff8 	bl	800100e <_fstat>
 800701e:	1c43      	adds	r3, r0, #1
 8007020:	d102      	bne.n	8007028 <_fstat_r+0x1c>
 8007022:	682b      	ldr	r3, [r5, #0]
 8007024:	b103      	cbz	r3, 8007028 <_fstat_r+0x1c>
 8007026:	6023      	str	r3, [r4, #0]
 8007028:	bd38      	pop	{r3, r4, r5, pc}
 800702a:	bf00      	nop
 800702c:	200072ac 	.word	0x200072ac

08007030 <_isatty_r>:
 8007030:	b538      	push	{r3, r4, r5, lr}
 8007032:	4d06      	ldr	r5, [pc, #24]	; (800704c <_isatty_r+0x1c>)
 8007034:	2300      	movs	r3, #0
 8007036:	4604      	mov	r4, r0
 8007038:	4608      	mov	r0, r1
 800703a:	602b      	str	r3, [r5, #0]
 800703c:	f7f9 fff7 	bl	800102e <_isatty>
 8007040:	1c43      	adds	r3, r0, #1
 8007042:	d102      	bne.n	800704a <_isatty_r+0x1a>
 8007044:	682b      	ldr	r3, [r5, #0]
 8007046:	b103      	cbz	r3, 800704a <_isatty_r+0x1a>
 8007048:	6023      	str	r3, [r4, #0]
 800704a:	bd38      	pop	{r3, r4, r5, pc}
 800704c:	200072ac 	.word	0x200072ac

08007050 <_malloc_usable_size_r>:
 8007050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007054:	1f18      	subs	r0, r3, #4
 8007056:	2b00      	cmp	r3, #0
 8007058:	bfbc      	itt	lt
 800705a:	580b      	ldrlt	r3, [r1, r0]
 800705c:	18c0      	addlt	r0, r0, r3
 800705e:	4770      	bx	lr

08007060 <_init>:
 8007060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007062:	bf00      	nop
 8007064:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007066:	bc08      	pop	{r3}
 8007068:	469e      	mov	lr, r3
 800706a:	4770      	bx	lr

0800706c <_fini>:
 800706c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800706e:	bf00      	nop
 8007070:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007072:	bc08      	pop	{r3}
 8007074:	469e      	mov	lr, r3
 8007076:	4770      	bx	lr
