// IWLS benchmark module "s953.bench" printed on Wed May 29 21:45:20 2002
module \s953.bench (Rdy1RtHS1, Rdy2RtHS1, Rdy1BmHS1, Rdy2BmHS1, IInDoneHS1, RtTSHS1, TpArrayHS1, OutputHS1, WantBmHS1, WantRtHS1, OutAvHS1, FullOHS1, FullIIHS1, Prog_2, Prog_1, Prog_0, ReWhBufHS1, TgWhBufHS1, SeOutAvHS1, LdProgHS1, Mode2HS1, ReRtTSHS1, ShftIIRHS1, NewTrHS1, Mode1HS1, ShftORHS1, ActRtHS1, Mode0HS1, TxHIInHS1, LxHIInHS1, NewLineHS1, ActBmHS1, GoBmHS1, LoadOHHS1, DumpIIHS1, SeFullOHS1, GoRtHS1, LoadIIHHS1, SeFullIIHS1);
input
  Rdy2BmHS1,
  Rdy1BmHS1,
  Prog_0,
  IInDoneHS1,
  Prog_1,
  Prog_2,
  RtTSHS1,
  WantBmHS1,
  TpArrayHS1,
  FullIIHS1,
  OutputHS1,
  Rdy2RtHS1,
  OutAvHS1,
  FullOHS1,
  Rdy1RtHS1,
  WantRtHS1;
output
  GoRtHS1,
  ShftIIRHS1,
  TgWhBufHS1,
  NewLineHS1,
  ActBmHS1,
  SeFullIIHS1,
  SeOutAvHS1,
  ReWhBufHS1,
  GoBmHS1,
  Mode2HS1,
  Mode1HS1,
  Mode0HS1,
  SeFullOHS1,
  LdProgHS1,
  LxHIInHS1,
  TxHIInHS1,
  ActRtHS1,
  DumpIIHS1,
  LoadOHHS1,
  NewTrHS1,
  LoadIIHHS1,
  ReRtTSHS1,
  ShftORHS1;
wire
  \[49] ,
  \[37] ,
  \[38] ,
  \[39] ,
  \[29] ,
  \[50] ,
  \[51] ,
  \[40] ,
  \[41] ,
  \[42] ,
  \[30] ,
  \[43] ,
  \[31] ,
  \[44] ,
  \[32] ,
  \[45] ,
  \[33] ,
  \[46] ,
  \[34] ,
  \[47] ,
  \[35] ,
  \[48] ,
  \[36] ;
assign
  \[49]  = 0,
  \[37]  = 0,
  \[38]  = 0,
  GoRtHS1 = \[49] ,
  \[39]  = 0,
  ShftIIRHS1 = \[35] ,
  TgWhBufHS1 = \[30] ,
  NewLineHS1 = \[43] ,
  ActBmHS1 = \[44] ,
  \[29]  = 0,
  SeFullIIHS1 = \[51] ,
  SeOutAvHS1 = \[31] ,
  \[50]  = 0,
  ReWhBufHS1 = \[29] ,
  \[51]  = 0,
  GoBmHS1 = \[45] ,
  \[40]  = 0,
  Mode2HS1 = \[33] ,
  \[41]  = 0,
  Mode1HS1 = \[37] ,
  Mode0HS1 = \[40] ,
  \[42]  = 0,
  \[30]  = 0,
  \[43]  = 0,
  SeFullOHS1 = \[48] ,
  LdProgHS1 = \[32] ,
  \[31]  = 0,
  LxHIInHS1 = \[42] ,
  \[44]  = 0,
  TxHIInHS1 = \[41] ,
  \[32]  = 0,
  \[45]  = 0,
  \[33]  = 0,
  \[46]  = 0,
  \[34]  = 0,
  ActRtHS1 = \[39] ,
  DumpIIHS1 = \[47] ,
  \[47]  = 0,
  \[35]  = 0,
  LoadOHHS1 = \[46] ,
  NewTrHS1 = \[36] ,
  \[48]  = 0,
  LoadIIHHS1 = \[50] ,
  \[36]  = 0,
  ReRtTSHS1 = \[34] ,
  ShftORHS1 = \[38] ;
endmodule

