;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT <42, @210
	ADD 210, 30
	SUB @121, 106
	SUB @129, 106
	SLT @72, @200
	JMP 72, #200
	SPL 9, @-1
	ADD 570, 70
	ADD 570, 70
	SUB 12, @665
	ADD 570, 70
	ADD 570, 70
	JMP 72, #200
	SLT #42, @280
	JMP <12, 15
	SUB #72, -3
	SUB <13, <-1
	SLT #42, @280
	SUB 12, @665
	SPL <12, <825
	SUB 12, @665
	DJN 132, <10
	JMP @72, #200
	SUB @57, 5
	MOV -7, <-20
	SUB #92, @206
	DJN 132, <10
	SUB @121, 106
	SUB <13, <-1
	SUB <13, <-1
	SUB #72, -3
	SUB #72, -3
	SUB <18, -51
	DAT #7, <20
	DAT #7, <20
	SUB <13, <-71
	SLT 723, @30
	SLT 723, @30
	DAT #0, #-2
	ADD 270, 60
	MOV -7, <-20
	SLT 723, @30
	SPL 0, <-2
	CMP -207, <-120
	ADD 270, 60
