use prjcombine_re_collector::specials;

specials![
    PRESENT,
    SUPPORT,
    TEST,
    SLICE_BYOUTUSED,
    SLICE_BYINVOUTUSED,
    BRAM_DATA_WIDTH_0,
    BRAM_FIFO,
    BRAM_RAMBFIFO36,
    BRAM_RAMB18X2,
    BRAM_RAMB18X2SDP,
    BRAM_RAMB36,
    BRAM_RAMB36SDP,
    BRAM_RAMBFIFO18,
    BRAM_RAMBFIFO18_36,
    BRAM_FIFO36,
    BRAM_FIFO36_72,
    BRAM_SDP,
    FIFO_EN_ECC_FALSE,
    FIFO_EN_ECC_TRUE,
    DSP_CREG_0,
    DSP_CREG_1,
    ILOGIC,
    ILOGIC_SYNC,
    ILOGIC_ASYNC,
    ILOGIC_Q1MUX_IFF2_IFF1,
    ILOGIC_Q1MUX_IFF2_IFF3,
    ILOGIC_Q1MUX_IFF4_IFF1,
    ILOGIC_Q1MUX_IFF4_IFF3,
    ILOGIC_Q2MUX_IFF1_IFF4,
    ILOGIC_Q2MUX_IFF1_IFF2,
    ILOGIC_Q2MUX_IFF3_IFF2,
    ILOGIC_Q2MUX_IFF3_IFF4,
    ILOGIC_IOBDELAY_NONE,
    ILOGIC_IOBDELAY_IBUF,
    ILOGIC_IOBDELAY_IFD,
    ILOGIC_IOBDELAY_BOTH,
    ILOGIC_OSR,
    ILOGIC_OSR_B,
    ILOGIC_IBUF,
    ILOGIC_IFD,
    ILOGIC_IFFTYPE_LATCH,
    ILOGIC_IFFTYPE_FF,
    ILOGIC_IFFTYPE_DDR,
    ISERDES,
    ISERDES_OCLK_SDR,
    ISERDES_OCLK_B_SDR,
    ISERDES_OCLK_DDR,
    ISERDES_OCLK_B_DDR,
    ISERDES_IBUF,
    ISERDES_IFD,
    OLOGIC,
    OLOGIC_TFF1,
    OLOGIC_TFFDDRA,
    OLOGIC_TFFDDRB,
    OLOGIC_FF,
    OLOGIC_DDR,
    OSERDES,
    OSERDES_SAME_EDGE,
    OSERDES_OPPOSITE_EDGE,
    OSERDES_SRTYPE_ASYNC,
    OSERDES_SRTYPE_SYNC,
    OSERDES_SDR,
    OSERDES_DDR,
    OSERDES_OCEUSED,
    OSERDES_TCEUSED,
    OSERDES_DDR_CLK_EDGE,
    OSERDES_ODDR_CLK_EDGE,
    OSERDES_TDDR_CLK_EDGE,
    MISR_RESET,
    IOI_OCLK90_BOTH,
    IOB_IPAD,
    IOB_CONTINUOUS,
    IOB_DISABLE_GTS,
    IOB_VREF,
    IOB_VR,
    IOB_VR_CENTER,
    IOB_OPROGRAMMING,
    IOB_ISTD,
    IOB_ISTD_DIFF,
    IOB_ISTD_LVDS,
    IOB_ISTD_LVDS_TERM,
    IOB_OSTD,
    IOB_OSTD_SLOW,
    IOB_OSTD_FAST,
    IOB_OSTD_DIFF,
    IOB_OSTD_LVDS,
    DCM_CLKFB,
    DCM_PHASE_SHIFT_N1,
    DCM_CLKDV_DIVIDE_INT,
    DCM_CLKDV_DIVIDE_HALF_LOW,
    DCM_CLKDV_DIVIDE_HALF_HIGH,
    DCM_MAX_RANGE,
    DCM_MAX_SPEED,
    DCM_VREF_SOURCE_VDD,
    DCM_VREF_SOURCE_VBG_DLL,
    DCM_VREF_SOURCE_VBG,
    DCM_VREF_SOURCE_BGM_SNAP,
    DCM_VREF_SOURCE_BGM_ABS_SNAP,
    DCM_VREF_SOURCE_BGM_ABS_REF,
    DCM_CLKOUT_PHASE_SHIFT_NONE,
    DCM_CLKOUT_PHASE_SHIFT_FIXED,
    DCM_CLKOUT_PHASE_SHIFT_VARIABLE_POSITIVE,
    DCM_CLKOUT_PHASE_SHIFT_VARIABLE_CENTER,
    DCM_CLKOUT_PHASE_SHIFT_DIRECT,
    DCM_NEG,
    DCM_DLL,
    DCM_CLKFB_ENABLE,
    DCM_CLKIN_ENABLE,
    DCM_CLKFB_IOB,
    DCM_CLKIN_IOB,
    DCM_DUTY_CYCLE_CORRECTION,
    DCM_INPUTMUX_EN,
    DCM_DLL_CLK_EN,
    DCM_DFS_CLK_EN,
    PLL_COMPENSATION_SYSTEM_SYNCHRONOUS,
    PLL_COMPENSATION_SOURCE_SYNCHRONOUS,
    PLL_COMPENSATION_EXTERNAL,
    PLL_COMPENSATION_INTERNAL,
    PLL_COMPENSATION_DCM2PLL,
    PLL_COMPENSATION_PLL2DCM,
    PLL_TABLES_LOW,
    PLL_TABLES_HIGH,
    CENTER_DCI_BANK1,
    CENTER_DCI_BANK2,
    CENTER_DCI_BANK3,
    CENTER_DCI_BANK4,
    PPC_SYNCBYPASS,
    PPC_SYNCACTIVE,
    GT11_MODE,
    GT11_PMACLKENABLE,
    CLK_HCLK_TERM,
    CLK_GCLK_TERM,
    CLK_GIOB_TERM,
    CLK_BUFG_O,
    BUFGCTRL_PIN_O_GFB,
    BUFGCTRL_PIN_O_GCLK,
    DCI_QUIET,
    IDELAYCTRL_IODELAY_DEFAULT_ONLY,
    IDELAYCTRL_IODELAY_FULL,
    STARTUP_CLOCK,
    CAPTURE_ONESHOT,
    DISABLE_BANDGAP,
    DCI_SHUTDOWN,
    JTAG_SYSMON_DISABLE,
    ICAP_AUTO_SWITCH,
    REG_TESTMODE_PRESENT,
    MGT_BUF_BUFG,
    MGT_BUF_DCM,
    MGT_BUF_MGT,
    BUFDS,
    PCIE_CLKDIVIDED,
    PPC_MI_CONTROL_BIT6,
    PPC_CLOCK_DELAY,
    EMAC_MDIO_IGNORE_PHYADZERO,
    DRP_MASK_CMT,
    DRP_MASK_PCIE,
    DRP_MASK_GTH,
    DRP_MASK_SYSMON,
    SYSMON_JTAG_XADC_ENABLE,
    SYSMON_JTAG_XADC_DISABLE,
    SYSMON_JTAG_XADC_STATUSONLY,
    SYSMON_XADCPOWERDOWN_ENABLE,
    SYSMON_XADCPOWERDOWN_DISABLE,
    SYSMON_XADCENHANCEDLINEARITY_ON,
    SYSMON_XADCENHANCEDLINEARITY_OFF,
    VCCOSENSE_FLAG_ENABLE,
    CMT_BUF,
    CMT_SYNC_BB_BOT,
    CMT_SYNC_BB_TOP,
    GCLK_TEST_IN,
];
