Synopsys VHDL Compiler, version comp201503sp1p1, Build 117R, built Aug 18 2015
@N|Running in 64-bit mode
Copyright (C) 1994-2015 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.6_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\Users\Gabriela\Desktop\PracticasG\binary-bcd\topp04.vhdl":7:7:7:12|Top entity is set to topp04.
@W: CD266 :"C:/Users/Gabriela/Desktop/PracticasG/binary-bcd/contIter04.vhdl":26:37:26:46|contiterac is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:/Users/Gabriela/Desktop/PracticasG/binary-bcd/contIter04.vhdl":27:32:27:41|contiterac is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:/Users/Gabriela/Desktop/PracticasG/binary-bcd/contIter04.vhdl":28:21:28:30|contiterac is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:/Users/Gabriela/Desktop/PracticasG/binary-bcd/contIter04.vhdl":28:44:28:53|contiterac is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:/Users/Gabriela/Desktop/PracticasG/binary-bcd/contIter04.vhdl":29:32:29:41|contiterac is not readable.  This may cause a simulation mismatch.
@W: CD266 :"C:/Users/Gabriela/Desktop/PracticasG/binary-bcd/div04.vhdl":28:36:28:41|outdiv is not readable.  This may cause a simulation mismatch.

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 29 09:03:21 2016

###########################################################]
