
../Release/ps_app.elf:     file format elf32-littlearm

SYMBOL TABLE:
01000000 l    d  .text	00000000 .text
010102b8 l    d  .init	00000000 .init
010102c4 l    d  .fini	00000000 .fini
010102d0 l    d  .rodata	00000000 .rodata
01011ab8 l    d  .data	00000000 .data
01012858 l    d  .eh_frame	00000000 .eh_frame
01014000 l    d  .mmu_tbl	00000000 .mmu_tbl
01018000 l    d  .ARM.exidx	00000000 .ARM.exidx
01018008 l    d  .init_array	00000000 .init_array
0101800c l    d  .fini_array	00000000 .fini_array
01018010 l    d  .ARM.attributes	00000000 .ARM.attributes
01018010 l    d  .bss	00000000 .bss
01019c0c l    d  .heap	00000000 .heap
00000000 l    d  .stack	00000000 .stack
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 asm_vectors.o
010000a0 l       .text	00000000 Undefined
010000bc l       .text	00000000 SVCHandler
01000100 l       .text	00000000 PrefetchAbortHandler
010000e0 l       .text	00000000 DataAbortHandler
01000020 l       .text	00000000 IRQHandler
01000060 l       .text	00000000 FIQHandler
0100007c l       .text	00000000 FIQLoop
00000000 l    df *ABS*	00000000 boot.o
f8f02000 l       *ABS*	00000000 PSS_L2CC_BASE_ADDR
f8000000 l       *ABS*	00000000 PSS_SLCR_BASE_ADDR
0fffff00 l       *ABS*	00000000 RESERVED
fe00000f l       *ABS*	00000000 LRemap
f8f0277c l       *ABS*	00000000 L2CCWay
f8f02730 l       *ABS*	00000000 L2CCSync
f8f02100 l       *ABS*	00000000 L2CCCrtl
f8f02104 l       *ABS*	00000000 L2CCAuxCrtl
f8f02108 l       *ABS*	00000000 L2CCTAGLatReg
f8f0210c l       *ABS*	00000000 L2CCDataLatReg
f8f02220 l       *ABS*	00000000 L2CCIntClear
f8f0221c l       *ABS*	00000000 L2CCIntRaw
f8000004 l       *ABS*	00000000 SLCRlockReg
f8000008 l       *ABS*	00000000 SLCRUnlockReg
f8000a1c l       *ABS*	00000000 SLCRL2cRamReg
f8000244 l       *ABS*	00000000 SLCRCPURSTReg
f800d010 l       *ABS*	00000000 EFUSEStaus
00001005 l       *ABS*	00000000 CRValMmuCac
00002000 l       *ABS*	00000000 CRValHiVectorAddr
72360000 l       *ABS*	00000000 L2CCAuxControl
00000001 l       *ABS*	00000000 L2CCControl
00000111 l       *ABS*	00000000 L2CCTAGLatency
00000121 l       *ABS*	00000000 L2CCDataLatency
0000767b l       *ABS*	00000000 SLCRlockKey
0000df0d l       *ABS*	00000000 SLCRUnlockKey
00020202 l       *ABS*	00000000 SLCRL2cRamConfig
40000000 l       *ABS*	00000000 FPEXC_EN
01000144 l       .text	00000000 CheckEFUSE
0100013c l       .text	00000000 EndlessLoop0
0100017c l       .text	00000000 OKToRun
010003c8 l       .text	00000000 invalidate_dcache
01000324 l       .text	00000000 Sync
01000444 l       .text	00000000 finished
010003dc l       .text	00000000 loop1
01000438 l       .text	00000000 skip
01000418 l       .text	00000000 loop2
0100041c l       .text	00000000 loop3
00000000 l    df *ABS*	00000000 g:/xilinx/vitis/2019.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/../lib/gcc/arm-none-eabi/8.2.0/thumb/v7-a+fp/hard/crti.o
00000000 l    df *ABS*	00000000 crtstuff.c
01012858 l     O .eh_frame	00000000 
010004dc l     F .text	00000000 deregister_tm_clones
01000500 l     F .text	00000000 register_tm_clones
0100052c l     F .text	00000000 __do_global_dtors_aux
01018010 l       .bss	00000001 completed.10177
0101800c l     O .fini_array	00000000 __do_global_dtors_aux_fini_array_entry
0100055c l     F .text	00000000 frame_dummy
01018014 l       .bss	00000018 object.10182
01018008 l     O .init_array	00000000 __frame_dummy_init_array_entry
00000000 l    df *ABS*	00000000 acquire.c
00000000 l    df *ABS*	00000000 fabric_config.c
00000000 l    df *ABS*	00000000 hal.c
01001aec l     F .text	0000012c d_printf.constprop.1
01001c18 l     F .text	00000128 d_printf.constprop.2
01001d40 l     F .text	00000128 d_printf.constprop.3
00000000 l    df *ABS*	00000000 main.c
00000000 l    df *ABS*	00000000 platform.c
00000000 l    df *ABS*	00000000 xaxidma.c
00000000 l    df *ABS*	00000000 xaxidma_sinit.c
00000000 l    df *ABS*	00000000 xaxidma_bdring.c
00000000 l    df *ABS*	00000000 xaxidma_g.c
00000000 l    df *ABS*	00000000 xgpiops.c
00000000 l    df *ABS*	00000000 xgpiops_sinit.c
00000000 l    df *ABS*	00000000 xgpiops_intr.c
00000000 l    df *ABS*	00000000 xgpiops_g.c
00000000 l    df *ABS*	00000000 xscugic_intr.c
00000000 l    df *ABS*	00000000 xscugic.c
01005d00 l     F .text	00000050 StubHandler
01018030 l     O .bss	00000004 CpuId
00000000 l    df *ABS*	00000000 xscugic_sinit.c
00000000 l    df *ABS*	00000000 xscutimer.c
00000000 l    df *ABS*	00000000 xscutimer_selftest.c
00000000 l    df *ABS*	00000000 xscutimer_sinit.c
00000000 l    df *ABS*	00000000 xscutimer_g.c
00000000 l    df *ABS*	00000000 xil_assert.c
01018034 l     O .bss	00000004 Xil_AssertCallbackRoutine
00000000 l    df *ABS*	00000000 print.c
00000000 l    df *ABS*	00000000 xil_cache.c
010073ac l     F .text	00000058 Xil_L2CacheEnable.part.0
00000000 l    df *ABS*	00000000 outbyte.c
00000000 l    df *ABS*	00000000 xplatform_info.c
00000000 l    df *ABS*	00000000 inbyte.c
00000000 l    df *ABS*	00000000 xil_printf.c
010075e8 l     F .text	0000009c getnum
01007684 l     F .text	00000034 padding.part.0
010076b8 l     F .text	00000164 outnum
00000000 l    df *ABS*	00000000 xil_exception.c
01007ca8 l     F .text	00000004 Xil_ExceptionNullHandler
00000000 l    df *ABS*	00000000 xuartps_hw.c
00000000 l    df *ABS*	00000000 xscugic_g.c
00000000 l    df *ABS*	00000000 vectors.c
00000000 l    df *ABS*	00000000 xil-crt0.S
00000000 l    df *ABS*	00000000 translation_table.o
00000000 l       *ABS*	00000000 SECT
00100000 l       *ABS*	00000000 DDR_START
0fffffff l       *ABS*	00000000 DDR_END
0ff00000 l       *ABS*	00000000 DDR_SIZE
000000ff l       *ABS*	00000000 DDR_REG
00000300 l       *ABS*	00000000 UNDEF_REG
00000000 l    df *ABS*	00000000 cpu_init.o
00000000 l    df *ABS*	00000000 xtime_l.c
00000000 l    df *ABS*	00000000 _udivsi3.o
01007f18 l       .text	00000000 .udivsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _divsi3.o
01008196 l       .text	00000000 .divsi3_skip_div0_test
00000000 l       *ABS*	00000000 shift
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 _arm_addsubdf3.o
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 fini.c
00000000 l    df *ABS*	00000000 impure.c
01011e90 l     O .data	00000428 impure_data
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 locale.c
01008a28 l     F .text	0000006c currentlocale
010102ec l     O .rodata	0000001c categories
01018038 l     O .bss	000000e7 global_locale_string
01018120 l     O .bss	000000e0 new_categories.6704
01018200 l     O .bss	000000e0 saved_categories.6705
00000000 l    df *ABS*	00000000 malloc.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 mbtowc_r.c
01010474 l     O .rodata	00000048 JIS_state_table
010104bc l     O .rodata	00000048 JIS_action_table
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 sbrkr.c
00000000 l    df *ABS*	00000000 snprintf.c
00000000 l    df *ABS*	00000000 strcasecmp.c
00000000 l    df *ABS*	00000000 strcat.c
00000000 l    df *ABS*	00000000 strchr.c
00000000 l    df *ABS*	00000000 lib_a-strcmp.o
00000000 l    df *ABS*	00000000 strcpy.c
00000000 l    df *ABS*	00000000 strlcpy.c
00000000 l    df *ABS*	00000000 lib_a-strlen.o
00000000 l    df *ABS*	00000000 strncasecmp.c
00000000 l    df *ABS*	00000000 strncmp.c
00000000 l    df *ABS*	00000000 strncpy.c
00000000 l    df *ABS*	00000000 strtol.c
0100ae1c l     F .text	00000120 _strtol_l.isra.0
00000000 l    df *ABS*	00000000 vfprintf.c
01010504 l     O .rodata	00000010 blanks.8644
01010514 l     O .rodata	00000010 zeroes.8645
00000000 l    df *ABS*	00000000 vsnprintf.c
00000000 l    df *ABS*	00000000 wcrtomb.c
00000000 l    df *ABS*	00000000 wcsrtombs.c
00000000 l    df *ABS*	00000000 wctomb_r.c
00000000 l    df *ABS*	00000000 __call_atexit.c
00000000 l    df *ABS*	00000000 ctype_.c
00000000 l    df *ABS*	00000000 dtoa.c
0100cf90 l     F .text	00000148 quorem
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 getenv_r.c
00000000 l    df *ABS*	00000000 localeconv.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 mprec.c
01010628 l     O .rodata	0000000c p05.7430
00000000 l    df *ABS*	00000000 reent.c
00000000 l    df *ABS*	00000000 s_frexp.c
00000000 l    df *ABS*	00000000 vfprintf.c
01010750 l     O .rodata	00000010 blanks.8623
01010760 l     O .rodata	00000010 zeroes.8624
00000000 l    df *ABS*	00000000 wcsnrtombs.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 environ.c
01018318 l     O .bss	00000004 initial_env
00000000 l    df *ABS*	00000000 envlock.c
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mallocr.c
00000000 l    df *ABS*	00000000 _sbrk.c
0101831c l     O .bss	00000004 heap.5714
00000000 l    df *ABS*	00000000 _exit.c
00000000 l    df *ABS*	00000000 crtstuff.c
01012858 l     O .eh_frame	00000000 __FRAME_END__
00000000 l    df *ABS*	00000000 g:/xilinx/vitis/2019.2/gnu/aarch32/nt/gcc-arm-none-eabi/bin/../lib/gcc/arm-none-eabi/8.2.0/thumb/v7-a+fp/hard/crtn.o
0100ea30 g     F .text	00000028 _mprec_log10
00010400 g       .stack	00000000 _supervisor_stack_end
0100eaa0 g     F .text	0000005a __any_on
01003f88 g     F .text	00000180 XAxiDma_BdRingCheck
01010700 g     O .rodata	00000028 __mprec_tinytens
010071f4 g     F .text	00000048 Xil_L1ICacheInvalidateRange
0100aa9c g     F .text	000000c2 strcpy
0100eafc g     F .text	0000001a cleanup_glue
01003aa4 g     F .text	000000b0 XAxiDma_BdRingUnAlloc
01000000 g       .text	00000000 _vector_table
0100723c g     F .text	00000074 Xil_L2CacheDisable
0101285c g       .eh_frame	00000000 __eh_framehdr_start
01012858 g       .data	00000000 ___CTORS_LIST___
01006e88 g     F .text	00000058 Xil_ICacheInvalidateRange
010070a0 g     F .text	00000018 Xil_L1DCacheDisable
00000400 g       *ABS*	00000000 _ABORT_STACK_SIZE
01006c30 g     F .text	00000028 print
01008760 g     F .text	0000005a .hidden __floatdidf
0100cb90 g     F .text	00000054 _wcrtomb_r
01003ef4 g     F .text	00000094 XAxiDma_BdRingFree
01007cb0 g     F .text	00000004 Xil_PrefetchAbortHandler
0100489c g     F .text	000000e4 XGpioPs_ReadPin
01009168 g     F .text	00000244 _setlocale_r
01007470 g     F .text	00000014 Xil_L2CacheInvalidateLine
0100a504 g     F .text	00000002 __malloc_unlock
010046a8 g     F .text	000000b8 XGpioPs_GetOutputEnable
010069d8 g     F .text	00000088 XScuTimer_SetPrescaler
01006bc0 g     F .text	0000005c Xil_Assert
01006794 g     F .text	00000050 XScuGic_SetCpuID
01006620 g     F .text	00000174 XScuGic_CfgInitialize
0100cf80 g     F .text	0000000e __set_ctype
01002bd0 g     F .text	00000004 enable_caches
0100fc78 g     F .text	000000ce memmove
00010c00 g       .stack	00000000 __supervisor_stack
0100a5b4 g     F .text	00000090 snprintf
010093d4 g     F .text	00000020 __locale_ctype_ptr
01000ac8 g     F .text	00000328 acq_prepare_triggered
0100e200 g     F .text	0000004c _Balloc
0100325c g     F .text	00000028 XAxiDma_SelectKeyHole
01018008 g       .ARM.exidx	00000000 __exidx_end
01004a80 g     F .text	00000124 XGpioPs_SetDirectionPin
01007d18 g     F .text	00000018 XUartPs_SendByte
0100610c g     F .text	0000012c XScuGic_GetPriorityTriggerType
00011400 g       .stack	00000000 _undef_stack_end
01007cb8 g     F .text	00000004 Xil_ExceptionInit
0100e118 g     F .text	00000004 __localeconv_l
01001e80 g     F .text	000001b8 bogo_calibrate
0100cd5c g     F .text	00000054 __sjis_wctomb
01018010 g       .ARM.attributes	00000000 __sbss_start
01019c08 g     O .bss	00000004 errno
01007e04 g     F .text	00000014 PrefetchAbortInterrupt
01007d30 g     F .text	0000001c XUartPs_RecvByte
01011abc g     O .data	00000004 test_buffsz
01012858 g       .data	00000000 __fixup_start
010075d4 g     F .text	00000008 XGetPlatform_Info
010070b8 g     F .text	0000005c Xil_DCacheFlush
0100012c g       .text	00000000 _boot
0100735c g     F .text	00000020 Xil_DCacheInvalidate
01005fd4 g     F .text	00000138 XScuGic_SetPriorityTriggerType
01005368 g     F .text	000000b8 XGpioPs_IntrGetStatus
0100cdb0 g     F .text	00000070 __eucjp_wctomb
01011b3c g     O .data	00000008 XScuTimer_ConfigTable
01012858 g       .data	00000000 __fixup_end
01003454 g     F .text	00000174 XAxiDma_UpdateBdRingCDesc
01009e80 g     F .text	000005e0 memcpy
0100433c g     F .text	000000b4 XGpioPs_Read
01012858 g     O .data	00000000 .hidden __TMC_END__
0100afb8 g     F .text	00001b4c _svfprintf_r
010086e8 g     F .text	00000022 .hidden __floatsidf
010102d0 g     O .rodata	00000018 fbcfg_dummy_tests
01007cb4 g     F .text	00000004 Xil_UndefinedExceptionHandler
01014000 g       .mmu_tbl	00000000 __mmu_tbl_start
01018010 g       .ARM.attributes	00000000 __sdata_start
01012858 g       .data	00000000 __DTOR_END__
010087bc g     F .text	00000000 .hidden __aeabi_uldivmod
0100737c g     F .text	00000030 Xil_ICacheInvalidate
01002bdc g     F .text	00000004 init_platform
00011000 g       .stack	00000000 __abort_stack
01018010 g       .fini_array	00000000 __fini_array_end
01011ab4 g       .rodata	00000000 __rodata_end
0100e9d0 g     F .text	00000060 __ratio
01007484 g     F .text	00000068 Xil_L2CacheInvalidateRange
01009408 g     F .text	00000010 malloc
01007f18 g     F .text	0000025c .hidden __udivsi3
01012858 g       .data	00000000 __data1_start
01010638 g     O .rodata	000000c8 __mprec_tens
01011ab4 g       .data	00000000 __sbss2_end
0100cb70 g     F .text	0000001e vsnprintf
01019bfc g     O .bss	00000004 UndefinedExceptionAddr
01002a40 g     F .text	000000f8 d_dump_timing_ex
010182e4 g     O .bss	00000004 __malloc_top_pad
010020d0 g     F .text	000001c0 d_printf
0101802c g     O .bss	00000004 test_sizeptr
01011ab8 g     O .data	00000000 .hidden __dso_handle
010086c8 g     F .text	0000001e .hidden __aeabi_ui2d
00010400 g       .stack	00000000 __irq_stack
0100e11c g     F .text	0000001e _localeconv_r
0100e424 g     F .text	00000012 __i2b
01006d78 g     F .text	0000004c Xil_DCacheFlushLine
01002bd8 g     F .text	00000004 init_uart
01008870 g     F .text	00000116 .hidden __udivmoddi4
01008444 g     F .text	00000000 .hidden __aeabi_drsub
0100a508 g     F .text	00000026 _sbrk_r
01005c60 g     F .text	00000028 StubHandler
01007e90 g       .text	00000000 __cpu_init
01011b80 g     O .data	00000304 XScuGic_ConfigTable
0100275c g     F .text	00000028 d_read_global_timer
01003a00 g     F .text	0000001c XAxiDma_BdRingGetCoalesce
01007404 g     F .text	00000018 Xil_L2CacheEnable
01018310 g     O .bss	00000004 __malloc_max_sbrked_mem
01003284 g     F .text	00000028 XAxiDma_SelectCyclicMode
010067e4 g     F .text	00000010 XScuGic_GetCpuID
0100870c g     F .text	00000042 .hidden __extendsfdf2
01008450 g     F .text	00000276 .hidden __adddf3
01002784 g     F .text	00000074 d_start_timing
00000800 g       *ABS*	00000000 _SUPERVISOR_STACK_SIZE
0100187c g     F .text	00000014 fabcfg_read
0d019c10 g       .heap	00000000 _heap_end
0100e86c g     F .text	000000ae __b2d
01018000 g       .ARM.exidx	00000000 __exidx_start
01007db4 g     F .text	00000014 IRQInterrupt
01002f78 g     F .text	000000ac XAxiDma_Pause
010102e8 g     O .rodata	00000004 _global_impure_ptr
0100fd48 g     F .text	00000372 _realloc_r
0100ac9c g     F .text	0000005a strncasecmp
010089d8 g     F .text	00000050 __libc_init_array
01019c0c g       .bss	00000000 __bss_end
0100af64 g     F .text	0000001e strtol_l
0100fbd4 g     F .text	00000036 wcsnrtombs
01011ab4 g       .data	00000000 __rodata1_start
010043f0 g     F .text	000000a8 XGpioPs_Write
01010728 g     O .rodata	00000028 __mprec_bigtens
01019235 g       .ARM.attributes	00000000 __ARM.attributes_end
0100e2f0 g     F .text	00000098 __s2b
01007ddc g     F .text	00000014 SWInterrupt
010086c8 g     F .text	0000001e .hidden __floatunsidf
010100bc  w    F .text	00000040 _sbrk
0100e6d8 g     F .text	0000003a __mcmp
01018010 g       .ARM.attributes	00000000 __tbss_start
0100089c g     F .text	000000c0 acq_get_next_alloc
01011af0 g     O .data	00000044 XAxiDma_ConfigTable
010067f4 g     F .text	0000001c XScuGic_LookupConfig
010102b8 g     F .init	00000000 _init
0100209c g     F .text	00000034 gpio_led_write
0100149c g     F .text	00000070 acq_force_stop
010074ec g     F .text	00000044 Xil_L2CacheFlush
0100af84 g     F .text	00000030 strtol
01006dc4 g     F .text	00000054 Xil_DCacheFlushRange
0100150c g     F .text	000002d0 acq_debug_dump
01008830 g     F .text	00000040 .hidden __aeabi_d2ulz
010089a8 g     F .text	00000030 __libc_fini_array
0100ce20 g     F .text	00000082 __jis_wctomb
01005694 g     F .text	000000c8 XGpioPs_SetIntrType
01006544 g     F .text	000000dc XScuGic_Stop
01006380 g     F .text	00000074 XScuGic_InterruptUnmapFromCpu
0100eb18 g     F .text	00000088 _reclaim_reent
00011400 g       .stack	00000000 __fiq_stack
0100e388 g     F .text	0000003e __hi0bits
01007cbc g     F .text	00000018 Xil_ExceptionRegisterHandler
01011b44 g     O .data	00000004 Xil_AssertWait
01019c10 g       .heap	00000000 _heap_start
01004c8c g     F .text	00000124 XGpioPs_SetOutputEnablePin
00000400 g       *ABS*	00000000 _IRQ_STACK_SIZE
01018010 g       .ARM.attributes	00000000 __sbss_end
01006fb4 g     F .text	00000018 Xil_L1DCacheInvalidateLine
010050e8 g     F .text	000000dc XGpioPs_IntrDisablePin
01007114 g     F .text	00000018 Xil_L1DCacheFlushLine
00000400 g       *ABS*	00000000 _FIQ_STACK_SIZE
0100012c g       .text	00000000 _prestart
01005508 g     F .text	000000ac XGpioPs_IntrClear
0100095c g     F .text	00000120 acq_append_next_alloc
01012854 g     O .data	00000004 environ
010035c8 g     F .text	0000019c XAxiDma_BdRingCreate
01008450 g     F .text	00000276 .hidden __aeabi_dadd
01006c2c g     F .text	00000004 XNullHandler
0100a688 g     F .text	00000040 strcat
0100781c g     F .text	0000048c xil_printf
010087f0 g     F .text	00000040 .hidden __aeabi_f2ulz
0100e578 g     F .text	000000a2 __pow5mult
01008750 g     F .text	0000006a .hidden __aeabi_ul2d
00011800 g       .stack	00000000 __undef_stack
01000584 g     F .text	00000034 _acq_irq_error_dma
01008190 g     F .text	00000000 .hidden __aeabi_idiv
01002744 g     F .text	00000018 d_iskeypress
01006950 g     F .text	00000088 XScuTimer_Stop
01010308 g     O .rodata	0000016c __C_locale
010059d0 g     F .text	0000010c XGpioPs_GetIntrTypePin
01006ae8 g     F .text	000000bc XScuTimer_SelfTest
010027f8 g     F .text	00000084 d_stop_timing
01019c00 g     O .bss	00000004 PrefetchAbortAddr
01003240 g     F .text	0000001c XAxiDma_Busy
01005e24 g     F .text	000000cc XScuGic_Disconnect
01012858 g       .data	00000000 __CTOR_LIST__
01014000 g       .mmu_tbl	00000000 MMUTable
0100a530 g     F .text	00000084 _snprintf_r
01011ab4 g       .data	00000000 __sbss2_start
01009114 g     F .text	00000054 __get_locale_env
010071dc g     F .text	00000018 Xil_L1ICacheInvalidateLine
0100e160 g     F .text	00000000 memchr
0100de90 g     F .text	000001f0 _free_r
010093ac g     F .text	00000020 __locale_mb_cur_max
0100cc3c g     F .text	00000016 _wcsrtombs_r
0100718c g     F .text	0000001c Xil_L1ICacheEnable
0100cea4 g     F .text	000000dc __call_exitprocs
01018320 g     O .bss	00000fa0 test_sizes
0100844c g     F .text	0000027a .hidden __aeabi_dsub
01012424 g     O .data	00000020 __default_locale
0101284c g     O .data	00000004 __malloc_sbrk_base
01007e2c g       .text	00000064 _start
01006c90 g     F .text	000000e8 Xil_DCacheInvalidateRange
01008750 g     F .text	0000006a .hidden __floatundidf
010071a8 g     F .text	0000001c Xil_L1ICacheDisable
010102d0 g       .rodata	00000000 __rodata_start
01011ad8 g     O .data	00000018 acq_substate_to_str
0100e61c g     F .text	000000ba __lshift
01004db0 g     F .text	000000e8 XGpioPs_GetOutputEnablePin
0100ec20 g     F .text	000000f8 __ssprint_r
01018010 g       *ABS*	00000000 _SDA_BASE_
01009be0 g     F .text	00000082 __sjis_mbtowc
0100ab60 g     F .text	00000056 strlcpy
0100acf8 g     F .text	000000a2 strncmp
01006e50 g     F .text	00000038 Xil_ICacheInvalidateLine
0100cc54 g     F .text	00000022 wcsrtombs
01012858 g       .data	00000000 __data_end
0100575c g     F .text	000000d4 XGpioPs_GetIntrType
01004498 g     F .text	000000ac XGpioPs_SetDirection
0100e438 g     F .text	0000013e __multiply
01002948 g     F .text	000000f8 d_dump_timing
01004760 g     F .text	0000013c XGpioPs_GetBankPin
01019c10 g       .heap	00000000 HeapBase
0100ad9c g     F .text	0000007e strncpy
010182e8 g     O .bss	00000028 __malloc_current_mallinfo
0100e91c g     F .text	000000b2 __d2b
0100a644 g     F .text	00000044 strcasecmp
010063f4 g     F .text	000000d4 XScuGic_Disable
010028d4 g     F .text	00000074 d_read_timing_us
01007dc8 g     F .text	00000014 UndefinedException
01019c04 g     O .bss	00000004 DataAbortAddr
010086e8 g     F .text	00000022 .hidden __aeabi_i2d
010072cc g     F .text	00000024 Xil_ICacheDisable
010072b0 g     F .text	0000001c Xil_DCacheDisable
00010000 g       .stack	00000000 _irq_stack_end
01008440  w    F .text	00000002 .hidden __aeabi_ldiv0
010192c0 g     O .bss	000007d8 g_acq_state
01002b38 g     F .text	00000098 emio_fast_write
0100ea58 g     F .text	00000046 __copybits
01012444 g     O .data	00000408 __malloc_av_
0100cb04 g     F .text	0000006a _vsnprintf_r
0101285c g       .eh_frame	00000000 __eh_framehdr_end
010075c4 g     F .text	00000010 outbyte
0100a500 g     F .text	00000002 __malloc_lock
0101800c g       .fini_array	00000000 __fini_array_start
010099d8 g     F .text	00000208 __utf8_mbtowc
0100fc0c g     F .text	00000062 _calloc_r
01006f94 g     F .text	00000020 Xil_L1DCacheEnable
01003b54 g     F .text	0000024c XAxiDma_BdRingToHw
01003764 g     F .text	00000104 XAxiDma_BdRingClone
01004108 g     F .text	000000b8 XAxiDma_BdRingDumpRegs
01018010 g       .bss	00000000 __bss_start
00010000 g       *ABS*	00000000 _STACK_SIZE
01018010 g       .ARM.attributes	00000000 __tdata_start
01018010 g       .ARM.attributes	00000000 __tdata_end
0100a460 g     F .text	000000a0 memset
01010100 g     F .text	000001b8 main
010032ac g     F .text	00000170 XAxiDma_SimpleTransfer
01002740 g     F .text	00000004 d_waitkey
01018314 g     O .bss	00000004 __malloc_max_total_mem
0c000000 g       *ABS*	00000000 _HEAP_SIZE
01009c64 g     F .text	000000b6 __eucjp_mbtowc
01007f18 g     F .text	00000000 .hidden __aeabi_uidiv
01006810 g     F .text	000000b0 XScuTimer_CfgInitialize
010068c0 g     F .text	00000090 XScuTimer_Start
01000df0 g     F .text	0000001c acq_is_done
0100af3c g     F .text	00000028 _strtol_r
0100e080 g     F .text	00000088 _findenv_r
0101800c g       .init_array	00000000 __init_array_end
01002bd4 g     F .text	00000004 disable_caches
0100d0d8 g     F .text	00000d0c _dtoa_r
01009428 g     F .text	00000564 _malloc_r
01006ee0 g     F .text	000000b4 Xil_L1DCacheInvalidate
0100cca0 g     F .text	00000018 __ascii_wctomb
01008760 g     F .text	0000005a .hidden __aeabi_l2d
0100ccb8 g     F .text	000000a4 __utf8_wctomb
01004f60 g     F .text	000000dc XGpioPs_IntrEnablePin
01004980 g     F .text	00000100 XGpioPs_WritePin
0100503c g     F .text	000000ac XGpioPs_IntrDisable
0100fc74 g     F .text	00000002 __env_unlock
00000000 g       .stack	00000000 _stack_end
01019bf8 g     O .bss	00000004 Xil_AssertStatus
0100998c g     F .text	00000026 _mbtowc_r
010087f0 g     F .text	00000040 .hidden __fixunssfdi
01003994 g     F .text	00000020 XAxiDma_BdRingStart
01012858 g       .data	00000000 ___DTORS_END___
01008190 g     F .text	00000294 .hidden __divsi3
0100712c g     F .text	00000048 Xil_L1DCacheFlushRange
01007ecc g     F .text	00000024 XTime_SetTime
01018010 g       .ARM.attributes	00000000 __sdata_end
0100dde4 g     F .text	000000aa _malloc_trim_r
0100fab0 g     F .text	000000f4 _wcsnrtombs_l
01011ab4 g       .data	00000000 __sdata2_start
01012858 g       .data	00000000 __CTOR_END__
01012858 g       .data	00000000 ___DTORS_LIST___
01001944 g     F .text	00000180 fabcfg_init
0100a7c8 g     F .text	000002dc strcmp
01007174 g     F .text	00000018 Xil_L1DCacheStoreLine
0100287c g     F .text	00000058 d_read_timing
01006ba4 g     F .text	0000001c XScuTimer_LookupConfig
010039b4 g     F .text	0000004c XAxiDma_BdRingSetCoalesce
01012858 g       .data	00000000 __DTOR_LIST__
01002d44 g     F .text	00000234 XAxiDma_CfgInitialize
01008830 g     F .text	00000040 .hidden __fixunsdfdi
010102c4 g     F .fini	00000000 _fini
01007440 g     F .text	00000030 Xil_ICacheEnable
01003024 g     F .text	0000021c XAxiDma_Resume
010075b0 g     F .text	00000014 Xil_L2CacheStoreLine
010182e0 g     O .bss	00000004 _PathLocale
00010c00 g       .stack	00000000 _abort_stack_end
0100fba4 g     F .text	00000030 _wcsnrtombs_r
01001024 g     F .text	00000478 _acq_irq_rx_handler
01001ac8 g     F .text	00000024 irq_xscutimer
010093f4 g     F .text	00000012 setlocale
01002be4 g     F .text	00000114 XAxiDma_Reset
01011e88 g     O .data	00000004 _impure_ptr
01018008 g       .init_array	00000000 __preinit_array_end
0100ed18 g     F .text	00000d96 _svfiprintf_r
01008a94 g     F .text	00000680 __loadlocale
01011ac0 g     O .data	00000018 acq_state_to_str
01011ab4 g       .data	00000000 __sdata2_end
010018a4 g     F .text	000000a0 fabcfg_commit
010099b4 g     F .text	00000024 __ascii_mbtowc
0100e81c g     F .text	00000050 __ulp
010045fc g     F .text	000000ac XGpioPs_SetOutputEnable
010075dc g     F .text	0000000c inbyte
010062ac g     F .text	000000d4 XScuGic_Enable
01011b48 g     O .data	00000038 XExc_VectorTable
01004e98 g     F .text	0000001c XGpioPs_LookupConfig
0100e13c g     F .text	0000001e localeconv
01012858 g       .data	00000000 ___CTORS_END___
00010000 g       .stack	00000000 __stack
01008174 g     F .text	0000001a .hidden __aeabi_uidivmod
01007cf4 g     F .text	00000024 Xil_ExceptionRemoveHandler
0d019c10 g       .heap	00000000 HeapLimit
00011800 g       .stack	00000000 _end
01007d4c g     F .text	00000054 XUartPs_ResetHw
01011b34 g     O .data	00000008 XGpioPs_ConfigTable
01011ab4 g       .data	00000000 __rodata1_end
01002be0 g     F .text	00000004 cleanup_platform
01005adc g     F .text	000000a0 XGpioPs_SetCallbackHandler
01012858 g       .data	00000000 __data1_end
01001890 g     F .text	00000014 fabcfg_write
01007df0 g     F .text	00000014 DataAbortInterrupt
01003a1c g     F .text	00000088 XAxiDma_BdRingAlloc
01005b7c g     F .text	000000e4 XGpioPs_IntrHandler
01004ba4 g     F .text	000000e8 XGpioPs_GetDirectionPin
01012850 g     O .data	00000004 __malloc_trim_threshold
01019c10 g       .heap	00000000 _heap
01008988 g     F .text	00000020 exit
01019a98 g     O .bss	00000160 g_hal
01009d1c g     F .text	00000126 __jis_mbtowc
0100e714 g     F .text	00000106 __mdiff
010055b4 g     F .text	000000e0 XGpioPs_IntrClearPin
010064c8 g     F .text	0000007c XScuGic_UnmapAllInterruptsFromCpu
01018010 g       .ARM.attributes	00000000 __tbss_end
01002038 g     F .text	00000064 bogo_delay
01010524 g     O .rodata	00000101 _ctype_
01008440  w    F .text	00000002 .hidden __aeabi_idiv0
01018008 g       .init_array	00000000 __init_array_start
010041c0 g     F .text	0000017c XGpioPs_CfgInitialize
01006a60 g     F .text	00000088 XScuTimer_GetPrescaler
01005830 g     F .text	000001a0 XGpioPs_SetIntrTypePin
01003da0 g     F .text	00000154 XAxiDma_BdRingFromHw
010100fc  w    F .text	00000004 _exit
01006c58 g     F .text	00000038 Xil_DCacheInvalidateLine
0100341c g     F .text	0000001c XAxiDma_LookupConfig
01007da0 g     F .text	00000014 FIQInterrupt
01005ef0 g     F .text	000000e4 XScuGic_SoftwareIntr
0100abc0 g     F .text	000000dc strlen
010093cc g     F .text	00000006 __locale_ctype_ptr_l
00010000 g       .stack	00000000 _stack
01002cf8 g     F .text	0000004c XAxiDma_ResetIsDone
01004544 g     F .text	000000b8 XGpioPs_GetDirection
0100a6c8 g     F .text	000000e4 strchr
01006c1c g     F .text	00000010 Xil_AssertSetCallback
0100870c g     F .text	00000042 .hidden __aeabi_f2d
01005c88 g     F .text	00000078 XScuGic_InterruptHandler
01011ab8 g       .data	00000000 __data_start
01007548 g     F .text	00000068 Xil_L2CacheFlushRange
01005d50 g     F .text	000000d4 XScuGic_Connect
010017dc g     F .text	000000a0 acq_debug_dump_wavedata
01006e18 g     F .text	00000038 Xil_DCacheStoreLine
01003868 g     F .text	0000012c XAxiDma_StartBdRingHw
010072f0 g     F .text	0000006c Xil_L2CacheInvalidate
0100cc78 g     F .text	00000026 _wctomb_r
0100fc70 g     F .text	00000002 __env_lock
00011000 g       .stack	00000000 _fiq_stack_end
0100844c g     F .text	0000027a .hidden __subdf3
01007014 g     F .text	0000008c Xil_L1DCacheFlush
01018008 g       .init_array	00000000 __preinit_array_start
00000400 g       *ABS*	00000000 _UNDEF_STACK_SIZE
01005420 g     F .text	000000e8 XGpioPs_IntrGetStatusPin
010071c4 g     F .text	00000018 Xil_L1ICacheInvalidate
0100e3c8 g     F .text	0000005c __lo0bits
01008424 g     F .text	0000001a .hidden __aeabi_idivmod
010005b8 g     F .text	000002e4 acq_init
01006238 g     F .text	00000074 XScuGic_InterruptMaptoCpu
01007530 g     F .text	00000018 Xil_L2CacheFlushLine
01003438 g     F .text	0000001c XAxiDma_LookupConfigBaseAddr
01007cac g     F .text	00000004 Xil_DataAbortHandler
01011ab4 g       *ABS*	00000000 _SDA2_BASE_
01007ef0 g     F .text	00000028 XTime_GetTime
0100cbe4 g     F .text	00000056 wcrtomb
01000a7c g     F .text	0000004c acq_free_all_alloc
01000e0c g     F .text	00000218 acq_start
01007cd4 g     F .text	00000020 Xil_GetExceptionRegisterHandler
01001e68 g     F .text	00000018 d_xilinx_assert
0100eba0 g     F .text	00000080 frexp
01004eb4 g     F .text	000000ac XGpioPs_IntrEnable
01005280 g     F .text	000000e8 XGpioPs_IntrGetEnabledPin
01018000 g       .mmu_tbl	00000000 __mmu_tbl_end
010122b8 g     O .data	0000016c __global_locale
010051c4 g     F .text	000000bc XGpioPs_IntrGetEnabled
0100741c g     F .text	00000024 Xil_DCacheEnable
01002290 g     F .text	000004b0 hal_init
01018010 g       .ARM.attributes	00000000 __ARM.attributes_start
01006fcc g     F .text	00000048 Xil_L1DCacheInvalidateRange
01009418 g     F .text	00000010 free
0100e260 g     F .text	00000090 __multadd
0100e24c g     F .text	00000012 _Bfree
0100e108 g     F .text	00000010 _getenv_r



Disassembly of section .text:

01000000 <_vector_table>:

.globl _vector_table

.section .vectors
_vector_table:
	B	_boot
 1000000:	ea000049 	b	100012c <_boot>
	B	Undefined
 1000004:	ea000025 	b	10000a0 <Undefined>
	B	SVCHandler
 1000008:	ea00002b 	b	10000bc <SVCHandler>
	B	PrefetchAbortHandler
 100000c:	ea00003b 	b	1000100 <PrefetchAbortHandler>
	B	DataAbortHandler
 1000010:	ea000032 	b	10000e0 <DataAbortHandler>
	NOP	/* Placeholder for address exception vector*/
 1000014:	e320f000 	nop	{0}
	B	IRQHandler
 1000018:	ea000000 	b	1000020 <IRQHandler>
	B	FIQHandler
 100001c:	ea00000f 	b	1000060 <FIQHandler>

01000020 <IRQHandler>:


IRQHandler:					/* IRQ vector handler */

	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code*/
 1000020:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
#if FPU_HARD_FLOAT_ABI_ENABLED
	vpush {d0-d7}
 1000024:	ed2d0b10 	vpush	{d0-d7}
	vpush {d16-d31}
 1000028:	ed6d0b20 	vpush	{d16-d31}
	vmrs r1, FPSCR
 100002c:	eef11a10 	vmrs	r1, fpscr
	push {r1}
 1000030:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	vmrs r1, FPEXC
 1000034:	eef81a10 	vmrs	r1, fpexc
	push {r1}
 1000038:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	ldr	r2, =prof_pc
	subs	r3, lr, #0
	str	r3, [r2]
#endif

	bl	IRQInterrupt			/* IRQ vector */
 100003c:	eb001f5c 	bl	1007db4 <IRQInterrupt>

#if FPU_HARD_FLOAT_ABI_ENABLED
	pop 	{r1}
 1000040:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPEXC, r1
 1000044:	eee81a10 	vmsr	fpexc, r1
	pop 	{r1}
 1000048:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPSCR, r1
 100004c:	eee11a10 	vmsr	fpscr, r1
	vpop    {d16-d31}
 1000050:	ecfd0b20 	vpop	{d16-d31}
	vpop    {d0-d7}
 1000054:	ecbd0b10 	vpop	{d0-d7}
#endif
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000058:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}


	subs	pc, lr, #4			/* adjust return */
 100005c:	e25ef004 	subs	pc, lr, #4

01000060 <FIQHandler>:


FIQHandler:					/* FIQ vector handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 1000060:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
#if FPU_HARD_FLOAT_ABI_ENABLED
	vpush {d0-d7}
 1000064:	ed2d0b10 	vpush	{d0-d7}
	vpush {d16-d31}
 1000068:	ed6d0b20 	vpush	{d16-d31}
	vmrs r1, FPSCR
 100006c:	eef11a10 	vmrs	r1, fpscr
	push {r1}
 1000070:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)
	vmrs r1, FPEXC
 1000074:	eef81a10 	vmrs	r1, fpexc
	push {r1}
 1000078:	e52d1004 	push	{r1}		; (str r1, [sp, #-4]!)

0100007c <FIQLoop>:
#endif

FIQLoop:
	bl	FIQInterrupt			/* FIQ vector */
 100007c:	eb001f47 	bl	1007da0 <FIQInterrupt>

#if FPU_HARD_FLOAT_ABI_ENABLED
	pop 	{r1}
 1000080:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPEXC, r1
 1000084:	eee81a10 	vmsr	fpexc, r1
	pop 	{r1}
 1000088:	e49d1004 	pop	{r1}		; (ldr r1, [sp], #4)
	vmsr    FPSCR, r1
 100008c:	eee11a10 	vmsr	fpscr, r1
	vpop    {d16-d31}
 1000090:	ecfd0b20 	vpop	{d16-d31}
	vpop    {d0-d7}
 1000094:	ecbd0b10 	vpop	{d0-d7}
#endif
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000098:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	subs	pc, lr, #4			/* adjust return */
 100009c:	e25ef004 	subs	pc, lr, #4

010000a0 <Undefined>:


Undefined:					/* Undefined handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000a0:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =UndefinedExceptionAddr
 10000a4:	e59f0074 	ldr	r0, [pc, #116]	; 1000120 <PrefetchAbortHandler+0x20>
	sub     r1, lr, #4
 10000a8:	e24e1004 	sub	r1, lr, #4
	str     r1, [r0]            		/* Store address of instruction causing undefined exception */
 10000ac:	e5801000 	str	r1, [r0]

	bl	UndefinedException		/* UndefinedException: call C function here */
 10000b0:	eb001f44 	bl	1007dc8 <UndefinedException>
	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000b4:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}
	movs	pc, lr
 10000b8:	e1b0f00e 	movs	pc, lr

010000bc <SVCHandler>:

SVCHandler:					/* SWI handler */
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000bc:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}

	tst	r0, #0x20			/* check the T bit */
 10000c0:	e3100020 	tst	r0, #32
	ldrneh	r0, [lr,#-2]			/* Thumb mode */
 10000c4:	115e00b2 	ldrhne	r0, [lr, #-2]
	bicne	r0, r0, #0xff00			/* Thumb mode */
 10000c8:	13c00cff 	bicne	r0, r0, #65280	; 0xff00
	ldreq	r0, [lr,#-4]			/* ARM mode */
 10000cc:	051e0004 	ldreq	r0, [lr, #-4]
	biceq	r0, r0, #0xff000000		/* ARM mode */
 10000d0:	03c004ff 	biceq	r0, r0, #-16777216	; 0xff000000

	bl	SWInterrupt			/* SWInterrupt: call C function here */
 10000d4:	eb001f40 	bl	1007ddc <SWInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000d8:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	movs	pc, lr		/*return to the next instruction after the SWI instruction */
 10000dc:	e1b0f00e 	movs	pc, lr

010000e0 <DataAbortHandler>:


DataAbortHandler:				/* Data Abort handler */
#ifdef CONFIG_ARM_ERRATA_775420
	dsb
 10000e0:	f57ff04f 	dsb	sy
#endif
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 10000e4:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =DataAbortAddr
 10000e8:	e59f0034 	ldr	r0, [pc, #52]	; 1000124 <PrefetchAbortHandler+0x24>
	sub     r1, lr, #8
 10000ec:	e24e1008 	sub	r1, lr, #8
	str     r1, [r0]            		/* Stores instruction causing data abort */
 10000f0:	e5801000 	str	r1, [r0]

	bl	DataAbortInterrupt		/*DataAbortInterrupt :call C function here */
 10000f4:	eb001f3d 	bl	1007df0 <DataAbortInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 10000f8:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	subs	pc, lr, #8			/* points to the instruction that caused the Data Abort exception */
 10000fc:	e25ef008 	subs	pc, lr, #8

01000100 <PrefetchAbortHandler>:

PrefetchAbortHandler:				/* Prefetch Abort handler */
#ifdef CONFIG_ARM_ERRATA_775420
	dsb
 1000100:	f57ff04f 	dsb	sy
#endif
	stmdb	sp!,{r0-r3,r12,lr}		/* state save from compiled code */
 1000104:	e92d500f 	push	{r0, r1, r2, r3, ip, lr}
	ldr     r0, =PrefetchAbortAddr
 1000108:	e59f0018 	ldr	r0, [pc, #24]	; 1000128 <PrefetchAbortHandler+0x28>
	sub     r1, lr, #4
 100010c:	e24e1004 	sub	r1, lr, #4
	str     r1, [r0]            		/* Stores instruction causing prefetch abort */
 1000110:	e5801000 	str	r1, [r0]

	bl	PrefetchAbortInterrupt		/* PrefetchAbortInterrupt: call C function here */
 1000114:	eb001f3a 	bl	1007e04 <PrefetchAbortInterrupt>

	ldmia	sp!,{r0-r3,r12,lr}		/* state restore from compiled code */
 1000118:	e8bd500f 	pop	{r0, r1, r2, r3, ip, lr}

	subs	pc, lr, #4			/* points to the instruction that caused the Prefetch Abort exception */
 100011c:	e25ef004 	subs	pc, lr, #4
	ldr     r0, =UndefinedExceptionAddr
 1000120:	01019bfc 	.word	0x01019bfc
	ldr     r0, =DataAbortAddr
 1000124:	01019c04 	.word	0x01019c04
	ldr     r0, =PrefetchAbortAddr
 1000128:	01019c00 	.word	0x01019c00

0100012c <_boot>:
_prestart:
_boot:

#if XPAR_CPU_ID==0
        /* only allow cpu0 through */
	mrc	p15,0,r1,c0,c0,5
 100012c:	ee101fb0 	mrc	15, 0, r1, cr0, cr0, {5}
	and	r1, r1, #0xf
 1000130:	e201100f 	and	r1, r1, #15
        cmp	r1, #0
 1000134:	e3510000 	cmp	r1, #0
	beq	CheckEFUSE
 1000138:	0a000001 	beq	1000144 <CheckEFUSE>

0100013c <EndlessLoop0>:
	EndlessLoop0:
		wfe
 100013c:	e320f002 	wfe
	b	EndlessLoop0
 1000140:	eafffffd 	b	100013c <EndlessLoop0>

01000144 <CheckEFUSE>:

CheckEFUSE:
        ldr r0,=EFUSEStaus
 1000144:	e59f030c 	ldr	r0, [pc, #780]	; 1000458 <finished+0x14>
        ldr r1,[r0]                             /* Read eFuse setting */
 1000148:	e5901000 	ldr	r1, [r0]
        ands r1,r1,#0x80                        /* Check whether device is having single core */
 100014c:	e2111080 	ands	r1, r1, #128	; 0x80
	beq OKToRun
 1000150:	0a000009 	beq	100017c <OKToRun>

 /* single core device, reset cpu1 */
        ldr     r0,=SLCRUnlockReg               /* Load SLCR base address base + unlock register */
 1000154:	e59f0300 	ldr	r0, [pc, #768]	; 100045c <finished+0x18>
        ldr     r1,=SLCRUnlockKey               /* set unlock key */
 1000158:	e59f1300 	ldr	r1, [pc, #768]	; 1000460 <finished+0x1c>
        str     r1, [r0]                        /* Unlock SLCR */
 100015c:	e5801000 	str	r1, [r0]

	ldr r0,=SLCRCPURSTReg
 1000160:	e59f02fc 	ldr	r0, [pc, #764]	; 1000464 <finished+0x20>
	ldr r1,[r0]                             /* Read CPU Software Reset Control register */
 1000164:	e5901000 	ldr	r1, [r0]
	orr r1,r1,#0x22
 1000168:	e3811022 	orr	r1, r1, #34	; 0x22
        str r1,[r0]                             /* Reset CPU1 */
 100016c:	e5801000 	str	r1, [r0]

        ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000170:	e59f02f0 	ldr	r0, [pc, #752]	; 1000468 <finished+0x24>
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 1000174:	e59f12f0 	ldr	r1, [pc, #752]	; 100046c <finished+0x28>
	str	r1, [r0]	        	/* lock SLCR */
 1000178:	e5801000 	str	r1, [r0]

0100017c <OKToRun>:
	        wfe
	b	EndlessLoop1
#endif

OKToRun:
	mrc     p15, 0, r0, c0, c0, 0		/* Get the revision */
 100017c:	ee100f10 	mrc	15, 0, r0, cr0, cr0, {0}
	and     r5, r0, #0x00f00000
 1000180:	e200560f 	and	r5, r0, #15728640	; 0xf00000
	and     r6, r0, #0x0000000f
 1000184:	e200600f 	and	r6, r0, #15
	orr     r6, r6, r5, lsr #20-4
 1000188:	e1866825 	orr	r6, r6, r5, lsr #16

#ifdef CONFIG_ARM_ERRATA_742230
        cmp     r6, #0x22                       /* only present up to r2p2 */
 100018c:	e3560022 	cmp	r6, #34	; 0x22
        mrcle   p15, 0, r10, c15, c0, 1         /* read diagnostic register */
 1000190:	de1faf30 	mrcle	15, 0, sl, cr15, cr0, {1}
        orrle   r10, r10, #1 << 4               /* set bit #4 */
 1000194:	d38aa010 	orrle	sl, sl, #16
        mcrle   p15, 0, r10, c15, c0, 1         /* write diagnostic register */
 1000198:	de0faf30 	mcrle	15, 0, sl, cr15, cr0, {1}
#endif

#ifdef CONFIG_ARM_ERRATA_743622
	teq     r5, #0x00200000                 /* only present in r2p* */
 100019c:	e3350602 	teq	r5, #2097152	; 0x200000
	mrceq   p15, 0, r10, c15, c0, 1         /* read diagnostic register */
 10001a0:	0e1faf30 	mrceq	15, 0, sl, cr15, cr0, {1}
	orreq   r10, r10, #1 << 6               /* set bit #6 */
 10001a4:	038aa040 	orreq	sl, sl, #64	; 0x40
	mcreq   p15, 0, r10, c15, c0, 1         /* write diagnostic register */
 10001a8:	0e0faf30 	mcreq	15, 0, sl, cr15, cr0, {1}
#endif

	/* set VBAR to the _vector_table address in linker script */
	ldr	r0, =vector_base
 10001ac:	e59f02bc 	ldr	r0, [pc, #700]	; 1000470 <finished+0x2c>
	mcr	p15, 0, r0, c12, c0, 0
 10001b0:	ee0c0f10 	mcr	15, 0, r0, cr12, cr0, {0}

	/*invalidate scu*/
	ldr	r7, =0xf8f0000c
 10001b4:	e59f72b8 	ldr	r7, [pc, #696]	; 1000474 <finished+0x30>
	ldr	r6, =0xffff
 10001b8:	e59f62b8 	ldr	r6, [pc, #696]	; 1000478 <finished+0x34>
	str	r6, [r7]
 10001bc:	e5876000 	str	r6, [r7]

	/* Invalidate caches and TLBs */
	mov	r0,#0				/* r0 = 0  */
 10001c0:	e3a00000 	mov	r0, #0
	mcr	p15, 0, r0, c8, c7, 0		/* invalidate TLBs */
 10001c4:	ee080f17 	mcr	15, 0, r0, cr8, cr7, {0}
	mcr	p15, 0, r0, c7, c5, 0		/* invalidate icache */
 10001c8:	ee070f15 	mcr	15, 0, r0, cr7, cr5, {0}
	mcr	p15, 0, r0, c7, c5, 6		/* Invalidate branch predictor array */
 10001cc:	ee070fd5 	mcr	15, 0, r0, cr7, cr5, {6}
	bl	invalidate_dcache		/* invalidate dcache */
 10001d0:	eb00007c 	bl	10003c8 <invalidate_dcache>

	/* Disable MMU, if enabled */
	mrc	p15, 0, r0, c1, c0, 0		/* read CP15 register 1 */
 10001d4:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
	bic	r0, r0, #0x1			/* clear bit 0 */
 10001d8:	e3c00001 	bic	r0, r0, #1
	mcr	p15, 0, r0, c1, c0, 0		/* write value back */
 10001dc:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
	add	r2, r2, #0x100000		/* next section */
	subs	r3, r3, #1
	bge	shareable_loop			/* loop till 1G is covered */
#endif

	mrs	r0, cpsr			/* get the current PSR */
 10001e0:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the irq stack pointer */
 10001e4:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 10001e8:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x12			/* IRQ mode */
 10001ec:	e3822012 	orr	r2, r2, #18
	msr	cpsr, r2
 10001f0:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=IRQ_stack			/* IRQ stack pointer */
 10001f4:	e59fd280 	ldr	sp, [pc, #640]	; 100047c <finished+0x38>
	bic r2, r2, #(0x1 << 9)    		 /* Set EE bit to little-endian */
 10001f8:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 10001fc:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000200:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the supervisor stack pointer */
 1000204:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000208:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x13			/* supervisor mode */
 100020c:	e3822013 	orr	r2, r2, #19
	msr	cpsr, r2
 1000210:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=SPV_stack			/* Supervisor stack pointer */
 1000214:	e59fd264 	ldr	sp, [pc, #612]	; 1000480 <finished+0x3c>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000218:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100021c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000220:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the Abort  stack pointer */
 1000224:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000228:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x17			/* Abort mode */
 100022c:	e3822017 	orr	r2, r2, #23
	msr	cpsr, r2
 1000230:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=Abort_stack		/* Abort stack pointer */
 1000234:	e59fd248 	ldr	sp, [pc, #584]	; 1000484 <finished+0x40>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000238:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100023c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000240:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the FIQ stack pointer */
 1000244:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000248:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x11			/* FIQ mode */
 100024c:	e3822011 	orr	r2, r2, #17
	msr	cpsr, r2
 1000250:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=FIQ_stack			/* FIQ stack pointer */
 1000254:	e59fd22c 	ldr	sp, [pc, #556]	; 1000488 <finished+0x44>
	bic r2, r2, #(0x1 << 9)    		/* Set EE bit to little-endian */
 1000258:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100025c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000260:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the Undefine stack pointer */
 1000264:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000268:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x1b			/* Undefine mode */
 100026c:	e382201b 	orr	r2, r2, #27
	msr	cpsr, r2
 1000270:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=Undef_stack		/* Undefine stack pointer */
 1000274:	e59fd210 	ldr	sp, [pc, #528]	; 100048c <finished+0x48>
	bic r2, r2, #(0x1 << 9)     		/* Set EE bit to little-endian */
 1000278:	e3c22c02 	bic	r2, r2, #512	; 0x200
	msr spsr_fsxc,r2
 100027c:	e16ff002 	msr	SPSR_fsxc, r2

	mrs	r0, cpsr			/* get the current PSR */
 1000280:	e10f0000 	mrs	r0, CPSR
	mvn	r1, #0x1f			/* set up the system stack pointer */
 1000284:	e3e0101f 	mvn	r1, #31
	and	r2, r1, r0
 1000288:	e0012000 	and	r2, r1, r0
	orr	r2, r2, #0x1F			/* SYS mode */
 100028c:	e382201f 	orr	r2, r2, #31
	msr	cpsr, r2
 1000290:	e129f002 	msr	CPSR_fc, r2
	ldr	r13,=SYS_stack			/* SYS stack pointer */
 1000294:	e59fd1f4 	ldr	sp, [pc, #500]	; 1000490 <finished+0x4c>

	/*set scu enable bit in scu*/
	ldr	r7, =0xf8f00000
 1000298:	e59f71f4 	ldr	r7, [pc, #500]	; 1000494 <finished+0x50>
	ldr	r0, [r7]
 100029c:	e5970000 	ldr	r0, [r7]
	orr	r0, r0, #0x1
 10002a0:	e3800001 	orr	r0, r0, #1
	str	r0, [r7]
 10002a4:	e5870000 	str	r0, [r7]

	/* enable MMU and cache */

	ldr	r0,=TblBase			/* Load MMU translation table base */
 10002a8:	e59f01e8 	ldr	r0, [pc, #488]	; 1000498 <finished+0x54>
	orr	r0, r0, #0x5B			/* Outer-cacheable, WB */
 10002ac:	e380005b 	orr	r0, r0, #91	; 0x5b
	mcr	15, 0, r0, c2, c0, 0		/* TTB0 */
 10002b0:	ee020f10 	mcr	15, 0, r0, cr2, cr0, {0}

	mvn	r0,#0				/* Load MMU domains -- all ones=manager */
 10002b4:	e3e00000 	mvn	r0, #0
	mcr	p15,0,r0,c3,c0,0
 10002b8:	ee030f10 	mcr	15, 0, r0, cr3, cr0, {0}

	/* Enable mmu, icahce and dcache */
	ldr	r0,=CRValMmuCac
 10002bc:	e59f01d8 	ldr	r0, [pc, #472]	; 100049c <finished+0x58>
	mcr	p15,0,r0,c1,c0,0		/* Enable cache and MMU */
 10002c0:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}
	dsb					/* dsb	allow the MMU to start up */
 10002c4:	f57ff04f 	dsb	sy
	isb					/* isb	flush prefetch buffer */
 10002c8:	f57ff06f 	isb	sy

	/* Write to ACTLR */
	mrc	p15, 0, r0, c1, c0, 1		/* Read ACTLR*/
 10002cc:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
	orr	r0, r0, #(0x01 << 6)		/* set SMP bit */
 10002d0:	e3800040 	orr	r0, r0, #64	; 0x40
	orr	r0, r0, #(0x01 )		/* Cache/TLB maintenance broadcast */
 10002d4:	e3800001 	orr	r0, r0, #1
	mcr	p15, 0, r0, c1, c0, 1		/* Write ACTLR*/
 10002d8:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}

/* Invalidate L2 Cache and enable L2 Cache*/
/* For AMP, assume running on CPU1. Don't initialize L2 Cache (up to Linux) */
#if USE_AMP!=1
	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 10002dc:	e59f01bc 	ldr	r0, [pc, #444]	; 10004a0 <finished+0x5c>
	mov	r1, #0				/* force the disable bit */
 10002e0:	e3a01000 	mov	r1, #0
	str	r1, [r0]			/* disable the L2 Caches */
 10002e4:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCAuxCrtl			/* Load L2CC base address base + Aux control register */
 10002e8:	e59f01b4 	ldr	r0, [pc, #436]	; 10004a4 <finished+0x60>
	ldr	r1,[r0]				/* read the register */
 10002ec:	e5901000 	ldr	r1, [r0]
	ldr	r2,=L2CCAuxControl		/* set the default bits */
 10002f0:	e59f21b0 	ldr	r2, [pc, #432]	; 10004a8 <finished+0x64>
	orr	r1,r1,r2
 10002f4:	e1811002 	orr	r1, r1, r2
	str	r1, [r0]			/* store the Aux Control Register */
 10002f8:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCTAGLatReg		/* Load L2CC base address base + TAG Latency address */
 10002fc:	e59f01a8 	ldr	r0, [pc, #424]	; 10004ac <finished+0x68>
	ldr	r1,=L2CCTAGLatency		/* set the latencies for the TAG*/
 1000300:	e59f11a8 	ldr	r1, [pc, #424]	; 10004b0 <finished+0x6c>
	str	r1, [r0]			/* store the TAG Latency register Register */
 1000304:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCDataLatReg		/* Load L2CC base address base + Data Latency address */
 1000308:	e59f01a4 	ldr	r0, [pc, #420]	; 10004b4 <finished+0x70>
	ldr	r1,=L2CCDataLatency		/* set the latencies for the Data*/
 100030c:	e59f11a4 	ldr	r1, [pc, #420]	; 10004b8 <finished+0x74>
	str	r1, [r0]			/* store the Data Latency register Register */
 1000310:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCWay			/* Load L2CC base address base + way register*/
 1000314:	e59f01a0 	ldr	r0, [pc, #416]	; 10004bc <finished+0x78>
	ldr	r2, =0xFFFF
 1000318:	e59f2158 	ldr	r2, [pc, #344]	; 1000478 <finished+0x34>
	str	r2, [r0]			/* force invalidate */
 100031c:	e5802000 	str	r2, [r0]

	ldr	r0,=L2CCSync			/* need to poll 0x730, PSS_L2CC_CACHE_SYNC_OFFSET */
 1000320:	e59f0198 	ldr	r0, [pc, #408]	; 10004c0 <finished+0x7c>

01000324 <Sync>:
						/* Load L2CC base address base + sync register*/
	/* poll for completion */
Sync:	ldr	r1, [r0]
 1000324:	e5901000 	ldr	r1, [r0]
	cmp	r1, #0
 1000328:	e3510000 	cmp	r1, #0
	bne	Sync
 100032c:	1afffffc 	bne	1000324 <Sync>

	ldr	r0,=L2CCIntRaw			/* clear pending interrupts */
 1000330:	e59f018c 	ldr	r0, [pc, #396]	; 10004c4 <finished+0x80>
	ldr	r1,[r0]
 1000334:	e5901000 	ldr	r1, [r0]
	ldr	r0,=L2CCIntClear
 1000338:	e59f0188 	ldr	r0, [pc, #392]	; 10004c8 <finished+0x84>
	str	r1,[r0]
 100033c:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRUnlockReg		/* Load SLCR base address base + unlock register */
 1000340:	e59f0114 	ldr	r0, [pc, #276]	; 100045c <finished+0x18>
	ldr	r1,=SLCRUnlockKey	    	/* set unlock key */
 1000344:	e59f1114 	ldr	r1, [pc, #276]	; 1000460 <finished+0x1c>
	str	r1, [r0]		    	/* Unlock SLCR */
 1000348:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRL2cRamReg		/* Load SLCR base address base + l2c Ram Control register */
 100034c:	e59f0178 	ldr	r0, [pc, #376]	; 10004cc <finished+0x88>
	ldr	r1,=SLCRL2cRamConfig        	/* set the configuration value */
 1000350:	e59f1178 	ldr	r1, [pc, #376]	; 10004d0 <finished+0x8c>
	str	r1, [r0]	        	/* store the L2c Ram Control Register */
 1000354:	e5801000 	str	r1, [r0]

	ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000358:	e59f0108 	ldr	r0, [pc, #264]	; 1000468 <finished+0x24>
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 100035c:	e59f1108 	ldr	r1, [pc, #264]	; 100046c <finished+0x28>
	str	r1, [r0]	        	/* lock SLCR */
 1000360:	e5801000 	str	r1, [r0]

	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 1000364:	e59f0134 	ldr	r0, [pc, #308]	; 10004a0 <finished+0x5c>
	ldr	r1,[r0]				/* read the register */
 1000368:	e5901000 	ldr	r1, [r0]
	mov	r2, #L2CCControl		/* set the enable bit */
 100036c:	e3a02001 	mov	r2, #1
	orr	r1,r1,r2
 1000370:	e1811002 	orr	r1, r1, r2
	str	r1, [r0]			/* enable the L2 Caches */
 1000374:	e5801000 	str	r1, [r0]
#endif

	mov	r0, r0
 1000378:	e1a00000 	nop			; (mov r0, r0)
	mrc	p15, 0, r1, c1, c0, 2		/* read cp access control register (CACR) into r1 */
 100037c:	ee111f50 	mrc	15, 0, r1, cr1, cr0, {2}
	orr	r1, r1, #(0xf << 20)		/* enable full access for p10 & p11 */
 1000380:	e381160f 	orr	r1, r1, #15728640	; 0xf00000
	mcr	p15, 0, r1, c1, c0, 2		/* write back into CACR */
 1000384:	ee011f50 	mcr	15, 0, r1, cr1, cr0, {2}

	/* enable vfp */
	fmrx	r1, FPEXC			/* read the exception register */
 1000388:	eef81a10 	vmrs	r1, fpexc
	orr	r1,r1, #FPEXC_EN		/* set VFP enable bit, leave the others in orig state */
 100038c:	e3811101 	orr	r1, r1, #1073741824	; 0x40000000
	fmxr	FPEXC, r1			/* write back the exception register */
 1000390:	eee81a10 	vmsr	fpexc, r1

	mrc	p15,0,r0,c1,c0,0		/* flow prediction enable */
 1000394:	ee110f10 	mrc	15, 0, r0, cr1, cr0, {0}
	orr	r0, r0, #(0x01 << 11)		/* #0x8000 */
 1000398:	e3800b02 	orr	r0, r0, #2048	; 0x800
	mcr	p15,0,r0,c1,c0,0
 100039c:	ee010f10 	mcr	15, 0, r0, cr1, cr0, {0}

	mrc	p15,0,r0,c1,c0,1		/* read Auxiliary Control Register */
 10003a0:	ee110f30 	mrc	15, 0, r0, cr1, cr0, {1}
	orr	r0, r0, #(0x1 << 2)		/* enable Dside prefetch */
 10003a4:	e3800004 	orr	r0, r0, #4
	orr	r0, r0, #(0x1 << 1)		/* enable L2 Prefetch hint */
 10003a8:	e3800002 	orr	r0, r0, #2
	mcr	p15,0,r0,c1,c0,1		/* write Auxiliary Control Register */
 10003ac:	ee010f30 	mcr	15, 0, r0, cr1, cr0, {1}

	mrs	r0, cpsr			/* get the current PSR */
 10003b0:	e10f0000 	mrs	r0, CPSR
	bic	r0, r0, #0x100			/* enable asynchronous abort exception */
 10003b4:	e3c00c01 	bic	r0, r0, #256	; 0x100
	msr	cpsr_xsf, r0
 10003b8:	e12ef000 	msr	CPSR_fsx, r0


	b	_start				/* jump to C startup code */
 10003bc:	ea001e9a 	b	1007e2c <_start>
	and	r0, r0, r0			/* no op */
 10003c0:	e0000000 	and	r0, r0, r0

.Ldone:	b	.Ldone				/* Paranoia: we should never get here */
 10003c4:	eafffffe 	b	10003c4 <Sync+0xa0>

010003c8 <invalidate_dcache>:
 * the whole D-cache. Need to invalidate each line.
 *
 *************************************************************************
 */
invalidate_dcache:
	mrc	p15, 1, r0, c0, c0, 1		/* read CLIDR */
 10003c8:	ee300f30 	mrc	15, 1, r0, cr0, cr0, {1}
	ands	r3, r0, #0x7000000
 10003cc:	e2103407 	ands	r3, r0, #117440512	; 0x7000000
	mov	r3, r3, lsr #23			/* cache level value (naturally aligned) */
 10003d0:	e1a03ba3 	lsr	r3, r3, #23
	beq	finished
 10003d4:	0a00001a 	beq	1000444 <finished>
	mov	r10, #0				/* start with level 0 */
 10003d8:	e3a0a000 	mov	sl, #0

010003dc <loop1>:
loop1:
	add	r2, r10, r10, lsr #1		/* work out 3xcachelevel */
 10003dc:	e08a20aa 	add	r2, sl, sl, lsr #1
	mov	r1, r0, lsr r2			/* bottom 3 bits are the Cache type for this level */
 10003e0:	e1a01230 	lsr	r1, r0, r2
	and	r1, r1, #7			/* get those 3 bits alone */
 10003e4:	e2011007 	and	r1, r1, #7
	cmp	r1, #2
 10003e8:	e3510002 	cmp	r1, #2
	blt	skip				/* no cache or only instruction cache at this level */
 10003ec:	ba000011 	blt	1000438 <skip>
	mcr	p15, 2, r10, c0, c0, 0		/* write the Cache Size selection register */
 10003f0:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
	isb					/* isb to sync the change to the CacheSizeID reg */
 10003f4:	f57ff06f 	isb	sy
	mrc	p15, 1, r1, c0, c0, 0		/* reads current Cache Size ID register */
 10003f8:	ee301f10 	mrc	15, 1, r1, cr0, cr0, {0}
	and	r2, r1, #7			/* extract the line length field */
 10003fc:	e2012007 	and	r2, r1, #7
	add	r2, r2, #4			/* add 4 for the line length offset (log2 16 bytes) */
 1000400:	e2822004 	add	r2, r2, #4
	ldr	r4, =0x3ff
 1000404:	e59f40c8 	ldr	r4, [pc, #200]	; 10004d4 <finished+0x90>
	ands	r4, r4, r1, lsr #3		/* r4 is the max number on the way size (right aligned) */
 1000408:	e01441a1 	ands	r4, r4, r1, lsr #3
	clz	r5, r4				/* r5 is the bit position of the way size increment */
 100040c:	e16f5f14 	clz	r5, r4
	ldr	r7, =0x7fff
 1000410:	e59f70c0 	ldr	r7, [pc, #192]	; 10004d8 <finished+0x94>
	ands	r7, r7, r1, lsr #13		/* r7 is the max number of the index size (right aligned) */
 1000414:	e01776a1 	ands	r7, r7, r1, lsr #13

01000418 <loop2>:
loop2:
	mov	r9, r4				/* r9 working copy of the max way size (right aligned) */
 1000418:	e1a09004 	mov	r9, r4

0100041c <loop3>:
loop3:
	orr	r11, r10, r9, lsl r5		/* factor in the way number and cache number into r11 */
 100041c:	e18ab519 	orr	fp, sl, r9, lsl r5
	orr	r11, r11, r7, lsl r2		/* factor in the index number */
 1000420:	e18bb217 	orr	fp, fp, r7, lsl r2
	mcr	p15, 0, r11, c7, c6, 2		/* invalidate by set/way */
 1000424:	ee07bf56 	mcr	15, 0, fp, cr7, cr6, {2}
	subs	r9, r9, #1			/* decrement the way number */
 1000428:	e2599001 	subs	r9, r9, #1
	bge	loop3
 100042c:	aafffffa 	bge	100041c <loop3>
	subs	r7, r7, #1			/* decrement the index */
 1000430:	e2577001 	subs	r7, r7, #1
	bge	loop2
 1000434:	aafffff7 	bge	1000418 <loop2>

01000438 <skip>:
skip:
	add	r10, r10, #2			/* increment the cache number */
 1000438:	e28aa002 	add	sl, sl, #2
	cmp	r3, r10
 100043c:	e153000a 	cmp	r3, sl
	bgt	loop1
 1000440:	caffffe5 	bgt	10003dc <loop1>

01000444 <finished>:

finished:
	mov	r10, #0				/* switch back to cache level 0 */
 1000444:	e3a0a000 	mov	sl, #0
	mcr	p15, 2, r10, c0, c0, 0		/* select current cache level in cssr */
 1000448:	ee40af10 	mcr	15, 2, sl, cr0, cr0, {0}
	dsb
 100044c:	f57ff04f 	dsb	sy
	isb
 1000450:	f57ff06f 	isb	sy

	bx	lr
 1000454:	e12fff1e 	bx	lr
        ldr r0,=EFUSEStaus
 1000458:	f800d010 	.word	0xf800d010
        ldr     r0,=SLCRUnlockReg               /* Load SLCR base address base + unlock register */
 100045c:	f8000008 	.word	0xf8000008
        ldr     r1,=SLCRUnlockKey               /* set unlock key */
 1000460:	0000df0d 	.word	0x0000df0d
	ldr r0,=SLCRCPURSTReg
 1000464:	f8000244 	.word	0xf8000244
        ldr	r0,=SLCRlockReg         	/* Load SLCR base address base + lock register */
 1000468:	f8000004 	.word	0xf8000004
	ldr	r1,=SLCRlockKey	        	/* set lock key */
 100046c:	0000767b 	.word	0x0000767b
	ldr	r0, =vector_base
 1000470:	01000000 	.word	0x01000000
	ldr	r7, =0xf8f0000c
 1000474:	f8f0000c 	.word	0xf8f0000c
	ldr	r6, =0xffff
 1000478:	0000ffff 	.word	0x0000ffff
	ldr	r13,=IRQ_stack			/* IRQ stack pointer */
 100047c:	00010400 	.word	0x00010400
	ldr	r13,=SPV_stack			/* Supervisor stack pointer */
 1000480:	00010c00 	.word	0x00010c00
	ldr	r13,=Abort_stack		/* Abort stack pointer */
 1000484:	00011000 	.word	0x00011000
	ldr	r13,=FIQ_stack			/* FIQ stack pointer */
 1000488:	00011400 	.word	0x00011400
	ldr	r13,=Undef_stack		/* Undefine stack pointer */
 100048c:	00011800 	.word	0x00011800
	ldr	r13,=SYS_stack			/* SYS stack pointer */
 1000490:	00010000 	.word	0x00010000
	ldr	r7, =0xf8f00000
 1000494:	f8f00000 	.word	0xf8f00000
	ldr	r0,=TblBase			/* Load MMU translation table base */
 1000498:	01014000 	.word	0x01014000
	ldr	r0,=CRValMmuCac
 100049c:	00001005 	.word	0x00001005
	ldr	r0,=L2CCCrtl			/* Load L2CC base address base + control register */
 10004a0:	f8f02100 	.word	0xf8f02100
	ldr	r0,=L2CCAuxCrtl			/* Load L2CC base address base + Aux control register */
 10004a4:	f8f02104 	.word	0xf8f02104
	ldr	r2,=L2CCAuxControl		/* set the default bits */
 10004a8:	72360000 	.word	0x72360000
	ldr	r0,=L2CCTAGLatReg		/* Load L2CC base address base + TAG Latency address */
 10004ac:	f8f02108 	.word	0xf8f02108
	ldr	r1,=L2CCTAGLatency		/* set the latencies for the TAG*/
 10004b0:	00000111 	.word	0x00000111
	ldr	r0,=L2CCDataLatReg		/* Load L2CC base address base + Data Latency address */
 10004b4:	f8f0210c 	.word	0xf8f0210c
	ldr	r1,=L2CCDataLatency		/* set the latencies for the Data*/
 10004b8:	00000121 	.word	0x00000121
	ldr	r0,=L2CCWay			/* Load L2CC base address base + way register*/
 10004bc:	f8f0277c 	.word	0xf8f0277c
	ldr	r0,=L2CCSync			/* need to poll 0x730, PSS_L2CC_CACHE_SYNC_OFFSET */
 10004c0:	f8f02730 	.word	0xf8f02730
	ldr	r0,=L2CCIntRaw			/* clear pending interrupts */
 10004c4:	f8f0221c 	.word	0xf8f0221c
	ldr	r0,=L2CCIntClear
 10004c8:	f8f02220 	.word	0xf8f02220
	ldr	r0,=SLCRL2cRamReg		/* Load SLCR base address base + l2c Ram Control register */
 10004cc:	f8000a1c 	.word	0xf8000a1c
	ldr	r1,=SLCRL2cRamConfig        	/* set the configuration value */
 10004d0:	00020202 	.word	0x00020202
	ldr	r4, =0x3ff
 10004d4:	000003ff 	.word	0x000003ff
	ldr	r7, =0x7fff
 10004d8:	00007fff 	.word	0x00007fff

010004dc <deregister_tm_clones>:
 10004dc:	f642 0058 	movw	r0, #10328	; 0x2858
 10004e0:	f2c0 1001 	movt	r0, #257	; 0x101
 10004e4:	f642 0358 	movw	r3, #10328	; 0x2858
 10004e8:	f2c0 1301 	movt	r3, #257	; 0x101
 10004ec:	4283      	cmp	r3, r0
 10004ee:	d005      	beq.n	10004fc <deregister_tm_clones+0x20>
 10004f0:	f240 0300 	movw	r3, #0
 10004f4:	f2c0 0300 	movt	r3, #0
 10004f8:	b103      	cbz	r3, 10004fc <deregister_tm_clones+0x20>
 10004fa:	4718      	bx	r3
 10004fc:	4770      	bx	lr
 10004fe:	bf00      	nop

01000500 <register_tm_clones>:
 1000500:	f642 0058 	movw	r0, #10328	; 0x2858
 1000504:	f2c0 1001 	movt	r0, #257	; 0x101
 1000508:	f642 0158 	movw	r1, #10328	; 0x2858
 100050c:	f2c0 1101 	movt	r1, #257	; 0x101
 1000510:	1a09      	subs	r1, r1, r0
 1000512:	1089      	asrs	r1, r1, #2
 1000514:	eb01 71d1 	add.w	r1, r1, r1, lsr #31
 1000518:	1049      	asrs	r1, r1, #1
 100051a:	d005      	beq.n	1000528 <register_tm_clones+0x28>
 100051c:	f240 0300 	movw	r3, #0
 1000520:	f2c0 0300 	movt	r3, #0
 1000524:	b103      	cbz	r3, 1000528 <register_tm_clones+0x28>
 1000526:	4718      	bx	r3
 1000528:	4770      	bx	lr
 100052a:	bf00      	nop

0100052c <__do_global_dtors_aux>:
 100052c:	b510      	push	{r4, lr}
 100052e:	f248 0410 	movw	r4, #32784	; 0x8010
 1000532:	f2c0 1401 	movt	r4, #257	; 0x101
 1000536:	7823      	ldrb	r3, [r4, #0]
 1000538:	b973      	cbnz	r3, 1000558 <__do_global_dtors_aux+0x2c>
 100053a:	f7ff ffcf 	bl	10004dc <deregister_tm_clones>
 100053e:	f240 0300 	movw	r3, #0
 1000542:	f2c0 0300 	movt	r3, #0
 1000546:	b12b      	cbz	r3, 1000554 <__do_global_dtors_aux+0x28>
 1000548:	f642 0058 	movw	r0, #10328	; 0x2858
 100054c:	f2c0 1001 	movt	r0, #257	; 0x101
 1000550:	f3af 8000 	nop.w
 1000554:	2301      	movs	r3, #1
 1000556:	7023      	strb	r3, [r4, #0]
 1000558:	bd10      	pop	{r4, pc}
 100055a:	bf00      	nop

0100055c <frame_dummy>:
 100055c:	b508      	push	{r3, lr}
 100055e:	f240 0300 	movw	r3, #0
 1000562:	f2c0 0300 	movt	r3, #0
 1000566:	b14b      	cbz	r3, 100057c <frame_dummy+0x20>
 1000568:	f248 0114 	movw	r1, #32788	; 0x8014
 100056c:	f642 0058 	movw	r0, #10328	; 0x2858
 1000570:	f2c0 1101 	movt	r1, #257	; 0x101
 1000574:	f2c0 1001 	movt	r0, #257	; 0x101
 1000578:	f3af 8000 	nop.w
 100057c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 1000580:	e7be      	b.n	1000500 <register_tm_clones>
 1000582:	bf00      	nop

01000584 <_acq_irq_error_dma>:
/*
 * Handler for DMA error conditions in IRQs.
 */
void _acq_irq_error_dma()
{
	g_acq_state.stats.num_err_total++;
 1000584:	e30932c0 	movw	r3, #37568	; 0x92c0
	g_acq_state.state = ACQSTATE_UNINIT;
 1000588:	e3a01000 	mov	r1, #0
	g_acq_state.stats.num_err_total++;
 100058c:	e3403101 	movt	r3, #257	; 0x101
	g_acq_state.state = ACQSTATE_UNINIT;
 1000590:	e3a00000 	mov	r0, #0
	g_acq_state.stats.num_err_total++;
 1000594:	e2832e7b 	add	r2, r3, #1968	; 0x7b0
	g_acq_state.state = ACQSTATE_UNINIT;
 1000598:	e1c300f0 	strd	r0, [r3]
	g_acq_state.stats.num_err_total++;
 100059c:	e59337a8 	ldr	r3, [r3, #1960]	; 0x7a8
 10005a0:	e5121004 	ldr	r1, [r2, #-4]
 10005a4:	e2933001 	adds	r3, r3, #1
 10005a8:	e2a11000 	adc	r1, r1, #0
 10005ac:	e5023008 	str	r3, [r2, #-8]
 10005b0:	e5021004 	str	r1, [r2, #-4]
	g_acq_state.sub_state = ACQSUBST_NONE;
	//XAxiDma_Reset(&g_acq_state.dma);
	return;
}
 10005b4:	e12fff1e 	bx	lr

010005b8 <acq_init>:

/*
 * Initialise the acquisitions engine.  Sets up default values in the structs.
 */
void acq_init()
{
 10005b8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	int error;

	g_acq_state.state = ACQSTATE_UNINIT;
 10005bc:	e30952c0 	movw	r5, #37568	; 0x92c0
 10005c0:	e3405101 	movt	r5, #257	; 0x101
 10005c4:	e3a02000 	mov	r2, #0
 10005c8:	e1a03005 	mov	r3, r5
	g_acq_state.state = ACQSTATE_UNINIT;
	g_acq_state.acq_first = NULL;
 10005cc:	e3a06000 	mov	r6, #0
 10005d0:	e3a07000 	mov	r7, #0
	g_acq_state.state = ACQSTATE_UNINIT;
 10005d4:	e48327d0 	str	r2, [r3], #2000	; 0x7d0
	g_acq_state.acq_current = NULL;

	/*
	 * Setup the DMA engine.  Fail terribly if this can't be done.
	 */
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 10005d8:	e1a00002 	mov	r0, r2
	g_acq_state.acq_first = NULL;
 10005dc:	e1c360f0 	strd	r6, [r3]
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 10005e0:	eb000b8d 	bl	100341c <XAxiDma_LookupConfig>
 10005e4:	e1a03000 	mov	r3, r0
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 10005e8:	e2850008 	add	r0, r5, #8
 10005ec:	e1a01003 	mov	r1, r3
	g_acq_state.dma_config = XAxiDma_LookupConfig(ACQ_DMA_ENGINE);
 10005f0:	e5853758 	str	r3, [r5, #1880]	; 0x758
	error = XAxiDma_CfgInitialize(&g_acq_state.dma, g_acq_state.dma_config);
 10005f4:	eb0009d2 	bl	1002d44 <XAxiDma_CfgInitialize>

	if(error != XST_SUCCESS) {
 10005f8:	e3500000 	cmp	r0, #0
 10005fc:	1a000096 	bne	100085c <acq_init+0x2a4>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA engine! (error=%d)", error);
		exit(-1);
	}

	d_printf(D_INFO, "acquire: DMA initialised");
 1000600:	e30017ac 	movw	r1, #1964	; 0x7ac
 1000604:	e3a00002 	mov	r0, #2
 1000608:	e3401101 	movt	r1, #257	; 0x101

	d_printf(D_INFO, "acquire: Waiting for DMA reset to complete");

	XAxiDma_Reset(&g_acq_state.dma);
	while(!XAxiDma_ResetIsDone(&g_acq_state.dma)) ;
 100060c:	e2854008 	add	r4, r5, #8
	d_printf(D_INFO, "acquire: DMA initialised");
 1000610:	eb0006ae 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "acquire: Waiting for DMA reset to complete");
 1000614:	e30017c8 	movw	r1, #1992	; 0x7c8
 1000618:	e3a00002 	mov	r0, #2
 100061c:	e3401101 	movt	r1, #257	; 0x101
 1000620:	eb0006aa 	bl	10020d0 <d_printf>
	XAxiDma_Reset(&g_acq_state.dma);
 1000624:	e1a00004 	mov	r0, r4
 1000628:	eb00096d 	bl	1002be4 <XAxiDma_Reset>
	while(!XAxiDma_ResetIsDone(&g_acq_state.dma)) ;
 100062c:	e1a00004 	mov	r0, r4
 1000630:	eb0009b0 	bl	1002cf8 <XAxiDma_ResetIsDone>
 1000634:	e3500000 	cmp	r0, #0
 1000638:	0afffffb 	beq	100062c <acq_init+0x74>

	d_printf(D_INFO, "acquire: DMA reset OK");
 100063c:	e30017f4 	movw	r1, #2036	; 0x7f4
 1000640:	e3a00002 	mov	r0, #2
 1000644:	e3401101 	movt	r1, #257	; 0x101
 1000648:	eb0006a0 	bl	10020d0 <d_printf>

	/*
	 * Setup the SCUGIC interrupt controller.  Fail terribly if this can't be done.
	 */
	XScuGic_SetPriorityTriggerType(&g_hal.xscu_gic, ACQ_DMA_IRQ_RX, ACQ_DMA_IRQ_RX_PRIORITY, ACQ_DMA_IRQ_RX_TRIGGER);
 100064c:	e3090a98 	movw	r0, #39576	; 0x9a98
 1000650:	e3a03003 	mov	r3, #3
 1000654:	e3400101 	movt	r0, #257	; 0x101
 1000658:	e3a020a0 	mov	r2, #160	; 0xa0
 100065c:	e3a0103e 	mov	r1, #62	; 0x3e
 1000660:	eb00165b 	bl	1005fd4 <XScuGic_SetPriorityTriggerType>

	error = XScuGic_Connect(&g_hal.xscu_gic, ACQ_DMA_IRQ_RX, \
 1000664:	e3012024 	movw	r2, #4132	; 0x1024
 1000668:	e3090a98 	movw	r0, #39576	; 0x9a98
 100066c:	e3402100 	movt	r2, #256	; 0x100
 1000670:	e3400101 	movt	r0, #257	; 0x101
 1000674:	e59f3218 	ldr	r3, [pc, #536]	; 1000894 <acq_init+0x2dc>
 1000678:	e3a0103e 	mov	r1, #62	; 0x3e
 100067c:	eb0015b3 	bl	1005d50 <XScuGic_Connect>
				(Xil_InterruptHandler)_acq_irq_rx_handler, XAxiDma_GetRxRing(&g_acq_state.dma));

	if(error != XST_SUCCESS) {
 1000680:	e2504000 	subs	r4, r0, #0
 1000684:	1a00007b 	bne	1000878 <acq_init+0x2c0>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA-IRQ engine! (error=%d)", error);
		exit(-1);
	}

	XScuGic_Enable(&g_hal.xscu_gic, ACQ_DMA_IRQ_RX);
 1000688:	e3090a98 	movw	r0, #39576	; 0x9a98
 100068c:	e3a0103e 	mov	r1, #62	; 0x3e
 1000690:	e3400101 	movt	r0, #257	; 0x101
 1000694:	eb001704 	bl	10062ac <XScuGic_Enable>

	d_printf(D_INFO, "acquire: SCUGIC configured");
 1000698:	e300184c 	movw	r1, #2124	; 0x84c
 100069c:	e3a00002 	mov	r0, #2
 10006a0:	e3401101 	movt	r1, #257	; 0x101
 10006a4:	eb000689 	bl	10020d0 <d_printf>
	 *   - ACQ_EMIO_AXI_RUN:		Signal to PL that is AND'ed to create read_en for mux (from AXI TREADY and !empty);
	 *   							this is useful to pause AXI data generation until all parameters are configured.
	 *   - ACQ_EMIO_ADC_VALID:		Signal to PL, currently ignored, that will control write_en of FIFO, pausing data
	 *   							reception into FIFO until acquisition is ready (e.g. if ADC not yet initialised.)
	 */
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_RUN, 1);
 10006a8:	e3a02001 	mov	r2, #1
 10006ac:	e3a01036 	mov	r1, #54	; 0x36
 10006b0:	e59f01e0 	ldr	r0, [pc, #480]	; 1000898 <acq_init+0x2e0>
 10006b4:	eb001174 	bl	1004c8c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_RUN, 1);
 10006b8:	e3a02001 	mov	r2, #1
 10006bc:	e3a01036 	mov	r1, #54	; 0x36
 10006c0:	e59f01d0 	ldr	r0, [pc, #464]	; 1000898 <acq_init+0x2e0>
 10006c4:	eb0010ed 	bl	1004a80 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_ABORT, 1);
 10006c8:	e3a02001 	mov	r2, #1
 10006cc:	e3a01037 	mov	r1, #55	; 0x37
 10006d0:	e59f01c0 	ldr	r0, [pc, #448]	; 1000898 <acq_init+0x2e0>
 10006d4:	eb00116c 	bl	1004c8c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_ABORT, 1);
 10006d8:	e3a02001 	mov	r2, #1
 10006dc:	e3a01037 	mov	r1, #55	; 0x37
 10006e0:	e59f01b0 	ldr	r0, [pc, #432]	; 1000898 <acq_init+0x2e0>
 10006e4:	eb0010e5 	bl	1004a80 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 1);
 10006e8:	e3a02001 	mov	r2, #1
 10006ec:	e3a0103b 	mov	r1, #59	; 0x3b
 10006f0:	e59f01a0 	ldr	r0, [pc, #416]	; 1000898 <acq_init+0x2e0>
 10006f4:	eb001164 	bl	1004c8c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 1);
 10006f8:	e3a02001 	mov	r2, #1
 10006fc:	e3a0103b 	mov	r1, #59	; 0x3b
 1000700:	e59f0190 	ldr	r0, [pc, #400]	; 1000898 <acq_init+0x2e0>
 1000704:	eb0010dd 	bl	1004a80 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_RESET, 1);
 1000708:	e3a02001 	mov	r2, #1
 100070c:	e3a0103c 	mov	r1, #60	; 0x3c
 1000710:	e59f0180 	ldr	r0, [pc, #384]	; 1000898 <acq_init+0x2e0>
 1000714:	eb00115c 	bl	1004c8c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_RESET, 1);
 1000718:	e3a02001 	mov	r2, #1
 100071c:	e3a0103c 	mov	r1, #60	; 0x3c
 1000720:	e59f0170 	ldr	r0, [pc, #368]	; 1000898 <acq_init+0x2e0>
 1000724:	eb0010d5 	bl	1004a80 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_RESET, 1);
 1000728:	e3a02001 	mov	r2, #1
 100072c:	e3a0103e 	mov	r1, #62	; 0x3e
 1000730:	e59f0160 	ldr	r0, [pc, #352]	; 1000898 <acq_init+0x2e0>
 1000734:	eb001154 	bl	1004c8c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_RESET, 1);
 1000738:	e3a02001 	mov	r2, #1
 100073c:	e3a0103e 	mov	r1, #62	; 0x3e
 1000740:	e59f0150 	ldr	r0, [pc, #336]	; 1000898 <acq_init+0x2e0>
 1000744:	eb0010cd 	bl	1004a80 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 1);
 1000748:	e3a02001 	mov	r2, #1
 100074c:	e3a0103f 	mov	r1, #63	; 0x3f
 1000750:	e59f0140 	ldr	r0, [pc, #320]	; 1000898 <acq_init+0x2e0>
 1000754:	eb00114c 	bl	1004c8c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 1);
 1000758:	e3a02001 	mov	r2, #1
 100075c:	e3a0103f 	mov	r1, #63	; 0x3f
 1000760:	e59f0130 	ldr	r0, [pc, #304]	; 1000898 <acq_init+0x2e0>
 1000764:	eb0010c5 	bl	1004a80 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 1000768:	e3a02001 	mov	r2, #1
 100076c:	e3a01040 	mov	r1, #64	; 0x40
 1000770:	e59f0120 	ldr	r0, [pc, #288]	; 1000898 <acq_init+0x2e0>
 1000774:	eb001144 	bl	1004c8c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 1000778:	e3a02001 	mov	r2, #1
 100077c:	e3a01040 	mov	r1, #64	; 0x40
 1000780:	e59f0110 	ldr	r0, [pc, #272]	; 1000898 <acq_init+0x2e0>
 1000784:	eb0010bd 	bl	1004a80 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, ACQ_EMIO_ADC_VALID, 1);
 1000788:	e3a02001 	mov	r2, #1
 100078c:	e3a01041 	mov	r1, #65	; 0x41
 1000790:	e59f0100 	ldr	r0, [pc, #256]	; 1000898 <acq_init+0x2e0>
 1000794:	eb00113c 	bl	1004c8c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_ADC_VALID, 1);
 1000798:	e3a02001 	mov	r2, #1
 100079c:	e3a01041 	mov	r1, #65	; 0x41
 10007a0:	e59f00f0 	ldr	r0, [pc, #240]	; 1000898 <acq_init+0x2e0>
 10007a4:	eb0010b5 	bl	1004a80 <XGpioPs_SetDirectionPin>

	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_DONE, 0);
 10007a8:	e1a02004 	mov	r2, r4
 10007ac:	e3a01038 	mov	r1, #56	; 0x38
 10007b0:	e59f00e0 	ldr	r0, [pc, #224]	; 1000898 <acq_init+0x2e0>
 10007b4:	eb0010b1 	bl	1004a80 <XGpioPs_SetDirectionPin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, ACQ_EMIO_HAVE_TRIG, 0);
 10007b8:	e1a02004 	mov	r2, r4
 10007bc:	e3a0103d 	mov	r1, #61	; 0x3d
 10007c0:	e59f00d0 	ldr	r0, [pc, #208]	; 1000898 <acq_init+0x2e0>
 10007c4:	eb0010ad 	bl	1004a80 <XGpioPs_SetDirectionPin>

	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_RUN, 0);
 10007c8:	e1a02004 	mov	r2, r4
 10007cc:	e3a01036 	mov	r1, #54	; 0x36
 10007d0:	e59f00c0 	ldr	r0, [pc, #192]	; 1000898 <acq_init+0x2e0>
 10007d4:	eb001069 	bl	1004980 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_DONE, 0);
 10007d8:	e1a02004 	mov	r2, r4
 10007dc:	e3a01038 	mov	r1, #56	; 0x38
 10007e0:	e59f00b0 	ldr	r0, [pc, #176]	; 1000898 <acq_init+0x2e0>
 10007e4:	eb001065 	bl	1004980 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 1);
 10007e8:	e3a02001 	mov	r2, #1
 10007ec:	e3a0103b 	mov	r1, #59	; 0x3b
 10007f0:	e59f00a0 	ldr	r0, [pc, #160]	; 1000898 <acq_init+0x2e0>
 10007f4:	eb001061 	bl	1004980 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_RESET, 0);
 10007f8:	e1a02004 	mov	r2, r4
 10007fc:	e3a0103c 	mov	r1, #60	; 0x3c
 1000800:	e59f0090 	ldr	r0, [pc, #144]	; 1000898 <acq_init+0x2e0>
 1000804:	eb00105d 	bl	1004980 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_RESET, 0);
 1000808:	e1a02004 	mov	r2, r4
 100080c:	e3a0103e 	mov	r1, #62	; 0x3e
 1000810:	e59f0080 	ldr	r0, [pc, #128]	; 1000898 <acq_init+0x2e0>
 1000814:	eb001059 	bl	1004980 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 0);
 1000818:	e1a02004 	mov	r2, r4
 100081c:	e3a0103f 	mov	r1, #63	; 0x3f
 1000820:	e59f0070 	ldr	r0, [pc, #112]	; 1000898 <acq_init+0x2e0>
 1000824:	eb001055 	bl	1004980 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);
 1000828:	e1a02004 	mov	r2, r4
 100082c:	e3a01040 	mov	r1, #64	; 0x40
 1000830:	e59f0060 	ldr	r0, [pc, #96]	; 1000898 <acq_init+0x2e0>
 1000834:	eb001051 	bl	1004980 <XGpioPs_WritePin>
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_ADC_VALID, 0);
 1000838:	e1a02004 	mov	r2, r4
 100083c:	e3a01041 	mov	r1, #65	; 0x41
 1000840:	e59f0050 	ldr	r0, [pc, #80]	; 1000898 <acq_init+0x2e0>
 1000844:	eb00104d 	bl	1004980 <XGpioPs_WritePin>

	d_printf(D_INFO, "acquire: engine initialised");
 1000848:	e3001868 	movw	r1, #2152	; 0x868
 100084c:	e3a00002 	mov	r0, #2
 1000850:	e3401101 	movt	r1, #257	; 0x101
}
 1000854:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
	d_printf(D_INFO, "acquire: engine initialised");
 1000858:	ea00061c 	b	10020d0 <d_printf>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA engine! (error=%d)", error);
 100085c:	e3001770 	movw	r1, #1904	; 0x770
 1000860:	e1a02000 	mov	r2, r0
 1000864:	e3401101 	movt	r1, #257	; 0x101
 1000868:	e3a00004 	mov	r0, #4
 100086c:	eb000617 	bl	10020d0 <d_printf>
		exit(-1);
 1000870:	e3e00000 	mvn	r0, #0
 1000874:	fa002043 	blx	1008988 <exit>
		d_printf(D_ERROR, "acquire: fatal: unable to initialise DMA-IRQ engine! (error=%d)", error);
 1000878:	e300180c 	movw	r1, #2060	; 0x80c
 100087c:	e3a00004 	mov	r0, #4
 1000880:	e1a02004 	mov	r2, r4
 1000884:	e3401101 	movt	r1, #257	; 0x101
 1000888:	eb000610 	bl	10020d0 <d_printf>
		exit(-1);
 100088c:	e3e00000 	mvn	r0, #0
 1000890:	fa00203c 	blx	1008988 <exit>
 1000894:	01019348 	.word	0x01019348
 1000898:	01019abc 	.word	0x01019abc

0100089c <acq_get_next_alloc>:
 *
 * If this fails (e.g. no memory) ACQRES_MALLOC_FAIL is returned and values in `next`
 * are left unchanged; otherwise ACQRES_OK is returned.
 */
int acq_get_next_alloc(struct acq_buffer_t *next)
{
 100089c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	 * Attempt to allocate the acquisition buffer, but make it ACQ_BUFFER_ALIGN bytes too big; this will
	 * allow us to shift the starting pointer if it isn't aligned as we require.
	 *
	 * TODO: Consider using _alloc_aligned.
	 */
	work.buff_alloc = malloc(g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN);
 10008a0:	e30962c0 	movw	r6, #37568	; 0x92c0
 10008a4:	e3406101 	movt	r6, #257	; 0x101
{
 10008a8:	e1a04000 	mov	r4, r0
	work.buff_alloc = malloc(g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN);
 10008ac:	e5967768 	ldr	r7, [r6, #1896]	; 0x768
 10008b0:	e2877020 	add	r7, r7, #32
 10008b4:	e1a00007 	mov	r0, r7
 10008b8:	fa0022d2 	blx	1009408 <malloc>

	if(work.buff_alloc == NULL) {
 10008bc:	e2505000 	subs	r5, r0, #0
 10008c0:	0a000016 	beq	1000920 <acq_get_next_alloc+0x84>
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN);
		g_acq_state.stats.num_alloc_err_total++;
		return ACQRES_MALLOC_FAIL;
	}

	if((((uint32_t) work.buff_alloc) & ACQ_BUFFER_ALIGN_AMOD) != 0) {
 10008c4:	e315001f 	tst	r5, #31
		next->buff_acq = (uint32_t *)((((uint32_t) work.buff_alloc) + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD));
	} else {
		next->buff_acq = work.buff_alloc;
	}

	d_printf(D_EXINFO, "acquire: next->buff_acq = 0x%08x, work.buff_alloc [malloc] = 0x%08x", next->buff_acq, work.buff_alloc);
 10008c8:	e30018bc 	movw	r1, #2236	; 0x8bc
		next->buff_acq = (uint32_t *)((((uint32_t) work.buff_alloc) + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD));
 10008cc:	12852020 	addne	r2, r5, #32
 10008d0:	01a02005 	moveq	r2, r5
 10008d4:	13c2201f 	bicne	r2, r2, #31
	d_printf(D_EXINFO, "acquire: next->buff_acq = 0x%08x, work.buff_alloc [malloc] = 0x%08x", next->buff_acq, work.buff_alloc);
 10008d8:	e1a03005 	mov	r3, r5
 10008dc:	e5842008 	str	r2, [r4, #8]
 10008e0:	e3401101 	movt	r1, #257	; 0x101
 10008e4:	e3a00001 	mov	r0, #1
 10008e8:	eb0005f8 	bl	10020d0 <d_printf>
	next->trigger_at = 0;
	next->idx = 0;
	next->buff_alloc = work.buff_alloc;
	next->next = NULL;

	g_acq_state.stats.num_alloc_total++;
 10008ec:	e59f2064 	ldr	r2, [pc, #100]	; 1000958 <acq_get_next_alloc+0xbc>
	next->trigger_at = 0;
 10008f0:	e3a01000 	mov	r1, #0
 10008f4:	e584100c 	str	r1, [r4, #12]

	return ACQRES_OK;
 10008f8:	e1a00001 	mov	r0, r1
	next->buff_alloc = work.buff_alloc;
 10008fc:	e5845004 	str	r5, [r4, #4]
	g_acq_state.stats.num_alloc_total++;
 1000900:	e8921008 	ldm	r2, {r3, ip}
	next->idx = 0;
 1000904:	e5841000 	str	r1, [r4]
	next->next = NULL;
 1000908:	e5841010 	str	r1, [r4, #16]
	g_acq_state.stats.num_alloc_total++;
 100090c:	e2933001 	adds	r3, r3, #1
 1000910:	e0ac1001 	adc	r1, ip, r1
 1000914:	e5823000 	str	r3, [r2]
 1000918:	e5821004 	str	r1, [r2, #4]
}
 100091c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN);
 1000920:	e3001884 	movw	r1, #2180	; 0x884
 1000924:	e1a02007 	mov	r2, r7
 1000928:	e3401101 	movt	r1, #257	; 0x101
 100092c:	e3a00004 	mov	r0, #4
 1000930:	eb0005e6 	bl	10020d0 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1000934:	e59637b8 	ldr	r3, [r6, #1976]	; 0x7b8
		return ACQRES_MALLOC_FAIL;
 1000938:	e3e00000 	mvn	r0, #0
		g_acq_state.stats.num_alloc_err_total++;
 100093c:	e59627bc 	ldr	r2, [r6, #1980]	; 0x7bc
 1000940:	e2866d1f 	add	r6, r6, #1984	; 0x7c0
 1000944:	e2933001 	adds	r3, r3, #1
 1000948:	e2a22000 	adc	r2, r2, #0
 100094c:	e5063008 	str	r3, [r6, #-8]
 1000950:	e5062004 	str	r2, [r6, #-4]
		return ACQRES_MALLOC_FAIL;
 1000954:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1000958:	01019a80 	.word	0x01019a80

0100095c <acq_append_next_alloc>:
/*
 * Append a new acquisition buffer to the linked list and set the current pointer to reference
 * this acquisition pointer.
 */
int acq_append_next_alloc()
{
 100095c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	struct acq_buffer_t *next;
	int res;

	next = malloc(sizeof(struct acq_buffer_t));
 1000960:	e3a00014 	mov	r0, #20
 1000964:	fa0022a7 	blx	1009408 <malloc>

	/*
	 * Allocate the struct that stores the buffer info first.  This is
	 * just a few bytes, but could fail if we are near the memory limit.
	 */
	if(next == 0) {
 1000968:	e2504000 	subs	r4, r0, #0
 100096c:	0a000025 	beq	1000a08 <acq_append_next_alloc+0xac>
	work.buff_alloc = malloc(g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN);
 1000970:	e30952c0 	movw	r5, #37568	; 0x92c0
 1000974:	e3405101 	movt	r5, #257	; 0x101
 1000978:	e5957768 	ldr	r7, [r5, #1896]	; 0x768
 100097c:	e2877020 	add	r7, r7, #32
 1000980:	e1a00007 	mov	r0, r7
 1000984:	fa00229f 	blx	1009408 <malloc>
	if(work.buff_alloc == NULL) {
 1000988:	e2506000 	subs	r6, r0, #0
 100098c:	0a00002b 	beq	1000a40 <acq_append_next_alloc+0xe4>
	if((((uint32_t) work.buff_alloc) & ACQ_BUFFER_ALIGN_AMOD) != 0) {
 1000990:	e316001f 	tst	r6, #31
	d_printf(D_EXINFO, "acquire: next->buff_acq = 0x%08x, work.buff_alloc [malloc] = 0x%08x", next->buff_acq, work.buff_alloc);
 1000994:	e30018bc 	movw	r1, #2236	; 0x8bc
		next->buff_acq = (uint32_t *)((((uint32_t) work.buff_alloc) + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD));
 1000998:	12862020 	addne	r2, r6, #32
	if((((uint32_t) work.buff_alloc) & ACQ_BUFFER_ALIGN_AMOD) != 0) {
 100099c:	01a02006 	moveq	r2, r6
		next->buff_acq = (uint32_t *)((((uint32_t) work.buff_alloc) + ACQ_BUFFER_ALIGN) & ~(ACQ_BUFFER_ALIGN_AMOD));
 10009a0:	13c2201f 	bicne	r2, r2, #31
	d_printf(D_EXINFO, "acquire: next->buff_acq = 0x%08x, work.buff_alloc [malloc] = 0x%08x", next->buff_acq, work.buff_alloc);
 10009a4:	e1a03006 	mov	r3, r6
 10009a8:	e5842008 	str	r2, [r4, #8]
 10009ac:	e3401101 	movt	r1, #257	; 0x101
 10009b0:	e3a00001 	mov	r0, #1
 10009b4:	eb0005c5 	bl	10020d0 <d_printf>
	g_acq_state.stats.num_alloc_total++;
 10009b8:	e59f20b8 	ldr	r2, [pc, #184]	; 1000a78 <acq_append_next_alloc+0x11c>
	next->trigger_at = 0;
 10009bc:	e3a01000 	mov	r1, #0
	/*
	 * Set current acquisition next pointer to this structure, increase the index
	 * to be one higher than the last index then move the current pointer to reference
	 * this structure.
	 */
	g_acq_state.acq_current->next = next;
 10009c0:	e59577d4 	ldr	r7, [r5, #2004]	; 0x7d4
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
	g_acq_state.acq_current = next;
	g_acq_state.stats.num_alloc_total++;

	return ACQRES_OK;
 10009c4:	e1a00001 	mov	r0, r1
	next->idx = 0;
 10009c8:	e5841000 	str	r1, [r4]
	g_acq_state.stats.num_alloc_total++;
 10009cc:	e5923000 	ldr	r3, [r2]
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 10009d0:	e597e000 	ldr	lr, [r7]
	g_acq_state.stats.num_alloc_total++;
 10009d4:	e592c004 	ldr	ip, [r2, #4]
	g_acq_state.stats.num_alloc_total++;
 10009d8:	e2933002 	adds	r3, r3, #2
	next->buff_alloc = work.buff_alloc;
 10009dc:	e5846004 	str	r6, [r4, #4]
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 10009e0:	e28ee001 	add	lr, lr, #1
	next->trigger_at = 0;
 10009e4:	e584100c 	str	r1, [r4, #12]
	g_acq_state.stats.num_alloc_total++;
 10009e8:	e0acc001 	adc	ip, ip, r1
	next->next = NULL;
 10009ec:	e5841010 	str	r1, [r4, #16]
	g_acq_state.acq_current->next = next;
 10009f0:	e5874010 	str	r4, [r7, #16]
	g_acq_state.stats.num_alloc_total++;
 10009f4:	e5823000 	str	r3, [r2]
	g_acq_state.acq_current->next->idx = g_acq_state.acq_current->idx + 1;
 10009f8:	e584e000 	str	lr, [r4]
	g_acq_state.stats.num_alloc_total++;
 10009fc:	e582c004 	str	ip, [r2, #4]
	g_acq_state.acq_current = next;
 1000a00:	e58547d4 	str	r4, [r5, #2004]	; 0x7d4
}
 1000a04:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for alloc structure", sizeof(struct acq_buffer_t));
 1000a08:	e3001900 	movw	r1, #2304	; 0x900
 1000a0c:	e3a02014 	mov	r2, #20
 1000a10:	e3401101 	movt	r1, #257	; 0x101
 1000a14:	e3a00004 	mov	r0, #4
 1000a18:	eb0005ac 	bl	10020d0 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1000a1c:	e59f2054 	ldr	r2, [pc, #84]	; 1000a78 <acq_append_next_alloc+0x11c>
 1000a20:	e3e00000 	mvn	r0, #0
 1000a24:	e5123008 	ldr	r3, [r2, #-8]
 1000a28:	e5121004 	ldr	r1, [r2, #-4]
 1000a2c:	e2933001 	adds	r3, r3, #1
 1000a30:	e2a11000 	adc	r1, r1, #0
 1000a34:	e5023008 	str	r3, [r2, #-8]
 1000a38:	e5021004 	str	r1, [r2, #-4]
		return ACQRES_MALLOC_FAIL;
 1000a3c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		d_printf(D_ERROR, "acquire: failed to allocate %d bytes for allocbuffer", g_acq_state.total_buffsz + ACQ_BUFFER_ALIGN);
 1000a40:	e3001884 	movw	r1, #2180	; 0x884
 1000a44:	e1a02007 	mov	r2, r7
 1000a48:	e3401101 	movt	r1, #257	; 0x101
 1000a4c:	e3a00004 	mov	r0, #4
 1000a50:	eb00059e 	bl	10020d0 <d_printf>
		g_acq_state.stats.num_alloc_err_total++;
 1000a54:	e59537b8 	ldr	r3, [r5, #1976]	; 0x7b8
		return ACQRES_MALLOC_FAIL;
 1000a58:	e3e00000 	mvn	r0, #0
		g_acq_state.stats.num_alloc_err_total++;
 1000a5c:	e59527bc 	ldr	r2, [r5, #1980]	; 0x7bc
 1000a60:	e2855d1f 	add	r5, r5, #1984	; 0x7c0
 1000a64:	e2933001 	adds	r3, r3, #1
 1000a68:	e2a22000 	adc	r2, r2, #0
 1000a6c:	e5053008 	str	r3, [r5, #-8]
 1000a70:	e5052004 	str	r2, [r5, #-4]
	if(res != ACQRES_OK) {
 1000a74:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 1000a78:	01019a80 	.word	0x01019a80

01000a7c <acq_free_all_alloc>:
/*
 * Free all acquisition buffers safely.
 */
void acq_free_all_alloc()
{
	struct acq_buffer_t *next = g_acq_state.acq_first;
 1000a7c:	e30932c0 	movw	r3, #37568	; 0x92c0
{
 1000a80:	e92d4070 	push	{r4, r5, r6, lr}
	struct acq_buffer_t *next = g_acq_state.acq_first;
 1000a84:	e3403101 	movt	r3, #257	; 0x101
 1000a88:	e59347d0 	ldr	r4, [r3, #2000]	; 0x7d0
	/*
	 * Iterate through the list of allocations starting at the first allocation,
	 * copy the next pointer, free the current allocation and repeat until we reach
	 * a NULL next pointer.
	 */
	while(next != NULL) {
 1000a8c:	e3540000 	cmp	r4, #0
 1000a90:	0a000006 	beq	1000ab0 <acq_free_all_alloc+0x34>
		next_next = next->next;
 1000a94:	e5945010 	ldr	r5, [r4, #16]

		// Free the buffer *and* the acquisition structure
		free(next->buff_alloc);
 1000a98:	e5940004 	ldr	r0, [r4, #4]
 1000a9c:	fa00225d 	blx	1009418 <free>
		free(next);
 1000aa0:	e1a00004 	mov	r0, r4
 1000aa4:	fa00225b 	blx	1009418 <free>
	while(next != NULL) {
 1000aa8:	e2554000 	subs	r4, r5, #0
 1000aac:	1afffff8 	bne	1000a94 <acq_free_all_alloc+0x18>

		next = next_next;
	}

	g_acq_state.acq_first = NULL;
 1000ab0:	e59f300c 	ldr	r3, [pc, #12]	; 1000ac4 <acq_free_all_alloc+0x48>
 1000ab4:	e3a00000 	mov	r0, #0
 1000ab8:	e3a01000 	mov	r1, #0
 1000abc:	e1c300f0 	strd	r0, [r3]
	g_acq_state.acq_current = NULL;
}
 1000ac0:	e8bd8070 	pop	{r4, r5, r6, pc}
 1000ac4:	01019a90 	.word	0x01019a90

01000ac8 <acq_prepare_triggered>:
	uint32_t align_mask;
	uint32_t demux;
	int error = 0;

	// How can we acquire an empty buffer of no waveforms?
	if(num_acq == 0 || total_sz == 0) {
 1000ac8:	e16fcf12 	clz	ip, r2
 1000acc:	e3530000 	cmp	r3, #0
 1000ad0:	e1a0c2ac 	lsr	ip, ip, #5
 1000ad4:	03a0c001 	moveq	ip, #1
{
 1000ad8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(num_acq == 0 || total_sz == 0) {
 1000adc:	e35c0000 	cmp	ip, #0
{
 1000ae0:	e24dd024 	sub	sp, sp, #36	; 0x24
	if(num_acq == 0 || total_sz == 0) {
 1000ae4:	e58d3010 	str	r3, [sp, #16]
 1000ae8:	1a0000b4 	bne	1000dc0 <acq_prepare_triggered+0x2f8>
		return ACQRES_PARAM_FAIL;
	}

	// Must have at least one of 8-bit, 12-bit or 14-bit set
	if(!(mode_flags & (ACQ_MODE_8BIT | ACQ_MODE_12BIT | ACQ_MODE_14BIT))) {
 1000aec:	e3100007 	tst	r0, #7
 1000af0:	e1a04000 	mov	r4, r0
 1000af4:	0a0000b1 	beq	1000dc0 <acq_prepare_triggered+0x2f8>
		return ACQRES_PARAM_FAIL;
	}

	// Must have at least one of 1ch, 2ch or 4ch set
	if(!(mode_flags & (ACQ_MODE_1CH | ACQ_MODE_2CH | ACQ_MODE_4CH))) {
 1000af8:	e31000e0 	tst	r0, #224	; 0xe0
 1000afc:	0a0000af 	beq	1000dc0 <acq_prepare_triggered+0x2f8>
		return ACQRES_PARAM_FAIL;
	}

	// Must not have "CONTINUOUS" or "TRIGGERED" set
	if(mode_flags & (ACQ_MODE_TRIGGERED | ACQ_MODE_CONTINUOUS)) {
 1000b00:	e3100c03 	tst	r0, #768	; 0x300
 1000b04:	1a0000ad 	bne	1000dc0 <acq_prepare_triggered+0x2f8>

	/*
	 * Compute the pre and post trigger buffer sizes, and verify that everything is
	 * lined up nicely along the required sample boundaries.
	 */
	if(bias_point == 0) {
 1000b08:	e3510000 	cmp	r1, #0
 1000b0c:	e1a07002 	mov	r7, r2
		pre_sz = total_sz / 2;
 1000b10:	01a060a2 	lsreq	r6, r2, #1
		post_sz = total_sz / 2;
 1000b14:	01a05006 	moveq	r5, r6
	if(bias_point == 0) {
 1000b18:	0a000003 	beq	1000b2c <acq_prepare_triggered+0x64>
	} else if(bias_point < 0) {
 1000b1c:	e1a05001 	mov	r5, r1
		pre_sz = -bias_point;
 1000b20:	b2616000 	rsblt	r6, r1, #0
		post_sz = total_sz - pre_sz;
 1000b24:	b0815002 	addlt	r5, r1, r2
	} else if(bias_point > 0) {
		post_sz = bias_point;
		pre_sz = total_sz - post_sz;
 1000b28:	a0426005 	subge	r6, r2, r5
	}

	error = 0;

	if(mode_flags & ACQ_MODE_8BIT) {
 1000b2c:	e214a001 	ands	sl, r4, #1
 1000b30:	1a00005c 	bne	1000ca8 <acq_prepare_triggered+0x1e0>
		if(pre_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
			error = 1;
		}
	}

	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000b34:	e3140006 	tst	r4, #6
	error = 0;
 1000b38:	e1a0300a 	mov	r3, sl
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000b3c:	1a000060 	bne	1000cc4 <acq_prepare_triggered+0x1fc>
		if(pre_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
			error = 1;
		}
	}

	if(pre_sz < ACQ_MIN_PREPOST_SIZE || post_sz < ACQ_MIN_PREPOST_SIZE) {
 1000b40:	e356001f 	cmp	r6, #31
 1000b44:	8355001f 	cmphi	r5, #31
 1000b48:	93a03001 	movls	r3, #1
 1000b4c:	83a03000 	movhi	r3, #0
		error = 1;
	}

	if(error) {
 1000b50:	e19c3003 	orrs	r3, ip, r3
 1000b54:	1a00008c 	bne	1000d8c <acq_prepare_triggered+0x2c4>
		total_sz *= 4;
		pre_sampct = pre_sz;
		post_sampct = post_sz;
		post_sz *= 4;
		pre_sz *= 4;
	} else if(mode_flags & (ACQ_MODE_8BIT)) {
 1000b58:	e35a0000 	cmp	sl, #0
		// 8 samples per readout (64-bit)
		total_sz *= 8;
		pre_sampct = pre_sz;
		post_sampct = post_sz;
		post_sz *= 8;
 1000b5c:	11a03185 	lslne	r3, r5, #3
		total_sz *= 8;
 1000b60:	11a07187 	lslne	r7, r7, #3
		post_sz *= 8;
 1000b64:	058d501c 	streq	r5, [sp, #28]
 1000b68:	158d301c 	strne	r3, [sp, #28]
		pre_sz *= 8;
 1000b6c:	11a03186 	lslne	r3, r6, #3
 1000b70:	058d6018 	streq	r6, [sp, #24]
 1000b74:	158d3018 	strne	r3, [sp, #24]
	/*
	 * Ensure that the total acquisition size doesn't exceed the available memory.  If
	 * that's OK, then free any existing buffers and create the first buffer.  Include an
	 * allocation penalty.
	 */
	total_acq_sz = (total_sz + ACQ_BUFFER_ALIGN) * num_acq;
 1000b78:	e59d2010 	ldr	r2, [sp, #16]
 1000b7c:	e2873020 	add	r3, r7, #32
 1000b80:	e0030392 	mul	r3, r2, r3

	if(total_acq_sz > ACQ_TOTAL_MEMORY_AVAIL) {
 1000b84:	e3530303 	cmp	r3, #201326592	; 0xc000000
 1000b88:	8a00008e 	bhi	1000dc8 <acq_prepare_triggered+0x300>
		return ACQRES_TOTAL_MALLOC_FAIL;
	}

	g_acq_state.state = ACQSTATE_UNINIT;
 1000b8c:	e309b2c0 	movw	fp, #37568	; 0x92c0
 1000b90:	e3a02000 	mov	r2, #0
 1000b94:	e340b101 	movt	fp, #257	; 0x101
	struct acq_buffer_t *next = g_acq_state.acq_first;
 1000b98:	e59b87d0 	ldr	r8, [fp, #2000]	; 0x7d0
	g_acq_state.state = ACQSTATE_UNINIT;
 1000b9c:	e58b2000 	str	r2, [fp]
	while(next != NULL) {
 1000ba0:	e1580002 	cmp	r8, r2
 1000ba4:	0a000008 	beq	1000bcc <acq_prepare_triggered+0x104>
		next_next = next->next;
 1000ba8:	e5982010 	ldr	r2, [r8, #16]
		free(next->buff_alloc);
 1000bac:	e5980004 	ldr	r0, [r8, #4]
		next_next = next->next;
 1000bb0:	e58d2014 	str	r2, [sp, #20]
		free(next->buff_alloc);
 1000bb4:	fa002217 	blx	1009418 <free>
		free(next);
 1000bb8:	e1a00008 	mov	r0, r8
 1000bbc:	fa002215 	blx	1009418 <free>
	while(next != NULL) {
 1000bc0:	e59d2014 	ldr	r2, [sp, #20]
 1000bc4:	e2528000 	subs	r8, r2, #0
 1000bc8:	1afffff6 	bne	1000ba8 <acq_prepare_triggered+0xe0>
	g_acq_state.acq_first = NULL;
 1000bcc:	e59f2218 	ldr	r2, [pc, #536]	; 1000dec <acq_prepare_triggered+0x324>
 1000bd0:	e3a08000 	mov	r8, #0
 1000bd4:	e3a09000 	mov	r9, #0
	acq_free_all_alloc();

	first = malloc(sizeof(struct acq_buffer_t));
 1000bd8:	e3a00014 	mov	r0, #20
	g_acq_state.acq_first = NULL;
 1000bdc:	e1c280f0 	strd	r8, [r2]
	first = malloc(sizeof(struct acq_buffer_t));
 1000be0:	fa002208 	blx	1009408 <malloc>

	if(first == NULL) {
 1000be4:	e2502000 	subs	r2, r0, #0
 1000be8:	0a000078 	beq	1000dd0 <acq_prepare_triggered+0x308>
		d_printf(D_ERROR, "acquire: unable to allocate %d bytes for first entry in acquisition", sizeof(struct acq_buffer_t));
		return ACQRES_MALLOC_FAIL;
	}

	error = acq_get_next_alloc(first);
 1000bec:	e58d2014 	str	r2, [sp, #20]
 1000bf0:	ebffff29 	bl	100089c <acq_get_next_alloc>
	if(error != ACQRES_OK) {
 1000bf4:	e2508000 	subs	r8, r0, #0
 1000bf8:	e59d2014 	ldr	r2, [sp, #20]
 1000bfc:	1a00003e 	bne	1000cfc <acq_prepare_triggered+0x234>
		return error;
	}

	g_acq_state.acq_first = first;
	g_acq_state.acq_current = first;
	g_acq_state.pre_buffsz = pre_sz;
 1000c00:	e59d3018 	ldr	r3, [sp, #24]

	/*
	 * Initialise the fabric configuration.
	 * Sample counters are off by 1 due to fabric design, so offset them here.
	 */
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 1000c04:	e2461001 	sub	r1, r6, #1
	g_acq_state.acq_first = first;
 1000c08:	e58b27d0 	str	r2, [fp, #2000]	; 0x7d0
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 1000c0c:	e3a00005 	mov	r0, #5
	g_acq_state.acq_first = first;
 1000c10:	e58b27d4 	str	r2, [fp, #2004]	; 0x7d4
	g_acq_state.acq_mode_flags = mode_flags | ACQ_MODE_TRIGGERED;
 1000c14:	e3842c01 	orr	r2, r4, #256	; 0x100
	g_acq_state.pre_buffsz = pre_sz;
 1000c18:	e58b3760 	str	r3, [fp, #1888]	; 0x760
	g_acq_state.post_buffsz = post_sz;
 1000c1c:	e59d301c 	ldr	r3, [sp, #28]
	g_acq_state.acq_mode_flags = mode_flags | ACQ_MODE_TRIGGERED;
 1000c20:	e58b275c 	str	r2, [fp, #1884]	; 0x75c
	g_acq_state.state = ACQSTATE_STOPPED;
 1000c24:	e3a02001 	mov	r2, #1
	g_acq_state.pre_sampct = pre_sampct;
 1000c28:	e58b6778 	str	r6, [fp, #1912]	; 0x778
	g_acq_state.post_buffsz = post_sz;
 1000c2c:	e58b3764 	str	r3, [fp, #1892]	; 0x764
	g_acq_state.num_acq_request = num_acq;
 1000c30:	e59d3010 	ldr	r3, [sp, #16]
	g_acq_state.post_sampct = post_sampct;
 1000c34:	e58b577c 	str	r5, [fp, #1916]	; 0x77c
	g_acq_state.total_buffsz = total_sz;
 1000c38:	e58b7768 	str	r7, [fp, #1896]	; 0x768
	g_acq_state.num_acq_request = num_acq;
 1000c3c:	e58b3770 	str	r3, [fp, #1904]	; 0x770
	g_acq_state.state = ACQSTATE_STOPPED;
 1000c40:	e3a03000 	mov	r3, #0
 1000c44:	e1cb20f0 	strd	r2, [fp]
	g_acq_state.num_acq_made = 0;
 1000c48:	e58b8774 	str	r8, [fp, #1908]	; 0x774
	fabcfg_write(FAB_CFG_ACQ_SIZE_A, g_acq_state.pre_sampct - 1);
 1000c4c:	eb00030f 	bl	1001890 <fabcfg_write>
	fabcfg_write(FAB_CFG_ACQ_SIZE_B, g_acq_state.post_sampct - 1);
 1000c50:	e59b177c 	ldr	r1, [fp, #1916]	; 0x77c
 1000c54:	e3a00006 	mov	r0, #6
 1000c58:	e2411001 	sub	r1, r1, #1
 1000c5c:	eb00030b 	bl	1001890 <fabcfg_write>
	demux = 0;

	if(mode_flags & ACQ_MODE_8BIT) {
 1000c60:	e35a0000 	cmp	sl, #0
 1000c64:	1a00002b 	bne	1000d18 <acq_prepare_triggered+0x250>
		demux |= ADCDEMUX_8BIT;
	} else if(mode_flags & ACQ_MODE_12BIT) {
 1000c68:	e3140002 	tst	r4, #2
 1000c6c:	0a000048 	beq	1000d94 <acq_prepare_triggered+0x2cc>
		demux |= ADCDEMUX_12BIT;
	} else if(mode_flags & ACQ_MODE_14BIT) {
		demux |= ADCDEMUX_14BIT;
	}

	if(mode_flags & ACQ_MODE_1CH) {
 1000c70:	e3140020 	tst	r4, #32
 1000c74:	e3a00014 	mov	r0, #20
 1000c78:	e3a01012 	mov	r1, #18
 1000c7c:	e3a02011 	mov	r2, #17
		demux |= ADCDEMUX_12BIT;
 1000c80:	e3a0c010 	mov	ip, #16
	if(mode_flags & ACQ_MODE_1CH) {
 1000c84:	0a000029 	beq	1000d30 <acq_prepare_triggered+0x268>
	} else if(mode_flags & ACQ_MODE_4CH) {
		demux |= ADCDEMUX_4CH;
	}

	g_acq_state.demux_reg = demux;
	fabcfg_write(FAB_CFG_ACQ_DEMUX_MODE, demux);
 1000c88:	e1a01002 	mov	r1, r2
 1000c8c:	e3a00008 	mov	r0, #8
	g_acq_state.demux_reg = demux;
 1000c90:	e58b2780 	str	r2, [fp, #1920]	; 0x780
	fabcfg_write(FAB_CFG_ACQ_DEMUX_MODE, demux);
 1000c94:	eb0002fd 	bl	1001890 <fabcfg_write>
	fabcfg_commit();
 1000c98:	eb000301 	bl	10018a4 <fabcfg_commit>

	return ACQRES_OK;
}
 1000c9c:	e1a00008 	mov	r0, r8
 1000ca0:	e28dd024 	add	sp, sp, #36	; 0x24
 1000ca4:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if(pre_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
 1000ca8:	e3160007 	tst	r6, #7
 1000cac:	1a000033 	bne	1000d80 <acq_prepare_triggered+0x2b8>
		if(post_sz & ACQ_SAMPLES_ALIGN_8B_AMOD) {
 1000cb0:	e215c007 	ands	ip, r5, #7
 1000cb4:	13a0c001 	movne	ip, #1
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000cb8:	e3140006 	tst	r4, #6
			error = 1;
 1000cbc:	e1a0300c 	mov	r3, ip
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000cc0:	0affff9e 	beq	1000b40 <acq_prepare_triggered+0x78>
		if(post_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
 1000cc4:	e3150003 	tst	r5, #3
 1000cc8:	1a00001f 	bne	1000d4c <acq_prepare_triggered+0x284>
		if(pre_sz & ACQ_SAMPLES_ALIGN_PR_AMOD) {
 1000ccc:	e2062003 	and	r2, r6, #3
 1000cd0:	e1923003 	orrs	r3, r2, r3
 1000cd4:	1a00001c 	bne	1000d4c <acq_prepare_triggered+0x284>
	if(error) {
 1000cd8:	e356001f 	cmp	r6, #31
 1000cdc:	8355001f 	cmphi	r5, #31
 1000ce0:	9a000019 	bls	1000d4c <acq_prepare_triggered+0x284>
		post_sz *= 4;
 1000ce4:	e1a03105 	lsl	r3, r5, #2
		total_sz *= 4;
 1000ce8:	e1a07107 	lsl	r7, r7, #2
		post_sz *= 4;
 1000cec:	e58d301c 	str	r3, [sp, #28]
		pre_sz *= 4;
 1000cf0:	e1a03106 	lsl	r3, r6, #2
 1000cf4:	e58d3018 	str	r3, [sp, #24]
 1000cf8:	eaffff9e 	b	1000b78 <acq_prepare_triggered+0xb0>
		d_printf(D_ERROR, "acquire: unable to get allocation for first buffer");
 1000cfc:	e3001a14 	movw	r1, #2580	; 0xa14
 1000d00:	e3a00004 	mov	r0, #4
 1000d04:	e3401101 	movt	r1, #257	; 0x101
 1000d08:	eb0004f0 	bl	10020d0 <d_printf>
}
 1000d0c:	e1a00008 	mov	r0, r8
 1000d10:	e28dd024 	add	sp, sp, #36	; 0x24
 1000d14:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1000d18:	e3a0000c 	mov	r0, #12
 1000d1c:	e3a0100a 	mov	r1, #10
 1000d20:	e3a02009 	mov	r2, #9
		demux |= ADCDEMUX_8BIT;
 1000d24:	e3a0c008 	mov	ip, #8
	if(mode_flags & ACQ_MODE_1CH) {
 1000d28:	e3140020 	tst	r4, #32
 1000d2c:	1affffd5 	bne	1000c88 <acq_prepare_triggered+0x1c0>
	} else if(mode_flags & ACQ_MODE_2CH) {
 1000d30:	e3140040 	tst	r4, #64	; 0x40
		demux |= ADCDEMUX_2CH;
 1000d34:	11a02001 	movne	r2, r1
	} else if(mode_flags & ACQ_MODE_2CH) {
 1000d38:	1affffd2 	bne	1000c88 <acq_prepare_triggered+0x1c0>
		demux |= ADCDEMUX_4CH;
 1000d3c:	e3140080 	tst	r4, #128	; 0x80
 1000d40:	01a0200c 	moveq	r2, ip
 1000d44:	11a02000 	movne	r2, r0
 1000d48:	eaffffce 	b	1000c88 <acq_prepare_triggered+0x1c0>
		align_mask = ACQ_SAMPLES_ALIGN_PR_AMOD;
 1000d4c:	e3a03003 	mov	r3, #3
		d_printf(D_ERROR, "acquire: pre or post buffers not aligned to required sample boundary or too small (pre=%d post=%d total_sz=%d req_align_mask=0x%08x test=0x%08x)", \
 1000d50:	e2050007 	and	r0, r5, #7
 1000d54:	e300193c 	movw	r1, #2364	; 0x93c
 1000d58:	e58d3004 	str	r3, [sp, #4]
 1000d5c:	e1a02006 	mov	r2, r6
 1000d60:	e58d0008 	str	r0, [sp, #8]
 1000d64:	e1a03005 	mov	r3, r5
 1000d68:	e58d7000 	str	r7, [sp]
 1000d6c:	e3401101 	movt	r1, #257	; 0x101
 1000d70:	e3a00004 	mov	r0, #4
		return ACQRES_ALIGN_FAIL;
 1000d74:	e3e08001 	mvn	r8, #1
		d_printf(D_ERROR, "acquire: pre or post buffers not aligned to required sample boundary or too small (pre=%d post=%d total_sz=%d req_align_mask=0x%08x test=0x%08x)", \
 1000d78:	eb0004d4 	bl	10020d0 <d_printf>
		return ACQRES_ALIGN_FAIL;
 1000d7c:	eaffffe2 	b	1000d0c <acq_prepare_triggered+0x244>
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000d80:	e3140006 	tst	r4, #6
			error = 1;
 1000d84:	13a03001 	movne	r3, #1
	if(mode_flags & (ACQ_MODE_12BIT | ACQ_MODE_14BIT)) {
 1000d88:	1affffcd 	bne	1000cc4 <acq_prepare_triggered+0x1fc>
	if(error) {
 1000d8c:	e3a03007 	mov	r3, #7
 1000d90:	eaffffee 	b	1000d50 <acq_prepare_triggered+0x288>
	} else if(mode_flags & ACQ_MODE_14BIT) {
 1000d94:	e2042004 	and	r2, r4, #4
 1000d98:	e3520000 	cmp	r2, #0
 1000d9c:	03a00004 	moveq	r0, #4
 1000da0:	13a00024 	movne	r0, #36	; 0x24
 1000da4:	03a01002 	moveq	r1, #2
 1000da8:	13a01022 	movne	r1, #34	; 0x22
 1000dac:	03a02001 	moveq	r2, #1
 1000db0:	13a02021 	movne	r2, #33	; 0x21
 1000db4:	03a0c000 	moveq	ip, #0
 1000db8:	13a0c020 	movne	ip, #32
 1000dbc:	eaffffd9 	b	1000d28 <acq_prepare_triggered+0x260>
		return ACQRES_PARAM_FAIL;
 1000dc0:	e3e08002 	mvn	r8, #2
 1000dc4:	eaffffd0 	b	1000d0c <acq_prepare_triggered+0x244>
		return ACQRES_TOTAL_MALLOC_FAIL;
 1000dc8:	e3e08003 	mvn	r8, #3
 1000dcc:	eaffffce 	b	1000d0c <acq_prepare_triggered+0x244>
		d_printf(D_ERROR, "acquire: unable to allocate %d bytes for first entry in acquisition", sizeof(struct acq_buffer_t));
 1000dd0:	e30019d0 	movw	r1, #2512	; 0x9d0
 1000dd4:	e3a02014 	mov	r2, #20
 1000dd8:	e3401101 	movt	r1, #257	; 0x101
 1000ddc:	e3a00004 	mov	r0, #4
 1000de0:	eb0004ba 	bl	10020d0 <d_printf>
		return ACQRES_MALLOC_FAIL;
 1000de4:	e3e08000 	mvn	r8, #0
 1000de8:	eaffffc7 	b	1000d0c <acq_prepare_triggered+0x244>
 1000dec:	01019a90 	.word	0x01019a90

01000df0 <acq_is_done>:
/*
 * Returns TRUE if the requested acquisition is complete.
 */
bool acq_is_done()
{
	return (g_acq_state.state == ACQSTATE_DONE);
 1000df0:	e30932c0 	movw	r3, #37568	; 0x92c0
 1000df4:	e3403101 	movt	r3, #257	; 0x101
 1000df8:	e5930000 	ldr	r0, [r3]
}
 1000dfc:	e2400005 	sub	r0, r0, #5
 1000e00:	e16f0f10 	clz	r0, r0
 1000e04:	e1a002a0 	lsr	r0, r0, #5
 1000e08:	e12fff1e 	bx	lr

01000e0c <acq_start>:
 * 			ACQRES_NOT_IMPLEMENTED if the mode is not presently supported;
 * 			ACQRES_DMA_FAIL if DMA task could not be started;
 * 			ACQRES_SUCCESS if stop signal sent.
 */
int acq_start()
{
 1000e0c:	e92d4370 	push	{r4, r5, r6, r8, r9, lr}
	int error;

	if(g_acq_state.state == ACQSTATE_UNINIT) {
 1000e10:	e30942c0 	movw	r4, #37568	; 0x92c0
 1000e14:	e3404101 	movt	r4, #257	; 0x101
 1000e18:	e5945000 	ldr	r5, [r4]
 1000e1c:	e3550000 	cmp	r5, #0
 1000e20:	0a00007a 	beq	1001010 <acq_start+0x204>
		return ACQRES_NOT_INITIALISED;
	}

	if(!(g_acq_state.state == ACQSTATE_STOPPED || g_acq_state.state == ACQSTATE_DONE)) {
 1000e24:	e3c55004 	bic	r5, r5, #4
 1000e28:	e3550001 	cmp	r5, #1
 1000e2c:	1a000079 	bne	1001018 <acq_start+0x20c>
		return ACQRES_NOT_STOPPED;
	}

	if(g_acq_state.acq_mode_flags & ACQ_MODE_TRIGGERED) {
 1000e30:	e594375c 	ldr	r3, [r4, #1884]	; 0x75c
 1000e34:	e3130c01 	tst	r3, #256	; 0x100
 1000e38:	0a00006b 	beq	1000fec <acq_start+0x1e0>
		// TODO: Determine if this is strictly necessary!
		//XAxiDma_IntrDisable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
		//XAxiDma_IntrEnable(&g_acq_state.dma, (XAXIDMA_IRQ_IOC_MASK | XAXIDMA_IRQ_ERROR_MASK), XAXIDMA_DEVICE_TO_DMA);
		//XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
		//XAxiDma_IntrDisable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 1000e3c:	e1a00004 	mov	r0, r4
		/*
		 * We must invalidate the cache line before starting the transfer.  This
		 * invalidation restricts us to 32-byte aligned pages.  Then we can start
		 * the AXI transfer.
		 */
		d_printf(D_WARN, "XAxiDmaBusy=%d", XAxiDma_Busy(&g_acq_state.dma, XAXIDMA_DEVICE_TO_DMA));
 1000e40:	e1a01005 	mov	r1, r5
		XAxiDma_IntrEnable(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DEVICE_TO_DMA);
 1000e44:	e5b02008 	ldr	r2, [r0, #8]!
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 1000e48:	e5923030 	ldr	r3, [r2, #48]	; 0x30
 1000e4c:	e3833a07 	orr	r3, r3, #28672	; 0x7000
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1000e50:	e5823030 	str	r3, [r2, #48]	; 0x30
		d_printf(D_WARN, "XAxiDmaBusy=%d", XAxiDma_Busy(&g_acq_state.dma, XAXIDMA_DEVICE_TO_DMA));
 1000e54:	eb0008f9 	bl	1003240 <XAxiDma_Busy>
 1000e58:	e3001a48 	movw	r1, #2632	; 0xa48
 1000e5c:	e1a02000 	mov	r2, r0
 1000e60:	e3401101 	movt	r1, #257	; 0x101
 1000e64:	e3a00003 	mov	r0, #3
 1000e68:	eb000498 	bl	10020d0 <d_printf>
		d_printf(D_WARN, "SR_TX_Reg=0x%08x", XAxiDma_ReadReg(g_acq_state.dma.RegBase, XAXIDMA_SR_OFFSET));
 1000e6c:	e5943008 	ldr	r3, [r4, #8]
 1000e70:	e3001a58 	movw	r1, #2648	; 0xa58
 1000e74:	e3401101 	movt	r1, #257	; 0x101
 1000e78:	e3a00003 	mov	r0, #3
	return *(volatile u32 *) Addr;
 1000e7c:	e5932004 	ldr	r2, [r3, #4]
 1000e80:	eb000492 	bl	10020d0 <d_printf>
		d_printf(D_WARN, "SR_RX_Reg=0x%08x", XAxiDma_ReadReg(g_acq_state.dma.RegBase, XAXIDMA_SR_OFFSET + XAXIDMA_RX_OFFSET));
 1000e84:	e5943008 	ldr	r3, [r4, #8]
 1000e88:	e3001a6c 	movw	r1, #2668	; 0xa6c
 1000e8c:	e3401101 	movt	r1, #257	; 0x101
 1000e90:	e3a00003 	mov	r0, #3
 1000e94:	e5932034 	ldr	r2, [r3, #52]	; 0x34
 1000e98:	eb00048c 	bl	10020d0 <d_printf>
 1000e9c:	e5943008 	ldr	r3, [r4, #8]
		d_printf(D_WARN, "CR_TX_Reg=0x%08x", XAxiDma_ReadReg(g_acq_state.dma.RegBase, XAXIDMA_CR_OFFSET));
 1000ea0:	e3001a80 	movw	r1, #2688	; 0xa80
 1000ea4:	e3401101 	movt	r1, #257	; 0x101
 1000ea8:	e3a00003 	mov	r0, #3
 1000eac:	e5932000 	ldr	r2, [r3]
 1000eb0:	eb000486 	bl	10020d0 <d_printf>
		d_printf(D_WARN, "CR_RX_Reg=0x%08x", XAxiDma_ReadReg(g_acq_state.dma.RegBase, XAXIDMA_CR_OFFSET + XAXIDMA_RX_OFFSET));
 1000eb4:	e5943008 	ldr	r3, [r4, #8]
 1000eb8:	e3001a94 	movw	r1, #2708	; 0xa94
 1000ebc:	e3401101 	movt	r1, #257	; 0x101
 1000ec0:	e3a00003 	mov	r0, #3
 1000ec4:	e5932030 	ldr	r2, [r3, #48]	; 0x30
 1000ec8:	eb000480 	bl	10020d0 <d_printf>

		Xil_DCacheInvalidateRange((INTPTR)g_acq_state.acq_current->buff_acq, g_acq_state.total_buffsz);
 1000ecc:	e59437d4 	ldr	r3, [r4, #2004]	; 0x7d4
 1000ed0:	e5941768 	ldr	r1, [r4, #1896]	; 0x768
 1000ed4:	e5930008 	ldr	r0, [r3, #8]
 1000ed8:	eb00176c 	bl	1006c90 <Xil_DCacheInvalidateRange>
		error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)g_acq_state.acq_current->buff_acq, \
 1000edc:	e59417d4 	ldr	r1, [r4, #2004]	; 0x7d4
 1000ee0:	e3012abc 	movw	r2, #6844	; 0x1abc
 1000ee4:	e3402101 	movt	r2, #257	; 0x101
 1000ee8:	e1a03005 	mov	r3, r5
 1000eec:	e5922000 	ldr	r2, [r2]
 1000ef0:	e2840008 	add	r0, r4, #8
 1000ef4:	e5911008 	ldr	r1, [r1, #8]
 1000ef8:	eb0008eb 	bl	10032ac <XAxiDma_SimpleTransfer>
				test_buffsz /*g_acq_state.pre_buffsz*/, XAXIDMA_DEVICE_TO_DMA);

		if(error != XST_SUCCESS) {
 1000efc:	e2506000 	subs	r6, r0, #0
 1000f00:	1a00003b 	bne	1000ff4 <acq_start+0x1e8>
			d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
			return ACQRES_DMA_FAIL;
		}

		d_printf(D_EXINFO, "align:            0x%08x", g_acq_state.dma.TxBdRing.DataWidth);
 1000f04:	e3001ad4 	movw	r1, #2772	; 0xad4
 1000f08:	e5942030 	ldr	r2, [r4, #48]	; 0x30
 1000f0c:	e3401101 	movt	r1, #257	; 0x101
 1000f10:	e1a00005 	mov	r0, r5
 1000f14:	eb00046d 	bl	10020d0 <d_printf>
		d_printf(D_EXINFO, "length:           0x%08x", g_acq_state.pre_buffsz);
 1000f18:	e3001af0 	movw	r1, #2800	; 0xaf0
 1000f1c:	e5942760 	ldr	r2, [r4, #1888]	; 0x760
 1000f20:	e3401101 	movt	r1, #257	; 0x101
 1000f24:	e1a00005 	mov	r0, r5
 1000f28:	eb000468 	bl	10020d0 <d_printf>
		d_printf(D_EXINFO, "max_length:       0x%08x", g_acq_state.dma.TxBdRing.MaxTransferLen);
 1000f2c:	e3001b0c 	movw	r1, #2828	; 0xb0c
 1000f30:	e5942038 	ldr	r2, [r4, #56]	; 0x38
 1000f34:	e3401101 	movt	r1, #257	; 0x101
 1000f38:	e1a00005 	mov	r0, r5
 1000f3c:	eb000463 	bl	10020d0 <d_printf>
		d_printf(D_EXINFO, "current_buff_acq: 0x%08x", (INTPTR)g_acq_state.acq_current->buff_acq);
 1000f40:	e59437d4 	ldr	r3, [r4, #2004]	; 0x7d4
 1000f44:	e3001b28 	movw	r1, #2856	; 0xb28
 1000f48:	e3401101 	movt	r1, #257	; 0x101
 1000f4c:	e1a00005 	mov	r0, r5
		d_printf(D_EXINFO, "total_buffsz:     0x%08x", g_acq_state.total_buffsz);

		// Set the state machine
		g_acq_state.state = ACQSTATE_PREP;
 1000f50:	e3a08002 	mov	r8, #2
 1000f54:	e3a09001 	mov	r9, #1
		d_printf(D_EXINFO, "current_buff_acq: 0x%08x", (INTPTR)g_acq_state.acq_current->buff_acq);
 1000f58:	e5932008 	ldr	r2, [r3, #8]
 1000f5c:	eb00045b 	bl	10020d0 <d_printf>
		d_printf(D_EXINFO, "total_buffsz:     0x%08x", g_acq_state.total_buffsz);
 1000f60:	e3001b44 	movw	r1, #2884	; 0xb44
 1000f64:	e5942768 	ldr	r2, [r4, #1896]	; 0x768
 1000f68:	e3401101 	movt	r1, #257	; 0x101
 1000f6c:	e1a00005 	mov	r0, r5
 1000f70:	eb000456 	bl	10020d0 <d_printf>
		g_acq_state.sub_state = ACQSUBST_PRE_TRIG_FILL;

		// Start on 'A' mux: pre-trigger
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 0);
 1000f74:	e1a02006 	mov	r2, r6
 1000f78:	e3a0103f 	mov	r1, #63	; 0x3f
 1000f7c:	e59f009c 	ldr	r0, [pc, #156]	; 1001020 <acq_start+0x214>
		g_acq_state.state = ACQSTATE_PREP;
 1000f80:	e1c480f0 	strd	r8, [r4]
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 0);
 1000f84:	eb000e7d 	bl	1004980 <XGpioPs_WritePin>

		// Drive FIFO reset signal, just long to ensure a reset of the FIFO occurs.
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_RESET, 1);
 1000f88:	e1a02005 	mov	r2, r5
 1000f8c:	e3a0103c 	mov	r1, #60	; 0x3c
 1000f90:	e59f0088 	ldr	r0, [pc, #136]	; 1001020 <acq_start+0x214>
 1000f94:	eb000e79 	bl	1004980 <XGpioPs_WritePin>
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_FIFO_RESET, 0);
 1000f98:	e1a02006 	mov	r2, r6
 1000f9c:	e3a0103c 	mov	r1, #60	; 0x3c
 1000fa0:	e59f0078 	ldr	r0, [pc, #120]	; 1001020 <acq_start+0x214>
 1000fa4:	eb000e75 	bl	1004980 <XGpioPs_WritePin>

		// Send the EMIO signal to start the acquisition, with trigger masked.  Then we wait for an IRQ.
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_ABORT, 0);
 1000fa8:	e1a02006 	mov	r2, r6
 1000fac:	e3a01037 	mov	r1, #55	; 0x37
 1000fb0:	e59f0068 	ldr	r0, [pc, #104]	; 1001020 <acq_start+0x214>
 1000fb4:	eb000e71 	bl	1004980 <XGpioPs_WritePin>
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_RUN, 1);
 1000fb8:	e1a02005 	mov	r2, r5
 1000fbc:	e3a01036 	mov	r1, #54	; 0x36
 1000fc0:	e59f0058 	ldr	r0, [pc, #88]	; 1001020 <acq_start+0x214>
 1000fc4:	eb000e6d 	bl	1004980 <XGpioPs_WritePin>
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 1);
 1000fc8:	e3a0103b 	mov	r1, #59	; 0x3b
 1000fcc:	e59f004c 	ldr	r0, [pc, #76]	; 1001020 <acq_start+0x214>
 1000fd0:	e1a02005 	mov	r2, r5
 1000fd4:	eb000e69 	bl	1004980 <XGpioPs_WritePin>
		//XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);		// AXI bus activity enabled

		emio_fast_write(ACQ_EMIO_AXI_RUN, 1);
 1000fd8:	e1a01005 	mov	r1, r5
 1000fdc:	e3a00040 	mov	r0, #64	; 0x40
 1000fe0:	eb0006d4 	bl	1002b38 <emio_fast_write>

		return ACQRES_OK;
	} else {
		return ACQRES_NOT_IMPLEMENTED;
	}
}
 1000fe4:	e1a00006 	mov	r0, r6
 1000fe8:	e8bd8370 	pop	{r4, r5, r6, r8, r9, pc}
		return ACQRES_NOT_IMPLEMENTED;
 1000fec:	e3e06006 	mvn	r6, #6
 1000ff0:	eafffffb 	b	1000fe4 <acq_start+0x1d8>
			d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
 1000ff4:	e3001aa8 	movw	r1, #2728	; 0xaa8
 1000ff8:	e1a02006 	mov	r2, r6
 1000ffc:	e3401101 	movt	r1, #257	; 0x101
 1001000:	e3a00004 	mov	r0, #4
 1001004:	eb000431 	bl	10020d0 <d_printf>
			return ACQRES_DMA_FAIL;
 1001008:	e3e06004 	mvn	r6, #4
 100100c:	eafffff4 	b	1000fe4 <acq_start+0x1d8>
		return ACQRES_NOT_INITIALISED;
 1001010:	e3e06005 	mvn	r6, #5
 1001014:	eafffff2 	b	1000fe4 <acq_start+0x1d8>
		return ACQRES_NOT_STOPPED;
 1001018:	e3e06007 	mvn	r6, #7
 100101c:	eafffff0 	b	1000fe4 <acq_start+0x1d8>
 1001020:	01019abc 	.word	0x01019abc

01001024 <_acq_irq_rx_handler>:
{
 1001024:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	g_acq_state.stats.num_irqs++;
 1001028:	e30942c0 	movw	r4, #37568	; 0x92c0
	status = XAxiDma_BdRingGetIrq(bd_ring);
 100102c:	e5900000 	ldr	r0, [r0]
	g_acq_state.stats.num_irqs++;
 1001030:	e3404101 	movt	r4, #257	; 0x101
	*LocalAddr = Value;
 1001034:	e3a06a07 	mov	r6, #28672	; 0x7000
	if(test_sizeptr < 1000) {
 1001038:	e308502c 	movw	r5, #32812	; 0x802c
	g_acq_state.stats.num_irqs++;
 100103c:	e59437c8 	ldr	r3, [r4, #1992]	; 0x7c8
	if(test_sizeptr < 1000) {
 1001040:	e3405101 	movt	r5, #257	; 0x101
	return *(volatile u32 *) Addr;
 1001044:	e5902004 	ldr	r2, [r0, #4]
{
 1001048:	e24dd008 	sub	sp, sp, #8
	g_acq_state.stats.num_irqs++;
 100104c:	e594c7cc 	ldr	ip, [r4, #1996]	; 0x7cc
	XAxiDma_IntrAckIrq(&g_acq_state.dma, XAXIDMA_IRQ_ALL_MASK, XAXIDMA_DMA_TO_DEVICE);
 1001050:	e594e008 	ldr	lr, [r4, #8]
	g_acq_state.stats.num_irqs++;
 1001054:	e2933001 	adds	r3, r3, #1
 1001058:	e58437c8 	str	r3, [r4, #1992]	; 0x7c8
	status = XAxiDma_BdRingGetIrq(bd_ring);
 100105c:	e0023006 	and	r3, r2, r6
	g_acq_state.stats.num_irqs++;
 1001060:	e2acc000 	adc	ip, ip, #0
 1001064:	e584c7cc 	str	ip, [r4, #1996]	; 0x7cc
	*LocalAddr = Value;
 1001068:	e58e6004 	str	r6, [lr, #4]
 100106c:	e5803004 	str	r3, [r0, #4]
	if(test_sizeptr < 1000) {
 1001070:	e5951000 	ldr	r1, [r5]
 1001074:	e3510ffa 	cmp	r1, #1000	; 0x3e8
 1001078:	2a00004c 	bcs	10011b0 <_acq_irq_rx_handler+0x18c>
		test_sizes[test_sizeptr++] = XAxiDma_ReadReg(bd_ring->ChanBase, XAXIDMA_BUFFLEN_OFFSET);
 100107c:	e281c001 	add	ip, r1, #1
 1001080:	e3083320 	movw	r3, #33568	; 0x8320
 1001084:	e585c000 	str	ip, [r5]
	if(status & XAXIDMA_IRQ_ERROR_MASK) {
 1001088:	e2126901 	ands	r6, r2, #16384	; 0x4000
	return *(volatile u32 *) Addr;
 100108c:	e5900028 	ldr	r0, [r0, #40]	; 0x28
		test_sizes[test_sizeptr++] = XAxiDma_ReadReg(bd_ring->ChanBase, XAXIDMA_BUFFLEN_OFFSET);
 1001090:	e3403101 	movt	r3, #257	; 0x101
 1001094:	e7830101 	str	r0, [r3, r1, lsl #2]
	if(status & XAXIDMA_IRQ_ERROR_MASK) {
 1001098:	0a00001f 	beq	100111c <_acq_irq_rx_handler+0xf8>
			d_printf(D_INFO, "L%4d:%08x(%d)", i, test_sizes[i], test_sizes[i]);
 100109c:	e3008b8c 	movw	r8, #2956	; 0xb8c
 10010a0:	e1a06003 	mov	r6, r3
 10010a4:	e3408101 	movt	r8, #257	; 0x101
		for(i = 0; i < test_sizeptr; i++) {
 10010a8:	e3a07000 	mov	r7, #0
			d_printf(D_INFO, "L%4d:%08x(%d)", i, test_sizes[i], test_sizes[i]);
 10010ac:	e4963004 	ldr	r3, [r6], #4
 10010b0:	e1a02007 	mov	r2, r7
 10010b4:	e1a01008 	mov	r1, r8
 10010b8:	e3a00002 	mov	r0, #2
		for(i = 0; i < test_sizeptr; i++) {
 10010bc:	e2877001 	add	r7, r7, #1
			d_printf(D_INFO, "L%4d:%08x(%d)", i, test_sizes[i], test_sizes[i]);
 10010c0:	e58d3000 	str	r3, [sp]
 10010c4:	eb000401 	bl	10020d0 <d_printf>
		for(i = 0; i < test_sizeptr; i++) {
 10010c8:	e5953000 	ldr	r3, [r5]
 10010cc:	e1530007 	cmp	r3, r7
 10010d0:	8afffff5 	bhi	10010ac <_acq_irq_rx_handler+0x88>
		d_printf(D_INFO, "** eof error **");
 10010d4:	e3001b7c 	movw	r1, #2940	; 0xb7c
 10010d8:	e3a00002 	mov	r0, #2
 10010dc:	e3401101 	movt	r1, #257	; 0x101
 10010e0:	eb0003fa 	bl	10020d0 <d_printf>
	g_acq_state.stats.num_err_total++;
 10010e4:	e59f23a4 	ldr	r2, [pc, #932]	; 1001490 <_acq_irq_rx_handler+0x46c>
		test_sizeptr = 0;
 10010e8:	e3a03000 	mov	r3, #0
	g_acq_state.state = ACQSTATE_UNINIT;
 10010ec:	e3a01000 	mov	r1, #0
		test_sizeptr = 0;
 10010f0:	e5853000 	str	r3, [r5]
	g_acq_state.state = ACQSTATE_UNINIT;
 10010f4:	e3a00000 	mov	r0, #0
	g_acq_state.stats.num_err_total++;
 10010f8:	e5123008 	ldr	r3, [r2, #-8]
	g_acq_state.state = ACQSTATE_UNINIT;
 10010fc:	e1c400f0 	strd	r0, [r4]
	g_acq_state.stats.num_err_total++;
 1001100:	e5121004 	ldr	r1, [r2, #-4]
 1001104:	e2933001 	adds	r3, r3, #1
 1001108:	e5023008 	str	r3, [r2, #-8]
 100110c:	e2a11000 	adc	r1, r1, #0
 1001110:	e5021004 	str	r1, [r2, #-4]
}
 1001114:	e28dd008 	add	sp, sp, #8
 1001118:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	if(status & XAXIDMA_IRQ_IOC_MASK) {
 100111c:	e3120a01 	tst	r2, #4096	; 0x1000
 1001120:	0afffffb 	beq	1001114 <_acq_irq_rx_handler+0xf0>
		switch(g_acq_state.sub_state) {
 1001124:	e5945004 	ldr	r5, [r4, #4]
 1001128:	e3550002 	cmp	r5, #2
 100112c:	0a000067 	beq	10012d0 <_acq_irq_rx_handler+0x2ac>
 1001130:	e3550003 	cmp	r5, #3
 1001134:	1a000038 	bne	100121c <_acq_irq_rx_handler+0x1f8>
				g_acq_state.state = ACQSTATE_RUNNING;
 1001138:	e3a02004 	mov	r2, #4
 100113c:	e3a03004 	mov	r3, #4
				if(!XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_DONE)) {
 1001140:	e3a01038 	mov	r1, #56	; 0x38
 1001144:	e59f0348 	ldr	r0, [pc, #840]	; 1001494 <_acq_irq_rx_handler+0x470>
				g_acq_state.state = ACQSTATE_RUNNING;
 1001148:	e1c420f0 	strd	r2, [r4]
				if(!XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_DONE)) {
 100114c:	eb000dd2 	bl	100489c <XGpioPs_ReadPin>
 1001150:	e3500000 	cmp	r0, #0
 1001154:	0a0000b6 	beq	1001434 <_acq_irq_rx_handler+0x410>
				XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 1);  	// Triggers masked
 1001158:	e3a02001 	mov	r2, #1
 100115c:	e3a0103b 	mov	r1, #59	; 0x3b
 1001160:	e59f032c 	ldr	r0, [pc, #812]	; 1001494 <_acq_irq_rx_handler+0x470>
 1001164:	eb000e05 	bl	1004980 <XGpioPs_WritePin>
				XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_RUN, 0);  		// Acquisition idled
 1001168:	e1a02006 	mov	r2, r6
 100116c:	e3a01036 	mov	r1, #54	; 0x36
 1001170:	e59f031c 	ldr	r0, [pc, #796]	; 1001494 <_acq_irq_rx_handler+0x470>
 1001174:	eb000e01 	bl	1004980 <XGpioPs_WritePin>
				XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);		// AXI bus activity paused
 1001178:	e1a02006 	mov	r2, r6
 100117c:	e3a01040 	mov	r1, #64	; 0x40
 1001180:	e59f030c 	ldr	r0, [pc, #780]	; 1001494 <_acq_irq_rx_handler+0x470>
 1001184:	eb000dfd 	bl	1004980 <XGpioPs_WritePin>
				g_acq_state.num_acq_made++;
 1001188:	e5943774 	ldr	r3, [r4, #1908]	; 0x774
				if(g_acq_state.num_acq_made == g_acq_state.num_acq_request) {
 100118c:	e5942770 	ldr	r2, [r4, #1904]	; 0x770
				g_acq_state.num_acq_made++;
 1001190:	e2833001 	add	r3, r3, #1
				if(g_acq_state.num_acq_made == g_acq_state.num_acq_request) {
 1001194:	e1530002 	cmp	r3, r2
				g_acq_state.num_acq_made++;
 1001198:	e5843774 	str	r3, [r4, #1908]	; 0x774
				if(g_acq_state.num_acq_made == g_acq_state.num_acq_request) {
 100119c:	1a000092 	bne	10013ec <_acq_irq_rx_handler+0x3c8>
					g_acq_state.state = ACQSTATE_STOPPED;
 10011a0:	e3a02001 	mov	r2, #1
 10011a4:	e3a03005 	mov	r3, #5
 10011a8:	e1c420f0 	strd	r2, [r4]
 10011ac:	eaffffd8 	b	1001114 <_acq_irq_rx_handler+0xf0>
		d_printf(D_INFO, "** OVERFLOW of SUCCESS **");
 10011b0:	e3001b60 	movw	r1, #2912	; 0xb60
 10011b4:	e3a00002 	mov	r0, #2
 10011b8:	e3401101 	movt	r1, #257	; 0x101
 10011bc:	eb0003c3 	bl	10020d0 <d_printf>
		for(i = 0; i < test_sizeptr; i++) {
 10011c0:	e5953000 	ldr	r3, [r5]
 10011c4:	e3530000 	cmp	r3, #0
 10011c8:	0a00000e 	beq	1001208 <_acq_irq_rx_handler+0x1e4>
 10011cc:	e3086320 	movw	r6, #33568	; 0x8320
			d_printf(D_INFO, "L%4d:%08x(%d)", i, test_sizes[i], test_sizes[i]);
 10011d0:	e3007b8c 	movw	r7, #2956	; 0xb8c
 10011d4:	e3406101 	movt	r6, #257	; 0x101
 10011d8:	e3407101 	movt	r7, #257	; 0x101
		for(i = 0; i < test_sizeptr; i++) {
 10011dc:	e3a04000 	mov	r4, #0
			d_printf(D_INFO, "L%4d:%08x(%d)", i, test_sizes[i], test_sizes[i]);
 10011e0:	e4963004 	ldr	r3, [r6], #4
 10011e4:	e1a02004 	mov	r2, r4
 10011e8:	e1a01007 	mov	r1, r7
 10011ec:	e3a00002 	mov	r0, #2
		for(i = 0; i < test_sizeptr; i++) {
 10011f0:	e2844001 	add	r4, r4, #1
			d_printf(D_INFO, "L%4d:%08x(%d)", i, test_sizes[i], test_sizes[i]);
 10011f4:	e58d3000 	str	r3, [sp]
 10011f8:	eb0003b4 	bl	10020d0 <d_printf>
		for(i = 0; i < test_sizeptr; i++) {
 10011fc:	e5953000 	ldr	r3, [r5]
 1001200:	e1530004 	cmp	r3, r4
 1001204:	8afffff5 	bhi	10011e0 <_acq_irq_rx_handler+0x1bc>
		d_printf(D_INFO, "** eof error **");
 1001208:	e3001b7c 	movw	r1, #2940	; 0xb7c
 100120c:	e3a00002 	mov	r0, #2
 1001210:	e3401101 	movt	r1, #257	; 0x101
 1001214:	eb0003ad 	bl	10020d0 <d_printf>
		while(1) ;
 1001218:	eafffffe 	b	1001218 <_acq_irq_rx_handler+0x1f4>
 100121c:	e3550001 	cmp	r5, #1
 1001220:	1affffbb 	bne	1001114 <_acq_irq_rx_handler+0xf0>
				XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);
 1001224:	e1a02006 	mov	r2, r6
 1001228:	e3a01040 	mov	r1, #64	; 0x40
 100122c:	e59f0260 	ldr	r0, [pc, #608]	; 1001494 <_acq_irq_rx_handler+0x470>
 1001230:	eb000dd2 	bl	1004980 <XGpioPs_WritePin>
				error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)g_acq_state.acq_current->buff_acq, \
 1001234:	e59417d4 	ldr	r1, [r4, #2004]	; 0x7d4
 1001238:	e3012abc 	movw	r2, #6844	; 0x1abc
 100123c:	e3402101 	movt	r2, #257	; 0x101
 1001240:	e1a03005 	mov	r3, r5
 1001244:	e5922000 	ldr	r2, [r2]
 1001248:	e2840008 	add	r0, r4, #8
 100124c:	e5911008 	ldr	r1, [r1, #8]
 1001250:	eb000815 	bl	10032ac <XAxiDma_SimpleTransfer>
				if(error != XST_SUCCESS) {
 1001254:	e2502000 	subs	r2, r0, #0
 1001258:	1a000054 	bne	10013b0 <_acq_irq_rx_handler+0x38c>
				g_acq_state.state = ACQSTATE_WAIT_TRIG;
 100125c:	e3a06003 	mov	r6, #3
 1001260:	e3a07002 	mov	r7, #2
				XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 0);
 1001264:	e3a0103b 	mov	r1, #59	; 0x3b
 1001268:	e59f0224 	ldr	r0, [pc, #548]	; 1001494 <_acq_irq_rx_handler+0x470>
				g_acq_state.state = ACQSTATE_WAIT_TRIG;
 100126c:	e1c460f0 	strd	r6, [r4]
				XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_TRIG_MASK, 0);
 1001270:	eb000dc2 	bl	1004980 <XGpioPs_WritePin>
				XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 1001274:	e1a02005 	mov	r2, r5
 1001278:	e3a01040 	mov	r1, #64	; 0x40
 100127c:	e59f0210 	ldr	r0, [pc, #528]	; 1001494 <_acq_irq_rx_handler+0x470>
 1001280:	eb000dbe 	bl	1004980 <XGpioPs_WritePin>
				g_acq_state.stats.num_acq_total++;
 1001284:	e5942788 	ldr	r2, [r4, #1928]	; 0x788
 1001288:	e594578c 	ldr	r5, [r4, #1932]	; 0x78c
				g_acq_state.stats.num_pre_total++;
 100128c:	e5941790 	ldr	r1, [r4, #1936]	; 0x790
				g_acq_state.stats.num_acq_total++;
 1001290:	e2920001 	adds	r0, r2, #1
				g_acq_state.stats.num_pre_total++;
 1001294:	e594e794 	ldr	lr, [r4, #1940]	; 0x794
				g_acq_state.stats.num_pre_fill_total++;
 1001298:	e5942798 	ldr	r2, [r4, #1944]	; 0x798
				g_acq_state.stats.num_acq_total++;
 100129c:	e2a55000 	adc	r5, r5, #0
				g_acq_state.stats.num_pre_fill_total++;
 10012a0:	e594c79c 	ldr	ip, [r4, #1948]	; 0x79c
				g_acq_state.stats.num_pre_total++;
 10012a4:	e2911001 	adds	r1, r1, #1
 10012a8:	e2aee000 	adc	lr, lr, #0
				g_acq_state.stats.num_acq_total++;
 10012ac:	e5840788 	str	r0, [r4, #1928]	; 0x788
				g_acq_state.stats.num_pre_fill_total++;
 10012b0:	e2922001 	adds	r2, r2, #1
				g_acq_state.stats.num_acq_total++;
 10012b4:	e584578c 	str	r5, [r4, #1932]	; 0x78c
				g_acq_state.stats.num_pre_fill_total++;
 10012b8:	e2ac0000 	adc	r0, ip, #0
				g_acq_state.stats.num_pre_total++;
 10012bc:	e5841790 	str	r1, [r4, #1936]	; 0x790
 10012c0:	e584e794 	str	lr, [r4, #1940]	; 0x794
				g_acq_state.stats.num_pre_fill_total++;
 10012c4:	e5842798 	str	r2, [r4, #1944]	; 0x798
 10012c8:	e584079c 	str	r0, [r4, #1948]	; 0x79c
				break;
 10012cc:	eaffff90 	b	1001114 <_acq_irq_rx_handler+0xf0>
				if(XGpioPs_ReadPin(&g_hal.xgpio_ps, ACQ_EMIO_HAVE_TRIG)) {
 10012d0:	e3a0103d 	mov	r1, #61	; 0x3d
 10012d4:	e59f01b8 	ldr	r0, [pc, #440]	; 1001494 <_acq_irq_rx_handler+0x470>
 10012d8:	eb000d6f 	bl	100489c <XGpioPs_ReadPin>
 10012dc:	e2502000 	subs	r2, r0, #0
 10012e0:	0a000058 	beq	1001448 <_acq_irq_rx_handler+0x424>
					XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);
 10012e4:	e1a02006 	mov	r2, r6
 10012e8:	e3a01040 	mov	r1, #64	; 0x40
 10012ec:	e59f01a0 	ldr	r0, [pc, #416]	; 1001494 <_acq_irq_rx_handler+0x470>
 10012f0:	eb000da2 	bl	1004980 <XGpioPs_WritePin>
					XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_DEPTH_MUX, 1);
 10012f4:	e3a02001 	mov	r2, #1
 10012f8:	e3a0103f 	mov	r1, #63	; 0x3f
 10012fc:	e59f0190 	ldr	r0, [pc, #400]	; 1001494 <_acq_irq_rx_handler+0x470>
 1001300:	eb000d9e 	bl	1004980 <XGpioPs_WritePin>
							((uint32_t)g_acq_state.acq_current->buff_acq) + g_acq_state.pre_buffsz, \
 1001304:	e59407d4 	ldr	r0, [r4, #2004]	; 0x7d4
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, \
 1001308:	e3013abc 	movw	r3, #6844	; 0x1abc
							((uint32_t)g_acq_state.acq_current->buff_acq) + g_acq_state.pre_buffsz, \
 100130c:	e5941760 	ldr	r1, [r4, #1888]	; 0x760
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, \
 1001310:	e3403101 	movt	r3, #257	; 0x101
 1001314:	e5932000 	ldr	r2, [r3]
 1001318:	e3a03001 	mov	r3, #1
							((uint32_t)g_acq_state.acq_current->buff_acq) + g_acq_state.pre_buffsz, \
 100131c:	e590c008 	ldr	ip, [r0, #8]
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, \
 1001320:	e2840008 	add	r0, r4, #8
 1001324:	e08c1001 	add	r1, ip, r1
 1001328:	eb0007df 	bl	10032ac <XAxiDma_SimpleTransfer>
					if(error != XST_SUCCESS) {
 100132c:	e2502000 	subs	r2, r0, #0
 1001330:	1a00001e 	bne	10013b0 <_acq_irq_rx_handler+0x38c>
					XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 1001334:	e3a02001 	mov	r2, #1
 1001338:	e3a01040 	mov	r1, #64	; 0x40
 100133c:	e59f0150 	ldr	r0, [pc, #336]	; 1001494 <_acq_irq_rx_handler+0x470>
 1001340:	eb000d8e 	bl	1004980 <XGpioPs_WritePin>
					fabcfg_commit();
 1001344:	eb000156 	bl	10018a4 <fabcfg_commit>
					g_acq_state.acq_current->trigger_at = fabcfg_read(FAB_CFG_ACQ_TRIGGER_PTR);
 1001348:	e3a00007 	mov	r0, #7
 100134c:	e59457d4 	ldr	r5, [r4, #2004]	; 0x7d4
 1001350:	eb000149 	bl	100187c <fabcfg_read>
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1001354:	e594e7d4 	ldr	lr, [r4, #2004]	; 0x7d4
 1001358:	e2841e7b 	add	r1, r4, #1968	; 0x7b0
					g_acq_state.acq_current->trigger_at = fabcfg_read(FAB_CFG_ACQ_TRIGGER_PTR);
 100135c:	e585000c 	str	r0, [r5, #12]
					g_acq_state.sub_state = ACQSUBST_POST_TRIG;
 1001360:	e3a0c003 	mov	ip, #3
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1001364:	e1c120d0 	ldrd	r2, [r1]
 1001368:	e59e000c 	ldr	r0, [lr, #12]
					g_acq_state.sub_state = ACQSUBST_POST_TRIG;
 100136c:	e584c004 	str	ip, [r4, #4]
					g_acq_state.stats.num_samples += g_acq_state.acq_current->trigger_at;
 1001370:	e0924000 	adds	r4, r2, r0
 1001374:	e2a35000 	adc	r5, r3, #0
 1001378:	e1c140f0 	strd	r4, [r1]
				g_acq_state.stats.num_acq_total++;
 100137c:	e59f3114 	ldr	r3, [pc, #276]	; 1001498 <_acq_irq_rx_handler+0x474>
 1001380:	e9131002 	ldmdb	r3, {r1, ip}
				g_acq_state.stats.num_pre_total++;
 1001384:	e5932000 	ldr	r2, [r3]
 1001388:	e5930004 	ldr	r0, [r3, #4]
				g_acq_state.stats.num_acq_total++;
 100138c:	e2911001 	adds	r1, r1, #1
 1001390:	e2acc000 	adc	ip, ip, #0
				g_acq_state.stats.num_pre_total++;
 1001394:	e2922001 	adds	r2, r2, #1
				g_acq_state.stats.num_acq_total++;
 1001398:	e5031008 	str	r1, [r3, #-8]
				g_acq_state.stats.num_pre_total++;
 100139c:	e2a01000 	adc	r1, r0, #0
				g_acq_state.stats.num_acq_total++;
 10013a0:	e503c004 	str	ip, [r3, #-4]
				g_acq_state.stats.num_pre_total++;
 10013a4:	e5832000 	str	r2, [r3]
 10013a8:	e5831004 	str	r1, [r3, #4]
				break;
 10013ac:	eaffff58 	b	1001114 <_acq_irq_rx_handler+0xf0>
	g_acq_state.stats.num_err_total++;
 10013b0:	e59437a8 	ldr	r3, [r4, #1960]	; 0x7a8
	g_acq_state.state = ACQSTATE_UNINIT;
 10013b4:	e3a06000 	mov	r6, #0
	g_acq_state.stats.num_err_total++;
 10013b8:	e594e7ac 	ldr	lr, [r4, #1964]	; 0x7ac
	g_acq_state.state = ACQSTATE_UNINIT;
 10013bc:	e3a07000 	mov	r7, #0
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10013c0:	e3001b9c 	movw	r1, #2972	; 0xb9c
 10013c4:	e3a00004 	mov	r0, #4
	g_acq_state.stats.num_err_total++;
 10013c8:	e2933001 	adds	r3, r3, #1
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10013cc:	e3401101 	movt	r1, #257	; 0x101
	g_acq_state.stats.num_err_total++;
 10013d0:	e2aee000 	adc	lr, lr, #0
 10013d4:	e58437a8 	str	r3, [r4, #1960]	; 0x7a8
 10013d8:	e584e7ac 	str	lr, [r4, #1964]	; 0x7ac
	g_acq_state.state = ACQSTATE_UNINIT;
 10013dc:	e1c460f0 	strd	r6, [r4]
}
 10013e0:	e28dd008 	add	sp, sp, #8
 10013e4:	e8bd41f0 	pop	{r4, r5, r6, r7, r8, lr}
						d_printf(D_ERROR, "acquire: unable to start transfer in IRQ, error %d", error);
 10013e8:	ea000338 	b	10020d0 <d_printf>
					acq_append_next_alloc();
 10013ec:	ebfffd5a 	bl	100095c <acq_append_next_alloc>
					error = acq_start();
 10013f0:	ebfffe85 	bl	1000e0c <acq_start>
					if(error != ACQRES_OK) {
 10013f4:	e2502000 	subs	r2, r0, #0
 10013f8:	0affff45 	beq	1001114 <_acq_irq_rx_handler+0xf0>
						d_printf(D_ERROR, "acquire: unable to start next transfer, error %d", error);
 10013fc:	e3001c00 	movw	r1, #3072	; 0xc00
 1001400:	e3a00004 	mov	r0, #4
 1001404:	e3401101 	movt	r1, #257	; 0x101
 1001408:	eb000330 	bl	10020d0 <d_printf>
	g_acq_state.stats.num_err_total++;
 100140c:	e59437a8 	ldr	r3, [r4, #1960]	; 0x7a8
	g_acq_state.state = ACQSTATE_UNINIT;
 1001410:	e3a06000 	mov	r6, #0
	g_acq_state.stats.num_err_total++;
 1001414:	e59417ac 	ldr	r1, [r4, #1964]	; 0x7ac
	g_acq_state.state = ACQSTATE_UNINIT;
 1001418:	e3a07000 	mov	r7, #0
 100141c:	e1c460f0 	strd	r6, [r4]
	g_acq_state.stats.num_err_total++;
 1001420:	e2933001 	adds	r3, r3, #1
 1001424:	e2a11000 	adc	r1, r1, #0
 1001428:	e58437a8 	str	r3, [r4, #1960]	; 0x7a8
 100142c:	e58417ac 	str	r1, [r4, #1964]	; 0x7ac
						return;
 1001430:	eaffff37 	b	1001114 <_acq_irq_rx_handler+0xf0>
					d_printf(D_ERROR, "acquire: PL reports not done, but DMA complete!");
 1001434:	e3001bd0 	movw	r1, #3024	; 0xbd0
 1001438:	e3a00004 	mov	r0, #4
 100143c:	e3401101 	movt	r1, #257	; 0x101
 1001440:	eb000322 	bl	10020d0 <d_printf>
	g_acq_state.stats.num_err_total++;
 1001444:	eafffff0 	b	100140c <_acq_irq_rx_handler+0x3e8>
					XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);
 1001448:	e3a01040 	mov	r1, #64	; 0x40
 100144c:	e59f0040 	ldr	r0, [pc, #64]	; 1001494 <_acq_irq_rx_handler+0x470>
 1001450:	eb000d4a 	bl	1004980 <XGpioPs_WritePin>
					error = XAxiDma_SimpleTransfer(&g_acq_state.dma, (uint32_t)g_acq_state.acq_current->buff_acq, \
 1001454:	e59417d4 	ldr	r1, [r4, #2004]	; 0x7d4
 1001458:	e3012abc 	movw	r2, #6844	; 0x1abc
 100145c:	e3402101 	movt	r2, #257	; 0x101
 1001460:	e3a03001 	mov	r3, #1
 1001464:	e5922000 	ldr	r2, [r2]
 1001468:	e2840008 	add	r0, r4, #8
 100146c:	e5911008 	ldr	r1, [r1, #8]
 1001470:	eb00078d 	bl	10032ac <XAxiDma_SimpleTransfer>
					if(error != XST_SUCCESS) {
 1001474:	e2502000 	subs	r2, r0, #0
 1001478:	1affffcc 	bne	10013b0 <_acq_irq_rx_handler+0x38c>
					XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 100147c:	e3a02001 	mov	r2, #1
 1001480:	e3a01040 	mov	r1, #64	; 0x40
 1001484:	e59f0008 	ldr	r0, [pc, #8]	; 1001494 <_acq_irq_rx_handler+0x470>
 1001488:	eb000d3c 	bl	1004980 <XGpioPs_WritePin>
 100148c:	eaffffba 	b	100137c <_acq_irq_rx_handler+0x358>
 1001490:	01019a70 	.word	0x01019a70
 1001494:	01019abc 	.word	0x01019abc
 1001498:	01019a50 	.word	0x01019a50

0100149c <acq_force_stop>:
 *
 * @return	ACQRES_DMA_FAIL if DMA task could not be stopped;
 * 			ACQRES_SUCCESS if stop signal sent.
 */
int acq_force_stop()
{
 100149c:	e92d4070 	push	{r4, r5, r6, lr}
	int error;

	error = XAxiDma_Pause(&g_acq_state.dma);
 10014a0:	e59f505c 	ldr	r5, [pc, #92]	; 1001504 <acq_force_stop+0x68>
 10014a4:	e1a00005 	mov	r0, r5
 10014a8:	eb0006b2 	bl	1002f78 <XAxiDma_Pause>

	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);		// AXI bus activity stopped
 10014ac:	e3a02000 	mov	r2, #0
	error = XAxiDma_Pause(&g_acq_state.dma);
 10014b0:	e1a04000 	mov	r4, r0
	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);		// AXI bus activity stopped
 10014b4:	e3a01040 	mov	r1, #64	; 0x40
 10014b8:	e59f0048 	ldr	r0, [pc, #72]	; 1001508 <acq_force_stop+0x6c>
 10014bc:	eb000d2f 	bl	1004980 <XGpioPs_WritePin>

	if(error != XST_SUCCESS) {
 10014c0:	e3540000 	cmp	r4, #0
 10014c4:	1a000007 	bne	10014e8 <acq_force_stop+0x4c>
		d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
		return ACQRES_DMA_FAIL;
	}

	XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_ABORT, 1);
 10014c8:	e3a02001 	mov	r2, #1
 10014cc:	e3a01037 	mov	r1, #55	; 0x37
 10014d0:	e59f0030 	ldr	r0, [pc, #48]	; 1001508 <acq_force_stop+0x6c>
 10014d4:	eb000d29 	bl	1004980 <XGpioPs_WritePin>
	g_acq_state.state = ACQSTATE_STOPPED;
 10014d8:	e3a03001 	mov	r3, #1
 10014dc:	e5053008 	str	r3, [r5, #-8]

	return ACQRES_OK;
}
 10014e0:	e1a00004 	mov	r0, r4
 10014e4:	e8bd8070 	pop	{r4, r5, r6, pc}
		d_printf(D_ERROR, "acquire: unable to start transfer, error %d", error);
 10014e8:	e3001aa8 	movw	r1, #2728	; 0xaa8
 10014ec:	e1a02004 	mov	r2, r4
 10014f0:	e3401101 	movt	r1, #257	; 0x101
 10014f4:	e3a00004 	mov	r0, #4
 10014f8:	eb0002f4 	bl	10020d0 <d_printf>
		return ACQRES_DMA_FAIL;
 10014fc:	e3e04004 	mvn	r4, #4
 1001500:	eafffff6 	b	10014e0 <acq_force_stop+0x44>
 1001504:	010192c8 	.word	0x010192c8
 1001508:	01019abc 	.word	0x01019abc

0100150c <acq_debug_dump>:

/*
 * Dump state of acquire engine for debugging purposes.
 */
void acq_debug_dump()
{
 100150c:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
	void *sp = NULL;

	d_printf(D_INFO, "** Acquisition State (g_acq_state: 0x%08x) **", &g_acq_state);
 1001510:	e30942c0 	movw	r4, #37568	; 0x92c0
 1001514:	e3404101 	movt	r4, #257	; 0x101
 1001518:	e3001c34 	movw	r1, #3124	; 0xc34
	d_printf(D_INFO, "");
 100151c:	e3015884 	movw	r5, #6276	; 0x1884
{
 1001520:	e24dde75 	sub	sp, sp, #1872	; 0x750
	void *sp = NULL;
 1001524:	e3a03000 	mov	r3, #0
	d_printf(D_INFO, "");
 1001528:	e3405101 	movt	r5, #257	; 0x101
	d_printf(D_INFO, "** Acquisition State (g_acq_state: 0x%08x) **", &g_acq_state);
 100152c:	e1a02004 	mov	r2, r4
 1001530:	e3401101 	movt	r1, #257	; 0x101
 1001534:	e3a00002 	mov	r0, #2
	void *sp = NULL;
 1001538:	e58d374c 	str	r3, [sp, #1868]	; 0x74c
	d_printf(D_INFO, "** Acquisition State (g_acq_state: 0x%08x) **", &g_acq_state);
 100153c:	eb0002e3 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "");
 1001540:	e1a01005 	mov	r1, r5
 1001544:	e3a00002 	mov	r0, #2
 1001548:	eb0002e0 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts", (void*)&sp);
 100154c:	e28d2d1d 	add	r2, sp, #1856	; 0x740
 1001550:	e3001c64 	movw	r1, #3172	; 0xc64
 1001554:	e282200c 	add	r2, r2, #12
 1001558:	e3401101 	movt	r1, #257	; 0x101
 100155c:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "");
	d_printf(D_INFO, "acq_mode_flags        = 0x%08x", g_acq_state.acq_mode_flags);
	d_printf(D_INFO, "state                 = %d [%s]", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 1001560:	e3016abc 	movw	r6, #6844	; 0x1abc
	d_printf(D_INFO, "I think the stack is at 0x%08x or thereabouts", (void*)&sp);
 1001564:	eb0002d9 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "");
 1001568:	e1a01005 	mov	r1, r5
 100156c:	e3a00002 	mov	r0, #2
 1001570:	eb0002d6 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "acq_mode_flags        = 0x%08x", g_acq_state.acq_mode_flags);
 1001574:	e3001c94 	movw	r1, #3220	; 0xc94
 1001578:	e594275c 	ldr	r2, [r4, #1884]	; 0x75c
 100157c:	e3401101 	movt	r1, #257	; 0x101
 1001580:	e3a00002 	mov	r0, #2
 1001584:	eb0002d1 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "state                 = %d [%s]", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 1001588:	e5943000 	ldr	r3, [r4]
 100158c:	e3a00002 	mov	r0, #2
 1001590:	e3406101 	movt	r6, #257	; 0x101
 1001594:	e3001cb4 	movw	r1, #3252	; 0xcb4
 1001598:	e3401101 	movt	r1, #257	; 0x101
	d_printf(D_INFO, "pre_sampct            = %d wavepoints", g_acq_state.pre_sampct);
	d_printf(D_INFO, "post_sampct           = %d wavepoints", g_acq_state.post_sampct);
	d_printf(D_INFO, "num_acq_request       = %d waves", g_acq_state.num_acq_request);
	d_printf(D_INFO, "num_acq_made          = %d waves", g_acq_state.num_acq_made);
	d_printf(D_INFO, "");
	d_printf(D_INFO, "s.num_acq_total       = %d", g_acq_state.stats.num_acq_total);
 100159c:	e2848e79 	add	r8, r4, #1936	; 0x790
	d_printf(D_INFO, "state                 = %d [%s]", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 10015a0:	e1a02003 	mov	r2, r3
	d_printf(D_INFO, "s.num_alloc_err_total = %d", g_acq_state.stats.num_alloc_err_total);
 10015a4:	e2849d1f 	add	r9, r4, #1984	; 0x7c0
	d_printf(D_INFO, "state                 = %d [%s]", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 10015a8:	e0863013 	add	r3, r6, r3, lsl r0
	d_printf(D_INFO, "s.num_alloc_total     = %d", g_acq_state.stats.num_alloc_total);
	d_printf(D_INFO, "s.num_err_total       = %d", g_acq_state.stats.num_err_total);
 10015ac:	e2847e7b 	add	r7, r4, #1968	; 0x7b0
	d_printf(D_INFO, "s.num_post_total      = %d", g_acq_state.stats.num_post_total);
 10015b0:	e284ae7a 	add	sl, r4, #1952	; 0x7a0
	d_printf(D_INFO, "state                 = %d [%s]", g_acq_state.state, acq_state_to_str[g_acq_state.state]);
 10015b4:	e5933004 	ldr	r3, [r3, #4]
 10015b8:	eb0002c4 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "sub_state             = %d [%s]", g_acq_state.sub_state, acq_substate_to_str[g_acq_state.sub_state]);
 10015bc:	e5942004 	ldr	r2, [r4, #4]
 10015c0:	e3a00002 	mov	r0, #2
 10015c4:	e3001cd4 	movw	r1, #3284	; 0xcd4
 10015c8:	e3401101 	movt	r1, #257	; 0x101
 10015cc:	e0866012 	add	r6, r6, r2, lsl r0
 10015d0:	e596301c 	ldr	r3, [r6, #28]
 10015d4:	eb0002bd 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "acq_current           = 0x%08x", g_acq_state.acq_current);
 10015d8:	e3001cf4 	movw	r1, #3316	; 0xcf4
 10015dc:	e59427d4 	ldr	r2, [r4, #2004]	; 0x7d4
 10015e0:	e3401101 	movt	r1, #257	; 0x101
 10015e4:	e3a00002 	mov	r0, #2
 10015e8:	eb0002b8 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "acq_first             = 0x%08x", g_acq_state.acq_first);
 10015ec:	e3001d14 	movw	r1, #3348	; 0xd14
 10015f0:	e59427d0 	ldr	r2, [r4, #2000]	; 0x7d0
 10015f4:	e3401101 	movt	r1, #257	; 0x101
 10015f8:	e3a00002 	mov	r0, #2
 10015fc:	eb0002b3 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "dma                   = 0x%08x", g_acq_state.dma);
 1001600:	e2841010 	add	r1, r4, #16
 1001604:	e3002748 	movw	r2, #1864	; 0x748
 1001608:	e1a0000d 	mov	r0, sp
 100160c:	eb00221b 	bl	1009e80 <memcpy>
 1001610:	e2843008 	add	r3, r4, #8
 1001614:	e3001d34 	movw	r1, #3380	; 0xd34
 1001618:	e893000c 	ldm	r3, {r2, r3}
 100161c:	e3401101 	movt	r1, #257	; 0x101
 1001620:	e3a00002 	mov	r0, #2
	d_printf(D_INFO, "s.num_pre_total       = %d", g_acq_state.stats.num_pre_total);
	d_printf(D_INFO, "s.num_pre_fill_total  = %d", g_acq_state.stats.num_pre_fill_total);
	d_printf(D_INFO, "s.num_samples         = %d", g_acq_state.stats.num_samples);
	d_printf(D_INFO, "s.num_irqs            = %d", g_acq_state.stats.num_irqs);
 1001624:	e2844e7d 	add	r4, r4, #2000	; 0x7d0
	d_printf(D_INFO, "dma                   = 0x%08x", g_acq_state.dma);
 1001628:	eb0002a8 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "dma_config            = 0x%08x", g_acq_state.dma_config);
 100162c:	e3001d54 	movw	r1, #3412	; 0xd54
 1001630:	e5142078 	ldr	r2, [r4, #-120]	; 0xffffff88
 1001634:	e3401101 	movt	r1, #257	; 0x101
 1001638:	e3a00002 	mov	r0, #2
 100163c:	eb0002a3 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "demux_reg             = 0x%02x", g_acq_state.demux_reg);
 1001640:	e3001d74 	movw	r1, #3444	; 0xd74
 1001644:	e5142050 	ldr	r2, [r4, #-80]	; 0xffffffb0
 1001648:	e3401101 	movt	r1, #257	; 0x101
 100164c:	e3a00002 	mov	r0, #2
 1001650:	eb00029e 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "");
 1001654:	e1a01005 	mov	r1, r5
 1001658:	e3a00002 	mov	r0, #2
 100165c:	eb00029b 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "pre_buffsz            = %d bytes (0x%08x)", g_acq_state.pre_buffsz, g_acq_state.pre_buffsz);
 1001660:	e5143070 	ldr	r3, [r4, #-112]	; 0xffffff90
 1001664:	e3001d94 	movw	r1, #3476	; 0xd94
 1001668:	e3401101 	movt	r1, #257	; 0x101
 100166c:	e3a00002 	mov	r0, #2
 1001670:	e1a02003 	mov	r2, r3
 1001674:	eb000295 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "post_buffsz           = %d bytes (0x%08x)", g_acq_state.post_buffsz, g_acq_state.post_buffsz);
 1001678:	e514306c 	ldr	r3, [r4, #-108]	; 0xffffff94
 100167c:	e3001dc0 	movw	r1, #3520	; 0xdc0
 1001680:	e3401101 	movt	r1, #257	; 0x101
 1001684:	e3a00002 	mov	r0, #2
 1001688:	e1a02003 	mov	r2, r3
 100168c:	eb00028f 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "total_buffsz          = %d bytes (0x%08x)", g_acq_state.total_buffsz, g_acq_state.total_buffsz);
 1001690:	e5143068 	ldr	r3, [r4, #-104]	; 0xffffff98
 1001694:	e3001dec 	movw	r1, #3564	; 0xdec
 1001698:	e3401101 	movt	r1, #257	; 0x101
 100169c:	e3a00002 	mov	r0, #2
 10016a0:	e1a02003 	mov	r2, r3
 10016a4:	eb000289 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "pre_sampct            = %d wavepoints", g_acq_state.pre_sampct);
 10016a8:	e3001e18 	movw	r1, #3608	; 0xe18
 10016ac:	e5142058 	ldr	r2, [r4, #-88]	; 0xffffffa8
 10016b0:	e3401101 	movt	r1, #257	; 0x101
 10016b4:	e3a00002 	mov	r0, #2
 10016b8:	eb000284 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "post_sampct           = %d wavepoints", g_acq_state.post_sampct);
 10016bc:	e3001e40 	movw	r1, #3648	; 0xe40
 10016c0:	e5142054 	ldr	r2, [r4, #-84]	; 0xffffffac
 10016c4:	e3401101 	movt	r1, #257	; 0x101
 10016c8:	e3a00002 	mov	r0, #2
 10016cc:	eb00027f 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "num_acq_request       = %d waves", g_acq_state.num_acq_request);
 10016d0:	e3001e68 	movw	r1, #3688	; 0xe68
 10016d4:	e5142060 	ldr	r2, [r4, #-96]	; 0xffffffa0
 10016d8:	e3401101 	movt	r1, #257	; 0x101
 10016dc:	e3a00002 	mov	r0, #2
 10016e0:	eb00027a 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "num_acq_made          = %d waves", g_acq_state.num_acq_made);
 10016e4:	e3001e8c 	movw	r1, #3724	; 0xe8c
 10016e8:	e514205c 	ldr	r2, [r4, #-92]	; 0xffffffa4
 10016ec:	e3401101 	movt	r1, #257	; 0x101
 10016f0:	e3a00002 	mov	r0, #2
 10016f4:	eb000275 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "");
 10016f8:	e1a01005 	mov	r1, r5
 10016fc:	e3a00002 	mov	r0, #2
 1001700:	eb000272 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "s.num_acq_total       = %d", g_acq_state.stats.num_acq_total);
 1001704:	e3001eb0 	movw	r1, #3760	; 0xeb0
 1001708:	e14820d8 	ldrd	r2, [r8, #-8]
 100170c:	e3401101 	movt	r1, #257	; 0x101
 1001710:	e3a00002 	mov	r0, #2
 1001714:	eb00026d 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "s.num_alloc_err_total = %d", g_acq_state.stats.num_alloc_err_total);
 1001718:	e3001ecc 	movw	r1, #3788	; 0xecc
 100171c:	e14920d8 	ldrd	r2, [r9, #-8]
 1001720:	e3401101 	movt	r1, #257	; 0x101
 1001724:	e3a00002 	mov	r0, #2
 1001728:	eb000268 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "s.num_alloc_total     = %d", g_acq_state.stats.num_alloc_total);
 100172c:	e3001ee8 	movw	r1, #3816	; 0xee8
 1001730:	e1c920d0 	ldrd	r2, [r9]
 1001734:	e3401101 	movt	r1, #257	; 0x101
 1001738:	e3a00002 	mov	r0, #2
 100173c:	eb000263 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "s.num_err_total       = %d", g_acq_state.stats.num_err_total);
 1001740:	e3001f04 	movw	r1, #3844	; 0xf04
 1001744:	e14720d8 	ldrd	r2, [r7, #-8]
 1001748:	e3401101 	movt	r1, #257	; 0x101
 100174c:	e3a00002 	mov	r0, #2
 1001750:	eb00025e 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "s.num_post_total      = %d", g_acq_state.stats.num_post_total);
 1001754:	e3001f20 	movw	r1, #3872	; 0xf20
 1001758:	e1ca20d0 	ldrd	r2, [sl]
 100175c:	e3401101 	movt	r1, #257	; 0x101
 1001760:	e3a00002 	mov	r0, #2
 1001764:	eb000259 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "s.num_pre_total       = %d", g_acq_state.stats.num_pre_total);
 1001768:	e3001f3c 	movw	r1, #3900	; 0xf3c
 100176c:	e1c820d0 	ldrd	r2, [r8]
 1001770:	e3401101 	movt	r1, #257	; 0x101
 1001774:	e3a00002 	mov	r0, #2
 1001778:	eb000254 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "s.num_pre_fill_total  = %d", g_acq_state.stats.num_pre_fill_total);
 100177c:	e3001f58 	movw	r1, #3928	; 0xf58
 1001780:	e14a20d8 	ldrd	r2, [sl, #-8]
 1001784:	e3401101 	movt	r1, #257	; 0x101
 1001788:	e3a00002 	mov	r0, #2
 100178c:	eb00024f 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "s.num_samples         = %d", g_acq_state.stats.num_samples);
 1001790:	e3001f74 	movw	r1, #3956	; 0xf74
 1001794:	e1c720d0 	ldrd	r2, [r7]
 1001798:	e3401101 	movt	r1, #257	; 0x101
 100179c:	e3a00002 	mov	r0, #2
 10017a0:	eb00024a 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "s.num_irqs            = %d", g_acq_state.stats.num_irqs);
 10017a4:	e3001f90 	movw	r1, #3984	; 0xf90
 10017a8:	e14420d8 	ldrd	r2, [r4, #-8]
 10017ac:	e3401101 	movt	r1, #257	; 0x101
 10017b0:	e3a00002 	mov	r0, #2
 10017b4:	eb000245 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "");
 10017b8:	e1a01005 	mov	r1, r5
 10017bc:	e3a00002 	mov	r0, #2
 10017c0:	eb000242 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "** End **");
 10017c4:	e3001fac 	movw	r1, #4012	; 0xfac
 10017c8:	e3a00002 	mov	r0, #2
 10017cc:	e3401101 	movt	r1, #257	; 0x101
 10017d0:	eb00023e 	bl	10020d0 <d_printf>
}
 10017d4:	e28dde75 	add	sp, sp, #1872	; 0x750
 10017d8:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

010017dc <acq_debug_dump_wavedata>:
 * Dump contents of buffer in active acquisition.
 *
 * @param	prepost		0 = pre, 1 = post
 */
void acq_debug_dump_wavedata()
{
 10017dc:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	uint32_t sz;
	uint32_t i;

	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
		sz = g_acq_state.pre_buffsz;
 10017e0:	e30952c0 	movw	r5, #37568	; 0x92c0
 10017e4:	e3405101 	movt	r5, #257	; 0x101
	}

	sz /= 4;

	for(i = 0; i <= sz; i += 2) {
		d_printf(D_INFO, "0x%08x: 0x%08x 0x%08x", i * 4, *(g_acq_state.acq_current->buff_acq + i), *(g_acq_state.acq_current->buff_acq + i + 1));
 10017e8:	e3017018 	movw	r7, #4120	; 0x1018
 10017ec:	e3407101 	movt	r7, #257	; 0x101
		sz = g_acq_state.pre_buffsz;
 10017f0:	e3a04000 	mov	r4, #0
	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
 10017f4:	e5953004 	ldr	r3, [r5, #4]
{
 10017f8:	e24dd00c 	sub	sp, sp, #12
		sz = g_acq_state.pre_buffsz;
 10017fc:	e5952760 	ldr	r2, [r5, #1888]	; 0x760
	if(g_acq_state.sub_state == ACQSUBST_PRE_TRIG_FILL || g_acq_state.sub_state == ACQSUBST_PRE_TRIG_WAIT) {
 1001800:	e2433001 	sub	r3, r3, #1
 1001804:	e3530001 	cmp	r3, #1
		sz = g_acq_state.post_buffsz;
 1001808:	85956764 	ldrhi	r6, [r5, #1892]	; 0x764
		sz = g_acq_state.pre_buffsz;
 100180c:	91a06002 	movls	r6, r2
		d_printf(D_INFO, "** Waveform Data (Pre-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001810:	93001fb8 	movwls	r1, #4024	; 0xfb8
		d_printf(D_INFO, "** Waveform Data (Post-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001814:	83001fe8 	movwhi	r1, #4072	; 0xfe8
		d_printf(D_INFO, "** Waveform Data (Pre-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001818:	93401101 	movtls	r1, #257	; 0x101
 100181c:	93a00002 	movls	r0, #2
 1001820:	e3c66007 	bic	r6, r6, #7
		d_printf(D_INFO, "** Waveform Data (Post-Trigger) -- %d bytes **", g_acq_state.pre_buffsz);
 1001824:	83401101 	movthi	r1, #257	; 0x101
 1001828:	e2866008 	add	r6, r6, #8
 100182c:	83a00002 	movhi	r0, #2
 1001830:	eb000226 	bl	10020d0 <d_printf>
		d_printf(D_INFO, "0x%08x: 0x%08x 0x%08x", i * 4, *(g_acq_state.acq_current->buff_acq + i), *(g_acq_state.acq_current->buff_acq + i + 1));
 1001834:	e59537d4 	ldr	r3, [r5, #2004]	; 0x7d4
 1001838:	e1a02004 	mov	r2, r4
 100183c:	e1a01007 	mov	r1, r7
 1001840:	e3a00002 	mov	r0, #2
 1001844:	e593c008 	ldr	ip, [r3, #8]
 1001848:	e7bc3004 	ldr	r3, [ip, r4]!
 100184c:	e2844008 	add	r4, r4, #8
 1001850:	e59cc004 	ldr	ip, [ip, #4]
 1001854:	e58dc000 	str	ip, [sp]
 1001858:	eb00021c 	bl	10020d0 <d_printf>
	for(i = 0; i <= sz; i += 2) {
 100185c:	e1560004 	cmp	r6, r4
 1001860:	1afffff3 	bne	1001834 <acq_debug_dump_wavedata+0x58>
	}

	d_printf(D_INFO, "** End of Waveform Data **");
 1001864:	e3011030 	movw	r1, #4144	; 0x1030
 1001868:	e3a00002 	mov	r0, #2
 100186c:	e3401101 	movt	r1, #257	; 0x101
}
 1001870:	e28dd00c 	add	sp, sp, #12
 1001874:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
	d_printf(D_INFO, "** End of Waveform Data **");
 1001878:	ea000214 	b	10020d0 <d_printf>

0100187c <fabcfg_read>:
 *
 * @return	data	Data returned
 */
uint32_t fabcfg_read(uint32_t reg)
{
	reg &= FAB_CFG_ADDR_MASK;
 100187c:	e7eb0050 	ubfx	r0, r0, #0, #12
	return Xil_In32(AXI_CFG_BRAM_BASE_ADDRESS + (reg * 4));
 1001880:	e2800201 	add	r0, r0, #268435456	; 0x10000000
 1001884:	e1a00100 	lsl	r0, r0, #2
 1001888:	e5900000 	ldr	r0, [r0]
}
 100188c:	e12fff1e 	bx	lr

01001890 <fabcfg_write>:
 * @param	reg		Register index
 * @param	data	Data to write
 */
void fabcfg_write(uint32_t reg, uint32_t data)
{
	reg &= FAB_CFG_ADDR_MASK;
 1001890:	e7eb0050 	ubfx	r0, r0, #0, #12
	Xil_Out32(AXI_CFG_BRAM_BASE_ADDRESS + (reg * 4), data);
 1001894:	e2800201 	add	r0, r0, #268435456	; 0x10000000
 1001898:	e1a00100 	lsl	r0, r0, #2
	*LocalAddr = Value;
 100189c:	e5801000 	str	r1, [r0]
}
 10018a0:	e12fff1e 	bx	lr

010018a4 <fabcfg_commit>:
{
	int timeout = 1000;

	// Drive COMMIT for 10us (TODO: PL needs to ignore continuously held COMMIT signal as this will
	// lead to DONE never reading HIGH.)
	XGpioPs_WritePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 10018a4:	e59f0094 	ldr	r0, [pc, #148]	; 1001940 <fabcfg_commit+0x9c>
 10018a8:	e3a02001 	mov	r2, #1
{
 10018ac:	e92d4070 	push	{r4, r5, r6, lr}
	XGpioPs_WritePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 10018b0:	e3a01039 	mov	r1, #57	; 0x39
	bogo_delay(1);
	XGpioPs_WritePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 0);

	// Read the DONE pin and wait for a logic HIGH.  (Wait up to 10ms.)
	d_start_timing(15);
	while(timeout--) {
 10018b4:	e30043e7 	movw	r4, #999	; 0x3e7
		if(XGpioPs_ReadPin(&g_hal.xgpio_ps, FAB_CFG_EMIO_DONE)) {
 10018b8:	e1a05000 	mov	r5, r0
	XGpioPs_WritePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 10018bc:	eb000c2f 	bl	1004980 <XGpioPs_WritePin>
	bogo_delay(1);
 10018c0:	e3a00001 	mov	r0, #1
 10018c4:	eb0001db 	bl	1002038 <bogo_delay>
	XGpioPs_WritePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 0);
 10018c8:	e1a00005 	mov	r0, r5
 10018cc:	e3a02000 	mov	r2, #0
 10018d0:	e3a01039 	mov	r1, #57	; 0x39
 10018d4:	eb000c29 	bl	1004980 <XGpioPs_WritePin>
	d_start_timing(15);
 10018d8:	e3a0000f 	mov	r0, #15
 10018dc:	eb0003a8 	bl	1002784 <d_start_timing>
	while(timeout--) {
 10018e0:	ea000004 	b	10018f8 <fabcfg_commit+0x54>
 10018e4:	e2444001 	sub	r4, r4, #1
			break;
		}
		bogo_delay(1);
 10018e8:	e3a00001 	mov	r0, #1
 10018ec:	eb0001d1 	bl	1002038 <bogo_delay>
	while(timeout--) {
 10018f0:	e3740001 	cmn	r4, #1
 10018f4:	0a00000e 	beq	1001934 <fabcfg_commit+0x90>
		if(XGpioPs_ReadPin(&g_hal.xgpio_ps, FAB_CFG_EMIO_DONE)) {
 10018f8:	e3a0103a 	mov	r1, #58	; 0x3a
 10018fc:	e1a00005 	mov	r0, r5
 1001900:	eb000be5 	bl	100489c <XGpioPs_ReadPin>
 1001904:	e3500000 	cmp	r0, #0
 1001908:	0afffff5 	beq	10018e4 <fabcfg_commit+0x40>
	}
	d_stop_timing(15);
 100190c:	e3a0000f 	mov	r0, #15
 1001910:	eb0003b8 	bl	10027f8 <d_stop_timing>
	//d_dump_timing_ex("FabCfg commit", 15);

	if(timeout == 0) {
 1001914:	e3540000 	cmp	r4, #0
 1001918:	18bd8070 	popne	{r4, r5, r6, pc}
		d_printf(D_ERROR, "FabCfg: Timeout waiting for fabric to respond to COMMIT");
 100191c:	e3011134 	movw	r1, #4404	; 0x1134
 1001920:	e3a00004 	mov	r0, #4
 1001924:	e3401101 	movt	r1, #257	; 0x101
 1001928:	eb0001e8 	bl	10020d0 <d_printf>
		exit(-1);
 100192c:	e3e00000 	mvn	r0, #0
 1001930:	fa001c14 	blx	1008988 <exit>
	d_stop_timing(15);
 1001934:	e3a0000f 	mov	r0, #15
	}
}
 1001938:	e8bd4070 	pop	{r4, r5, r6, lr}
	d_stop_timing(15);
 100193c:	ea0003ad 	b	10027f8 <d_stop_timing>
 1001940:	01019abc 	.word	0x01019abc

01001944 <fabcfg_init>:
{
 1001944:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1001948:	e3a02001 	mov	r2, #1
{
 100194c:	e24dd00c 	sub	sp, sp, #12
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1001950:	e3a01039 	mov	r1, #57	; 0x39
	return *(volatile u32 *) Addr;
 1001954:	e3a05101 	mov	r5, #1073741824	; 0x40000000
 1001958:	e59f0160 	ldr	r0, [pc, #352]	; 1001ac0 <fabcfg_init+0x17c>
 100195c:	eb000cca 	bl	1004c8c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, FAB_CFG_EMIO_COMMIT, 1);
 1001960:	e3a02001 	mov	r2, #1
 1001964:	e3a01039 	mov	r1, #57	; 0x39
 1001968:	e59f0150 	ldr	r0, [pc, #336]	; 1001ac0 <fabcfg_init+0x17c>
 100196c:	eb000c43 	bl	1004a80 <XGpioPs_SetDirectionPin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, FAB_CFG_EMIO_DONE, 0);
 1001970:	e3a02000 	mov	r2, #0
 1001974:	e3a0103a 	mov	r1, #58	; 0x3a
 1001978:	e59f0140 	ldr	r0, [pc, #320]	; 1001ac0 <fabcfg_init+0x17c>
 100197c:	eb000c3f 	bl	1004a80 <XGpioPs_SetDirectionPin>
	fabcfg_commit();
 1001980:	ebffffc7 	bl	10018a4 <fabcfg_commit>
 1001984:	e5952008 	ldr	r2, [r5, #8]
	if(magic == FAB_MAGIC_VALUE) {
 1001988:	e3073670 	movw	r3, #30320	; 0x7670
 100198c:	e345336d 	movt	r3, #21357	; 0x536d
 1001990:	e1520003 	cmp	r2, r3
 1001994:	1a000043 	bne	1001aa8 <fabcfg_init+0x164>
		d_printf(D_INFO, "FabCfg: Magic value: 0x%08x - OK", magic);
 1001998:	e301116c 	movw	r1, #4460	; 0x116c
 100199c:	e30062d0 	movw	r6, #720	; 0x2d0
 10019a0:	e3401101 	movt	r1, #257	; 0x101
 10019a4:	e3a00002 	mov	r0, #2
 10019a8:	e3406101 	movt	r6, #257	; 0x101
			d_printf(D_EXINFO, "FabCfg: DummyTest1 value: 0x%08x - OK", test);
 10019ac:	e30181fc 	movw	r8, #4604	; 0x11fc
			d_printf(D_EXINFO, "FabCfg: DummyTest2 value: 0x%08x - OK", test);
 10019b0:	e3017260 	movw	r7, #4704	; 0x1260
 10019b4:	e2869018 	add	r9, r6, #24
		d_printf(D_INFO, "FabCfg: Magic value: 0x%08x - OK", magic);
 10019b8:	eb0001c4 	bl	10020d0 <d_printf>
			d_printf(D_EXINFO, "FabCfg: DummyTest1 value: 0x%08x - OK", test);
 10019bc:	e3408101 	movt	r8, #257	; 0x101
	d_printf(D_INFO, "FabCfg: Running %d test patterns of register interface", FBCFG_NUM_TEST_PATTERNS);
 10019c0:	e3011190 	movw	r1, #4496	; 0x1190
			d_printf(D_EXINFO, "FabCfg: DummyTest2 value: 0x%08x - OK", test);
 10019c4:	e3407101 	movt	r7, #257	; 0x101
	d_printf(D_INFO, "FabCfg: Running %d test patterns of register interface", FBCFG_NUM_TEST_PATTERNS);
 10019c8:	e3401101 	movt	r1, #257	; 0x101
 10019cc:	e3a02006 	mov	r2, #6
 10019d0:	e3a00002 	mov	r0, #2
 10019d4:	eb0001bd 	bl	10020d0 <d_printf>
		fabcfg_write(FAB_CFG_DUMMY1, fbcfg_dummy_tests[i]);
 10019d8:	e4964004 	ldr	r4, [r6], #4
	*LocalAddr = Value;
 10019dc:	e5854000 	str	r4, [r5]
		fabcfg_commit();
 10019e0:	ebffffaf 	bl	10018a4 <fabcfg_commit>
	return *(volatile u32 *) Addr;
 10019e4:	e5952000 	ldr	r2, [r5]
		if(test == fbcfg_dummy_tests[i]) {
 10019e8:	e1540002 	cmp	r4, r2
 10019ec:	1a00001d 	bne	1001a68 <fabcfg_init+0x124>
			d_printf(D_EXINFO, "FabCfg: DummyTest1 value: 0x%08x - OK", test);
 10019f0:	e1a02004 	mov	r2, r4
 10019f4:	e1a01008 	mov	r1, r8
 10019f8:	e3a00001 	mov	r0, #1
 10019fc:	eb0001b3 	bl	10020d0 <d_printf>
 1001a00:	e5952004 	ldr	r2, [r5, #4]
		if(test == fbcfg_dummy_tests[i]) {
 1001a04:	e1540002 	cmp	r4, r2
 1001a08:	1a00001e 	bne	1001a88 <fabcfg_init+0x144>
			d_printf(D_EXINFO, "FabCfg: DummyTest2 value: 0x%08x - OK", test);
 1001a0c:	e1a02004 	mov	r2, r4
 1001a10:	e1a01007 	mov	r1, r7
 1001a14:	e3a00001 	mov	r0, #1
 1001a18:	eb0001ac 	bl	10020d0 <d_printf>
	for(i = 0; i < FBCFG_NUM_TEST_PATTERNS; i++) {
 1001a1c:	e1590006 	cmp	r9, r6
 1001a20:	1affffec 	bne	10019d8 <fabcfg_init+0x94>
	d_printf(D_INFO, "FabCfg: All tests passed");
 1001a24:	e30112c4 	movw	r1, #4804	; 0x12c4
 1001a28:	e3a00002 	mov	r0, #2
 1001a2c:	e3401101 	movt	r1, #257	; 0x101
 1001a30:	eb0001a6 	bl	10020d0 <d_printf>
 1001a34:	e595300c 	ldr	r3, [r5, #12]
	d_printf(D_INFO, "FabCfg: Bitstream version %d.%02d, code 0x%04x, userid 0x%08x", \
 1001a38:	e30112e0 	movw	r1, #4832	; 0x12e0
 1001a3c:	e595e010 	ldr	lr, [r5, #16]
 1001a40:	e3401101 	movt	r1, #257	; 0x101
 1001a44:	e3a00002 	mov	r0, #2
 1001a48:	e7e72453 	ubfx	r2, r3, #8, #8
	ver_uh = (version & 0xffff0000) >> 16;
 1001a4c:	e1a0c823 	lsr	ip, r3, #16
	d_printf(D_INFO, "FabCfg: Bitstream version %d.%02d, code 0x%04x, userid 0x%08x", \
 1001a50:	e58de004 	str	lr, [sp, #4]
 1001a54:	e6ef3073 	uxtb	r3, r3
 1001a58:	e58dc000 	str	ip, [sp]
 1001a5c:	eb00019b 	bl	10020d0 <d_printf>
}
 1001a60:	e28dd00c 	add	sp, sp, #12
 1001a64:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
			d_printf(D_ERROR, "FabCfg: DummyTest1 value: 0x%08x - Not OK, Expect 0x%08x", test, FAB_TEST_VALUE1);
 1001a68:	e30a3aaa 	movw	r3, #43690	; 0xaaaa
 1001a6c:	e3011224 	movw	r1, #4644	; 0x1224
 1001a70:	e3a00004 	mov	r0, #4
 1001a74:	e34a3aaa 	movt	r3, #43690	; 0xaaaa
 1001a78:	e3401101 	movt	r1, #257	; 0x101
 1001a7c:	eb000193 	bl	10020d0 <d_printf>
			exit(-1);
 1001a80:	e3e00000 	mvn	r0, #0
 1001a84:	fa001bbf 	blx	1008988 <exit>
			d_printf(D_ERROR, "FabCfg: DummyTest2 value: 0x%08x - Not OK, Expect 0x%08x", test, FAB_TEST_VALUE1);
 1001a88:	e30a3aaa 	movw	r3, #43690	; 0xaaaa
 1001a8c:	e3011288 	movw	r1, #4744	; 0x1288
 1001a90:	e3a00004 	mov	r0, #4
 1001a94:	e34a3aaa 	movt	r3, #43690	; 0xaaaa
 1001a98:	e3401101 	movt	r1, #257	; 0x101
 1001a9c:	eb00018b 	bl	10020d0 <d_printf>
			exit(-1);
 1001aa0:	e3e00000 	mvn	r0, #0
 1001aa4:	fa001bb7 	blx	1008988 <exit>
		d_printf(D_ERROR, "FabCfg: Magic value: 0x%08x - Not OK, Expect 0x%08x", magic, FAB_MAGIC_VALUE);
 1001aa8:	e30111c8 	movw	r1, #4552	; 0x11c8
 1001aac:	e3a00004 	mov	r0, #4
 1001ab0:	e3401101 	movt	r1, #257	; 0x101
 1001ab4:	eb000185 	bl	10020d0 <d_printf>
		exit(-1);
 1001ab8:	e3e00000 	mvn	r0, #0
 1001abc:	fa001bb1 	blx	1008988 <exit>
 1001ac0:	01019abc 	.word	0x01019abc
 1001ac4:	00000000 	.word	0x00000000

01001ac8 <irq_xscutimer>:
 */
volatile void irq_xscutimer(void *callback)
{
	XScuTimer *timer = (XScuTimer *) callback;

	if(XScuTimer_IsExpired(timer)) {
 1001ac8:	e5903004 	ldr	r3, [r0, #4]
 1001acc:	e593300c 	ldr	r3, [r3, #12]
 1001ad0:	e3130001 	tst	r3, #1
		g_hal.g_timer_overflow++;
 1001ad4:	13093a98 	movwne	r3, #39576	; 0x9a98
 1001ad8:	13403101 	movtne	r3, #257	; 0x101
 1001adc:	1593204c 	ldrne	r2, [r3, #76]	; 0x4c
 1001ae0:	12822001 	addne	r2, r2, #1
 1001ae4:	1583204c 	strne	r2, [r3, #76]	; 0x4c
	}
}
 1001ae8:	e12fff1e 	bx	lr

01001aec <d_printf.constprop.1>:
 * @param	...			Varadic args
 *
 * @note	For formats besides D_RAW, this function appends \r\n to all outputs and prints info/warn/error code and
 * 			optionally prints the system timer.
 */
void d_printf(int debug_code, char *fmt, ...)
 1001aec:	e92d000e 	push	{r1, r2, r3}
			case D_EXINFO:
				print("[--] ");							// dull white text (default)
				break;

			case D_INFO:
				print("\033[0;97m[ii] "); 				// bright white text
 1001af0:	e3010320 	movw	r0, #4896	; 0x1320
void d_printf(int debug_code, char *fmt, ...)
 1001af4:	e92d40d0 	push	{r4, r6, r7, lr}
 1001af8:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 1001afc:	e24dd01c 	sub	sp, sp, #28
				print("\033[0;97m[ii] "); 				// bright white text
 1001b00:	e3400101 	movt	r0, #257	; 0x101
 1001b04:	eb001449 	bl	1006c30 <print>
				print("\033[97;41m[EE]\033[0;91m ");	// red text
				break;
		}

#if DBG_PRINT_TIMES == 1
		if(g_hal.g_timer_have_init) {
 1001b08:	e3093a98 	movw	r3, #39576	; 0x9a98
 1001b0c:	e3403101 	movt	r3, #257	; 0x101
 1001b10:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 1001b14:	e3540000 	cmp	r4, #0
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
			sec = total_usec / 1000000;
			usec = total_usec % 1000000;
		} else {
			sec = 0;
			usec = 0;
 1001b18:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 1001b1c:	0a00001b 	beq	1001b90 <d_printf.constprop.1+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1001b20:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1001b24:	eddf3b37 	vldr	d19, [pc, #220]	; 1001c08 <d_printf.constprop.1+0x11c>
 1001b28:	eddf2b38 	vldr	d18, [pc, #224]	; 1001c10 <d_printf.constprop.1+0x124>
 1001b2c:	e5922004 	ldr	r2, [r2, #4]
 1001b30:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 1001b34:	e1e02002 	mvn	r2, r2
 1001b38:	ee073a90 	vmov	s15, r3
 1001b3c:	eef80b67 	vcvt.f64.u32	d16, s15
 1001b40:	ee072a90 	vmov	s15, r2
 1001b44:	eef81b67 	vcvt.f64.u32	d17, s15
 1001b48:	ee600ba3 	vmul.f64	d16, d16, d19
 1001b4c:	ee410ba2 	vmla.f64	d16, d17, d18
 1001b50:	ec510b30 	vmov	r0, r1, d16
 1001b54:	fa001b35 	blx	1008830 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 1001b58:	e3042240 	movw	r2, #16960	; 0x4240
 1001b5c:	e3a03000 	mov	r3, #0
 1001b60:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1001b64:	e1a06000 	mov	r6, r0
 1001b68:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 1001b6c:	fa001b12 	blx	10087bc <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 1001b70:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 1001b74:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 1001b78:	e340200f 	movt	r2, #15
 1001b7c:	e3a03000 	mov	r3, #0
 1001b80:	e1a00006 	mov	r0, r6
 1001b84:	e1a01007 	mov	r1, r7
 1001b88:	fa001b0b 	blx	10087bc <__aeabi_uldivmod>
 1001b8c:	e1a03002 	mov	r3, r2
		}

		if(debug_code != D_RAW) {
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 1001b90:	e3012330 	movw	r2, #4912	; 0x1330
 1001b94:	e58d3000 	str	r3, [sp]
 1001b98:	e3402101 	movt	r2, #257	; 0x101
 1001b9c:	e1a03004 	mov	r3, r4
 1001ba0:	e3a01a01 	mov	r1, #4096	; 0x1000
 1001ba4:	e28d000c 	add	r0, sp, #12
 1001ba8:	fa002281 	blx	100a5b4 <snprintf>
			print(time_buffer);
 1001bac:	e28d000c 	add	r0, sp, #12
 1001bb0:	eb00141e 	bl	1006c30 <print>
		}
#endif

		va_list args;
		va_start(args, fmt);
 1001bb4:	e28dca01 	add	ip, sp, #4096	; 0x1000

		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1001bb8:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1001bbc:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1001bc0:	e282202c 	add	r2, r2, #44	; 0x2c
 1001bc4:	e1a0300c 	mov	r3, ip
 1001bc8:	e5922000 	ldr	r2, [r2]
 1001bcc:	e3a01a01 	mov	r1, #4096	; 0x1000
 1001bd0:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 1001bd4:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1001bd8:	fa002be4 	blx	100cb70 <vsnprintf>
		print(buffer);
 1001bdc:	e28d0018 	add	r0, sp, #24
 1001be0:	eb001412 	bl	1006c30 <print>

		if(debug_code != D_RAW) {
			print("\033[m\r\n");
 1001be4:	e301033c 	movw	r0, #4924	; 0x133c
 1001be8:	e3400101 	movt	r0, #257	; 0x101
 1001bec:	eb00140f 	bl	1006c30 <print>
		}

		va_end(args);
	}
}
 1001bf0:	e28dda01 	add	sp, sp, #4096	; 0x1000
 1001bf4:	e28dd01c 	add	sp, sp, #28
 1001bf8:	e8bd40d0 	pop	{r4, r6, r7, lr}
 1001bfc:	e28dd00c 	add	sp, sp, #12
 1001c00:	e12fff1e 	bx	lr
 1001c04:	e320f000 	nop	{0}
 1001c08:	a17f0000 	.word	0xa17f0000
 1001c0c:	41689374 	.word	0x41689374
 1001c10:	a17f0000 	.word	0xa17f0000
 1001c14:	3f689374 	.word	0x3f689374

01001c18 <d_printf.constprop.2>:
void d_printf(int debug_code, char *fmt, ...)
 1001c18:	e92d000e 	push	{r1, r2, r3}
				print("[--] ");							// dull white text (default)
 1001c1c:	e3010344 	movw	r0, #4932	; 0x1344
void d_printf(int debug_code, char *fmt, ...)
 1001c20:	e92d40d0 	push	{r4, r6, r7, lr}
 1001c24:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 1001c28:	e24dd01c 	sub	sp, sp, #28
				print("[--] ");							// dull white text (default)
 1001c2c:	e3400101 	movt	r0, #257	; 0x101
 1001c30:	eb0013fe 	bl	1006c30 <print>
		if(g_hal.g_timer_have_init) {
 1001c34:	e3093a98 	movw	r3, #39576	; 0x9a98
 1001c38:	e3403101 	movt	r3, #257	; 0x101
 1001c3c:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 1001c40:	e3540000 	cmp	r4, #0
			usec = 0;
 1001c44:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 1001c48:	0a00001b 	beq	1001cbc <d_printf.constprop.2+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1001c4c:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1001c50:	eddf3b36 	vldr	d19, [pc, #216]	; 1001d30 <d_printf.constprop.2+0x118>
 1001c54:	eddf2b37 	vldr	d18, [pc, #220]	; 1001d38 <d_printf.constprop.2+0x120>
 1001c58:	e5922004 	ldr	r2, [r2, #4]
 1001c5c:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 1001c60:	e1e02002 	mvn	r2, r2
 1001c64:	ee073a90 	vmov	s15, r3
 1001c68:	eef80b67 	vcvt.f64.u32	d16, s15
 1001c6c:	ee072a90 	vmov	s15, r2
 1001c70:	eef81b67 	vcvt.f64.u32	d17, s15
 1001c74:	ee600ba3 	vmul.f64	d16, d16, d19
 1001c78:	ee410ba2 	vmla.f64	d16, d17, d18
 1001c7c:	ec510b30 	vmov	r0, r1, d16
 1001c80:	fa001aea 	blx	1008830 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 1001c84:	e3042240 	movw	r2, #16960	; 0x4240
 1001c88:	e3a03000 	mov	r3, #0
 1001c8c:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1001c90:	e1a06000 	mov	r6, r0
 1001c94:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 1001c98:	fa001ac7 	blx	10087bc <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 1001c9c:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 1001ca0:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 1001ca4:	e340200f 	movt	r2, #15
 1001ca8:	e3a03000 	mov	r3, #0
 1001cac:	e1a00006 	mov	r0, r6
 1001cb0:	e1a01007 	mov	r1, r7
 1001cb4:	fa001ac0 	blx	10087bc <__aeabi_uldivmod>
 1001cb8:	e1a03002 	mov	r3, r2
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 1001cbc:	e3012330 	movw	r2, #4912	; 0x1330
 1001cc0:	e58d3000 	str	r3, [sp]
 1001cc4:	e3402101 	movt	r2, #257	; 0x101
 1001cc8:	e1a03004 	mov	r3, r4
 1001ccc:	e3a01a01 	mov	r1, #4096	; 0x1000
 1001cd0:	e28d000c 	add	r0, sp, #12
 1001cd4:	fa002236 	blx	100a5b4 <snprintf>
			print(time_buffer);
 1001cd8:	e28d000c 	add	r0, sp, #12
 1001cdc:	eb0013d3 	bl	1006c30 <print>
		va_start(args, fmt);
 1001ce0:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1001ce4:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1001ce8:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1001cec:	e282202c 	add	r2, r2, #44	; 0x2c
 1001cf0:	e1a0300c 	mov	r3, ip
 1001cf4:	e5922000 	ldr	r2, [r2]
 1001cf8:	e3a01a01 	mov	r1, #4096	; 0x1000
 1001cfc:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 1001d00:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1001d04:	fa002b99 	blx	100cb70 <vsnprintf>
		print(buffer);
 1001d08:	e28d0018 	add	r0, sp, #24
 1001d0c:	eb0013c7 	bl	1006c30 <print>
			print("\033[m\r\n");
 1001d10:	e301033c 	movw	r0, #4924	; 0x133c
 1001d14:	e3400101 	movt	r0, #257	; 0x101
 1001d18:	eb0013c4 	bl	1006c30 <print>
}
 1001d1c:	e28dda01 	add	sp, sp, #4096	; 0x1000
 1001d20:	e28dd01c 	add	sp, sp, #28
 1001d24:	e8bd40d0 	pop	{r4, r6, r7, lr}
 1001d28:	e28dd00c 	add	sp, sp, #12
 1001d2c:	e12fff1e 	bx	lr
 1001d30:	a17f0000 	.word	0xa17f0000
 1001d34:	41689374 	.word	0x41689374
 1001d38:	a17f0000 	.word	0xa17f0000
 1001d3c:	3f689374 	.word	0x3f689374

01001d40 <d_printf.constprop.3>:
void d_printf(int debug_code, char *fmt, ...)
 1001d40:	e92d000e 	push	{r1, r2, r3}
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 1001d44:	e301034c 	movw	r0, #4940	; 0x134c
void d_printf(int debug_code, char *fmt, ...)
 1001d48:	e92d40d0 	push	{r4, r6, r7, lr}
 1001d4c:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 1001d50:	e24dd01c 	sub	sp, sp, #28
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 1001d54:	e3400101 	movt	r0, #257	; 0x101
 1001d58:	eb0013b4 	bl	1006c30 <print>
		if(g_hal.g_timer_have_init) {
 1001d5c:	e3093a98 	movw	r3, #39576	; 0x9a98
 1001d60:	e3403101 	movt	r3, #257	; 0x101
 1001d64:	e5934050 	ldr	r4, [r3, #80]	; 0x50
 1001d68:	e3540000 	cmp	r4, #0
			usec = 0;
 1001d6c:	01a03004 	moveq	r3, r4
		if(g_hal.g_timer_have_init) {
 1001d70:	0a00001b 	beq	1001de4 <d_printf.constprop.3+0xa4>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1001d74:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1001d78:	eddf3b36 	vldr	d19, [pc, #216]	; 1001e58 <d_printf.constprop.3+0x118>
 1001d7c:	eddf2b37 	vldr	d18, [pc, #220]	; 1001e60 <d_printf.constprop.3+0x120>
 1001d80:	e5922004 	ldr	r2, [r2, #4]
 1001d84:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 1001d88:	e1e02002 	mvn	r2, r2
 1001d8c:	ee073a90 	vmov	s15, r3
 1001d90:	eef80b67 	vcvt.f64.u32	d16, s15
 1001d94:	ee072a90 	vmov	s15, r2
 1001d98:	eef81b67 	vcvt.f64.u32	d17, s15
 1001d9c:	ee600ba3 	vmul.f64	d16, d16, d19
 1001da0:	ee410ba2 	vmla.f64	d16, d17, d18
 1001da4:	ec510b30 	vmov	r0, r1, d16
 1001da8:	fa001aa0 	blx	1008830 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 1001dac:	e3042240 	movw	r2, #16960	; 0x4240
 1001db0:	e3a03000 	mov	r3, #0
 1001db4:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1001db8:	e1a06000 	mov	r6, r0
 1001dbc:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 1001dc0:	fa001a7d 	blx	10087bc <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 1001dc4:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 1001dc8:	e1a04000 	mov	r4, r0
			usec = total_usec % 1000000;
 1001dcc:	e340200f 	movt	r2, #15
 1001dd0:	e3a03000 	mov	r3, #0
 1001dd4:	e1a00006 	mov	r0, r6
 1001dd8:	e1a01007 	mov	r1, r7
 1001ddc:	fa001a76 	blx	10087bc <__aeabi_uldivmod>
 1001de0:	e1a03002 	mov	r3, r2
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 1001de4:	e3012330 	movw	r2, #4912	; 0x1330
 1001de8:	e58d3000 	str	r3, [sp]
 1001dec:	e3402101 	movt	r2, #257	; 0x101
 1001df0:	e1a03004 	mov	r3, r4
 1001df4:	e3a01a01 	mov	r1, #4096	; 0x1000
 1001df8:	e28d000c 	add	r0, sp, #12
 1001dfc:	fa0021ec 	blx	100a5b4 <snprintf>
			print(time_buffer);
 1001e00:	e28d000c 	add	r0, sp, #12
 1001e04:	eb001389 	bl	1006c30 <print>
		va_start(args, fmt);
 1001e08:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1001e0c:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1001e10:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1001e14:	e282202c 	add	r2, r2, #44	; 0x2c
 1001e18:	e1a0300c 	mov	r3, ip
 1001e1c:	e5922000 	ldr	r2, [r2]
 1001e20:	e3a01a01 	mov	r1, #4096	; 0x1000
 1001e24:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 1001e28:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1001e2c:	fa002b4f 	blx	100cb70 <vsnprintf>
		print(buffer);
 1001e30:	e28d0018 	add	r0, sp, #24
 1001e34:	eb00137d 	bl	1006c30 <print>
			print("\033[m\r\n");
 1001e38:	e301033c 	movw	r0, #4924	; 0x133c
 1001e3c:	e3400101 	movt	r0, #257	; 0x101
 1001e40:	eb00137a 	bl	1006c30 <print>
}
 1001e44:	e28dda01 	add	sp, sp, #4096	; 0x1000
 1001e48:	e28dd01c 	add	sp, sp, #28
 1001e4c:	e8bd40d0 	pop	{r4, r6, r7, lr}
 1001e50:	e28dd00c 	add	sp, sp, #12
 1001e54:	e12fff1e 	bx	lr
 1001e58:	a17f0000 	.word	0xa17f0000
 1001e5c:	41689374 	.word	0x41689374
 1001e60:	a17f0000 	.word	0xa17f0000
 1001e64:	3f689374 	.word	0x3f689374

01001e68 <d_xilinx_assert>:
/**
 * Xilinx assert handler.
 */
void d_xilinx_assert(const char8 *file, s32 line)
{
	d_printf(D_ERROR, "Assert failed at line %d of file `%s'\r\n", line, file);
 1001e68:	e1a02001 	mov	r2, r1
 1001e6c:	e3011364 	movw	r1, #4964	; 0x1364
 1001e70:	e1a03000 	mov	r3, r0
 1001e74:	e3401101 	movt	r1, #257	; 0x101
 1001e78:	e3a00004 	mov	r0, #4
 1001e7c:	eaffffaf 	b	1001d40 <d_printf.constprop.3>

01001e80 <bogo_calibrate>:
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 1001e80:	e301138c 	movw	r1, #5004	; 0x138c
{
 1001e84:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 1001e88:	e3401101 	movt	r1, #257	; 0x101
{
 1001e8c:	ed2d8b02 	vpush	{d8}
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1001e90:	e3096a98 	movw	r6, #39576	; 0x9a98
{
 1001e94:	e24dd024 	sub	sp, sp, #36	; 0x24
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 1001e98:	e3a00001 	mov	r0, #1
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1001e9c:	e3406101 	movt	r6, #257	; 0x101
	d_printf(D_EXINFO, "BogoDelay: starting calibration");
 1001ea0:	ebffff5c 	bl	1001c18 <d_printf.constprop.2>
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1001ea4:	e3a03002 	mov	r3, #2
 1001ea8:	e596a014 	ldr	sl, [r6, #20]
 1001eac:	e58d3010 	str	r3, [sp, #16]
 1001eb0:	e3a03000 	mov	r3, #0
 1001eb4:	e3443020 	movt	r3, #16416	; 0x4020
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1001eb8:	ed9f8a5c 	vldr	s16, [pc, #368]	; 1002030 <bogo_calibrate+0x1b0>
	uint64_t timing_total = 0;
 1001ebc:	e3a0b000 	mov	fp, #0
 1001ec0:	e28aa004 	add	sl, sl, #4
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1001ec4:	ee073a90 	vmov	s15, r3
	uint64_t timing_total = 0;
 1001ec8:	e1a0200b 	mov	r2, fp
	while(iters--) {
 1001ecc:	e3e08000 	mvn	r8, #0
 1001ed0:	e3e09000 	mvn	r9, #0
	g_hal.bogo_cal = 2.5f; // Ensure some FPU operation still happens
 1001ed4:	e5863158 	str	r3, [r6, #344]	; 0x158
 1001ed8:	e59a7000 	ldr	r7, [sl]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1001edc:	ee687a27 	vmul.f32	s15, s16, s15
 1001ee0:	e58d2018 	str	r2, [sp, #24]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1001ee4:	e3770c01 	cmn	r7, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1001ee8:	e1e07007 	mvn	r7, r7
		msb = g_hal.g_timer_overflow;
 1001eec:	9596304c 	ldrls	r3, [r6, #76]	; 0x4c
	g_hal.timers[index] = timer_value;
 1001ef0:	e5867058 	str	r7, [r6, #88]	; 0x58
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1001ef4:	ee170a90 	vmov	r0, s15
		msb = g_hal.g_timer_overflow;
 1001ef8:	958d301c 	strls	r3, [sp, #28]
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1001efc:	e59d301c 	ldr	r3, [sp, #28]
	g_hal.timers[index] = timer_value;
 1001f00:	e586305c 	str	r3, [r6, #92]	; 0x5c
 1001f04:	e58d3014 	str	r3, [sp, #20]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1001f08:	fa001a38 	blx	10087f0 <__aeabi_f2ulz>
	while(iters--) {
 1001f0c:	e2504001 	subs	r4, r0, #1
 1001f10:	e59d2018 	ldr	r2, [sp, #24]
 1001f14:	e2c15000 	sbc	r5, r1, #0
 1001f18:	e1903001 	orrs	r3, r0, r1
 1001f1c:	e59d3014 	ldr	r3, [sp, #20]
 1001f20:	0a000009 	beq	1001f4c <bogo_calibrate+0xcc>
		__asm__("nop");
 1001f24:	e320f000 	nop	{0}
	while(iters--) {
 1001f28:	e2544001 	subs	r4, r4, #1
 1001f2c:	e2c55000 	sbc	r5, r5, #0
 1001f30:	e1550009 	cmp	r5, r9
 1001f34:	01540008 	cmpeq	r4, r8
 1001f38:	1afffff9 	bne	1001f24 <bogo_calibrate+0xa4>
 1001f3c:	e596a014 	ldr	sl, [r6, #20]
 1001f40:	e5967058 	ldr	r7, [r6, #88]	; 0x58
 1001f44:	e596305c 	ldr	r3, [r6, #92]	; 0x5c
 1001f48:	e28aa004 	add	sl, sl, #4
 1001f4c:	e59a1000 	ldr	r1, [sl]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1001f50:	e3710c01 	cmn	r1, #256	; 0x100
 1001f54:	8a00000e 	bhi	1001f94 <bogo_calibrate+0x114>
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1001f58:	e1e01001 	mvn	r1, r1
		msb = g_hal.g_timer_overflow;
 1001f5c:	e596004c 	ldr	r0, [r6, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1001f60:	e0517007 	subs	r7, r1, r7
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1001f64:	e59d1010 	ldr	r1, [sp, #16]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1001f68:	e58670d8 	str	r7, [r6, #216]	; 0xd8
 1001f6c:	e0c03003 	sbc	r3, r0, r3
		timing_total += d_read_timing(0);
 1001f70:	e09bb007 	adds	fp, fp, r7
 1001f74:	e0a22003 	adc	r2, r2, r3
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1001f78:	e3510001 	cmp	r1, #1
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1001f7c:	e58630dc 	str	r3, [r6, #220]	; 0xdc
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1001f80:	0a00000e 	beq	1001fc0 <bogo_calibrate+0x140>
 1001f84:	e3a03001 	mov	r3, #1
 1001f88:	edd67a56 	vldr	s15, [r6, #344]	; 0x158
 1001f8c:	e58d3010 	str	r3, [sp, #16]
 1001f90:	eaffffd0 	b	1001ed8 <bogo_calibrate+0x58>
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1001f94:	e1e01001 	mvn	r1, r1
 1001f98:	e3a00000 	mov	r0, #0
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1001f9c:	e0517007 	subs	r7, r1, r7
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1001fa0:	e59d1010 	ldr	r1, [sp, #16]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1001fa4:	e0c03003 	sbc	r3, r0, r3
		timing_total += d_read_timing(0);
 1001fa8:	e09bb007 	adds	fp, fp, r7
 1001fac:	e0a22003 	adc	r2, r2, r3
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1001fb0:	e58670d8 	str	r7, [r6, #216]	; 0xd8
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1001fb4:	e3510001 	cmp	r1, #1
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1001fb8:	e58630dc 	str	r3, [r6, #220]	; 0xdc
	for(i = 0; i < BOGOCAL_ITERCNT; i++) {
 1001fbc:	1afffff0 	bne	1001f84 <bogo_calibrate+0x104>
	us_total = timing_total * XSCUTIMER_TICKS_TO_US;
 1001fc0:	e1a0000b 	mov	r0, fp
 1001fc4:	e1a01002 	mov	r1, r2
 1001fc8:	fa0019e0 	blx	1008750 <__aeabi_ul2d>
 1001fcc:	eddf0b15 	vldr	d16, [pc, #84]	; 1002028 <bogo_calibrate+0x1a8>
 1001fd0:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1001fd4:	e30113ac 	movw	r1, #5036	; 0x13ac
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 1001fd8:	ed9f6a15 	vldr	s12, [pc, #84]	; 1002034 <bogo_calibrate+0x1b4>
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1001fdc:	e3401101 	movt	r1, #257	; 0x101
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 1001fe0:	eeb07a04 	vmov.f32	s14, #4	; 0x40200000  2.5
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1001fe4:	e3a00002 	mov	r0, #2
	us_total = timing_total * XSCUTIMER_TICKS_TO_US;
 1001fe8:	ee610ba0 	vmul.f64	d16, d17, d16
 1001fec:	eef77be0 	vcvt.f32.f64	s15, d16
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 1001ff0:	eec66a27 	vdiv.f32	s13, s12, s15
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1001ff4:	eef70ae7 	vcvt.f64.f32	d16, s15
 1001ff8:	edcd0b00 	vstr	d16, [sp]
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 1001ffc:	ee667a87 	vmul.f32	s15, s13, s14
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1002000:	eef70ae6 	vcvt.f64.f32	d16, s13
 1002004:	eef71ae7 	vcvt.f64.f32	d17, s15
 1002008:	edcd0b02 	vstr	d16, [sp, #8]
	g_hal.bogo_cal = (((float)(BOGOCAL_ITERAMT * BOGOCAL_ITERCNT) / (float)us_total)) * 2.5f;
 100200c:	edc67a56 	vstr	s15, [r6, #344]	; 0x158
	d_printf(D_INFO, "BogoDelay: calibrated: 1us = %2.3f cycles (total time %2.1f us) (%2.2f BogoMIPS)", \
 1002010:	ec532b31 	vmov	r2, r3, d17
 1002014:	ebfffeb4 	bl	1001aec <d_printf.constprop.1>
}
 1002018:	e28dd024 	add	sp, sp, #36	; 0x24
 100201c:	ecbd8b02 	vpop	{d8}
 1002020:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1002024:	e320f000 	nop	{0}
 1002028:	a17f0000 	.word	0xa17f0000
 100202c:	3f689374 	.word	0x3f689374
 1002030:	47c35000 	.word	0x47c35000
 1002034:	48435000 	.word	0x48435000

01002038 <bogo_delay>:
{
 1002038:	e92d4030 	push	{r4, r5, lr}
 100203c:	e24dd00c 	sub	sp, sp, #12
 1002040:	e58d0004 	str	r0, [sp, #4]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 1002044:	e3093a98 	movw	r3, #39576	; 0x9a98
 1002048:	e3403101 	movt	r3, #257	; 0x101
 100204c:	eddd7a01 	vldr	s15, [sp, #4]
 1002050:	ed937a56 	vldr	s14, [r3, #344]	; 0x158
 1002054:	eef87a67 	vcvt.f32.u32	s15, s15
 1002058:	ee677a87 	vmul.f32	s15, s15, s14
 100205c:	ee170a90 	vmov	r0, s15
 1002060:	fa0019e2 	blx	10087f0 <__aeabi_f2ulz>
	while(iters--) {
 1002064:	e2504001 	subs	r4, r0, #1
 1002068:	e2c15000 	sbc	r5, r1, #0
 100206c:	e1903001 	orrs	r3, r0, r1
 1002070:	0a000007 	beq	1002094 <bogo_delay+0x5c>
 1002074:	e3e02000 	mvn	r2, #0
 1002078:	e3e03000 	mvn	r3, #0
		__asm__("nop");
 100207c:	e320f000 	nop	{0}
	while(iters--) {
 1002080:	e2544001 	subs	r4, r4, #1
 1002084:	e2c55000 	sbc	r5, r5, #0
 1002088:	e1550003 	cmp	r5, r3
 100208c:	01540002 	cmpeq	r4, r2
 1002090:	1afffff9 	bne	100207c <bogo_delay+0x44>
}
 1002094:	e28dd00c 	add	sp, sp, #12
 1002098:	e8bd8030 	pop	{r4, r5, pc}

0100209c <gpio_led_write>:
	enable = !!(enable);
 100209c:	e2912000 	adds	r2, r1, #0
 10020a0:	13a02001 	movne	r2, #1
	switch(index) {
 10020a4:	e3500000 	cmp	r0, #0
 10020a8:	0a000004 	beq	10020c0 <gpio_led_write+0x24>
 10020ac:	e3500001 	cmp	r0, #1
 10020b0:	112fff1e 	bxne	lr
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, enable);
 10020b4:	e3a01025 	mov	r1, #37	; 0x25
 10020b8:	e59f000c 	ldr	r0, [pc, #12]	; 10020cc <gpio_led_write+0x30>
 10020bc:	ea000a2f 	b	1004980 <XGpioPs_WritePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, enable);
 10020c0:	e3a01009 	mov	r1, #9
 10020c4:	e59f0000 	ldr	r0, [pc]	; 10020cc <gpio_led_write+0x30>
 10020c8:	ea000a2c 	b	1004980 <XGpioPs_WritePin>
 10020cc:	01019abc 	.word	0x01019abc

010020d0 <d_printf>:
{
 10020d0:	e92d000e 	push	{r1, r2, r3}
 10020d4:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 10020d8:	e2504000 	subs	r4, r0, #0
{
 10020dc:	e24dda01 	sub	sp, sp, #4096	; 0x1000
 10020e0:	e24dd018 	sub	sp, sp, #24
	if(debug_code == D_RAW || debug_code >= DBG_LEVEL) {
 10020e4:	ba00003a 	blt	10021d4 <d_printf+0x104>
		switch(debug_code) {
 10020e8:	e2443001 	sub	r3, r4, #1
 10020ec:	e3530003 	cmp	r3, #3
 10020f0:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 10020f4:	ea000006 	b	1002114 <d_printf+0x44>
 10020f8:	0100224c 	.word	0x0100224c
 10020fc:	0100225c 	.word	0x0100225c
 1002100:	0100226c 	.word	0x0100226c
 1002104:	01002108 	.word	0x01002108
				print("\033[97;41m[EE]\033[0;91m ");	// red text
 1002108:	e301034c 	movw	r0, #4940	; 0x134c
 100210c:	e3400101 	movt	r0, #257	; 0x101
 1002110:	eb0012c6 	bl	1006c30 <print>
		if(g_hal.g_timer_have_init) {
 1002114:	e3093a98 	movw	r3, #39576	; 0x9a98
 1002118:	e3403101 	movt	r3, #257	; 0x101
 100211c:	e5935050 	ldr	r5, [r3, #80]	; 0x50
 1002120:	e3550000 	cmp	r5, #0
			usec = 0;
 1002124:	01a03005 	moveq	r3, r5
		if(g_hal.g_timer_have_init) {
 1002128:	0a00001b 	beq	100219c <d_printf+0xcc>
			timer = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 100212c:	e5932014 	ldr	r2, [r3, #20]
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1002130:	eddf3b52 	vldr	d19, [pc, #328]	; 1002280 <d_printf+0x1b0>
 1002134:	eddf2b53 	vldr	d18, [pc, #332]	; 1002288 <d_printf+0x1b8>
 1002138:	e5922004 	ldr	r2, [r2, #4]
 100213c:	e593304c 	ldr	r3, [r3, #76]	; 0x4c
 1002140:	e1e02002 	mvn	r2, r2
 1002144:	ee073a90 	vmov	s15, r3
 1002148:	eef80b67 	vcvt.f64.u32	d16, s15
 100214c:	ee072a90 	vmov	s15, r2
 1002150:	eef81b67 	vcvt.f64.u32	d17, s15
 1002154:	ee600ba3 	vmul.f64	d16, d16, d19
 1002158:	ee410ba2 	vmla.f64	d16, d17, d18
 100215c:	ec510b30 	vmov	r0, r1, d16
 1002160:	fa0019b2 	blx	1008830 <__aeabi_d2ulz>
			sec = total_usec / 1000000;
 1002164:	e3042240 	movw	r2, #16960	; 0x4240
 1002168:	e3a03000 	mov	r3, #0
 100216c:	e340200f 	movt	r2, #15
			total_usec = (XSCUTIMER_OVERFLOW_TIME_US * g_hal.g_timer_overflow) + ((0xffffffff - timer) * XSCUTIMER_TICKS_TO_US);
 1002170:	e1a06000 	mov	r6, r0
 1002174:	e1a07001 	mov	r7, r1
			sec = total_usec / 1000000;
 1002178:	fa00198f 	blx	10087bc <__aeabi_uldivmod>
			usec = total_usec % 1000000;
 100217c:	e3042240 	movw	r2, #16960	; 0x4240
			sec = total_usec / 1000000;
 1002180:	e1a05000 	mov	r5, r0
			usec = total_usec % 1000000;
 1002184:	e340200f 	movt	r2, #15
 1002188:	e3a03000 	mov	r3, #0
 100218c:	e1a00006 	mov	r0, r6
 1002190:	e1a01007 	mov	r1, r7
 1002194:	fa001988 	blx	10087bc <__aeabi_uldivmod>
 1002198:	e1a03002 	mov	r3, r2
		if(debug_code != D_RAW) {
 100219c:	e3540000 	cmp	r4, #0
 10021a0:	1a000010 	bne	10021e8 <d_printf+0x118>
		va_start(args, fmt);
 10021a4:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10021a8:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 10021ac:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10021b0:	e282202c 	add	r2, r2, #44	; 0x2c
 10021b4:	e1a0300c 	mov	r3, ip
 10021b8:	e28d0018 	add	r0, sp, #24
 10021bc:	e5922000 	ldr	r2, [r2]
 10021c0:	e3a01a01 	mov	r1, #4096	; 0x1000
		va_start(args, fmt);
 10021c4:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 10021c8:	fa002a68 	blx	100cb70 <vsnprintf>
		print(buffer);
 10021cc:	e28d0018 	add	r0, sp, #24
 10021d0:	eb001296 	bl	1006c30 <print>
}
 10021d4:	e28dda01 	add	sp, sp, #4096	; 0x1000
 10021d8:	e28dd018 	add	sp, sp, #24
 10021dc:	e8bd40f0 	pop	{r4, r5, r6, r7, lr}
 10021e0:	e28dd00c 	add	sp, sp, #12
 10021e4:	e12fff1e 	bx	lr
			snprintf(time_buffer, DBG_BUFFSIZE, "[%3u.%06u] ", (unsigned int)sec, (unsigned int)usec);
 10021e8:	e3012330 	movw	r2, #4912	; 0x1330
 10021ec:	e58d3000 	str	r3, [sp]
 10021f0:	e3402101 	movt	r2, #257	; 0x101
 10021f4:	e1a03005 	mov	r3, r5
 10021f8:	e3a01a01 	mov	r1, #4096	; 0x1000
 10021fc:	e28d000c 	add	r0, sp, #12
 1002200:	fa0020eb 	blx	100a5b4 <snprintf>
			print(time_buffer);
 1002204:	e28d000c 	add	r0, sp, #12
 1002208:	eb001288 	bl	1006c30 <print>
		va_start(args, fmt);
 100220c:	e28dca01 	add	ip, sp, #4096	; 0x1000
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1002210:	e28d2a01 	add	r2, sp, #4096	; 0x1000
		va_start(args, fmt);
 1002214:	e28cc030 	add	ip, ip, #48	; 0x30
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1002218:	e282202c 	add	r2, r2, #44	; 0x2c
 100221c:	e1a0300c 	mov	r3, ip
 1002220:	e5922000 	ldr	r2, [r2]
 1002224:	e3a01a01 	mov	r1, #4096	; 0x1000
 1002228:	e28d0018 	add	r0, sp, #24
		va_start(args, fmt);
 100222c:	e58dc008 	str	ip, [sp, #8]
		vsnprintf(buffer, DBG_BUFFSIZE, fmt, args);
 1002230:	fa002a4e 	blx	100cb70 <vsnprintf>
		print(buffer);
 1002234:	e28d0018 	add	r0, sp, #24
 1002238:	eb00127c 	bl	1006c30 <print>
			print("\033[m\r\n");
 100223c:	e301033c 	movw	r0, #4924	; 0x133c
 1002240:	e3400101 	movt	r0, #257	; 0x101
 1002244:	eb001279 	bl	1006c30 <print>
}
 1002248:	eaffffe1 	b	10021d4 <d_printf+0x104>
				print("[--] ");							// dull white text (default)
 100224c:	e3010344 	movw	r0, #4932	; 0x1344
 1002250:	e3400101 	movt	r0, #257	; 0x101
 1002254:	eb001275 	bl	1006c30 <print>
				break;
 1002258:	eaffffad 	b	1002114 <d_printf+0x44>
				print("\033[0;97m[ii] "); 				// bright white text
 100225c:	e3010320 	movw	r0, #4896	; 0x1320
 1002260:	e3400101 	movt	r0, #257	; 0x101
 1002264:	eb001271 	bl	1006c30 <print>
				break;
 1002268:	eaffffa9 	b	1002114 <d_printf+0x44>
				print("\033[30;103m[WW]\033[0;93m ");	// yellow text
 100226c:	e3010400 	movw	r0, #5120	; 0x1400
 1002270:	e3400101 	movt	r0, #257	; 0x101
 1002274:	eb00126d 	bl	1006c30 <print>
				break;
 1002278:	eaffffa5 	b	1002114 <d_printf+0x44>
 100227c:	e320f000 	nop	{0}
 1002280:	a17f0000 	.word	0xa17f0000
 1002284:	41689374 	.word	0x41689374
 1002288:	a17f0000 	.word	0xa17f0000
 100228c:	3f689374 	.word	0x3f689374

01002290 <hal_init>:
{
 1002290:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	g_hal.bogo_cal = 1.0f;
 1002294:	e3096a98 	movw	r6, #39576	; 0x9a98
{
 1002298:	e24dd014 	sub	sp, sp, #20
	g_hal.bogo_cal = 1.0f;
 100229c:	e3a035fe 	mov	r3, #1065353216	; 0x3f800000
 10022a0:	e3406101 	movt	r6, #257	; 0x101
 10022a4:	e5863158 	str	r3, [r6, #344]	; 0x158
	init_platform();
 10022a8:	eb00024b 	bl	1002bdc <init_platform>
	Xil_AssertSetCallback(&d_xilinx_assert);
 10022ac:	e3010e68 	movw	r0, #7784	; 0x1e68
 10022b0:	e3400100 	movt	r0, #256	; 0x100
 10022b4:	eb001258 	bl	1006c1c <Xil_AssertSetCallback>
	d_printf(D_RAW, "\r\n\r\n\033[2J\033[0m\r\n");
 10022b8:	e3011418 	movw	r1, #5144	; 0x1418
 10022bc:	e3a00000 	mov	r0, #0
 10022c0:	e3401101 	movt	r1, #257	; 0x101
 10022c4:	ebffff81 	bl	10020d0 <d_printf>
	d_printf(D_INFO, "ps_app: Zynq application for YAOS Oscilloscope Project (%s)", PS_APP_VERSION_TAG);
 10022c8:	e3012428 	movw	r2, #5160	; 0x1428
 10022cc:	e3011438 	movw	r1, #5176	; 0x1438
 10022d0:	e3402101 	movt	r2, #257	; 0x101
 10022d4:	e3401101 	movt	r1, #257	; 0x101
 10022d8:	e3a00002 	mov	r0, #2
 10022dc:	ebfffe02 	bl	1001aec <d_printf.constprop.1>
	d_printf(D_INFO, "Built %s %s", __DATE__, __TIME__);
 10022e0:	e3013474 	movw	r3, #5236	; 0x1474
 10022e4:	e3012480 	movw	r2, #5248	; 0x1480
 10022e8:	e301148c 	movw	r1, #5260	; 0x148c
 10022ec:	e3403101 	movt	r3, #257	; 0x101
 10022f0:	e3402101 	movt	r2, #257	; 0x101
 10022f4:	e3401101 	movt	r1, #257	; 0x101
 10022f8:	e3a00002 	mov	r0, #2
 10022fc:	ebfffdfa 	bl	1001aec <d_printf.constprop.1>
	d_printf(D_INFO, "");
 1002300:	e3011884 	movw	r1, #6276	; 0x1884
 1002304:	e3a00002 	mov	r0, #2
 1002308:	e3401101 	movt	r1, #257	; 0x101
 100230c:	ebfffdf6 	bl	1001aec <d_printf.constprop.1>
	d_printf(D_INFO, "Application (C) 2020 Tomato Engineering Ltd.");
 1002310:	e3011498 	movw	r1, #5272	; 0x1498
 1002314:	e3a00002 	mov	r0, #2
 1002318:	e3401101 	movt	r1, #257	; 0x101
 100231c:	ebfffdf2 	bl	1001aec <d_printf.constprop.1>
	d_printf(D_INFO, "Parts       (C) 2005 - 2015 Xilinx, Inc.");
 1002320:	e30114c8 	movw	r1, #5320	; 0x14c8
 1002324:	e3a00002 	mov	r0, #2
 1002328:	e3401101 	movt	r1, #257	; 0x101
 100232c:	ebfffdee 	bl	1001aec <d_printf.constprop.1>
	d_printf(D_INFO, "");
 1002330:	e3011884 	movw	r1, #6276	; 0x1884
 1002334:	e3a00002 	mov	r0, #2
 1002338:	e3401101 	movt	r1, #257	; 0x101
 100233c:	ebfffdea 	bl	1001aec <d_printf.constprop.1>
	d_printf(D_INFO, "Application is licenced under the MIT Licence");
 1002340:	e30114f4 	movw	r1, #5364	; 0x14f4
 1002344:	e3a00002 	mov	r0, #2
 1002348:	e3401101 	movt	r1, #257	; 0x101
 100234c:	ebfffde6 	bl	1001aec <d_printf.constprop.1>
	d_printf(D_INFO, "For information see LICENCE in the Git repository");
 1002350:	e3011524 	movw	r1, #5412	; 0x1524
 1002354:	e3a00002 	mov	r0, #2
 1002358:	e3401101 	movt	r1, #257	; 0x101
 100235c:	ebfffde2 	bl	1001aec <d_printf.constprop.1>
	d_printf(D_INFO, "");
 1002360:	e3011884 	movw	r1, #6276	; 0x1884
 1002364:	e3a00002 	mov	r0, #2
 1002368:	e3401101 	movt	r1, #257	; 0x101
 100236c:	ebfffdde 	bl	1001aec <d_printf.constprop.1>
	Xil_ICacheEnable();
 1002370:	eb001432 	bl	1007440 <Xil_ICacheEnable>
	Xil_DCacheEnable();
 1002374:	eb001428 	bl	100741c <Xil_DCacheEnable>
	d_printf(D_INFO, "boot: enabled D- and I-cache");
 1002378:	e3011558 	movw	r1, #5464	; 0x1558
 100237c:	e3a00002 	mov	r0, #2
 1002380:	e3401101 	movt	r1, #257	; 0x101
 1002384:	ebfffdd8 	bl	1001aec <d_printf.constprop.1>
	g_hal.xscu_gic_cfg = XScuGic_LookupConfig(XPAR_SCUGIC_SINGLE_DEVICE_ID);
 1002388:	e3a00000 	mov	r0, #0
 100238c:	eb001118 	bl	10067f4 <XScuGic_LookupConfig>
	if(g_hal.xscu_gic_cfg == NULL) {
 1002390:	e3500000 	cmp	r0, #0
	g_hal.xscu_gic_cfg = XScuGic_LookupConfig(XPAR_SCUGIC_SINGLE_DEVICE_ID);
 1002394:	e586000c 	str	r0, [r6, #12]
	if(g_hal.xscu_gic_cfg == NULL) {
 1002398:	0a0000ba 	beq	1002688 <hal_init+0x3f8>
	error = XScuGic_CfgInitialize(&g_hal.xscu_gic, g_hal.xscu_gic_cfg, g_hal.xscu_gic_cfg->CpuBaseAddress);
 100239c:	e1a01000 	mov	r1, r0
 10023a0:	e5902004 	ldr	r2, [r0, #4]
 10023a4:	e1a00006 	mov	r0, r6
 10023a8:	eb00109c 	bl	1006620 <XScuGic_CfgInitialize>
	if(error != XST_SUCCESS) {
 10023ac:	e2508000 	subs	r8, r0, #0
 10023b0:	1a0000d6 	bne	1002710 <hal_init+0x480>
	Xil_ExceptionInit();
 10023b4:	eb00163f 	bl	1007cb8 <Xil_ExceptionInit>
	Xil_ExceptionRegisterHandler(XIL_EXCEPTION_ID_IRQ_INT, (Xil_ExceptionHandler)XScuGic_InterruptHandler, &g_hal.xscu_gic);
 10023b8:	e3051c88 	movw	r1, #23688	; 0x5c88
 10023bc:	e1a02006 	mov	r2, r6
 10023c0:	e3401100 	movt	r1, #256	; 0x100
 10023c4:	e3a00005 	mov	r0, #5
 10023c8:	eb00163b 	bl	1007cbc <Xil_ExceptionRegisterHandler>
	Xil_ExceptionEnable();
 10023cc:	e10f3000 	mrs	r3, CPSR
 10023d0:	e3c33080 	bic	r3, r3, #128	; 0x80
 10023d4:	e129f003 	msr	CPSR_fc, r3
	d_printf(D_INFO, "XScuGic: interrupt controller ready");
 10023d8:	e30115d4 	movw	r1, #5588	; 0x15d4
 10023dc:	e3a00002 	mov	r0, #2
 10023e0:	e3401101 	movt	r1, #257	; 0x101
 10023e4:	ebfffdc0 	bl	1001aec <d_printf.constprop.1>
	g_hal.xscu_timer_cfg = XScuTimer_LookupConfig(XPAR_PS7_SCUTIMER_0_DEVICE_ID);
 10023e8:	e1a00008 	mov	r0, r8
 10023ec:	eb0011ec 	bl	1006ba4 <XScuTimer_LookupConfig>
 10023f0:	e1a03000 	mov	r3, r0
	error = XScuTimer_CfgInitialize(&g_hal.xscu_timer, g_hal.xscu_timer_cfg, g_hal.xscu_timer_cfg->BaseAddr);
 10023f4:	e2860010 	add	r0, r6, #16
 10023f8:	e5932004 	ldr	r2, [r3, #4]
 10023fc:	e1a01003 	mov	r1, r3
	g_hal.xscu_timer_cfg = XScuTimer_LookupConfig(XPAR_PS7_SCUTIMER_0_DEVICE_ID);
 1002400:	e5863020 	str	r3, [r6, #32]
	error = XScuTimer_CfgInitialize(&g_hal.xscu_timer, g_hal.xscu_timer_cfg, g_hal.xscu_timer_cfg->BaseAddr);
 1002404:	eb001101 	bl	1006810 <XScuTimer_CfgInitialize>
	if (error != XST_SUCCESS) {
 1002408:	e3500000 	cmp	r0, #0
 100240c:	1a0000b8 	bne	10026f4 <hal_init+0x464>
	error = XScuTimer_SelfTest(&g_hal.xscu_timer);
 1002410:	e2860010 	add	r0, r6, #16
 1002414:	eb0011b3 	bl	1006ae8 <XScuTimer_SelfTest>
	if (error != XST_SUCCESS) {
 1002418:	e3500000 	cmp	r0, #0
 100241c:	1a0000ad 	bne	10026d8 <hal_init+0x448>
	d_printf(D_INFO, "XScuTimer: ready");
 1002420:	e3011658 	movw	r1, #5720	; 0x1658
 1002424:	e3a00002 	mov	r0, #2
 1002428:	e3401101 	movt	r1, #257	; 0x101
 100242c:	ebfffdae 	bl	1001aec <d_printf.constprop.1>
	error = XScuGic_Connect(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR, (Xil_ExceptionHandler)irq_xscutimer, (void *)&g_hal.xscu_timer);
 1002430:	e3012ac8 	movw	r2, #6856	; 0x1ac8
 1002434:	e2863010 	add	r3, r6, #16
 1002438:	e3402100 	movt	r2, #256	; 0x100
 100243c:	e3a0101d 	mov	r1, #29
 1002440:	e1a00006 	mov	r0, r6
 1002444:	eb000e41 	bl	1005d50 <XScuGic_Connect>
	if (error != XST_SUCCESS) {
 1002448:	e3500000 	cmp	r0, #0
 100244c:	1a00009a 	bne	10026bc <hal_init+0x42c>
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1002450:	e5963014 	ldr	r3, [r6, #20]
	*LocalAddr = Value;
 1002454:	e3e02000 	mvn	r2, #0
	g_hal.g_timer_overflow = 0;
 1002458:	e586004c 	str	r0, [r6, #76]	; 0x4c
	XScuGic_Enable(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR);
 100245c:	e3a0101d 	mov	r1, #29
 1002460:	e1a00006 	mov	r0, r6
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 1002464:	e3a0a000 	mov	sl, #0
 1002468:	e5832000 	str	r2, [r3]
 100246c:	e309b374 	movw	fp, #37748	; 0x9374
	XScuTimer_EnableAutoReload(&g_hal.xscu_timer);
 1002470:	e5962014 	ldr	r2, [r6, #20]
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 1002474:	e34aa17f 	movt	sl, #41343	; 0xa17f
 1002478:	e343bf68 	movt	fp, #16232	; 0x3f68
	return *(volatile u32 *) Addr;
 100247c:	e5923008 	ldr	r3, [r2, #8]
	XScuTimer_EnableAutoReload(&g_hal.xscu_timer);
 1002480:	e3833002 	orr	r3, r3, #2
	*LocalAddr = Value;
 1002484:	e5823008 	str	r3, [r2, #8]
	XScuTimer_EnableInterrupt(&g_hal.xscu_timer);
 1002488:	e5962014 	ldr	r2, [r6, #20]
	return *(volatile u32 *) Addr;
 100248c:	e5923008 	ldr	r3, [r2, #8]
 1002490:	e3833004 	orr	r3, r3, #4
	*LocalAddr = Value;
 1002494:	e5823008 	str	r3, [r2, #8]
	XScuGic_Enable(&g_hal.xscu_gic, XPAR_SCUTIMER_INTR);
 1002498:	eb000f83 	bl	10062ac <XScuGic_Enable>
	XScuTimer_Start(&g_hal.xscu_timer);
 100249c:	e2860010 	add	r0, r6, #16
 10024a0:	eb001106 	bl	10068c0 <XScuTimer_Start>
	g_hal.g_timer_have_init = 1;
 10024a4:	e3a03001 	mov	r3, #1
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 10024a8:	e30116ac 	movw	r1, #5804	; 0x16ac
 10024ac:	e1a00003 	mov	r0, r3
	g_hal.g_timer_have_init = 1;
 10024b0:	e5863050 	str	r3, [r6, #80]	; 0x50
	d_printf(D_EXINFO, "XScuTimer: config: %3.3f MHz, 1 tick = %.3f us", XSCUTIMER_CLOCK / 1e6f, XSCUTIMER_TICKS_TO_US);
 10024b4:	e30d3555 	movw	r3, #54613	; 0xd555
 10024b8:	e3401101 	movt	r1, #257	; 0x101
 10024bc:	e3443074 	movt	r3, #16500	; 0x4074
 10024c0:	e3a02206 	mov	r2, #1610612736	; 0x60000000
 10024c4:	e1cda0f0 	strd	sl, [sp]
 10024c8:	ebfffdd2 	bl	1001c18 <d_printf.constprop.2>
	bogo_calibrate();
 10024cc:	ebfffe6b 	bl	1001e80 <bogo_calibrate>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 10024d0:	e596a014 	ldr	sl, [r6, #20]
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 10024d4:	ed9f7a97 	vldr	s14, [pc, #604]	; 1002738 <hal_init+0x4a8>
 10024d8:	edd67a56 	vldr	s15, [r6, #344]	; 0x158
	return *(volatile u32 *) Addr;
 10024dc:	e59a8004 	ldr	r8, [sl, #4]
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 10024e0:	e28aa004 	add	sl, sl, #4
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 10024e4:	e3780c01 	cmn	r8, #256	; 0x100
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 10024e8:	ee677a27 	vmul.f32	s15, s14, s15
		msb = g_hal.g_timer_overflow;
 10024ec:	9596904c 	ldrls	r9, [r6, #76]	; 0x4c
	timer_value = (((uint64_t)msb) << 32) | lsb;
 10024f0:	e1e08008 	mvn	r8, r8
	g_hal.timers[index] = timer_value;
 10024f4:	e1c685f8 	strd	r8, [r6, #88]	; 0x58
	uint64_t iters = (uint64_t)((float)(delay * g_hal.bogo_cal));
 10024f8:	ee170a90 	vmov	r0, s15
 10024fc:	fa0018bb 	blx	10087f0 <__aeabi_f2ulz>
	while(iters--) {
 1002500:	e2504001 	subs	r4, r0, #1
 1002504:	e2c15000 	sbc	r5, r1, #0
 1002508:	e1903001 	orrs	r3, r0, r1
 100250c:	0a00000a 	beq	100253c <hal_init+0x2ac>
 1002510:	e3e02000 	mvn	r2, #0
 1002514:	e3e03000 	mvn	r3, #0
		__asm__("nop");
 1002518:	e320f000 	nop	{0}
	while(iters--) {
 100251c:	e2544001 	subs	r4, r4, #1
 1002520:	e2c55000 	sbc	r5, r5, #0
 1002524:	e1550003 	cmp	r5, r3
 1002528:	01540002 	cmpeq	r4, r2
 100252c:	1afffff9 	bne	1002518 <hal_init+0x288>
 1002530:	e596a014 	ldr	sl, [r6, #20]
 1002534:	e1c685d8 	ldrd	r8, [r6, #88]	; 0x58
 1002538:	e28aa004 	add	sl, sl, #4
 100253c:	e59a4000 	ldr	r4, [sl]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1002540:	e3740c01 	cmn	r4, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1002544:	e1e04004 	mvn	r4, r4
		msb = g_hal.g_timer_overflow;
 1002548:	9596704c 	ldrls	r7, [r6, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 100254c:	e0544008 	subs	r4, r4, r8
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002550:	e1a00004 	mov	r0, r4
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002554:	e0c75009 	sbc	r5, r7, r9
 1002558:	e1c64df8 	strd	r4, [r6, #216]	; 0xd8
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 100255c:	e1a01005 	mov	r1, r5
 1002560:	fa00187e 	blx	1008760 <__aeabi_l2d>
 1002564:	eddf0b71 	vldr	d16, [pc, #452]	; 1002730 <hal_init+0x4a0>
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002568:	e0944004 	adds	r4, r4, r4
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 100256c:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002570:	e0a55005 	adc	r5, r5, r5
 1002574:	e30126dc 	movw	r2, #5852	; 0x16dc
 1002578:	e30116f4 	movw	r1, #5876	; 0x16f4
 100257c:	e3402101 	movt	r2, #257	; 0x101
 1002580:	e3401101 	movt	r1, #257	; 0x101
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002584:	ee610ba0 	vmul.f64	d16, d17, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002588:	e3a00002 	mov	r0, #2
 100258c:	e58d4000 	str	r4, [sp]
 1002590:	e58d5004 	str	r5, [sp, #4]
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002594:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002598:	eef70ae7 	vcvt.f64.f32	d16, s15
 100259c:	edcd0b02 	vstr	d16, [sp, #8]
 10025a0:	ebfffd51 	bl	1001aec <d_printf.constprop.1>
	g_hal.xgpio_ps_cfg = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
 10025a4:	e3a00000 	mov	r0, #0
 10025a8:	eb000a3a 	bl	1004e98 <XGpioPs_LookupConfig>
 10025ac:	e1a03000 	mov	r3, r0
	error = XGpioPs_CfgInitialize(&g_hal.xgpio_ps, g_hal.xgpio_ps_cfg, g_hal.xgpio_ps_cfg->BaseAddr);
 10025b0:	e59f0184 	ldr	r0, [pc, #388]	; 100273c <hal_init+0x4ac>
 10025b4:	e5932004 	ldr	r2, [r3, #4]
 10025b8:	e1a01003 	mov	r1, r3
	g_hal.xgpio_ps_cfg = XGpioPs_LookupConfig(XPAR_PS7_GPIO_0_DEVICE_ID);
 10025bc:	e5863048 	str	r3, [r6, #72]	; 0x48
	error = XGpioPs_CfgInitialize(&g_hal.xgpio_ps, g_hal.xgpio_ps_cfg, g_hal.xgpio_ps_cfg->BaseAddr);
 10025c0:	eb0006fe 	bl	10041c0 <XGpioPs_CfgInitialize>
	if (error != XST_SUCCESS) {
 10025c4:	e2504000 	subs	r4, r0, #0
 10025c8:	1a000034 	bne	10026a0 <hal_init+0x410>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 0, 0x00000000);
 10025cc:	e1a02004 	mov	r2, r4
 10025d0:	e1a01004 	mov	r1, r4
 10025d4:	e59f0160 	ldr	r0, [pc, #352]	; 100273c <hal_init+0x4ac>
 10025d8:	eb0007ae 	bl	1004498 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 1, 0x00000000);
 10025dc:	e1a02004 	mov	r2, r4
 10025e0:	e3a01001 	mov	r1, #1
 10025e4:	e59f0150 	ldr	r0, [pc, #336]	; 100273c <hal_init+0x4ac>
 10025e8:	eb0007aa 	bl	1004498 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 2, 0x00000000);
 10025ec:	e1a02004 	mov	r2, r4
 10025f0:	e3a01002 	mov	r1, #2
 10025f4:	e59f0140 	ldr	r0, [pc, #320]	; 100273c <hal_init+0x4ac>
 10025f8:	eb0007a6 	bl	1004498 <XGpioPs_SetDirection>
	XGpioPs_SetDirection(&g_hal.xgpio_ps, 3, 0x00000000);
 10025fc:	e1a02004 	mov	r2, r4
 1002600:	e3a01003 	mov	r1, #3
 1002604:	e59f0130 	ldr	r0, [pc, #304]	; 100273c <hal_init+0x4ac>
 1002608:	eb0007a2 	bl	1004498 <XGpioPs_SetDirection>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, 1);
 100260c:	e3a02001 	mov	r2, #1
 1002610:	e3a01009 	mov	r1, #9
 1002614:	e59f0120 	ldr	r0, [pc, #288]	; 100273c <hal_init+0x4ac>
 1002618:	eb000918 	bl	1004a80 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, 1);
 100261c:	e3a02001 	mov	r2, #1
 1002620:	e3a01009 	mov	r1, #9
 1002624:	e59f0110 	ldr	r0, [pc, #272]	; 100273c <hal_init+0x4ac>
 1002628:	eb000997 	bl	1004c8c <XGpioPs_SetOutputEnablePin>
	XGpioPs_SetDirectionPin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, 1);
 100262c:	e3a02001 	mov	r2, #1
 1002630:	e3a01025 	mov	r1, #37	; 0x25
 1002634:	e59f0100 	ldr	r0, [pc, #256]	; 100273c <hal_init+0x4ac>
 1002638:	eb000910 	bl	1004a80 <XGpioPs_SetDirectionPin>
	XGpioPs_SetOutputEnablePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, 1);
 100263c:	e3a02001 	mov	r2, #1
 1002640:	e3a01025 	mov	r1, #37	; 0x25
 1002644:	e59f00f0 	ldr	r0, [pc, #240]	; 100273c <hal_init+0x4ac>
 1002648:	eb00098f 	bl	1004c8c <XGpioPs_SetOutputEnablePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_0_PIN, enable);
 100264c:	e1a02004 	mov	r2, r4
 1002650:	e3a01009 	mov	r1, #9
 1002654:	e59f00e0 	ldr	r0, [pc, #224]	; 100273c <hal_init+0x4ac>
 1002658:	eb0008c8 	bl	1004980 <XGpioPs_WritePin>
			XGpioPs_WritePin(&g_hal.xgpio_ps, GPIO_PS_LED_1_PIN, enable);
 100265c:	e1a02004 	mov	r2, r4
 1002660:	e3a01025 	mov	r1, #37	; 0x25
 1002664:	e59f00d0 	ldr	r0, [pc, #208]	; 100273c <hal_init+0x4ac>
 1002668:	eb0008c4 	bl	1004980 <XGpioPs_WritePin>
	d_printf(D_INFO, "XGpioPs: ready");
 100266c:	e301174c 	movw	r1, #5964	; 0x174c
 1002670:	e3a00002 	mov	r0, #2
 1002674:	e3401101 	movt	r1, #257	; 0x101
 1002678:	ebfffd1b 	bl	1001aec <d_printf.constprop.1>
}
 100267c:	e28dd014 	add	sp, sp, #20
 1002680:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	fabcfg_init();
 1002684:	eafffcae 	b	1001944 <fabcfg_init>
		d_printf(D_ERROR, "XScuGic: configuration lookup returns NULL");
 1002688:	e3011578 	movw	r1, #5496	; 0x1578
 100268c:	e3a00004 	mov	r0, #4
 1002690:	e3401101 	movt	r1, #257	; 0x101
 1002694:	ebfffda9 	bl	1001d40 <d_printf.constprop.3>
		exit(-1);
 1002698:	e3e00000 	mvn	r0, #0
 100269c:	fa0018b9 	blx	1008988 <exit>
		d_printf(D_ERROR, "XGpioPs: returned error code: %d, unable to start", error);
 10026a0:	e3011718 	movw	r1, #5912	; 0x1718
 10026a4:	e3a00004 	mov	r0, #4
 10026a8:	e1a02004 	mov	r2, r4
 10026ac:	e3401101 	movt	r1, #257	; 0x101
 10026b0:	ebfffda2 	bl	1001d40 <d_printf.constprop.3>
		exit(-1);
 10026b4:	e3e00000 	mvn	r0, #0
 10026b8:	fa0018b2 	blx	1008988 <exit>
		d_printf(D_ERROR, "XScuTimer: unable to connect interrupt handler: error code %d", error);
 10026bc:	e301166c 	movw	r1, #5740	; 0x166c
 10026c0:	e1a02000 	mov	r2, r0
 10026c4:	e3401101 	movt	r1, #257	; 0x101
 10026c8:	e3a00004 	mov	r0, #4
 10026cc:	ebfffd9b 	bl	1001d40 <d_printf.constprop.3>
		exit(-1);
 10026d0:	e3e00000 	mvn	r0, #0
 10026d4:	fa0018ab 	blx	1008988 <exit>
		d_printf(D_ERROR, "XScuTimer: self test failed with error %d", error);
 10026d8:	e301162c 	movw	r1, #5676	; 0x162c
 10026dc:	e1a02000 	mov	r2, r0
 10026e0:	e3401101 	movt	r1, #257	; 0x101
 10026e4:	e3a00004 	mov	r0, #4
 10026e8:	ebfffd94 	bl	1001d40 <d_printf.constprop.3>
		exit(-1);
 10026ec:	e3e00000 	mvn	r0, #0
 10026f0:	fa0018a4 	blx	1008988 <exit>
		d_printf(D_ERROR, "XScuTimer: returned error code: %d, unable to start", error);
 10026f4:	e30115f8 	movw	r1, #5624	; 0x15f8
 10026f8:	e1a02000 	mov	r2, r0
 10026fc:	e3401101 	movt	r1, #257	; 0x101
 1002700:	e3a00004 	mov	r0, #4
 1002704:	ebfffd8d 	bl	1001d40 <d_printf.constprop.3>
		exit(-1);
 1002708:	e3e00000 	mvn	r0, #0
 100270c:	fa00189d 	blx	1008988 <exit>
		d_printf(D_ERROR, "XScuGic: configuration init returned error %d", error);
 1002710:	e30115a4 	movw	r1, #5540	; 0x15a4
 1002714:	e3a00004 	mov	r0, #4
 1002718:	e1a02008 	mov	r2, r8
 100271c:	e3401101 	movt	r1, #257	; 0x101
 1002720:	ebfffd86 	bl	1001d40 <d_printf.constprop.3>
		exit(-1);
 1002724:	e3e00000 	mvn	r0, #0
 1002728:	fa001896 	blx	1008988 <exit>
 100272c:	e320f000 	nop	{0}
 1002730:	a17f0000 	.word	0xa17f0000
 1002734:	3f689374 	.word	0x3f689374
 1002738:	47c35000 	.word	0x47c35000
 100273c:	01019abc 	.word	0x01019abc

01002740 <d_waitkey>:
	inbyte();
 1002740:	ea0013a5 	b	10075dc <inbyte>

01002744 <d_iskeypress>:
 1002744:	e3a03a01 	mov	r3, #4096	; 0x1000
 1002748:	e34e3000 	movt	r3, #57344	; 0xe000
 100274c:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
	return XUartPs_IsReceiveData(STDIN_BASEADDRESS);
 1002750:	e2200002 	eor	r0, r0, #2
}
 1002754:	e7e000d0 	ubfx	r0, r0, #1, #1
 1002758:	e12fff1e 	bx	lr

0100275c <d_read_global_timer>:
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 100275c:	e3092a98 	movw	r2, #39576	; 0x9a98
 1002760:	e3402101 	movt	r2, #257	; 0x101
 1002764:	e5923014 	ldr	r3, [r2, #20]
 1002768:	e5933004 	ldr	r3, [r3, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 100276c:	e3730c01 	cmn	r3, #256	; 0x100
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1002770:	e1e03003 	mvn	r3, r3
		msb = g_hal.g_timer_overflow;
 1002774:	9592c04c 	ldrls	ip, [r2, #76]	; 0x4c
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 1002778:	e5803000 	str	r3, [r0]
	*msb_ret = msb;
 100277c:	e581c000 	str	ip, [r1]
}
 1002780:	e12fff1e 	bx	lr

01002784 <d_start_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002784:	e350000f 	cmp	r0, #15
{
 1002788:	e92d4030 	push	{r4, r5, lr}
 100278c:	e1a04000 	mov	r4, r0
 1002790:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002794:	ca00000c 	bgt	10027cc <d_start_timing+0x48>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 1002798:	e3093a98 	movw	r3, #39576	; 0x9a98
	g_hal.timers[index] = timer_value;
 100279c:	e284400b 	add	r4, r4, #11
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 10027a0:	e3403101 	movt	r3, #257	; 0x101
 10027a4:	e5932014 	ldr	r2, [r3, #20]
	g_hal.timers[index] = timer_value;
 10027a8:	e0831184 	add	r1, r3, r4, lsl #3
 10027ac:	e5922004 	ldr	r2, [r2, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 10027b0:	e3720c01 	cmn	r2, #256	; 0x100
	*lsb_ret = XSCUTIMER_LOAD_VALUE_LU - lsb;
 10027b4:	e1e02002 	mvn	r2, r2
		msb = g_hal.g_timer_overflow;
 10027b8:	9593504c 	ldrls	r5, [r3, #76]	; 0x4c
	g_hal.timers[index] = timer_value;
 10027bc:	e7832184 	str	r2, [r3, r4, lsl #3]
 10027c0:	e5815004 	str	r5, [r1, #4]
}
 10027c4:	e28dd00c 	add	sp, sp, #12
 10027c8:	e8bd8030 	pop	{r4, r5, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10027cc:	e3000191 	movw	r0, #401	; 0x191
 10027d0:	e301375c 	movw	r3, #5980	; 0x175c
 10027d4:	e301276c 	movw	r2, #5996	; 0x176c
 10027d8:	e3011788 	movw	r1, #6024	; 0x1788
 10027dc:	e58d0000 	str	r0, [sp]
 10027e0:	e3403101 	movt	r3, #257	; 0x101
 10027e4:	e3402101 	movt	r2, #257	; 0x101
 10027e8:	e3401101 	movt	r1, #257	; 0x101
 10027ec:	e3a00004 	mov	r0, #4
 10027f0:	ebfffd52 	bl	1001d40 <d_printf.constprop.3>
 10027f4:	eaffffe7 	b	1002798 <d_start_timing+0x14>

010027f8 <d_stop_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10027f8:	e350000f 	cmp	r0, #15
{
 10027fc:	e92d4030 	push	{r4, r5, lr}
 1002800:	e1a05000 	mov	r5, r0
 1002804:	e24dd00c 	sub	sp, sp, #12
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002808:	ca000010 	bgt	1002850 <d_stop_timing+0x58>
	lsb = XScuTimer_GetCounterValue(&g_hal.xscu_timer);
 100280c:	e3090a98 	movw	r0, #39576	; 0x9a98
 1002810:	e3400101 	movt	r0, #257	; 0x101
 1002814:	e5903014 	ldr	r3, [r0, #20]
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002818:	e080c185 	add	ip, r0, r5, lsl #3
 100281c:	e59c1058 	ldr	r1, [ip, #88]	; 0x58
 1002820:	e5933004 	ldr	r3, [r3, #4]
	if(lsb > XSCUTIMER_NEAR_OVERFLOW) {
 1002824:	e3730c01 	cmn	r3, #256	; 0x100
	timer_value = (((uint64_t)msb) << 32) | lsb;
 1002828:	e1e03003 	mvn	r3, r3
		msb = g_hal.g_timer_overflow;
 100282c:	9590404c 	ldrls	r4, [r0, #76]	; 0x4c
	g_hal.timer_deltas[index] = timer_value - g_hal.timers[index];
 1002830:	e1a0000c 	mov	r0, ip
 1002834:	e59cc05c 	ldr	ip, [ip, #92]	; 0x5c
 1002838:	e0533001 	subs	r3, r3, r1
 100283c:	e58030d8 	str	r3, [r0, #216]	; 0xd8
 1002840:	e0c4200c 	sbc	r2, r4, ip
 1002844:	e58020dc 	str	r2, [r0, #220]	; 0xdc
}
 1002848:	e28dd00c 	add	sp, sp, #12
 100284c:	e8bd8030 	pop	{r4, r5, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002850:	e30001a5 	movw	r0, #421	; 0x1a5
 1002854:	e301375c 	movw	r3, #5980	; 0x175c
 1002858:	e301276c 	movw	r2, #5996	; 0x176c
 100285c:	e3011788 	movw	r1, #6024	; 0x1788
 1002860:	e58d0000 	str	r0, [sp]
 1002864:	e3403101 	movt	r3, #257	; 0x101
 1002868:	e3402101 	movt	r2, #257	; 0x101
 100286c:	e3401101 	movt	r1, #257	; 0x101
 1002870:	e3a00004 	mov	r0, #4
 1002874:	ebfffd31 	bl	1001d40 <d_printf.constprop.3>
 1002878:	eaffffe3 	b	100280c <d_stop_timing+0x14>

0100287c <d_read_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 100287c:	e350000f 	cmp	r0, #15
{
 1002880:	e92d4010 	push	{r4, lr}
 1002884:	e1a04000 	mov	r4, r0
 1002888:	e24dd008 	sub	sp, sp, #8
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 100288c:	ca000005 	bgt	10028a8 <d_read_timing+0x2c>
	return g_hal.timer_deltas[index];
 1002890:	e3090a98 	movw	r0, #39576	; 0x9a98
 1002894:	e3400101 	movt	r0, #257	; 0x101
 1002898:	e0800184 	add	r0, r0, r4, lsl #3
}
 100289c:	e1c00dd8 	ldrd	r0, [r0, #216]	; 0xd8
 10028a0:	e28dd008 	add	sp, sp, #8
 10028a4:	e8bd8010 	pop	{r4, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10028a8:	e30001b6 	movw	r0, #438	; 0x1b6
 10028ac:	e301375c 	movw	r3, #5980	; 0x175c
 10028b0:	e301276c 	movw	r2, #5996	; 0x176c
 10028b4:	e3011788 	movw	r1, #6024	; 0x1788
 10028b8:	e58d0000 	str	r0, [sp]
 10028bc:	e3403101 	movt	r3, #257	; 0x101
 10028c0:	e3402101 	movt	r2, #257	; 0x101
 10028c4:	e3401101 	movt	r1, #257	; 0x101
 10028c8:	e3a00004 	mov	r0, #4
 10028cc:	ebfffd1b 	bl	1001d40 <d_printf.constprop.3>
 10028d0:	eaffffee 	b	1002890 <d_read_timing+0x14>

010028d4 <d_read_timing_us>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10028d4:	e350000f 	cmp	r0, #15
{
 10028d8:	e92d4010 	push	{r4, lr}
 10028dc:	e1a04000 	mov	r4, r0
 10028e0:	e24dd008 	sub	sp, sp, #8
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10028e4:	ca00000a 	bgt	1002914 <d_read_timing_us+0x40>
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 10028e8:	e3090a98 	movw	r0, #39576	; 0x9a98
 10028ec:	e3400101 	movt	r0, #257	; 0x101
 10028f0:	e0800184 	add	r0, r0, r4, lsl #3
 10028f4:	e1c00dd8 	ldrd	r0, [r0, #216]	; 0xd8
 10028f8:	fa001798 	blx	1008760 <__aeabi_l2d>
 10028fc:	ed9f0b0f 	vldr	d0, [pc, #60]	; 1002940 <d_read_timing_us+0x6c>
 1002900:	ec410b30 	vmov	d16, r0, r1
 1002904:	ee200b80 	vmul.f64	d0, d16, d0
}
 1002908:	eeb70bc0 	vcvt.f32.f64	s0, d0
 100290c:	e28dd008 	add	sp, sp, #8
 1002910:	e8bd8010 	pop	{r4, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002914:	e30001c3 	movw	r0, #451	; 0x1c3
 1002918:	e301375c 	movw	r3, #5980	; 0x175c
 100291c:	e301276c 	movw	r2, #5996	; 0x176c
 1002920:	e3011788 	movw	r1, #6024	; 0x1788
 1002924:	e58d0000 	str	r0, [sp]
 1002928:	e3403101 	movt	r3, #257	; 0x101
 100292c:	e3402101 	movt	r2, #257	; 0x101
 1002930:	e3401101 	movt	r1, #257	; 0x101
 1002934:	e3a00004 	mov	r0, #4
 1002938:	ebfffd00 	bl	1001d40 <d_printf.constprop.3>
 100293c:	eaffffe9 	b	10028e8 <d_read_timing_us+0x14>
 1002940:	a17f0000 	.word	0xa17f0000
 1002944:	3f689374 	.word	0x3f689374

01002948 <d_dump_timing>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002948:	e351000f 	cmp	r1, #15
{
 100294c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1002950:	e1a04001 	mov	r4, r1
 1002954:	e24dd010 	sub	sp, sp, #16
 1002958:	e1a06000 	mov	r6, r0
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 100295c:	ca000014 	bgt	10029b4 <d_dump_timing+0x6c>
	return g_hal.timer_deltas[index];
 1002960:	e3091a98 	movw	r1, #39576	; 0x9a98
 1002964:	e3401101 	movt	r1, #257	; 0x101
 1002968:	e0811184 	add	r1, r1, r4, lsl #3
 100296c:	e1c10dd8 	ldrd	r0, [r1, #216]	; 0xd8
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002970:	e0905000 	adds	r5, r0, r0
 1002974:	e0a17001 	adc	r7, r1, r1
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002978:	fa001778 	blx	1008760 <__aeabi_l2d>
 100297c:	eddf0b2d 	vldr	d16, [pc, #180]	; 1002a38 <d_dump_timing+0xf0>
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002980:	e1a02006 	mov	r2, r6
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002984:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002988:	e30116f4 	movw	r1, #5876	; 0x16f4
 100298c:	e88d00a0 	stm	sp, {r5, r7}
 1002990:	e3401101 	movt	r1, #257	; 0x101
 1002994:	e3a00002 	mov	r0, #2
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002998:	ee610ba0 	vmul.f64	d16, d17, d16
 100299c:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10029a0:	eef70ae7 	vcvt.f64.f32	d16, s15
 10029a4:	edcd0b02 	vstr	d16, [sp, #8]
 10029a8:	ebfffc4f 	bl	1001aec <d_printf.constprop.1>
}
 10029ac:	e28dd010 	add	sp, sp, #16
 10029b0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10029b4:	e30001b6 	movw	r0, #438	; 0x1b6
 10029b8:	e301375c 	movw	r3, #5980	; 0x175c
 10029bc:	e301276c 	movw	r2, #5996	; 0x176c
 10029c0:	e3011788 	movw	r1, #6024	; 0x1788
	return g_hal.timer_deltas[index];
 10029c4:	e284401b 	add	r4, r4, #27
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10029c8:	e58d0000 	str	r0, [sp]
	return g_hal.timer_deltas[index];
 10029cc:	e1a04184 	lsl	r4, r4, #3
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10029d0:	e3403101 	movt	r3, #257	; 0x101
 10029d4:	e3402101 	movt	r2, #257	; 0x101
 10029d8:	e3401101 	movt	r1, #257	; 0x101
 10029dc:	e3a00004 	mov	r0, #4
	return g_hal.timer_deltas[index];
 10029e0:	e3098a98 	movw	r8, #39576	; 0x9a98
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10029e4:	ebfffcd5 	bl	1001d40 <d_printf.constprop.3>
	return g_hal.timer_deltas[index];
 10029e8:	e3408101 	movt	r8, #257	; 0x101
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10029ec:	e30021c3 	movw	r2, #451	; 0x1c3
 10029f0:	e58d2000 	str	r2, [sp]
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 10029f4:	e0882004 	add	r2, r8, r4
 10029f8:	e7985004 	ldr	r5, [r8, r4]
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 10029fc:	e301375c 	movw	r3, #5980	; 0x175c
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002a00:	e5927004 	ldr	r7, [r2, #4]
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002a04:	e3011788 	movw	r1, #6024	; 0x1788
 1002a08:	e301276c 	movw	r2, #5996	; 0x176c
 1002a0c:	e3403101 	movt	r3, #257	; 0x101
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002a10:	e0955005 	adds	r5, r5, r5
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002a14:	e3401101 	movt	r1, #257	; 0x101
 1002a18:	e3a00004 	mov	r0, #4
 1002a1c:	e3402101 	movt	r2, #257	; 0x101
	d_printf(D_INFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002a20:	e0a77007 	adc	r7, r7, r7
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002a24:	ebfffcc5 	bl	1001d40 <d_printf.constprop.3>
 1002a28:	e0883004 	add	r3, r8, r4
 1002a2c:	e7980004 	ldr	r0, [r8, r4]
 1002a30:	e5931004 	ldr	r1, [r3, #4]
 1002a34:	eaffffcf 	b	1002978 <d_dump_timing+0x30>
 1002a38:	a17f0000 	.word	0xa17f0000
 1002a3c:	3f689374 	.word	0x3f689374

01002a40 <d_dump_timing_ex>:
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002a40:	e351000f 	cmp	r1, #15
{
 1002a44:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1002a48:	e1a04001 	mov	r4, r1
 1002a4c:	e24dd010 	sub	sp, sp, #16
 1002a50:	e1a06000 	mov	r6, r0
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002a54:	ca000014 	bgt	1002aac <d_dump_timing_ex+0x6c>
	return g_hal.timer_deltas[index];
 1002a58:	e3091a98 	movw	r1, #39576	; 0x9a98
 1002a5c:	e3401101 	movt	r1, #257	; 0x101
 1002a60:	e0811184 	add	r1, r1, r4, lsl #3
 1002a64:	e1c10dd8 	ldrd	r0, [r1, #216]	; 0xd8
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002a68:	e0905000 	adds	r5, r0, r0
 1002a6c:	e0a17001 	adc	r7, r1, r1
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002a70:	fa00173a 	blx	1008760 <__aeabi_l2d>
 1002a74:	eddf0b2d 	vldr	d16, [pc, #180]	; 1002b30 <d_dump_timing_ex+0xf0>
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002a78:	e1a02006 	mov	r2, r6
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002a7c:	ec410b31 	vmov	d17, r0, r1
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002a80:	e30116f4 	movw	r1, #5876	; 0x16f4
 1002a84:	e88d00a0 	stm	sp, {r5, r7}
 1002a88:	e3401101 	movt	r1, #257	; 0x101
 1002a8c:	e3a00001 	mov	r0, #1
	return g_hal.timer_deltas[index] * XSCUTIMER_TICKS_TO_US;
 1002a90:	ee610ba0 	vmul.f64	d16, d17, d16
 1002a94:	eef77be0 	vcvt.f32.f64	s15, d16
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002a98:	eef70ae7 	vcvt.f64.f32	d16, s15
 1002a9c:	edcd0b02 	vstr	d16, [sp, #8]
 1002aa0:	ebfffc5c 	bl	1001c18 <d_printf.constprop.2>
}
 1002aa4:	e28dd010 	add	sp, sp, #16
 1002aa8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002aac:	e30001b6 	movw	r0, #438	; 0x1b6
 1002ab0:	e301375c 	movw	r3, #5980	; 0x175c
 1002ab4:	e301276c 	movw	r2, #5996	; 0x176c
 1002ab8:	e3011788 	movw	r1, #6024	; 0x1788
	return g_hal.timer_deltas[index];
 1002abc:	e284401b 	add	r4, r4, #27
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002ac0:	e58d0000 	str	r0, [sp]
	return g_hal.timer_deltas[index];
 1002ac4:	e1a04184 	lsl	r4, r4, #3
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002ac8:	e3403101 	movt	r3, #257	; 0x101
 1002acc:	e3402101 	movt	r2, #257	; 0x101
 1002ad0:	e3401101 	movt	r1, #257	; 0x101
 1002ad4:	e3a00004 	mov	r0, #4
	return g_hal.timer_deltas[index];
 1002ad8:	e3098a98 	movw	r8, #39576	; 0x9a98
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002adc:	ebfffc97 	bl	1001d40 <d_printf.constprop.3>
	return g_hal.timer_deltas[index];
 1002ae0:	e3408101 	movt	r8, #257	; 0x101
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002ae4:	e30021c3 	movw	r2, #451	; 0x1c3
 1002ae8:	e58d2000 	str	r2, [sp]
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002aec:	e0882004 	add	r2, r8, r4
 1002af0:	e7985004 	ldr	r5, [r8, r4]
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002af4:	e301375c 	movw	r3, #5980	; 0x175c
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002af8:	e5927004 	ldr	r7, [r2, #4]
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002afc:	e3011788 	movw	r1, #6024	; 0x1788
 1002b00:	e301276c 	movw	r2, #5996	; 0x176c
 1002b04:	e3403101 	movt	r3, #257	; 0x101
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002b08:	e0955005 	adds	r5, r5, r5
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002b0c:	e3401101 	movt	r1, #257	; 0x101
 1002b10:	e3a00004 	mov	r0, #4
 1002b14:	e3402101 	movt	r2, #257	; 0x101
	d_printf(D_EXINFO, "%s [~%llu CPU cycles (~%4.1f us)]", s, (int64_t)(d_read_timing(index) * XSCUTIMER_TICKS_TO_CPUCYC), d_read_timing_us(index));
 1002b18:	e0a77007 	adc	r7, r7, r7
	D_ASSERT(index < NUM_DEBUG_TIMERS) ;
 1002b1c:	ebfffc87 	bl	1001d40 <d_printf.constprop.3>
 1002b20:	e0883004 	add	r3, r8, r4
 1002b24:	e7980004 	ldr	r0, [r8, r4]
 1002b28:	e5931004 	ldr	r1, [r3, #4]
 1002b2c:	eaffffcf 	b	1002a70 <d_dump_timing_ex+0x30>
 1002b30:	a17f0000 	.word	0xa17f0000
 1002b34:	3f689374 	.word	0x3f689374

01002b38 <emio_fast_write>:

/**
 * Fast pin set/clear routine for EMIO range (53 ~ 117).  Do not use for regular GPIO.
 */
void emio_fast_write(unsigned int pin, int state)
{
 1002b38:	e2403036 	sub	r3, r0, #54	; 0x36
 1002b3c:	e92d4070 	push	{r4, r5, r6, lr}
	unsigned int bank;
	uint32_t write;
	uint32_t *reg;

	D_ASSERT(pin >= 53 && pin <= 117) ;
 1002b40:	e2402035 	sub	r2, r0, #53	; 0x35
 1002b44:	e1a042a3 	lsr	r4, r3, #5
 1002b48:	e3520040 	cmp	r2, #64	; 0x40
 1002b4c:	e2844002 	add	r4, r4, #2
{
 1002b50:	e24dd008 	sub	sp, sp, #8
 1002b54:	e1a05000 	mov	r5, r0
	D_ASSERT(pin >= 53 && pin <= 117) ;
 1002b58:	e2016001 	and	r6, r1, #1
 1002b5c:	e1a04184 	lsl	r4, r4, #3
 1002b60:	8a00000d 	bhi	1002b9c <emio_fast_write+0x64>

	reg = (uint32_t*)(bank * XGPIOPS_DATA_MASK_OFFSET);
	//reg += XGPIOPS_DATA_MSW_OFFSET * (pin > 15);
	//pin &= 0xf;

	if(pin > 15) {
 1002b64:	e353000f 	cmp	r3, #15
 1002b68:	8a000015 	bhi	1002bc4 <emio_fast_write+0x8c>
		reg += XGPIOPS_DATA_MSW_OFFSET;
	} else {
		reg += XGPIOPS_DATA_LSW_OFFSET;
	}

	write = ~(1 << (pin + 16)) & ((state << pin) | 0xffff0000);
 1002b6c:	e3a02000 	mov	r2, #0

	XGpioPs_WriteReg(g_hal.xgpio_ps.GpioConfig.BaseAddr, reg, write);
 1002b70:	e3091a98 	movw	r1, #39576	; 0x9a98
	write = ~(1 << (pin + 16)) & ((state << pin) | 0xffff0000);
 1002b74:	e34f2fff 	movt	r2, #65535	; 0xffff
	XGpioPs_WriteReg(g_hal.xgpio_ps.GpioConfig.BaseAddr, reg, write);
 1002b78:	e3401101 	movt	r1, #257	; 0x101
	write = ~(1 << (pin + 16)) & ((state << pin) | 0xffff0000);
 1002b7c:	e1822316 	orr	r2, r2, r6, lsl r3
 1002b80:	e3a00001 	mov	r0, #1
	XGpioPs_WriteReg(g_hal.xgpio_ps.GpioConfig.BaseAddr, reg, write);
 1002b84:	e5911028 	ldr	r1, [r1, #40]	; 0x28
	write = ~(1 << (pin + 16)) & ((state << pin) | 0xffff0000);
 1002b88:	e2833010 	add	r3, r3, #16
 1002b8c:	e1c23310 	bic	r3, r2, r0, lsl r3
	*LocalAddr = Value;
 1002b90:	e7843001 	str	r3, [r4, r1]
}
 1002b94:	e28dd008 	add	sp, sp, #8
 1002b98:	e8bd8070 	pop	{r4, r5, r6, pc}
	D_ASSERT(pin >= 53 && pin <= 117) ;
 1002b9c:	e30001ee 	movw	r0, #494	; 0x1ee
 1002ba0:	e301375c 	movw	r3, #5980	; 0x175c
 1002ba4:	e30127b4 	movw	r2, #6068	; 0x17b4
 1002ba8:	e3011788 	movw	r1, #6024	; 0x1788
 1002bac:	e58d0000 	str	r0, [sp]
 1002bb0:	e3403101 	movt	r3, #257	; 0x101
 1002bb4:	e3402101 	movt	r2, #257	; 0x101
 1002bb8:	e3401101 	movt	r1, #257	; 0x101
 1002bbc:	e3a00004 	mov	r0, #4
 1002bc0:	ebfffc5e 	bl	1001d40 <d_printf.constprop.3>
		pin -= 16;
 1002bc4:	e2453046 	sub	r3, r5, #70	; 0x46
		reg += XGPIOPS_DATA_MSW_OFFSET;
 1002bc8:	e2844010 	add	r4, r4, #16
 1002bcc:	eaffffe6 	b	1002b6c <emio_fast_write+0x34>

01002bd0 <enable_caches>:
#endif
#ifdef XPAR_MICROBLAZE_USE_DCACHE
    Xil_DCacheEnable();
#endif
#endif
}
 1002bd0:	e12fff1e 	bx	lr

01002bd4 <disable_caches>:
 1002bd4:	e12fff1e 	bx	lr

01002bd8 <init_uart>:
 1002bd8:	e12fff1e 	bx	lr

01002bdc <init_platform>:
 1002bdc:	e12fff1e 	bx	lr

01002be0 <cleanup_platform>:
 1002be0:	e12fff1e 	bx	lr

01002be4 <XAxiDma_Reset>:
	UINTPTR RegBase;
	XAxiDma_BdRing *TxRingPtr;
	XAxiDma_BdRing *RxRingPtr;
	int RingIndex;

	if (InstancePtr->HasMm2S) {
 1002be4:	e5903004 	ldr	r3, [r0, #4]
{
 1002be8:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	if (InstancePtr->HasMm2S) {
 1002bec:	e3530000 	cmp	r3, #0
 1002bf0:	0a000019 	beq	1002c5c <XAxiDma_Reset+0x78>
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		/* Save the locations of current BDs both rings are working on
		 * before the reset so later we can resume the rings smoothly.
		 */
		if(XAxiDma_HasSg(InstancePtr)){
 1002bf4:	e5903010 	ldr	r3, [r0, #16]
 1002bf8:	e3530000 	cmp	r3, #0
 1002bfc:	1a00001a 	bne	1002c6c <XAxiDma_Reset+0x88>
*
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1002c00:	e5902000 	ldr	r2, [r0]
	*LocalAddr = Value;
 1002c04:	e3a01004 	mov	r1, #4

	/* Set TX/RX Channel state */
	if (InstancePtr->HasMm2S) {
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		TxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1002c08:	e3a03002 	mov	r3, #2
 1002c0c:	e5821000 	str	r1, [r2]
 1002c10:	e580301c 	str	r3, [r0, #28]
	}

	if (InstancePtr->HasS2Mm) {
 1002c14:	e5903008 	ldr	r3, [r0, #8]
 1002c18:	e3530000 	cmp	r3, #0
 1002c1c:	049df004 	popeq	{pc}		; (ldreq pc, [sp], #4)
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1002c20:	e5901744 	ldr	r1, [r0, #1860]	; 0x744
 1002c24:	e3510000 	cmp	r1, #0
 1002c28:	d49df004 	pople	{pc}		; (ldrle pc, [sp], #4)
 1002c2c:	e3a03000 	mov	r3, #0
						RingIndex++) {
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr, RingIndex);
			if (InstancePtr->HasS2Mm) {
				RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1002c30:	e3a0e06c 	mov	lr, #108	; 0x6c
 1002c34:	e3a0c002 	mov	ip, #2
 1002c38:	e022039e 	mla	r2, lr, r3, r0
						RingIndex++) {
 1002c3c:	e2833001 	add	r3, r3, #1
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1002c40:	e1530001 	cmp	r3, r1
				RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1002c44:	e582c088 	str	ip, [r2, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1002c48:	1afffffa 	bne	1002c38 <XAxiDma_Reset+0x54>
 1002c4c:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	if (InstancePtr->HasMm2S) {
 1002c50:	e5903004 	ldr	r3, [r0, #4]
 1002c54:	e3530000 	cmp	r3, #0
 1002c58:	1affffe8 	bne	1002c00 <XAxiDma_Reset+0x1c>
		RegBase = InstancePtr->RegBase + XAXIDMA_RX_OFFSET;
 1002c5c:	e5903000 	ldr	r3, [r0]
 1002c60:	e3a02004 	mov	r2, #4
 1002c64:	e5832030 	str	r2, [r3, #48]	; 0x30
	if (InstancePtr->HasMm2S) {
 1002c68:	eaffffe9 	b	1002c14 <XAxiDma_Reset+0x30>
			XAxiDma_BdRingSnapShotCurrBd(TxRingPtr);
 1002c6c:	e1c021d4 	ldrd	r2, [r0, #20]
 1002c70:	e3530000 	cmp	r3, #0
 1002c74:	1a000018 	bne	1002cdc <XAxiDma_Reset+0xf8>
	return *(volatile u32 *) Addr;
 1002c78:	e5923008 	ldr	r3, [r2, #8]
 1002c7c:	e580305c 	str	r3, [r0, #92]	; 0x5c
			for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1002c80:	e590c744 	ldr	ip, [r0, #1860]	; 0x744
 1002c84:	e35c0000 	cmp	ip, #0
 1002c88:	daffffdc 	ble	1002c00 <XAxiDma_Reset+0x1c>
 1002c8c:	e3a0206c 	mov	r2, #108	; 0x6c
 1002c90:	e1a03000 	mov	r3, r0
 1002c94:	e02c0c92 	mla	ip, r2, ip, r0
 1002c98:	ea000008 	b	1002cc0 <XAxiDma_Reset+0xdc>
				XAxiDma_BdRingSnapShotCurrBd(RxRingPtr);
 1002c9c:	e59320e4 	ldr	r2, [r3, #228]	; 0xe4
 1002ca0:	e3520000 	cmp	r2, #0
 1002ca4:	e282e001 	add	lr, r2, #1
 1002ca8:	0a000008 	beq	1002cd0 <XAxiDma_Reset+0xec>
 1002cac:	e791228e 	ldr	r2, [r1, lr, lsl #5]
 1002cb0:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 1002cb4:	e283306c 	add	r3, r3, #108	; 0x6c
			for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1002cb8:	e15c0003 	cmp	ip, r3
 1002cbc:	0affffe3 	beq	1002c50 <XAxiDma_Reset+0x6c>
				XAxiDma_BdRingSnapShotCurrBd(RxRingPtr);
 1002cc0:	e5932084 	ldr	r2, [r3, #132]	; 0x84
 1002cc4:	e5931080 	ldr	r1, [r3, #128]	; 0x80
 1002cc8:	e3520000 	cmp	r2, #0
 1002ccc:	1afffff2 	bne	1002c9c <XAxiDma_Reset+0xb8>
 1002cd0:	e5912008 	ldr	r2, [r1, #8]
 1002cd4:	e58320c8 	str	r2, [r3, #200]	; 0xc8
 1002cd8:	eafffff5 	b	1002cb4 <XAxiDma_Reset+0xd0>
			XAxiDma_BdRingSnapShotCurrBd(TxRingPtr);
 1002cdc:	e5903078 	ldr	r3, [r0, #120]	; 0x78
 1002ce0:	e3530000 	cmp	r3, #0
 1002ce4:	0affffe3 	beq	1002c78 <XAxiDma_Reset+0x94>
 1002ce8:	e2833001 	add	r3, r3, #1
 1002cec:	e7923283 	ldr	r3, [r2, r3, lsl #5]
 1002cf0:	e580305c 	str	r3, [r0, #92]	; 0x5c
 1002cf4:	eaffffe1 	b	1002c80 <XAxiDma_Reset+0x9c>

01002cf8 <XAxiDma_ResetIsDone>:
	TxRingPtr = XAxiDma_GetTxRing(InstancePtr);
	RxRingPtr = XAxiDma_GetRxRing(InstancePtr);

	/* Check transmit channel
	 */
	if (InstancePtr->HasMm2S) {
 1002cf8:	e5903004 	ldr	r3, [r0, #4]
 1002cfc:	e3530000 	cmp	r3, #0
 1002d00:	0a000003 	beq	1002d14 <XAxiDma_ResetIsDone+0x1c>
 1002d04:	e5903014 	ldr	r3, [r0, #20]
 1002d08:	e5933000 	ldr	r3, [r3]
		RegisterValue = XAxiDma_ReadReg(TxRingPtr->ChanBase,
			XAXIDMA_CR_OFFSET);

		/* Reset is done when the reset bit is low
		 */
		if(RegisterValue & XAXIDMA_CR_RESET_MASK) {
 1002d0c:	e3130004 	tst	r3, #4
 1002d10:	1a000009 	bne	1002d3c <XAxiDma_ResetIsDone+0x44>
		}
	}

	/* Check receive channel
	 */
	if (InstancePtr->HasS2Mm) {
 1002d14:	e5903008 	ldr	r3, [r0, #8]
 1002d18:	e3530000 	cmp	r3, #0
 1002d1c:	0a000004 	beq	1002d34 <XAxiDma_ResetIsDone+0x3c>
 1002d20:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 1002d24:	e5930000 	ldr	r0, [r3]
		RegisterValue = XAxiDma_ReadReg(RxRingPtr->ChanBase,
				XAXIDMA_CR_OFFSET);

		/* Reset is done when the reset bit is low
		 */
		if(RegisterValue & XAXIDMA_CR_RESET_MASK) {
 1002d28:	e2200004 	eor	r0, r0, #4
 1002d2c:	e7e00150 	ubfx	r0, r0, #2, #1
 1002d30:	e12fff1e 	bx	lr

			return 0;
		}
	}

	return 1;
 1002d34:	e3a00001 	mov	r0, #1
}
 1002d38:	e12fff1e 	bx	lr
			return 0;
 1002d3c:	e3a00000 	mov	r0, #0
 1002d40:	e12fff1e 	bx	lr

01002d44 <XAxiDma_CfgInitialize>:
{
 1002d44:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
	if(!Config) {
 1002d48:	e2515000 	subs	r5, r1, #0
	InstancePtr->Initialized = 0;
 1002d4c:	e3a01000 	mov	r1, #0
{
 1002d50:	e24dd00c 	sub	sp, sp, #12
	InstancePtr->Initialized = 0;
 1002d54:	e580100c 	str	r1, [r0, #12]
		return XST_INVALID_PARAM;
 1002d58:	03a0000f 	moveq	r0, #15
	if(!Config) {
 1002d5c:	0a000078 	beq	1002f44 <XAxiDma_CfgInitialize+0x200>
	memset(InstancePtr, 0, sizeof(XAxiDma));
 1002d60:	e3a02e75 	mov	r2, #1872	; 0x750
 1002d64:	e1a04000 	mov	r4, r0
	BaseAddr = Config->BaseAddr;
 1002d68:	e5956004 	ldr	r6, [r5, #4]
	memset(InstancePtr, 0, sizeof(XAxiDma));
 1002d6c:	fa001dbb 	blx	100a460 <memset>
	InstancePtr->TxNumChannels = Config->Mm2sNumChannels;
 1002d70:	e5953028 	ldr	r3, [r5, #40]	; 0x28
	InstancePtr->RxNumChannels = Config->S2MmNumChannels;
 1002d74:	e595002c 	ldr	r0, [r5, #44]	; 0x2c
	InstancePtr->AddrWidth = Config->AddrWidth;
 1002d78:	e595103c 	ldr	r1, [r5, #60]	; 0x3c
	if (!InstancePtr->TxNumChannels)
 1002d7c:	e3530000 	cmp	r3, #0
	InstancePtr->HasMm2S = Config->HasMm2S;
 1002d80:	e595b00c 	ldr	fp, [r5, #12]
	InstancePtr->HasS2Mm = Config->HasS2Mm;
 1002d84:	e595a018 	ldr	sl, [r5, #24]
	InstancePtr->HasSg = Config->HasSg;
 1002d88:	e5952024 	ldr	r2, [r5, #36]	; 0x24
	InstancePtr->MicroDmaMode = Config->MicroDmaMode;
 1002d8c:	e5958038 	ldr	r8, [r5, #56]	; 0x38
	InstancePtr->TxNumChannels = Config->Mm2sNumChannels;
 1002d90:	e5843740 	str	r3, [r4, #1856]	; 0x740
		InstancePtr->TxNumChannels = 1;
 1002d94:	03a03001 	moveq	r3, #1
 1002d98:	05843740 	streq	r3, [r4, #1856]	; 0x740
	if (!InstancePtr->RxNumChannels)
 1002d9c:	e3500000 	cmp	r0, #0
	InstancePtr->RxNumChannels = Config->S2MmNumChannels;
 1002da0:	e5840744 	str	r0, [r4, #1860]	; 0x744
		InstancePtr->RxNumChannels = 1;
 1002da4:	03a00001 	moveq	r0, #1
	InstancePtr->AddrWidth = Config->AddrWidth;
 1002da8:	e58d1004 	str	r1, [sp, #4]
	InstancePtr->HasMm2S = Config->HasMm2S;
 1002dac:	e8840840 	stm	r4, {r6, fp}
	InstancePtr->HasS2Mm = Config->HasS2Mm;
 1002db0:	e584a008 	str	sl, [r4, #8]
	InstancePtr->HasSg = Config->HasSg;
 1002db4:	e5842010 	str	r2, [r4, #16]
	InstancePtr->MicroDmaMode = Config->MicroDmaMode;
 1002db8:	e5848748 	str	r8, [r4, #1864]	; 0x748
	InstancePtr->AddrWidth = Config->AddrWidth;
 1002dbc:	e584174c 	str	r1, [r4, #1868]	; 0x74c
		InstancePtr->RxNumChannels = 1;
 1002dc0:	05840744 	streq	r0, [r4, #1860]	; 0x744
	if (!InstancePtr->RxNumChannels)
 1002dc4:	0a000060 	beq	1002f4c <XAxiDma_CfgInitialize+0x208>
	if ((InstancePtr->RxNumChannels > 1) ||
 1002dc8:	e3500001 	cmp	r0, #1
 1002dcc:	da00005e 	ble	1002f4c <XAxiDma_CfgInitialize+0x208>
		MaxTransferLen =
 1002dd0:	e30f9fff 	movw	r9, #65535	; 0xffff
	if (!InstancePtr->MicroDmaMode) {
 1002dd4:	e3580000 	cmp	r8, #0
	InstancePtr->TxBdRing.RunState = AXIDMA_CHANNEL_HALTED;
 1002dd8:	e3a02002 	mov	r2, #2
	InstancePtr->TxBdRing.IsRxChannel = 0;
 1002ddc:	e3a03000 	mov	r3, #0
	InstancePtr->TxBdRing.RunState = AXIDMA_CHANNEL_HALTED;
 1002de0:	e584201c 	str	r2, [r4, #28]
	InstancePtr->TxBdRing.IsRxChannel = 0;
 1002de4:	e5843018 	str	r3, [r4, #24]
		InstancePtr->TxBdRing.MaxTransferLen = MaxTransferLen;
 1002de8:	01a02009 	moveq	r2, r9
	if (!InstancePtr->MicroDmaMode) {
 1002dec:	0a000006 	beq	1002e0c <XAxiDma_CfgInitialize+0xc8>
				((Config->Mm2SDataWidth / 4) *
 1002df0:	e5953014 	ldr	r3, [r5, #20]
 1002df4:	e5952030 	ldr	r2, [r5, #48]	; 0x30
 1002df8:	e2831003 	add	r1, r3, #3
 1002dfc:	e3530000 	cmp	r3, #0
 1002e00:	b1a03001 	movlt	r3, r1
 1002e04:	e1a03143 	asr	r3, r3, #2
 1002e08:	e0020392 	mul	r2, r2, r3
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1002e0c:	e3500000 	cmp	r0, #0
	InstancePtr->TxBdRing.RingIndex = 0;
 1002e10:	e3a03000 	mov	r3, #0
 1002e14:	e5842030 	str	r2, [r4, #48]	; 0x30
						 = AXIDMA_CHANNEL_HALTED;
 1002e18:	c3a0706c 	movgt	r7, #108	; 0x6c
	InstancePtr->TxBdRing.RingIndex = 0;
 1002e1c:	e5843078 	str	r3, [r4, #120]	; 0x78
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1002e20:	c1a02004 	movgt	r2, r4
						 = AXIDMA_CHANNEL_HALTED;
 1002e24:	c3a0e002 	movgt	lr, #2
		InstancePtr->RxBdRing[Index].IsRxChannel = 1;
 1002e28:	c3a0c001 	movgt	ip, #1
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1002e2c:	da000007 	ble	1002e50 <XAxiDma_CfgInitialize+0x10c>
						 = AXIDMA_CHANNEL_HALTED;
 1002e30:	e0214397 	mla	r1, r7, r3, r4
 1002e34:	e282206c 	add	r2, r2, #108	; 0x6c
 1002e38:	e581e088 	str	lr, [r1, #136]	; 0x88
		InstancePtr->RxBdRing[Index].RingIndex = Index;
 1002e3c:	e5823078 	str	r3, [r2, #120]	; 0x78
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1002e40:	e2833001 	add	r3, r3, #1
 1002e44:	e1500003 	cmp	r0, r3
		InstancePtr->RxBdRing[Index].IsRxChannel = 1;
 1002e48:	e582c018 	str	ip, [r2, #24]
	for (Index = 0; Index < InstancePtr->RxNumChannels; Index++) {
 1002e4c:	1afffff7 	bne	1002e30 <XAxiDma_CfgInitialize+0xec>
	if (InstancePtr->HasMm2S) {
 1002e50:	e35b0000 	cmp	fp, #0
 1002e54:	0a00000c 	beq	1002e8c <XAxiDma_CfgInitialize+0x148>
			((unsigned int)Config->Mm2SDataWidth >> 3);
 1002e58:	e5953014 	ldr	r3, [r5, #20]
		if (InstancePtr->AddrWidth > 32)
 1002e5c:	e59d2004 	ldr	r2, [sp, #4]
		InstancePtr->TxBdRing.HasStsCntrlStrm =
 1002e60:	e595c008 	ldr	ip, [r5, #8]
		InstancePtr->TxBdRing.HasDRE = Config->HasMm2SDRE;
 1002e64:	e5951010 	ldr	r1, [r5, #16]
		if (InstancePtr->AddrWidth > 32)
 1002e68:	e3520020 	cmp	r2, #32
			((unsigned int)Config->Mm2SDataWidth >> 3);
 1002e6c:	e1a031a3 	lsr	r3, r3, #3
		if (InstancePtr->AddrWidth > 32)
 1002e70:	d3a02000 	movle	r2, #0
		InstancePtr->TxBdRing.ChanBase =
 1002e74:	e5846014 	str	r6, [r4, #20]
		if (InstancePtr->AddrWidth > 32)
 1002e78:	c3a02001 	movgt	r2, #1
		InstancePtr->TxBdRing.HasStsCntrlStrm =
 1002e7c:	e584c020 	str	ip, [r4, #32]
		InstancePtr->TxBdRing.HasDRE = Config->HasMm2SDRE;
 1002e80:	e5841024 	str	r1, [r4, #36]	; 0x24
		InstancePtr->TxBdRing.DataWidth =
 1002e84:	e5843028 	str	r3, [r4, #40]	; 0x28
 1002e88:	e584202c 	str	r2, [r4, #44]	; 0x2c
	if (InstancePtr->HasS2Mm) {
 1002e8c:	e35a0000 	cmp	sl, #0
 1002e90:	0a00001e 	beq	1002f10 <XAxiDma_CfgInitialize+0x1cc>
		for (Index = 0;
 1002e94:	e3500000 	cmp	r0, #0
 1002e98:	da00001c 	ble	1002f10 <XAxiDma_CfgInitialize+0x1cc>
			((unsigned int)Config->S2MmDataWidth >> 3);
 1002e9c:	e5951020 	ldr	r1, [r5, #32]
 1002ea0:	e3a0306c 	mov	r3, #108	; 0x6c
 1002ea4:	e0204093 	mla	r0, r3, r0, r4
 1002ea8:	e59d3004 	ldr	r3, [sp, #4]
					Config->HasStsCntrlStrm;
 1002eac:	e595e008 	ldr	lr, [r5, #8]
						((Config->S2MmDataWidth / 4) *
 1002eb0:	e3510000 	cmp	r1, #0
					Config->HasS2MmDRE;
 1002eb4:	e595c01c 	ldr	ip, [r5, #28]
						((Config->S2MmDataWidth / 4) *
 1002eb8:	e2817003 	add	r7, r1, #3
 1002ebc:	a1a07001 	movge	r7, r1
 1002ec0:	e1a07147 	asr	r7, r7, #2
 1002ec4:	e3530020 	cmp	r3, #32
			((unsigned int)Config->S2MmDataWidth >> 3);
 1002ec8:	e1a011a1 	lsr	r1, r1, #3
 1002ecc:	e2866030 	add	r6, r6, #48	; 0x30
 1002ed0:	d3a0a000 	movle	sl, #0
 1002ed4:	c3a0a001 	movgt	sl, #1
 1002ed8:	e1a03004 	mov	r3, r4
			if (!InstancePtr->MicroDmaMode) {
 1002edc:	e3580000 	cmp	r8, #0
				InstancePtr->RxBdRing[Index].MaxTransferLen =
 1002ee0:	e1a02009 	mov	r2, r9
			InstancePtr->RxBdRing[Index].ChanBase =
 1002ee4:	e5836080 	str	r6, [r3, #128]	; 0x80
			InstancePtr->RxBdRing[Index].HasStsCntrlStrm =
 1002ee8:	e283306c 	add	r3, r3, #108	; 0x6c
 1002eec:	e583e020 	str	lr, [r3, #32]
			InstancePtr->RxBdRing[Index].HasDRE =
 1002ef0:	e583c024 	str	ip, [r3, #36]	; 0x24
			InstancePtr->RxBdRing[Index].DataWidth =
 1002ef4:	e5831028 	str	r1, [r3, #40]	; 0x28
						((Config->S2MmDataWidth / 4) *
 1002ef8:	15952034 	ldrne	r2, [r5, #52]	; 0x34
 1002efc:	e583a02c 	str	sl, [r3, #44]	; 0x2c
 1002f00:	10020792 	mulne	r2, r2, r7
 1002f04:	e5832030 	str	r2, [r3, #48]	; 0x30
		for (Index = 0;
 1002f08:	e1530000 	cmp	r3, r0
 1002f0c:	1afffff2 	bne	1002edc <XAxiDma_CfgInitialize+0x198>
	XAxiDma_Reset(InstancePtr);
 1002f10:	e1a00004 	mov	r0, r4
 1002f14:	e3a05f7d 	mov	r5, #500	; 0x1f4
 1002f18:	ebffff31 	bl	1002be4 <XAxiDma_Reset>
	while (TimeOut) {
 1002f1c:	ea000001 	b	1002f28 <XAxiDma_CfgInitialize+0x1e4>
 1002f20:	e2555001 	subs	r5, r5, #1
 1002f24:	0a00000f 	beq	1002f68 <XAxiDma_CfgInitialize+0x224>
		if(XAxiDma_ResetIsDone(InstancePtr)) {
 1002f28:	e1a00004 	mov	r0, r4
 1002f2c:	ebffff71 	bl	1002cf8 <XAxiDma_ResetIsDone>
 1002f30:	e3500000 	cmp	r0, #0
 1002f34:	0afffff9 	beq	1002f20 <XAxiDma_CfgInitialize+0x1dc>
	return XST_SUCCESS;
 1002f38:	e3a00000 	mov	r0, #0
	InstancePtr->Initialized = 1;
 1002f3c:	e3a03001 	mov	r3, #1
 1002f40:	e584300c 	str	r3, [r4, #12]
}
 1002f44:	e28dd00c 	add	sp, sp, #12
 1002f48:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if ((InstancePtr->RxNumChannels > 1) ||
 1002f4c:	e5943740 	ldr	r3, [r4, #1856]	; 0x740
 1002f50:	e3530001 	cmp	r3, #1
 1002f54:	caffff9d 	bgt	1002dd0 <XAxiDma_CfgInitialize+0x8c>
		MaxTransferLen = (1U << Config->SgLengthWidth) - 1;
 1002f58:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 1002f5c:	e3e09000 	mvn	r9, #0
 1002f60:	e1e09319 	mvn	r9, r9, lsl r3
 1002f64:	eaffff9a 	b	1002dd4 <XAxiDma_CfgInitialize+0x90>
		return XST_DMA_ERROR;
 1002f68:	e3a00009 	mov	r0, #9
		InstancePtr->Initialized = 0;
 1002f6c:	e584500c 	str	r5, [r4, #12]
}
 1002f70:	e28dd00c 	add	sp, sp, #12
 1002f74:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}

01002f78 <XAxiDma_Pause>:
*
*****************************************************************************/
int XAxiDma_Pause(XAxiDma * InstancePtr)
{

	if (!InstancePtr->Initialized) {
 1002f78:	e590300c 	ldr	r3, [r0, #12]
 1002f7c:	e3530000 	cmp	r3, #0
 1002f80:	0a000025 	beq	100301c <XAxiDma_Pause+0xa4>
					" %d\r\n",InstancePtr->Initialized);

		return XST_NOT_SGDMA;
	}

	if (InstancePtr->HasMm2S) {
 1002f84:	e5903004 	ldr	r3, [r0, #4]
 1002f88:	e3530000 	cmp	r3, #0
 1002f8c:	0a000007 	beq	1002fb0 <XAxiDma_Pause+0x38>
		XAxiDma_BdRing *TxRingPtr;
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		/* If channel is halted, then we do not need to do anything
		 */
		if(!XAxiDma_HasSg(InstancePtr)) {
 1002f90:	e5903010 	ldr	r3, [r0, #16]
 1002f94:	e3530000 	cmp	r3, #0
 1002f98:	05902014 	ldreq	r2, [r0, #20]
 1002f9c:	05923000 	ldreq	r3, [r2]
			XAxiDma_WriteReg(TxRingPtr->ChanBase,
 1002fa0:	03c33001 	biceq	r3, r3, #1
	*LocalAddr = Value;
 1002fa4:	05823000 	streq	r3, [r2]
				XAxiDma_ReadReg(TxRingPtr->ChanBase,
				XAXIDMA_CR_OFFSET)
				& ~XAXIDMA_CR_RUNSTOP_MASK);
		}

		TxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1002fa8:	e3a03002 	mov	r3, #2
 1002fac:	e580301c 	str	r3, [r0, #28]
	}

	if (InstancePtr->HasS2Mm) {
 1002fb0:	e5903008 	ldr	r3, [r0, #8]
 1002fb4:	e3530000 	cmp	r3, #0
 1002fb8:	0a000015 	beq	1003014 <XAxiDma_Pause+0x9c>
{
 1002fbc:	e92d40f0 	push	{r4, r5, r6, r7, lr}
		int RingIndex = 0;
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1002fc0:	e5904744 	ldr	r4, [r0, #1860]	; 0x744
 1002fc4:	e3540000 	cmp	r4, #0
 1002fc8:	da00000f 	ble	100300c <XAxiDma_Pause+0x94>
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr, RingIndex);

			/* If channel is halted, then we do not need to do anything
			 */

			if(!XAxiDma_HasSg(InstancePtr) && !RingIndex) {
 1002fcc:	e5907010 	ldr	r7, [r0, #16]
 1002fd0:	e1a02000 	mov	r2, r0
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1002fd4:	e3a03000 	mov	r3, #0
					XAxiDma_ReadReg(RxRingPtr->ChanBase,
					XAXIDMA_CR_OFFSET)
					& ~XAXIDMA_CR_RUNSTOP_MASK);
			}

			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1002fd8:	e3a0606c 	mov	r6, #108	; 0x6c
 1002fdc:	e3a05002 	mov	r5, #2
			if(!XAxiDma_HasSg(InstancePtr) && !RingIndex) {
 1002fe0:	e3570000 	cmp	r7, #0
 1002fe4:	e282206c 	add	r2, r2, #108	; 0x6c
	return *(volatile u32 *) Addr;
 1002fe8:	0592e014 	ldreq	lr, [r2, #20]
			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1002fec:	e0210396 	mla	r1, r6, r3, r0
				RingIndex++) {
 1002ff0:	e2833001 	add	r3, r3, #1
 1002ff4:	059ec000 	ldreq	ip, [lr]
				XAxiDma_WriteReg(RxRingPtr->ChanBase,
 1002ff8:	03ccc001 	biceq	ip, ip, #1
	*LocalAddr = Value;
 1002ffc:	058ec000 	streq	ip, [lr]
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003000:	e1530004 	cmp	r3, r4
			RxRingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1003004:	e5815088 	str	r5, [r1, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003008:	1afffff4 	bne	1002fe0 <XAxiDma_Pause+0x68>
		}
	}

	return XST_SUCCESS;
 100300c:	e3a00000 	mov	r0, #0

}
 1003010:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	return XST_SUCCESS;
 1003014:	e3a00000 	mov	r0, #0
}
 1003018:	e12fff1e 	bx	lr
		return XST_NOT_SGDMA;
 100301c:	e3a00010 	mov	r0, #16
 1003020:	e12fff1e 	bx	lr

01003024 <XAxiDma_Resume>:
*****************************************************************************/
int XAxiDma_Resume(XAxiDma * InstancePtr)
{
	int Status;

	if (!InstancePtr->Initialized) {
 1003024:	e590300c 	ldr	r3, [r0, #12]
 1003028:	e3530000 	cmp	r3, #0
 100302c:	0a000033 	beq	1003100 <XAxiDma_Resume+0xdc>
		" %d\r\n",InstancePtr->Initialized);

		return 0;
	}

	if (InstancePtr->HasMm2S) {
 1003030:	e5902004 	ldr	r2, [r0, #4]
{
 1003034:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 1003038:	e1a04000 	mov	r4, r0
	if (InstancePtr->HasMm2S) {
 100303c:	e3520000 	cmp	r2, #0
 1003040:	0a000029 	beq	10030ec <XAxiDma_Resume+0xc8>
		XAxiDma_BdRing *TxRingPtr;
		TxRingPtr = XAxiDma_GetTxRing(InstancePtr);

		if (!XAxiDma_BdRingHwIsStarted(TxRingPtr)) {
 1003044:	e5903014 	ldr	r3, [r0, #20]
	return *(volatile u32 *) Addr;
 1003048:	e5932004 	ldr	r2, [r3, #4]
 100304c:	e3120001 	tst	r2, #1
 1003050:	1a000052 	bne	10031a0 <XAxiDma_Resume+0x17c>

			return 0;
		}
	}

	if (InstancePtr->HasS2Mm) {
 1003054:	e5902008 	ldr	r2, [r0, #8]
 1003058:	e3520000 	cmp	r2, #0
 100305c:	0a000003 	beq	1003070 <XAxiDma_Resume+0x4c>
		XAxiDma_BdRing *RxRingPtr;
		RxRingPtr = XAxiDma_GetRxRing(InstancePtr);

		if (!XAxiDma_BdRingHwIsStarted(RxRingPtr)) {
 1003060:	e5902080 	ldr	r2, [r0, #128]	; 0x80
 1003064:	e5922004 	ldr	r2, [r2, #4]
 1003068:	e3120001 	tst	r2, #1
 100306c:	1a00005e 	bne	10031ec <XAxiDma_Resume+0x1c8>
		if(XAxiDma_HasSg(InstancePtr)) {
 1003070:	e5943010 	ldr	r3, [r4, #16]
 1003074:	e3530000 	cmp	r3, #0
 1003078:	1a000056 	bne	10031d8 <XAxiDma_Resume+0x1b4>
		TxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 100307c:	e3a03001 	mov	r3, #1
 1003080:	e584301c 	str	r3, [r4, #28]
	if (InstancePtr->HasS2Mm) {
 1003084:	e5943008 	ldr	r3, [r4, #8]
 1003088:	e3530000 	cmp	r3, #0
 100308c:	0a000019 	beq	10030f8 <XAxiDma_Resume+0xd4>
 1003090:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
		for (RingIndex = 0 ; RingIndex < InstancePtr->RxNumChannels;
 1003094:	e3530000 	cmp	r3, #0
 1003098:	da000016 	ble	10030f8 <XAxiDma_Resume+0xd4>
 100309c:	e3a05000 	mov	r5, #0
				Status = XAxiDma_BdRingStart(RxRingPtr);
 10030a0:	e3a0606c 	mov	r6, #108	; 0x6c
 10030a4:	e2848080 	add	r8, r4, #128	; 0x80
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 10030a8:	e3a07001 	mov	r7, #1
 10030ac:	ea000005 	b	10030c8 <XAxiDma_Resume+0xa4>
 10030b0:	e0234596 	mla	r3, r6, r5, r4
					RingIndex++) {
 10030b4:	e2855001 	add	r5, r5, #1
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 10030b8:	e5837088 	str	r7, [r3, #136]	; 0x88
		for (RingIndex = 0 ; RingIndex < InstancePtr->RxNumChannels;
 10030bc:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 10030c0:	e1530005 	cmp	r3, r5
 10030c4:	da00000b 	ble	10030f8 <XAxiDma_Resume+0xd4>
			if(XAxiDma_HasSg(InstancePtr)) {
 10030c8:	e5943010 	ldr	r3, [r4, #16]
 10030cc:	e3530000 	cmp	r3, #0
 10030d0:	0afffff6 	beq	10030b0 <XAxiDma_Resume+0x8c>
				Status = XAxiDma_BdRingStart(RxRingPtr);
 10030d4:	e0208596 	mla	r0, r6, r5, r8
 10030d8:	eb00022d 	bl	1003994 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 10030dc:	e3500000 	cmp	r0, #0
 10030e0:	0afffff2 	beq	10030b0 <XAxiDma_Resume+0x8c>
					return XST_DMA_ERROR;
 10030e4:	e3a00009 	mov	r0, #9
 10030e8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	if (InstancePtr->HasS2Mm) {
 10030ec:	e5903008 	ldr	r3, [r0, #8]
 10030f0:	e3530000 	cmp	r3, #0
 10030f4:	1a000003 	bne	1003108 <XAxiDma_Resume+0xe4>
	return XST_SUCCESS;
 10030f8:	e3a00000 	mov	r0, #0
}
 10030fc:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
		return XST_NOT_SGDMA;
 1003100:	e3a00010 	mov	r0, #16
}
 1003104:	e12fff1e 	bx	lr
		if (!XAxiDma_BdRingHwIsStarted(RxRingPtr)) {
 1003108:	e5903080 	ldr	r3, [r0, #128]	; 0x80
 100310c:	e5933004 	ldr	r3, [r3, #4]
 1003110:	e3130001 	tst	r3, #1
 1003114:	0affffdd 	beq	1003090 <XAxiDma_Resume+0x6c>
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003118:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 100311c:	e3530000 	cmp	r3, #0
 1003120:	da000042 	ble	1003230 <XAxiDma_Resume+0x20c>
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1003124:	e5942088 	ldr	r2, [r4, #136]	; 0x88
			RxRingPtr = XAxiDma_GetRxIndexRing(InstancePtr,
 1003128:	e2846080 	add	r6, r4, #128	; 0x80
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 100312c:	e3520002 	cmp	r2, #2
 1003130:	1a00003e 	bne	1003230 <XAxiDma_Resume+0x20c>
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003134:	e3a05000 	mov	r5, #0
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1003138:	e3a0706c 	mov	r7, #108	; 0x6c
 100313c:	e3a08001 	mov	r8, #1
 1003140:	ea00000e 	b	1003180 <XAxiDma_Resume+0x15c>
 1003144:	e5962000 	ldr	r2, [r6]
 1003148:	e5923000 	ldr	r3, [r2]
				XAxiDma_WriteReg(RxRingPtr->ChanBase,
 100314c:	e3833001 	orr	r3, r3, #1
	*LocalAddr = Value;
 1003150:	e5823000 	str	r3, [r2]
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1003154:	e0234597 	mla	r3, r7, r5, r4
						RingIndex++) {
 1003158:	e2855001 	add	r5, r5, #1
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 100315c:	e0224597 	mla	r2, r7, r5, r4
			RxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1003160:	e5838088 	str	r8, [r3, #136]	; 0x88
		for (RingIndex = 0; RingIndex < InstancePtr->RxNumChannels;
 1003164:	e5943744 	ldr	r3, [r4, #1860]	; 0x744
 1003168:	e286606c 	add	r6, r6, #108	; 0x6c
 100316c:	e1550003 	cmp	r5, r3
 1003170:	aa000014 	bge	10031c8 <XAxiDma_Resume+0x1a4>
			if (RxRingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1003174:	e5923088 	ldr	r3, [r2, #136]	; 0x88
 1003178:	e3530002 	cmp	r3, #2
 100317c:	1a000011 	bne	10031c8 <XAxiDma_Resume+0x1a4>
			if(XAxiDma_HasSg(InstancePtr)) {
 1003180:	e5943010 	ldr	r3, [r4, #16]
 1003184:	e3530000 	cmp	r3, #0
 1003188:	0affffed 	beq	1003144 <XAxiDma_Resume+0x120>
				Status = XAxiDma_BdRingStart(RxRingPtr);
 100318c:	e1a00006 	mov	r0, r6
 1003190:	eb0001ff 	bl	1003994 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 1003194:	e3500000 	cmp	r0, #0
 1003198:	0affffed 	beq	1003154 <XAxiDma_Resume+0x130>
 100319c:	eaffffd0 	b	10030e4 <XAxiDma_Resume+0xc0>
		if (TxRingPtr->RunState == AXIDMA_CHANNEL_HALTED) {
 10031a0:	e590201c 	ldr	r2, [r0, #28]
 10031a4:	e3520002 	cmp	r2, #2
 10031a8:	0a000012 	beq	10031f8 <XAxiDma_Resume+0x1d4>
	if (InstancePtr->HasS2Mm) {
 10031ac:	e5943008 	ldr	r3, [r4, #8]
 10031b0:	e3530000 	cmp	r3, #0
 10031b4:	1affffd7 	bne	1003118 <XAxiDma_Resume+0xf4>
	if (InstancePtr->HasMm2S) {
 10031b8:	e5943004 	ldr	r3, [r4, #4]
 10031bc:	e3530000 	cmp	r3, #0
 10031c0:	1affffaa 	bne	1003070 <XAxiDma_Resume+0x4c>
 10031c4:	eaffffcb 	b	10030f8 <XAxiDma_Resume+0xd4>
 10031c8:	e5943004 	ldr	r3, [r4, #4]
 10031cc:	e3530000 	cmp	r3, #0
 10031d0:	0affffab 	beq	1003084 <XAxiDma_Resume+0x60>
 10031d4:	eaffffa5 	b	1003070 <XAxiDma_Resume+0x4c>
			Status = XAxiDma_BdRingStart(TxRingPtr);
 10031d8:	e2840014 	add	r0, r4, #20
 10031dc:	eb0001ec 	bl	1003994 <XAxiDma_BdRingStart>
			if (Status != XST_SUCCESS) {
 10031e0:	e3500000 	cmp	r0, #0
 10031e4:	0affffa4 	beq	100307c <XAxiDma_Resume+0x58>
 10031e8:	eaffffbd 	b	10030e4 <XAxiDma_Resume+0xc0>
		if (TxRingPtr->RunState == AXIDMA_CHANNEL_HALTED) {
 10031ec:	e594201c 	ldr	r2, [r4, #28]
 10031f0:	e3520002 	cmp	r2, #2
 10031f4:	1affffc7 	bne	1003118 <XAxiDma_Resume+0xf4>
			if(XAxiDma_HasSg(InstancePtr)) {
 10031f8:	e5942010 	ldr	r2, [r4, #16]
 10031fc:	e3520000 	cmp	r2, #0
 1003200:	1a000005 	bne	100321c <XAxiDma_Resume+0x1f8>
	return *(volatile u32 *) Addr;
 1003204:	e5932000 	ldr	r2, [r3]
				XAxiDma_WriteReg(TxRingPtr->ChanBase,
 1003208:	e3822001 	orr	r2, r2, #1
	*LocalAddr = Value;
 100320c:	e5832000 	str	r2, [r3]
			TxRingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1003210:	e3a03001 	mov	r3, #1
 1003214:	e584301c 	str	r3, [r4, #28]
 1003218:	eaffffe3 	b	10031ac <XAxiDma_Resume+0x188>
				Status = XAxiDma_BdRingStart(TxRingPtr);
 100321c:	e2840014 	add	r0, r4, #20
 1003220:	eb0001db 	bl	1003994 <XAxiDma_BdRingStart>
				if (Status != XST_SUCCESS) {
 1003224:	e3500000 	cmp	r0, #0
 1003228:	0afffff8 	beq	1003210 <XAxiDma_Resume+0x1ec>
 100322c:	eaffffac 	b	10030e4 <XAxiDma_Resume+0xc0>
 1003230:	e5942004 	ldr	r2, [r4, #4]
	if (InstancePtr->HasMm2S) {
 1003234:	e3520000 	cmp	r2, #0
 1003238:	0affff95 	beq	1003094 <XAxiDma_Resume+0x70>
 100323c:	eaffff8b 	b	1003070 <XAxiDma_Resume+0x4c>

01003240 <XAxiDma_Busy>:
 *
 *****************************************************************************/
u32 XAxiDma_Busy(XAxiDma *InstancePtr, int Direction)
{

	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 1003240:	e5903000 	ldr	r3, [r0]
 1003244:	e0811081 	add	r1, r1, r1, lsl #1
 1003248:	e0833201 	add	r3, r3, r1, lsl #4
	return *(volatile u32 *) Addr;
 100324c:	e5930004 	ldr	r0, [r3, #4]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_SR_OFFSET) &
				XAXIDMA_IDLE_MASK) ? FALSE : TRUE);
 1003250:	e2200002 	eor	r0, r0, #2
}
 1003254:	e7e000d0 	ubfx	r0, r0, #1, #1
 1003258:	e12fff1e 	bx	lr

0100325c <XAxiDma_SelectKeyHole>:
 *****************************************************************************/
int XAxiDma_SelectKeyHole(XAxiDma *InstancePtr, int Direction, int Select)
{
	u32 Value;

	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 100325c:	e0811081 	add	r1, r1, r1, lsl #1
 1003260:	e5900000 	ldr	r0, [r0]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_CR_OFFSET);

	if (Select)
 1003264:	e3520000 	cmp	r2, #0
	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1003268:	e1a01201 	lsl	r1, r1, #4
 100326c:	e7913000 	ldr	r3, [r1, r0]
		Value |= XAXIDMA_CR_KEYHOLE_MASK;
 1003270:	13833008 	orrne	r3, r3, #8
	else
		Value &= ~XAXIDMA_CR_KEYHOLE_MASK;
 1003274:	03c33008 	biceq	r3, r3, #8
	*LocalAddr = Value;
 1003278:	e7813000 	str	r3, [r1, r0]
			(XAXIDMA_RX_OFFSET * Direction),
			XAXIDMA_CR_OFFSET, Value);

	return XST_SUCCESS;

}
 100327c:	e3a00000 	mov	r0, #0
 1003280:	e12fff1e 	bx	lr

01003284 <XAxiDma_SelectCyclicMode>:
 *****************************************************************************/
int XAxiDma_SelectCyclicMode(XAxiDma *InstancePtr, int Direction, int Select)
{
	u32 Value;

	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1003284:	e0811081 	add	r1, r1, r1, lsl #1
 1003288:	e5900000 	ldr	r0, [r0]
				(XAXIDMA_RX_OFFSET * Direction),
				XAXIDMA_CR_OFFSET);

	if (Select)
 100328c:	e3520000 	cmp	r2, #0
	Value = XAxiDma_ReadReg(InstancePtr->RegBase +
 1003290:	e1a01201 	lsl	r1, r1, #4
	return *(volatile u32 *) Addr;
 1003294:	e7913000 	ldr	r3, [r1, r0]
		Value |= XAXIDMA_CR_CYCLIC_MASK;
 1003298:	13833010 	orrne	r3, r3, #16
	else
		Value &= ~XAXIDMA_CR_CYCLIC_MASK;
 100329c:	03c33010 	biceq	r3, r3, #16
	*LocalAddr = Value;
 10032a0:	e7813000 	str	r3, [r1, r0]
	XAxiDma_WriteReg(InstancePtr->RegBase +
			(XAXIDMA_RX_OFFSET * Direction),
			XAXIDMA_CR_OFFSET, Value);

	return XST_SUCCESS;
}
 10032a4:	e3a00000 	mov	r0, #0
 10032a8:	e12fff1e 	bx	lr

010032ac <XAxiDma_SimpleTransfer>:
	u32 WordBits;
	int RingIndex = 0;

	/* If Scatter Gather is included then, cannot submit
	 */
	if (XAxiDma_HasSg(InstancePtr)) {
 10032ac:	e590c010 	ldr	ip, [r0, #16]
 10032b0:	e35c0000 	cmp	ip, #0
 10032b4:	1a000032 	bne	1003384 <XAxiDma_SimpleTransfer+0xd8>
							" supported\r\n");

		return XST_FAILURE;
	}

	if(Direction == XAXIDMA_DMA_TO_DEVICE){
 10032b8:	e3530000 	cmp	r3, #0
 10032bc:	1a000024 	bne	1003354 <XAxiDma_SimpleTransfer+0xa8>
		if ((Length < 1) ||
 10032c0:	e3520000 	cmp	r2, #0
 10032c4:	0a000030 	beq	100338c <XAxiDma_SimpleTransfer+0xe0>
 10032c8:	e5903030 	ldr	r3, [r0, #48]	; 0x30
 10032cc:	e1530002 	cmp	r3, r2
 10032d0:	3a00002d 	bcc	100338c <XAxiDma_SimpleTransfer+0xe0>
			(Length > InstancePtr->TxBdRing.MaxTransferLen)) {
			return XST_INVALID_PARAM;
		}

		if (!InstancePtr->HasMm2S) {
 10032d4:	e5903004 	ldr	r3, [r0, #4]
 10032d8:	e3530000 	cmp	r3, #0
 10032dc:	0a000028 	beq	1003384 <XAxiDma_SimpleTransfer+0xd8>
		}

		/* If the engine is doing transfer, cannot submit
		 */

		if(!(XAxiDma_ReadReg(InstancePtr->TxBdRing.ChanBase,
 10032e0:	e5903014 	ldr	r3, [r0, #20]
	return *(volatile u32 *) Addr;
 10032e4:	e593c004 	ldr	ip, [r3, #4]
 10032e8:	e31c0001 	tst	ip, #1
 10032ec:	1a000003 	bne	1003300 <XAxiDma_SimpleTransfer+0x54>
	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 10032f0:	e590c000 	ldr	ip, [r0]
 10032f4:	e59cc004 	ldr	ip, [ip, #4]
				XAXIDMA_SR_OFFSET) & XAXIDMA_HALTED_MASK)) {
			if (XAxiDma_Busy(InstancePtr,Direction)) {
 10032f8:	e31c0002 	tst	ip, #2
 10032fc:	0a000020 	beq	1003384 <XAxiDma_SimpleTransfer+0xd8>
							"Engine is busy\r\n");
				return XST_FAILURE;
			}
		}

		if (!InstancePtr->MicroDmaMode) {
 1003300:	e590c748 	ldr	ip, [r0, #1864]	; 0x748
 1003304:	e35c0000 	cmp	ip, #0
			WordBits = (u32)((InstancePtr->TxBdRing.DataWidth) - 1);
 1003308:	0590c028 	ldreq	ip, [r0, #40]	; 0x28
		}
		else {
			WordBits = XAXIDMA_MICROMODE_MIN_BUF_ALIGN;
 100330c:	1300cfff 	movwne	ip, #4095	; 0xfff
			WordBits = (u32)((InstancePtr->TxBdRing.DataWidth) - 1);
 1003310:	024cc001 	subeq	ip, ip, #1
		}

		if ((BuffAddr & WordBits)) {
 1003314:	e11c0001 	tst	ip, r1
 1003318:	0a000002 	beq	1003328 <XAxiDma_SimpleTransfer+0x7c>

			if (!InstancePtr->TxBdRing.HasDRE) {
 100331c:	e590c024 	ldr	ip, [r0, #36]	; 0x24
 1003320:	e35c0000 	cmp	ip, #0
 1003324:	0a000018 	beq	100338c <XAxiDma_SimpleTransfer+0xe0>
		}


		XAxiDma_WriteReg(InstancePtr->TxBdRing.ChanBase,
				 XAXIDMA_SRCADDR_OFFSET, LOWER_32_BITS(BuffAddr));
		if (InstancePtr->AddrWidth > 32)
 1003328:	e590074c 	ldr	r0, [r0, #1868]	; 0x74c
	*LocalAddr = Value;
 100332c:	e5831018 	str	r1, [r3, #24]
 1003330:	e3500020 	cmp	r0, #32
		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
					XAXIDMA_BUFFLEN_OFFSET, Length);

	}

	return XST_SUCCESS;
 1003334:	e3a00000 	mov	r0, #0
 1003338:	c3a01000 	movgt	r1, #0
 100333c:	c583101c 	strgt	r1, [r3, #28]
	return *(volatile u32 *) Addr;
 1003340:	e5931000 	ldr	r1, [r3]
		XAxiDma_WriteReg(InstancePtr->TxBdRing.ChanBase,
 1003344:	e3811001 	orr	r1, r1, #1
	*LocalAddr = Value;
 1003348:	e5831000 	str	r1, [r3]
 100334c:	e5832028 	str	r2, [r3, #40]	; 0x28
 1003350:	e12fff1e 	bx	lr
	else if(Direction == XAXIDMA_DEVICE_TO_DMA){
 1003354:	e3530001 	cmp	r3, #1
 1003358:	0a000001 	beq	1003364 <XAxiDma_SimpleTransfer+0xb8>
	return XST_SUCCESS;
 100335c:	e1a0000c 	mov	r0, ip
 1003360:	e12fff1e 	bx	lr
		if ((Length < 1) ||
 1003364:	e3520000 	cmp	r2, #0
 1003368:	0a000007 	beq	100338c <XAxiDma_SimpleTransfer+0xe0>
 100336c:	e590c09c 	ldr	ip, [r0, #156]	; 0x9c
 1003370:	e15c0002 	cmp	ip, r2
 1003374:	3a000004 	bcc	100338c <XAxiDma_SimpleTransfer+0xe0>
		if (!InstancePtr->HasS2Mm) {
 1003378:	e590c008 	ldr	ip, [r0, #8]
 100337c:	e35c0000 	cmp	ip, #0
 1003380:	1a000003 	bne	1003394 <XAxiDma_SimpleTransfer+0xe8>
		return XST_FAILURE;
 1003384:	e3a00001 	mov	r0, #1
 1003388:	e12fff1e 	bx	lr
			return XST_INVALID_PARAM;
 100338c:	e3a0000f 	mov	r0, #15
 1003390:	e12fff1e 	bx	lr
		if(!(XAxiDma_ReadReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 1003394:	e590c080 	ldr	ip, [r0, #128]	; 0x80
{
 1003398:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
	return *(volatile u32 *) Addr;
 100339c:	e59ce004 	ldr	lr, [ip, #4]
		if(!(XAxiDma_ReadReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 10033a0:	e31e0001 	tst	lr, #1
 10033a4:	1a000003 	bne	10033b8 <XAxiDma_SimpleTransfer+0x10c>
	return ((XAxiDma_ReadReg(InstancePtr->RegBase +
 10033a8:	e590e000 	ldr	lr, [r0]
 10033ac:	e59ee034 	ldr	lr, [lr, #52]	; 0x34
			if (XAxiDma_Busy(InstancePtr,Direction)) {
 10033b0:	e31e0002 	tst	lr, #2
 10033b4:	0a000014 	beq	100340c <XAxiDma_SimpleTransfer+0x160>
		if (!InstancePtr->MicroDmaMode) {
 10033b8:	e5903748 	ldr	r3, [r0, #1864]	; 0x748
 10033bc:	e3530000 	cmp	r3, #0
			 (u32)((InstancePtr->RxBdRing[RingIndex].DataWidth) - 1);
 10033c0:	05903094 	ldreq	r3, [r0, #148]	; 0x94
			WordBits = XAXIDMA_MICROMODE_MIN_BUF_ALIGN;
 10033c4:	13003fff 	movwne	r3, #4095	; 0xfff
			 (u32)((InstancePtr->RxBdRing[RingIndex].DataWidth) - 1);
 10033c8:	02433001 	subeq	r3, r3, #1
		if ((BuffAddr & WordBits)) {
 10033cc:	e1130001 	tst	r3, r1
 10033d0:	0a000002 	beq	10033e0 <XAxiDma_SimpleTransfer+0x134>
			if (!InstancePtr->RxBdRing[RingIndex].HasDRE) {
 10033d4:	e5903090 	ldr	r3, [r0, #144]	; 0x90
 10033d8:	e3530000 	cmp	r3, #0
 10033dc:	0a00000c 	beq	1003414 <XAxiDma_SimpleTransfer+0x168>
		if (InstancePtr->AddrWidth > 32)
 10033e0:	e590374c 	ldr	r3, [r0, #1868]	; 0x74c
	return XST_SUCCESS;
 10033e4:	e3a00000 	mov	r0, #0
	*LocalAddr = Value;
 10033e8:	e58c1018 	str	r1, [ip, #24]
		if (InstancePtr->AddrWidth > 32)
 10033ec:	e3530020 	cmp	r3, #32
 10033f0:	c3a03000 	movgt	r3, #0
 10033f4:	c58c301c 	strgt	r3, [ip, #28]
	return *(volatile u32 *) Addr;
 10033f8:	e59c3000 	ldr	r3, [ip]
		XAxiDma_WriteReg(InstancePtr->RxBdRing[RingIndex].ChanBase,
 10033fc:	e3833001 	orr	r3, r3, #1
	*LocalAddr = Value;
 1003400:	e58c3000 	str	r3, [ip]
 1003404:	e58c2028 	str	r2, [ip, #40]	; 0x28
 1003408:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
		return XST_FAILURE;
 100340c:	e1a00003 	mov	r0, r3
 1003410:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
			return XST_INVALID_PARAM;
 1003414:	e3a0000f 	mov	r0, #15
}
 1003418:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)

0100341c <XAxiDma_LookupConfig>:
	u32 Index;

	CfgPtr = NULL;

	for (Index = 0; Index < XPAR_XAXIDMA_NUM_INSTANCES; Index++) {
		if (XAxiDma_ConfigTable[Index].DeviceId == DeviceId) {
 100341c:	e3013af0 	movw	r3, #6896	; 0x1af0
 1003420:	e3403101 	movt	r3, #257	; 0x101
 1003424:	e5932000 	ldr	r2, [r3]
			break;
		}
	}

	return CfgPtr;
}
 1003428:	e1520000 	cmp	r2, r0
 100342c:	01a00003 	moveq	r0, r3
 1003430:	13a00000 	movne	r0, #0
 1003434:	e12fff1e 	bx	lr

01003438 <XAxiDma_LookupConfigBaseAddr>:
	u32 Index;

	CfgPtr = NULL;

	for (Index = 0; Index < XPAR_XAXIDMA_NUM_INSTANCES; Index++) {
		if (XAxiDma_ConfigTable[Index].BaseAddr == Baseaddr) {
 1003438:	e3013af0 	movw	r3, #6896	; 0x1af0
 100343c:	e3403101 	movt	r3, #257	; 0x101
 1003440:	e5932004 	ldr	r2, [r3, #4]
			break;
		}
	}

	return CfgPtr;
}
 1003444:	e1520000 	cmp	r2, r0
 1003448:	01a00003 	moveq	r0, r3
 100344c:	13a00000 	movne	r0, #0
 1003450:	e12fff1e 	bx	lr

01003454 <XAxiDma_UpdateBdRingCDesc>:
	UINTPTR RegBase;
	UINTPTR BdPtr;
	int RingIndex = RingPtr->RingIndex;

	/* BD list has yet to be created for this channel */
	if (RingPtr->AllCnt == 0) {
 1003454:	e5902060 	ldr	r2, [r0, #96]	; 0x60
 1003458:	e3520000 	cmp	r2, #0
 100345c:	0a000020 	beq	10034e4 <XAxiDma_UpdateBdRingCDesc+0x90>

		return XST_DMA_SG_NO_LIST;
	}

	/* Do nothing if already started */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1003460:	e5902008 	ldr	r2, [r0, #8]
 1003464:	e1a03000 	mov	r3, r0
 1003468:	e3520001 	cmp	r2, #1
 100346c:	0a00001a 	beq	10034dc <XAxiDma_UpdateBdRingCDesc+0x88>
		 * transferring)
		 */
		return XST_SUCCESS;
	}

	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1003470:	e590c000 	ldr	ip, [r0]
	return *(volatile u32 *) Addr;
 1003474:	e59c2004 	ldr	r2, [ip, #4]
 1003478:	e3120001 	tst	r2, #1
 100347c:	0a000016 	beq	10034dc <XAxiDma_UpdateBdRingCDesc+0x88>
		RegBase = RingPtr->ChanBase;

		/* Put a valid BD pointer in the current BD pointer register
		 * So, the hardware is ready to go when tail BD pointer is updated
		 */
		BdPtr = (UINTPTR)(void *)(RingPtr->BdaRestart);
 1003480:	e5901048 	ldr	r1, [r0, #72]	; 0x48
{
 1003484:	e92d4010 	push	{r4, lr}
	int RingIndex = RingPtr->RingIndex;
 1003488:	e5904064 	ldr	r4, [r0, #100]	; 0x64

		if (!XAxiDma_BdHwCompleted(BdPtr)) {
 100348c:	e591201c 	ldr	r2, [r1, #28]
 1003490:	e3520000 	cmp	r2, #0
 1003494:	ba000014 	blt	10034ec <XAxiDma_UpdateBdRingCDesc+0x98>
			if (RingPtr->IsRxChannel) {
 1003498:	e590e024 	ldr	lr, [r0, #36]	; 0x24
 100349c:	e5900004 	ldr	r0, [r0, #4]
 10034a0:	e5932020 	ldr	r2, [r3, #32]
 10034a4:	e041100e 	sub	r1, r1, lr
 10034a8:	e5933018 	ldr	r3, [r3, #24]
 10034ac:	e3500000 	cmp	r0, #0
 10034b0:	e0811002 	add	r1, r1, r2
 10034b4:	e3c1103f 	bic	r1, r1, #63	; 0x3f
 10034b8:	0a000019 	beq	1003524 <XAxiDma_UpdateBdRingCDesc+0xd0>
				if (!RingIndex) {
 10034bc:	e3540000 	cmp	r4, #0
 10034c0:	1a00002c 	bne	1003578 <XAxiDma_UpdateBdRingCDesc+0x124>
					XAxiDma_WriteReg(RegBase,
							 XAXIDMA_CDESC_OFFSET,
							 (XAXIDMA_VIRT_TO_PHYS(BdPtr) & XAXIDMA_DESC_LSB_MASK));
					if (RingPtr->Addr_ext)
 10034c4:	e3530000 	cmp	r3, #0
	*LocalAddr = Value;
 10034c8:	e58c1008 	str	r1, [ip, #8]
 10034cc:	0a000027 	beq	1003570 <XAxiDma_UpdateBdRingCDesc+0x11c>
 10034d0:	e58c400c 	str	r4, [ip, #12]
			}
		}

	}

	return XST_SUCCESS;
 10034d4:	e1a00004 	mov	r0, r4
 10034d8:	e8bd8010 	pop	{r4, pc}
		return XST_SUCCESS;
 10034dc:	e3a00000 	mov	r0, #0
}
 10034e0:	e12fff1e 	bx	lr
		return XST_DMA_SG_NO_LIST;
 10034e4:	e300020b 	movw	r0, #523	; 0x20b
 10034e8:	e12fff1e 	bx	lr
				BdPtr = XAxiDma_BdRingNext(RingPtr, BdPtr);
 10034ec:	e590e028 	ldr	lr, [r0, #40]	; 0x28
		BdPtr = (UINTPTR)(void *)(RingPtr->BdaRestart);
 10034f0:	e1a02001 	mov	r2, r1
 10034f4:	ea000002 	b	1003504 <XAxiDma_UpdateBdRingCDesc+0xb0>
				if (!XAxiDma_BdHwCompleted(BdPtr)) {
 10034f8:	e592001c 	ldr	r0, [r2, #28]
 10034fc:	e3500000 	cmp	r0, #0
 1003500:	aa00000c 	bge	1003538 <XAxiDma_UpdateBdRingCDesc+0xe4>
				BdPtr = XAxiDma_BdRingNext(RingPtr, BdPtr);
 1003504:	e15e0002 	cmp	lr, r2
 1003508:	85930030 	ldrhi	r0, [r3, #48]	; 0x30
 100350c:	95932024 	ldrls	r2, [r3, #36]	; 0x24
 1003510:	80822000 	addhi	r2, r2, r0
				if ((UINTPTR)BdPtr == (UINTPTR) RingPtr->BdaRestart) {
 1003514:	e1520001 	cmp	r2, r1
 1003518:	1afffff6 	bne	10034f8 <XAxiDma_UpdateBdRingCDesc+0xa4>
					return XST_DMA_ERROR;
 100351c:	e3a00009 	mov	r0, #9
}
 1003520:	e8bd8010 	pop	{r4, pc}
				if (RingPtr->Addr_ext)
 1003524:	e3530000 	cmp	r3, #0
 1003528:	e58c1008 	str	r1, [ip, #8]
 100352c:	0a00000f 	beq	1003570 <XAxiDma_UpdateBdRingCDesc+0x11c>
 1003530:	e58c000c 	str	r0, [ip, #12]
 1003534:	e8bd8010 	pop	{r4, pc}
					if (RingPtr->IsRxChannel) {
 1003538:	e5931020 	ldr	r1, [r3, #32]
 100353c:	e593e024 	ldr	lr, [r3, #36]	; 0x24
 1003540:	e5930004 	ldr	r0, [r3, #4]
 1003544:	e5933018 	ldr	r3, [r3, #24]
 1003548:	e041100e 	sub	r1, r1, lr
 100354c:	e3500000 	cmp	r0, #0
 1003550:	e0812002 	add	r2, r1, r2
 1003554:	e3c2203f 	bic	r2, r2, #63	; 0x3f
 1003558:	0a000010 	beq	10035a0 <XAxiDma_UpdateBdRingCDesc+0x14c>
						if (!RingIndex) {
 100355c:	e3540000 	cmp	r4, #0
 1003560:	1a000012 	bne	10035b0 <XAxiDma_UpdateBdRingCDesc+0x15c>
							if (RingPtr->Addr_ext)
 1003564:	e3530000 	cmp	r3, #0
 1003568:	e58c2008 	str	r2, [ip, #8]
 100356c:	1affffd7 	bne	10034d0 <XAxiDma_UpdateBdRingCDesc+0x7c>
		return XST_SUCCESS;
 1003570:	e3a00000 	mov	r0, #0
 1003574:	e8bd8010 	pop	{r4, pc}
					if (RingPtr->Addr_ext)
 1003578:	e3530000 	cmp	r3, #0
					XAxiDma_WriteReg(RegBase,
 100357c:	e2844001 	add	r4, r4, #1
 1003580:	e78c1284 	str	r1, [ip, r4, lsl #5]
 1003584:	e1a04284 	lsl	r4, r4, #5
					if (RingPtr->Addr_ext)
 1003588:	0afffff8 	beq	1003570 <XAxiDma_UpdateBdRingCDesc+0x11c>
								XAxiDma_WriteReg(RegBase,
 100358c:	e2444040 	sub	r4, r4, #64	; 0x40
 1003590:	e28cc044 	add	ip, ip, #68	; 0x44
 1003594:	e3a00000 	mov	r0, #0
 1003598:	e784000c 	str	r0, [r4, ip]
 100359c:	e8bd8010 	pop	{r4, pc}
						if (RingPtr->Addr_ext)
 10035a0:	e3530000 	cmp	r3, #0
 10035a4:	e58c2008 	str	r2, [ip, #8]
 10035a8:	0afffff0 	beq	1003570 <XAxiDma_UpdateBdRingCDesc+0x11c>
 10035ac:	eaffffdf 	b	1003530 <XAxiDma_UpdateBdRingCDesc+0xdc>
							if (RingPtr->Addr_ext)
 10035b0:	e3530000 	cmp	r3, #0
							XAxiDma_WriteReg(RegBase,
 10035b4:	e2844001 	add	r4, r4, #1
 10035b8:	e78c2284 	str	r2, [ip, r4, lsl #5]
 10035bc:	e1a04284 	lsl	r4, r4, #5
							if (RingPtr->Addr_ext)
 10035c0:	0affffea 	beq	1003570 <XAxiDma_UpdateBdRingCDesc+0x11c>
 10035c4:	eafffff0 	b	100358c <XAxiDma_UpdateBdRingCDesc+0x138>

010035c8 <XAxiDma_BdRingCreate>:
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
u32 XAxiDma_BdRingCreate(XAxiDma_BdRing *RingPtr, UINTPTR PhysAddr,
			UINTPTR VirtAddr, u32 Alignment, int BdCount)
{
 10035c8:	e92d4ff8 	push	{r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 10035cc:	e59d7028 	ldr	r7, [sp, #40]	; 0x28
	int i;
	UINTPTR BdVirtAddr;
	UINTPTR BdPhysAddr;

	if (BdCount <= 0) {
 10035d0:	e3570000 	cmp	r7, #0
 10035d4:	da00005c 	ble	100374c <XAxiDma_BdRingCreate+0x184>
	RingPtr->PreCnt = 0;
	RingPtr->PostCnt = 0;
	RingPtr->Cyclic = 0;

	/* Make sure Alignment parameter meets minimum requirements */
	if (Alignment < XAXIDMA_BD_MINIMUM_ALIGNMENT) {
 10035d8:	e353003f 	cmp	r3, #63	; 0x3f
	RingPtr->AllCnt = 0;
 10035dc:	e3a0c000 	mov	ip, #0
 10035e0:	e580c060 	str	ip, [r0, #96]	; 0x60
	RingPtr->FreeCnt = 0;
 10035e4:	e580c050 	str	ip, [r0, #80]	; 0x50
	RingPtr->HwCnt = 0;
 10035e8:	e580c058 	str	ip, [r0, #88]	; 0x58
	RingPtr->PreCnt = 0;
 10035ec:	e580c054 	str	ip, [r0, #84]	; 0x54
	RingPtr->PostCnt = 0;
 10035f0:	e580c05c 	str	ip, [r0, #92]	; 0x5c
	RingPtr->Cyclic = 0;
 10035f4:	e580c068 	str	ip, [r0, #104]	; 0x68
	if (Alignment < XAXIDMA_BD_MINIMUM_ALIGNMENT) {
 10035f8:	9a000053 	bls	100374c <XAxiDma_BdRingCreate+0x184>

		return XST_INVALID_PARAM;
	}

	/* Make sure Alignment is a power of 2 */
	if ((Alignment - 1) & Alignment) {
 10035fc:	e243c001 	sub	ip, r3, #1
 1003600:	e11c0003 	tst	ip, r3
 1003604:	1a000050 	bne	100374c <XAxiDma_BdRingCreate+0x184>

		return XST_INVALID_PARAM;
	}

	/* Make sure PhysAddr and VirtAddr are on same Alignment */
	if ((PhysAddr % Alignment) || (VirtAddr % Alignment)) {
 1003608:	e1a08001 	mov	r8, r1
 100360c:	e1a04000 	mov	r4, r0
 1003610:	e1a01003 	mov	r1, r3
 1003614:	e1a00008 	mov	r0, r8
 1003618:	e1a05003 	mov	r5, r3
 100361c:	e1a06002 	mov	r6, r2
 1003620:	fa0012d3 	blx	1008174 <__aeabi_uidivmod>
 1003624:	e3510000 	cmp	r1, #0
 1003628:	1a000047 	bne	100374c <XAxiDma_BdRingCreate+0x184>
 100362c:	e1a01005 	mov	r1, r5
 1003630:	e1a00006 	mov	r0, r6
 1003634:	fa0012ce 	blx	1008174 <__aeabi_uidivmod>
 1003638:	e2519000 	subs	r9, r1, #0
 100363c:	1a000042 	bne	100374c <XAxiDma_BdRingCreate+0x184>
		return XST_INVALID_PARAM;
	}

	/* Compute how many bytes will be between the start of adjacent BDs */
	RingPtr->Separation =
		(sizeof(XAxiDma_Bd) + (Alignment - 1)) & ~(Alignment - 1);
 1003640:	e285203f 	add	r2, r5, #63	; 0x3f
 1003644:	e2653000 	rsb	r3, r5, #0
 1003648:	e0025003 	and	r5, r2, r3

	/* Must make sure the ring doesn't span address 0x00000000. If it does,
	 * then the next/prev BD traversal macros will fail.
	 */
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 100364c:	e2463001 	sub	r3, r6, #1
 1003650:	e0020795 	mul	r2, r5, r7
	RingPtr->Separation =
 1003654:	e5845030 	str	r5, [r4, #48]	; 0x30
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 1003658:	e0833002 	add	r3, r3, r2
 100365c:	e1530006 	cmp	r3, r6

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingCreate: BD space cross "
			"0x0\r\n");

		return XST_DMA_SG_LIST_ERROR;
 1003660:	3300920e 	movwcc	r9, #526	; 0x20e
	if (VirtAddr > (VirtAddr + (RingPtr->Separation * BdCount) - 1)) {
 1003664:	3a000039 	bcc	1003750 <XAxiDma_BdRingCreate+0x188>
	 *  - Clear the entire space
	 *  - Setup each BD's next pointer with the physical address of the
	 *    next BD
	 *  - Put hardware information in each BD
	 */
	memset((void *) VirtAddr, 0, (RingPtr->Separation * BdCount));
 1003668:	e1a00006 	mov	r0, r6
 100366c:	fa001b7b 	blx	100a460 <memset>

	BdVirtAddr = VirtAddr;
	BdPhysAddr = PhysAddr + RingPtr->Separation;
 1003670:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < BdCount; i++) {
 1003674:	e3570001 	cmp	r7, #1
	BdPhysAddr = PhysAddr + RingPtr->Separation;
 1003678:	e083a008 	add	sl, r3, r8
	for (i = 1; i < BdCount; i++) {
 100367c:	0a000035 	beq	1003758 <XAxiDma_BdRingCreate+0x190>
 1003680:	e1a05006 	mov	r5, r6
 1003684:	e3a0b001 	mov	fp, #1
		/* Put hardware information in the BDs
		 */
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
				(u32)RingPtr->HasStsCntrlStrm);

		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1003688:	e5941010 	ldr	r1, [r4, #16]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 100368c:	e3ca003f 	bic	r0, sl, #63	; 0x3f
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1003690:	e5943014 	ldr	r3, [r4, #20]
	for (i = 1; i < BdCount; i++) {
 1003694:	e28bb001 	add	fp, fp, #1
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 1003698:	e594200c 	ldr	r2, [r4, #12]
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 100369c:	e8850201 	stm	r5, {r0, r9}
		    (((u32)(RingPtr->HasDRE)) << XAXIDMA_BD_HAS_DRE_SHIFT) |
		    RingPtr->DataWidth);

		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 10036a0:	e1a00005 	mov	r0, r5
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 10036a4:	e1833401 	orr	r3, r3, r1, lsl #8
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 10036a8:	e5852038 	str	r2, [r5, #56]	; 0x38
		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 10036ac:	e3a01034 	mov	r1, #52	; 0x34
		XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 10036b0:	e585303c 	str	r3, [r5, #60]	; 0x3c
		XAXIDMA_CACHE_FLUSH(BdVirtAddr);
 10036b4:	eb000dc2 	bl	1006dc4 <Xil_DCacheFlushRange>
		BdVirtAddr += RingPtr->Separation;
 10036b8:	e5943030 	ldr	r3, [r4, #48]	; 0x30
	for (i = 1; i < BdCount; i++) {
 10036bc:	e157000b 	cmp	r7, fp
		BdVirtAddr += RingPtr->Separation;
 10036c0:	e0855003 	add	r5, r5, r3
		BdPhysAddr += RingPtr->Separation;
 10036c4:	e08aa003 	add	sl, sl, r3
	for (i = 1; i < BdCount; i++) {
 10036c8:	1affffee 	bne	1003688 <XAxiDma_BdRingCreate+0xc0>
 10036cc:	e1a0e005 	mov	lr, r5

	/* Setup the last BD's hardware information */
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
		(u32)RingPtr->HasStsCntrlStrm);

	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 10036d0:	e5941010 	ldr	r1, [r4, #16]
	/* Setup and initialize pointers and counters */
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
	RingPtr->FirstBdAddr = VirtAddr;
	RingPtr->FirstBdPhysAddr = PhysAddr;
	RingPtr->LastBdAddr = BdVirtAddr;
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 10036d4:	e0853003 	add	r3, r5, r3
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 10036d8:	e5942014 	ldr	r2, [r4, #20]
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 10036dc:	e0433006 	sub	r3, r3, r6
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 10036e0:	e594000c 	ldr	r0, [r4, #12]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 10036e4:	e3c8c03f 	bic	ip, r8, #63	; 0x3f
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 10036e8:	e3a09000 	mov	r9, #0
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_OFFSET,
 10036ec:	e58ec000 	str	ip, [lr]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_NDESC_MSB_OFFSET,
 10036f0:	e5859004 	str	r9, [r5, #4]
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 10036f4:	e1822401 	orr	r2, r2, r1, lsl #8
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 10036f8:	e3a01002 	mov	r1, #2
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_STSCNTRL_OFFSET,
 10036fc:	e5850038 	str	r0, [r5, #56]	; 0x38
	RingPtr->PreHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->HwHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->HwTail = (XAxiDma_Bd *) VirtAddr;
	RingPtr->PostHead = (XAxiDma_Bd *) VirtAddr;
	RingPtr->BdaRestart = (XAxiDma_Bd *) VirtAddr;
	RingPtr->CyclicBd = (XAxiDma_Bd *) malloc(sizeof(XAxiDma_Bd));
 1003700:	e3a00040 	mov	r0, #64	; 0x40
	XAxiDma_BdWrite(BdVirtAddr, XAXIDMA_BD_HAS_DRE_OFFSET,
 1003704:	e585203c 	str	r2, [r5, #60]	; 0x3c
	RingPtr->Length = RingPtr->LastBdAddr - RingPtr->FirstBdAddr +
 1003708:	e584302c 	str	r3, [r4, #44]	; 0x2c
	RingPtr->FirstBdAddr = VirtAddr;
 100370c:	e5846024 	str	r6, [r4, #36]	; 0x24
	RingPtr->FirstBdPhysAddr = PhysAddr;
 1003710:	e5848020 	str	r8, [r4, #32]
	RingPtr->LastBdAddr = BdVirtAddr;
 1003714:	e5845028 	str	r5, [r4, #40]	; 0x28
	RingPtr->AllCnt = BdCount;
 1003718:	e5847060 	str	r7, [r4, #96]	; 0x60
	RingPtr->FreeCnt = BdCount;
 100371c:	e5847050 	str	r7, [r4, #80]	; 0x50
	RingPtr->FreeHead = (XAxiDma_Bd *) VirtAddr;
 1003720:	e5846034 	str	r6, [r4, #52]	; 0x34
	RingPtr->PreHead = (XAxiDma_Bd *) VirtAddr;
 1003724:	e5846038 	str	r6, [r4, #56]	; 0x38
	RingPtr->HwHead = (XAxiDma_Bd *) VirtAddr;
 1003728:	e584603c 	str	r6, [r4, #60]	; 0x3c
	RingPtr->HwTail = (XAxiDma_Bd *) VirtAddr;
 100372c:	e5846040 	str	r6, [r4, #64]	; 0x40
	RingPtr->PostHead = (XAxiDma_Bd *) VirtAddr;
 1003730:	e5846044 	str	r6, [r4, #68]	; 0x44
	RingPtr->BdaRestart = (XAxiDma_Bd *) VirtAddr;
 1003734:	e5846048 	str	r6, [r4, #72]	; 0x48
	RingPtr->RunState = AXIDMA_CHANNEL_HALTED;
 1003738:	e5841008 	str	r1, [r4, #8]
	RingPtr->CyclicBd = (XAxiDma_Bd *) malloc(sizeof(XAxiDma_Bd));
 100373c:	fa001731 	blx	1009408 <malloc>
 1003740:	e584004c 	str	r0, [r4, #76]	; 0x4c

	return XST_SUCCESS;
}
 1003744:	e1a00009 	mov	r0, r9
 1003748:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return XST_INVALID_PARAM;
 100374c:	e3a0900f 	mov	r9, #15
}
 1003750:	e1a00009 	mov	r0, r9
 1003754:	e8bd8ff8 	pop	{r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	for (i = 1; i < BdCount; i++) {
 1003758:	e1a0e006 	mov	lr, r6
 100375c:	e1a05006 	mov	r5, r6
 1003760:	eaffffda 	b	10036d0 <XAxiDma_BdRingCreate+0x108>

01003764 <XAxiDma_BdRingClone>:
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingClone(XAxiDma_BdRing * RingPtr, XAxiDma_Bd * SrcBdPtr)
{
 1003764:	e92d40f0 	push	{r4, r5, r6, r7, lr}
 1003768:	e24dd044 	sub	sp, sp, #68	; 0x44
	UINTPTR CurBd;
	u32 Save;
	XAxiDma_Bd TmpBd;

	/* Can't do this function if there isn't a ring */
	if (RingPtr->AllCnt == 0) {
 100376c:	e5906060 	ldr	r6, [r0, #96]	; 0x60
 1003770:	e3560000 	cmp	r6, #0

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: no bds\r\n");

		return XST_DMA_SG_NO_LIST;
 1003774:	0300020b 	movweq	r0, #523	; 0x20b
	if (RingPtr->AllCnt == 0) {
 1003778:	0a000007 	beq	100379c <XAxiDma_BdRingClone+0x38>
	}

	/* Can't do this function with the channel running */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 100377c:	e5903008 	ldr	r3, [r0, #8]
 1003780:	e1a05000 	mov	r5, r0
 1003784:	e3530001 	cmp	r3, #1
 1003788:	0a000034 	beq	1003860 <XAxiDma_BdRingClone+0xfc>

		return XST_DEVICE_IS_STARTED;
	}

	/* Can't do this function with some of the BDs in use */
	if (RingPtr->FreeCnt != RingPtr->AllCnt) {
 100378c:	e5903050 	ldr	r3, [r0, #80]	; 0x50
 1003790:	e1560003 	cmp	r6, r3

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingClone: some bds already "
			"in use %d/%d\r\n",RingPtr->FreeCnt, RingPtr->AllCnt);

		return XST_DMA_SG_LIST_ERROR;
 1003794:	1300020e 	movwne	r0, #526	; 0x20e
	if (RingPtr->FreeCnt != RingPtr->AllCnt) {
 1003798:	0a000001 	beq	10037a4 <XAxiDma_BdRingClone+0x40>

		XAXIDMA_CACHE_FLUSH(CurBd);
	}

	return XST_SUCCESS;
}
 100379c:	e28dd044 	add	sp, sp, #68	; 0x44
 10037a0:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	memcpy(&TmpBd, SrcBdPtr, sizeof(XAxiDma_Bd));
 10037a4:	e1a0c001 	mov	ip, r1
 10037a8:	e1a0400d 	mov	r4, sp
 10037ac:	e2817040 	add	r7, r1, #64	; 0x40
 10037b0:	e59c0000 	ldr	r0, [ip]
 10037b4:	e28cc010 	add	ip, ip, #16
 10037b8:	e51c100c 	ldr	r1, [ip, #-12]
 10037bc:	e1a0e004 	mov	lr, r4
 10037c0:	e51c2008 	ldr	r2, [ip, #-8]
 10037c4:	e2844010 	add	r4, r4, #16
 10037c8:	e51c3004 	ldr	r3, [ip, #-4]
 10037cc:	e15c0007 	cmp	ip, r7
 10037d0:	e8ae000f 	stmia	lr!, {r0, r1, r2, r3}
 10037d4:	1afffff5 	bne	10037b0 <XAxiDma_BdRingClone+0x4c>
	Save = XAxiDma_BdRead(&TmpBd, XAXIDMA_BD_STS_OFFSET);
 10037d8:	e59d301c 	ldr	r3, [sp, #28]
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 10037dc:	e3560000 	cmp	r6, #0
 10037e0:	c3a06000 	movgt	r6, #0
 10037e4:	c28d7038 	addgt	r7, sp, #56	; 0x38
 10037e8:	e5954024 	ldr	r4, [r5, #36]	; 0x24
	Save &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
 10037ec:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
	XAxiDma_BdWrite(&TmpBd, XAXIDMA_BD_STS_OFFSET, Save);
 10037f0:	e58d301c 	str	r3, [sp, #28]
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 10037f4:	da000016 	ble	1003854 <XAxiDma_BdRingClone+0xf0>
		memcpy((void *)((UINTPTR)CurBd + XAXIDMA_BD_START_CLEAR),
 10037f8:	e28d3008 	add	r3, sp, #8
 10037fc:	e2842008 	add	r2, r4, #8
 1003800:	e593e000 	ldr	lr, [r3]
 1003804:	e2833010 	add	r3, r3, #16
 1003808:	e513c00c 	ldr	ip, [r3, #-12]
 100380c:	e2822010 	add	r2, r2, #16
 1003810:	e5130008 	ldr	r0, [r3, #-8]
 1003814:	e5131004 	ldr	r1, [r3, #-4]
 1003818:	e1530007 	cmp	r3, r7
 100381c:	e502e010 	str	lr, [r2, #-16]
 1003820:	e502c00c 	str	ip, [r2, #-12]
 1003824:	e5020008 	str	r0, [r2, #-8]
 1003828:	e5021004 	str	r1, [r2, #-4]
 100382c:	1afffff3 	bne	1003800 <XAxiDma_BdRingClone+0x9c>
		XAXIDMA_CACHE_FLUSH(CurBd);
 1003830:	e1a00004 	mov	r0, r4
 1003834:	e3a01034 	mov	r1, #52	; 0x34
 1003838:	eb000d61 	bl	1006dc4 <Xil_DCacheFlushRange>
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 100383c:	e5952060 	ldr	r2, [r5, #96]	; 0x60
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {
 1003840:	e2866001 	add	r6, r6, #1
 1003844:	e5953030 	ldr	r3, [r5, #48]	; 0x30
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1003848:	e1520006 	cmp	r2, r6
	     i < RingPtr->AllCnt; i++, CurBd += RingPtr->Separation) {
 100384c:	e0844003 	add	r4, r4, r3
	for (i = 0, CurBd = RingPtr->FirstBdAddr;
 1003850:	caffffe8 	bgt	10037f8 <XAxiDma_BdRingClone+0x94>
	return XST_SUCCESS;
 1003854:	e3a00000 	mov	r0, #0
}
 1003858:	e28dd044 	add	sp, sp, #68	; 0x44
 100385c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
		return XST_DEVICE_IS_STARTED;
 1003860:	e3a00005 	mov	r0, #5
 1003864:	eaffffcc 	b	100379c <XAxiDma_BdRingClone+0x38>

01003868 <XAxiDma_StartBdRingHw>:
int XAxiDma_StartBdRingHw(XAxiDma_BdRing * RingPtr)
{
	UINTPTR RegBase;
	int RingIndex = RingPtr->RingIndex;

	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1003868:	e5903000 	ldr	r3, [r0]
{
 100386c:	e92d4070 	push	{r4, r5, r6, lr}
	int RingIndex = RingPtr->RingIndex;
 1003870:	e5906064 	ldr	r6, [r0, #100]	; 0x64
	return *(volatile u32 *) Addr;
 1003874:	e5932004 	ldr	r2, [r3, #4]
	if (!XAxiDma_BdRingHwIsStarted(RingPtr)) {
 1003878:	e3120001 	tst	r2, #1
 100387c:	15932000 	ldrne	r2, [r3]
		/* Start the hardware
		*/
		RegBase = RingPtr->ChanBase;
		XAxiDma_WriteReg(RegBase, XAXIDMA_CR_OFFSET,
 1003880:	13822001 	orrne	r2, r2, #1
	*LocalAddr = Value;
 1003884:	15832000 	strne	r2, [r3]
	return *(volatile u32 *) Addr;
 1003888:	e5933004 	ldr	r3, [r3, #4]
			XAxiDma_ReadReg(RegBase, XAXIDMA_CR_OFFSET)
			| XAXIDMA_CR_RUNSTOP_MASK);
	}

	if (XAxiDma_BdRingHwIsStarted(RingPtr)) {
 100388c:	e2135001 	ands	r5, r3, #1
 1003890:	1a000026 	bne	1003930 <XAxiDma_StartBdRingHw+0xc8>
		RingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;

		/* If there are unprocessed BDs then we want the channel to begin
		 * processing right away
		 */
		if (RingPtr->HwCnt > 0) {
 1003894:	e5903058 	ldr	r3, [r0, #88]	; 0x58
		RingPtr->RunState = AXIDMA_CHANNEL_NOT_HALTED;
 1003898:	e3a02001 	mov	r2, #1
 100389c:	e5802008 	str	r2, [r0, #8]
		if (RingPtr->HwCnt > 0) {
 10038a0:	e3530000 	cmp	r3, #0
 10038a4:	da00001f 	ble	1003928 <XAxiDma_StartBdRingHw+0xc0>

			XAXIDMA_CACHE_INVALIDATE(RingPtr->HwTail);
 10038a8:	e1a04000 	mov	r4, r0
 10038ac:	e3a01034 	mov	r1, #52	; 0x34
 10038b0:	e5900040 	ldr	r0, [r0, #64]	; 0x40
 10038b4:	eb000cf5 	bl	1006c90 <Xil_DCacheInvalidateRange>
			if (RingPtr->Cyclic) {
 10038b8:	e5942068 	ldr	r2, [r4, #104]	; 0x68
 10038bc:	e3520000 	cmp	r2, #0
 10038c0:	1a00001c 	bne	1003938 <XAxiDma_StartBdRingHw+0xd0>
							 XAXIDMA_TDESC_MSB_OFFSET,
							 UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->CyclicBd)));
				return XST_SUCCESS;
			}

			if ((XAxiDma_BdRead(RingPtr->HwTail,
 10038c4:	e5943040 	ldr	r3, [r4, #64]	; 0x40
 10038c8:	e593101c 	ldr	r1, [r3, #28]
 10038cc:	e3510000 	cmp	r1, #0
 10038d0:	ba000014 	blt	1003928 <XAxiDma_StartBdRingHw+0xc0>
				    XAXIDMA_BD_STS_OFFSET) &
				XAXIDMA_BD_STS_COMPLETE_MASK) == 0) {
				if (RingPtr->IsRxChannel) {
 10038d4:	e5941024 	ldr	r1, [r4, #36]	; 0x24
 10038d8:	e5940004 	ldr	r0, [r4, #4]
 10038dc:	e594c020 	ldr	ip, [r4, #32]
 10038e0:	e0433001 	sub	r3, r3, r1
 10038e4:	e594e018 	ldr	lr, [r4, #24]
 10038e8:	e3500000 	cmp	r0, #0
 10038ec:	e5941000 	ldr	r1, [r4]
 10038f0:	e083300c 	add	r3, r3, ip
 10038f4:	e3c3303f 	bic	r3, r3, #63	; 0x3f
 10038f8:	0a000007 	beq	100391c <XAxiDma_StartBdRingHw+0xb4>
					if (!RingIndex) {
 10038fc:	e3560000 	cmp	r6, #0
 1003900:	1a00001b 	bne	1003974 <XAxiDma_StartBdRingHw+0x10c>
						XAxiDma_WriteReg(RingPtr->ChanBase,
							XAXIDMA_TDESC_OFFSET, (XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail) & XAXIDMA_DESC_LSB_MASK));
						if (RingPtr->Addr_ext)
 1003904:	e35e0000 	cmp	lr, #0
	*LocalAddr = Value;
 1003908:	e5813010 	str	r3, [r1, #16]
 100390c:	0a000005 	beq	1003928 <XAxiDma_StartBdRingHw+0xc0>
 1003910:	e5816014 	str	r6, [r1, #20]
								 UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail)));
				}
			}
		}

		return XST_SUCCESS;
 1003914:	e1a00006 	mov	r0, r6
 1003918:	e8bd8070 	pop	{r4, r5, r6, pc}
					if (RingPtr->Addr_ext)
 100391c:	e35e0000 	cmp	lr, #0
 1003920:	e5813010 	str	r3, [r1, #16]
 1003924:	1a000010 	bne	100396c <XAxiDma_StartBdRingHw+0x104>
		return XST_SUCCESS;
 1003928:	e3a00000 	mov	r0, #0
 100392c:	e8bd8070 	pop	{r4, r5, r6, pc}
	}

	return XST_DMA_ERROR;
 1003930:	e3a00009 	mov	r0, #9
}
 1003934:	e8bd8070 	pop	{r4, r5, r6, pc}
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1003938:	e594304c 	ldr	r3, [r4, #76]	; 0x4c
 100393c:	e594c024 	ldr	ip, [r4, #36]	; 0x24
				if (RingPtr->Addr_ext)
 1003940:	e5940018 	ldr	r0, [r4, #24]
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1003944:	e5941020 	ldr	r1, [r4, #32]
 1003948:	e5942000 	ldr	r2, [r4]
 100394c:	e043300c 	sub	r3, r3, ip
				if (RingPtr->Addr_ext)
 1003950:	e3500000 	cmp	r0, #0
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1003954:	e0833001 	add	r3, r3, r1
 1003958:	e5823010 	str	r3, [r2, #16]
				if (RingPtr->Addr_ext)
 100395c:	0afffff1 	beq	1003928 <XAxiDma_StartBdRingHw+0xc0>
 1003960:	e5825014 	str	r5, [r2, #20]
				return XST_SUCCESS;
 1003964:	e1a00005 	mov	r0, r5
 1003968:	e8bd8070 	pop	{r4, r5, r6, pc}
 100396c:	e5810014 	str	r0, [r1, #20]
 1003970:	e8bd8070 	pop	{r4, r5, r6, pc}
						XAxiDma_WriteReg(RingPtr->ChanBase,
 1003974:	e2466001 	sub	r6, r6, #1
						if (RingPtr->Addr_ext)
 1003978:	e35e0000 	cmp	lr, #0
						XAxiDma_WriteReg(RingPtr->ChanBase,
 100397c:	e0816286 	add	r6, r1, r6, lsl #5
 1003980:	e5863048 	str	r3, [r6, #72]	; 0x48
						if (RingPtr->Addr_ext)
 1003984:	0affffe7 	beq	1003928 <XAxiDma_StartBdRingHw+0xc0>
 1003988:	e586204c 	str	r2, [r6, #76]	; 0x4c
		return XST_SUCCESS;
 100398c:	e1a00002 	mov	r0, r2
 1003990:	e8bd8070 	pop	{r4, r5, r6, pc}

01003994 <XAxiDma_BdRingStart>:
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingStart(XAxiDma_BdRing * RingPtr)
{
 1003994:	e92d4010 	push	{r4, lr}
 1003998:	e1a04000 	mov	r4, r0
	int Status;

	Status = XAxiDma_UpdateBdRingCDesc(RingPtr);
 100399c:	ebfffeac 	bl	1003454 <XAxiDma_UpdateBdRingCDesc>
	if (Status != XST_SUCCESS) {
 10039a0:	e3500000 	cmp	r0, #0
 10039a4:	18bd8010 	popne	{r4, pc}
		 xdbg_printf(XDBG_DEBUG_ERROR, "BdRingStart: "
			"Updating Current Descriptor Failed\n\r");
		return Status;
	}

	Status = XAxiDma_StartBdRingHw(RingPtr);
 10039a8:	e1a00004 	mov	r0, r4
			"Starting Hardware Failed\n\r");
		return Status;
	}

	return XST_SUCCESS;
}
 10039ac:	e8bd4010 	pop	{r4, lr}
	Status = XAxiDma_StartBdRingHw(RingPtr);
 10039b0:	eaffffac 	b	1003868 <XAxiDma_StartBdRingHw>

010039b4 <XAxiDma_BdRingSetCoalesce>:
	return *(volatile u32 *) Addr;
 10039b4:	e5900000 	ldr	r0, [r0]
{
	u32 Cr;

	Cr = XAxiDma_ReadReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET);

	if (Counter != XAXIDMA_NO_CHANGE) {
 10039b8:	e3710001 	cmn	r1, #1
 10039bc:	e5903000 	ldr	r3, [r0]
 10039c0:	0a000004 	beq	10039d8 <XAxiDma_BdRingSetCoalesce+0x24>
		if ((Counter == 0) || (Counter > 0xFF)) {
 10039c4:	e241c001 	sub	ip, r1, #1
 10039c8:	e35c00fe 	cmp	ip, #254	; 0xfe
 10039cc:	8a000009 	bhi	10039f8 <XAxiDma_BdRingSetCoalesce+0x44>
			xdbg_printf(XDBG_DEBUG_ERROR, "BdRingSetCoalesce: "
			"invalid  coalescing threshold %d", (int)Counter);
			return XST_FAILURE;
		}

		Cr = (Cr & ~XAXIDMA_COALESCE_MASK) |
 10039d0:	e3c338ff 	bic	r3, r3, #16711680	; 0xff0000
 10039d4:	e1833801 	orr	r3, r3, r1, lsl #16
			(Counter << XAXIDMA_COALESCE_SHIFT);
	}

	if (Timer != XAXIDMA_NO_CHANGE) {
 10039d8:	e3720001 	cmn	r2, #1
 10039dc:	0a000002 	beq	10039ec <XAxiDma_BdRingSetCoalesce+0x38>
		if (Timer > 0xFF) {
 10039e0:	e35200ff 	cmp	r2, #255	; 0xff
 10039e4:	8a000003 	bhi	10039f8 <XAxiDma_BdRingSetCoalesce+0x44>
			"invalid  delay counter %d", (int)Timer);

			return XST_FAILURE;
		}

		Cr = (Cr & ~XAXIDMA_DELAY_MASK) |
 10039e8:	e7df3c12 	bfi	r3, r2, #24, #8
	*LocalAddr = Value;
 10039ec:	e5803000 	str	r3, [r0]
			(Timer << XAXIDMA_DELAY_SHIFT);
	}

	XAxiDma_WriteReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET, Cr);

	return XST_SUCCESS;
 10039f0:	e3a00000 	mov	r0, #0
 10039f4:	e12fff1e 	bx	lr
			return XST_FAILURE;
 10039f8:	e3a00001 	mov	r0, #1
}
 10039fc:	e12fff1e 	bx	lr

01003a00 <XAxiDma_BdRingGetCoalesce>:
	return *(volatile u32 *) Addr;
 1003a00:	e5903000 	ldr	r3, [r0]
 1003a04:	e5933000 	ldr	r3, [r3]
{
	u32 Cr;

	Cr = XAxiDma_ReadReg(RingPtr->ChanBase, XAXIDMA_CR_OFFSET);

	*CounterPtr = ((Cr & XAXIDMA_COALESCE_MASK) >> XAXIDMA_COALESCE_SHIFT);
 1003a08:	e7e70853 	ubfx	r0, r3, #16, #8
	*TimerPtr = ((Cr & XAXIDMA_DELAY_MASK) >> XAXIDMA_DELAY_SHIFT);
 1003a0c:	e1a03c23 	lsr	r3, r3, #24
	*CounterPtr = ((Cr & XAXIDMA_COALESCE_MASK) >> XAXIDMA_COALESCE_SHIFT);
 1003a10:	e5810000 	str	r0, [r1]
	*TimerPtr = ((Cr & XAXIDMA_DELAY_MASK) >> XAXIDMA_DELAY_SHIFT);
 1003a14:	e5823000 	str	r3, [r2]
}
 1003a18:	e12fff1e 	bx	lr

01003a1c <XAxiDma_BdRingAlloc>:
 *
 *****************************************************************************/
int XAxiDma_BdRingAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd ** BdSetPtr)
{
	if (NumBd <= 0) {
 1003a1c:	e3510000 	cmp	r1, #0
 1003a20:	da00001c 	ble	1003a98 <XAxiDma_BdRingAlloc+0x7c>

		return XST_INVALID_PARAM;
	}

	/* Enough free BDs available for the request? */
	if (RingPtr->FreeCnt < NumBd) {
 1003a24:	e590c050 	ldr	ip, [r0, #80]	; 0x50
 1003a28:	e15c0001 	cmp	ip, r1
 1003a2c:	ba000016 	blt	1003a8c <XAxiDma_BdRingAlloc+0x70>
		return XST_FAILURE;
	}

	/* Set the return argument and move FreeHead forward */
	*BdSetPtr = RingPtr->FreeHead;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1003a30:	e5903030 	ldr	r3, [r0, #48]	; 0x30
	RingPtr->FreeCnt -= NumBd;
 1003a34:	e04cc001 	sub	ip, ip, r1
{
 1003a38:	e92d4010 	push	{r4, lr}
	*BdSetPtr = RingPtr->FreeHead;
 1003a3c:	e590e034 	ldr	lr, [r0, #52]	; 0x34
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1003a40:	e0030193 	mul	r3, r3, r1
 1003a44:	e5904028 	ldr	r4, [r0, #40]	; 0x28
	*BdSetPtr = RingPtr->FreeHead;
 1003a48:	e582e000 	str	lr, [r2]
	RingPtr->FreeCnt -= NumBd;
 1003a4c:	e580c050 	str	ip, [r0, #80]	; 0x50
	RingPtr->PreCnt += NumBd;

	return XST_SUCCESS;
 1003a50:	e3a0c000 	mov	ip, #0
 1003a54:	e093300e 	adds	r3, r3, lr
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1003a58:	23a02001 	movcs	r2, #1
 1003a5c:	33a02000 	movcc	r2, #0
 1003a60:	e1540003 	cmp	r4, r3
 1003a64:	33822001 	orrcc	r2, r2, #1
 1003a68:	e3520000 	cmp	r2, #0
 1003a6c:	1590202c 	ldrne	r2, [r0, #44]	; 0x2c
 1003a70:	10433002 	subne	r3, r3, r2
	RingPtr->PreCnt += NumBd;
 1003a74:	e5902054 	ldr	r2, [r0, #84]	; 0x54
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->FreeHead, NumBd);
 1003a78:	e5803034 	str	r3, [r0, #52]	; 0x34
	RingPtr->PreCnt += NumBd;
 1003a7c:	e0821001 	add	r1, r2, r1
 1003a80:	e5801054 	str	r1, [r0, #84]	; 0x54
}
 1003a84:	e1a0000c 	mov	r0, ip
 1003a88:	e8bd8010 	pop	{r4, pc}
		return XST_FAILURE;
 1003a8c:	e3a0c001 	mov	ip, #1
}
 1003a90:	e1a0000c 	mov	r0, ip
 1003a94:	e12fff1e 	bx	lr
		return XST_INVALID_PARAM;
 1003a98:	e3a0c00f 	mov	ip, #15
}
 1003a9c:	e1a0000c 	mov	r0, ip
 1003aa0:	e12fff1e 	bx	lr

01003aa4 <XAxiDma_BdRingUnAlloc>:
int XAxiDma_BdRingUnAlloc(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd * BdSetPtr)
{
	XAxiDma_Bd *TmpBd;

	if (NumBd <= 0) {
 1003aa4:	e3510000 	cmp	r1, #0
 1003aa8:	da000027 	ble	1003b4c <XAxiDma_BdRingUnAlloc+0xa8>

		return XST_INVALID_PARAM;
	}

	/* Enough BDs in the preprocessing state for the request? */
	if (RingPtr->PreCnt < NumBd) {
 1003aac:	e590c054 	ldr	ip, [r0, #84]	; 0x54
 1003ab0:	e1a03000 	mov	r3, r0
 1003ab4:	e15c0001 	cmp	ip, r1
 1003ab8:	ba000021 	blt	1003b44 <XAxiDma_BdRingUnAlloc+0xa0>

	/* The last BD in the BD set must has the FreeHead as its next BD.
	 * Otherwise, this is not a valid operation.
	 */
	TmpBd = BdSetPtr;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, TmpBd, NumBd);
 1003abc:	e5900030 	ldr	r0, [r0, #48]	; 0x30
{
 1003ac0:	e92d4010 	push	{r4, lr}
	XAXIDMA_RING_SEEKAHEAD(RingPtr, TmpBd, NumBd);
 1003ac4:	e5934028 	ldr	r4, [r3, #40]	; 0x28
 1003ac8:	e0000190 	mul	r0, r0, r1
 1003acc:	e0902002 	adds	r2, r0, r2
 1003ad0:	23a0e001 	movcs	lr, #1
 1003ad4:	33a0e000 	movcc	lr, #0
 1003ad8:	e1540002 	cmp	r4, r2
 1003adc:	338ee001 	orrcc	lr, lr, #1
 1003ae0:	e35e0000 	cmp	lr, #0
 1003ae4:	1593e02c 	ldrne	lr, [r3, #44]	; 0x2c
 1003ae8:	1042200e 	subne	r2, r2, lr

	if (TmpBd != RingPtr->FreeHead) {
 1003aec:	e593e034 	ldr	lr, [r3, #52]	; 0x34
 1003af0:	e15e0002 	cmp	lr, r2
 1003af4:	0a000001 	beq	1003b00 <XAxiDma_BdRingUnAlloc+0x5c>
		return XST_FAILURE;
 1003af8:	e3a00001 	mov	r0, #1
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
	RingPtr->FreeCnt += NumBd;
	RingPtr->PreCnt -= NumBd;

	return XST_SUCCESS;
}
 1003afc:	e8bd8010 	pop	{r4, pc}
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1003b00:	e593e024 	ldr	lr, [r3, #36]	; 0x24
 1003b04:	e0522000 	subs	r2, r2, r0
 1003b08:	33a00001 	movcc	r0, #1
 1003b0c:	23a00000 	movcs	r0, #0
	RingPtr->PreCnt -= NumBd;
 1003b10:	e04cc001 	sub	ip, ip, r1
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1003b14:	e15e0002 	cmp	lr, r2
 1003b18:	83800001 	orrhi	r0, r0, #1
	RingPtr->FreeCnt += NumBd;
 1003b1c:	e593e050 	ldr	lr, [r3, #80]	; 0x50
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1003b20:	e3500000 	cmp	r0, #0
	RingPtr->PreCnt -= NumBd;
 1003b24:	e583c054 	str	ip, [r3, #84]	; 0x54
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1003b28:	1593002c 	ldrne	r0, [r3, #44]	; 0x2c
	RingPtr->FreeCnt += NumBd;
 1003b2c:	e08e1001 	add	r1, lr, r1
 1003b30:	e5831050 	str	r1, [r3, #80]	; 0x50
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1003b34:	10822000 	addne	r2, r2, r0
	return XST_SUCCESS;
 1003b38:	e3a00000 	mov	r0, #0
	XAXIDMA_RING_SEEKBACK(RingPtr, RingPtr->FreeHead, NumBd);
 1003b3c:	e5832034 	str	r2, [r3, #52]	; 0x34
	return XST_SUCCESS;
 1003b40:	e8bd8010 	pop	{r4, pc}
		return XST_FAILURE;
 1003b44:	e3a00001 	mov	r0, #1
}
 1003b48:	e12fff1e 	bx	lr
		return XST_INVALID_PARAM;
 1003b4c:	e3a0000f 	mov	r0, #15
 1003b50:	e12fff1e 	bx	lr

01003b54 <XAxiDma_BdRingToHw>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingToHw(XAxiDma_BdRing * RingPtr, int NumBd,
	XAxiDma_Bd * BdSetPtr)
{
 1003b54:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
	int i;
	u32 BdCr;
	u32 BdSts;
	int RingIndex = RingPtr->RingIndex;

	if (NumBd < 0) {
 1003b58:	e2516000 	subs	r6, r1, #0
{
 1003b5c:	e24dd00c 	sub	sp, sp, #12

		xdbg_printf(XDBG_DEBUG_ERROR, "BdRingToHw: negative BD number "
			"%d\r\n", NumBd);

		return XST_INVALID_PARAM;
 1003b60:	b3a0000f 	movlt	r0, #15
	if (NumBd < 0) {
 1003b64:	ba000035 	blt	1003c40 <XAxiDma_BdRingToHw+0xec>
	}

	/* If the commit set is empty, do nothing */
	if (NumBd == 0) {
 1003b68:	0a00006c 	beq	1003d20 <XAxiDma_BdRingToHw+0x1cc>
		return XST_SUCCESS;
	}

	/* Make sure we are in sync with XAxiDma_BdRingAlloc() */
	if ((RingPtr->PreCnt < NumBd) || (RingPtr->PreHead != BdSetPtr)) {
 1003b6c:	e5903054 	ldr	r3, [r0, #84]	; 0x54
 1003b70:	e1a05000 	mov	r5, r0
 1003b74:	e1530006 	cmp	r3, r6
 1003b78:	ba000032 	blt	1003c48 <XAxiDma_BdRingToHw+0xf4>
 1003b7c:	e5903038 	ldr	r3, [r0, #56]	; 0x38
 1003b80:	e1530002 	cmp	r3, r2
 1003b84:	1a00002f 	bne	1003c48 <XAxiDma_BdRingToHw+0xf4>
	BdSts = XAxiDma_BdGetSts(CurBdPtr);

	/* In case of Tx channel, the first BD should have been marked
	 * as start-of-frame
	 */
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1003b88:	e5901004 	ldr	r1, [r0, #4]
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 1003b8c:	e1a04002 	mov	r4, r2
	BdSts = XAxiDma_BdGetSts(CurBdPtr);
 1003b90:	e592301c 	ldr	r3, [r2, #28]
	int RingIndex = RingPtr->RingIndex;
 1003b94:	e5907064 	ldr	r7, [r0, #100]	; 0x64
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1003b98:	e3510000 	cmp	r1, #0
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 1003b9c:	e5921018 	ldr	r1, [r2, #24]
	BdSts = XAxiDma_BdGetSts(CurBdPtr);
 1003ba0:	e203333f 	and	r3, r3, #-67108864	; 0xfc000000
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1003ba4:	0a000060 	beq	1003d2c <XAxiDma_BdRingToHw+0x1d8>
		return XST_FAILURE;
	}

	/* Clear the completed status bit
	 */
	for (i = 0; i < NumBd - 1; i++) {
 1003ba8:	e2468001 	sub	r8, r6, #1
 1003bac:	e3580000 	cmp	r8, #0
 1003bb0:	da00001e 	ble	1003c30 <XAxiDma_BdRingToHw+0xdc>

		/* Make sure the length value in the BD is non-zero. */
		if (XAxiDma_BdGetLength(CurBdPtr,
 1003bb4:	e595001c 	ldr	r0, [r5, #28]
 1003bb8:	e1110000 	tst	r1, r0
 1003bbc:	0a00001e 	beq	1003c3c <XAxiDma_BdRingToHw+0xe8>
 1003bc0:	e3a09000 	mov	r9, #0
 1003bc4:	ea000002 	b	1003bd4 <XAxiDma_BdRingToHw+0x80>
 1003bc8:	e595001c 	ldr	r0, [r5, #28]
 1003bcc:	e1110000 	tst	r1, r0
 1003bd0:	0a000019 	beq	1003c3c <XAxiDma_BdRingToHw+0xe8>
			xdbg_printf(XDBG_DEBUG_ERROR, "0 length bd\r\n");

			return XST_FAILURE;
		}

		BdSts &=  ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1003bd4:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
		XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);

		/* Flush the current BD so DMA core could see the updates */
		XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1003bd8:	e1a00002 	mov	r0, r2
		XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 1003bdc:	e584301c 	str	r3, [r4, #28]
		XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1003be0:	e3a01034 	mov	r1, #52	; 0x34
 1003be4:	eb000c76 	bl	1006dc4 <Xil_DCacheFlushRange>

		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1003be8:	e5953028 	ldr	r3, [r5, #40]	; 0x28
	for (i = 0; i < NumBd - 1; i++) {
 1003bec:	e2899001 	add	r9, r9, #1
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1003bf0:	e1530004 	cmp	r3, r4
 1003bf4:	85953030 	ldrhi	r3, [r5, #48]	; 0x30
 1003bf8:	95954024 	ldrls	r4, [r5, #36]	; 0x24
 1003bfc:	80844003 	addhi	r4, r4, r3
	for (i = 0; i < NumBd - 1; i++) {
 1003c00:	e1590008 	cmp	r9, r8
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1003c04:	e1a02004 	mov	r2, r4
		BdCr = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_CTRL_LEN_OFFSET);
 1003c08:	e5941018 	ldr	r1, [r4, #24]
		BdSts = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_STS_OFFSET);
 1003c0c:	e594301c 	ldr	r3, [r4, #28]
	for (i = 0; i < NumBd - 1; i++) {
 1003c10:	baffffec 	blt	1003bc8 <XAxiDma_BdRingToHw+0x74>
	}

	/* In case of Tx channel, the last BD should have EOF bit set */
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXEOF_MASK)) {
 1003c14:	e5950004 	ldr	r0, [r5, #4]
 1003c18:	e3500000 	cmp	r0, #0
 1003c1c:	1a000003 	bne	1003c30 <XAxiDma_BdRingToHw+0xdc>
 1003c20:	e3110301 	tst	r1, #67108864	; 0x4000000
 1003c24:	0a000004 	beq	1003c3c <XAxiDma_BdRingToHw+0xe8>
 1003c28:	e5921018 	ldr	r1, [r2, #24]
 1003c2c:	e1a04002 	mov	r4, r2

		return XST_FAILURE;
	}

	/* Make sure the length value in the last BD is non-zero. */
	if (XAxiDma_BdGetLength(CurBdPtr,
 1003c30:	e595001c 	ldr	r0, [r5, #28]
 1003c34:	e1110000 	tst	r1, r0
 1003c38:	1a000005 	bne	1003c54 <XAxiDma_BdRingToHw+0x100>
		return XST_FAILURE;
 1003c3c:	e3a00001 	mov	r0, #1
								UPPER_32_BITS(XAXIDMA_VIRT_TO_PHYS(RingPtr->HwTail)));
			}
	}

	return XST_SUCCESS;
}
 1003c40:	e28dd00c 	add	sp, sp, #12
 1003c44:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
		return XST_DMA_SG_LIST_ERROR;
 1003c48:	e300020e 	movw	r0, #526	; 0x20e
}
 1003c4c:	e28dd00c 	add	sp, sp, #12
 1003c50:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
	BdSts &= ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1003c54:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
	XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1003c58:	e3a01034 	mov	r1, #52	; 0x34
	XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 1003c5c:	e584301c 	str	r3, [r4, #28]
	XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1003c60:	e1a00002 	mov	r0, r2
 1003c64:	e58d2004 	str	r2, [sp, #4]
 1003c68:	eb000c55 	bl	1006dc4 <Xil_DCacheFlushRange>
	DATA_SYNC;
 1003c6c:	f57ff04f 	dsb	sy
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 1003c70:	e5953030 	ldr	r3, [r5, #48]	; 0x30
 1003c74:	e5950038 	ldr	r0, [r5, #56]	; 0x38
 1003c78:	e595c028 	ldr	ip, [r5, #40]	; 0x28
 1003c7c:	e59d2004 	ldr	r2, [sp, #4]
 1003c80:	e0030693 	mul	r3, r3, r6
	RingPtr->HwTail = CurBdPtr;
 1003c84:	e5852040 	str	r2, [r5, #64]	; 0x40
 1003c88:	e0933000 	adds	r3, r3, r0
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1003c8c:	e5950008 	ldr	r0, [r5, #8]
 1003c90:	23a01001 	movcs	r1, #1
 1003c94:	33a01000 	movcc	r1, #0
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 1003c98:	e15c0003 	cmp	ip, r3
 1003c9c:	33811001 	orrcc	r1, r1, #1
 1003ca0:	e3510000 	cmp	r1, #0
 1003ca4:	1595102c 	ldrne	r1, [r5, #44]	; 0x2c
 1003ca8:	10433001 	subne	r3, r3, r1
	RingPtr->PreCnt -= NumBd;
 1003cac:	e5951054 	ldr	r1, [r5, #84]	; 0x54
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PreHead, NumBd);
 1003cb0:	e5853038 	str	r3, [r5, #56]	; 0x38
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1003cb4:	e3500001 	cmp	r0, #1
	RingPtr->HwCnt += NumBd;
 1003cb8:	e5953058 	ldr	r3, [r5, #88]	; 0x58
	RingPtr->PreCnt -= NumBd;
 1003cbc:	e0411006 	sub	r1, r1, r6
 1003cc0:	e5851054 	str	r1, [r5, #84]	; 0x54
	RingPtr->HwCnt += NumBd;
 1003cc4:	e0836006 	add	r6, r3, r6
 1003cc8:	e5856058 	str	r6, [r5, #88]	; 0x58
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1003ccc:	1a000013 	bne	1003d20 <XAxiDma_BdRingToHw+0x1cc>
			if (RingPtr->Cyclic) {
 1003cd0:	e5951068 	ldr	r1, [r5, #104]	; 0x68
 1003cd4:	e5952000 	ldr	r2, [r5]
 1003cd8:	e5953020 	ldr	r3, [r5, #32]
 1003cdc:	e3510000 	cmp	r1, #0
 1003ce0:	e595c024 	ldr	ip, [r5, #36]	; 0x24
 1003ce4:	e595e018 	ldr	lr, [r5, #24]
 1003ce8:	1a000016 	bne	1003d48 <XAxiDma_BdRingToHw+0x1f4>
			if (RingPtr->IsRxChannel) {
 1003cec:	e5950004 	ldr	r0, [r5, #4]
 1003cf0:	e043300c 	sub	r3, r3, ip
 1003cf4:	e0834004 	add	r4, r3, r4
 1003cf8:	e3c4403f 	bic	r4, r4, #63	; 0x3f
 1003cfc:	e3500000 	cmp	r0, #0
 1003d00:	0a000019 	beq	1003d6c <XAxiDma_BdRingToHw+0x218>
				if (!RingIndex) {
 1003d04:	e3570000 	cmp	r7, #0
 1003d08:	1a00001c 	bne	1003d80 <XAxiDma_BdRingToHw+0x22c>
					if (RingPtr->Addr_ext)
 1003d0c:	e35e0000 	cmp	lr, #0
	*LocalAddr = Value;
 1003d10:	e5824010 	str	r4, [r2, #16]
	return XST_SUCCESS;
 1003d14:	11a00007 	movne	r0, r7
 1003d18:	15827014 	strne	r7, [r2, #20]
					if (RingPtr->Addr_ext)
 1003d1c:	1affffc7 	bne	1003c40 <XAxiDma_BdRingToHw+0xec>
		return XST_SUCCESS;
 1003d20:	e3a00000 	mov	r0, #0
}
 1003d24:	e28dd00c 	add	sp, sp, #12
 1003d28:	e8bd83f0 	pop	{r4, r5, r6, r7, r8, r9, pc}
	if (!(RingPtr->IsRxChannel) && !(BdCr & XAXIDMA_BD_CTRL_TXSOF_MASK)) {
 1003d2c:	e3110302 	tst	r1, #134217728	; 0x8000000
 1003d30:	0affffc1 	beq	1003c3c <XAxiDma_BdRingToHw+0xe8>
	for (i = 0; i < NumBd - 1; i++) {
 1003d34:	e2468001 	sub	r8, r6, #1
 1003d38:	e3580000 	cmp	r8, #0
	BdCr = XAxiDma_BdGetCtrl(CurBdPtr);
 1003d3c:	d2011303 	andle	r1, r1, #201326592	; 0xc000000
	for (i = 0; i < NumBd - 1; i++) {
 1003d40:	caffff9b 	bgt	1003bb4 <XAxiDma_BdRingToHw+0x60>
 1003d44:	eaffffb5 	b	1003c20 <XAxiDma_BdRingToHw+0xcc>
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1003d48:	e595104c 	ldr	r1, [r5, #76]	; 0x4c
				if (RingPtr->Addr_ext)
 1003d4c:	e35e0000 	cmp	lr, #0
 1003d50:	13a00000 	movne	r0, #0
				XAxiDma_WriteReg(RingPtr->ChanBase,
 1003d54:	e041c00c 	sub	ip, r1, ip
 1003d58:	e08c3003 	add	r3, ip, r3
 1003d5c:	e5823010 	str	r3, [r2, #16]
 1003d60:	15820014 	strne	r0, [r2, #20]
				if (RingPtr->Addr_ext)
 1003d64:	1affffb5 	bne	1003c40 <XAxiDma_BdRingToHw+0xec>
 1003d68:	eaffffec 	b	1003d20 <XAxiDma_BdRingToHw+0x1cc>
				if (RingPtr->Addr_ext)
 1003d6c:	e35e0000 	cmp	lr, #0
 1003d70:	e5824010 	str	r4, [r2, #16]
 1003d74:	15820014 	strne	r0, [r2, #20]
 1003d78:	1affffb0 	bne	1003c40 <XAxiDma_BdRingToHw+0xec>
 1003d7c:	eaffffe7 	b	1003d20 <XAxiDma_BdRingToHw+0x1cc>
					XAxiDma_WriteReg(RingPtr->ChanBase,
 1003d80:	e2477001 	sub	r7, r7, #1
					if (RingPtr->Addr_ext)
 1003d84:	e35e0000 	cmp	lr, #0
					XAxiDma_WriteReg(RingPtr->ChanBase,
 1003d88:	e0822287 	add	r2, r2, r7, lsl #5
	return XST_SUCCESS;
 1003d8c:	11a00001 	movne	r0, r1
 1003d90:	e5824048 	str	r4, [r2, #72]	; 0x48
 1003d94:	1582104c 	strne	r1, [r2, #76]	; 0x4c
					if (RingPtr->Addr_ext)
 1003d98:	1affffa8 	bne	1003c40 <XAxiDma_BdRingToHw+0xec>
 1003d9c:	eaffffdf 	b	1003d20 <XAxiDma_BdRingToHw+0x1cc>

01003da0 <XAxiDma_BdRingFromHw>:
 *		This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
int XAxiDma_BdRingFromHw(XAxiDma_BdRing * RingPtr, int BdLimit,
			     XAxiDma_Bd ** BdSetPtr)
{
 1003da0:	e92d47f0 	push	{r4, r5, r6, r7, r8, r9, sl, lr}
 1003da4:	e1a09002 	mov	r9, r2
	BdPartialCount = 0;
	BdSts = 0;
	BdCr = 0;

	/* If no BDs in work group, then there's nothing to search */
	if (RingPtr->HwCnt == 0) {
 1003da8:	e5908058 	ldr	r8, [r0, #88]	; 0x58
 1003dac:	e3580000 	cmp	r8, #0
 1003db0:	0a00004c 	beq	1003ee8 <XAxiDma_BdRingFromHw+0x148>
		*BdSetPtr = (XAxiDma_Bd *)NULL;

		return 0;
	}

	if (BdLimit > RingPtr->HwCnt) {
 1003db4:	e1580001 	cmp	r8, r1
 1003db8:	a1a08001 	movge	r8, r1
	 *    BD.
	 *  - RingPtr->HwTail is reached
	 *  - The number of requested BDs has been processed
	 */

	while (BdCount < BdLimit) {
 1003dbc:	e3580000 	cmp	r8, #0
 1003dc0:	da000048 	ble	1003ee8 <XAxiDma_BdRingFromHw+0x148>
	CurBdPtr = RingPtr->HwHead;
 1003dc4:	e3a07000 	mov	r7, #0
 1003dc8:	e1a05000 	mov	r5, r0
 1003dcc:	e590403c 	ldr	r4, [r0, #60]	; 0x3c
 1003dd0:	e1a06007 	mov	r6, r7
 1003dd4:	ea00000f 	b	1003e18 <XAxiDma_BdRingFromHw+0x78>
		 * For tx BDs, EOF bit is in the control word
		 * For rx BDs, EOF bit is in the status word
		 */
		if (((!(RingPtr->IsRxChannel) &&
		(BdCr & XAXIDMA_BD_CTRL_TXEOF_MASK)) ||
		((RingPtr->IsRxChannel) && (BdSts &
 1003dd8:	e3130301 	tst	r3, #67108864	; 0x4000000
 1003ddc:	0a00001b 	beq	1003e50 <XAxiDma_BdRingFromHw+0xb0>
		}
		else {
			BdPartialCount++;
		}

		if (RingPtr->Cyclic) {
 1003de0:	e5952068 	ldr	r2, [r5, #104]	; 0x68
			BdPartialCount = 0;
 1003de4:	e3a07000 	mov	r7, #0
		if (RingPtr->Cyclic) {
 1003de8:	e3520000 	cmp	r2, #0
 1003dec:	1a00001b 	bne	1003e60 <XAxiDma_BdRingFromHw+0xc0>
			XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
		}

		/* Reached the end of the work group */
		if (CurBdPtr == RingPtr->HwTail) {
 1003df0:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 1003df4:	e1530004 	cmp	r3, r4
 1003df8:	0a000020 	beq	1003e80 <XAxiDma_BdRingFromHw+0xe0>
			break;
		}

		/* Move on to the next BD in work group */
		CurBdPtr = (XAxiDma_Bd *)((void *)XAxiDma_BdRingNext(RingPtr, CurBdPtr));
 1003dfc:	e5953028 	ldr	r3, [r5, #40]	; 0x28
 1003e00:	e1540003 	cmp	r4, r3
 1003e04:	35953030 	ldrcc	r3, [r5, #48]	; 0x30
 1003e08:	25954024 	ldrcs	r4, [r5, #36]	; 0x24
 1003e0c:	30844003 	addcc	r4, r4, r3
	while (BdCount < BdLimit) {
 1003e10:	e1580006 	cmp	r8, r6
 1003e14:	0a000019 	beq	1003e80 <XAxiDma_BdRingFromHw+0xe0>
		XAXIDMA_CACHE_INVALIDATE(CurBdPtr);
 1003e18:	e3a01034 	mov	r1, #52	; 0x34
 1003e1c:	e1a00004 	mov	r0, r4
 1003e20:	eb000b9a 	bl	1006c90 <Xil_DCacheInvalidateRange>
		BdSts = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_STS_OFFSET);
 1003e24:	e594301c 	ldr	r3, [r4, #28]
 1003e28:	e284001c 	add	r0, r4, #28
		BdCr = XAxiDma_BdRead(CurBdPtr, XAXIDMA_BD_CTRL_LEN_OFFSET);
 1003e2c:	e5941018 	ldr	r1, [r4, #24]
		if (!(BdSts & XAXIDMA_BD_STS_COMPLETE_MASK)) {
 1003e30:	e3530000 	cmp	r3, #0
 1003e34:	aa000011 	bge	1003e80 <XAxiDma_BdRingFromHw+0xe0>
		if (((!(RingPtr->IsRxChannel) &&
 1003e38:	e5952004 	ldr	r2, [r5, #4]
		BdCount++;
 1003e3c:	e2866001 	add	r6, r6, #1
		if (((!(RingPtr->IsRxChannel) &&
 1003e40:	e3520000 	cmp	r2, #0
 1003e44:	1affffe3 	bne	1003dd8 <XAxiDma_BdRingFromHw+0x38>
 1003e48:	e3110301 	tst	r1, #67108864	; 0x4000000
 1003e4c:	1affffe3 	bne	1003de0 <XAxiDma_BdRingFromHw+0x40>
		if (RingPtr->Cyclic) {
 1003e50:	e5952068 	ldr	r2, [r5, #104]	; 0x68
			BdPartialCount++;
 1003e54:	e2877001 	add	r7, r7, #1
		if (RingPtr->Cyclic) {
 1003e58:	e3520000 	cmp	r2, #0
 1003e5c:	0affffe3 	beq	1003df0 <XAxiDma_BdRingFromHw+0x50>
			BdSts = BdSts & ~XAXIDMA_BD_STS_COMPLETE_MASK;
 1003e60:	e3c33102 	bic	r3, r3, #-2147483648	; 0x80000000
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1003e64:	e3a01034 	mov	r1, #52	; 0x34
			XAxiDma_BdWrite(CurBdPtr, XAXIDMA_BD_STS_OFFSET, BdSts);
 1003e68:	e5803000 	str	r3, [r0]
			XAXIDMA_CACHE_FLUSH(CurBdPtr);
 1003e6c:	e1a00004 	mov	r0, r4
 1003e70:	eb000bd3 	bl	1006dc4 <Xil_DCacheFlushRange>
		if (CurBdPtr == RingPtr->HwTail) {
 1003e74:	e5953040 	ldr	r3, [r5, #64]	; 0x40
 1003e78:	e1530004 	cmp	r3, r4
 1003e7c:	1affffde 	bne	1003dfc <XAxiDma_BdRingFromHw+0x5c>
	BdCount -= BdPartialCount;

	/* If BdCount is non-zero then BDs were found to return. Set return
	 * parameters, update pointers and counters, return success
	 */
	if (BdCount) {
 1003e80:	e0560007 	subs	r0, r6, r7
 1003e84:	0a000017 	beq	1003ee8 <XAxiDma_BdRingFromHw+0x148>
		*BdSetPtr = RingPtr->HwHead;
		if (!RingPtr->Cyclic) {
 1003e88:	e5953068 	ldr	r3, [r5, #104]	; 0x68
		*BdSetPtr = RingPtr->HwHead;
 1003e8c:	e595203c 	ldr	r2, [r5, #60]	; 0x3c
		if (!RingPtr->Cyclic) {
 1003e90:	e3530000 	cmp	r3, #0
		*BdSetPtr = RingPtr->HwHead;
 1003e94:	e5892000 	str	r2, [r9]
		if (!RingPtr->Cyclic) {
 1003e98:	1a000005 	bne	1003eb4 <XAxiDma_BdRingFromHw+0x114>
			RingPtr->HwCnt -= BdCount;
 1003e9c:	e5951058 	ldr	r1, [r5, #88]	; 0x58
			RingPtr->PostCnt += BdCount;
 1003ea0:	e595305c 	ldr	r3, [r5, #92]	; 0x5c
			RingPtr->HwCnt -= BdCount;
 1003ea4:	e0411000 	sub	r1, r1, r0
			RingPtr->PostCnt += BdCount;
 1003ea8:	e0833000 	add	r3, r3, r0
			RingPtr->HwCnt -= BdCount;
 1003eac:	e5851058 	str	r1, [r5, #88]	; 0x58
			RingPtr->PostCnt += BdCount;
 1003eb0:	e585305c 	str	r3, [r5, #92]	; 0x5c
		}
		XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->HwHead, BdCount);
 1003eb4:	e5953030 	ldr	r3, [r5, #48]	; 0x30
 1003eb8:	e5951028 	ldr	r1, [r5, #40]	; 0x28
 1003ebc:	e0030093 	mul	r3, r3, r0
 1003ec0:	e0933002 	adds	r3, r3, r2
 1003ec4:	23a02001 	movcs	r2, #1
 1003ec8:	33a02000 	movcc	r2, #0
 1003ecc:	e1510003 	cmp	r1, r3
 1003ed0:	33822001 	orrcc	r2, r2, #1
 1003ed4:	e3520000 	cmp	r2, #0
 1003ed8:	1595202c 	ldrne	r2, [r5, #44]	; 0x2c
 1003edc:	10433002 	subne	r3, r3, r2
 1003ee0:	e585303c 	str	r3, [r5, #60]	; 0x3c
	else {
		*BdSetPtr = (XAxiDma_Bd *)NULL;

		return 0;
	}
}
 1003ee4:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
		*BdSetPtr = (XAxiDma_Bd *)NULL;
 1003ee8:	e3a00000 	mov	r0, #0
 1003eec:	e5890000 	str	r0, [r9]
		return 0;
 1003ef0:	e8bd87f0 	pop	{r4, r5, r6, r7, r8, r9, sl, pc}

01003ef4 <XAxiDma_BdRingFree>:
 *
 *****************************************************************************/
int XAxiDma_BdRingFree(XAxiDma_BdRing * RingPtr, int NumBd,
		      XAxiDma_Bd * BdSetPtr)
{
	if (NumBd < 0) {
 1003ef4:	e3510000 	cmp	r1, #0
 1003ef8:	ba000020 	blt	1003f80 <XAxiDma_BdRingFree+0x8c>
		return XST_INVALID_PARAM;
	}

	/* If the BD Set to free is empty, do nothing
	 */
	if (NumBd == 0) {
 1003efc:	0a000019 	beq	1003f68 <XAxiDma_BdRingFree+0x74>
		return XST_SUCCESS;
	}

	/* Make sure we are in sync with XAxiDma_BdRingFromHw() */
	if ((RingPtr->PostCnt < NumBd) || (RingPtr->PostHead != BdSetPtr)) {
 1003f00:	e590c05c 	ldr	ip, [r0, #92]	; 0x5c
 1003f04:	e15c0001 	cmp	ip, r1
 1003f08:	ba000018 	blt	1003f70 <XAxiDma_BdRingFree+0x7c>
{
 1003f0c:	e92d4010 	push	{r4, lr}
	if ((RingPtr->PostCnt < NumBd) || (RingPtr->PostHead != BdSetPtr)) {
 1003f10:	e590e044 	ldr	lr, [r0, #68]	; 0x44
 1003f14:	e15e0002 	cmp	lr, r2
 1003f18:	1a000016 	bne	1003f78 <XAxiDma_BdRingFree+0x84>
	}

	/* Update pointers and counters */
	RingPtr->FreeCnt += NumBd;
	RingPtr->PostCnt -= NumBd;
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1003f1c:	e5903030 	ldr	r3, [r0, #48]	; 0x30
	RingPtr->PostCnt -= NumBd;
 1003f20:	e04cc001 	sub	ip, ip, r1
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1003f24:	e5904028 	ldr	r4, [r0, #40]	; 0x28
	RingPtr->PostCnt -= NumBd;
 1003f28:	e580c05c 	str	ip, [r0, #92]	; 0x5c
	RingPtr->FreeCnt += NumBd;
 1003f2c:	e590c050 	ldr	ip, [r0, #80]	; 0x50
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1003f30:	e0030193 	mul	r3, r3, r1
	RingPtr->FreeCnt += NumBd;
 1003f34:	e08c1001 	add	r1, ip, r1
 1003f38:	e5801050 	str	r1, [r0, #80]	; 0x50
	XAXIDMA_RING_SEEKAHEAD(RingPtr, RingPtr->PostHead, NumBd);
 1003f3c:	e093300e 	adds	r3, r3, lr
 1003f40:	23a02001 	movcs	r2, #1
 1003f44:	33a02000 	movcc	r2, #0
 1003f48:	e1540003 	cmp	r4, r3
 1003f4c:	33822001 	orrcc	r2, r2, #1
 1003f50:	e3520000 	cmp	r2, #0
 1003f54:	1590202c 	ldrne	r2, [r0, #44]	; 0x2c
 1003f58:	10433002 	subne	r3, r3, r2
 1003f5c:	e5803044 	str	r3, [r0, #68]	; 0x44

	return XST_SUCCESS;
 1003f60:	e3a00000 	mov	r0, #0
 1003f64:	e8bd8010 	pop	{r4, pc}
		return XST_SUCCESS;
 1003f68:	e1a00001 	mov	r0, r1
 1003f6c:	e12fff1e 	bx	lr
		return XST_DMA_SG_LIST_ERROR;
 1003f70:	e300020e 	movw	r0, #526	; 0x20e
}
 1003f74:	e12fff1e 	bx	lr
		return XST_DMA_SG_LIST_ERROR;
 1003f78:	e300020e 	movw	r0, #526	; 0x20e
}
 1003f7c:	e8bd8010 	pop	{r4, pc}
		return XST_INVALID_PARAM;
 1003f80:	e3a0000f 	mov	r0, #15
 1003f84:	e12fff1e 	bx	lr

01003f88 <XAxiDma_BdRingCheck>:
	u32 AddrV;
	u32 AddrP;
	int i;

	/* Is the list created */
	if (RingPtr->AllCnt == 0) {
 1003f88:	e5903060 	ldr	r3, [r0, #96]	; 0x60
 1003f8c:	e3530000 	cmp	r3, #0
 1003f90:	0a00004f 	beq	10040d4 <XAxiDma_BdRingCheck+0x14c>

		return XST_DMA_SG_NO_LIST;
	}

	/* Can't check if channel is running */
	if (RingPtr->RunState == AXIDMA_CHANNEL_NOT_HALTED) {
 1003f94:	e5902008 	ldr	r2, [r0, #8]
 1003f98:	e3520001 	cmp	r2, #1
 1003f9c:	0a00004e 	beq	10040dc <XAxiDma_BdRingCheck+0x154>

		return XST_IS_STARTED;
	}

	/* RunState doesn't make sense */
	else if (RingPtr->RunState != AXIDMA_CHANNEL_HALTED) {
 1003fa0:	e5902008 	ldr	r2, [r0, #8]
 1003fa4:	e3520002 	cmp	r2, #2
 1003fa8:	1a000047 	bne	10040cc <XAxiDma_BdRingCheck+0x144>
{
 1003fac:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}

		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify internal pointers point to correct memory space */
	AddrV = (UINTPTR) RingPtr->FreeHead;
 1003fb0:	e5901034 	ldr	r1, [r0, #52]	; 0x34
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1003fb4:	e5904024 	ldr	r4, [r0, #36]	; 0x24
 1003fb8:	e1540001 	cmp	r4, r1
 1003fbc:	8a000040 	bhi	10040c4 <XAxiDma_BdRingCheck+0x13c>
 1003fc0:	e5902028 	ldr	r2, [r0, #40]	; 0x28
 1003fc4:	e1520001 	cmp	r2, r1
 1003fc8:	3a00003d 	bcc	10040c4 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->PreHead;
 1003fcc:	e590c038 	ldr	ip, [r0, #56]	; 0x38
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1003fd0:	e154000c 	cmp	r4, ip
 1003fd4:	93a01000 	movls	r1, #0
 1003fd8:	83a01001 	movhi	r1, #1
 1003fdc:	e152000c 	cmp	r2, ip
 1003fe0:	33811001 	orrcc	r1, r1, #1
 1003fe4:	e3510000 	cmp	r1, #0
 1003fe8:	1a000035 	bne	10040c4 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->HwHead;
 1003fec:	e590c03c 	ldr	ip, [r0, #60]	; 0x3c
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1003ff0:	e152000c 	cmp	r2, ip
 1003ff4:	23a01000 	movcs	r1, #0
 1003ff8:	33a01001 	movcc	r1, #1
 1003ffc:	e154000c 	cmp	r4, ip
 1004000:	83811001 	orrhi	r1, r1, #1
 1004004:	e3510000 	cmp	r1, #0
 1004008:	1a00002d 	bne	10040c4 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->HwTail;
 100400c:	e590c040 	ldr	ip, [r0, #64]	; 0x40
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1004010:	e152000c 	cmp	r2, ip
 1004014:	23a01000 	movcs	r1, #0
 1004018:	33a01001 	movcc	r1, #1
 100401c:	e154000c 	cmp	r4, ip
 1004020:	83811001 	orrhi	r1, r1, #1
 1004024:	e3510000 	cmp	r1, #0
 1004028:	1a000025 	bne	10040c4 <XAxiDma_BdRingCheck+0x13c>
			(unsigned int)RingPtr->LastBdAddr);

		return XST_DMA_SG_LIST_ERROR;
	}

	AddrV = (UINTPTR) RingPtr->PostHead;
 100402c:	e5901044 	ldr	r1, [r0, #68]	; 0x44
	if ((AddrV < RingPtr->FirstBdAddr) || (AddrV > RingPtr->LastBdAddr)) {
 1004030:	e1520001 	cmp	r2, r1
 1004034:	23a02000 	movcs	r2, #0
 1004038:	33a02001 	movcc	r2, #1
 100403c:	e1540001 	cmp	r4, r1
 1004040:	83822001 	orrhi	r2, r2, #1
 1004044:	e3520000 	cmp	r2, #0
 1004048:	1a00001d 	bne	10040c4 <XAxiDma_BdRingCheck+0x13c>

		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify internal counters add up */
	if ((RingPtr->HwCnt + RingPtr->PreCnt + RingPtr->FreeCnt +
 100404c:	e5902058 	ldr	r2, [r0, #88]	; 0x58
 1004050:	e590e054 	ldr	lr, [r0, #84]	; 0x54
 1004054:	e590c050 	ldr	ip, [r0, #80]	; 0x50
 1004058:	e590105c 	ldr	r1, [r0, #92]	; 0x5c
 100405c:	e082200e 	add	r2, r2, lr
 1004060:	e082200c 	add	r2, r2, ip
 1004064:	e0822001 	add	r2, r2, r1
 1004068:	e1530002 	cmp	r3, r2
 100406c:	1a000014 	bne	10040c4 <XAxiDma_BdRingCheck+0x13c>
		return XST_DMA_SG_LIST_ERROR;
	}

	/* Verify BDs are linked correctly */
	AddrV = RingPtr->FirstBdAddr;
	AddrP = RingPtr->FirstBdPhysAddr + RingPtr->Separation;
 1004070:	e5905020 	ldr	r5, [r0, #32]
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1004074:	e3530001 	cmp	r3, #1
	AddrP = RingPtr->FirstBdPhysAddr + RingPtr->Separation;
 1004078:	e5903030 	ldr	r3, [r0, #48]	; 0x30
 100407c:	e1a07000 	mov	r7, r0
 1004080:	e0855003 	add	r5, r5, r3
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1004084:	da000016 	ble	10040e4 <XAxiDma_BdRingCheck+0x15c>
 1004088:	e3a06001 	mov	r6, #1
 100408c:	ea000005 	b	10040a8 <XAxiDma_BdRingCheck+0x120>
 1004090:	e5972060 	ldr	r2, [r7, #96]	; 0x60

			return XST_DMA_SG_LIST_ERROR;
		}

		/* Move on to next BD */
		AddrV += RingPtr->Separation;
 1004094:	e5973030 	ldr	r3, [r7, #48]	; 0x30
	for (i = 1; i < RingPtr->AllCnt; i++) {
 1004098:	e1520006 	cmp	r2, r6
		AddrV += RingPtr->Separation;
 100409c:	e0844003 	add	r4, r4, r3
		AddrP += RingPtr->Separation;
 10040a0:	e0855003 	add	r5, r5, r3
	for (i = 1; i < RingPtr->AllCnt; i++) {
 10040a4:	da00000e 	ble	10040e4 <XAxiDma_BdRingCheck+0x15c>
		XAXIDMA_CACHE_INVALIDATE(AddrV);
 10040a8:	e3a01034 	mov	r1, #52	; 0x34
 10040ac:	e1a00004 	mov	r0, r4
 10040b0:	eb000af6 	bl	1006c90 <Xil_DCacheInvalidateRange>
		if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) != AddrP) {
 10040b4:	e5943000 	ldr	r3, [r4]
	for (i = 1; i < RingPtr->AllCnt; i++) {
 10040b8:	e2866001 	add	r6, r6, #1
		if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) != AddrP) {
 10040bc:	e1530005 	cmp	r3, r5
 10040c0:	0afffff2 	beq	1004090 <XAxiDma_BdRingCheck+0x108>
		"ptr %x wrong, expect %x\r\n",
			(unsigned int)XAxiDma_BdRead(AddrV,
		          XAXIDMA_BD_NDESC_OFFSET),
			(unsigned int)RingPtr->FirstBdPhysAddr);

		return XST_DMA_SG_LIST_ERROR;
 10040c4:	e300020e 	movw	r0, #526	; 0x20e
 10040c8:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 10040cc:	e300020e 	movw	r0, #526	; 0x20e
	}

	/* No problems found */
	return XST_SUCCESS;
}
 10040d0:	e12fff1e 	bx	lr
		return XST_DMA_SG_NO_LIST;
 10040d4:	e300020b 	movw	r0, #523	; 0x20b
 10040d8:	e12fff1e 	bx	lr
		return XST_IS_STARTED;
 10040dc:	e3a00017 	mov	r0, #23
 10040e0:	e12fff1e 	bx	lr
	XAXIDMA_CACHE_INVALIDATE(AddrV);
 10040e4:	e3a01034 	mov	r1, #52	; 0x34
 10040e8:	e1a00004 	mov	r0, r4
 10040ec:	eb000ae7 	bl	1006c90 <Xil_DCacheInvalidateRange>
	if (XAxiDma_BdRead(AddrV, XAXIDMA_BD_NDESC_OFFSET) !=
 10040f0:	e5942000 	ldr	r2, [r4]
 10040f4:	e5973020 	ldr	r3, [r7, #32]
 10040f8:	e1520003 	cmp	r2, r3
 10040fc:	1afffff0 	bne	10040c4 <XAxiDma_BdRingCheck+0x13c>
	return XST_SUCCESS;
 1004100:	e3a00000 	mov	r0, #0
}
 1004104:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01004108 <XAxiDma_BdRingDumpRegs>:
 * @return	None
 *
 * @note	This function can be used only when DMA is in SG mode
 *
 *****************************************************************************/
void XAxiDma_BdRingDumpRegs(XAxiDma_BdRing *RingPtr) {
 1004108:	e1a03000 	mov	r3, r0
 100410c:	e92d4070 	push	{r4, r5, r6, lr}
	UINTPTR RegBase = RingPtr->ChanBase;
 1004110:	e5934000 	ldr	r4, [r3]
	int RingIndex = RingPtr->RingIndex;

	xil_printf("Dump registers %p:\r\n", (void *)RegBase);
 1004114:	e3010870 	movw	r0, #6256	; 0x1870
 1004118:	e3400101 	movt	r0, #257	; 0x101
	int RingIndex = RingPtr->RingIndex;
 100411c:	e5935064 	ldr	r5, [r3, #100]	; 0x64
	xil_printf("Dump registers %p:\r\n", (void *)RegBase);
 1004120:	e1a01004 	mov	r1, r4
 1004124:	eb000dbc 	bl	100781c <xil_printf>
	xil_printf("Control REG: %08x\r\n",
 1004128:	e3010888 	movw	r0, #6280	; 0x1888
	return *(volatile u32 *) Addr;
 100412c:	e5941000 	ldr	r1, [r4]
 1004130:	e3400101 	movt	r0, #257	; 0x101
 1004134:	eb000db8 	bl	100781c <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_CR_OFFSET));
	xil_printf("Status REG: %08x\r\n",
 1004138:	e301089c 	movw	r0, #6300	; 0x189c
 100413c:	e5941004 	ldr	r1, [r4, #4]
 1004140:	e3400101 	movt	r0, #257	; 0x101
 1004144:	eb000db4 	bl	100781c <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_SR_OFFSET));

	if (RingIndex) {
 1004148:	e3550000 	cmp	r5, #0
 100414c:	0a00000f 	beq	1004190 <XAxiDma_BdRingDumpRegs+0x88>
	xil_printf("Cur BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase,
 1004150:	e2855001 	add	r5, r5, #1
	xil_printf("Cur BD REG: %08x\r\n",
 1004154:	e30108b0 	movw	r0, #6320	; 0x18b0
 1004158:	e7941285 	ldr	r1, [r4, r5, lsl #5]
		(unsigned int)XAxiDma_ReadReg(RegBase,
 100415c:	e1a05285 	lsl	r5, r5, #5
	xil_printf("Cur BD REG: %08x\r\n",
 1004160:	e3400101 	movt	r0, #257	; 0x101
 1004164:	eb000dac 	bl	100781c <xil_printf>
		XAXIDMA_RX_CDESC0_OFFSET + ((RingIndex - 1) *
		XAXIDMA_RX_NDESC_OFFSET)));
	xil_printf("Tail BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase,
 1004168:	e2455040 	sub	r5, r5, #64	; 0x40
 100416c:	e2844048 	add	r4, r4, #72	; 0x48
	xil_printf("Tail BD REG: %08x\r\n",
 1004170:	e30108c4 	movw	r0, #6340	; 0x18c4
 1004174:	e7951004 	ldr	r1, [r5, r4]
 1004178:	e3400101 	movt	r0, #257	; 0x101
 100417c:	eb000da6 	bl	100781c <xil_printf>
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_CDESC_OFFSET));
	xil_printf("Tail BD REG: %08x\r\n",
		(unsigned int)XAxiDma_ReadReg(RegBase, XAXIDMA_TDESC_OFFSET));
	}

	xil_printf("\r\n");
 1004180:	e3010424 	movw	r0, #5156	; 0x1424
}
 1004184:	e8bd4070 	pop	{r4, r5, r6, lr}
	xil_printf("\r\n");
 1004188:	e3400101 	movt	r0, #257	; 0x101
 100418c:	ea000da2 	b	100781c <xil_printf>
	xil_printf("Cur BD REG: %08x\r\n",
 1004190:	e30108b0 	movw	r0, #6320	; 0x18b0
 1004194:	e5941008 	ldr	r1, [r4, #8]
 1004198:	e3400101 	movt	r0, #257	; 0x101
 100419c:	eb000d9e 	bl	100781c <xil_printf>
	xil_printf("Tail BD REG: %08x\r\n",
 10041a0:	e30108c4 	movw	r0, #6340	; 0x18c4
 10041a4:	e5941010 	ldr	r1, [r4, #16]
 10041a8:	e3400101 	movt	r0, #257	; 0x101
 10041ac:	eb000d9a 	bl	100781c <xil_printf>
	xil_printf("\r\n");
 10041b0:	e3010424 	movw	r0, #5156	; 0x1424
}
 10041b4:	e8bd4070 	pop	{r4, r5, r6, lr}
	xil_printf("\r\n");
 10041b8:	e3400101 	movt	r0, #257	; 0x101
 10041bc:	ea000d96 	b	100781c <xil_printf>

010041c0 <XGpioPs_CfgInitialize>:
* @note		None.
*
******************************************************************************/
s32 XGpioPs_CfgInitialize(XGpioPs *InstancePtr, const XGpioPs_Config *ConfigPtr,
				u32 EffectiveAddr)
{
 10041c0:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status = XST_SUCCESS;
	u8 i;
	Xil_AssertNonvoid(InstancePtr != NULL);
 10041c4:	e2504000 	subs	r4, r0, #0
 10041c8:	0a00004b 	beq	10042fc <XGpioPs_CfgInitialize+0x13c>
 10041cc:	e3095bf8 	movw	r5, #39928	; 0x9bf8
	Xil_AssertNonvoid(ConfigPtr != NULL);
 10041d0:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 10041d4:	e3405101 	movt	r5, #257	; 0x101
 10041d8:	e3a03000 	mov	r3, #0
 10041dc:	e5853000 	str	r3, [r5]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 10041e0:	0a00004e 	beq	1004320 <XGpioPs_CfgInitialize+0x160>
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 10041e4:	e3520000 	cmp	r2, #0
 10041e8:	0a00002d 	beq	10042a4 <XGpioPs_CfgInitialize+0xe4>
	 * Set some default values for instance data, don't indicate the device
	 * is ready to use until everything has been initialized successfully.
	 */
	InstancePtr->IsReady = 0U;
	InstancePtr->GpioConfig.BaseAddr = EffectiveAddr;
	InstancePtr->GpioConfig.DeviceId = ConfigPtr->DeviceId;
 10041ec:	e1d100b0 	ldrh	r0, [r1]
	InstancePtr->Handler = (XGpioPs_Handler)StubHandler;
 10041f0:	e3051c60 	movw	r1, #23648	; 0x5c60
 10041f4:	e3401100 	movt	r1, #256	; 0x100
	InstancePtr->GpioConfig.BaseAddr = EffectiveAddr;
 10041f8:	e1c420f4 	strd	r2, [r4, #4]
	InstancePtr->Handler = (XGpioPs_Handler)StubHandler;
 10041fc:	e584100c 	str	r1, [r4, #12]
	InstancePtr->GpioConfig.DeviceId = ConfigPtr->DeviceId;
 1004200:	e1c400b0 	strh	r0, [r4]
	InstancePtr->Platform = XGetPlatform_Info();
 1004204:	eb000cf2 	bl	10075d4 <XGetPlatform_Info>

	/* Initialize the Bank data based on platform */
	if (InstancePtr->Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 1004208:	e3500001 	cmp	r0, #1
	InstancePtr->Platform = XGetPlatform_Info();
 100420c:	e5840014 	str	r0, [r4, #20]
	if (InstancePtr->Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 1004210:	0a00002b 	beq	10042c4 <XGpioPs_CfgInitialize+0x104>
		 *	142 - 173, Bank 5
		 */
		InstancePtr->MaxPinNum = (u32)174;
		InstancePtr->MaxBanks = (u8)6;
	}
        else if (InstancePtr->Platform == (u32)XPLAT_VERSAL)
 1004214:	e3500006 	cmp	r0, #6
 1004218:	0a00002e 	beq	10042d8 <XGpioPs_CfgInitialize+0x118>
		 *	0 - 31,  Bank 0
		 *	32 - 53, Bank 1
		 *	54 - 85, Bank 2
		 *	86 - 117, Bank 3
		 */
		InstancePtr->MaxPinNum = (u32)118;
 100421c:	e3a02076 	mov	r2, #118	; 0x76
		InstancePtr->MaxBanks = (u8)4;
 1004220:	e3a03004 	mov	r3, #4
		InstancePtr->MaxPinNum = (u32)118;
 1004224:	e5842018 	str	r2, [r4, #24]
		InstancePtr->MaxBanks = (u8)4;
 1004228:	e5c4301c 	strb	r3, [r4, #28]
{
 100422c:	e3a02000 	mov	r2, #0
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1004230:	e3e0c000 	mvn	ip, #0
 1004234:	e1a03002 	mov	r3, r2
 1004238:	ea000008 	b	1004260 <XGpioPs_CfgInitialize+0xa0>

                       }
                }
                else
                {
		XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 100423c:	e5941004 	ldr	r1, [r4, #4]
 1004240:	e2811f85 	add	r1, r1, #532	; 0x214
 1004244:	e781c303 	str	ip, [r1, r3, lsl #6]
 1004248:	e2822001 	add	r2, r2, #1
	for (i=(u8)0U;i<InstancePtr->MaxBanks;i++) {
 100424c:	e5d4101c 	ldrb	r1, [r4, #28]
 1004250:	e6ef3072 	uxtb	r3, r2
 1004254:	e1510003 	cmp	r1, r3
 1004258:	9a00000c 	bls	1004290 <XGpioPs_CfgInitialize+0xd0>
 100425c:	e5940014 	ldr	r0, [r4, #20]
                if (InstancePtr->Platform == XPLAT_VERSAL){
 1004260:	e3500006 	cmp	r0, #6
 1004264:	1afffff4 	bne	100423c <XGpioPs_CfgInitialize+0x7c>
                        if(InstancePtr->PmcGpio == (u32)FALSE)
 1004268:	e5941020 	ldr	r1, [r4, #32]
                                if((i== (u8)XGPIOPS_ONE)||(i== (u8)XGPIOPS_TWO))
 100426c:	e2430001 	sub	r0, r3, #1
                        if(InstancePtr->PmcGpio == (u32)FALSE)
 1004270:	e3510000 	cmp	r1, #0
 1004274:	1a000002 	bne	1004284 <XGpioPs_CfgInitialize+0xc4>
                                if((i== (u8)XGPIOPS_ONE)||(i== (u8)XGPIOPS_TWO))
 1004278:	e3500001 	cmp	r0, #1
 100427c:	8affffee 	bhi	100423c <XGpioPs_CfgInitialize+0x7c>
 1004280:	eafffff0 	b	1004248 <XGpioPs_CfgInitialize+0x88>
                                if(i==(u32)XGPIOPS_TWO)
 1004284:	e3530002 	cmp	r3, #2
 1004288:	1affffeb 	bne	100423c <XGpioPs_CfgInitialize+0x7c>
 100428c:	eaffffed 	b	1004248 <XGpioPs_CfgInitialize+0x88>
					  XGPIOPS_INTDIS_OFFSET, 0xFFFFFFFFU);
                }
	}

	/* Indicate the component is now ready to use. */
	InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1004290:	e3013111 	movw	r3, #4369	; 0x1111
 1004294:	e3413111 	movt	r3, #4369	; 0x1111
 1004298:	e5843008 	str	r3, [r4, #8]

	return Status;
}
 100429c:	e3a00000 	mov	r0, #0
 10042a0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 10042a4:	e30108d8 	movw	r0, #6360	; 0x18d8
 10042a8:	e3a01068 	mov	r1, #104	; 0x68
 10042ac:	e3400101 	movt	r0, #257	; 0x101
 10042b0:	eb000a42 	bl	1006bc0 <Xil_Assert>
 10042b4:	e3a03001 	mov	r3, #1
}
 10042b8:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(EffectiveAddr != (u32)0);
 10042bc:	e5853000 	str	r3, [r5]
}
 10042c0:	e8bd8070 	pop	{r4, r5, r6, pc}
		InstancePtr->MaxPinNum = (u32)174;
 10042c4:	e3a020ae 	mov	r2, #174	; 0xae
		InstancePtr->MaxBanks = (u8)6;
 10042c8:	e3a03006 	mov	r3, #6
		InstancePtr->MaxPinNum = (u32)174;
 10042cc:	e5842018 	str	r2, [r4, #24]
		InstancePtr->MaxBanks = (u8)6;
 10042d0:	e5c4301c 	strb	r3, [r4, #28]
 10042d4:	eaffffd4 	b	100422c <XGpioPs_CfgInitialize+0x6c>
                if(InstancePtr->PmcGpio == (u32)FALSE)
 10042d8:	e5943020 	ldr	r3, [r4, #32]
 10042dc:	e3530000 	cmp	r3, #0
                        InstancePtr->MaxPinNum = (u32)58;
 10042e0:	03a0203a 	moveq	r2, #58	; 0x3a
                        InstancePtr->MaxBanks = (u8)4;
 10042e4:	03a03004 	moveq	r3, #4
                        InstancePtr->MaxPinNum = (u32)116;
 10042e8:	13a02074 	movne	r2, #116	; 0x74
                        InstancePtr->MaxBanks = (u8)5;
 10042ec:	13a03005 	movne	r3, #5
                        InstancePtr->MaxPinNum = (u32)116;
 10042f0:	e5842018 	str	r2, [r4, #24]
                        InstancePtr->MaxBanks = (u8)5;
 10042f4:	e5c4301c 	strb	r3, [r4, #28]
 10042f8:	eaffffcb 	b	100422c <XGpioPs_CfgInitialize+0x6c>
	Xil_AssertNonvoid(InstancePtr != NULL);
 10042fc:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004300:	e3a01066 	mov	r1, #102	; 0x66
 1004304:	e3400101 	movt	r0, #257	; 0x101
 1004308:	eb000a2c 	bl	1006bc0 <Xil_Assert>
 100430c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1004310:	e3a02001 	mov	r2, #1
 1004314:	e3403101 	movt	r3, #257	; 0x101
 1004318:	e5832000 	str	r2, [r3]
 100431c:	eaffffde 	b	100429c <XGpioPs_CfgInitialize+0xdc>
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1004320:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004324:	e3a01067 	mov	r1, #103	; 0x67
 1004328:	e3400101 	movt	r0, #257	; 0x101
 100432c:	eb000a23 	bl	1006bc0 <Xil_Assert>
 1004330:	e3a03001 	mov	r3, #1
 1004334:	e5853000 	str	r3, [r5]
 1004338:	eaffffd7 	b	100429c <XGpioPs_CfgInitialize+0xdc>

0100433c <XGpioPs_Read>:
* @note		This function is used for reading the state of all the GPIO pins
*		of specified bank.
*
*****************************************************************************/
u32 XGpioPs_Read(const XGpioPs *InstancePtr, u8 Bank)
{
 100433c:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004340:	e2506000 	subs	r6, r0, #0
 1004344:	0a00001f 	beq	10043c8 <XGpioPs_Read+0x8c>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004348:	e5962008 	ldr	r2, [r6, #8]
 100434c:	e3013111 	movw	r3, #4369	; 0x1111
 1004350:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004354:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 1004358:	e3405101 	movt	r5, #257	; 0x101
 100435c:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004360:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004364:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004368:	1a000006 	bne	1004388 <XGpioPs_Read+0x4c>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 100436c:	e5d6301c 	ldrb	r3, [r6, #28]
 1004370:	e1530001 	cmp	r3, r1
 1004374:	9a00000b 	bls	10043a8 <XGpioPs_Read+0x6c>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004378:	e5963004 	ldr	r3, [r6, #4]
 100437c:	e2811018 	add	r1, r1, #24
	return *(volatile u32 *) Addr;
 1004380:	e7930101 	ldr	r0, [r3, r1, lsl #2]
 1004384:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004388:	e30108d8 	movw	r0, #6360	; 0x18d8
 100438c:	e3a010e0 	mov	r1, #224	; 0xe0
 1004390:	e3400101 	movt	r0, #257	; 0x101
 1004394:	eb000a09 	bl	1006bc0 <Xil_Assert>
 1004398:	e3a03001 	mov	r3, #1
 100439c:	e1a00004 	mov	r0, r4
 10043a0:	e5853000 	str	r3, [r5]
 10043a4:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10043a8:	e30108d8 	movw	r0, #6360	; 0x18d8
 10043ac:	e3a010e1 	mov	r1, #225	; 0xe1
 10043b0:	e3400101 	movt	r0, #257	; 0x101
 10043b4:	eb000a01 	bl	1006bc0 <Xil_Assert>
 10043b8:	e3a03001 	mov	r3, #1
 10043bc:	e1a00004 	mov	r0, r4
 10043c0:	e5853000 	str	r3, [r5]
				 ((u32)(Bank) * XGPIOPS_DATA_BANK_OFFSET) +
				 XGPIOPS_DATA_RO_OFFSET);
}
 10043c4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10043c8:	e30108d8 	movw	r0, #6360	; 0x18d8
 10043cc:	e3a010df 	mov	r1, #223	; 0xdf
 10043d0:	e3400101 	movt	r0, #257	; 0x101
 10043d4:	eb0009f9 	bl	1006bc0 <Xil_Assert>
 10043d8:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10043dc:	e3a02001 	mov	r2, #1
 10043e0:	e3403101 	movt	r3, #257	; 0x101
 10043e4:	e1a00006 	mov	r0, r6
 10043e8:	e5832000 	str	r2, [r3]
 10043ec:	e8bd8070 	pop	{r4, r5, r6, pc}

010043f0 <XGpioPs_Write>:
*		the bank. The previous state of the pins is not maintained.
*
*****************************************************************************/
void XGpioPs_Write(const XGpioPs *InstancePtr, u8 Bank, u32 Data)
{
	Xil_AssertVoid(InstancePtr != NULL);
 10043f0:	e3500000 	cmp	r0, #0
{
 10043f4:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10043f8:	0a00001d 	beq	1004474 <XGpioPs_Write+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10043fc:	e590c008 	ldr	ip, [r0, #8]
 1004400:	e3013111 	movw	r3, #4369	; 0x1111
 1004404:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004408:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 100440c:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004410:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1004414:	e3a03000 	mov	r3, #0
 1004418:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100441c:	1a000006 	bne	100443c <XGpioPs_Write+0x4c>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1004420:	e5d0301c 	ldrb	r3, [r0, #28]
 1004424:	e1530001 	cmp	r3, r1
 1004428:	9a00000a 	bls	1004458 <XGpioPs_Write+0x68>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 100442c:	e5903004 	ldr	r3, [r0, #4]
 1004430:	e2811010 	add	r1, r1, #16
	*LocalAddr = Value;
 1004434:	e7832101 	str	r2, [r3, r1, lsl #2]
 1004438:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100443c:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004440:	e3001127 	movw	r1, #295	; 0x127
 1004444:	e3400101 	movt	r0, #257	; 0x101
 1004448:	eb0009dc 	bl	1006bc0 <Xil_Assert>
 100444c:	e3a03001 	mov	r3, #1
 1004450:	e5843000 	str	r3, [r4]
 1004454:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1004458:	e30108d8 	movw	r0, #6360	; 0x18d8
 100445c:	e3a01f4a 	mov	r1, #296	; 0x128
 1004460:	e3400101 	movt	r0, #257	; 0x101
 1004464:	eb0009d5 	bl	1006bc0 <Xil_Assert>
 1004468:	e3a03001 	mov	r3, #1
 100446c:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_DATA_BANK_OFFSET) +
			  XGPIOPS_DATA_OFFSET, Data);
}
 1004470:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1004474:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004478:	e3001126 	movw	r1, #294	; 0x126
 100447c:	e3400101 	movt	r0, #257	; 0x101
 1004480:	eb0009ce 	bl	1006bc0 <Xil_Assert>
 1004484:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1004488:	e3a02001 	mov	r2, #1
 100448c:	e3403101 	movt	r3, #257	; 0x101
 1004490:	e5832000 	str	r2, [r3]
 1004494:	e8bd8010 	pop	{r4, pc}

01004498 <XGpioPs_SetDirection>:
*		not maintained.
*
*****************************************************************************/
void XGpioPs_SetDirection(const XGpioPs *InstancePtr, u8 Bank, u32 Direction)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1004498:	e3500000 	cmp	r0, #0
{
 100449c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10044a0:	0a00001e 	beq	1004520 <XGpioPs_SetDirection+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10044a4:	e590c008 	ldr	ip, [r0, #8]
 10044a8:	e3013111 	movw	r3, #4369	; 0x1111
 10044ac:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10044b0:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 10044b4:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10044b8:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10044bc:	e3a03000 	mov	r3, #0
 10044c0:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10044c4:	1a000007 	bne	10044e8 <XGpioPs_SetDirection+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10044c8:	e5d0301c 	ldrb	r3, [r0, #28]
 10044cc:	e1530001 	cmp	r3, r1
 10044d0:	9a00000b 	bls	1004504 <XGpioPs_SetDirection+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10044d4:	e5900004 	ldr	r0, [r0, #4]
 10044d8:	e3a03f81 	mov	r3, #516	; 0x204
 10044dc:	e0831301 	add	r1, r3, r1, lsl #6
 10044e0:	e7812000 	str	r2, [r1, r0]
 10044e4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10044e8:	e30108d8 	movw	r0, #6360	; 0x18d8
 10044ec:	e3001186 	movw	r1, #390	; 0x186
 10044f0:	e3400101 	movt	r0, #257	; 0x101
 10044f4:	eb0009b1 	bl	1006bc0 <Xil_Assert>
 10044f8:	e3a03001 	mov	r3, #1
 10044fc:	e5843000 	str	r3, [r4]
 1004500:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1004504:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004508:	e3001187 	movw	r1, #391	; 0x187
 100450c:	e3400101 	movt	r0, #257	; 0x101
 1004510:	eb0009aa 	bl	1006bc0 <Xil_Assert>
 1004514:	e3a03001 	mov	r3, #1
 1004518:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_DIRM_OFFSET, Direction);
}
 100451c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1004520:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004524:	e3001185 	movw	r1, #389	; 0x185
 1004528:	e3400101 	movt	r0, #257	; 0x101
 100452c:	eb0009a3 	bl	1006bc0 <Xil_Assert>
 1004530:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1004534:	e3a02001 	mov	r2, #1
 1004538:	e3403101 	movt	r3, #257	; 0x101
 100453c:	e5832000 	str	r2, [r3]
 1004540:	e8bd8010 	pop	{r4, pc}

01004544 <XGpioPs_GetDirection>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_GetDirection(const XGpioPs *InstancePtr, u8 Bank)
{
 1004544:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004548:	e2506000 	subs	r6, r0, #0
 100454c:	0a000020 	beq	10045d4 <XGpioPs_GetDirection+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004550:	e5962008 	ldr	r2, [r6, #8]
 1004554:	e3013111 	movw	r3, #4369	; 0x1111
 1004558:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 100455c:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 1004560:	e3405101 	movt	r5, #257	; 0x101
 1004564:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004568:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 100456c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004570:	1a000007 	bne	1004594 <XGpioPs_GetDirection+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1004574:	e5d6301c 	ldrb	r3, [r6, #28]
 1004578:	e1530001 	cmp	r3, r1
 100457c:	9a00000c 	bls	10045b4 <XGpioPs_GetDirection+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004580:	e5962004 	ldr	r2, [r6, #4]
 1004584:	e3a03f81 	mov	r3, #516	; 0x204
 1004588:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 100458c:	e7910002 	ldr	r0, [r1, r2]
 1004590:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004594:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004598:	e30011d5 	movw	r1, #469	; 0x1d5
 100459c:	e3400101 	movt	r0, #257	; 0x101
 10045a0:	eb000986 	bl	1006bc0 <Xil_Assert>
 10045a4:	e3a03001 	mov	r3, #1
 10045a8:	e1a00004 	mov	r0, r4
 10045ac:	e5853000 	str	r3, [r5]
 10045b0:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10045b4:	e30108d8 	movw	r0, #6360	; 0x18d8
 10045b8:	e30011d6 	movw	r1, #470	; 0x1d6
 10045bc:	e3400101 	movt	r0, #257	; 0x101
 10045c0:	eb00097e 	bl	1006bc0 <Xil_Assert>
 10045c4:	e3a03001 	mov	r3, #1
 10045c8:	e1a00004 	mov	r0, r4
 10045cc:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_DIRM_OFFSET);
}
 10045d0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10045d4:	e30108d8 	movw	r0, #6360	; 0x18d8
 10045d8:	e3a01f75 	mov	r1, #468	; 0x1d4
 10045dc:	e3400101 	movt	r0, #257	; 0x101
 10045e0:	eb000976 	bl	1006bc0 <Xil_Assert>
 10045e4:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10045e8:	e3a02001 	mov	r2, #1
 10045ec:	e3403101 	movt	r3, #257	; 0x101
 10045f0:	e1a00006 	mov	r0, r6
 10045f4:	e5832000 	str	r2, [r3]
 10045f8:	e8bd8070 	pop	{r4, r5, r6, pc}

010045fc <XGpioPs_SetOutputEnable>:
*		Enables is not maintained.
*
*****************************************************************************/
void XGpioPs_SetOutputEnable(const XGpioPs *InstancePtr, u8 Bank, u32 OpEnable)
{
	Xil_AssertVoid(InstancePtr != NULL);
 10045fc:	e3500000 	cmp	r0, #0
{
 1004600:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1004604:	0a00001e 	beq	1004684 <XGpioPs_SetOutputEnable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004608:	e590c008 	ldr	ip, [r0, #8]
 100460c:	e3013111 	movw	r3, #4369	; 0x1111
 1004610:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004614:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 1004618:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100461c:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1004620:	e3a03000 	mov	r3, #0
 1004624:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004628:	1a000007 	bne	100464c <XGpioPs_SetOutputEnable+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 100462c:	e5d0301c 	ldrb	r3, [r0, #28]
 1004630:	e1530001 	cmp	r3, r1
 1004634:	9a00000b 	bls	1004668 <XGpioPs_SetOutputEnable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1004638:	e5900004 	ldr	r0, [r0, #4]
 100463c:	e3a03f82 	mov	r3, #520	; 0x208
 1004640:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 1004644:	e7812000 	str	r2, [r1, r0]
 1004648:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100464c:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004650:	e3a01e22 	mov	r1, #544	; 0x220
 1004654:	e3400101 	movt	r0, #257	; 0x101
 1004658:	eb000958 	bl	1006bc0 <Xil_Assert>
 100465c:	e3a03001 	mov	r3, #1
 1004660:	e5843000 	str	r3, [r4]
 1004664:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1004668:	e30108d8 	movw	r0, #6360	; 0x18d8
 100466c:	e3001221 	movw	r1, #545	; 0x221
 1004670:	e3400101 	movt	r0, #257	; 0x101
 1004674:	eb000951 	bl	1006bc0 <Xil_Assert>
 1004678:	e3a03001 	mov	r3, #1
 100467c:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_OUTEN_OFFSET, OpEnable);
}
 1004680:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1004684:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004688:	e300121f 	movw	r1, #543	; 0x21f
 100468c:	e3400101 	movt	r0, #257	; 0x101
 1004690:	eb00094a 	bl	1006bc0 <Xil_Assert>
 1004694:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1004698:	e3a02001 	mov	r2, #1
 100469c:	e3403101 	movt	r3, #257	; 0x101
 10046a0:	e5832000 	str	r2, [r3]
 10046a4:	e8bd8010 	pop	{r4, pc}

010046a8 <XGpioPs_GetOutputEnable>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_GetOutputEnable(const XGpioPs *InstancePtr, u8 Bank)
{
 10046a8:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10046ac:	e2506000 	subs	r6, r0, #0
 10046b0:	0a000020 	beq	1004738 <XGpioPs_GetOutputEnable+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10046b4:	e5962008 	ldr	r2, [r6, #8]
 10046b8:	e3013111 	movw	r3, #4369	; 0x1111
 10046bc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10046c0:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 10046c4:	e3405101 	movt	r5, #257	; 0x101
 10046c8:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10046cc:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10046d0:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10046d4:	1a000007 	bne	10046f8 <XGpioPs_GetOutputEnable+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10046d8:	e5d6301c 	ldrb	r3, [r6, #28]
 10046dc:	e1530001 	cmp	r3, r1
 10046e0:	9a00000c 	bls	1004718 <XGpioPs_GetOutputEnable+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10046e4:	e5962004 	ldr	r2, [r6, #4]
 10046e8:	e3a03f82 	mov	r3, #520	; 0x208
 10046ec:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 10046f0:	e7910002 	ldr	r0, [r1, r2]
 10046f4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10046f8:	e30108d8 	movw	r0, #6360	; 0x18d8
 10046fc:	e3a01f9d 	mov	r1, #628	; 0x274
 1004700:	e3400101 	movt	r0, #257	; 0x101
 1004704:	eb00092d 	bl	1006bc0 <Xil_Assert>
 1004708:	e3a03001 	mov	r3, #1
 100470c:	e1a00004 	mov	r0, r4
 1004710:	e5853000 	str	r3, [r5]
 1004714:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1004718:	e30108d8 	movw	r0, #6360	; 0x18d8
 100471c:	e3001275 	movw	r1, #629	; 0x275
 1004720:	e3400101 	movt	r0, #257	; 0x101
 1004724:	eb000925 	bl	1006bc0 <Xil_Assert>
 1004728:	e3a03001 	mov	r3, #1
 100472c:	e1a00004 	mov	r0, r4
 1004730:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_OUTEN_OFFSET);
}
 1004734:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004738:	e30108d8 	movw	r0, #6360	; 0x18d8
 100473c:	e3001273 	movw	r1, #627	; 0x273
 1004740:	e3400101 	movt	r0, #257	; 0x101
 1004744:	eb00091d 	bl	1006bc0 <Xil_Assert>
 1004748:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 100474c:	e3a02001 	mov	r2, #1
 1004750:	e3403101 	movt	r3, #257	; 0x101
 1004754:	e1a00006 	mov	r0, r6
 1004758:	e5832000 	str	r2, [r3]
 100475c:	e8bd8070 	pop	{r4, r5, r6, pc}

01004760 <XGpioPs_GetBankPin>:
#ifdef versal
void XGpioPs_GetBankPin(const XGpioPs *InstancePtr,u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank)
#else
void XGpioPs_GetBankPin(u8 PinNumber, u8 *BankNumber, u8 *PinNumberInBank)
#endif
{
 1004760:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	u32 XGpioPsPinTable[6] = {0};
 1004764:	e3a05000 	mov	r5, #0
{
 1004768:	e24dd01c 	sub	sp, sp, #28
 100476c:	e1a04000 	mov	r4, r0
 1004770:	e1a06001 	mov	r6, r1
 1004774:	e1a07002 	mov	r7, r2
	u32 XGpioPsPinTable[6] = {0};
 1004778:	e58d5004 	str	r5, [sp, #4]
 100477c:	e58d5000 	str	r5, [sp]
 1004780:	e58d5008 	str	r5, [sp, #8]
 1004784:	e58d500c 	str	r5, [sp, #12]
 1004788:	e58d5010 	str	r5, [sp, #16]
 100478c:	e58d5014 	str	r5, [sp, #20]
#ifdef versal
        u8 i=(u8)0;
#endif
	u32 Platform = XGetPlatform_Info();
 1004790:	eb000b8f 	bl	10075d4 <XGetPlatform_Info>

	if (Platform == (u32)XPLAT_ZYNQ_ULTRA_MP) {
 1004794:	e3500001 	cmp	r0, #1
 1004798:	0a000022 	beq	1004828 <XGpioPs_GetBankPin+0xc8>
                }

        }
#endif
        else {
		XGpioPsPinTable[0] = (u32)31; /* 0 - 31, Bank 0 */
 100479c:	e3a0201f 	mov	r2, #31
		XGpioPsPinTable[1] = (u32)53; /* 32 - 53, Bank 1 */
 10047a0:	e3a03035 	mov	r3, #53	; 0x35
		XGpioPsPinTable[2] = (u32)85; /* 54 - 85, Bank 2 */
		XGpioPsPinTable[3] = (u32)117; /* 86 - 117 Bank 3 */

		*BankNumber = 0U;
		while (*BankNumber < XGPIOPS_FOUR) {
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10047a4:	e354001f 	cmp	r4, #31
		XGpioPsPinTable[0] = (u32)31; /* 0 - 31, Bank 0 */
 10047a8:	e58d2000 	str	r2, [sp]
		XGpioPsPinTable[1] = (u32)53; /* 32 - 53, Bank 1 */
 10047ac:	e58d3004 	str	r3, [sp, #4]
		XGpioPsPinTable[2] = (u32)85; /* 54 - 85, Bank 2 */
 10047b0:	e3a02055 	mov	r2, #85	; 0x55
		XGpioPsPinTable[3] = (u32)117; /* 86 - 117 Bank 3 */
 10047b4:	e3a03075 	mov	r3, #117	; 0x75
 10047b8:	e1cd20f8 	strd	r2, [sp, #8]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10047bc:	9a000034 	bls	1004894 <XGpioPs_GetBankPin+0x134>
 10047c0:	e3540035 	cmp	r4, #53	; 0x35
				break;
			}
			(*BankNumber)++;
 10047c4:	e3a03001 	mov	r3, #1
 10047c8:	e5c63000 	strb	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10047cc:	9a000013 	bls	1004820 <XGpioPs_GetBankPin+0xc0>
 10047d0:	e3540055 	cmp	r4, #85	; 0x55
			(*BankNumber)++;
 10047d4:	e3a03002 	mov	r3, #2
 10047d8:	e5c63000 	strb	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10047dc:	9a00000f 	bls	1004820 <XGpioPs_GetBankPin+0xc0>
			(*BankNumber)++;
 10047e0:	e3a03003 	mov	r3, #3
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10047e4:	e3540075 	cmp	r4, #117	; 0x75
			(*BankNumber)++;
 10047e8:	e5c63000 	strb	r3, [r6]
 10047ec:	83a03004 	movhi	r3, #4
 10047f0:	85c63000 	strbhi	r3, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 10047f4:	9a000009 	bls	1004820 <XGpioPs_GetBankPin+0xc0>
        }
#endif

        else {
		*PinNumberInBank = (u8)((u32)PinNumber %
					(XGpioPsPinTable[*BankNumber - (u8)1] + (u32)1));
 10047f8:	e28d2018 	add	r2, sp, #24
		*PinNumberInBank = (u8)((u32)PinNumber %
 10047fc:	e1a00004 	mov	r0, r4
					(XGpioPsPinTable[*BankNumber - (u8)1] + (u32)1));
 1004800:	e0823103 	add	r3, r2, r3, lsl #2
 1004804:	e513101c 	ldr	r1, [r3, #-28]	; 0xffffffe4
		*PinNumberInBank = (u8)((u32)PinNumber %
 1004808:	e2811001 	add	r1, r1, #1
 100480c:	fa000e58 	blx	1008174 <__aeabi_uidivmod>
 1004810:	e6ef4071 	uxtb	r4, r1
 1004814:	e5c74000 	strb	r4, [r7]
        }
}
 1004818:	e28dd01c 	add	sp, sp, #28
 100481c:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
 1004820:	e5d63000 	ldrb	r3, [r6]
 1004824:	eafffff3 	b	10047f8 <XGpioPs_GetBankPin+0x98>
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1004828:	e3540019 	cmp	r4, #25
		XGpioPsPinTable[0] = (u32)25; /* 0 - 25, Bank 0 */
 100482c:	e3a01019 	mov	r1, #25
		XGpioPsPinTable[2] = (u32)77; /* 52 - 77, Bank 2 */
 1004830:	e3a0304d 	mov	r3, #77	; 0x4d
		XGpioPsPinTable[1] = (u32)51; /* 26 - 51, Bank 1 */
 1004834:	e3a02033 	mov	r2, #51	; 0x33
		XGpioPsPinTable[0] = (u32)25; /* 0 - 25, Bank 0 */
 1004838:	e58d1000 	str	r1, [sp]
		XGpioPsPinTable[3] = (u32)109; /* 78 - 109, Bank 3 */
 100483c:	e3a0c06d 	mov	ip, #109	; 0x6d
		XGpioPsPinTable[4] = (u32)141; /* 110 - 141, Bank 4 */
 1004840:	e3a0108d 	mov	r1, #141	; 0x8d
		XGpioPsPinTable[2] = (u32)77; /* 52 - 77, Bank 2 */
 1004844:	e58d3008 	str	r3, [sp, #8]
		XGpioPsPinTable[5] = (u32)173; /* 142 - 173 Bank 5 */
 1004848:	e3a030ad 	mov	r3, #173	; 0xad
		XGpioPsPinTable[4] = (u32)141; /* 110 - 141, Bank 4 */
 100484c:	e58d1010 	str	r1, [sp, #16]
		XGpioPsPinTable[5] = (u32)173; /* 142 - 173 Bank 5 */
 1004850:	e58d3014 	str	r3, [sp, #20]
 1004854:	828d1008 	addhi	r1, sp, #8
		XGpioPsPinTable[1] = (u32)51; /* 26 - 51, Bank 1 */
 1004858:	e58d2004 	str	r2, [sp, #4]
			(*BankNumber)++;
 100485c:	83a03002 	movhi	r3, #2
		XGpioPsPinTable[3] = (u32)109; /* 78 - 109, Bank 3 */
 1004860:	e58dc00c 	str	ip, [sp, #12]
			(*BankNumber)++;
 1004864:	85c60000 	strbhi	r0, [r6]
			if (PinNumber <= XGpioPsPinTable[*BankNumber]) {
 1004868:	8a000001 	bhi	1004874 <XGpioPs_GetBankPin+0x114>
 100486c:	ea000008 	b	1004894 <XGpioPs_GetBankPin+0x134>
 1004870:	e4912004 	ldr	r2, [r1], #4
 1004874:	e1540002 	cmp	r4, r2
 1004878:	9affffe8 	bls	1004820 <XGpioPs_GetBankPin+0xc0>
			(*BankNumber)++;
 100487c:	e5c63000 	strb	r3, [r6]
 1004880:	e2833001 	add	r3, r3, #1
		while (*BankNumber < XGPIOPS_SIX) {
 1004884:	e3530007 	cmp	r3, #7
 1004888:	1afffff8 	bne	1004870 <XGpioPs_GetBankPin+0x110>
 100488c:	e3a03006 	mov	r3, #6
 1004890:	eaffffd8 	b	10047f8 <XGpioPs_GetBankPin+0x98>
		*BankNumber = 0U;
 1004894:	e5c65000 	strb	r5, [r6]
	if (*BankNumber == (u8)0) {
 1004898:	eaffffdd 	b	1004814 <XGpioPs_GetBankPin+0xb4>

0100489c <XGpioPs_ReadPin>:
{
 100489c:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10048a0:	e2506000 	subs	r6, r0, #0
{
 10048a4:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 10048a8:	0a00002a 	beq	1004958 <XGpioPs_ReadPin+0xbc>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10048ac:	e5962008 	ldr	r2, [r6, #8]
 10048b0:	e3013111 	movw	r3, #4369	; 0x1111
 10048b4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10048b8:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 10048bc:	e3405101 	movt	r5, #257	; 0x101
 10048c0:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10048c4:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10048c8:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10048cc:	1a000018 	bne	1004934 <XGpioPs_ReadPin+0x98>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10048d0:	e5963018 	ldr	r3, [r6, #24]
 10048d4:	e1530001 	cmp	r3, r1
 10048d8:	9a00000c 	bls	1004910 <XGpioPs_ReadPin+0x74>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10048dc:	e6ef0071 	uxtb	r0, r1
 10048e0:	e28d2007 	add	r2, sp, #7
 10048e4:	e28d1006 	add	r1, sp, #6
 10048e8:	ebffff9c 	bl	1004760 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10048ec:	e5dd3006 	ldrb	r3, [sp, #6]
 10048f0:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_DATA_RO_OFFSET) >> (u32)PinNumber) & (u32)1;
 10048f4:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10048f8:	e2833018 	add	r3, r3, #24
 10048fc:	e7920103 	ldr	r0, [r2, r3, lsl #2]
				 XGPIOPS_DATA_RO_OFFSET) >> (u32)PinNumber) & (u32)1;
 1004900:	e1a04430 	lsr	r4, r0, r4
 1004904:	e2040001 	and	r0, r4, #1
}
 1004908:	e28dd008 	add	sp, sp, #8
 100490c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1004910:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004914:	e3001106 	movw	r1, #262	; 0x106
 1004918:	e3400101 	movt	r0, #257	; 0x101
 100491c:	eb0008a7 	bl	1006bc0 <Xil_Assert>
 1004920:	e3a03001 	mov	r3, #1
 1004924:	e1a00004 	mov	r0, r4
 1004928:	e5853000 	str	r3, [r5]
}
 100492c:	e28dd008 	add	sp, sp, #8
 1004930:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004934:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004938:	e3001105 	movw	r1, #261	; 0x105
 100493c:	e3400101 	movt	r0, #257	; 0x101
 1004940:	eb00089e 	bl	1006bc0 <Xil_Assert>
 1004944:	e3a03001 	mov	r3, #1
 1004948:	e1a00004 	mov	r0, r4
 100494c:	e5853000 	str	r3, [r5]
}
 1004950:	e28dd008 	add	sp, sp, #8
 1004954:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004958:	e30108d8 	movw	r0, #6360	; 0x18d8
 100495c:	e3a01f41 	mov	r1, #260	; 0x104
 1004960:	e3400101 	movt	r0, #257	; 0x101
 1004964:	eb000895 	bl	1006bc0 <Xil_Assert>
 1004968:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 100496c:	e3a02001 	mov	r2, #1
 1004970:	e3403101 	movt	r3, #257	; 0x101
 1004974:	e1a00006 	mov	r0, r6
 1004978:	e5832000 	str	r2, [r3]
 100497c:	eaffffe1 	b	1004908 <XGpioPs_ReadPin+0x6c>

01004980 <XGpioPs_WritePin>:
{
 1004980:	e92d40f0 	push	{r4, r5, r6, r7, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1004984:	e2505000 	subs	r5, r0, #0
{
 1004988:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 100498c:	0a000032 	beq	1004a5c <XGpioPs_WritePin+0xdc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004990:	e5953008 	ldr	r3, [r5, #8]
 1004994:	e1a07002 	mov	r7, r2
 1004998:	e3012111 	movw	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100499c:	e3094bf8 	movw	r4, #39928	; 0x9bf8
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10049a0:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10049a4:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10049a8:	e1530002 	cmp	r3, r2
	Xil_AssertVoid(InstancePtr != NULL);
 10049ac:	e3a06000 	mov	r6, #0
 10049b0:	e5846000 	str	r6, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10049b4:	1a000020 	bne	1004a3c <XGpioPs_WritePin+0xbc>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10049b8:	e5953018 	ldr	r3, [r5, #24]
 10049bc:	e1530001 	cmp	r3, r1
 10049c0:	9a000015 	bls	1004a1c <XGpioPs_WritePin+0x9c>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10049c4:	e6ef0071 	uxtb	r0, r1
 10049c8:	e28d2007 	add	r2, sp, #7
 10049cc:	e28d1006 	add	r1, sp, #6
 10049d0:	ebffff62 	bl	1004760 <XGpioPs_GetBankPin>
	if (PinNumber > 15U) {
 10049d4:	e5dd3007 	ldrb	r3, [sp, #7]
 10049d8:	e353000f 	cmp	r3, #15
		PinNumber -= (u8)16;
 10049dc:	82433010 	subhi	r3, r3, #16
		RegOffset = XGPIOPS_DATA_MSW_OFFSET;
 10049e0:	83a06004 	movhi	r6, #4
		PinNumber -= (u8)16;
 10049e4:	86ef3073 	uxtbhi	r3, r3
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10049e8:	e5952004 	ldr	r2, [r5, #4]
	Value = ~((u32)1 << (PinNumber + 16U)) & ((DataVar << PinNumber) | 0xFFFF0000U);
 10049ec:	e3a01000 	mov	r1, #0
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10049f0:	e5dd0006 	ldrb	r0, [sp, #6]
	DataVar &= (u32)0x01;
 10049f4:	e2077001 	and	r7, r7, #1
	Value = ~((u32)1 << (PinNumber + 16U)) & ((DataVar << PinNumber) | 0xFFFF0000U);
 10049f8:	e34f1fff 	movt	r1, #65535	; 0xffff
 10049fc:	e3a0c001 	mov	ip, #1
 1004a00:	e1811317 	orr	r1, r1, r7, lsl r3
 1004a04:	e2833010 	add	r3, r3, #16
 1004a08:	e1c1331c 	bic	r3, r1, ip, lsl r3
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1004a0c:	e0822180 	add	r2, r2, r0, lsl #3
	*LocalAddr = Value;
 1004a10:	e7823006 	str	r3, [r2, r6]
}
 1004a14:	e28dd00c 	add	sp, sp, #12
 1004a18:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1004a1c:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004a20:	e3001151 	movw	r1, #337	; 0x151
 1004a24:	e3400101 	movt	r0, #257	; 0x101
 1004a28:	eb000864 	bl	1006bc0 <Xil_Assert>
 1004a2c:	e3a03001 	mov	r3, #1
 1004a30:	e5843000 	str	r3, [r4]
}
 1004a34:	e28dd00c 	add	sp, sp, #12
 1004a38:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004a3c:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004a40:	e3a01e15 	mov	r1, #336	; 0x150
 1004a44:	e3400101 	movt	r0, #257	; 0x101
 1004a48:	eb00085c 	bl	1006bc0 <Xil_Assert>
 1004a4c:	e3a03001 	mov	r3, #1
 1004a50:	e5843000 	str	r3, [r4]
}
 1004a54:	e28dd00c 	add	sp, sp, #12
 1004a58:	e8bd80f0 	pop	{r4, r5, r6, r7, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1004a5c:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004a60:	e300114f 	movw	r1, #335	; 0x14f
 1004a64:	e3400101 	movt	r0, #257	; 0x101
 1004a68:	eb000854 	bl	1006bc0 <Xil_Assert>
 1004a6c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1004a70:	e3a02001 	mov	r2, #1
 1004a74:	e3403101 	movt	r3, #257	; 0x101
 1004a78:	e5832000 	str	r2, [r3]
 1004a7c:	eaffffec 	b	1004a34 <XGpioPs_WritePin+0xb4>

01004a80 <XGpioPs_SetDirectionPin>:
{
 1004a80:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1004a84:	e2505000 	subs	r5, r0, #0
{
 1004a88:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 1004a8c:	0a00003b 	beq	1004b80 <XGpioPs_SetDirectionPin+0x100>
 1004a90:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004a94:	e5952008 	ldr	r2, [r5, #8]
 1004a98:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004a9c:	e3094bf8 	movw	r4, #39928	; 0x9bf8
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004aa0:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004aa4:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004aa8:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1004aac:	e3a03000 	mov	r3, #0
 1004ab0:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ab4:	1a000015 	bne	1004b10 <XGpioPs_SetDirectionPin+0x90>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1004ab8:	e5953018 	ldr	r3, [r5, #24]
 1004abc:	e1530001 	cmp	r3, r1
 1004ac0:	9a000026 	bls	1004b60 <XGpioPs_SetDirectionPin+0xe0>
	Xil_AssertVoid(Direction <= (u32)1);
 1004ac4:	e3560001 	cmp	r6, #1
 1004ac8:	8a000018 	bhi	1004b30 <XGpioPs_SetDirectionPin+0xb0>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1004acc:	e6ef0071 	uxtb	r0, r1
 1004ad0:	e28d2007 	add	r2, sp, #7
 1004ad4:	e28d1006 	add	r1, sp, #6
 1004ad8:	ebffff20 	bl	1004760 <XGpioPs_GetBankPin>
	DirModeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004adc:	e5dd2006 	ldrb	r2, [sp, #6]
 1004ae0:	e3a03f81 	mov	r3, #516	; 0x204
 1004ae4:	e5951004 	ldr	r1, [r5, #4]
	if (Direction!=(u32)0) { /*  Output Direction */
 1004ae8:	e3560000 	cmp	r6, #0
	DirModeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004aec:	e0833302 	add	r3, r3, r2, lsl #6
	return *(volatile u32 *) Addr;
 1004af0:	e7932001 	ldr	r2, [r3, r1]
	if (Direction!=(u32)0) { /*  Output Direction */
 1004af4:	1a000015 	bne	1004b50 <XGpioPs_SetDirectionPin+0xd0>
		DirModeReg &= ~ ((u32)1 << (u32)PinNumber);
 1004af8:	e5dd0007 	ldrb	r0, [sp, #7]
 1004afc:	e3a0c001 	mov	ip, #1
 1004b00:	e1c2201c 	bic	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 1004b04:	e7832001 	str	r2, [r3, r1]
}
 1004b08:	e28dd008 	add	sp, sp, #8
 1004b0c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004b10:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004b14:	e30011aa 	movw	r1, #426	; 0x1aa
 1004b18:	e3400101 	movt	r0, #257	; 0x101
 1004b1c:	eb000827 	bl	1006bc0 <Xil_Assert>
 1004b20:	e3a03001 	mov	r3, #1
 1004b24:	e5843000 	str	r3, [r4]
}
 1004b28:	e28dd008 	add	sp, sp, #8
 1004b2c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Direction <= (u32)1);
 1004b30:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004b34:	e3a01f6b 	mov	r1, #428	; 0x1ac
 1004b38:	e3400101 	movt	r0, #257	; 0x101
 1004b3c:	eb00081f 	bl	1006bc0 <Xil_Assert>
 1004b40:	e3a03001 	mov	r3, #1
 1004b44:	e5843000 	str	r3, [r4]
}
 1004b48:	e28dd008 	add	sp, sp, #8
 1004b4c:	e8bd8070 	pop	{r4, r5, r6, pc}
		DirModeReg |= ((u32)1 << (u32)PinNumber);
 1004b50:	e5dd0007 	ldrb	r0, [sp, #7]
 1004b54:	e3a0c001 	mov	ip, #1
 1004b58:	e182201c 	orr	r2, r2, ip, lsl r0
 1004b5c:	eaffffe8 	b	1004b04 <XGpioPs_SetDirectionPin+0x84>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1004b60:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004b64:	e30011ab 	movw	r1, #427	; 0x1ab
 1004b68:	e3400101 	movt	r0, #257	; 0x101
 1004b6c:	eb000813 	bl	1006bc0 <Xil_Assert>
 1004b70:	e3a03001 	mov	r3, #1
 1004b74:	e5843000 	str	r3, [r4]
}
 1004b78:	e28dd008 	add	sp, sp, #8
 1004b7c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1004b80:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004b84:	e30011a9 	movw	r1, #425	; 0x1a9
 1004b88:	e3400101 	movt	r0, #257	; 0x101
 1004b8c:	eb00080b 	bl	1006bc0 <Xil_Assert>
 1004b90:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1004b94:	e3a02001 	mov	r2, #1
 1004b98:	e3403101 	movt	r3, #257	; 0x101
 1004b9c:	e5832000 	str	r2, [r3]
 1004ba0:	eaffffe0 	b	1004b28 <XGpioPs_SetDirectionPin+0xa8>

01004ba4 <XGpioPs_GetDirectionPin>:
{
 1004ba4:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004ba8:	e2506000 	subs	r6, r0, #0
{
 1004bac:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004bb0:	0a00002b 	beq	1004c64 <XGpioPs_GetDirectionPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004bb4:	e5962008 	ldr	r2, [r6, #8]
 1004bb8:	e3013111 	movw	r3, #4369	; 0x1111
 1004bbc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004bc0:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 1004bc4:	e3405101 	movt	r5, #257	; 0x101
 1004bc8:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004bcc:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004bd0:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004bd4:	1a000019 	bne	1004c40 <XGpioPs_GetDirectionPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1004bd8:	e5963018 	ldr	r3, [r6, #24]
 1004bdc:	e1530001 	cmp	r3, r1
 1004be0:	9a00000d 	bls	1004c1c <XGpioPs_GetDirectionPin+0x78>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1004be4:	e6ef0071 	uxtb	r0, r1
 1004be8:	e28d2007 	add	r2, sp, #7
 1004bec:	e28d1006 	add	r1, sp, #6
 1004bf0:	ebfffeda 	bl	1004760 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004bf4:	e5dd1006 	ldrb	r1, [sp, #6]
 1004bf8:	e3a03f81 	mov	r3, #516	; 0x204
 1004bfc:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_DIRM_OFFSET) >> (u32)PinNumber) & (u32)1;
 1004c00:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004c04:	e0833301 	add	r3, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1004c08:	e7930002 	ldr	r0, [r3, r2]
				 XGPIOPS_DIRM_OFFSET) >> (u32)PinNumber) & (u32)1;
 1004c0c:	e1a04430 	lsr	r4, r0, r4
 1004c10:	e2040001 	and	r0, r4, #1
}
 1004c14:	e28dd008 	add	sp, sp, #8
 1004c18:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1004c1c:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004c20:	e3a01f7f 	mov	r1, #508	; 0x1fc
 1004c24:	e3400101 	movt	r0, #257	; 0x101
 1004c28:	eb0007e4 	bl	1006bc0 <Xil_Assert>
 1004c2c:	e3a03001 	mov	r3, #1
 1004c30:	e1a00004 	mov	r0, r4
 1004c34:	e5853000 	str	r3, [r5]
}
 1004c38:	e28dd008 	add	sp, sp, #8
 1004c3c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004c40:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004c44:	e30011fb 	movw	r1, #507	; 0x1fb
 1004c48:	e3400101 	movt	r0, #257	; 0x101
 1004c4c:	eb0007db 	bl	1006bc0 <Xil_Assert>
 1004c50:	e3a03001 	mov	r3, #1
 1004c54:	e1a00004 	mov	r0, r4
 1004c58:	e5853000 	str	r3, [r5]
}
 1004c5c:	e28dd008 	add	sp, sp, #8
 1004c60:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004c64:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004c68:	e30011fa 	movw	r1, #506	; 0x1fa
 1004c6c:	e3400101 	movt	r0, #257	; 0x101
 1004c70:	eb0007d2 	bl	1006bc0 <Xil_Assert>
 1004c74:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1004c78:	e3a02001 	mov	r2, #1
 1004c7c:	e3403101 	movt	r3, #257	; 0x101
 1004c80:	e1a00006 	mov	r0, r6
 1004c84:	e5832000 	str	r2, [r3]
 1004c88:	eaffffe1 	b	1004c14 <XGpioPs_GetDirectionPin+0x70>

01004c8c <XGpioPs_SetOutputEnablePin>:
{
 1004c8c:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1004c90:	e2505000 	subs	r5, r0, #0
{
 1004c94:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 1004c98:	0a00003b 	beq	1004d8c <XGpioPs_SetOutputEnablePin+0x100>
 1004c9c:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ca0:	e5952008 	ldr	r2, [r5, #8]
 1004ca4:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004ca8:	e3094bf8 	movw	r4, #39928	; 0x9bf8
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004cac:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004cb0:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004cb4:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1004cb8:	e3a03000 	mov	r3, #0
 1004cbc:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004cc0:	1a000015 	bne	1004d1c <XGpioPs_SetOutputEnablePin+0x90>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1004cc4:	e5953018 	ldr	r3, [r5, #24]
 1004cc8:	e1530001 	cmp	r3, r1
 1004ccc:	9a000026 	bls	1004d6c <XGpioPs_SetOutputEnablePin+0xe0>
	Xil_AssertVoid(OpEnable <= (u32)1);
 1004cd0:	e3560001 	cmp	r6, #1
 1004cd4:	8a000018 	bhi	1004d3c <XGpioPs_SetOutputEnablePin+0xb0>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1004cd8:	e6ef0071 	uxtb	r0, r1
 1004cdc:	e28d2007 	add	r2, sp, #7
 1004ce0:	e28d1006 	add	r1, sp, #6
 1004ce4:	ebfffe9d 	bl	1004760 <XGpioPs_GetBankPin>
	OpEnableReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004ce8:	e5dd2006 	ldrb	r2, [sp, #6]
 1004cec:	e3a03f82 	mov	r3, #520	; 0x208
 1004cf0:	e5951004 	ldr	r1, [r5, #4]
	if (OpEnable != (u32)0) { /*  Enable Output Enable */
 1004cf4:	e3560000 	cmp	r6, #0
	OpEnableReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004cf8:	e0833302 	add	r3, r3, r2, lsl #6
 1004cfc:	e7932001 	ldr	r2, [r3, r1]
	if (OpEnable != (u32)0) { /*  Enable Output Enable */
 1004d00:	1a000015 	bne	1004d5c <XGpioPs_SetOutputEnablePin+0xd0>
		OpEnableReg &= ~ ((u32)1 << (u32)PinNumber);
 1004d04:	e5dd0007 	ldrb	r0, [sp, #7]
 1004d08:	e3a0c001 	mov	ip, #1
 1004d0c:	e1c2201c 	bic	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 1004d10:	e7832001 	str	r2, [r3, r1]
}
 1004d14:	e28dd008 	add	sp, sp, #8
 1004d18:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004d1c:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004d20:	e3a01f92 	mov	r1, #584	; 0x248
 1004d24:	e3400101 	movt	r0, #257	; 0x101
 1004d28:	eb0007a4 	bl	1006bc0 <Xil_Assert>
 1004d2c:	e3a03001 	mov	r3, #1
 1004d30:	e5843000 	str	r3, [r4]
}
 1004d34:	e28dd008 	add	sp, sp, #8
 1004d38:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(OpEnable <= (u32)1);
 1004d3c:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004d40:	e300124a 	movw	r1, #586	; 0x24a
 1004d44:	e3400101 	movt	r0, #257	; 0x101
 1004d48:	eb00079c 	bl	1006bc0 <Xil_Assert>
 1004d4c:	e3a03001 	mov	r3, #1
 1004d50:	e5843000 	str	r3, [r4]
}
 1004d54:	e28dd008 	add	sp, sp, #8
 1004d58:	e8bd8070 	pop	{r4, r5, r6, pc}
		OpEnableReg |= ((u32)1 << (u32)PinNumber);
 1004d5c:	e5dd0007 	ldrb	r0, [sp, #7]
 1004d60:	e3a0c001 	mov	ip, #1
 1004d64:	e182201c 	orr	r2, r2, ip, lsl r0
 1004d68:	eaffffe8 	b	1004d10 <XGpioPs_SetOutputEnablePin+0x84>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1004d6c:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004d70:	e3001249 	movw	r1, #585	; 0x249
 1004d74:	e3400101 	movt	r0, #257	; 0x101
 1004d78:	eb000790 	bl	1006bc0 <Xil_Assert>
 1004d7c:	e3a03001 	mov	r3, #1
 1004d80:	e5843000 	str	r3, [r4]
}
 1004d84:	e28dd008 	add	sp, sp, #8
 1004d88:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1004d8c:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004d90:	e3001247 	movw	r1, #583	; 0x247
 1004d94:	e3400101 	movt	r0, #257	; 0x101
 1004d98:	eb000788 	bl	1006bc0 <Xil_Assert>
 1004d9c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1004da0:	e3a02001 	mov	r2, #1
 1004da4:	e3403101 	movt	r3, #257	; 0x101
 1004da8:	e5832000 	str	r2, [r3]
 1004dac:	eaffffe0 	b	1004d34 <XGpioPs_SetOutputEnablePin+0xa8>

01004db0 <XGpioPs_GetOutputEnablePin>:
{
 1004db0:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004db4:	e2506000 	subs	r6, r0, #0
{
 1004db8:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004dbc:	0a00002b 	beq	1004e70 <XGpioPs_GetOutputEnablePin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004dc0:	e5962008 	ldr	r2, [r6, #8]
 1004dc4:	e3013111 	movw	r3, #4369	; 0x1111
 1004dc8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004dcc:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 1004dd0:	e3405101 	movt	r5, #257	; 0x101
 1004dd4:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004dd8:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004ddc:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004de0:	1a000019 	bne	1004e4c <XGpioPs_GetOutputEnablePin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1004de4:	e5963018 	ldr	r3, [r6, #24]
 1004de8:	e1530001 	cmp	r3, r1
 1004dec:	9a00000d 	bls	1004e28 <XGpioPs_GetOutputEnablePin+0x78>
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1004df0:	e6ef0071 	uxtb	r0, r1
 1004df4:	e28d2007 	add	r2, sp, #7
 1004df8:	e28d1006 	add	r1, sp, #6
 1004dfc:	ebfffe57 	bl	1004760 <XGpioPs_GetBankPin>
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004e00:	e5dd1006 	ldrb	r1, [sp, #6]
 1004e04:	e3a03f82 	mov	r3, #520	; 0x208
 1004e08:	e5962004 	ldr	r2, [r6, #4]
				 XGPIOPS_OUTEN_OFFSET) >> (u32)PinNumber) & (u32)1;
 1004e0c:	e5dd4007 	ldrb	r4, [sp, #7]
	return (XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1004e10:	e0833301 	add	r3, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 1004e14:	e7930002 	ldr	r0, [r3, r2]
				 XGPIOPS_OUTEN_OFFSET) >> (u32)PinNumber) & (u32)1;
 1004e18:	e1a04430 	lsr	r4, r0, r4
 1004e1c:	e2040001 	and	r0, r4, #1
}
 1004e20:	e28dd008 	add	sp, sp, #8
 1004e24:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1004e28:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004e2c:	e300129b 	movw	r1, #667	; 0x29b
 1004e30:	e3400101 	movt	r0, #257	; 0x101
 1004e34:	eb000761 	bl	1006bc0 <Xil_Assert>
 1004e38:	e3a03001 	mov	r3, #1
 1004e3c:	e1a00004 	mov	r0, r4
 1004e40:	e5853000 	str	r3, [r5]
}
 1004e44:	e28dd008 	add	sp, sp, #8
 1004e48:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004e4c:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004e50:	e300129a 	movw	r1, #666	; 0x29a
 1004e54:	e3400101 	movt	r0, #257	; 0x101
 1004e58:	eb000758 	bl	1006bc0 <Xil_Assert>
 1004e5c:	e3a03001 	mov	r3, #1
 1004e60:	e1a00004 	mov	r0, r4
 1004e64:	e5853000 	str	r3, [r5]
}
 1004e68:	e28dd008 	add	sp, sp, #8
 1004e6c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1004e70:	e30108d8 	movw	r0, #6360	; 0x18d8
 1004e74:	e3001299 	movw	r1, #665	; 0x299
 1004e78:	e3400101 	movt	r0, #257	; 0x101
 1004e7c:	eb00074f 	bl	1006bc0 <Xil_Assert>
 1004e80:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1004e84:	e3a02001 	mov	r2, #1
 1004e88:	e3403101 	movt	r3, #257	; 0x101
 1004e8c:	e1a00006 	mov	r0, r6
 1004e90:	e5832000 	str	r2, [r3]
 1004e94:	eaffffe1 	b	1004e20 <XGpioPs_GetOutputEnablePin+0x70>

01004e98 <XGpioPs_LookupConfig>:
{
	XGpioPs_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_XGPIOPS_NUM_INSTANCES; Index++) {
		if (XGpioPs_ConfigTable[Index].DeviceId == DeviceId) {
 1004e98:	e3013b34 	movw	r3, #6964	; 0x1b34
 1004e9c:	e3403101 	movt	r3, #257	; 0x101
 1004ea0:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XGpioPs_Config *)CfgPtr;
}
 1004ea4:	e1520000 	cmp	r2, r0
 1004ea8:	01a00003 	moveq	r0, r3
 1004eac:	13a00000 	movne	r0, #0
 1004eb0:	e12fff1e 	bx	lr

01004eb4 <XGpioPs_IntrEnable>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrEnable(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1004eb4:	e3500000 	cmp	r0, #0
{
 1004eb8:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1004ebc:	0a00001e 	beq	1004f3c <XGpioPs_IntrEnable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ec0:	e590c008 	ldr	ip, [r0, #8]
 1004ec4:	e3013111 	movw	r3, #4369	; 0x1111
 1004ec8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004ecc:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 1004ed0:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ed4:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1004ed8:	e3a03000 	mov	r3, #0
 1004edc:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ee0:	1a000007 	bne	1004f04 <XGpioPs_IntrEnable+0x50>
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1004ee4:	e5d0301c 	ldrb	r3, [r0, #28]
 1004ee8:	e1530001 	cmp	r3, r1
 1004eec:	9a00000b 	bls	1004f20 <XGpioPs_IntrEnable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1004ef0:	e5900004 	ldr	r0, [r0, #4]
 1004ef4:	e3a03e21 	mov	r3, #528	; 0x210
 1004ef8:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 1004efc:	e7812000 	str	r2, [r1, r0]
 1004f00:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004f04:	e30108e4 	movw	r0, #6372	; 0x18e4
 1004f08:	e3a01063 	mov	r1, #99	; 0x63
 1004f0c:	e3400101 	movt	r0, #257	; 0x101
 1004f10:	eb00072a 	bl	1006bc0 <Xil_Assert>
 1004f14:	e3a03001 	mov	r3, #1
 1004f18:	e5843000 	str	r3, [r4]
 1004f1c:	e8bd8010 	pop	{r4, pc}
        Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1004f20:	e30108e4 	movw	r0, #6372	; 0x18e4
 1004f24:	e3a01064 	mov	r1, #100	; 0x64
 1004f28:	e3400101 	movt	r0, #257	; 0x101
 1004f2c:	eb000723 	bl	1006bc0 <Xil_Assert>
 1004f30:	e3a03001 	mov	r3, #1
 1004f34:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTEN_OFFSET, Mask);
}
 1004f38:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1004f3c:	e30108e4 	movw	r0, #6372	; 0x18e4
 1004f40:	e3a01062 	mov	r1, #98	; 0x62
 1004f44:	e3400101 	movt	r0, #257	; 0x101
 1004f48:	eb00071c 	bl	1006bc0 <Xil_Assert>
 1004f4c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1004f50:	e3a02001 	mov	r2, #1
 1004f54:	e3403101 	movt	r3, #257	; 0x101
 1004f58:	e5832000 	str	r2, [r3]
 1004f5c:	e8bd8010 	pop	{r4, pc}

01004f60 <XGpioPs_IntrEnablePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrEnablePin(const XGpioPs *InstancePtr, u32 Pin)
{
 1004f60:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 1004f64:	e2505000 	subs	r5, r0, #0
{
 1004f68:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 1004f6c:	0a000029 	beq	1005018 <XGpioPs_IntrEnablePin+0xb8>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004f70:	e5950008 	ldr	r0, [r5, #8]
 1004f74:	e3013111 	movw	r3, #4369	; 0x1111
 1004f78:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1004f7c:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 1004f80:	e3404101 	movt	r4, #257	; 0x101
 1004f84:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004f88:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1004f8c:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004f90:	1a000018 	bne	1004ff8 <XGpioPs_IntrEnablePin+0x98>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1004f94:	e5953018 	ldr	r3, [r5, #24]
 1004f98:	e1530001 	cmp	r3, r1
 1004f9c:	9a00000d 	bls	1004fd8 <XGpioPs_IntrEnablePin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1004fa0:	e6ef0071 	uxtb	r0, r1
 1004fa4:	e28d2007 	add	r2, sp, #7
 1004fa8:	e28d1006 	add	r1, sp, #6
 1004fac:	ebfffdeb 	bl	1004760 <XGpioPs_GetBankPin>
#endif

	IntrReg = ((u32)1 << (u32)PinNumber);
 1004fb0:	e5ddc007 	ldrb	ip, [sp, #7]
 1004fb4:	e3a02001 	mov	r2, #1
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1004fb8:	e5dd0006 	ldrb	r0, [sp, #6]
 1004fbc:	e3a03e21 	mov	r3, #528	; 0x210
 1004fc0:	e5951004 	ldr	r1, [r5, #4]
	IntrReg = ((u32)1 << (u32)PinNumber);
 1004fc4:	e1a02c12 	lsl	r2, r2, ip
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1004fc8:	e0833300 	add	r3, r3, r0, lsl #6
 1004fcc:	e7832001 	str	r2, [r3, r1]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTEN_OFFSET, IntrReg);
}
 1004fd0:	e28dd00c 	add	sp, sp, #12
 1004fd4:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1004fd8:	e30108e4 	movw	r0, #6372	; 0x18e4
 1004fdc:	e3a01088 	mov	r1, #136	; 0x88
 1004fe0:	e3400101 	movt	r0, #257	; 0x101
 1004fe4:	eb0006f5 	bl	1006bc0 <Xil_Assert>
 1004fe8:	e3a03001 	mov	r3, #1
 1004fec:	e5843000 	str	r3, [r4]
}
 1004ff0:	e28dd00c 	add	sp, sp, #12
 1004ff4:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1004ff8:	e30108e4 	movw	r0, #6372	; 0x18e4
 1004ffc:	e3a01087 	mov	r1, #135	; 0x87
 1005000:	e3400101 	movt	r0, #257	; 0x101
 1005004:	eb0006ed 	bl	1006bc0 <Xil_Assert>
 1005008:	e3a03001 	mov	r3, #1
 100500c:	e5843000 	str	r3, [r4]
}
 1005010:	e28dd00c 	add	sp, sp, #12
 1005014:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005018:	e30108e4 	movw	r0, #6372	; 0x18e4
 100501c:	e3a01086 	mov	r1, #134	; 0x86
 1005020:	e3400101 	movt	r0, #257	; 0x101
 1005024:	eb0006e5 	bl	1006bc0 <Xil_Assert>
 1005028:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 100502c:	e3a02001 	mov	r2, #1
 1005030:	e3403101 	movt	r3, #257	; 0x101
 1005034:	e5832000 	str	r2, [r3]
 1005038:	eaffffe4 	b	1004fd0 <XGpioPs_IntrEnablePin+0x70>

0100503c <XGpioPs_IntrDisable>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrDisable(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 100503c:	e3500000 	cmp	r0, #0
{
 1005040:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1005044:	0a00001e 	beq	10050c4 <XGpioPs_IntrDisable+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005048:	e590c008 	ldr	ip, [r0, #8]
 100504c:	e3013111 	movw	r3, #4369	; 0x1111
 1005050:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005054:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 1005058:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100505c:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1005060:	e3a03000 	mov	r3, #0
 1005064:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005068:	1a000007 	bne	100508c <XGpioPs_IntrDisable+0x50>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 100506c:	e5d0301c 	ldrb	r3, [r0, #28]
 1005070:	e1530001 	cmp	r3, r1
 1005074:	9a00000b 	bls	10050a8 <XGpioPs_IntrDisable+0x6c>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005078:	e5900004 	ldr	r0, [r0, #4]
 100507c:	e3a03f85 	mov	r3, #532	; 0x214
 1005080:	e0831301 	add	r1, r3, r1, lsl #6
 1005084:	e7812000 	str	r2, [r1, r0]
 1005088:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100508c:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005090:	e3a010ac 	mov	r1, #172	; 0xac
 1005094:	e3400101 	movt	r0, #257	; 0x101
 1005098:	eb0006c8 	bl	1006bc0 <Xil_Assert>
 100509c:	e3a03001 	mov	r3, #1
 10050a0:	e5843000 	str	r3, [r4]
 10050a4:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10050a8:	e30108e4 	movw	r0, #6372	; 0x18e4
 10050ac:	e3a010ad 	mov	r1, #173	; 0xad
 10050b0:	e3400101 	movt	r0, #257	; 0x101
 10050b4:	eb0006c1 	bl	1006bc0 <Xil_Assert>
 10050b8:	e3a03001 	mov	r3, #1
 10050bc:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTDIS_OFFSET, Mask);
}
 10050c0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10050c4:	e30108e4 	movw	r0, #6372	; 0x18e4
 10050c8:	e3a010ab 	mov	r1, #171	; 0xab
 10050cc:	e3400101 	movt	r0, #257	; 0x101
 10050d0:	eb0006ba 	bl	1006bc0 <Xil_Assert>
 10050d4:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10050d8:	e3a02001 	mov	r2, #1
 10050dc:	e3403101 	movt	r3, #257	; 0x101
 10050e0:	e5832000 	str	r2, [r3]
 10050e4:	e8bd8010 	pop	{r4, pc}

010050e8 <XGpioPs_IntrDisablePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrDisablePin(const XGpioPs *InstancePtr, u32 Pin)
{
 10050e8:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 10050ec:	e2505000 	subs	r5, r0, #0
{
 10050f0:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 10050f4:	0a000029 	beq	10051a0 <XGpioPs_IntrDisablePin+0xb8>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10050f8:	e5950008 	ldr	r0, [r5, #8]
 10050fc:	e3013111 	movw	r3, #4369	; 0x1111
 1005100:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005104:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 1005108:	e3404101 	movt	r4, #257	; 0x101
 100510c:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005110:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1005114:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005118:	1a000018 	bne	1005180 <XGpioPs_IntrDisablePin+0x98>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 100511c:	e5953018 	ldr	r3, [r5, #24]
 1005120:	e1530001 	cmp	r3, r1
 1005124:	9a00000d 	bls	1005160 <XGpioPs_IntrDisablePin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1005128:	e6ef0071 	uxtb	r0, r1
 100512c:	e28d2007 	add	r2, sp, #7
 1005130:	e28d1006 	add	r1, sp, #6
 1005134:	ebfffd89 	bl	1004760 <XGpioPs_GetBankPin>
#endif

	IntrReg = ((u32)1 << (u32)PinNumber);
 1005138:	e5ddc007 	ldrb	ip, [sp, #7]
 100513c:	e3a02001 	mov	r2, #1
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005140:	e5dd0006 	ldrb	r0, [sp, #6]
 1005144:	e3a03f85 	mov	r3, #532	; 0x214
 1005148:	e5951004 	ldr	r1, [r5, #4]
	IntrReg = ((u32)1 << (u32)PinNumber);
 100514c:	e1a02c12 	lsl	r2, r2, ip
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005150:	e0833300 	add	r3, r3, r0, lsl #6
 1005154:	e7832001 	str	r2, [r3, r1]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTDIS_OFFSET, IntrReg);
}
 1005158:	e28dd00c 	add	sp, sp, #12
 100515c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1005160:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005164:	e3a010d1 	mov	r1, #209	; 0xd1
 1005168:	e3400101 	movt	r0, #257	; 0x101
 100516c:	eb000693 	bl	1006bc0 <Xil_Assert>
 1005170:	e3a03001 	mov	r3, #1
 1005174:	e5843000 	str	r3, [r4]
}
 1005178:	e28dd00c 	add	sp, sp, #12
 100517c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005180:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005184:	e3a010d0 	mov	r1, #208	; 0xd0
 1005188:	e3400101 	movt	r0, #257	; 0x101
 100518c:	eb00068b 	bl	1006bc0 <Xil_Assert>
 1005190:	e3a03001 	mov	r3, #1
 1005194:	e5843000 	str	r3, [r4]
}
 1005198:	e28dd00c 	add	sp, sp, #12
 100519c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10051a0:	e30108e4 	movw	r0, #6372	; 0x18e4
 10051a4:	e3a010cf 	mov	r1, #207	; 0xcf
 10051a8:	e3400101 	movt	r0, #257	; 0x101
 10051ac:	eb000683 	bl	1006bc0 <Xil_Assert>
 10051b0:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10051b4:	e3a02001 	mov	r2, #1
 10051b8:	e3403101 	movt	r3, #257	; 0x101
 10051bc:	e5832000 	str	r2, [r3]
 10051c0:	eaffffe4 	b	1005158 <XGpioPs_IntrDisablePin+0x70>

010051c4 <XGpioPs_IntrGetEnabled>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetEnabled(const XGpioPs *InstancePtr, u8 Bank)
{
 10051c4:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrMask;

	Xil_AssertNonvoid(InstancePtr != NULL);
 10051c8:	e2506000 	subs	r6, r0, #0
 10051cc:	0a000021 	beq	1005258 <XGpioPs_IntrGetEnabled+0x94>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10051d0:	e5962008 	ldr	r2, [r6, #8]
 10051d4:	e3013111 	movw	r3, #4369	; 0x1111
 10051d8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10051dc:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 10051e0:	e3405101 	movt	r5, #257	; 0x101
 10051e4:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10051e8:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10051ec:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10051f0:	1a000008 	bne	1005218 <XGpioPs_IntrGetEnabled+0x54>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10051f4:	e5d6301c 	ldrb	r3, [r6, #28]
 10051f8:	e1530001 	cmp	r3, r1
 10051fc:	9a00000d 	bls	1005238 <XGpioPs_IntrGetEnabled+0x74>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	IntrMask = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005200:	e5962004 	ldr	r2, [r6, #4]
 1005204:	e3a03f83 	mov	r3, #524	; 0x20c
 1005208:	e0831301 	add	r1, r3, r1, lsl #6
	return *(volatile u32 *) Addr;
 100520c:	e7914002 	ldr	r4, [r1, r2]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTMASK_OFFSET);
	return (~IntrMask);
 1005210:	e1e00004 	mvn	r0, r4
 1005214:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005218:	e30108e4 	movw	r0, #6372	; 0x18e4
 100521c:	e3a010f6 	mov	r1, #246	; 0xf6
 1005220:	e3400101 	movt	r0, #257	; 0x101
 1005224:	eb000665 	bl	1006bc0 <Xil_Assert>
 1005228:	e3a03001 	mov	r3, #1
 100522c:	e1a00004 	mov	r0, r4
 1005230:	e5853000 	str	r3, [r5]
 1005234:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1005238:	e30108e4 	movw	r0, #6372	; 0x18e4
 100523c:	e3a010f7 	mov	r1, #247	; 0xf7
 1005240:	e3400101 	movt	r0, #257	; 0x101
 1005244:	eb00065d 	bl	1006bc0 <Xil_Assert>
 1005248:	e3a03001 	mov	r3, #1
 100524c:	e1a00004 	mov	r0, r4
 1005250:	e5853000 	str	r3, [r5]
}
 1005254:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005258:	e30108e4 	movw	r0, #6372	; 0x18e4
 100525c:	e3a010f5 	mov	r1, #245	; 0xf5
 1005260:	e3400101 	movt	r0, #257	; 0x101
 1005264:	eb000655 	bl	1006bc0 <Xil_Assert>
 1005268:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 100526c:	e3a02001 	mov	r2, #1
 1005270:	e3403101 	movt	r3, #257	; 0x101
 1005274:	e1a00006 	mov	r0, r6
 1005278:	e5832000 	str	r2, [r3]
 100527c:	e8bd8070 	pop	{r4, r5, r6, pc}

01005280 <XGpioPs_IntrGetEnabledPin>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetEnabledPin(const XGpioPs *InstancePtr, u32 Pin)
{
 1005280:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1005284:	e2506000 	subs	r6, r0, #0
{
 1005288:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 100528c:	0a00002b 	beq	1005340 <XGpioPs_IntrGetEnabledPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005290:	e5962008 	ldr	r2, [r6, #8]
 1005294:	e3013111 	movw	r3, #4369	; 0x1111
 1005298:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 100529c:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 10052a0:	e3405101 	movt	r5, #257	; 0x101
 10052a4:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10052a8:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10052ac:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10052b0:	1a000019 	bne	100531c <XGpioPs_IntrGetEnabledPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10052b4:	e5963018 	ldr	r3, [r6, #24]
 10052b8:	e1530001 	cmp	r3, r1
 10052bc:	9a00000d 	bls	10052f8 <XGpioPs_IntrGetEnabledPin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10052c0:	e6ef0071 	uxtb	r0, r1
 10052c4:	e28d2007 	add	r2, sp, #7
 10052c8:	e28d1006 	add	r1, sp, #6
 10052cc:	ebfffd23 	bl	1004760 <XGpioPs_GetBankPin>
#endif

	IntrReg  = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10052d0:	e5dd1006 	ldrb	r1, [sp, #6]
 10052d4:	e3a03f83 	mov	r3, #524	; 0x20c
 10052d8:	e5962004 	ldr	r2, [r6, #4]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTMASK_OFFSET);

	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? FALSE : TRUE);
 10052dc:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrReg  = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10052e0:	e0833301 	add	r3, r3, r1, lsl #6
 10052e4:	e7930002 	ldr	r0, [r3, r2]
	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? FALSE : TRUE);
 10052e8:	e1e04430 	mvn	r4, r0, lsr r4
 10052ec:	e2040001 	and	r0, r4, #1
}
 10052f0:	e28dd008 	add	sp, sp, #8
 10052f4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 10052f8:	e30108e4 	movw	r0, #6372	; 0x18e4
 10052fc:	e300111f 	movw	r1, #287	; 0x11f
 1005300:	e3400101 	movt	r0, #257	; 0x101
 1005304:	eb00062d 	bl	1006bc0 <Xil_Assert>
 1005308:	e3a03001 	mov	r3, #1
 100530c:	e1a00004 	mov	r0, r4
 1005310:	e5853000 	str	r3, [r5]
}
 1005314:	e28dd008 	add	sp, sp, #8
 1005318:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100531c:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005320:	e300111e 	movw	r1, #286	; 0x11e
 1005324:	e3400101 	movt	r0, #257	; 0x101
 1005328:	eb000624 	bl	1006bc0 <Xil_Assert>
 100532c:	e3a03001 	mov	r3, #1
 1005330:	e1a00004 	mov	r0, r4
 1005334:	e5853000 	str	r3, [r5]
}
 1005338:	e28dd008 	add	sp, sp, #8
 100533c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005340:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005344:	e300111d 	movw	r1, #285	; 0x11d
 1005348:	e3400101 	movt	r0, #257	; 0x101
 100534c:	eb00061b 	bl	1006bc0 <Xil_Assert>
 1005350:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005354:	e3a02001 	mov	r2, #1
 1005358:	e3403101 	movt	r3, #257	; 0x101
 100535c:	e1a00006 	mov	r0, r6
 1005360:	e5832000 	str	r2, [r3]
 1005364:	eaffffe1 	b	10052f0 <XGpioPs_IntrGetEnabledPin+0x70>

01005368 <XGpioPs_IntrGetStatus>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetStatus(const XGpioPs *InstancePtr, u8 Bank)
{
 1005368:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 100536c:	e2506000 	subs	r6, r0, #0
 1005370:	0a000020 	beq	10053f8 <XGpioPs_IntrGetStatus+0x90>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005374:	e5962008 	ldr	r2, [r6, #8]
 1005378:	e3013111 	movw	r3, #4369	; 0x1111
 100537c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005380:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 1005384:	e3405101 	movt	r5, #257	; 0x101
 1005388:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100538c:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005390:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005394:	1a000007 	bne	10053b8 <XGpioPs_IntrGetStatus+0x50>
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 1005398:	e5d6301c 	ldrb	r3, [r6, #28]
 100539c:	e1530001 	cmp	r3, r1
 10053a0:	9a00000c 	bls	10053d8 <XGpioPs_IntrGetStatus+0x70>
        } else {
                Xil_AssertNonvoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	return XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10053a4:	e5962004 	ldr	r2, [r6, #4]
 10053a8:	e3a03f86 	mov	r3, #536	; 0x218
 10053ac:	e0831301 	add	r1, r3, r1, lsl #6
 10053b0:	e7910002 	ldr	r0, [r1, r2]
 10053b4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10053b8:	e30108e4 	movw	r0, #6372	; 0x18e4
 10053bc:	e3a01d05 	mov	r1, #320	; 0x140
 10053c0:	e3400101 	movt	r0, #257	; 0x101
 10053c4:	eb0005fd 	bl	1006bc0 <Xil_Assert>
 10053c8:	e3a03001 	mov	r3, #1
 10053cc:	e1a00004 	mov	r0, r4
 10053d0:	e5853000 	str	r3, [r5]
 10053d4:	e8bd8070 	pop	{r4, r5, r6, pc}
        Xil_AssertNonvoid(Bank < InstancePtr->MaxBanks);
 10053d8:	e30108e4 	movw	r0, #6372	; 0x18e4
 10053dc:	e3001141 	movw	r1, #321	; 0x141
 10053e0:	e3400101 	movt	r0, #257	; 0x101
 10053e4:	eb0005f5 	bl	1006bc0 <Xil_Assert>
 10053e8:	e3a03001 	mov	r3, #1
 10053ec:	e1a00004 	mov	r0, r4
 10053f0:	e5853000 	str	r3, [r5]
				((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				XGPIOPS_INTSTS_OFFSET);
}
 10053f4:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10053f8:	e30108e4 	movw	r0, #6372	; 0x18e4
 10053fc:	e300113f 	movw	r1, #319	; 0x13f
 1005400:	e3400101 	movt	r0, #257	; 0x101
 1005404:	eb0005ed 	bl	1006bc0 <Xil_Assert>
 1005408:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 100540c:	e3a02001 	mov	r2, #1
 1005410:	e3403101 	movt	r3, #257	; 0x101
 1005414:	e1a00006 	mov	r0, r6
 1005418:	e5832000 	str	r2, [r3]
 100541c:	e8bd8070 	pop	{r4, r5, r6, pc}

01005420 <XGpioPs_IntrGetStatusPin>:
*
* @note		None.
*
*****************************************************************************/
u32 XGpioPs_IntrGetStatusPin(const XGpioPs *InstancePtr, u32 Pin)
{
 1005420:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertNonvoid(InstancePtr != NULL);
 1005424:	e2506000 	subs	r6, r0, #0
{
 1005428:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 100542c:	0a00002b 	beq	10054e0 <XGpioPs_IntrGetStatusPin+0xc0>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005430:	e5962008 	ldr	r2, [r6, #8]
 1005434:	e3013111 	movw	r3, #4369	; 0x1111
 1005438:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 100543c:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 1005440:	e3405101 	movt	r5, #257	; 0x101
 1005444:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005448:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 100544c:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005450:	1a000019 	bne	10054bc <XGpioPs_IntrGetStatusPin+0x9c>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1005454:	e5963018 	ldr	r3, [r6, #24]
 1005458:	e1530001 	cmp	r3, r1
 100545c:	9a00000d 	bls	1005498 <XGpioPs_IntrGetStatusPin+0x78>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1005460:	e6ef0071 	uxtb	r0, r1
 1005464:	e28d2007 	add	r2, sp, #7
 1005468:	e28d1006 	add	r1, sp, #6
 100546c:	ebfffcbb 	bl	1004760 <XGpioPs_GetBankPin>
#endif

	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005470:	e5dd1006 	ldrb	r1, [sp, #6]
 1005474:	e3a03f86 	mov	r3, #536	; 0x218
 1005478:	e5962004 	ldr	r2, [r6, #4]
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTSTS_OFFSET);

	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? TRUE : FALSE);
 100547c:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005480:	e0833301 	add	r3, r3, r1, lsl #6
 1005484:	e7930002 	ldr	r0, [r3, r2]
	return (((IntrReg & ((u32)1 << PinNumber)) != (u32)0)? TRUE : FALSE);
 1005488:	e1a04430 	lsr	r4, r0, r4
 100548c:	e2040001 	and	r0, r4, #1
}
 1005490:	e28dd008 	add	sp, sp, #8
 1005494:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1005498:	e30108e4 	movw	r0, #6372	; 0x18e4
 100549c:	e3a01f5a 	mov	r1, #360	; 0x168
 10054a0:	e3400101 	movt	r0, #257	; 0x101
 10054a4:	eb0005c5 	bl	1006bc0 <Xil_Assert>
 10054a8:	e3a03001 	mov	r3, #1
 10054ac:	e1a00004 	mov	r0, r4
 10054b0:	e5853000 	str	r3, [r5]
}
 10054b4:	e28dd008 	add	sp, sp, #8
 10054b8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10054bc:	e30108e4 	movw	r0, #6372	; 0x18e4
 10054c0:	e3001167 	movw	r1, #359	; 0x167
 10054c4:	e3400101 	movt	r0, #257	; 0x101
 10054c8:	eb0005bc 	bl	1006bc0 <Xil_Assert>
 10054cc:	e3a03001 	mov	r3, #1
 10054d0:	e1a00004 	mov	r0, r4
 10054d4:	e5853000 	str	r3, [r5]
}
 10054d8:	e28dd008 	add	sp, sp, #8
 10054dc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 10054e0:	e30108e4 	movw	r0, #6372	; 0x18e4
 10054e4:	e3001166 	movw	r1, #358	; 0x166
 10054e8:	e3400101 	movt	r0, #257	; 0x101
 10054ec:	eb0005b3 	bl	1006bc0 <Xil_Assert>
 10054f0:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10054f4:	e3a02001 	mov	r2, #1
 10054f8:	e3403101 	movt	r3, #257	; 0x101
 10054fc:	e1a00006 	mov	r0, r6
 1005500:	e5832000 	str	r2, [r3]
 1005504:	eaffffe1 	b	1005490 <XGpioPs_IntrGetStatusPin+0x70>

01005508 <XGpioPs_IntrClear>:
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrClear(const XGpioPs *InstancePtr, u8 Bank, u32 Mask)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1005508:	e3500000 	cmp	r0, #0
{
 100550c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1005510:	0a00001e 	beq	1005590 <XGpioPs_IntrClear+0x88>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005514:	e590c008 	ldr	ip, [r0, #8]
 1005518:	e3013111 	movw	r3, #4369	; 0x1111
 100551c:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005520:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 1005524:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005528:	e15c0003 	cmp	ip, r3
	Xil_AssertVoid(InstancePtr != NULL);
 100552c:	e3a03000 	mov	r3, #0
 1005530:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005534:	1a000007 	bne	1005558 <XGpioPs_IntrClear+0x50>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1005538:	e5d0301c 	ldrb	r3, [r0, #28]
 100553c:	e1530001 	cmp	r3, r1
 1005540:	9a00000b 	bls	1005574 <XGpioPs_IntrClear+0x6c>
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	/* Clear the currently pending interrupts. */
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005544:	e5900004 	ldr	r0, [r0, #4]
 1005548:	e3a03f86 	mov	r3, #536	; 0x218
 100554c:	e0831301 	add	r1, r3, r1, lsl #6
	*LocalAddr = Value;
 1005550:	e7812000 	str	r2, [r1, r0]
 1005554:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005558:	e30108e4 	movw	r0, #6372	; 0x18e4
 100555c:	e3a01f63 	mov	r1, #396	; 0x18c
 1005560:	e3400101 	movt	r0, #257	; 0x101
 1005564:	eb000595 	bl	1006bc0 <Xil_Assert>
 1005568:	e3a03001 	mov	r3, #1
 100556c:	e5843000 	str	r3, [r4]
 1005570:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 1005574:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005578:	e300118d 	movw	r1, #397	; 0x18d
 100557c:	e3400101 	movt	r0, #257	; 0x101
 1005580:	eb00058e 	bl	1006bc0 <Xil_Assert>
 1005584:	e3a03001 	mov	r3, #1
 1005588:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTSTS_OFFSET, Mask);
}
 100558c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005590:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005594:	e300118b 	movw	r1, #395	; 0x18b
 1005598:	e3400101 	movt	r0, #257	; 0x101
 100559c:	eb000587 	bl	1006bc0 <Xil_Assert>
 10055a0:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10055a4:	e3a02001 	mov	r2, #1
 10055a8:	e3403101 	movt	r3, #257	; 0x101
 10055ac:	e5832000 	str	r2, [r3]
 10055b0:	e8bd8010 	pop	{r4, pc}

010055b4 <XGpioPs_IntrClearPin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_IntrClearPin(const XGpioPs *InstancePtr, u32 Pin)
{
 10055b4:	e92d4030 	push	{r4, r5, lr}
	u8 Bank;
	u8 PinNumber;
	u32 IntrReg;

	Xil_AssertVoid(InstancePtr != NULL);
 10055b8:	e2505000 	subs	r5, r0, #0
{
 10055bc:	e24dd00c 	sub	sp, sp, #12
	Xil_AssertVoid(InstancePtr != NULL);
 10055c0:	0a00002a 	beq	1005670 <XGpioPs_IntrClearPin+0xbc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10055c4:	e5950008 	ldr	r0, [r5, #8]
 10055c8:	e3013111 	movw	r3, #4369	; 0x1111
 10055cc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10055d0:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 10055d4:	e3404101 	movt	r4, #257	; 0x101
 10055d8:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10055dc:	e1500003 	cmp	r0, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10055e0:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10055e4:	1a000019 	bne	1005650 <XGpioPs_IntrClearPin+0x9c>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10055e8:	e5953018 	ldr	r3, [r5, #24]
 10055ec:	e1530001 	cmp	r3, r1
 10055f0:	9a00000e 	bls	1005630 <XGpioPs_IntrClearPin+0x7c>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 10055f4:	e6ef0071 	uxtb	r0, r1
 10055f8:	e28d2007 	add	r2, sp, #7
 10055fc:	e28d1006 	add	r1, sp, #6
 1005600:	ebfffc56 	bl	1004760 <XGpioPs_GetBankPin>
#endif

	/* Clear the specified pending interrupts. */
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005604:	e5dd2006 	ldrb	r2, [sp, #6]
 1005608:	e3a03f86 	mov	r3, #536	; 0x218
 100560c:	e5951004 	ldr	r1, [r5, #4]
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTSTS_OFFSET);

	IntrReg &= ((u32)1 << PinNumber);
 1005610:	e3a0c001 	mov	ip, #1
 1005614:	e5dd0007 	ldrb	r0, [sp, #7]
	IntrReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005618:	e0833302 	add	r3, r3, r2, lsl #6
	return *(volatile u32 *) Addr;
 100561c:	e7932001 	ldr	r2, [r3, r1]
	IntrReg &= ((u32)1 << PinNumber);
 1005620:	e002201c 	and	r2, r2, ip, lsl r0
	*LocalAddr = Value;
 1005624:	e7832001 	str	r2, [r3, r1]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTSTS_OFFSET, IntrReg);
}
 1005628:	e28dd00c 	add	sp, sp, #12
 100562c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1005630:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005634:	e30011b1 	movw	r1, #433	; 0x1b1
 1005638:	e3400101 	movt	r0, #257	; 0x101
 100563c:	eb00055f 	bl	1006bc0 <Xil_Assert>
 1005640:	e3a03001 	mov	r3, #1
 1005644:	e5843000 	str	r3, [r4]
}
 1005648:	e28dd00c 	add	sp, sp, #12
 100564c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005650:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005654:	e3a01e1b 	mov	r1, #432	; 0x1b0
 1005658:	e3400101 	movt	r0, #257	; 0x101
 100565c:	eb000557 	bl	1006bc0 <Xil_Assert>
 1005660:	e3a03001 	mov	r3, #1
 1005664:	e5843000 	str	r3, [r4]
}
 1005668:	e28dd00c 	add	sp, sp, #12
 100566c:	e8bd8030 	pop	{r4, r5, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005670:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005674:	e30011af 	movw	r1, #431	; 0x1af
 1005678:	e3400101 	movt	r0, #257	; 0x101
 100567c:	eb00054f 	bl	1006bc0 <Xil_Assert>
 1005680:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005684:	e3a02001 	mov	r2, #1
 1005688:	e3403101 	movt	r3, #257	; 0x101
 100568c:	e5832000 	str	r2, [r3]
 1005690:	eaffffe4 	b	1005628 <XGpioPs_IntrClearPin+0x74>

01005694 <XGpioPs_SetIntrType>:
*
*****************************************************************************/
void XGpioPs_SetIntrType(const XGpioPs *InstancePtr, u8 Bank, u32 IntrType,
			  u32 IntrPolarity, u32 IntrOnAny)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1005694:	e3500000 	cmp	r0, #0
{
 1005698:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 100569c:	0a000025 	beq	1005738 <XGpioPs_SetIntrType+0xa4>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10056a0:	e590e008 	ldr	lr, [r0, #8]
 10056a4:	e301c111 	movw	ip, #4369	; 0x1111
 10056a8:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10056ac:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 10056b0:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10056b4:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 10056b8:	e3a0c000 	mov	ip, #0
 10056bc:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10056c0:	1a00000e 	bne	1005700 <XGpioPs_SetIntrType+0x6c>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10056c4:	e5d0c01c 	ldrb	ip, [r0, #28]
 10056c8:	e15c0001 	cmp	ip, r1
 10056cc:	9a000012 	bls	100571c <XGpioPs_SetIntrType+0x88>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10056d0:	e1a01301 	lsl	r1, r1, #6
 10056d4:	e590e004 	ldr	lr, [r0, #4]
 10056d8:	e2814f87 	add	r4, r1, #540	; 0x21c
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTTYPE_OFFSET, IntrType);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10056dc:	e281ce22 	add	ip, r1, #544	; 0x220
 10056e0:	e784200e 	str	r2, [r4, lr]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTPOL_OFFSET, IntrPolarity);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10056e4:	e2811f89 	add	r1, r1, #548	; 0x224
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10056e8:	e5902004 	ldr	r2, [r0, #4]
 10056ec:	e78c3002 	str	r3, [ip, r2]
 10056f0:	e59d2008 	ldr	r2, [sp, #8]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 10056f4:	e5903004 	ldr	r3, [r0, #4]
 10056f8:	e7812003 	str	r2, [r1, r3]
 10056fc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005700:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005704:	e30011e5 	movw	r1, #485	; 0x1e5
 1005708:	e3400101 	movt	r0, #257	; 0x101
 100570c:	eb00052b 	bl	1006bc0 <Xil_Assert>
 1005710:	e3a03001 	mov	r3, #1
 1005714:	e5843000 	str	r3, [r4]
 1005718:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 100571c:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005720:	e30011e6 	movw	r1, #486	; 0x1e6
 1005724:	e3400101 	movt	r0, #257	; 0x101
 1005728:	eb000524 	bl	1006bc0 <Xil_Assert>
 100572c:	e3a03001 	mov	r3, #1
 1005730:	e5843000 	str	r3, [r4]
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTANY_OFFSET, IntrOnAny);
}
 1005734:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005738:	e30108e4 	movw	r0, #6372	; 0x18e4
 100573c:	e3a01f79 	mov	r1, #484	; 0x1e4
 1005740:	e3400101 	movt	r0, #257	; 0x101
 1005744:	eb00051d 	bl	1006bc0 <Xil_Assert>
 1005748:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 100574c:	e3a02001 	mov	r2, #1
 1005750:	e3403101 	movt	r3, #257	; 0x101
 1005754:	e5832000 	str	r2, [r3]
 1005758:	e8bd8010 	pop	{r4, pc}

0100575c <XGpioPs_GetIntrType>:
*****************************************************************************/
void XGpioPs_GetIntrType(const XGpioPs *InstancePtr, u8 Bank, u32 *IntrType,
			  u32 *IntrPolarity, u32 *IntrOnAny)

{
	Xil_AssertVoid(InstancePtr != NULL);
 100575c:	e3500000 	cmp	r0, #0
{
 1005760:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1005764:	0a000028 	beq	100580c <XGpioPs_GetIntrType+0xb0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005768:	e590e008 	ldr	lr, [r0, #8]
 100576c:	e301c111 	movw	ip, #4369	; 0x1111
 1005770:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005774:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 1005778:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100577c:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1005780:	e3a0c000 	mov	ip, #0
 1005784:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005788:	1a000011 	bne	10057d4 <XGpioPs_GetIntrType+0x78>
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 100578c:	e5d0c01c 	ldrb	ip, [r0, #28]
 1005790:	e15c0001 	cmp	ip, r1
 1005794:	9a000015 	bls	10057f0 <XGpioPs_GetIntrType+0x94>
        } else {
                Xil_AssertVoid((Bank !=XGPIOPS_ONE) && (Bank !=XGPIOPS_TWO));
        }
#endif

	*IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005798:	e590e004 	ldr	lr, [r0, #4]
 100579c:	e1a01301 	lsl	r1, r1, #6
 10057a0:	e2814f87 	add	r4, r1, #540	; 0x21c
				     ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				     XGPIOPS_INTTYPE_OFFSET);

	*IntrPolarity = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10057a4:	e281ce22 	add	ip, r1, #544	; 0x220
	return *(volatile u32 *) Addr;
 10057a8:	e794e00e 	ldr	lr, [r4, lr]
					 ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
					 XGPIOPS_INTPOL_OFFSET);

	*IntrOnAny = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10057ac:	e2811f89 	add	r1, r1, #548	; 0x224
	*IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10057b0:	e582e000 	str	lr, [r2]
	*IntrPolarity = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10057b4:	e5902004 	ldr	r2, [r0, #4]
 10057b8:	e79c2002 	ldr	r2, [ip, r2]
 10057bc:	e5832000 	str	r2, [r3]
	*IntrOnAny = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10057c0:	e5903004 	ldr	r3, [r0, #4]
 10057c4:	e59d2008 	ldr	r2, [sp, #8]
 10057c8:	e7913003 	ldr	r3, [r1, r3]
 10057cc:	e5823000 	str	r3, [r2]
 10057d0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10057d4:	e30108e4 	movw	r0, #6372	; 0x18e4
 10057d8:	e3001219 	movw	r1, #537	; 0x219
 10057dc:	e3400101 	movt	r0, #257	; 0x101
 10057e0:	eb0004f6 	bl	1006bc0 <Xil_Assert>
 10057e4:	e3a03001 	mov	r3, #1
 10057e8:	e5843000 	str	r3, [r4]
 10057ec:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Bank < InstancePtr->MaxBanks);
 10057f0:	e30108e4 	movw	r0, #6372	; 0x18e4
 10057f4:	e300121a 	movw	r1, #538	; 0x21a
 10057f8:	e3400101 	movt	r0, #257	; 0x101
 10057fc:	eb0004ef 	bl	1006bc0 <Xil_Assert>
 1005800:	e3a03001 	mov	r3, #1
 1005804:	e5843000 	str	r3, [r4]
				      ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				      XGPIOPS_INTANY_OFFSET);
}
 1005808:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100580c:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005810:	e3a01f86 	mov	r1, #536	; 0x218
 1005814:	e3400101 	movt	r0, #257	; 0x101
 1005818:	eb0004e8 	bl	1006bc0 <Xil_Assert>
 100581c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005820:	e3a02001 	mov	r2, #1
 1005824:	e3403101 	movt	r3, #257	; 0x101
 1005828:	e5832000 	str	r2, [r3]
 100582c:	e8bd8010 	pop	{r4, pc}

01005830 <XGpioPs_SetIntrTypePin>:
*
* @note		None.
*
*****************************************************************************/
void XGpioPs_SetIntrTypePin(const XGpioPs *InstancePtr, u32 Pin, u8 IrqType)
{
 1005830:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrPolReg;
	u32 IntrOnAnyReg;
	u8 Bank;
	u8 PinNumber;

	Xil_AssertVoid(InstancePtr != NULL);
 1005834:	e2505000 	subs	r5, r0, #0
{
 1005838:	e24dd008 	sub	sp, sp, #8
	Xil_AssertVoid(InstancePtr != NULL);
 100583c:	0a000055 	beq	1005998 <XGpioPs_SetIntrTypePin+0x168>
 1005840:	e1a06002 	mov	r6, r2
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005844:	e5952008 	ldr	r2, [r5, #8]
 1005848:	e3013111 	movw	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 100584c:	e3094bf8 	movw	r4, #39928	; 0x9bf8
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005850:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005854:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005858:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 100585c:	e3a03000 	mov	r3, #0
 1005860:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005864:	1a000019 	bne	10058d0 <XGpioPs_SetIntrTypePin+0xa0>
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 1005868:	e5953018 	ldr	r3, [r5, #24]
 100586c:	e1530001 	cmp	r3, r1
 1005870:	9a00001e 	bls	10058f0 <XGpioPs_SetIntrTypePin+0xc0>
	Xil_AssertVoid(IrqType <= XGPIOPS_IRQ_TYPE_LEVEL_LOW);
 1005874:	e3560004 	cmp	r6, #4
 1005878:	8a00003e 	bhi	1005978 <XGpioPs_SetIntrTypePin+0x148>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 100587c:	e6ef0071 	uxtb	r0, r1
 1005880:	e28d2007 	add	r2, sp, #7
 1005884:	e28d1006 	add	r1, sp, #6
 1005888:	ebfffbb4 	bl	1004760 <XGpioPs_GetBankPin>
#endif

	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 100588c:	e5dd3006 	ldrb	r3, [sp, #6]

	IntrOnAnyReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
					((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
					XGPIOPS_INTANY_OFFSET);

	switch (IrqType) {
 1005890:	e2466001 	sub	r6, r6, #1
	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005894:	e5952004 	ldr	r2, [r5, #4]
		case XGPIOPS_IRQ_TYPE_LEVEL_HIGH:
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
			break;
		case XGPIOPS_IRQ_TYPE_LEVEL_LOW:
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 1005898:	e3a0e001 	mov	lr, #1
 100589c:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrTypeReg = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 10058a0:	e1a03303 	lsl	r3, r3, #6
 10058a4:	e0832002 	add	r2, r3, r2
 10058a8:	e592121c 	ldr	r1, [r2, #540]	; 0x21c
 10058ac:	e5920220 	ldr	r0, [r2, #544]	; 0x220
 10058b0:	e592c224 	ldr	ip, [r2, #548]	; 0x224
	switch (IrqType) {
 10058b4:	e3560003 	cmp	r6, #3
 10058b8:	979ff106 	ldrls	pc, [pc, r6, lsl #2]
 10058bc:	ea00003e 	b	10059bc <XGpioPs_SetIntrTypePin+0x18c>
 10058c0:	01005950 	.word	0x01005950
 10058c4:	01005940 	.word	0x01005940
 10058c8:	01005910 	.word	0x01005910
 10058cc:	01005968 	.word	0x01005968
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10058d0:	e30108e4 	movw	r0, #6372	; 0x18e4
 10058d4:	e3001249 	movw	r1, #585	; 0x249
 10058d8:	e3400101 	movt	r0, #257	; 0x101
 10058dc:	eb0004b7 	bl	1006bc0 <Xil_Assert>
 10058e0:	e3a03001 	mov	r3, #1
 10058e4:	e5843000 	str	r3, [r4]
			  XGPIOPS_INTPOL_OFFSET, IntrPolReg);

	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
			  ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
			  XGPIOPS_INTANY_OFFSET, IntrOnAnyReg);
}
 10058e8:	e28dd008 	add	sp, sp, #8
 10058ec:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Pin < InstancePtr->MaxPinNum);
 10058f0:	e30108e4 	movw	r0, #6372	; 0x18e4
 10058f4:	e300124a 	movw	r1, #586	; 0x24a
 10058f8:	e3400101 	movt	r0, #257	; 0x101
 10058fc:	eb0004af 	bl	1006bc0 <Xil_Assert>
 1005900:	e3a03001 	mov	r3, #1
 1005904:	e5843000 	str	r3, [r4]
}
 1005908:	e28dd008 	add	sp, sp, #8
 100590c:	e8bd8070 	pop	{r4, r5, r6, pc}
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 1005910:	e1a0e41e 	lsl	lr, lr, r4
 1005914:	e1c1100e 	bic	r1, r1, lr
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
 1005918:	e180000e 	orr	r0, r0, lr
	*LocalAddr = Value;
 100591c:	e582121c 	str	r1, [r2, #540]	; 0x21c
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005920:	e2831e22 	add	r1, r3, #544	; 0x220
 1005924:	e5952004 	ldr	r2, [r5, #4]
	XGpioPs_WriteReg(InstancePtr->GpioConfig.BaseAddr,
 1005928:	e2833f89 	add	r3, r3, #548	; 0x224
 100592c:	e7810002 	str	r0, [r1, r2]
 1005930:	e5952004 	ldr	r2, [r5, #4]
 1005934:	e783c002 	str	ip, [r3, r2]
}
 1005938:	e28dd008 	add	sp, sp, #8
 100593c:	e8bd8070 	pop	{r4, r5, r6, pc}
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1005940:	e1a0e41e 	lsl	lr, lr, r4
 1005944:	e18e1001 	orr	r1, lr, r1
			IntrOnAnyReg |= ((u32)1 << (u32)PinNumber);
 1005948:	e18cc00e 	orr	ip, ip, lr
			break;
 100594c:	eafffff2 	b	100591c <XGpioPs_SetIntrTypePin+0xec>
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1005950:	e1a0e41e 	lsl	lr, lr, r4
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1005954:	e1e0400e 	mvn	r4, lr
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 1005958:	e18e1001 	orr	r1, lr, r1
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 100595c:	e0000004 	and	r0, r0, r4
			IntrOnAnyReg &= ~((u32)1 << (u32)PinNumber);
 1005960:	e00cc004 	and	ip, ip, r4
			break;
 1005964:	eaffffec 	b	100591c <XGpioPs_SetIntrTypePin+0xec>
			IntrTypeReg &= ~((u32)1 << (u32)PinNumber);
 1005968:	e1e0e41e 	mvn	lr, lr, lsl r4
 100596c:	e001100e 	and	r1, r1, lr
			IntrPolReg &= ~((u32)1 << (u32)PinNumber);
 1005970:	e000000e 	and	r0, r0, lr
			break;
 1005974:	eaffffe8 	b	100591c <XGpioPs_SetIntrTypePin+0xec>
	Xil_AssertVoid(IrqType <= XGPIOPS_IRQ_TYPE_LEVEL_LOW);
 1005978:	e30108e4 	movw	r0, #6372	; 0x18e4
 100597c:	e300124b 	movw	r1, #587	; 0x24b
 1005980:	e3400101 	movt	r0, #257	; 0x101
 1005984:	eb00048d 	bl	1006bc0 <Xil_Assert>
 1005988:	e3a03001 	mov	r3, #1
 100598c:	e5843000 	str	r3, [r4]
}
 1005990:	e28dd008 	add	sp, sp, #8
 1005994:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005998:	e30108e4 	movw	r0, #6372	; 0x18e4
 100599c:	e3a01f92 	mov	r1, #584	; 0x248
 10059a0:	e3400101 	movt	r0, #257	; 0x101
 10059a4:	eb000485 	bl	1006bc0 <Xil_Assert>
 10059a8:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10059ac:	e3a02001 	mov	r2, #1
 10059b0:	e3403101 	movt	r3, #257	; 0x101
 10059b4:	e5832000 	str	r2, [r3]
 10059b8:	eaffffca 	b	10058e8 <XGpioPs_SetIntrTypePin+0xb8>
			IntrTypeReg |= ((u32)1 << (u32)PinNumber);
 10059bc:	e1a0e41e 	lsl	lr, lr, r4
 10059c0:	e18e1001 	orr	r1, lr, r1
			IntrPolReg |= ((u32)1 << (u32)PinNumber);
 10059c4:	e180000e 	orr	r0, r0, lr
			IntrOnAnyReg &= ~((u32)1 << (u32)PinNumber);
 10059c8:	e1ccc00e 	bic	ip, ip, lr
			break;
 10059cc:	eaffffd2 	b	100591c <XGpioPs_SetIntrTypePin+0xec>

010059d0 <XGpioPs_GetIntrTypePin>:
* @note		Use XGPIOPS_IRQ_TYPE_* defined in xgpiops.h for the IRQ type
*		returned by this function.
*
*****************************************************************************/
u8 XGpioPs_GetIntrTypePin(const XGpioPs *InstancePtr, u32 Pin)
{
 10059d0:	e92d4070 	push	{r4, r5, r6, lr}
	u32 IntrOnAny;
	u8 Bank;
	u8 PinNumber;
	u8 IrqType;

	Xil_AssertNonvoid(InstancePtr != NULL);
 10059d4:	e2506000 	subs	r6, r0, #0
{
 10059d8:	e24dd008 	sub	sp, sp, #8
	Xil_AssertNonvoid(InstancePtr != NULL);
 10059dc:	0a000034 	beq	1005ab4 <XGpioPs_GetIntrTypePin+0xe4>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10059e0:	e5962008 	ldr	r2, [r6, #8]
 10059e4:	e3013111 	movw	r3, #4369	; 0x1111
 10059e8:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 10059ec:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 10059f0:	e3405101 	movt	r5, #257	; 0x101
 10059f4:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10059f8:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 10059fc:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005a00:	1a00001e 	bne	1005a80 <XGpioPs_GetIntrTypePin+0xb0>
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1005a04:	e5963018 	ldr	r3, [r6, #24]
 1005a08:	e1530001 	cmp	r3, r1
 1005a0c:	9a000012 	bls	1005a5c <XGpioPs_GetIntrTypePin+0x8c>

	/* Get the Bank number and Pin number within the bank. */
#ifdef versal
	XGpioPs_GetBankPin(InstancePtr,(u8)Pin, &Bank, &PinNumber);
#else
	XGpioPs_GetBankPin((u8)Pin, &Bank, &PinNumber);
 1005a10:	e6ef0071 	uxtb	r0, r1
 1005a14:	e28d2007 	add	r2, sp, #7
 1005a18:	e28d1006 	add	r1, sp, #6
 1005a1c:	ebfffb4f 	bl	1004760 <XGpioPs_GetBankPin>
#endif

	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005a20:	e5dd2006 	ldrb	r2, [sp, #6]
				    ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1005a24:	e3a00001 	mov	r0, #1
	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005a28:	e5963004 	ldr	r3, [r6, #4]
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1005a2c:	e5dd4007 	ldrb	r4, [sp, #7]
	IntrType = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005a30:	e0833302 	add	r3, r3, r2, lsl #6
				    XGPIOPS_INTTYPE_OFFSET) & ((u32)1 << PinNumber);
 1005a34:	e1a04410 	lsl	r4, r0, r4
	return *(volatile u32 *) Addr;
 1005a38:	e593221c 	ldr	r2, [r3, #540]	; 0x21c

	if (IntrType == ((u32)1 << PinNumber)) {
 1005a3c:	e1d42002 	bics	r2, r4, r2
 1005a40:	0a000011 	beq	1005a8c <XGpioPs_GetIntrTypePin+0xbc>
 1005a44:	e5933220 	ldr	r3, [r3, #544]	; 0x220

		IntrPol = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
				   ((u32)(Bank) * XGPIOPS_REG_MASK_OFFSET) +
				   XGPIOPS_INTPOL_OFFSET) & ((u32)1 << PinNumber);

		if (IntrPol == ((u32)1 << PinNumber)) {
 1005a48:	e1d43003 	bics	r3, r4, r3
			IrqType = XGPIOPS_IRQ_TYPE_LEVEL_HIGH;
		} else {
			IrqType = XGPIOPS_IRQ_TYPE_LEVEL_LOW;
 1005a4c:	03a00003 	moveq	r0, #3
 1005a50:	13a00004 	movne	r0, #4
		}
	}

	return IrqType;
}
 1005a54:	e28dd008 	add	sp, sp, #8
 1005a58:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(Pin < InstancePtr->MaxPinNum);
 1005a5c:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005a60:	e30012a3 	movw	r1, #675	; 0x2a3
 1005a64:	e3400101 	movt	r0, #257	; 0x101
 1005a68:	eb000454 	bl	1006bc0 <Xil_Assert>
 1005a6c:	e3a03001 	mov	r3, #1
 1005a70:	e1a00004 	mov	r0, r4
 1005a74:	e5853000 	str	r3, [r5]
}
 1005a78:	e28dd008 	add	sp, sp, #8
 1005a7c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005a80:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005a84:	e30012a2 	movw	r1, #674	; 0x2a2
 1005a88:	eafffff5 	b	1005a64 <XGpioPs_GetIntrTypePin+0x94>
 1005a8c:	e5932224 	ldr	r2, [r3, #548]	; 0x224
 1005a90:	e5930220 	ldr	r0, [r3, #544]	; 0x220
		if (IntrOnAny == ((u32)1 << PinNumber)) {
 1005a94:	e1d43002 	bics	r3, r4, r2
		IntrPol = XGpioPs_ReadReg(InstancePtr->GpioConfig.BaseAddr,
 1005a98:	e0000004 	and	r0, r0, r4
			IrqType = XGPIOPS_IRQ_TYPE_EDGE_BOTH;
 1005a9c:	03a00002 	moveq	r0, #2
		if (IntrOnAny == ((u32)1 << PinNumber)) {
 1005aa0:	0affffeb 	beq	1005a54 <XGpioPs_GetIntrTypePin+0x84>
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005aa4:	e0540000 	subs	r0, r4, r0
 1005aa8:	13a00001 	movne	r0, #1
}
 1005aac:	e28dd008 	add	sp, sp, #8
 1005ab0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005ab4:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005ab8:	e30012a1 	movw	r1, #673	; 0x2a1
 1005abc:	e3400101 	movt	r0, #257	; 0x101
 1005ac0:	eb00043e 	bl	1006bc0 <Xil_Assert>
 1005ac4:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005ac8:	e3a02001 	mov	r2, #1
 1005acc:	e3403101 	movt	r3, #257	; 0x101
 1005ad0:	e1a00006 	mov	r0, r6
 1005ad4:	e5832000 	str	r2, [r3]
 1005ad8:	eaffffdd 	b	1005a54 <XGpioPs_GetIntrTypePin+0x84>

01005adc <XGpioPs_SetCallbackHandler>:
*
******************************************************************************/
void XGpioPs_SetCallbackHandler(XGpioPs *InstancePtr, void *CallBackRef,
				 XGpioPs_Handler FuncPointer)
{
	Xil_AssertVoid(InstancePtr != NULL);
 1005adc:	e3500000 	cmp	r0, #0
{
 1005ae0:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1005ae4:	0a000014 	beq	1005b3c <XGpioPs_SetCallbackHandler+0x60>
 1005ae8:	e3094bf8 	movw	r4, #39928	; 0x9bf8
	Xil_AssertVoid(FuncPointer != NULL);
 1005aec:	e3520000 	cmp	r2, #0
	Xil_AssertVoid(InstancePtr != NULL);
 1005af0:	e3404101 	movt	r4, #257	; 0x101
 1005af4:	e3a03000 	mov	r3, #0
 1005af8:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(FuncPointer != NULL);
 1005afc:	0a000017 	beq	1005b60 <XGpioPs_SetCallbackHandler+0x84>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005b00:	e590c008 	ldr	ip, [r0, #8]
 1005b04:	e3013111 	movw	r3, #4369	; 0x1111
 1005b08:	e3413111 	movt	r3, #4369	; 0x1111
 1005b0c:	e15c0003 	cmp	ip, r3
 1005b10:	1a000002 	bne	1005b20 <XGpioPs_SetCallbackHandler+0x44>

	InstancePtr->Handler = FuncPointer;
 1005b14:	e580200c 	str	r2, [r0, #12]
	InstancePtr->CallBackRef = CallBackRef;
 1005b18:	e5801010 	str	r1, [r0, #16]
 1005b1c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005b20:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005b24:	e30012ea 	movw	r1, #746	; 0x2ea
 1005b28:	e3400101 	movt	r0, #257	; 0x101
 1005b2c:	eb000423 	bl	1006bc0 <Xil_Assert>
 1005b30:	e3a03001 	mov	r3, #1
 1005b34:	e5843000 	str	r3, [r4]
}
 1005b38:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005b3c:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005b40:	e3a01fba 	mov	r1, #744	; 0x2e8
 1005b44:	e3400101 	movt	r0, #257	; 0x101
 1005b48:	eb00041c 	bl	1006bc0 <Xil_Assert>
 1005b4c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005b50:	e3a02001 	mov	r2, #1
 1005b54:	e3403101 	movt	r3, #257	; 0x101
 1005b58:	e5832000 	str	r2, [r3]
 1005b5c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(FuncPointer != NULL);
 1005b60:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005b64:	e30012e9 	movw	r1, #745	; 0x2e9
 1005b68:	e3400101 	movt	r0, #257	; 0x101
 1005b6c:	eb000413 	bl	1006bc0 <Xil_Assert>
 1005b70:	e3a03001 	mov	r3, #1
 1005b74:	e5843000 	str	r3, [r4]
 1005b78:	e8bd8010 	pop	{r4, pc}

01005b7c <XGpioPs_IntrHandler>:
* @note		This function does not save and restore the processor context
*		such that the user must provide this processing.
*
******************************************************************************/
void XGpioPs_IntrHandler(const XGpioPs *InstancePtr)
{
 1005b7c:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	u8 Bank;
	u32 IntrStatus;
	u32 IntrEnabled;

	Xil_AssertVoid(InstancePtr != NULL);
 1005b80:	e2506000 	subs	r6, r0, #0
 1005b84:	0a00002c 	beq	1005c3c <XGpioPs_IntrHandler+0xc0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005b88:	e5962008 	ldr	r2, [r6, #8]
 1005b8c:	e3013111 	movw	r3, #4369	; 0x1111
 1005b90:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005b94:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 1005b98:	e3404101 	movt	r4, #257	; 0x101
 1005b9c:	e3a07000 	mov	r7, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005ba0:	e1520003 	cmp	r2, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1005ba4:	e5847000 	str	r7, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005ba8:	1a00001c 	bne	1005c20 <XGpioPs_IntrHandler+0xa4>

	for (Bank = 0U; Bank < InstancePtr->MaxBanks; Bank++) {
 1005bac:	e5d6301c 	ldrb	r3, [r6, #28]
 1005bb0:	e1530007 	cmp	r3, r7
 1005bb4:	08bd81f0 	popeq	{r4, r5, r6, r7, r8, pc}
 1005bb8:	e1a04007 	mov	r4, r7
 1005bbc:	ea000003 	b	1005bd0 <XGpioPs_IntrHandler+0x54>
 1005bc0:	e5d6301c 	ldrb	r3, [r6, #28]
 1005bc4:	e6ef4077 	uxtb	r4, r7
 1005bc8:	e1530004 	cmp	r3, r4
 1005bcc:	98bd81f0 	popls	{r4, r5, r6, r7, r8, pc}
			if((Bank == XGPIOPS_ONE) || (Bank == XGPIOPS_TWO)) {
				continue;
			}
		}
#endif
		IntrStatus = XGpioPs_IntrGetStatus(InstancePtr, Bank);
 1005bd0:	e1a01004 	mov	r1, r4
 1005bd4:	e1a00006 	mov	r0, r6
 1005bd8:	ebfffde2 	bl	1005368 <XGpioPs_IntrGetStatus>
		IntrEnabled = XGpioPs_IntrGetEnabled(InstancePtr,Bank);
 1005bdc:	e1a01004 	mov	r1, r4
		IntrStatus = XGpioPs_IntrGetStatus(InstancePtr, Bank);
 1005be0:	e1a05000 	mov	r5, r0
		IntrEnabled = XGpioPs_IntrGetEnabled(InstancePtr,Bank);
 1005be4:	e1a00006 	mov	r0, r6
 1005be8:	e2877001 	add	r7, r7, #1
 1005bec:	ebfffd74 	bl	10051c4 <XGpioPs_IntrGetEnabled>
		if ((IntrStatus & IntrEnabled) != (u32)0) {
 1005bf0:	e0155000 	ands	r5, r5, r0
 1005bf4:	0afffff1 	beq	1005bc0 <XGpioPs_IntrHandler+0x44>
			XGpioPs_IntrClear(InstancePtr, Bank,
 1005bf8:	e1a02005 	mov	r2, r5
 1005bfc:	e1a01004 	mov	r1, r4
 1005c00:	e1a00006 	mov	r0, r6
 1005c04:	ebfffe3f 	bl	1005508 <XGpioPs_IntrClear>
					(IntrStatus & IntrEnabled));
			InstancePtr->Handler(InstancePtr->
 1005c08:	e1a02005 	mov	r2, r5
 1005c0c:	e1a01004 	mov	r1, r4
 1005c10:	e596300c 	ldr	r3, [r6, #12]
 1005c14:	e5960010 	ldr	r0, [r6, #16]
 1005c18:	e12fff33 	blx	r3
 1005c1c:	eaffffe7 	b	1005bc0 <XGpioPs_IntrHandler+0x44>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005c20:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005c24:	e3a01fc2 	mov	r1, #776	; 0x308
 1005c28:	e3400101 	movt	r0, #257	; 0x101
 1005c2c:	eb0003e3 	bl	1006bc0 <Xil_Assert>
 1005c30:	e3a03001 	mov	r3, #1
 1005c34:	e5843000 	str	r3, [r4]
 1005c38:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005c3c:	e30108e4 	movw	r0, #6372	; 0x18e4
 1005c40:	e3001307 	movw	r1, #775	; 0x307
 1005c44:	e3400101 	movt	r0, #257	; 0x101
 1005c48:	eb0003dc 	bl	1006bc0 <Xil_Assert>
 1005c4c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005c50:	e3a02001 	mov	r2, #1
 1005c54:	e3403101 	movt	r3, #257	; 0x101
 1005c58:	e5832000 	str	r2, [r3]
 1005c5c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

01005c60 <StubHandler>:
{
	(void) CallBackRef;
	(void) Bank;
	(void) Status;

	Xil_AssertVoidAlways();
 1005c60:	e30108e4 	movw	r0, #6372	; 0x18e4
{
 1005c64:	e92d4010 	push	{r4, lr}
	Xil_AssertVoidAlways();
 1005c68:	e3001337 	movw	r1, #823	; 0x337
 1005c6c:	e3400101 	movt	r0, #257	; 0x101
 1005c70:	eb0003d2 	bl	1006bc0 <Xil_Assert>
 1005c74:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005c78:	e3a02001 	mov	r2, #1
 1005c7c:	e3403101 	movt	r3, #257	; 0x101
 1005c80:	e5832000 	str	r2, [r3]
}
 1005c84:	e8bd8010 	pop	{r4, pc}

01005c88 <XScuGic_InterruptHandler>:
*
* @note		None.
*
******************************************************************************/
void XScuGic_InterruptHandler(XScuGic *InstancePtr)
{
 1005c88:	e92d4070 	push	{r4, r5, r6, lr}
#endif
	    XScuGic_VectorTableEntry *TablePtr;

	    /* Assert that the pointer to the instance is valid
	     */
	    Xil_AssertVoid(InstancePtr != NULL);
 1005c8c:	e2505000 	subs	r5, r0, #0
 1005c90:	0a000011 	beq	1005cdc <XScuGic_InterruptHandler+0x54>
	     * clear the interrupt in the GIC.
	     */
#if defined (GICv3)
	    InterruptID = XScuGic_get_IntID();
#else
	    IntIDFull = XScuGic_CPUReadReg(InstancePtr, XSCUGIC_INT_ACK_OFFSET);
 1005c94:	e5953000 	ldr	r3, [r5]
	    Xil_AssertVoid(InstancePtr != NULL);
 1005c98:	e3092bf8 	movw	r2, #39928	; 0x9bf8
 1005c9c:	e3402101 	movt	r2, #257	; 0x101
 1005ca0:	e3a01000 	mov	r1, #0
 1005ca4:	e5821000 	str	r1, [r2]
	    IntIDFull = XScuGic_CPUReadReg(InstancePtr, XSCUGIC_INT_ACK_OFFSET);
 1005ca8:	e5932004 	ldr	r2, [r3, #4]
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 1005cac:	e592400c 	ldr	r4, [r2, #12]
	    InterruptID = IntIDFull & XSCUGIC_ACK_INTID_MASK;
 1005cb0:	e7e91054 	ubfx	r1, r4, #0, #10
#endif
	    if (XSCUGIC_MAX_NUM_INTR_INPUTS <= InterruptID) {
 1005cb4:	e351005e 	cmp	r1, #94	; 0x5e
 1005cb8:	8a000005 	bhi	1005cd4 <XScuGic_InterruptHandler+0x4c>
	     * based on the IRQSource. A software trigger is cleared by
	     *.the ACK.
	     */
	    TablePtr = &(InstancePtr->Config->HandlerTable[InterruptID]);
		if (TablePtr != NULL) {
			TablePtr->Handler(TablePtr->CallBackRef);
 1005cbc:	e0833181 	add	r3, r3, r1, lsl #3
 1005cc0:	e593200c 	ldr	r2, [r3, #12]
 1005cc4:	e5930010 	ldr	r0, [r3, #16]
 1005cc8:	e12fff32 	blx	r2
 1005ccc:	e5953000 	ldr	r3, [r5]
 1005cd0:	e5932004 	ldr	r2, [r3, #4]
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1005cd4:	e5824010 	str	r4, [r2, #16]
#endif
	    /*
	     * Return from the interrupt. Change security domains
	     * could happen here.
	     */
}
 1005cd8:	e8bd8070 	pop	{r4, r5, r6, pc}
	    Xil_AssertVoid(InstancePtr != NULL);
 1005cdc:	e30108f4 	movw	r0, #6388	; 0x18f4
 1005ce0:	e3a0107d 	mov	r1, #125	; 0x7d
 1005ce4:	e3400101 	movt	r0, #257	; 0x101
 1005ce8:	eb0003b4 	bl	1006bc0 <Xil_Assert>
 1005cec:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005cf0:	e3a02001 	mov	r2, #1
 1005cf4:	e3403101 	movt	r3, #257	; 0x101
 1005cf8:	e5832000 	str	r2, [r3]
 1005cfc:	e8bd8070 	pop	{r4, r5, r6, pc}

01005d00 <StubHandler>:
static void StubHandler(void *CallBackRef)
{
	/*
	 * verify that the inputs are valid
	 */
	Xil_AssertVoid(CallBackRef != NULL);
 1005d00:	e3500000 	cmp	r0, #0
 1005d04:	0a000007 	beq	1005d28 <StubHandler+0x28>

	/*
	 * Indicate another unhandled interrupt for stats
	 */
	((XScuGic *)((void *)CallBackRef))->UnhandledInterrupts++;
 1005d08:	e5903008 	ldr	r3, [r0, #8]
	Xil_AssertVoid(CallBackRef != NULL);
 1005d0c:	e3092bf8 	movw	r2, #39928	; 0x9bf8
 1005d10:	e3402101 	movt	r2, #257	; 0x101
 1005d14:	e3a01000 	mov	r1, #0
 1005d18:	e5821000 	str	r1, [r2]
	((XScuGic *)((void *)CallBackRef))->UnhandledInterrupts++;
 1005d1c:	e2833001 	add	r3, r3, #1
 1005d20:	e5803008 	str	r3, [r0, #8]
 1005d24:	e12fff1e 	bx	lr
	Xil_AssertVoid(CallBackRef != NULL);
 1005d28:	e3010904 	movw	r0, #6404	; 0x1904
{
 1005d2c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(CallBackRef != NULL);
 1005d30:	e30012e5 	movw	r1, #741	; 0x2e5
 1005d34:	e3400101 	movt	r0, #257	; 0x101
 1005d38:	eb0003a0 	bl	1006bc0 <Xil_Assert>
 1005d3c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005d40:	e3a02001 	mov	r2, #1
 1005d44:	e3403101 	movt	r3, #257	; 0x101
 1005d48:	e5832000 	str	r2, [r3]
}
 1005d4c:	e8bd8010 	pop	{r4, pc}

01005d50 <XScuGic_Connect>:
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005d50:	e3500000 	cmp	r0, #0
{
 1005d54:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005d58:	0a000021 	beq	1005de4 <XScuGic_Connect+0x94>
 1005d5c:	e3094bf8 	movw	r4, #39928	; 0x9bf8
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1005d60:	e351005e 	cmp	r1, #94	; 0x5e
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005d64:	e3404101 	movt	r4, #257	; 0x101
 1005d68:	e3a0c000 	mov	ip, #0
 1005d6c:	e584c000 	str	ip, [r4]
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1005d70:	8a000013 	bhi	1005dc4 <XScuGic_Connect+0x74>
	Xil_AssertNonvoid(Handler != NULL);
 1005d74:	e3520000 	cmp	r2, #0
 1005d78:	0a000022 	beq	1005e08 <XScuGic_Connect+0xb8>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005d7c:	e590e004 	ldr	lr, [r0, #4]
 1005d80:	e301c111 	movw	ip, #4369	; 0x1111
 1005d84:	e341c111 	movt	ip, #4369	; 0x1111
 1005d88:	e15e000c 	cmp	lr, ip
 1005d8c:	1a000004 	bne	1005da4 <XScuGic_Connect+0x54>
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)Handler;
 1005d90:	e5900000 	ldr	r0, [r0]
 1005d94:	e0801181 	add	r1, r0, r1, lsl #3
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = CallBackRef;
 1005d98:	e1c120fc 	strd	r2, [r1, #12]
}
 1005d9c:	e3a00000 	mov	r0, #0
 1005da0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005da4:	e3010904 	movw	r0, #6404	; 0x1904
 1005da8:	e30011e1 	movw	r1, #481	; 0x1e1
 1005dac:	e3400101 	movt	r0, #257	; 0x101
 1005db0:	eb000382 	bl	1006bc0 <Xil_Assert>
 1005db4:	e3a03001 	mov	r3, #1
}
 1005db8:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005dbc:	e5843000 	str	r3, [r4]
}
 1005dc0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1005dc4:	e3010904 	movw	r0, #6404	; 0x1904
 1005dc8:	e30011df 	movw	r1, #479	; 0x1df
 1005dcc:	e3400101 	movt	r0, #257	; 0x101
 1005dd0:	eb00037a 	bl	1006bc0 <Xil_Assert>
 1005dd4:	e3a03001 	mov	r3, #1
}
 1005dd8:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1005ddc:	e5843000 	str	r3, [r4]
}
 1005de0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005de4:	e3010904 	movw	r0, #6404	; 0x1904
 1005de8:	e30011de 	movw	r1, #478	; 0x1de
 1005dec:	e3400101 	movt	r0, #257	; 0x101
 1005df0:	eb000372 	bl	1006bc0 <Xil_Assert>
 1005df4:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005df8:	e3a02001 	mov	r2, #1
 1005dfc:	e3403101 	movt	r3, #257	; 0x101
 1005e00:	e5832000 	str	r2, [r3]
 1005e04:	eaffffe4 	b	1005d9c <XScuGic_Connect+0x4c>
	Xil_AssertNonvoid(Handler != NULL);
 1005e08:	e3010904 	movw	r0, #6404	; 0x1904
 1005e0c:	e3a01e1e 	mov	r1, #480	; 0x1e0
 1005e10:	e3400101 	movt	r0, #257	; 0x101
 1005e14:	eb000369 	bl	1006bc0 <Xil_Assert>
 1005e18:	e3a03001 	mov	r3, #1
 1005e1c:	e5843000 	str	r3, [r4]
 1005e20:	eaffffdd 	b	1005d9c <XScuGic_Connect+0x4c>

01005e24 <XScuGic_Disconnect>:
	Xil_AssertVoid(InstancePtr != NULL);
 1005e24:	e3500000 	cmp	r0, #0
{
 1005e28:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1005e2c:	0a000026 	beq	1005ecc <XScuGic_Disconnect+0xa8>
 1005e30:	e3094bf8 	movw	r4, #39928	; 0x9bf8
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1005e34:	e351005e 	cmp	r1, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1005e38:	e3404101 	movt	r4, #257	; 0x101
 1005e3c:	e3a03000 	mov	r3, #0
 1005e40:	e5843000 	str	r3, [r4]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1005e44:	8a000019 	bhi	1005eb0 <XScuGic_Disconnect+0x8c>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005e48:	e5902004 	ldr	r2, [r0, #4]
 1005e4c:	e3013111 	movw	r3, #4369	; 0x1111
 1005e50:	e3413111 	movt	r3, #4369	; 0x1111
 1005e54:	e1520003 	cmp	r2, r3
 1005e58:	1a00000d 	bne	1005e94 <XScuGic_Disconnect+0x70>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1005e5c:	e5903000 	ldr	r3, [r0]
	Mask = 0x00000001U << (Int_Id % 32U);
 1005e60:	e201201f 	and	r2, r1, #31
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1005e64:	e1a0c2a1 	lsr	ip, r1, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1005e68:	e3a0e001 	mov	lr, #1
 1005e6c:	e1a0e21e 	lsl	lr, lr, r2
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 1005e70:	e3052d00 	movw	r2, #23808	; 0x5d00
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1005e74:	e5934008 	ldr	r4, [r3, #8]
 1005e78:	e28cc060 	add	ip, ip, #96	; 0x60
 1005e7c:	e0831181 	add	r1, r3, r1, lsl #3
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 1005e80:	e3402100 	movt	r2, #256	; 0x100
 1005e84:	e784e10c 	str	lr, [r4, ip, lsl #2]
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = InstancePtr;
 1005e88:	e5810010 	str	r0, [r1, #16]
	InstancePtr->Config->HandlerTable[Int_Id].Handler = (Xil_InterruptHandler)StubHandler;
 1005e8c:	e581200c 	str	r2, [r1, #12]
	InstancePtr->Config->HandlerTable[Int_Id].CallBackRef = InstancePtr;
 1005e90:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005e94:	e3010904 	movw	r0, #6404	; 0x1904
 1005e98:	e3001206 	movw	r1, #518	; 0x206
 1005e9c:	e3400101 	movt	r0, #257	; 0x101
 1005ea0:	eb000346 	bl	1006bc0 <Xil_Assert>
 1005ea4:	e3a03001 	mov	r3, #1
 1005ea8:	e5843000 	str	r3, [r4]
}
 1005eac:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1005eb0:	e3010904 	movw	r0, #6404	; 0x1904
 1005eb4:	e3001205 	movw	r1, #517	; 0x205
 1005eb8:	e3400101 	movt	r0, #257	; 0x101
 1005ebc:	eb00033f 	bl	1006bc0 <Xil_Assert>
 1005ec0:	e3a03001 	mov	r3, #1
 1005ec4:	e5843000 	str	r3, [r4]
 1005ec8:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1005ecc:	e3010904 	movw	r0, #6404	; 0x1904
 1005ed0:	e3a01f81 	mov	r1, #516	; 0x204
 1005ed4:	e3400101 	movt	r0, #257	; 0x101
 1005ed8:	eb000338 	bl	1006bc0 <Xil_Assert>
 1005edc:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005ee0:	e3a02001 	mov	r2, #1
 1005ee4:	e3403101 	movt	r3, #257	; 0x101
 1005ee8:	e5832000 	str	r2, [r3]
 1005eec:	e8bd8010 	pop	{r4, pc}

01005ef0 <XScuGic_SoftwareIntr>:
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005ef0:	e3500000 	cmp	r0, #0
{
 1005ef4:	e92d4010 	push	{r4, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005ef8:	0a000025 	beq	1005f94 <XScuGic_SoftwareIntr+0xa4>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005efc:	e590c004 	ldr	ip, [r0, #4]
 1005f00:	e3013111 	movw	r3, #4369	; 0x1111
 1005f04:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005f08:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 1005f0c:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005f10:	e15c0003 	cmp	ip, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005f14:	e3a03000 	mov	r3, #0
 1005f18:	e5843000 	str	r3, [r4]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005f1c:	1a00000c 	bne	1005f54 <XScuGic_SoftwareIntr+0x64>
	Xil_AssertNonvoid(Int_Id <= 15U);
 1005f20:	e351000f 	cmp	r1, #15
 1005f24:	8a000012 	bhi	1005f74 <XScuGic_SoftwareIntr+0x84>
	Xil_AssertNonvoid(Cpu_Id <= 255U);
 1005f28:	e35200ff 	cmp	r2, #255	; 0xff
 1005f2c:	8a000021 	bhi	1005fb8 <XScuGic_SoftwareIntr+0xc8>
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_SFI_TRIG_OFFSET, Mask);
 1005f30:	e5900000 	ldr	r0, [r0]
	Mask = ((Cpu_Id << 16U) | Int_Id) &
 1005f34:	e1811802 	orr	r1, r1, r2, lsl #16
 1005f38:	e3a0300f 	mov	r3, #15
 1005f3c:	e34030ff 	movt	r3, #255	; 0xff
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_SFI_TRIG_OFFSET, Mask);
 1005f40:	e5902008 	ldr	r2, [r0, #8]
	Mask = ((Cpu_Id << 16U) | Int_Id) &
 1005f44:	e0033001 	and	r3, r3, r1
 1005f48:	e5823f00 	str	r3, [r2, #3840]	; 0xf00
}
 1005f4c:	e3a00000 	mov	r0, #0
 1005f50:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005f54:	e3010904 	movw	r0, #6404	; 0x1904
 1005f58:	e30012b3 	movw	r1, #691	; 0x2b3
 1005f5c:	e3400101 	movt	r0, #257	; 0x101
 1005f60:	eb000316 	bl	1006bc0 <Xil_Assert>
 1005f64:	e3a03001 	mov	r3, #1
}
 1005f68:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005f6c:	e5843000 	str	r3, [r4]
}
 1005f70:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(Int_Id <= 15U);
 1005f74:	e3010904 	movw	r0, #6404	; 0x1904
 1005f78:	e3a01fad 	mov	r1, #692	; 0x2b4
 1005f7c:	e3400101 	movt	r0, #257	; 0x101
 1005f80:	eb00030e 	bl	1006bc0 <Xil_Assert>
 1005f84:	e3a03001 	mov	r3, #1
}
 1005f88:	e3a00000 	mov	r0, #0
	Xil_AssertNonvoid(Int_Id <= 15U);
 1005f8c:	e5843000 	str	r3, [r4]
}
 1005f90:	e8bd8010 	pop	{r4, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1005f94:	e3010904 	movw	r0, #6404	; 0x1904
 1005f98:	e30012b2 	movw	r1, #690	; 0x2b2
 1005f9c:	e3400101 	movt	r0, #257	; 0x101
 1005fa0:	eb000306 	bl	1006bc0 <Xil_Assert>
 1005fa4:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1005fa8:	e3a02001 	mov	r2, #1
 1005fac:	e3403101 	movt	r3, #257	; 0x101
 1005fb0:	e5832000 	str	r2, [r3]
 1005fb4:	eaffffe4 	b	1005f4c <XScuGic_SoftwareIntr+0x5c>
	Xil_AssertNonvoid(Cpu_Id <= 255U);
 1005fb8:	e3010904 	movw	r0, #6404	; 0x1904
 1005fbc:	e30012b5 	movw	r1, #693	; 0x2b5
 1005fc0:	e3400101 	movt	r0, #257	; 0x101
 1005fc4:	eb0002fd 	bl	1006bc0 <Xil_Assert>
 1005fc8:	e3a03001 	mov	r3, #1
 1005fcc:	e5843000 	str	r3, [r4]
 1005fd0:	eaffffdd 	b	1005f4c <XScuGic_SoftwareIntr+0x5c>

01005fd4 <XScuGic_SetPriorityTriggerType>:
	u32 Index;
#endif
	u8 LocalPriority;
	LocalPriority = Priority;

	Xil_AssertVoid(InstancePtr != NULL);
 1005fd4:	e3500000 	cmp	r0, #0
{
 1005fd8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1005fdc:	0a000033 	beq	10060b0 <XScuGic_SetPriorityTriggerType+0xdc>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005fe0:	e590e004 	ldr	lr, [r0, #4]
 1005fe4:	e301c111 	movw	ip, #4369	; 0x1111
 1005fe8:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1005fec:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 1005ff0:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1005ff4:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1005ff8:	e3a0c000 	mov	ip, #0
 1005ffc:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006000:	1a00001c 	bne	1006078 <XScuGic_SetPriorityTriggerType+0xa4>
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006004:	e351005e 	cmp	r1, #94	; 0x5e
 1006008:	8a000021 	bhi	1006094 <XScuGic_SetPriorityTriggerType+0xc0>
	Xil_AssertVoid(Trigger <= (u8)XSCUGIC_INT_CFG_MASK);
 100600c:	e3530003 	cmp	r3, #3
 1006010:	8a00002f 	bhi	10060d4 <XScuGic_SetPriorityTriggerType+0x100>
	Xil_AssertVoid(LocalPriority <= (u8)XSCUGIC_MAX_INTR_PRIO_VAL);
 1006014:	e35200f8 	cmp	r2, #248	; 0xf8
 1006018:	8a000034 	bhi	10060f0 <XScuGic_SetPriorityTriggerType+0x11c>
#endif

	/*
	 * Determine the register to write to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100601c:	e5905000 	ldr	r5, [r0]
 1006020:	e3c1e003 	bic	lr, r1, #3
	LocalPriority = LocalPriority & (u8)XSCUGIC_INTR_PRIO_MASK;
	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 1006024:	e2010003 	and	r0, r1, #3
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006028:	e28eeb01 	add	lr, lr, #1024	; 0x400
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 100602c:	e1a04180 	lsl	r4, r0, #3
 1006030:	e3a080ff 	mov	r8, #255	; 0xff
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006034:	e5956008 	ldr	r6, [r5, #8]
	RegValue |= (u32)LocalPriority << ((Int_Id%4U)*8U);
 1006038:	e20220f8 	and	r2, r2, #248	; 0xf8
				RegValue);

	/*
	 * Determine the register to write to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100603c:	e1a0c221 	lsr	ip, r1, #4

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue &= ~(XSCUGIC_INT_CFG_MASK << ((Int_Id%16U)*2U));
 1006040:	e201100f 	and	r1, r1, #15
 1006044:	e1a01081 	lsl	r1, r1, #1
 1006048:	e3a07003 	mov	r7, #3
	return *(volatile u32 *) Addr;
 100604c:	e79e0006 	ldr	r0, [lr, r6]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006050:	e28ccc03 	add	ip, ip, #768	; 0x300
	RegValue &= ~(XSCUGIC_PRIORITY_MASK << ((Int_Id%4U)*8U));
 1006054:	e1c00418 	bic	r0, r0, r8, lsl r4
	RegValue |= (u32)LocalPriority << ((Int_Id%4U)*8U);
 1006058:	e1800412 	orr	r0, r0, r2, lsl r4
	*LocalAddr = Value;
 100605c:	e78e0006 	str	r0, [lr, r6]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006060:	e5950008 	ldr	r0, [r5, #8]
	return *(volatile u32 *) Addr;
 1006064:	e790210c 	ldr	r2, [r0, ip, lsl #2]
	RegValue &= ~(XSCUGIC_INT_CFG_MASK << ((Int_Id%16U)*2U));
 1006068:	e1c22117 	bic	r2, r2, r7, lsl r1
	RegValue |= (u32)Trigger << ((Int_Id%16U)*2U);
 100606c:	e1821113 	orr	r1, r2, r3, lsl r1
	*LocalAddr = Value;
 1006070:	e780110c 	str	r1, [r0, ip, lsl #2]
 1006074:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006078:	e3010904 	movw	r0, #6404	; 0x1904
 100607c:	e3001312 	movw	r1, #786	; 0x312
 1006080:	e3400101 	movt	r0, #257	; 0x101
 1006084:	eb0002cd 	bl	1006bc0 <Xil_Assert>
 1006088:	e3a03001 	mov	r3, #1
 100608c:	e5843000 	str	r3, [r4]
 1006090:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006094:	e3010904 	movw	r0, #6404	; 0x1904
 1006098:	e3001313 	movw	r1, #787	; 0x313
 100609c:	e3400101 	movt	r0, #257	; 0x101
 10060a0:	eb0002c6 	bl	1006bc0 <Xil_Assert>
 10060a4:	e3a03001 	mov	r3, #1
 10060a8:	e5843000 	str	r3, [r4]
 10060ac:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10060b0:	e3010904 	movw	r0, #6404	; 0x1904
 10060b4:	e3001311 	movw	r1, #785	; 0x311
 10060b8:	e3400101 	movt	r0, #257	; 0x101
 10060bc:	eb0002bf 	bl	1006bc0 <Xil_Assert>
 10060c0:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10060c4:	e3a02001 	mov	r2, #1
 10060c8:	e3403101 	movt	r3, #257	; 0x101
 10060cc:	e5832000 	str	r2, [r3]
 10060d0:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(Trigger <= (u8)XSCUGIC_INT_CFG_MASK);
 10060d4:	e3010904 	movw	r0, #6404	; 0x1904
 10060d8:	e3a01fc5 	mov	r1, #788	; 0x314
 10060dc:	e3400101 	movt	r0, #257	; 0x101
 10060e0:	eb0002b6 	bl	1006bc0 <Xil_Assert>
 10060e4:	e3a03001 	mov	r3, #1
 10060e8:	e5843000 	str	r3, [r4]
 10060ec:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	Xil_AssertVoid(LocalPriority <= (u8)XSCUGIC_MAX_INTR_PRIO_VAL);
 10060f0:	e3010904 	movw	r0, #6404	; 0x1904
 10060f4:	e3001315 	movw	r1, #789	; 0x315
 10060f8:	e3400101 	movt	r0, #257	; 0x101
 10060fc:	eb0002af 	bl	1006bc0 <Xil_Assert>
 1006100:	e3a03001 	mov	r3, #1
 1006104:	e5843000 	str	r3, [r4]
	 * Write the value back to the register.
	 */
	XScuGic_DistWriteReg(InstancePtr, XSCUGIC_INT_CFG_OFFSET_CALC(Int_Id),
				RegValue);

}
 1006108:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

0100610c <XScuGic_GetPriorityTriggerType>:
void XScuGic_GetPriorityTriggerType(XScuGic *InstancePtr, u32 Int_Id,
					u8 *Priority, u8 *Trigger)
{
	u32 RegValue;

	Xil_AssertVoid(InstancePtr != NULL);
 100610c:	e3500000 	cmp	r0, #0
{
 1006110:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006114:	0a000030 	beq	10061dc <XScuGic_GetPriorityTriggerType+0xd0>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006118:	e590e004 	ldr	lr, [r0, #4]
 100611c:	e301c111 	movw	ip, #4369	; 0x1111
 1006120:	e341c111 	movt	ip, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006124:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 1006128:	e3404101 	movt	r4, #257	; 0x101
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100612c:	e15e000c 	cmp	lr, ip
	Xil_AssertVoid(InstancePtr != NULL);
 1006130:	e3a0c000 	mov	ip, #0
 1006134:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006138:	1a000019 	bne	10061a4 <XScuGic_GetPriorityTriggerType+0x98>
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 100613c:	e351005e 	cmp	r1, #94	; 0x5e
 1006140:	8a00001e 	bhi	10061c0 <XScuGic_GetPriorityTriggerType+0xb4>
	Xil_AssertVoid(Priority != NULL);
 1006144:	e3520000 	cmp	r2, #0
 1006148:	0a00002c 	beq	1006200 <XScuGic_GetPriorityTriggerType+0xf4>
	Xil_AssertVoid(Trigger != NULL);
 100614c:	e3530000 	cmp	r3, #0
 1006150:	0a000031 	beq	100621c <XScuGic_GetPriorityTriggerType+0x110>

	/*
	 * Determine the register to read to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006154:	e590c000 	ldr	ip, [r0]

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue = RegValue >> ((Int_Id%4U)*8U);
 1006158:	e201e003 	and	lr, r1, #3
 100615c:	e1a0418e 	lsl	r4, lr, #3
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006160:	e3c15003 	bic	r5, r1, #3
 1006164:	e2855b01 	add	r5, r5, #1024	; 0x400
 1006168:	e59ce008 	ldr	lr, [ip, #8]
	*Priority = (u8)(RegValue & XSCUGIC_PRIORITY_MASK);

	/*
	 * Determine the register to read to using the Int_Id.
	 */
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100616c:	e1a0c221 	lsr	ip, r1, #4

	/*
	 * Shift and Mask the correct bits for the priority and trigger in the
	 * register
	 */
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 1006170:	e201100f 	and	r1, r1, #15
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006174:	e28ccc03 	add	ip, ip, #768	; 0x300
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 1006178:	e1a01081 	lsl	r1, r1, #1
	return *(volatile u32 *) Addr;
 100617c:	e795e00e 	ldr	lr, [r5, lr]
	RegValue = RegValue >> ((Int_Id%4U)*8U);
 1006180:	e1a0e43e 	lsr	lr, lr, r4
	*Priority = (u8)(RegValue & XSCUGIC_PRIORITY_MASK);
 1006184:	e5c2e000 	strb	lr, [r2]
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006188:	e5902000 	ldr	r2, [r0]
 100618c:	e5922008 	ldr	r2, [r2, #8]
 1006190:	e792210c 	ldr	r2, [r2, ip, lsl #2]
	RegValue = RegValue >> ((Int_Id%16U)*2U);
 1006194:	e1a01132 	lsr	r1, r2, r1

	*Trigger = (u8)(RegValue & XSCUGIC_INT_CFG_MASK);
 1006198:	e2011003 	and	r1, r1, #3
 100619c:	e5c31000 	strb	r1, [r3]
 10061a0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10061a4:	e3010904 	movw	r0, #6404	; 0x1904
 10061a8:	e3001367 	movw	r1, #871	; 0x367
 10061ac:	e3400101 	movt	r0, #257	; 0x101
 10061b0:	eb000282 	bl	1006bc0 <Xil_Assert>
 10061b4:	e3a03001 	mov	r3, #1
 10061b8:	e5843000 	str	r3, [r4]
 10061bc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10061c0:	e3010904 	movw	r0, #6404	; 0x1904
 10061c4:	e3a01fda 	mov	r1, #872	; 0x368
 10061c8:	e3400101 	movt	r0, #257	; 0x101
 10061cc:	eb00027b 	bl	1006bc0 <Xil_Assert>
 10061d0:	e3a03001 	mov	r3, #1
 10061d4:	e5843000 	str	r3, [r4]
 10061d8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10061dc:	e3010904 	movw	r0, #6404	; 0x1904
 10061e0:	e3001366 	movw	r1, #870	; 0x366
 10061e4:	e3400101 	movt	r0, #257	; 0x101
 10061e8:	eb000274 	bl	1006bc0 <Xil_Assert>
 10061ec:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10061f0:	e3a02001 	mov	r2, #1
 10061f4:	e3403101 	movt	r3, #257	; 0x101
 10061f8:	e5832000 	str	r2, [r3]
 10061fc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Priority != NULL);
 1006200:	e3010904 	movw	r0, #6404	; 0x1904
 1006204:	e3001369 	movw	r1, #873	; 0x369
 1006208:	e3400101 	movt	r0, #257	; 0x101
 100620c:	eb00026b 	bl	1006bc0 <Xil_Assert>
 1006210:	e3a03001 	mov	r3, #1
 1006214:	e5843000 	str	r3, [r4]
 1006218:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Trigger != NULL);
 100621c:	e3010904 	movw	r0, #6404	; 0x1904
 1006220:	e300136a 	movw	r1, #874	; 0x36a
 1006224:	e3400101 	movt	r0, #257	; 0x101
 1006228:	eb000264 	bl	1006bc0 <Xil_Assert>
 100622c:	e3a03001 	mov	r3, #1
 1006230:	e5843000 	str	r3, [r4]
}
 1006234:	e8bd8070 	pop	{r4, r5, r6, pc}

01006238 <XScuGic_InterruptMaptoCpu>:
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_IROUTER_OFFSET_CALC(Temp),
						  (Cpu_Id-1));
	}
#else
	u32 Offset;
	Xil_AssertVoid(InstancePtr != NULL);
 1006238:	e3500000 	cmp	r0, #0
{
 100623c:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006240:	0a000010 	beq	1006288 <XScuGic_InterruptMaptoCpu+0x50>
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006244:	e5903000 	ldr	r3, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1006248:	e309cbf8 	movw	ip, #39928	; 0x9bf8
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100624c:	e3c20003 	bic	r0, r2, #3
	Xil_AssertVoid(InstancePtr != NULL);
 1006250:	e340c101 	movt	ip, #257	; 0x101
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006254:	e2800b02 	add	r0, r0, #2048	; 0x800
	Xil_AssertVoid(InstancePtr != NULL);
 1006258:	e3a04000 	mov	r4, #0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100625c:	e593e008 	ldr	lr, [r3, #8]
			XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));

	Offset = (Int_Id & 0x3U);
	Cpu_Id = (0x1U << Cpu_Id);
 1006260:	e3a03001 	mov	r3, #1
	Xil_AssertVoid(InstancePtr != NULL);
 1006264:	e58c4000 	str	r4, [ip]
	Cpu_Id = (0x1U << Cpu_Id);
 1006268:	e1a03113 	lsl	r3, r3, r1
	Offset = (Int_Id & 0x3U);
 100626c:	e2022003 	and	r2, r2, #3
 1006270:	e790100e 	ldr	r1, [r0, lr]

	RegValue |= (Cpu_Id) << (Offset*8U);
 1006274:	e1a02182 	lsl	r2, r2, #3
 1006278:	e6ef3073 	uxtb	r3, r3
 100627c:	e1813213 	orr	r3, r1, r3, lsl r2
	*LocalAddr = Value;
 1006280:	e780300e 	str	r3, [r0, lr]
 1006284:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006288:	e3010904 	movw	r0, #6404	; 0x1904
 100628c:	e30013a5 	movw	r1, #933	; 0x3a5
 1006290:	e3400101 	movt	r0, #257	; 0x101
 1006294:	eb000249 	bl	1006bc0 <Xil_Assert>
 1006298:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 100629c:	e3a02001 	mov	r2, #1
 10062a0:	e3403101 	movt	r3, #257	; 0x101
 10062a4:	e5832000 	str	r2, [r3]
	XScuGic_DistWriteReg(InstancePtr,
					XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id),
					RegValue);
#endif
}
 10062a8:	e8bd8010 	pop	{r4, pc}

010062ac <XScuGic_Enable>:
{
 10062ac:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Cpu_Id = (u8)CpuId;
 10062b0:	e3083030 	movw	r3, #32816	; 0x8030
	Xil_AssertVoid(InstancePtr != NULL);
 10062b4:	e2506000 	subs	r6, r0, #0
	u8 Cpu_Id = (u8)CpuId;
 10062b8:	e3403101 	movt	r3, #257	; 0x101
{
 10062bc:	e1a04001 	mov	r4, r1
	u8 Cpu_Id = (u8)CpuId;
 10062c0:	e5931000 	ldr	r1, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 10062c4:	0a000024 	beq	100635c <XScuGic_Enable+0xb0>
 10062c8:	e3095bf8 	movw	r5, #39928	; 0x9bf8
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10062cc:	e354005e 	cmp	r4, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 10062d0:	e3405101 	movt	r5, #257	; 0x101
 10062d4:	e3a03000 	mov	r3, #0
 10062d8:	e5853000 	str	r3, [r5]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 10062dc:	8a000017 	bhi	1006340 <XScuGic_Enable+0x94>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10062e0:	e5962004 	ldr	r2, [r6, #4]
 10062e4:	e3013111 	movw	r3, #4369	; 0x1111
 10062e8:	e3413111 	movt	r3, #4369	; 0x1111
 10062ec:	e1520003 	cmp	r2, r3
 10062f0:	1a00000b 	bne	1006324 <XScuGic_Enable+0x78>
	XScuGic_InterruptMaptoCpu(InstancePtr, Cpu_Id, Int_Id);
 10062f4:	e1a02004 	mov	r2, r4
 10062f8:	e6ef1071 	uxtb	r1, r1
 10062fc:	ebffffcd 	bl	1006238 <XScuGic_InterruptMaptoCpu>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1006300:	e5962000 	ldr	r2, [r6]
	Mask = 0x00000001U << (Int_Id % 32U);
 1006304:	e204101f 	and	r1, r4, #31
 1006308:	e3a03001 	mov	r3, #1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 100630c:	e1a042a4 	lsr	r4, r4, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1006310:	e1a03113 	lsl	r3, r3, r1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_ENABLE_SET_OFFSET +
 1006314:	e5922008 	ldr	r2, [r2, #8]
 1006318:	e2844040 	add	r4, r4, #64	; 0x40
 100631c:	e7823104 	str	r3, [r2, r4, lsl #2]
 1006320:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006324:	e3010904 	movw	r0, #6404	; 0x1904
 1006328:	e300123d 	movw	r1, #573	; 0x23d
 100632c:	e3400101 	movt	r0, #257	; 0x101
 1006330:	eb000222 	bl	1006bc0 <Xil_Assert>
 1006334:	e3a03001 	mov	r3, #1
 1006338:	e5853000 	str	r3, [r5]
}
 100633c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006340:	e3010904 	movw	r0, #6404	; 0x1904
 1006344:	e3a01f8f 	mov	r1, #572	; 0x23c
 1006348:	e3400101 	movt	r0, #257	; 0x101
 100634c:	eb00021b 	bl	1006bc0 <Xil_Assert>
 1006350:	e3a03001 	mov	r3, #1
 1006354:	e5853000 	str	r3, [r5]
 1006358:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100635c:	e3010904 	movw	r0, #6404	; 0x1904
 1006360:	e300123b 	movw	r1, #571	; 0x23b
 1006364:	e3400101 	movt	r0, #257	; 0x101
 1006368:	eb000214 	bl	1006bc0 <Xil_Assert>
 100636c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1006370:	e3a02001 	mov	r2, #1
 1006374:	e3403101 	movt	r3, #257	; 0x101
 1006378:	e5832000 	str	r2, [r3]
 100637c:	e8bd8070 	pop	{r4, r5, r6, pc}

01006380 <XScuGic_InterruptUnmapFromCpu>:
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_IROUTER_OFFSET_CALC(Temp),
						  (Cpu_Id-1));
	}
#else
	u32 Offset;
	Xil_AssertVoid(InstancePtr != NULL);
 1006380:	e3500000 	cmp	r0, #0
{
 1006384:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006388:	0a000010 	beq	10063d0 <XScuGic_InterruptUnmapFromCpu+0x50>
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100638c:	e5903000 	ldr	r3, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1006390:	e309cbf8 	movw	ip, #39928	; 0x9bf8
	RegValue = XScuGic_DistReadReg(InstancePtr,
 1006394:	e3c20003 	bic	r0, r2, #3
	Xil_AssertVoid(InstancePtr != NULL);
 1006398:	e340c101 	movt	ip, #257	; 0x101
	RegValue = XScuGic_DistReadReg(InstancePtr,
 100639c:	e2800b02 	add	r0, r0, #2048	; 0x800
	Xil_AssertVoid(InstancePtr != NULL);
 10063a0:	e3a04000 	mov	r4, #0
	RegValue = XScuGic_DistReadReg(InstancePtr,
 10063a4:	e593e008 	ldr	lr, [r3, #8]
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));

	Offset = (Int_Id & 0x3U);
	Cpu_Id = (0x1U << Cpu_Id);
 10063a8:	e3a03001 	mov	r3, #1
	Xil_AssertVoid(InstancePtr != NULL);
 10063ac:	e58c4000 	str	r4, [ip]
	Cpu_Id = (0x1U << Cpu_Id);
 10063b0:	e1a03113 	lsl	r3, r3, r1
	Offset = (Int_Id & 0x3U);
 10063b4:	e2022003 	and	r2, r2, #3
	return *(volatile u32 *) Addr;
 10063b8:	e790100e 	ldr	r1, [r0, lr]

	RegValue &= ~(Cpu_Id << (Offset*8U));
 10063bc:	e1a02182 	lsl	r2, r2, #3
 10063c0:	e6ef3073 	uxtb	r3, r3
 10063c4:	e1c13213 	bic	r3, r1, r3, lsl r2
	*LocalAddr = Value;
 10063c8:	e780300e 	str	r3, [r0, lr]
 10063cc:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10063d0:	e3010904 	movw	r0, #6404	; 0x1904
 10063d4:	e30013d1 	movw	r1, #977	; 0x3d1
 10063d8:	e3400101 	movt	r0, #257	; 0x101
 10063dc:	eb0001f7 	bl	1006bc0 <Xil_Assert>
 10063e0:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10063e4:	e3a02001 	mov	r2, #1
 10063e8:	e3403101 	movt	r3, #257	; 0x101
 10063ec:	e5832000 	str	r2, [r3]
	XScuGic_DistWriteReg(InstancePtr,
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id),
			RegValue);
#endif
}
 10063f0:	e8bd8010 	pop	{r4, pc}

010063f4 <XScuGic_Disable>:
{
 10063f4:	e92d4070 	push	{r4, r5, r6, lr}
	u8 Cpu_Id = (u8)CpuId;
 10063f8:	e3083030 	movw	r3, #32816	; 0x8030
	Xil_AssertVoid(InstancePtr != NULL);
 10063fc:	e2506000 	subs	r6, r0, #0
	u8 Cpu_Id = (u8)CpuId;
 1006400:	e3403101 	movt	r3, #257	; 0x101
{
 1006404:	e1a04001 	mov	r4, r1
	u8 Cpu_Id = (u8)CpuId;
 1006408:	e5931000 	ldr	r1, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 100640c:	0a000024 	beq	10064a4 <XScuGic_Disable+0xb0>
 1006410:	e3095bf8 	movw	r5, #39928	; 0x9bf8
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006414:	e354005e 	cmp	r4, #94	; 0x5e
	Xil_AssertVoid(InstancePtr != NULL);
 1006418:	e3405101 	movt	r5, #257	; 0x101
 100641c:	e3a03000 	mov	r3, #0
 1006420:	e5853000 	str	r3, [r5]
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006424:	8a000017 	bhi	1006488 <XScuGic_Disable+0x94>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006428:	e5962004 	ldr	r2, [r6, #4]
 100642c:	e3013111 	movw	r3, #4369	; 0x1111
 1006430:	e3413111 	movt	r3, #4369	; 0x1111
 1006434:	e1520003 	cmp	r2, r3
 1006438:	1a00000b 	bne	100646c <XScuGic_Disable+0x78>
	XScuGic_InterruptUnmapFromCpu(InstancePtr, Cpu_Id, Int_Id);
 100643c:	e1a02004 	mov	r2, r4
 1006440:	e6ef1071 	uxtb	r1, r1
 1006444:	ebffffcd 	bl	1006380 <XScuGic_InterruptUnmapFromCpu>
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1006448:	e5962000 	ldr	r2, [r6]
	Mask = 0x00000001U << (Int_Id % 32U);
 100644c:	e204101f 	and	r1, r4, #31
 1006450:	e3a03001 	mov	r3, #1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 1006454:	e1a042a4 	lsr	r4, r4, #5
	Mask = 0x00000001U << (Int_Id % 32U);
 1006458:	e1a03113 	lsl	r3, r3, r1
	XScuGic_DistWriteReg(InstancePtr, (u32)XSCUGIC_DISABLE_OFFSET +
 100645c:	e5922008 	ldr	r2, [r2, #8]
 1006460:	e2844060 	add	r4, r4, #96	; 0x60
 1006464:	e7823104 	str	r3, [r2, r4, lsl #2]
 1006468:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100646c:	e3010904 	movw	r0, #6404	; 0x1904
 1006470:	e3a01f9e 	mov	r1, #632	; 0x278
 1006474:	e3400101 	movt	r0, #257	; 0x101
 1006478:	eb0001d0 	bl	1006bc0 <Xil_Assert>
 100647c:	e3a03001 	mov	r3, #1
 1006480:	e5853000 	str	r3, [r5]
}
 1006484:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS);
 1006488:	e3010904 	movw	r0, #6404	; 0x1904
 100648c:	e3001277 	movw	r1, #631	; 0x277
 1006490:	e3400101 	movt	r0, #257	; 0x101
 1006494:	eb0001c9 	bl	1006bc0 <Xil_Assert>
 1006498:	e3a03001 	mov	r3, #1
 100649c:	e5853000 	str	r3, [r5]
 10064a0:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10064a4:	e3010904 	movw	r0, #6404	; 0x1904
 10064a8:	e3001276 	movw	r1, #630	; 0x276
 10064ac:	e3400101 	movt	r0, #257	; 0x101
 10064b0:	eb0001c2 	bl	1006bc0 <Xil_Assert>
 10064b4:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10064b8:	e3a02001 	mov	r2, #1
 10064bc:	e3403101 	movt	r3, #257	; 0x101
 10064c0:	e5832000 	str	r2, [r3]
 10064c4:	e8bd8070 	pop	{r4, r5, r6, pc}

010064c8 <XScuGic_UnmapAllInterruptsFromCpu>:
{
	u32 Int_Id;
	u32 Target_Cpu;
	u32 LocalCpuID = (1U << Cpu_Id);

	Xil_AssertVoid(InstancePtr != NULL);
 10064c8:	e3500000 	cmp	r0, #0
{
 10064cc:	e92d4010 	push	{r4, lr}
	u32 LocalCpuID = (1U << Cpu_Id);
 10064d0:	e3a04001 	mov	r4, #1
 10064d4:	e1a01114 	lsl	r1, r4, r1
	Xil_AssertVoid(InstancePtr != NULL);
 10064d8:	0a000011 	beq	1006524 <XScuGic_UnmapAllInterruptsFromCpu+0x5c>

	LocalCpuID |= LocalCpuID << 8U;
 10064dc:	e1811401 	orr	r1, r1, r1, lsl #8
	Xil_AssertVoid(InstancePtr != NULL);
 10064e0:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10064e4:	e3403101 	movt	r3, #257	; 0x101
	LocalCpuID |= LocalCpuID << 16U;

	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
			Int_Id = Int_Id+4U) {

		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 10064e8:	e590c000 	ldr	ip, [r0]
	LocalCpuID |= LocalCpuID << 16U;
 10064ec:	e1811801 	orr	r1, r1, r1, lsl #16
	Xil_AssertVoid(InstancePtr != NULL);
 10064f0:	e3a02000 	mov	r2, #0
 10064f4:	e5832000 	str	r2, [r3]
	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
 10064f8:	e3a03020 	mov	r3, #32
 10064fc:	e1e00001 	mvn	r0, r1
		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 1006500:	e59c2008 	ldr	r2, [ip, #8]
 1006504:	e2822b02 	add	r2, r2, #2048	; 0x800
	return *(volatile u32 *) Addr;
 1006508:	e7921003 	ldr	r1, [r2, r3]
				XSCUGIC_SPI_TARGET_OFFSET_CALC(Int_Id));
		/* Remove LocalCpuID from interrupt target register */
		Target_Cpu &= (~LocalCpuID);
 100650c:	e0011000 	and	r1, r1, r0
	*LocalAddr = Value;
 1006510:	e7821003 	str	r1, [r2, r3]
			Int_Id = Int_Id+4U) {
 1006514:	e2833004 	add	r3, r3, #4
	for (Int_Id = 32U; Int_Id  < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006518:	e3530060 	cmp	r3, #96	; 0x60
 100651c:	1afffff7 	bne	1006500 <XScuGic_UnmapAllInterruptsFromCpu+0x38>
 1006520:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006524:	e3010904 	movw	r0, #6404	; 0x1904
 1006528:	e30013f1 	movw	r1, #1009	; 0x3f1
 100652c:	e3400101 	movt	r0, #257	; 0x101
 1006530:	eb0001a2 	bl	1006bc0 <Xil_Assert>
 1006534:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1006538:	e3403101 	movt	r3, #257	; 0x101
 100653c:	e5834000 	str	r4, [r3]
 1006540:	e8bd8010 	pop	{r4, pc}

01006544 <XScuGic_Stop>:
{
	u32 Int_Id;
	u32 RegValue;
	u32 Target_Cpu;
	u32 DistDisable = 1; /* Track distributor status*/
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1006544:	e3083030 	movw	r3, #32816	; 0x8030

	Xil_AssertVoid(InstancePtr != NULL);
 1006548:	e3500000 	cmp	r0, #0
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 100654c:	e3403101 	movt	r3, #257	; 0x101
{
 1006550:	e92d4070 	push	{r4, r5, r6, lr}
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1006554:	e593e000 	ldr	lr, [r3]
	Xil_AssertVoid(InstancePtr != NULL);
 1006558:	0a000027 	beq	10065fc <XScuGic_Stop+0xb8>
 100655c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1006560:	e3a02000 	mov	r2, #0

	/* If distributor is already disabled, no need to do anything */
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 1006564:	e5904000 	ldr	r4, [r0]
	Xil_AssertVoid(InstancePtr != NULL);
 1006568:	e3403101 	movt	r3, #257	; 0x101
 100656c:	e5832000 	str	r2, [r3]
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 1006570:	e5941008 	ldr	r1, [r4, #8]
	return *(volatile u32 *) Addr;
 1006574:	e5913000 	ldr	r3, [r1]
	if ((RegValue & XSCUGIC_EN_INT_MASK) == 0U) {
 1006578:	e3130001 	tst	r3, #1
 100657c:	08bd8070 	popeq	{r4, r5, r6, pc}
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1006580:	e3a0c001 	mov	ip, #1
	/*
	 * Check if the interrupt are targeted to current cpu only or not.
	 * Also remove current cpu from interrupt target register for all
	 * interrupts.
	 */
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006584:	e3a02020 	mov	r2, #32
	u32 LocalCpuID = ((u32)0x1 << CpuId);
 1006588:	e1a0ee1c 	lsl	lr, ip, lr
	LocalCpuID |= LocalCpuID << 8U;
 100658c:	e18ee40e 	orr	lr, lr, lr, lsl #8
	LocalCpuID |= LocalCpuID << 16U;
 1006590:	e18ee80e 	orr	lr, lr, lr, lsl #16
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006594:	e1e0500e 	mvn	r5, lr
 1006598:	ea000000 	b	10065a0 <XScuGic_Stop+0x5c>
 100659c:	e5941008 	ldr	r1, [r4, #8]
			Int_Id = Int_Id+4U) {

		Target_Cpu = XScuGic_DistReadReg(InstancePtr,
 10065a0:	e2820b02 	add	r0, r2, #2048	; 0x800
			Int_Id = Int_Id+4U) {
 10065a4:	e2822004 	add	r2, r2, #4
 10065a8:	e7903001 	ldr	r3, [r0, r1]
		if ((Target_Cpu != LocalCpuID) && (Target_Cpu != 0)) {
			/*
			 * If any other CPU is also programmed to target
			 * register, GIC distributor can not be disabled.
			 */
			DistDisable = 0;
 10065ac:	e15e0003 	cmp	lr, r3
 10065b0:	13530000 	cmpne	r3, #0
		}

		/* Remove current CPU from interrupt target register */
		Target_Cpu &= (~LocalCpuID);
 10065b4:	e0033005 	and	r3, r3, r5
			DistDisable = 0;
 10065b8:	13a0c000 	movne	ip, #0
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 10065bc:	e3520060 	cmp	r2, #96	; 0x60
	*LocalAddr = Value;
 10065c0:	e7803001 	str	r3, [r0, r1]
 10065c4:	1afffff4 	bne	100659c <XScuGic_Stop+0x58>

	/*
	 * If GIC distributor is safe to be disabled, disable all the interrupt
	 * and then disable distributor.
	 */
	if (DistDisable == 1) {
 10065c8:	e35c0001 	cmp	ip, #1
 10065cc:	18bd8070 	popne	{r4, r5, r6, pc}
		for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
				Int_Id = Int_Id+32U) {
			/*
			 * Disable all the interrupts
			 */
			XScuGic_DistWriteReg(InstancePtr,
 10065d0:	e5941008 	ldr	r1, [r4, #8]
 10065d4:	e3e03000 	mvn	r3, #0
 10065d8:	e3a02000 	mov	r2, #0
 10065dc:	e5813180 	str	r3, [r1, #384]	; 0x180
 10065e0:	e5941008 	ldr	r1, [r4, #8]
 10065e4:	e5813184 	str	r3, [r1, #388]	; 0x184
 10065e8:	e5941008 	ldr	r1, [r4, #8]
 10065ec:	e5813188 	str	r3, [r1, #392]	; 0x188
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 10065f0:	e5943008 	ldr	r3, [r4, #8]
	*LocalAddr = Value;
 10065f4:	e5832000 	str	r2, [r3]
							Int_Id),
			0xFFFFFFFFU);
		}
		XScuGic_DistWriteReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET, 0U);
	}
}
 10065f8:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10065fc:	e3010904 	movw	r0, #6404	; 0x1904
 1006600:	e3001419 	movw	r1, #1049	; 0x419
 1006604:	e3400101 	movt	r0, #257	; 0x101
 1006608:	eb00016c 	bl	1006bc0 <Xil_Assert>
 100660c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1006610:	e3a02001 	mov	r2, #1
 1006614:	e3403101 	movt	r3, #257	; 0x101
 1006618:	e5832000 	str	r2, [r3]
 100661c:	e8bd8070 	pop	{r4, r5, r6, pc}

01006620 <XScuGic_CfgInitialize>:
{
 1006620:	e92d4070 	push	{r4, r5, r6, lr}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006624:	e2504000 	subs	r4, r0, #0
 1006628:	0a000049 	beq	1006754 <XScuGic_CfgInitialize+0x134>
 100662c:	e3095bf8 	movw	r5, #39928	; 0x9bf8
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006630:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006634:	e3405101 	movt	r5, #257	; 0x101
 1006638:	e3a02000 	mov	r2, #0
 100663c:	e5852000 	str	r2, [r5]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006640:	0a00004c 	beq	1006778 <XScuGic_CfgInitialize+0x158>
	if(InstancePtr->IsReady != XIL_COMPONENT_IS_READY) {
 1006644:	e5940004 	ldr	r0, [r4, #4]
 1006648:	e3013111 	movw	r3, #4369	; 0x1111
 100664c:	e3413111 	movt	r3, #4369	; 0x1111
 1006650:	e1500003 	cmp	r0, r3
 1006654:	0a00001e 	beq	10066d4 <XScuGic_CfgInitialize+0xb4>
						= (Xil_InterruptHandler)StubHandler;
 1006658:	e305cd00 	movw	ip, #23808	; 0x5d00
 100665c:	e1a03001 	mov	r3, r1
 1006660:	e340c100 	movt	ip, #256	; 0x100
 1006664:	e2810fbe 	add	r0, r1, #760	; 0x2f8
		InstancePtr->IsReady = 0U;
 1006668:	e5842004 	str	r2, [r4, #4]
		InstancePtr->Config = ConfigPtr;
 100666c:	e5841000 	str	r1, [r4]
			if ((InstancePtr->Config->HandlerTable[Int_Id].Handler
 1006670:	e593200c 	ldr	r2, [r3, #12]
 1006674:	e2833008 	add	r3, r3, #8
			InstancePtr->Config->HandlerTable[Int_Id].CallBackRef =
 1006678:	e5834008 	str	r4, [r3, #8]
			if ((InstancePtr->Config->HandlerTable[Int_Id].Handler
 100667c:	e3520000 	cmp	r2, #0
						= (Xil_InterruptHandler)StubHandler;
 1006680:	0583c004 	streq	ip, [r3, #4]
		for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006684:	e1500003 	cmp	r0, r3
 1006688:	1afffff8 	bne	1006670 <XScuGic_CfgInitialize+0x50>
		XScuGic_Stop(InstancePtr);
 100668c:	e1a00004 	mov	r0, r4
 1006690:	ebffffab 	bl	1006544 <XScuGic_Stop>
	RegValue = XScuGic_DistReadReg(InstancePtr, XSCUGIC_DIST_EN_OFFSET);
 1006694:	e5941000 	ldr	r1, [r4]
	Xil_AssertVoid(InstancePtr != NULL);
 1006698:	e3a03000 	mov	r3, #0
 100669c:	e5853000 	str	r3, [r5]
	return *(volatile u32 *) Addr;
 10066a0:	e5910008 	ldr	r0, [r1, #8]
 10066a4:	e5903000 	ldr	r3, [r0]
	if ((RegValue & XSCUGIC_EN_INT_MASK) == 0U) {
 10066a8:	e2133001 	ands	r3, r3, #1
 10066ac:	0a00000a 	beq	10066dc <XScuGic_CfgInitialize+0xbc>
	XScuGic_CPUWriteReg(InstancePtr, XSCUGIC_CPU_PRIOR_OFFSET, 0xF0U);
 10066b0:	e5912004 	ldr	r2, [r1, #4]
	*LocalAddr = Value;
 10066b4:	e3a0c0f0 	mov	ip, #240	; 0xf0
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 10066b8:	e3013111 	movw	r3, #4369	; 0x1111
 10066bc:	e3a00007 	mov	r0, #7
 10066c0:	e3413111 	movt	r3, #4369	; 0x1111
 10066c4:	e582c004 	str	ip, [r2, #4]
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 10066c8:	e5912004 	ldr	r2, [r1, #4]
	*LocalAddr = Value;
 10066cc:	e5820000 	str	r0, [r2]
 10066d0:	e5843004 	str	r3, [r4, #4]
}
 10066d4:	e3a00000 	mov	r0, #0
 10066d8:	e8bd8070 	pop	{r4, r5, r6, pc}
 10066dc:	e1a0c003 	mov	ip, r3
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 10066e0:	e3a02020 	mov	r2, #32
 10066e4:	e5803000 	str	r3, [r0]
		XScuGic_DistWriteReg(InstancePtr,
 10066e8:	e1a03222 	lsr	r3, r2, #4
 10066ec:	e5910008 	ldr	r0, [r1, #8]
			Int_Id = Int_Id+16U) {
 10066f0:	e2822010 	add	r2, r2, #16
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 10066f4:	e3520060 	cmp	r2, #96	; 0x60
		XScuGic_DistWriteReg(InstancePtr,
 10066f8:	e2833c03 	add	r3, r3, #768	; 0x300
 10066fc:	e780c103 	str	ip, [r0, r3, lsl #2]
	for (Int_Id = 32U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006700:	1afffff8 	bne	10066e8 <XScuGic_CfgInitialize+0xc8>
 1006704:	e30a00a0 	movw	r0, #41120	; 0xa0a0
	for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006708:	e3a03000 	mov	r3, #0
 100670c:	e34a00a0 	movt	r0, #41120	; 0xa0a0
		XScuGic_DistWriteReg(InstancePtr,
 1006710:	e5912008 	ldr	r2, [r1, #8]
 1006714:	e2822b01 	add	r2, r2, #1024	; 0x400
 1006718:	e7820003 	str	r0, [r2, r3]
			Int_Id = Int_Id+4U) {
 100671c:	e2833004 	add	r3, r3, #4
	for (Int_Id = 0U; Int_Id < XSCUGIC_MAX_NUM_INTR_INPUTS;
 1006720:	e3530060 	cmp	r3, #96	; 0x60
 1006724:	1afffff9 	bne	1006710 <XScuGic_CfgInitialize+0xf0>
		XScuGic_DistWriteReg(InstancePtr,
 1006728:	e5910008 	ldr	r0, [r1, #8]
 100672c:	e3e03000 	mvn	r3, #0
 1006730:	e3a02001 	mov	r2, #1
 1006734:	e5803180 	str	r3, [r0, #384]	; 0x180
 1006738:	e5910008 	ldr	r0, [r1, #8]
 100673c:	e5803184 	str	r3, [r0, #388]	; 0x184
 1006740:	e5910008 	ldr	r0, [r1, #8]
 1006744:	e5803188 	str	r3, [r0, #392]	; 0x188
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
 1006748:	e5913008 	ldr	r3, [r1, #8]
	*LocalAddr = Value;
 100674c:	e5832000 	str	r2, [r3]
 1006750:	eaffffd6 	b	10066b0 <XScuGic_CfgInitialize+0x90>
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006754:	e3010904 	movw	r0, #6404	; 0x1904
 1006758:	e3001181 	movw	r1, #385	; 0x181
 100675c:	e3400101 	movt	r0, #257	; 0x101
 1006760:	eb000116 	bl	1006bc0 <Xil_Assert>
 1006764:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1006768:	e3a02001 	mov	r2, #1
 100676c:	e3403101 	movt	r3, #257	; 0x101
 1006770:	e5832000 	str	r2, [r3]
 1006774:	eaffffd6 	b	10066d4 <XScuGic_CfgInitialize+0xb4>
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006778:	e3010904 	movw	r0, #6404	; 0x1904
 100677c:	e3001182 	movw	r1, #386	; 0x182
 1006780:	e3400101 	movt	r0, #257	; 0x101
 1006784:	eb00010d 	bl	1006bc0 <Xil_Assert>
 1006788:	e3a03001 	mov	r3, #1
 100678c:	e5853000 	str	r3, [r5]
 1006790:	eaffffcf 	b	10066d4 <XScuGic_CfgInitialize+0xb4>

01006794 <XScuGic_SetCpuID>:
* @note		None
*
*****************************************************************************/
void XScuGic_SetCpuID(u32 CpuCoreId)
{
	Xil_AssertVoid(CpuCoreId <= 1U);
 1006794:	e3500001 	cmp	r0, #1
 1006798:	8a000007 	bhi	10067bc <XScuGic_SetCpuID+0x28>
 100679c:	e3092bf8 	movw	r2, #39928	; 0x9bf8

	CpuId = CpuCoreId;
 10067a0:	e3083030 	movw	r3, #32816	; 0x8030
	Xil_AssertVoid(CpuCoreId <= 1U);
 10067a4:	e3402101 	movt	r2, #257	; 0x101
 10067a8:	e3a01000 	mov	r1, #0
	CpuId = CpuCoreId;
 10067ac:	e3403101 	movt	r3, #257	; 0x101
	Xil_AssertVoid(CpuCoreId <= 1U);
 10067b0:	e5821000 	str	r1, [r2]
	CpuId = CpuCoreId;
 10067b4:	e5830000 	str	r0, [r3]
 10067b8:	e12fff1e 	bx	lr
	Xil_AssertVoid(CpuCoreId <= 1U);
 10067bc:	e3010904 	movw	r0, #6404	; 0x1904
{
 10067c0:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(CpuCoreId <= 1U);
 10067c4:	e300145d 	movw	r1, #1117	; 0x45d
 10067c8:	e3400101 	movt	r0, #257	; 0x101
 10067cc:	eb0000fb 	bl	1006bc0 <Xil_Assert>
 10067d0:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10067d4:	e3a02001 	mov	r2, #1
 10067d8:	e3403101 	movt	r3, #257	; 0x101
 10067dc:	e5832000 	str	r2, [r3]
}
 10067e0:	e8bd8010 	pop	{r4, pc}

010067e4 <XScuGic_GetCpuID>:
* @note        None.
*
*****************************************************************************/
u32 XScuGic_GetCpuID(void)
{
	return CpuId;
 10067e4:	e3083030 	movw	r3, #32816	; 0x8030
 10067e8:	e3403101 	movt	r3, #257	; 0x101
}
 10067ec:	e5930000 	ldr	r0, [r3]
 10067f0:	e12fff1e 	bx	lr

010067f4 <XScuGic_LookupConfig>:
{
	XScuGic_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < (u32)XPAR_SCUGIC_NUM_INSTANCES; Index++) {
		if (XScuGic_ConfigTable[Index].DeviceId == DeviceId) {
 10067f4:	e3013b80 	movw	r3, #7040	; 0x1b80
 10067f8:	e3403101 	movt	r3, #257	; 0x101
 10067fc:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XScuGic_Config *)CfgPtr;
}
 1006800:	e1520000 	cmp	r2, r0
 1006804:	01a00003 	moveq	r0, r3
 1006808:	13a00000 	movne	r0, #0
 100680c:	e12fff1e 	bx	lr

01006810 <XScuTimer_CfgInitialize>:
* @note		None.
*
******************************************************************************/
s32 XScuTimer_CfgInitialize(XScuTimer *InstancePtr,
			 XScuTimer_Config *ConfigPtr, u32 EffectiveAddress)
{
 1006810:	e92d4070 	push	{r4, r5, r6, lr}
	s32 Status;
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006814:	e2505000 	subs	r5, r0, #0
 1006818:	0a000016 	beq	1006878 <XScuTimer_CfgInitialize+0x68>
 100681c:	e3096bf8 	movw	r6, #39928	; 0x9bf8
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006820:	e3510000 	cmp	r1, #0
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006824:	e3406101 	movt	r6, #257	; 0x101
 1006828:	e3a03000 	mov	r3, #0
 100682c:	e1a04001 	mov	r4, r1
 1006830:	e5863000 	str	r3, [r6]
	Xil_AssertNonvoid(ConfigPtr != NULL);
 1006834:	0a000019 	beq	10068a0 <XScuTimer_CfgInitialize+0x90>
	 * If the device is started, disallow the initialize and return a
	 * status indicating it is started. This allows the user to stop the
	 * device and reinitialize, but prevents a user from inadvertently
	 * initializing.
	 */
	if (InstancePtr->IsStarted != XIL_COMPONENT_IS_STARTED) {
 1006838:	e595000c 	ldr	r0, [r5, #12]
 100683c:	e3021222 	movw	r1, #8738	; 0x2222
 1006840:	e3421222 	movt	r1, #8738	; 0x2222
 1006844:	e1500001 	cmp	r0, r1
 1006848:	0a000008 	beq	1006870 <XScuTimer_CfgInitialize+0x60>
		/*
		 * Copy configuration into the instance structure.
		 */
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 100684c:	e1d4c0b0 	ldrh	ip, [r4]
		InstancePtr->IsStarted = (u32)0;

		/*
		 * Indicate the instance is ready to use, successfully initialized.
		 */
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1006850:	e3011111 	movw	r1, #4369	; 0x1111
 1006854:	e3411111 	movt	r1, #4369	; 0x1111

		Status =(s32)XST_SUCCESS;
 1006858:	e1a00003 	mov	r0, r3
		InstancePtr->Config.BaseAddr = EffectiveAddress;
 100685c:	e5852004 	str	r2, [r5, #4]
		InstancePtr->IsStarted = (u32)0;
 1006860:	e585300c 	str	r3, [r5, #12]
		InstancePtr->Config.DeviceId = ConfigPtr->DeviceId;
 1006864:	e1c5c0b0 	strh	ip, [r5]
		InstancePtr->IsReady = XIL_COMPONENT_IS_READY;
 1006868:	e5851008 	str	r1, [r5, #8]
	}
	else {
		Status = (s32)XST_DEVICE_IS_STARTED;
	}
	return Status;
}
 100686c:	e8bd8070 	pop	{r4, r5, r6, pc}
		Status = (s32)XST_DEVICE_IS_STARTED;
 1006870:	e3a00005 	mov	r0, #5
 1006874:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006878:	e3010910 	movw	r0, #6416	; 0x1910
 100687c:	e3a01054 	mov	r1, #84	; 0x54
 1006880:	e3400101 	movt	r0, #257	; 0x101
 1006884:	eb0000cd 	bl	1006bc0 <Xil_Assert>
 1006888:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 100688c:	e3a02001 	mov	r2, #1
 1006890:	e3403101 	movt	r3, #257	; 0x101
 1006894:	e1a00005 	mov	r0, r5
 1006898:	e5832000 	str	r2, [r3]
 100689c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(ConfigPtr != NULL);
 10068a0:	e3010910 	movw	r0, #6416	; 0x1910
 10068a4:	e3a01055 	mov	r1, #85	; 0x55
 10068a8:	e3400101 	movt	r0, #257	; 0x101
 10068ac:	eb0000c3 	bl	1006bc0 <Xil_Assert>
 10068b0:	e3a03001 	mov	r3, #1
 10068b4:	e1a00004 	mov	r0, r4
 10068b8:	e5863000 	str	r3, [r6]
 10068bc:	e8bd8070 	pop	{r4, r5, r6, pc}

010068c0 <XScuTimer_Start>:
******************************************************************************/
void XScuTimer_Start(XScuTimer *InstancePtr)
{
	u32 Register;

	Xil_AssertVoid(InstancePtr != NULL);
 10068c0:	e3500000 	cmp	r0, #0
{
 10068c4:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10068c8:	0a000017 	beq	100692c <XScuTimer_Start+0x6c>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10068cc:	e5901008 	ldr	r1, [r0, #8]
 10068d0:	e3013111 	movw	r3, #4369	; 0x1111
 10068d4:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10068d8:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 10068dc:	e3404101 	movt	r4, #257	; 0x101
 10068e0:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10068e4:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 10068e8:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10068ec:	1a000007 	bne	1006910 <XScuTimer_Start+0x50>

	/*
	 * Read the contents of the Control register.
	 */
	Register = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 10068f0:	e5901004 	ldr	r1, [r0, #4]
			XSCUTIMER_CONTROL_OFFSET, Register);

	/*
	 * Indicate that the device is started.
	 */
	InstancePtr->IsStarted = XIL_COMPONENT_IS_STARTED;
 10068f4:	e3022222 	movw	r2, #8738	; 0x2222
 10068f8:	e3422222 	movt	r2, #8738	; 0x2222
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 10068fc:	e5913008 	ldr	r3, [r1, #8]
	Register |= XSCUTIMER_CONTROL_ENABLE_MASK;
 1006900:	e3833001 	orr	r3, r3, #1
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1006904:	e5813008 	str	r3, [r1, #8]
	InstancePtr->IsStarted = XIL_COMPONENT_IS_STARTED;
 1006908:	e580200c 	str	r2, [r0, #12]
 100690c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006910:	e3010910 	movw	r0, #6416	; 0x1910
 1006914:	e3a01089 	mov	r1, #137	; 0x89
 1006918:	e3400101 	movt	r0, #257	; 0x101
 100691c:	eb0000a7 	bl	1006bc0 <Xil_Assert>
 1006920:	e3a03001 	mov	r3, #1
 1006924:	e5843000 	str	r3, [r4]
}
 1006928:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 100692c:	e3010910 	movw	r0, #6416	; 0x1910
 1006930:	e3a01088 	mov	r1, #136	; 0x88
 1006934:	e3400101 	movt	r0, #257	; 0x101
 1006938:	eb0000a0 	bl	1006bc0 <Xil_Assert>
 100693c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1006940:	e3a02001 	mov	r2, #1
 1006944:	e3403101 	movt	r3, #257	; 0x101
 1006948:	e5832000 	str	r2, [r3]
 100694c:	e8bd8010 	pop	{r4, pc}

01006950 <XScuTimer_Stop>:
******************************************************************************/
void XScuTimer_Stop(XScuTimer *InstancePtr)
{
	u32 Register;

	Xil_AssertVoid(InstancePtr != NULL);
 1006950:	e3500000 	cmp	r0, #0
{
 1006954:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 1006958:	0a000015 	beq	10069b4 <XScuTimer_Stop+0x64>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100695c:	e5901008 	ldr	r1, [r0, #8]
 1006960:	e3013111 	movw	r3, #4369	; 0x1111
 1006964:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 1006968:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 100696c:	e3404101 	movt	r4, #257	; 0x101
 1006970:	e3a02000 	mov	r2, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006974:	e1510003 	cmp	r1, r3
	Xil_AssertVoid(InstancePtr != NULL);
 1006978:	e5842000 	str	r2, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 100697c:	1a000005 	bne	1006998 <XScuTimer_Stop+0x48>

	/*
	 * Read the contents of the Control register.
	 */
	Register = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1006980:	e5901004 	ldr	r1, [r0, #4]
	return *(volatile u32 *) Addr;
 1006984:	e5913008 	ldr	r3, [r1, #8]
				  XSCUTIMER_CONTROL_OFFSET);

	/*
	 * Clear the 'timer enable' bit in the register.
	 */
	Register &= (u32)(~XSCUTIMER_CONTROL_ENABLE_MASK);
 1006988:	e3c33001 	bic	r3, r3, #1
	*LocalAddr = Value;
 100698c:	e5813008 	str	r3, [r1, #8]
			XSCUTIMER_CONTROL_OFFSET, Register);

	/*
	 * Indicate that the device is stopped.
	 */
	InstancePtr->IsStarted = (u32)0;
 1006990:	e580200c 	str	r2, [r0, #12]
 1006994:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006998:	e3010910 	movw	r0, #6416	; 0x1910
 100699c:	e3a010b3 	mov	r1, #179	; 0xb3
 10069a0:	e3400101 	movt	r0, #257	; 0x101
 10069a4:	eb000085 	bl	1006bc0 <Xil_Assert>
 10069a8:	e3a03001 	mov	r3, #1
 10069ac:	e5843000 	str	r3, [r4]
}
 10069b0:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 10069b4:	e3010910 	movw	r0, #6416	; 0x1910
 10069b8:	e3a010b2 	mov	r1, #178	; 0xb2
 10069bc:	e3400101 	movt	r0, #257	; 0x101
 10069c0:	eb00007e 	bl	1006bc0 <Xil_Assert>
 10069c4:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 10069c8:	e3a02001 	mov	r2, #1
 10069cc:	e3403101 	movt	r3, #257	; 0x101
 10069d0:	e5832000 	str	r2, [r3]
 10069d4:	e8bd8010 	pop	{r4, pc}

010069d8 <XScuTimer_SetPrescaler>:
	u32 ControlReg;

	/*
	 * Assert to validate input arguments.
	 */
	Xil_AssertVoid(InstancePtr != NULL);
 10069d8:	e3500000 	cmp	r0, #0
{
 10069dc:	e92d4010 	push	{r4, lr}
	Xil_AssertVoid(InstancePtr != NULL);
 10069e0:	0a000015 	beq	1006a3c <XScuTimer_SetPrescaler+0x64>
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10069e4:	e590e008 	ldr	lr, [r0, #8]
 10069e8:	e3012111 	movw	r2, #4369	; 0x1111
 10069ec:	e3412111 	movt	r2, #4369	; 0x1111
	Xil_AssertVoid(InstancePtr != NULL);
 10069f0:	e3094bf8 	movw	r4, #39928	; 0x9bf8
 10069f4:	e3404101 	movt	r4, #257	; 0x101
 10069f8:	e3a0c000 	mov	ip, #0
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 10069fc:	e15e0002 	cmp	lr, r2
	Xil_AssertVoid(InstancePtr != NULL);
 1006a00:	e584c000 	str	ip, [r4]
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006a04:	1a000005 	bne	1006a20 <XScuTimer_SetPrescaler+0x48>
	/*
	 * Read the Timer control register.
	 */
	ControlReg = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1006a08:	e5902004 	ldr	r2, [r0, #4]
	return *(volatile u32 *) Addr;
 1006a0c:	e5923008 	ldr	r3, [r2, #8]
					XSCUTIMER_CONTROL_OFFSET);

	/*
	 * Clear all of the prescaler control bits in the register.
	 */
	ControlReg &= (u32)(~XSCUTIMER_CONTROL_PRESCALER_MASK);
 1006a10:	e3c33cff 	bic	r3, r3, #65280	; 0xff00

	/*
	 * Set the prescaler value.
	 */
	ControlReg |= (((u32)PrescalerValue) << XSCUTIMER_CONTROL_PRESCALER_SHIFT);
 1006a14:	e1833401 	orr	r3, r3, r1, lsl #8
	*LocalAddr = Value;
 1006a18:	e5823008 	str	r3, [r2, #8]
 1006a1c:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006a20:	e3010910 	movw	r0, #6416	; 0x1910
 1006a24:	e3a010e1 	mov	r1, #225	; 0xe1
 1006a28:	e3400101 	movt	r0, #257	; 0x101
 1006a2c:	eb000063 	bl	1006bc0 <Xil_Assert>
 1006a30:	e3a03001 	mov	r3, #1
 1006a34:	e5843000 	str	r3, [r4]
	/*
	 * Write the register with the new values.
	 */
	XScuTimer_WriteReg(InstancePtr->Config.BaseAddr,
			  XSCUTIMER_CONTROL_OFFSET, ControlReg);
}
 1006a38:	e8bd8010 	pop	{r4, pc}
	Xil_AssertVoid(InstancePtr != NULL);
 1006a3c:	e3010910 	movw	r0, #6416	; 0x1910
 1006a40:	e3a010e0 	mov	r1, #224	; 0xe0
 1006a44:	e3400101 	movt	r0, #257	; 0x101
 1006a48:	eb00005c 	bl	1006bc0 <Xil_Assert>
 1006a4c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1006a50:	e3a02001 	mov	r2, #1
 1006a54:	e3403101 	movt	r3, #257	; 0x101
 1006a58:	e5832000 	str	r2, [r3]
 1006a5c:	e8bd8010 	pop	{r4, pc}

01006a60 <XScuTimer_GetPrescaler>:
*
* @note		None.
*
****************************************************************************/
u8 XScuTimer_GetPrescaler(XScuTimer *InstancePtr)
{
 1006a60:	e92d4070 	push	{r4, r5, r6, lr}
	u32 ControlReg;

	/*
	 * Assert to validate input arguments.
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006a64:	e2506000 	subs	r6, r0, #0
 1006a68:	0a000014 	beq	1006ac0 <XScuTimer_GetPrescaler+0x60>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006a6c:	e5962008 	ldr	r2, [r6, #8]
 1006a70:	e3013111 	movw	r3, #4369	; 0x1111
 1006a74:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006a78:	e3095bf8 	movw	r5, #39928	; 0x9bf8
 1006a7c:	e3405101 	movt	r5, #257	; 0x101
 1006a80:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006a84:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006a88:	e5854000 	str	r4, [r5]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006a8c:	1a000003 	bne	1006aa0 <XScuTimer_GetPrescaler+0x40>

	/*
	 * Read the Timer control register.
	 */
	ControlReg = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1006a90:	e5963004 	ldr	r3, [r6, #4]
	return *(volatile u32 *) Addr;
 1006a94:	e5930008 	ldr	r0, [r3, #8]
				    XSCUTIMER_CONTROL_OFFSET);
	ControlReg &= XSCUTIMER_CONTROL_PRESCALER_MASK;

	return (u8)(ControlReg >> XSCUTIMER_CONTROL_PRESCALER_SHIFT);
 1006a98:	e7e70450 	ubfx	r0, r0, #8, #8
 1006a9c:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006aa0:	e3010910 	movw	r0, #6416	; 0x1910
 1006aa4:	e300110d 	movw	r1, #269	; 0x10d
 1006aa8:	e3400101 	movt	r0, #257	; 0x101
 1006aac:	eb000043 	bl	1006bc0 <Xil_Assert>
 1006ab0:	e3a03001 	mov	r3, #1
 1006ab4:	e1a00004 	mov	r0, r4
 1006ab8:	e5853000 	str	r3, [r5]
}
 1006abc:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006ac0:	e3010910 	movw	r0, #6416	; 0x1910
 1006ac4:	e3a01f43 	mov	r1, #268	; 0x10c
 1006ac8:	e3400101 	movt	r0, #257	; 0x101
 1006acc:	eb00003b 	bl	1006bc0 <Xil_Assert>
 1006ad0:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1006ad4:	e3a02001 	mov	r2, #1
 1006ad8:	e3403101 	movt	r3, #257	; 0x101
 1006adc:	e1a00006 	mov	r0, r6
 1006ae0:	e5832000 	str	r2, [r3]
 1006ae4:	e8bd8070 	pop	{r4, r5, r6, pc}

01006ae8 <XScuTimer_SelfTest>:
*
* @note		None.
*
******************************************************************************/
s32 XScuTimer_SelfTest(XScuTimer *InstancePtr)
{
 1006ae8:	e92d4070 	push	{r4, r5, r6, lr}

	/*
	 * Assert to ensure the inputs are valid and the instance has been
	 * initialized.
	 */
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006aec:	e2505000 	subs	r5, r0, #0
 1006af0:	0a000021 	beq	1006b7c <XScuTimer_SelfTest+0x94>
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006af4:	e5952008 	ldr	r2, [r5, #8]
 1006af8:	e3013111 	movw	r3, #4369	; 0x1111
 1006afc:	e3413111 	movt	r3, #4369	; 0x1111
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006b00:	e3096bf8 	movw	r6, #39928	; 0x9bf8
 1006b04:	e3406101 	movt	r6, #257	; 0x101
 1006b08:	e3a04000 	mov	r4, #0
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006b0c:	e1520003 	cmp	r2, r3
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006b10:	e5864000 	str	r4, [r6]
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006b14:	1a000010 	bne	1006b5c <XScuTimer_SelfTest+0x74>

	/*
	 * Save the contents of the Control Register and stop the timer.
	 */
	CtrlOrig = XScuTimer_ReadReg(InstancePtr->Config.BaseAddr,
 1006b18:	e5952004 	ldr	r2, [r5, #4]
	*LocalAddr = Value;
 1006b1c:	e30f400f 	movw	r4, #61455	; 0xf00f
 1006b20:	e34a455a 	movt	r4, #42330	; 0xa55a
	return *(volatile u32 *) Addr;
 1006b24:	e5923008 	ldr	r3, [r2, #8]
				  XSCUTIMER_CONTROL_OFFSET);
	Register = CtrlOrig & (u32)(~XSCUTIMER_CONTROL_ENABLE_MASK);
 1006b28:	e3c31001 	bic	r1, r3, #1
	*LocalAddr = Value;
 1006b2c:	e5821008 	str	r1, [r2, #8]
	return *(volatile u32 *) Addr;
 1006b30:	e5952004 	ldr	r2, [r5, #4]
 1006b34:	e5921000 	ldr	r1, [r2]
	*LocalAddr = Value;
 1006b38:	e5824000 	str	r4, [r2]
	return *(volatile u32 *) Addr;
 1006b3c:	e5952004 	ldr	r2, [r5, #4]
 1006b40:	e5920000 	ldr	r0, [r2]
	*LocalAddr = Value;
 1006b44:	e5821000 	str	r1, [r2]

	/*
	 * Restore the contents of the Load Register and Control Register.
	 */
	XScuTimer_LoadTimer(InstancePtr, LoadOrig);
	XScuTimer_WriteReg(InstancePtr->Config.BaseAddr,
 1006b48:	e5952004 	ldr	r2, [r5, #4]

	/*
	 * Return a Failure if the contents of the Load Register do not
	 * match with the value written to it.
	 */
	if (Register != XSCUTIMER_SELFTEST_VALUE) {
 1006b4c:	e0500004 	subs	r0, r0, r4
 1006b50:	13a00001 	movne	r0, #1
 1006b54:	e5823008 	str	r3, [r2, #8]
 1006b58:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr->IsReady == XIL_COMPONENT_IS_READY);
 1006b5c:	e301091c 	movw	r0, #6428	; 0x191c
 1006b60:	e3a0105b 	mov	r1, #91	; 0x5b
 1006b64:	e3400101 	movt	r0, #257	; 0x101
 1006b68:	eb000014 	bl	1006bc0 <Xil_Assert>
 1006b6c:	e3a03001 	mov	r3, #1
 1006b70:	e1a00004 	mov	r0, r4
 1006b74:	e5863000 	str	r3, [r6]
	else {
		Status = (s32)XST_SUCCESS;
	}

	return Status;
}
 1006b78:	e8bd8070 	pop	{r4, r5, r6, pc}
	Xil_AssertNonvoid(InstancePtr != NULL);
 1006b7c:	e301091c 	movw	r0, #6428	; 0x191c
 1006b80:	e3a0105a 	mov	r1, #90	; 0x5a
 1006b84:	e3400101 	movt	r0, #257	; 0x101
 1006b88:	eb00000c 	bl	1006bc0 <Xil_Assert>
 1006b8c:	e3093bf8 	movw	r3, #39928	; 0x9bf8
 1006b90:	e3a02001 	mov	r2, #1
 1006b94:	e3403101 	movt	r3, #257	; 0x101
 1006b98:	e1a00005 	mov	r0, r5
 1006b9c:	e5832000 	str	r2, [r3]
 1006ba0:	e8bd8070 	pop	{r4, r5, r6, pc}

01006ba4 <XScuTimer_LookupConfig>:
{
	XScuTimer_Config *CfgPtr = NULL;
	u32 Index;

	for (Index = 0U; Index < XPAR_XSCUTIMER_NUM_INSTANCES; Index++) {
		if (XScuTimer_ConfigTable[Index].DeviceId == DeviceId) {
 1006ba4:	e3013b3c 	movw	r3, #6972	; 0x1b3c
 1006ba8:	e3403101 	movt	r3, #257	; 0x101
 1006bac:	e1d320b0 	ldrh	r2, [r3]
			break;
		}
	}

	return (XScuTimer_Config *)CfgPtr;
}
 1006bb0:	e1520000 	cmp	r2, r0
 1006bb4:	01a00003 	moveq	r0, r3
 1006bb8:	13a00000 	movne	r0, #0
 1006bbc:	e12fff1e 	bx	lr

01006bc0 <Xil_Assert>:
*
******************************************************************************/
void Xil_Assert(const char8 *File, s32 Line)
{
	/* if the callback has been set then invoke it */
	if (Xil_AssertCallbackRoutine != 0) {
 1006bc0:	e3083034 	movw	r3, #32820	; 0x8034
 1006bc4:	e3403101 	movt	r3, #257	; 0x101
 1006bc8:	e5933000 	ldr	r3, [r3]
 1006bcc:	e3530000 	cmp	r3, #0
 1006bd0:	0a000009 	beq	1006bfc <Xil_Assert+0x3c>
{
 1006bd4:	e92d4010 	push	{r4, lr}
		(*Xil_AssertCallbackRoutine)(File, Line);
 1006bd8:	e12fff33 	blx	r3
	}

	/* if specified, wait indefinitely such that the assert will show up
	 * in testing
	 */
	while (Xil_AssertWait != 0) {
 1006bdc:	e3013b44 	movw	r3, #6980	; 0x1b44
 1006be0:	e3403101 	movt	r3, #257	; 0x101
 1006be4:	e5933000 	ldr	r3, [r3]
 1006be8:	e3530000 	cmp	r3, #0
 1006bec:	08bd8010 	popeq	{r4, pc}
 1006bf0:	e3530000 	cmp	r3, #0
 1006bf4:	1afffffb 	bne	1006be8 <Xil_Assert+0x28>
 1006bf8:	e8bd8010 	pop	{r4, pc}
 1006bfc:	e3013b44 	movw	r3, #6980	; 0x1b44
 1006c00:	e3403101 	movt	r3, #257	; 0x101
 1006c04:	e5933000 	ldr	r3, [r3]
 1006c08:	e3530000 	cmp	r3, #0
 1006c0c:	012fff1e 	bxeq	lr
 1006c10:	e3530000 	cmp	r3, #0
 1006c14:	1afffffb 	bne	1006c08 <Xil_Assert+0x48>
 1006c18:	e12fff1e 	bx	lr

01006c1c <Xil_AssertSetCallback>:
* @note     This function has no effect if NDEBUG is set
*
******************************************************************************/
void Xil_AssertSetCallback(Xil_AssertCallback Routine)
{
	Xil_AssertCallbackRoutine = Routine;
 1006c1c:	e3083034 	movw	r3, #32820	; 0x8034
 1006c20:	e3403101 	movt	r3, #257	; 0x101
 1006c24:	e5830000 	str	r0, [r3]
}
 1006c28:	e12fff1e 	bx	lr

01006c2c <XNullHandler>:
*
******************************************************************************/
void XNullHandler(void *NullParameter)
{
	(void) NullParameter;
}
 1006c2c:	e12fff1e 	bx	lr

01006c30 <print>:
 * print -- do a raw print of a string
 */
#include "xil_printf.h"

void print(const char8 *ptr)
{
 1006c30:	e92d4010 	push	{r4, lr}
 1006c34:	e1a04000 	mov	r4, r0
#if HYP_GUEST && EL1_NONSECURE && XEN_USE_PV_CONSOLE
	XPVXenConsole_Write(ptr);
#else
#ifdef STDOUT_BASEADDRESS
  while (*ptr != (char8)0) {
 1006c38:	e5d00000 	ldrb	r0, [r0]
 1006c3c:	e3500000 	cmp	r0, #0
 1006c40:	08bd8010 	popeq	{r4, pc}
    outbyte (*ptr);
 1006c44:	eb00025e 	bl	10075c4 <outbyte>
  while (*ptr != (char8)0) {
 1006c48:	e5f40001 	ldrb	r0, [r4, #1]!
 1006c4c:	e3500000 	cmp	r0, #0
 1006c50:	1afffffb 	bne	1006c44 <print+0x14>
 1006c54:	e8bd8010 	pop	{r4, pc}

01006c58 <Xil_DCacheInvalidateLine>:
****************************************************************************/
void Xil_DCacheInvalidateLine(u32 adr)
{
	u32 currmask;

	currmask = mfcpsr();
 1006c58:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1006c5c:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1006c60:	e129f002 	msr	CPSR_fc, r2
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1006c64:	e3a02a02 	mov	r2, #8192	; 0x2000
 1006c68:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1006c6c:	e5820770 	str	r0, [r2, #1904]	; 0x770
****************************************************************************/
void Xil_L2CacheInvalidateLine(u32 adr)
{
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_PA_OFFSET, (u32)adr);
	/* synchronize the processor */
	dsb();
 1006c70:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1006c74:	e3a02000 	mov	r2, #0
 1006c78:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1006c7c:	e3c0001f 	bic	r0, r0, #31
 1006c80:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
	dsb();
 1006c84:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1006c88:	e129f003 	msr	CPSR_fc, r3
}
 1006c8c:	e12fff1e 	bx	lr

01006c90 <Xil_DCacheInvalidateRange>:
	currmask = mfcpsr();
 1006c90:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1006c94:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 1006c98:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 1006c9c:	e3510000 	cmp	r1, #0
 1006ca0:	0a000031 	beq	1006d6c <Xil_DCacheInvalidateRange+0xdc>
{
 1006ca4:	e52de004 	push	{lr}		; (str lr, [sp, #-4]!)
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1006ca8:	e3a02000 	mov	r2, #0
		end = tempadr + len;
 1006cac:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1006cb0:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		if ((tempadr & (cacheline-1U)) != 0U) {
 1006cb4:	e310001f 	tst	r0, #31
 1006cb8:	0a00000d 	beq	1006cf4 <Xil_DCacheInvalidateRange+0x64>
			tempadr &= (~(cacheline - 1U));
 1006cbc:	e3c0001f 	bic	r0, r0, #31
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1006cc0:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1006cc4:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
	dsb();
 1006cc8:	f57ff04f 	dsb	sy
 1006ccc:	e3a03a02 	mov	r3, #8192	; 0x2000
 1006cd0:	e3a0e003 	mov	lr, #3
 1006cd4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1006cd8:	e583ef40 	str	lr, [r3, #3904]	; 0xf40
 1006cdc:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 1006ce0:	e5830770 	str	r0, [r3, #1904]	; 0x770
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_PA_OFFSET, adr);
#else
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_PA_OFFSET, adr);
#endif
	/* synchronize the processor */
	dsb();
 1006ce4:	f57ff04f 	dsb	sy
			tempadr += cacheline;
 1006ce8:	e2800020 	add	r0, r0, #32
 1006cec:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1006cf0:	e5832730 	str	r2, [r3, #1840]	; 0x730
		if ((tempend & (cacheline-1U)) != 0U) {
 1006cf4:	e311001f 	tst	r1, #31
 1006cf8:	0a00000d 	beq	1006d34 <Xil_DCacheInvalidateRange+0xa4>
			tempend &= (~(cacheline - 1U));
 1006cfc:	e3c1101f 	bic	r1, r1, #31
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1006d00:	e3a02000 	mov	r2, #0
 1006d04:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1006d08:	ee071f3e 	mcr	15, 0, r1, cr7, cr14, {1}
	dsb();
 1006d0c:	f57ff04f 	dsb	sy
 1006d10:	e3a03a02 	mov	r3, #8192	; 0x2000
 1006d14:	e3a0e003 	mov	lr, #3
 1006d18:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1006d1c:	e583ef40 	str	lr, [r3, #3904]	; 0xf40
 1006d20:	e58317b0 	str	r1, [r3, #1968]	; 0x7b0
 1006d24:	e5831770 	str	r1, [r3, #1904]	; 0x770
	dsb();
 1006d28:	f57ff04f 	dsb	sy
 1006d2c:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1006d30:	e5832730 	str	r2, [r3, #1840]	; 0x730
		while (tempadr < tempend) {
 1006d34:	e1500001 	cmp	r0, r1
 1006d38:	2a000008 	bcs	1006d60 <Xil_DCacheInvalidateRange+0xd0>
			*L2CCOffset = tempadr;
 1006d3c:	e3a03a02 	mov	r3, #8192	; 0x2000
 1006d40:	e3a02000 	mov	r2, #0
 1006d44:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1006d48:	e5830770 	str	r0, [r3, #1904]	; 0x770
 1006d4c:	e5832730 	str	r2, [r3, #1840]	; 0x730
			asm_cp15_inval_dc_line_mva_poc(tempadr);
 1006d50:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
			tempadr += cacheline;
 1006d54:	e2800020 	add	r0, r0, #32
		while (tempadr < tempend) {
 1006d58:	e1500001 	cmp	r0, r1
 1006d5c:	3afffff9 	bcc	1006d48 <Xil_DCacheInvalidateRange+0xb8>
	dsb();
 1006d60:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1006d64:	e129f00c 	msr	CPSR_fc, ip
}
 1006d68:	e49df004 	pop	{pc}		; (ldr pc, [sp], #4)
	dsb();
 1006d6c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1006d70:	e129f00c 	msr	CPSR_fc, ip
 1006d74:	e12fff1e 	bx	lr

01006d78 <Xil_DCacheFlushLine>:
	currmask = mfcpsr();
 1006d78:	e10f1000 	mrs	r1, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1006d7c:	e38130c0 	orr	r3, r1, #192	; 0xc0
 1006d80:	e129f003 	msr	CPSR_fc, r3
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1006d84:	e3a02000 	mov	r2, #0
 1006d88:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1006d8c:	e3c0301f 	bic	r3, r0, #31
 1006d90:	ee073f3e 	mcr	15, 0, r3, cr7, cr14, {1}
	dsb();
 1006d94:	f57ff04f 	dsb	sy
 1006d98:	e3a03a02 	mov	r3, #8192	; 0x2000
 1006d9c:	e3a0c003 	mov	ip, #3
 1006da0:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1006da4:	e583cf40 	str	ip, [r3, #3904]	; 0xf40
 1006da8:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 1006dac:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 1006db0:	f57ff04f 	dsb	sy
 1006db4:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1006db8:	e5832730 	str	r2, [r3, #1840]	; 0x730
	mtcpsr(currmask);
 1006dbc:	e129f001 	msr	CPSR_fc, r1
}
 1006dc0:	e12fff1e 	bx	lr

01006dc4 <Xil_DCacheFlushRange>:
	currmask = mfcpsr();
 1006dc4:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1006dc8:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 1006dcc:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 1006dd0:	e3510000 	cmp	r1, #0
 1006dd4:	0a00000c 	beq	1006e0c <Xil_DCacheFlushRange+0x48>
		end = LocalAddr + len;
 1006dd8:	e0801001 	add	r1, r0, r1
		LocalAddr &= ~(cacheline - 1U);
 1006ddc:	e3c0001f 	bic	r0, r0, #31
		while (LocalAddr < end) {
 1006de0:	e1510000 	cmp	r1, r0
 1006de4:	9a000008 	bls	1006e0c <Xil_DCacheFlushRange+0x48>
			*L2CCOffset = LocalAddr;
 1006de8:	e3a03a02 	mov	r3, #8192	; 0x2000
 1006dec:	e3a02000 	mov	r2, #0
 1006df0:	e34f38f0 	movt	r3, #63728	; 0xf8f0
			asm_cp15_clean_inval_dc_line_mva_poc(LocalAddr);
 1006df4:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
			*L2CCOffset = LocalAddr;
 1006df8:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
			LocalAddr += cacheline;
 1006dfc:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1006e00:	e1510000 	cmp	r1, r0
 1006e04:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1006e08:	8afffff9 	bhi	1006df4 <Xil_DCacheFlushRange+0x30>
	dsb();
 1006e0c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1006e10:	e129f00c 	msr	CPSR_fc, ip
}
 1006e14:	e12fff1e 	bx	lr

01006e18 <Xil_DCacheStoreLine>:
	currmask = mfcpsr();
 1006e18:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1006e1c:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1006e20:	e129f002 	msr	CPSR_fc, r2
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1006e24:	e3a02000 	mov	r2, #0
 1006e28:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1006e2c:	e3c0201f 	bic	r2, r0, #31
 1006e30:	ee072f3a 	mcr	15, 0, r2, cr7, cr10, {1}
	dsb();
 1006e34:	f57ff04f 	dsb	sy
 1006e38:	e3a02a02 	mov	r2, #8192	; 0x2000
 1006e3c:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1006e40:	e58207b0 	str	r0, [r2, #1968]	; 0x7b0
****************************************************************************/
void Xil_L2CacheStoreLine(u32 adr)
{
	Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_CLEAN_PA_OFFSET, adr);
	/* synchronize the processor */
	dsb();
 1006e44:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1006e48:	e129f003 	msr	CPSR_fc, r3
}
 1006e4c:	e12fff1e 	bx	lr

01006e50 <Xil_ICacheInvalidateLine>:
	currmask = mfcpsr();
 1006e50:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1006e54:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1006e58:	e129f002 	msr	CPSR_fc, r2
 1006e5c:	e3a02a02 	mov	r2, #8192	; 0x2000
 1006e60:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1006e64:	e5820770 	str	r0, [r2, #1904]	; 0x770
	dsb();
 1006e68:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 1006e6c:	e3a02001 	mov	r2, #1
 1006e70:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_LINE_MVA_POU, (adr & (~0x1FU)));
 1006e74:	e3c0001f 	bic	r0, r0, #31
 1006e78:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
	dsb();
 1006e7c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1006e80:	e129f003 	msr	CPSR_fc, r3
}
 1006e84:	e12fff1e 	bx	lr

01006e88 <Xil_ICacheInvalidateRange>:
	currmask = mfcpsr();
 1006e88:	e10f2000 	mrs	r2, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1006e8c:	e38230c0 	orr	r3, r2, #192	; 0xc0
 1006e90:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 1006e94:	e3510000 	cmp	r1, #0
 1006e98:	0a00000d 	beq	1006ed4 <Xil_ICacheInvalidateRange+0x4c>
		end = LocalAddr + len;
 1006e9c:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 1006ea0:	e3a03001 	mov	r3, #1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1006ea4:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 1006ea8:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
		while (LocalAddr < end) {
 1006eac:	e1510000 	cmp	r1, r0
 1006eb0:	9a000007 	bls	1006ed4 <Xil_ICacheInvalidateRange+0x4c>
		*L2CCOffset = LocalAddr;
 1006eb4:	e3a03a02 	mov	r3, #8192	; 0x2000
 1006eb8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1006ebc:	e5830770 	str	r0, [r3, #1904]	; 0x770
		dsb();
 1006ec0:	f57ff04f 	dsb	sy
			asm_cp15_inval_ic_line_mva_pou(LocalAddr);
 1006ec4:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
			LocalAddr += cacheline;
 1006ec8:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1006ecc:	e1510000 	cmp	r1, r0
 1006ed0:	8afffff9 	bhi	1006ebc <Xil_ICacheInvalidateRange+0x34>
	dsb();
 1006ed4:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1006ed8:	e129f002 	msr	CPSR_fc, r2
}
 1006edc:	e12fff1e 	bx	lr

01006ee0 <Xil_L1DCacheInvalidate>:
{
 1006ee0:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	currmask = mfcpsr();
 1006ee4:	e10f6000 	mrs	r6, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1006ee8:	e38630c0 	orr	r3, r6, #192	; 0xc0
 1006eec:	e129f003 	msr	CPSR_fc, r3
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 1006ef0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_C_BIT)) != 0U) {
 1006ef4:	e3130004 	tst	r3, #4
 1006ef8:	1a00001e 	bne	1006f78 <Xil_L1DCacheInvalidate+0x98>
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1006efc:	e3a04000 	mov	r4, #0
 1006f00:	ee404f10 	mcr	15, 2, r4, cr0, cr0, {0}
	CsidReg = mfcp(XREG_CP15_CACHE_SIZE_ID);
 1006f04:	ee303f10 	mrc	15, 1, r3, cr0, cr0, {0}
	CacheSize = (CsidReg >> 13U) & 0x1FFU;
 1006f08:	e7e806d3 	ubfx	r0, r3, #13, #9
	NumWays = (CsidReg & 0x3ffU) >> 3U;
 1006f0c:	e7e651d3 	ubfx	r5, r3, #3, #7
	CacheSize +=1U;
 1006f10:	e2800001 	add	r0, r0, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 1006f14:	e2033007 	and	r3, r3, #7
	NumSet = CacheSize/NumWays;
 1006f18:	e1a00380 	lsl	r0, r0, #7
 1006f1c:	e2851001 	add	r1, r5, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 1006f20:	e2837004 	add	r7, r3, #4
	NumSet = CacheSize/NumWays;
 1006f24:	fa0003fb 	blx	1007f18 <__udivsi3>
			Set += (0x00000001U << LineSize);
 1006f28:	e3a0e001 	mov	lr, #1
	NumSet /= (0x00000001U << LineSize);
 1006f2c:	e1a00730 	lsr	r0, r0, r7
			Set += (0x00000001U << LineSize);
 1006f30:	e1a0e71e 	lsl	lr, lr, r7
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 1006f34:	e3500000 	cmp	r0, #0
 1006f38:	e1a0cf04 	lsl	ip, r4, #30
 1006f3c:	13a03000 	movne	r3, #0
 1006f40:	11a02003 	movne	r2, r3
 1006f44:	0a000005 	beq	1006f60 <Xil_L1DCacheInvalidate+0x80>
			C7Reg = Way | Set;
 1006f48:	e182100c 	orr	r1, r2, ip
			asm_cp15_inval_dc_line_sw(C7Reg);
 1006f4c:	ee071f56 	mcr	15, 0, r1, cr7, cr6, {2}
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 1006f50:	e2833001 	add	r3, r3, #1
			Set += (0x00000001U << LineSize);
 1006f54:	e082200e 	add	r2, r2, lr
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 1006f58:	e1500003 	cmp	r0, r3
 1006f5c:	1afffff9 	bne	1006f48 <Xil_L1DCacheInvalidate+0x68>
	for (WayIndex =0U; WayIndex < NumWays; WayIndex++) {
 1006f60:	e1550004 	cmp	r5, r4
 1006f64:	e2844001 	add	r4, r4, #1
 1006f68:	1afffff1 	bne	1006f34 <Xil_L1DCacheInvalidate+0x54>
	dsb();
 1006f6c:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1006f70:	e129f006 	msr	CPSR_fc, r6
}
 1006f74:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
	stack_size=stack_start-stack_end;
 1006f78:	e3011800 	movw	r1, #6144	; 0x1800
 1006f7c:	e3000000 	movw	r0, #0
 1006f80:	e3400000 	movt	r0, #0
 1006f84:	e3401001 	movt	r1, #1
		Xil_DCacheFlushRange(stack_end, stack_size);
 1006f88:	e0411000 	sub	r1, r1, r0
 1006f8c:	ebffff8c 	bl	1006dc4 <Xil_DCacheFlushRange>
 1006f90:	eaffffd9 	b	1006efc <Xil_L1DCacheInvalidate+0x1c>

01006f94 <Xil_L1DCacheEnable>:
{
 1006f94:	e92d4010 	push	{r4, lr}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 1006f98:	ee114f10 	mrc	15, 0, r4, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_C_BIT)) != 0U) {
 1006f9c:	e3140004 	tst	r4, #4
 1006fa0:	18bd8010 	popne	{r4, pc}
	Xil_L1DCacheInvalidate();
 1006fa4:	ebffffcd 	bl	1006ee0 <Xil_L1DCacheInvalidate>
	CtrlReg |= (XREG_CP15_CONTROL_C_BIT);
 1006fa8:	e3844004 	orr	r4, r4, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 1006fac:	ee014f10 	mcr	15, 0, r4, cr1, cr0, {0}
}
 1006fb0:	e8bd8010 	pop	{r4, pc}

01006fb4 <Xil_L1DCacheInvalidateLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1006fb4:	e3a03000 	mov	r3, #0
 1006fb8:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 1006fbc:	e3c0001f 	bic	r0, r0, #31
 1006fc0:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
	dsb();
 1006fc4:	f57ff04f 	dsb	sy
}
 1006fc8:	e12fff1e 	bx	lr

01006fcc <Xil_L1DCacheInvalidateRange>:
	currmask = mfcpsr();
 1006fcc:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1006fd0:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1006fd4:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 1006fd8:	e3510000 	cmp	r1, #0
 1006fdc:	0a000009 	beq	1007008 <Xil_L1DCacheInvalidateRange+0x3c>
		end = LocalAddr + len;
 1006fe0:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 1006fe4:	e3a02000 	mov	r2, #0
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1006fe8:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 1006fec:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 1006ff0:	e1510000 	cmp	r1, r0
 1006ff4:	9a000003 	bls	1007008 <Xil_L1DCacheInvalidateRange+0x3c>
			asm_cp15_inval_dc_line_mva_poc(LocalAddr);
 1006ff8:	ee070f36 	mcr	15, 0, r0, cr7, cr6, {1}
			LocalAddr += cacheline;
 1006ffc:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1007000:	e1510000 	cmp	r1, r0
 1007004:	8afffffb 	bhi	1006ff8 <Xil_L1DCacheInvalidateRange+0x2c>
	dsb();
 1007008:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100700c:	e129f003 	msr	CPSR_fc, r3
}
 1007010:	e12fff1e 	bx	lr

01007014 <Xil_L1DCacheFlush>:
{
 1007014:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
	currmask = mfcpsr();
 1007018:	e10f6000 	mrs	r6, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100701c:	e38630c0 	orr	r3, r6, #192	; 0xc0
 1007020:	e129f003 	msr	CPSR_fc, r3
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0);
 1007024:	e3a04000 	mov	r4, #0
 1007028:	ee404f10 	mcr	15, 2, r4, cr0, cr0, {0}
	CsidReg = mfcp(XREG_CP15_CACHE_SIZE_ID);
 100702c:	ee303f10 	mrc	15, 1, r3, cr0, cr0, {0}
	CacheSize = (CsidReg >> 13U) & 0x1FFU;
 1007030:	e7e806d3 	ubfx	r0, r3, #13, #9
	NumWays = (CsidReg & 0x3ffU) >> 3U;
 1007034:	e7e651d3 	ubfx	r5, r3, #3, #7
	CacheSize +=1U;
 1007038:	e2800001 	add	r0, r0, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 100703c:	e2033007 	and	r3, r3, #7
	NumSet = CacheSize/NumWays;
 1007040:	e1a00380 	lsl	r0, r0, #7
 1007044:	e2851001 	add	r1, r5, #1
	LineSize = (CsidReg & 0x07U) + 4U;
 1007048:	e2837004 	add	r7, r3, #4
	NumSet = CacheSize/NumWays;
 100704c:	fa0003b1 	blx	1007f18 <__udivsi3>
			Set += (0x00000001U << LineSize);
 1007050:	e3a0e001 	mov	lr, #1
	NumSet /= (0x00000001U << LineSize);
 1007054:	e1a00730 	lsr	r0, r0, r7
			Set += (0x00000001U << LineSize);
 1007058:	e1a0e71e 	lsl	lr, lr, r7
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 100705c:	e3500000 	cmp	r0, #0
 1007060:	e1a0cf04 	lsl	ip, r4, #30
 1007064:	13a03000 	movne	r3, #0
 1007068:	11a02003 	movne	r2, r3
 100706c:	0a000005 	beq	1007088 <Xil_L1DCacheFlush+0x74>
			C7Reg = Way | Set;
 1007070:	e182100c 	orr	r1, r2, ip
			asm_cp15_clean_inval_dc_line_sw(C7Reg);
 1007074:	ee071f5e 	mcr	15, 0, r1, cr7, cr14, {2}
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 1007078:	e2833001 	add	r3, r3, #1
			Set += (0x00000001U << LineSize);
 100707c:	e082200e 	add	r2, r2, lr
		for (SetIndex =0U; SetIndex < NumSet; SetIndex++) {
 1007080:	e1500003 	cmp	r0, r3
 1007084:	1afffff9 	bne	1007070 <Xil_L1DCacheFlush+0x5c>
	for (WayIndex =0U; WayIndex < NumWays; WayIndex++) {
 1007088:	e1550004 	cmp	r5, r4
 100708c:	e2844001 	add	r4, r4, #1
 1007090:	1afffff1 	bne	100705c <Xil_L1DCacheFlush+0x48>
	dsb();
 1007094:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1007098:	e129f006 	msr	CPSR_fc, r6
}
 100709c:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}

010070a0 <Xil_L1DCacheDisable>:
{
 10070a0:	e92d4010 	push	{r4, lr}
	Xil_L1DCacheFlush();
 10070a4:	ebffffda 	bl	1007014 <Xil_L1DCacheFlush>
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 10070a8:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_C_BIT);
 10070ac:	e3c33004 	bic	r3, r3, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 10070b0:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 10070b4:	e8bd8010 	pop	{r4, pc}

010070b8 <Xil_DCacheFlush>:
{
 10070b8:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 10070bc:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10070c0:	e38430c0 	orr	r3, r4, #192	; 0xc0
 10070c4:	e129f003 	msr	CPSR_fc, r3
	Xil_L1DCacheFlush();
 10070c8:	ebffffd1 	bl	1007014 <Xil_L1DCacheFlush>
 10070cc:	e3a02a02 	mov	r2, #8192	; 0x2000
 10070d0:	e3a01003 	mov	r1, #3
 10070d4:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 10070d8:	e30f3fff 	movw	r3, #65535	; 0xffff
 10070dc:	e5821f40 	str	r1, [r2, #3904]	; 0xf40
 10070e0:	e58237fc 	str	r3, [r2, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 10070e4:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 10070e8:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 10070ec:	e3530000 	cmp	r3, #0
 10070f0:	1afffffb 	bne	10070e4 <Xil_DCacheFlush+0x2c>
	*LocalAddr = Value;
 10070f4:	e3a03a02 	mov	r3, #8192	; 0x2000
 10070f8:	e3a02000 	mov	r2, #0
 10070fc:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007100:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1007104:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 1007108:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100710c:	e129f004 	msr	CPSR_fc, r4
}
 1007110:	e8bd8010 	pop	{r4, pc}

01007114 <Xil_L1DCacheFlushLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1007114:	e3a03000 	mov	r3, #0
 1007118:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_INVAL_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100711c:	e3c0001f 	bic	r0, r0, #31
 1007120:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
	dsb();
 1007124:	f57ff04f 	dsb	sy
}
 1007128:	e12fff1e 	bx	lr

0100712c <Xil_L1DCacheFlushRange>:
	currmask = mfcpsr();
 100712c:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1007130:	e38320c0 	orr	r2, r3, #192	; 0xc0
 1007134:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 1007138:	e3510000 	cmp	r1, #0
 100713c:	0a000009 	beq	1007168 <Xil_L1DCacheFlushRange+0x3c>
		end = LocalAddr + len;
 1007140:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1007144:	e3a02000 	mov	r2, #0
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1007148:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 100714c:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 1007150:	e1510000 	cmp	r1, r0
 1007154:	9a000003 	bls	1007168 <Xil_L1DCacheFlushRange+0x3c>
			asm_cp15_clean_inval_dc_line_mva_poc(LocalAddr);
 1007158:	ee070f3e 	mcr	15, 0, r0, cr7, cr14, {1}
			LocalAddr += cacheline;
 100715c:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1007160:	e1510000 	cmp	r1, r0
 1007164:	8afffffb 	bhi	1007158 <Xil_L1DCacheFlushRange+0x2c>
	dsb();
 1007168:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 100716c:	e129f003 	msr	CPSR_fc, r3
}
 1007170:	e12fff1e 	bx	lr

01007174 <Xil_L1DCacheStoreLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 0U);
 1007174:	e3a03000 	mov	r3, #0
 1007178:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_CLEAN_DC_LINE_MVA_POC, (adr & (~0x1FU)));
 100717c:	e3c0001f 	bic	r0, r0, #31
 1007180:	ee070f3a 	mcr	15, 0, r0, cr7, cr10, {1}
	dsb();
 1007184:	f57ff04f 	dsb	sy
}
 1007188:	e12fff1e 	bx	lr

0100718c <Xil_L1ICacheEnable>:
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 100718c:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_I_BIT)) != 0U) {
 1007190:	e2132a01 	ands	r2, r3, #4096	; 0x1000
 1007194:	112fff1e 	bxne	lr
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 1007198:	ee072f15 	mcr	15, 0, r2, cr7, cr5, {0}
	CtrlReg |= (XREG_CP15_CONTROL_I_BIT);
 100719c:	e3833a01 	orr	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 10071a0:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 10071a4:	e12fff1e 	bx	lr

010071a8 <Xil_L1ICacheDisable>:
	dsb();
 10071a8:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 10071ac:	e3a03000 	mov	r3, #0
 10071b0:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 10071b4:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_I_BIT);
 10071b8:	e3c33a01 	bic	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 10071bc:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 10071c0:	e12fff1e 	bx	lr

010071c4 <Xil_L1ICacheInvalidate>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 10071c4:	e3a03001 	mov	r3, #1
 10071c8:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 10071cc:	e3a03000 	mov	r3, #0
 10071d0:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	dsb();
 10071d4:	f57ff04f 	dsb	sy
}
 10071d8:	e12fff1e 	bx	lr

010071dc <Xil_L1ICacheInvalidateLine>:
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 10071dc:	e3a03001 	mov	r3, #1
 10071e0:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_LINE_MVA_POU, (adr & (~0x1FU)));
 10071e4:	e3c0001f 	bic	r0, r0, #31
 10071e8:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
	dsb();
 10071ec:	f57ff04f 	dsb	sy
}
 10071f0:	e12fff1e 	bx	lr

010071f4 <Xil_L1ICacheInvalidateRange>:
	currmask = mfcpsr();
 10071f4:	e10f3000 	mrs	r3, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 10071f8:	e38320c0 	orr	r2, r3, #192	; 0xc0
 10071fc:	e129f002 	msr	CPSR_fc, r2
	if (len != 0U) {
 1007200:	e3510000 	cmp	r1, #0
 1007204:	0a000009 	beq	1007230 <Xil_L1ICacheInvalidateRange+0x3c>
		end = LocalAddr + len;
 1007208:	e0801001 	add	r1, r0, r1
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 100720c:	e3a02001 	mov	r2, #1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1007210:	e3c0001f 	bic	r0, r0, #31
		mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 1007214:	ee402f10 	mcr	15, 2, r2, cr0, cr0, {0}
		while (LocalAddr < end) {
 1007218:	e1510000 	cmp	r1, r0
 100721c:	9a000003 	bls	1007230 <Xil_L1ICacheInvalidateRange+0x3c>
			asm_cp15_inval_ic_line_mva_pou(LocalAddr);
 1007220:	ee070f35 	mcr	15, 0, r0, cr7, cr5, {1}
			LocalAddr += cacheline;
 1007224:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1007228:	e1510000 	cmp	r1, r0
 100722c:	8afffffb 	bhi	1007220 <Xil_L1ICacheInvalidateRange+0x2c>
	dsb();
 1007230:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 1007234:	e129f003 	msr	CPSR_fc, r3
}
 1007238:	e12fff1e 	bx	lr

0100723c <Xil_L2CacheDisable>:
	return *(volatile u32 *) Addr;
 100723c:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007240:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007244:	e5932100 	ldr	r2, [r3, #256]	; 0x100
    if((L2CCReg & 0x1U) != 0U) {
 1007248:	e3120001 	tst	r2, #1
 100724c:	012fff1e 	bxeq	lr
	*LocalAddr = Value;
 1007250:	e30f2fff 	movw	r2, #65535	; 0xffff
 1007254:	e3a01003 	mov	r1, #3
 1007258:	e5831f40 	str	r1, [r3, #3904]	; 0xf40
 100725c:	e58327fc 	str	r2, [r3, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 1007260:	e59327fc 	ldr	r2, [r3, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 1007264:	e6ff2072 	uxth	r2, r2
	while(ResultL2Cache != (u32)0U) {
 1007268:	e3520000 	cmp	r2, #0
 100726c:	0a000004 	beq	1007284 <Xil_L2CacheDisable+0x48>
 1007270:	e1a02003 	mov	r2, r3
 1007274:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
		ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 1007278:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 100727c:	e3530000 	cmp	r3, #0
 1007280:	1afffffb 	bne	1007274 <Xil_L2CacheDisable+0x38>
	*LocalAddr = Value;
 1007284:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007288:	e3a02000 	mov	r2, #0
 100728c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007290:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1007294:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 1007298:	f57ff04f 	dsb	sy
	return *(volatile u32 *) Addr;
 100729c:	e5932100 	ldr	r2, [r3, #256]	; 0x100
	    Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CNTRL_OFFSET,
 10072a0:	e3c22001 	bic	r2, r2, #1
	*LocalAddr = Value;
 10072a4:	e5832100 	str	r2, [r3, #256]	; 0x100
		dsb();
 10072a8:	f57ff04f 	dsb	sy
}
 10072ac:	e12fff1e 	bx	lr

010072b0 <Xil_DCacheDisable>:
{
 10072b0:	e92d4010 	push	{r4, lr}
	Xil_L2CacheDisable();
 10072b4:	ebffffe0 	bl	100723c <Xil_L2CacheDisable>
	Xil_L1DCacheFlush();
 10072b8:	ebffff55 	bl	1007014 <Xil_L1DCacheFlush>
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 10072bc:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_C_BIT);
 10072c0:	e3c33004 	bic	r3, r3, #4
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 10072c4:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 10072c8:	e8bd8010 	pop	{r4, pc}

010072cc <Xil_ICacheDisable>:
{
 10072cc:	e92d4010 	push	{r4, lr}
	Xil_L2CacheDisable();
 10072d0:	ebffffd9 	bl	100723c <Xil_L2CacheDisable>
	dsb();
 10072d4:	f57ff04f 	dsb	sy
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 10072d8:	e3a03000 	mov	r3, #0
 10072dc:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 10072e0:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	CtrlReg &= ~(XREG_CP15_CONTROL_I_BIT);
 10072e4:	e3c33a01 	bic	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 10072e8:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
}
 10072ec:	e8bd8010 	pop	{r4, pc}

010072f0 <Xil_L2CacheInvalidate>:
	return *(volatile u32 *) Addr;
 10072f0:	e3a03a02 	mov	r3, #8192	; 0x2000
{
 10072f4:	e92d4010 	push	{r4, lr}
 10072f8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10072fc:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) != 0U) {
 1007300:	e3130001 	tst	r3, #1
 1007304:	1a00000d 	bne	1007340 <Xil_L2CacheInvalidate+0x50>
	*LocalAddr = Value;
 1007308:	e3a02a02 	mov	r2, #8192	; 0x2000
 100730c:	e30f3fff 	movw	r3, #65535	; 0xffff
 1007310:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 1007314:	e582377c 	str	r3, [r2, #1916]	; 0x77c
	return *(volatile u32 *) Addr;
 1007318:	e592377c 	ldr	r3, [r2, #1916]	; 0x77c
	ResultDCache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INVLD_WAY_OFFSET)
 100731c:	e6ff3073 	uxth	r3, r3
	while(ResultDCache != (u32)0U) {
 1007320:	e3530000 	cmp	r3, #0
 1007324:	1afffffb 	bne	1007318 <Xil_L2CacheInvalidate+0x28>
	*LocalAddr = Value;
 1007328:	e3a03a02 	mov	r3, #8192	; 0x2000
 100732c:	e3a02000 	mov	r2, #0
 1007330:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007334:	e5832730 	str	r2, [r3, #1840]	; 0x730
	dsb();
 1007338:	f57ff04f 	dsb	sy
}
 100733c:	e8bd8010 	pop	{r4, pc}
	stack_size=stack_start-stack_end;
 1007340:	e3011800 	movw	r1, #6144	; 0x1800
 1007344:	e3000000 	movw	r0, #0
 1007348:	e3400000 	movt	r0, #0
 100734c:	e3401001 	movt	r1, #1
		Xil_DCacheFlushRange(stack_end, stack_size);
 1007350:	e0411000 	sub	r1, r1, r0
 1007354:	ebfffe9a 	bl	1006dc4 <Xil_DCacheFlushRange>
 1007358:	eaffffea 	b	1007308 <Xil_L2CacheInvalidate+0x18>

0100735c <Xil_DCacheInvalidate>:
{
 100735c:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 1007360:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1007364:	e38430c0 	orr	r3, r4, #192	; 0xc0
 1007368:	e129f003 	msr	CPSR_fc, r3
	Xil_L2CacheInvalidate();
 100736c:	ebffffdf 	bl	10072f0 <Xil_L2CacheInvalidate>
	Xil_L1DCacheInvalidate();
 1007370:	ebfffeda 	bl	1006ee0 <Xil_L1DCacheInvalidate>
	mtcpsr(currmask);
 1007374:	e129f004 	msr	CPSR_fc, r4
}
 1007378:	e8bd8010 	pop	{r4, pc}

0100737c <Xil_ICacheInvalidate>:
{
 100737c:	e92d4010 	push	{r4, lr}
	currmask = mfcpsr();
 1007380:	e10f4000 	mrs	r4, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1007384:	e38430c0 	orr	r3, r4, #192	; 0xc0
 1007388:	e129f003 	msr	CPSR_fc, r3
	Xil_L2CacheInvalidate();
 100738c:	ebffffd7 	bl	10072f0 <Xil_L2CacheInvalidate>
	mtcp(XREG_CP15_CACHE_SIZE_SEL, 1U);
 1007390:	e3a03001 	mov	r3, #1
 1007394:	ee403f10 	mcr	15, 2, r3, cr0, cr0, {0}
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 1007398:	e3a03000 	mov	r3, #0
 100739c:	ee073f15 	mcr	15, 0, r3, cr7, cr5, {0}
	dsb();
 10073a0:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10073a4:	e129f004 	msr	CPSR_fc, r4
}
 10073a8:	e8bd8010 	pop	{r4, pc}

010073ac <Xil_L2CacheEnable.part.0>:
void Xil_L2CacheEnable(void)
 10073ac:	e92d4010 	push	{r4, lr}
	return *(volatile u32 *) Addr;
 10073b0:	e3a04a02 	mov	r4, #8192	; 0x2000
 10073b4:	e34f48f0 	movt	r4, #63728	; 0xf8f0
	*LocalAddr = Value;
 10073b8:	e3001111 	movw	r1, #273	; 0x111
 10073bc:	e3002121 	movw	r2, #289	; 0x121
	return *(volatile u32 *) Addr;
 10073c0:	e5943104 	ldr	r3, [r4, #260]	; 0x104
		L2CCReg &= XPS_L2CC_AUX_REG_ZERO_MASK;
 10073c4:	e3c3380e 	bic	r3, r3, #917504	; 0xe0000
		L2CCReg |= XPS_L2CC_AUX_REG_DEFAULT_MASK;
 10073c8:	e3833472 	orr	r3, r3, #1912602624	; 0x72000000
 10073cc:	e3833836 	orr	r3, r3, #3538944	; 0x360000
	*LocalAddr = Value;
 10073d0:	e5843104 	str	r3, [r4, #260]	; 0x104
 10073d4:	e5841108 	str	r1, [r4, #264]	; 0x108
 10073d8:	e584210c 	str	r2, [r4, #268]	; 0x10c
	return *(volatile u32 *) Addr;
 10073dc:	e594321c 	ldr	r3, [r4, #540]	; 0x21c
	*LocalAddr = Value;
 10073e0:	e5843220 	str	r3, [r4, #544]	; 0x220
		Xil_L2CacheInvalidate();
 10073e4:	ebffffc1 	bl	10072f0 <Xil_L2CacheInvalidate>
	return *(volatile u32 *) Addr;
 10073e8:	e5943100 	ldr	r3, [r4, #256]	; 0x100
	*LocalAddr = Value;
 10073ec:	e3a02000 	mov	r2, #0
		Xil_Out32(XPS_L2CC_BASEADDR + XPS_L2CC_CNTRL_OFFSET,
 10073f0:	e3833001 	orr	r3, r3, #1
 10073f4:	e5843100 	str	r3, [r4, #256]	; 0x100
 10073f8:	e5842730 	str	r2, [r4, #1840]	; 0x730
	    dsb();
 10073fc:	f57ff04f 	dsb	sy
}
 1007400:	e8bd8010 	pop	{r4, pc}

01007404 <Xil_L2CacheEnable>:
	return *(volatile u32 *) Addr;
 1007404:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007408:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100740c:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 1007410:	e3130001 	tst	r3, #1
 1007414:	112fff1e 	bxne	lr
 1007418:	eaffffe3 	b	10073ac <Xil_L2CacheEnable.part.0>

0100741c <Xil_DCacheEnable>:
{
 100741c:	e92d4010 	push	{r4, lr}
	Xil_L1DCacheEnable();
 1007420:	ebfffedb 	bl	1006f94 <Xil_L1DCacheEnable>
 1007424:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007428:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 100742c:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 1007430:	e3130001 	tst	r3, #1
 1007434:	18bd8010 	popne	{r4, pc}
}
 1007438:	e8bd4010 	pop	{r4, lr}
 100743c:	eaffffda 	b	10073ac <Xil_L2CacheEnable.part.0>

01007440 <Xil_ICacheEnable>:
	CtrlReg = mfcp(XREG_CP15_SYS_CONTROL);
 1007440:	ee113f10 	mrc	15, 0, r3, cr1, cr0, {0}
	if ((CtrlReg & (XREG_CP15_CONTROL_I_BIT)) != 0U) {
 1007444:	e2132a01 	ands	r2, r3, #4096	; 0x1000
 1007448:	1a000002 	bne	1007458 <Xil_ICacheEnable+0x18>
	mtcp(XREG_CP15_INVAL_IC_POU, 0U);
 100744c:	ee072f15 	mcr	15, 0, r2, cr7, cr5, {0}
	CtrlReg |= (XREG_CP15_CONTROL_I_BIT);
 1007450:	e3833a01 	orr	r3, r3, #4096	; 0x1000
	mtcp(XREG_CP15_SYS_CONTROL, CtrlReg);
 1007454:	ee013f10 	mcr	15, 0, r3, cr1, cr0, {0}
 1007458:	e3a03a02 	mov	r3, #8192	; 0x2000
 100745c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007460:	e5933100 	ldr	r3, [r3, #256]	; 0x100
	if ((L2CCReg & 0x01U) == 0U) {
 1007464:	e3130001 	tst	r3, #1
 1007468:	112fff1e 	bxne	lr
 100746c:	eaffffce 	b	10073ac <Xil_L2CacheEnable.part.0>

01007470 <Xil_L2CacheInvalidateLine>:
	*LocalAddr = Value;
 1007470:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007474:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007478:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 100747c:	f57ff04f 	dsb	sy
}
 1007480:	e12fff1e 	bx	lr

01007484 <Xil_L2CacheInvalidateRange>:
	currmask = mfcpsr();
 1007484:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 1007488:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 100748c:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 1007490:	e3510000 	cmp	r1, #0
 1007494:	0a000011 	beq	10074e0 <Xil_L2CacheInvalidateRange+0x5c>
		end = LocalAddr + len;
 1007498:	e0801001 	add	r1, r0, r1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 100749c:	e3c0001f 	bic	r0, r0, #31
 10074a0:	e3a03a02 	mov	r3, #8192	; 0x2000
		while (LocalAddr < end) {
 10074a4:	e1510000 	cmp	r1, r0
 10074a8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10074ac:	e3a02003 	mov	r2, #3
 10074b0:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 10074b4:	9a000005 	bls	10074d0 <Xil_L2CacheInvalidateRange+0x4c>
 10074b8:	e3a02000 	mov	r2, #0
			*L2CCOffset = LocalAddr;
 10074bc:	e5830770 	str	r0, [r3, #1904]	; 0x770
			LocalAddr += cacheline;
 10074c0:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 10074c4:	e1510000 	cmp	r1, r0
 10074c8:	e5832730 	str	r2, [r3, #1840]	; 0x730
 10074cc:	8afffffa 	bhi	10074bc <Xil_L2CacheInvalidateRange+0x38>
 10074d0:	e3a03a02 	mov	r3, #8192	; 0x2000
 10074d4:	e3a02000 	mov	r2, #0
 10074d8:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10074dc:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 10074e0:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10074e4:	e129f00c 	msr	CPSR_fc, ip
}
 10074e8:	e12fff1e 	bx	lr

010074ec <Xil_L2CacheFlush>:
 10074ec:	e3a02a02 	mov	r2, #8192	; 0x2000
 10074f0:	e3a01003 	mov	r1, #3
 10074f4:	e34f28f0 	movt	r2, #63728	; 0xf8f0
 10074f8:	e30f3fff 	movw	r3, #65535	; 0xffff
 10074fc:	e5821f40 	str	r1, [r2, #3904]	; 0xf40
 1007500:	e58237fc 	str	r3, [r2, #2044]	; 0x7fc
	return *(volatile u32 *) Addr;
 1007504:	e59237fc 	ldr	r3, [r2, #2044]	; 0x7fc
	ResultL2Cache = Xil_In32(XPS_L2CC_BASEADDR + XPS_L2CC_CACHE_INV_CLN_WAY_OFFSET)
 1007508:	e6ff3073 	uxth	r3, r3
	while(ResultL2Cache != (u32)0U) {
 100750c:	e3530000 	cmp	r3, #0
 1007510:	1afffffb 	bne	1007504 <Xil_L2CacheFlush+0x18>
	*LocalAddr = Value;
 1007514:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007518:	e3a02000 	mov	r2, #0
 100751c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007520:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1007524:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 1007528:	f57ff04f 	dsb	sy
}
 100752c:	e12fff1e 	bx	lr

01007530 <Xil_L2CacheFlushLine>:
 1007530:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007534:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007538:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
 100753c:	e5830770 	str	r0, [r3, #1904]	; 0x770
	dsb();
 1007540:	f57ff04f 	dsb	sy
}
 1007544:	e12fff1e 	bx	lr

01007548 <Xil_L2CacheFlushRange>:
	currmask = mfcpsr();
 1007548:	e10fc000 	mrs	ip, CPSR
	mtcpsr(currmask | IRQ_FIQ_MASK);
 100754c:	e38c30c0 	orr	r3, ip, #192	; 0xc0
 1007550:	e129f003 	msr	CPSR_fc, r3
	if (len != 0U) {
 1007554:	e3510000 	cmp	r1, #0
 1007558:	0a000011 	beq	10075a4 <Xil_L2CacheFlushRange+0x5c>
		end = LocalAddr + len;
 100755c:	e0801001 	add	r1, r0, r1
		LocalAddr = LocalAddr & ~(cacheline - 1U);
 1007560:	e3c0001f 	bic	r0, r0, #31
 1007564:	e3a03a02 	mov	r3, #8192	; 0x2000
		while (LocalAddr < end) {
 1007568:	e1510000 	cmp	r1, r0
 100756c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007570:	e3a02003 	mov	r2, #3
 1007574:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
 1007578:	9a000005 	bls	1007594 <Xil_L2CacheFlushRange+0x4c>
 100757c:	e3a02000 	mov	r2, #0
			*L2CCOffset = LocalAddr;
 1007580:	e58307f0 	str	r0, [r3, #2032]	; 0x7f0
			LocalAddr += cacheline;
 1007584:	e2800020 	add	r0, r0, #32
		while (LocalAddr < end) {
 1007588:	e1510000 	cmp	r1, r0
 100758c:	e5832730 	str	r2, [r3, #1840]	; 0x730
 1007590:	8afffffa 	bhi	1007580 <Xil_L2CacheFlushRange+0x38>
 1007594:	e3a03a02 	mov	r3, #8192	; 0x2000
 1007598:	e3a02000 	mov	r2, #0
 100759c:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10075a0:	e5832f40 	str	r2, [r3, #3904]	; 0xf40
	dsb();
 10075a4:	f57ff04f 	dsb	sy
	mtcpsr(currmask);
 10075a8:	e129f00c 	msr	CPSR_fc, ip
}
 10075ac:	e12fff1e 	bx	lr

010075b0 <Xil_L2CacheStoreLine>:
 10075b0:	e3a03a02 	mov	r3, #8192	; 0x2000
 10075b4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 10075b8:	e58307b0 	str	r0, [r3, #1968]	; 0x7b0
	dsb();
 10075bc:	f57ff04f 	dsb	sy
}
 10075c0:	e12fff1e 	bx	lr

010075c4 <outbyte>:
#ifdef __cplusplus
}
#endif 

void outbyte(char c) {
	 XUartPs_SendByte(STDOUT_BASEADDRESS, c);
 10075c4:	e1a01000 	mov	r1, r0
 10075c8:	e3a00a01 	mov	r0, #4096	; 0x1000
 10075cc:	e34e0000 	movt	r0, #57344	; 0xe000
 10075d0:	ea0001d0 	b	1007d18 <XUartPs_SendByte>

010075d4 <XGetPlatform_Info>:
#elif (__microblaze__)
	return XPLAT_MICROBLAZE;
#else
	return XPLAT_ZYNQ;
#endif
}
 10075d4:	e3a00004 	mov	r0, #4
 10075d8:	e12fff1e 	bx	lr

010075dc <inbyte>:
#ifdef __cplusplus
}
#endif 

char inbyte(void) {
	 return XUartPs_RecvByte(STDIN_BASEADDRESS);
 10075dc:	e3a00a01 	mov	r0, #4096	; 0x1000
 10075e0:	e34e0000 	movt	r0, #57344	; 0xe000
 10075e4:	ea0001d1 	b	1007d30 <XUartPs_RecvByte>

010075e8 <getnum>:
/*                                                   */
/* This routine gets a number from the format        */
/* string.                                           */
/*                                                   */
static s32 getnum( charptr* linep)
{
 10075e8:	e92d41f0 	push	{r4, r5, r6, r7, r8, lr}
 10075ec:	e1a07000 	mov	r7, r0
    s32 n;
    s32 ResultIsDigit = 0;
    charptr cptr;
    n = 0;
    cptr = *linep;
 10075f0:	e5906000 	ldr	r6, [r0]
	if(cptr != NULL){
 10075f4:	e3560000 	cmp	r6, #0
 10075f8:	0a00001b 	beq	100766c <getnum+0x84>
		ResultIsDigit = isdigit(((s32)*cptr));
 10075fc:	fa000774 	blx	10093d4 <__locale_ctype_ptr>
 1007600:	e5d63000 	ldrb	r3, [r6]
 1007604:	e0800003 	add	r0, r0, r3
	}
    while (ResultIsDigit != 0) {
 1007608:	e5d05001 	ldrb	r5, [r0, #1]
 100760c:	e2155004 	ands	r5, r5, #4
 1007610:	0a000012 	beq	1007660 <getnum+0x78>
 1007614:	e2864001 	add	r4, r6, #1
 1007618:	e3a05000 	mov	r5, #0
		if(cptr != NULL){
 100761c:	e3540001 	cmp	r4, #1
 1007620:	0a000013 	beq	1007674 <getnum+0x8c>
			n = ((n*10) + (((s32)*cptr) - (s32)'0'));
			cptr += 1;
			if(cptr != NULL){
 1007624:	e3540000 	cmp	r4, #0
			cptr += 1;
 1007628:	e1a06004 	mov	r6, r4
			if(cptr != NULL){
 100762c:	0a000010 	beq	1007674 <getnum+0x8c>
			n = ((n*10) + (((s32)*cptr) - (s32)'0'));
 1007630:	e5543001 	ldrb	r3, [r4, #-1]
 1007634:	e0855105 	add	r5, r5, r5, lsl #2
 1007638:	e2844001 	add	r4, r4, #1
 100763c:	e2433030 	sub	r3, r3, #48	; 0x30
 1007640:	e0835085 	add	r5, r3, r5, lsl #1
				ResultIsDigit = isdigit(((s32)*cptr));
 1007644:	fa000762 	blx	10093d4 <__locale_ctype_ptr>
			}
		}
		ResultIsDigit = isdigit(((s32)*cptr));
 1007648:	fa000761 	blx	10093d4 <__locale_ctype_ptr>
 100764c:	e5d63000 	ldrb	r3, [r6]
 1007650:	e0800003 	add	r0, r0, r3
    while (ResultIsDigit != 0) {
 1007654:	e5d03001 	ldrb	r3, [r0, #1]
 1007658:	e3130004 	tst	r3, #4
 100765c:	1affffee 	bne	100761c <getnum+0x34>
	}
    *linep = ((charptr )(cptr));
 1007660:	e5876000 	str	r6, [r7]
    return(n);
}
 1007664:	e1a00005 	mov	r0, r5
 1007668:	e8bd81f0 	pop	{r4, r5, r6, r7, r8, pc}
 100766c:	e1a05006 	mov	r5, r6
 1007670:	eafffffa 	b	1007660 <getnum+0x78>
		ResultIsDigit = isdigit(((s32)*cptr));
 1007674:	fa000756 	blx	10093d4 <__locale_ctype_ptr>
 1007678:	e3a03000 	mov	r3, #0
 100767c:	e5d33000 	ldrb	r3, [r3]
 1007680:	e7f000f0 	udf	#0

01007684 <padding.part.0>:
static void padding( const s32 l_flag, const struct params_s *par)
 1007684:	e92d4070 	push	{r4, r5, r6, lr}
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1007688:	e5903004 	ldr	r3, [r0, #4]
 100768c:	e5904000 	ldr	r4, [r0]
 1007690:	e1540003 	cmp	r4, r3
 1007694:	a8bd8070 	popge	{r4, r5, r6, pc}
 1007698:	e1a05000 	mov	r5, r0
            outbyte( par->pad_character);
 100769c:	e5d5000c 	ldrb	r0, [r5, #12]
        for (; i<(par->num1); i++) {
 10076a0:	e2844001 	add	r4, r4, #1
            outbyte( par->pad_character);
 10076a4:	ebffffc6 	bl	10075c4 <outbyte>
        for (; i<(par->num1); i++) {
 10076a8:	e5953004 	ldr	r3, [r5, #4]
 10076ac:	e1540003 	cmp	r4, r3
 10076b0:	bafffff9 	blt	100769c <padding.part.0+0x18>
 10076b4:	e8bd8070 	pop	{r4, r5, r6, pc}

010076b8 <outnum>:
{
 10076b8:	e92d4ff0 	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
    const char8 digits[] = "0123456789ABCDEF";
 10076bc:	e3014934 	movw	r4, #6452	; 0x1934
 10076c0:	e3404101 	movt	r4, #257	; 0x101
{
 10076c4:	e1a05000 	mov	r5, r0
 10076c8:	e1a08001 	mov	r8, r1
 10076cc:	e1a07002 	mov	r7, r2
    const char8 digits[] = "0123456789ABCDEF";
 10076d0:	e8b4000f 	ldm	r4!, {r0, r1, r2, r3}
{
 10076d4:	e24dd03c 	sub	sp, sp, #60	; 0x3c
    const char8 digits[] = "0123456789ABCDEF";
 10076d8:	e28d9004 	add	r9, sp, #4
 10076dc:	e28d6018 	add	r6, sp, #24
 10076e0:	e28dc017 	add	ip, sp, #23
 10076e4:	e28de037 	add	lr, sp, #55	; 0x37
 10076e8:	e5944000 	ldr	r4, [r4]
 10076ec:	e8a9000f 	stmia	r9!, {r0, r1, r2, r3}
	outbuf[i] = '0';
 10076f0:	e3a03030 	mov	r3, #48	; 0x30
    const char8 digits[] = "0123456789ABCDEF";
 10076f4:	e5c94000 	strb	r4, [r9]
	outbuf[i] = '0';
 10076f8:	e5ec3001 	strb	r3, [ip, #1]!
    for(i = 0; i<32; i++) {
 10076fc:	e15c000e 	cmp	ip, lr
 1007700:	1afffffc 	bne	10076f8 <outnum+0x40>
    if ((par->unsigned_flag == 0) && (base == 10) && (n < 0L)) {
 1007704:	e5973018 	ldr	r3, [r7, #24]
 1007708:	e3530000 	cmp	r3, #0
 100770c:	1a000039 	bne	10077f8 <outnum+0x140>
 1007710:	e1a03fa5 	lsr	r3, r5, #31
 1007714:	e358000a 	cmp	r8, #10
 1007718:	13a03000 	movne	r3, #0
 100771c:	02033001 	andeq	r3, r3, #1
 1007720:	e3530000 	cmp	r3, #0
		num =(-(n));
 1007724:	12655000 	rsbne	r5, r5, #0
        negative = 1;
 1007728:	13a0b001 	movne	fp, #1
    if ((par->unsigned_flag == 0) && (base == 10) && (n < 0L)) {
 100772c:	0a000031 	beq	10077f8 <outnum+0x140>
        negative = 0;
 1007730:	e1a09006 	mov	r9, r6
    i = 0;
 1007734:	e3a0a000 	mov	sl, #0
 1007738:	ea000000 	b	1007740 <outnum+0x88>
		i++;
 100773c:	e1a0a004 	mov	sl, r4
		outbuf[i] = digits[(num % base)];
 1007740:	e1a00005 	mov	r0, r5
 1007744:	e1a01008 	mov	r1, r8
 1007748:	fa000289 	blx	1008174 <__aeabi_uidivmod>
 100774c:	e28d3038 	add	r3, sp, #56	; 0x38
    } while (num > 0);
 1007750:	e1550008 	cmp	r5, r8
		outbuf[i] = digits[(num % base)];
 1007754:	e0831001 	add	r1, r3, r1
		i++;
 1007758:	e28a4001 	add	r4, sl, #1
		outbuf[i] = digits[(num % base)];
 100775c:	e5513034 	ldrb	r3, [r1, #-52]	; 0xffffffcc
		num /= base;
 1007760:	e1a05000 	mov	r5, r0
		i++;
 1007764:	e1a02004 	mov	r2, r4
		outbuf[i] = digits[(num % base)];
 1007768:	e4c93001 	strb	r3, [r9], #1
    } while (num > 0);
 100776c:	2afffff2 	bcs	100773c <outnum+0x84>
    if (negative != 0) {
 1007770:	e35b0000 	cmp	fp, #0
 1007774:	0a000005 	beq	1007790 <outnum+0xd8>
		outbuf[i] = '-';
 1007778:	e28d3038 	add	r3, sp, #56	; 0x38
		i++;
 100777c:	e28a2002 	add	r2, sl, #2
		outbuf[i] = '-';
 1007780:	e0833004 	add	r3, r3, r4
 1007784:	e2844001 	add	r4, r4, #1
 1007788:	e3a0102d 	mov	r1, #45	; 0x2d
 100778c:	e5431020 	strb	r1, [r3, #-32]	; 0xffffffe0
    outbuf[i] = '\0';
 1007790:	e28d3038 	add	r3, sp, #56	; 0x38
    par->len = (s32)strlen(outbuf);
 1007794:	e1a00006 	mov	r0, r6
    outbuf[i] = '\0';
 1007798:	e0832002 	add	r2, r3, r2
 100779c:	e3a03000 	mov	r3, #0
 10077a0:	e5423020 	strb	r3, [r2, #-32]	; 0xffffffe0
    par->len = (s32)strlen(outbuf);
 10077a4:	fa000d05 	blx	100abc0 <strlen>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 10077a8:	e1c721d0 	ldrd	r2, [r7, #16]
    par->len = (s32)strlen(outbuf);
 10077ac:	e5870000 	str	r0, [r7]
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 10077b0:	e16f3f13 	clz	r3, r3
 10077b4:	e3520000 	cmp	r2, #0
 10077b8:	e1a032a3 	lsr	r3, r3, #5
 10077bc:	03a03000 	moveq	r3, #0
 10077c0:	e3530000 	cmp	r3, #0
 10077c4:	1a00000d 	bne	1007800 <outnum+0x148>
 10077c8:	e0864004 	add	r4, r6, r4
	outbyte( outbuf[i] );
 10077cc:	e5740001 	ldrb	r0, [r4, #-1]!
 10077d0:	ebffff7b 	bl	10075c4 <outbyte>
    while (&outbuf[i] >= outbuf) {
 10077d4:	e1540006 	cmp	r4, r6
 10077d8:	1afffffb 	bne	10077cc <outnum+0x114>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 10077dc:	e5972014 	ldr	r2, [r7, #20]
 10077e0:	e5973010 	ldr	r3, [r7, #16]
 10077e4:	e3520000 	cmp	r2, #0
 10077e8:	13530000 	cmpne	r3, #0
 10077ec:	1a000006 	bne	100780c <outnum+0x154>
}
 10077f0:	e28dd03c 	add	sp, sp, #60	; 0x3c
 10077f4:	e8bd8ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
        negative = 0;
 10077f8:	e3a0b000 	mov	fp, #0
 10077fc:	eaffffcb 	b	1007730 <outnum+0x78>
 1007800:	e1a00007 	mov	r0, r7
 1007804:	ebffff9e 	bl	1007684 <padding.part.0>
 1007808:	eaffffee 	b	10077c8 <outnum+0x110>
 100780c:	e1a00007 	mov	r0, r7
}
 1007810:	e28dd03c 	add	sp, sp, #60	; 0x3c
 1007814:	e8bd4ff0 	pop	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1007818:	eaffff99 	b	1007684 <padding.part.0>

0100781c <xil_printf>:
void xil_printf( const char8 *ctrl1, ...){
	XPVXenConsole_Printf(ctrl1);
}
#else
void xil_printf( const char8 *ctrl1, ...)
{
 100781c:	e92d000f 	push	{r0, r1, r2, r3}
 1007820:	e92d43f0 	push	{r4, r5, r6, r7, r8, r9, lr}
 1007824:	e24dd02c 	sub	sp, sp, #44	; 0x2c
        /* initialize all the flags for this format.   */
        dot_flag = 0;
#if defined (__aarch64__) || defined (__arch64__)
		long_flag = 0;
#endif
        par.unsigned_flag = 0;
 1007828:	e3a04000 	mov	r4, #0
		par.left_flag = 0;
		par.do_padding = 0;
        par.pad_character = ' ';
 100782c:	e3a06020 	mov	r6, #32
        par.num2=32767;
 1007830:	e3075fff 	movw	r5, #32767	; 0x7fff
    va_start( argp, ctrl1);
 1007834:	e28d204c 	add	r2, sp, #76	; 0x4c
{
 1007838:	e59d3048 	ldr	r3, [sp, #72]	; 0x48
    va_start( argp, ctrl1);
 100783c:	e58d2004 	str	r2, [sp, #4]
    char8 *ctrl = (char8 *)ctrl1;
 1007840:	e58d3008 	str	r3, [sp, #8]
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 1007844:	e3530000 	cmp	r3, #0
 1007848:	0a00000a 	beq	1007878 <xil_printf+0x5c>
 100784c:	e5d30000 	ldrb	r0, [r3]
 1007850:	e3500000 	cmp	r0, #0
 1007854:	0a000007 	beq	1007878 <xil_printf+0x5c>
        if (*ctrl != '%') {
 1007858:	e3500025 	cmp	r0, #37	; 0x25
 100785c:	0a000009 	beq	1007888 <xil_printf+0x6c>
            outbyte(*ctrl);
 1007860:	ebffff57 	bl	10075c4 <outbyte>
			ctrl += 1;
 1007864:	e59d3008 	ldr	r3, [sp, #8]
 1007868:	e2833001 	add	r3, r3, #1
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 100786c:	e3530000 	cmp	r3, #0
			ctrl += 1;
 1007870:	e58d3008 	str	r3, [sp, #8]
    while ((ctrl != NULL) && (*ctrl != (char8)0)) {
 1007874:	1afffff4 	bne	100784c <xil_printf+0x30>
                continue;
        }
        goto try_next;
    }
    va_end( argp);
}
 1007878:	e28dd02c 	add	sp, sp, #44	; 0x2c
 100787c:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
 1007880:	e28dd010 	add	sp, sp, #16
 1007884:	e12fff1e 	bx	lr
        dot_flag = 0;
 1007888:	e3a08000 	mov	r8, #0
        par.unsigned_flag = 0;
 100788c:	e58d4024 	str	r4, [sp, #36]	; 0x24
		par.left_flag = 0;
 1007890:	e58d4020 	str	r4, [sp, #32]
		par.do_padding = 0;
 1007894:	e58d401c 	str	r4, [sp, #28]
        par.pad_character = ' ';
 1007898:	e5cd6018 	strb	r6, [sp, #24]
		par.num1=0;
 100789c:	e1cd41f0 	strd	r4, [sp, #16]
		par.len=0;
 10078a0:	e58d400c 	str	r4, [sp, #12]
			ctrl += 1;
 10078a4:	e2832001 	add	r2, r3, #1
		if(ctrl != NULL) {
 10078a8:	e3520000 	cmp	r2, #0
			ctrl += 1;
 10078ac:	e58d2008 	str	r2, [sp, #8]
		if(ctrl != NULL) {
 10078b0:	0afffff0 	beq	1007878 <xil_printf+0x5c>
			ch = *ctrl;
 10078b4:	e5d37001 	ldrb	r7, [r3, #1]
        if (isdigit((s32)ch) != 0) {
 10078b8:	fa0006c5 	blx	10093d4 <__locale_ctype_ptr>
 10078bc:	e2879001 	add	r9, r7, #1
 10078c0:	e7d03009 	ldrb	r3, [r0, r9]
 10078c4:	e3130004 	tst	r3, #4
 10078c8:	0a000016 	beq	1007928 <xil_printf+0x10c>
            if (dot_flag != 0) {
 10078cc:	e3580000 	cmp	r8, #0
 10078d0:	1a0000d9 	bne	1007c3c <xil_printf+0x420>
				if(ctrl != NULL) {
 10078d4:	e59d3008 	ldr	r3, [sp, #8]
                if (ch == '0') {
 10078d8:	e3570030 	cmp	r7, #48	; 0x30
                    par.pad_character = '0';
 10078dc:	05cd7018 	strbeq	r7, [sp, #24]
				if(ctrl != NULL) {
 10078e0:	e3530000 	cmp	r3, #0
 10078e4:	0affffe3 	beq	1007878 <xil_printf+0x5c>
			par.num1 = getnum(&ctrl);
 10078e8:	e28d0008 	add	r0, sp, #8
 10078ec:	ebffff3d 	bl	10075e8 <getnum>
 10078f0:	e59d3008 	ldr	r3, [sp, #8]
                par.do_padding = 1;
 10078f4:	e3a02001 	mov	r2, #1
			par.num1 = getnum(&ctrl);
 10078f8:	e58d0010 	str	r0, [sp, #16]
                par.do_padding = 1;
 10078fc:	e58d201c 	str	r2, [sp, #28]
            if(ctrl != NULL) {
 1007900:	e3530000 	cmp	r3, #0
 1007904:	0affffdb 	beq	1007878 <xil_printf+0x5c>
			ctrl -= 1;
 1007908:	e2433001 	sub	r3, r3, #1
 100790c:	e58d3008 	str	r3, [sp, #8]
		if(ctrl != NULL) {
 1007910:	e3530000 	cmp	r3, #0
 1007914:	1affffe2 	bne	10078a4 <xil_printf+0x88>
}
 1007918:	e28dd02c 	add	sp, sp, #44	; 0x2c
 100791c:	e8bd43f0 	pop	{r4, r5, r6, r7, r8, r9, lr}
 1007920:	e28dd010 	add	sp, sp, #16
 1007924:	e12fff1e 	bx	lr
        switch (tolower((s32)ch)) {
 1007928:	fa0006a9 	blx	10093d4 <__locale_ctype_ptr>
 100792c:	e7d03009 	ldrb	r3, [r0, r9]
 1007930:	e2033003 	and	r3, r3, #3
 1007934:	e3530001 	cmp	r3, #1
 1007938:	02877020 	addeq	r7, r7, #32
 100793c:	e2477025 	sub	r7, r7, #37	; 0x25
 1007940:	e3570053 	cmp	r7, #83	; 0x53
 1007944:	979ff107 	ldrls	pc, [pc, r7, lsl #2]
 1007948:	ea00005c 	b	1007ac0 <xil_printf+0x2a4>
 100794c:	01007b84 	.word	0x01007b84
 1007950:	01007ac0 	.word	0x01007ac0
 1007954:	01007ac0 	.word	0x01007ac0
 1007958:	01007ac0 	.word	0x01007ac0
 100795c:	01007ac0 	.word	0x01007ac0
 1007960:	01007ac0 	.word	0x01007ac0
 1007964:	01007ac0 	.word	0x01007ac0
 1007968:	01007ac0 	.word	0x01007ac0
 100796c:	01007b90 	.word	0x01007b90
 1007970:	01007b78 	.word	0x01007b78
 1007974:	01007ac0 	.word	0x01007ac0
 1007978:	01007ac0 	.word	0x01007ac0
 100797c:	01007ac0 	.word	0x01007ac0
 1007980:	01007ac0 	.word	0x01007ac0
 1007984:	01007ac0 	.word	0x01007ac0
 1007988:	01007ac0 	.word	0x01007ac0
 100798c:	01007ac0 	.word	0x01007ac0
 1007990:	01007ac0 	.word	0x01007ac0
 1007994:	01007ac0 	.word	0x01007ac0
 1007998:	01007ac0 	.word	0x01007ac0
 100799c:	01007ac0 	.word	0x01007ac0
 10079a0:	01007ac0 	.word	0x01007ac0
 10079a4:	01007ac0 	.word	0x01007ac0
 10079a8:	01007ac0 	.word	0x01007ac0
 10079ac:	01007ac0 	.word	0x01007ac0
 10079b0:	01007ac0 	.word	0x01007ac0
 10079b4:	01007ac0 	.word	0x01007ac0
 10079b8:	01007ac0 	.word	0x01007ac0
 10079bc:	01007ac0 	.word	0x01007ac0
 10079c0:	01007ac0 	.word	0x01007ac0
 10079c4:	01007ac0 	.word	0x01007ac0
 10079c8:	01007ac0 	.word	0x01007ac0
 10079cc:	01007ac0 	.word	0x01007ac0
 10079d0:	01007ac0 	.word	0x01007ac0
 10079d4:	01007ac0 	.word	0x01007ac0
 10079d8:	01007ac0 	.word	0x01007ac0
 10079dc:	01007ac0 	.word	0x01007ac0
 10079e0:	01007ac0 	.word	0x01007ac0
 10079e4:	01007ac0 	.word	0x01007ac0
 10079e8:	01007ac0 	.word	0x01007ac0
 10079ec:	01007ac0 	.word	0x01007ac0
 10079f0:	01007ac0 	.word	0x01007ac0
 10079f4:	01007ac0 	.word	0x01007ac0
 10079f8:	01007ac0 	.word	0x01007ac0
 10079fc:	01007ac0 	.word	0x01007ac0
 1007a00:	01007ac0 	.word	0x01007ac0
 1007a04:	01007ac0 	.word	0x01007ac0
 1007a08:	01007ac0 	.word	0x01007ac0
 1007a0c:	01007ac0 	.word	0x01007ac0
 1007a10:	01007ac0 	.word	0x01007ac0
 1007a14:	01007ac0 	.word	0x01007ac0
 1007a18:	01007b50 	.word	0x01007b50
 1007a1c:	01007ac0 	.word	0x01007ac0
 1007a20:	01007ac0 	.word	0x01007ac0
 1007a24:	01007ac0 	.word	0x01007ac0
 1007a28:	01007af0 	.word	0x01007af0
 1007a2c:	01007ac0 	.word	0x01007ac0
 1007a30:	01007ac0 	.word	0x01007ac0
 1007a34:	01007ac0 	.word	0x01007ac0
 1007a38:	01007ac0 	.word	0x01007ac0
 1007a3c:	01007ac0 	.word	0x01007ac0
 1007a40:	01007ac0 	.word	0x01007ac0
 1007a44:	01007ad8 	.word	0x01007ad8
 1007a48:	01007aa4 	.word	0x01007aa4
 1007a4c:	01007ac0 	.word	0x01007ac0
 1007a50:	01007ac0 	.word	0x01007ac0
 1007a54:	01007ac0 	.word	0x01007ac0
 1007a58:	01007ac0 	.word	0x01007ac0
 1007a5c:	01007aa4 	.word	0x01007aa4
 1007a60:	01007ac0 	.word	0x01007ac0
 1007a64:	01007ac0 	.word	0x01007ac0
 1007a68:	01007c34 	.word	0x01007c34
 1007a6c:	01007ac0 	.word	0x01007ac0
 1007a70:	01007ac0 	.word	0x01007ac0
 1007a74:	01007ac0 	.word	0x01007ac0
 1007a78:	01007b50 	.word	0x01007b50
 1007a7c:	01007ac0 	.word	0x01007ac0
 1007a80:	01007ac0 	.word	0x01007ac0
 1007a84:	01007ba0 	.word	0x01007ba0
 1007a88:	01007ac0 	.word	0x01007ac0
 1007a8c:	01007a9c 	.word	0x01007a9c
 1007a90:	01007ac0 	.word	0x01007ac0
 1007a94:	01007ac0 	.word	0x01007ac0
 1007a98:	01007b50 	.word	0x01007b50
                par.unsigned_flag = 1;
 1007a9c:	e3a03001 	mov	r3, #1
 1007aa0:	e58d3024 	str	r3, [sp, #36]	; 0x24
                    outnum( va_arg(argp, s32), 10L, &par);
 1007aa4:	e59d3004 	ldr	r3, [sp, #4]
 1007aa8:	e28d200c 	add	r2, sp, #12
 1007aac:	e3a0100a 	mov	r1, #10
 1007ab0:	e283c004 	add	ip, r3, #4
 1007ab4:	e5930000 	ldr	r0, [r3]
 1007ab8:	e58dc004 	str	ip, [sp, #4]
 1007abc:	ebfffefd 	bl	10076b8 <outnum>
			if(ctrl != NULL) {
 1007ac0:	e59d3008 	ldr	r3, [sp, #8]
 1007ac4:	e3530000 	cmp	r3, #0
 1007ac8:	0affff6a 	beq	1007878 <xil_printf+0x5c>
				ctrl += 1;
 1007acc:	e2833001 	add	r3, r3, #1
 1007ad0:	e58d3008 	str	r3, [sp, #8]
 1007ad4:	eaffff5a 	b	1007844 <xil_printf+0x28>
                outbyte( va_arg( argp, s32));
 1007ad8:	e59d3004 	ldr	r3, [sp, #4]
 1007adc:	e2832004 	add	r2, r3, #4
 1007ae0:	e5d30000 	ldrb	r0, [r3]
 1007ae4:	e58d2004 	str	r2, [sp, #4]
 1007ae8:	ebfffeb5 	bl	10075c4 <outbyte>
        if(Check == 1) {
 1007aec:	eafffff3 	b	1007ac0 <xil_printf+0x2a4>
                switch (*ctrl) {
 1007af0:	e59d3008 	ldr	r3, [sp, #8]
 1007af4:	e5d30000 	ldrb	r0, [r3]
 1007af8:	e2403061 	sub	r3, r0, #97	; 0x61
 1007afc:	e3530011 	cmp	r3, #17
 1007b00:	979ff103 	ldrls	pc, [pc, r3, lsl #2]
 1007b04:	ea000065 	b	1007ca0 <xil_printf+0x484>
 1007b08:	01007c74 	.word	0x01007c74
 1007b0c:	01007ca0 	.word	0x01007ca0
 1007b10:	01007ca0 	.word	0x01007ca0
 1007b14:	01007ca0 	.word	0x01007ca0
 1007b18:	01007ca0 	.word	0x01007ca0
 1007b1c:	01007ca0 	.word	0x01007ca0
 1007b20:	01007ca0 	.word	0x01007ca0
 1007b24:	01007c80 	.word	0x01007c80
 1007b28:	01007ca0 	.word	0x01007ca0
 1007b2c:	01007ca0 	.word	0x01007ca0
 1007b30:	01007ca0 	.word	0x01007ca0
 1007b34:	01007ca0 	.word	0x01007ca0
 1007b38:	01007ca0 	.word	0x01007ca0
 1007b3c:	01007c8c 	.word	0x01007c8c
 1007b40:	01007ca0 	.word	0x01007ca0
 1007b44:	01007ca0 	.word	0x01007ca0
 1007b48:	01007ca0 	.word	0x01007ca0
 1007b4c:	01007c5c 	.word	0x01007c5c
                outnum((s32)va_arg(argp, s32), 16L, &par);
 1007b50:	e59d3004 	ldr	r3, [sp, #4]
                par.unsigned_flag = 1;
 1007b54:	e3a01001 	mov	r1, #1
 1007b58:	e58d1024 	str	r1, [sp, #36]	; 0x24
                outnum((s32)va_arg(argp, s32), 16L, &par);
 1007b5c:	e28d200c 	add	r2, sp, #12
 1007b60:	e3a01010 	mov	r1, #16
 1007b64:	e283c004 	add	ip, r3, #4
 1007b68:	e5930000 	ldr	r0, [r3]
 1007b6c:	e58dc004 	str	ip, [sp, #4]
 1007b70:	ebfffed0 	bl	10076b8 <outnum>
        if(Check == 1) {
 1007b74:	eaffffd1 	b	1007ac0 <xil_printf+0x2a4>
 1007b78:	e59d3008 	ldr	r3, [sp, #8]
                dot_flag = 1;
 1007b7c:	e3a08001 	mov	r8, #1
 1007b80:	eaffff62 	b	1007910 <xil_printf+0xf4>
                outbyte( '%');
 1007b84:	e3a00025 	mov	r0, #37	; 0x25
 1007b88:	ebfffe8d 	bl	10075c4 <outbyte>
        if(Check == 1) {
 1007b8c:	eaffffcb 	b	1007ac0 <xil_printf+0x2a4>
                par.left_flag = 1;
 1007b90:	e3a02001 	mov	r2, #1
 1007b94:	e59d3008 	ldr	r3, [sp, #8]
 1007b98:	e58d2020 	str	r2, [sp, #32]
        if(Check == 1) {
 1007b9c:	eaffff5b 	b	1007910 <xil_printf+0xf4>
                outs( va_arg( argp, char *), &par);
 1007ba0:	e59d3004 	ldr	r3, [sp, #4]
 1007ba4:	e5937000 	ldr	r7, [r3]
 1007ba8:	e2833004 	add	r3, r3, #4
 1007bac:	e58d3004 	str	r3, [sp, #4]
	if(LocalPtr != NULL) {
 1007bb0:	e3570000 	cmp	r7, #0
 1007bb4:	0a000002 	beq	1007bc4 <xil_printf+0x3a8>
		par->len = (s32)strlen( LocalPtr);
 1007bb8:	e1a00007 	mov	r0, r7
 1007bbc:	fa000bff 	blx	100abc0 <strlen>
 1007bc0:	e58d000c 	str	r0, [sp, #12]
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1007bc4:	e1cd21dc 	ldrd	r2, [sp, #28]
 1007bc8:	e16f3f13 	clz	r3, r3
 1007bcc:	e3520000 	cmp	r2, #0
 1007bd0:	e1a032a3 	lsr	r3, r3, #5
 1007bd4:	03a03000 	moveq	r3, #0
 1007bd8:	e3530000 	cmp	r3, #0
 1007bdc:	1a00001b 	bne	1007c50 <xil_printf+0x434>
    while (((*LocalPtr) != (char8)0) && ((par->num2) != 0)) {
 1007be0:	e5d73000 	ldrb	r3, [r7]
 1007be4:	e3530000 	cmp	r3, #0
 1007be8:	1a000007 	bne	1007c0c <xil_printf+0x3f0>
 1007bec:	ea000009 	b	1007c18 <xil_printf+0x3fc>
		(par->num2)--;
 1007bf0:	e2433001 	sub	r3, r3, #1
 1007bf4:	e58d3014 	str	r3, [sp, #20]
        outbyte(*LocalPtr);
 1007bf8:	e5d70000 	ldrb	r0, [r7]
 1007bfc:	ebfffe70 	bl	10075c4 <outbyte>
    while (((*LocalPtr) != (char8)0) && ((par->num2) != 0)) {
 1007c00:	e5f73001 	ldrb	r3, [r7, #1]!
 1007c04:	e3530000 	cmp	r3, #0
 1007c08:	0a000002 	beq	1007c18 <xil_printf+0x3fc>
 1007c0c:	e59d3014 	ldr	r3, [sp, #20]
 1007c10:	e3530000 	cmp	r3, #0
 1007c14:	1afffff5 	bne	1007bf0 <xil_printf+0x3d4>
    if ((par->do_padding != 0) && (l_flag != 0) && (par->len < par->num1)) {
 1007c18:	e1cd21dc 	ldrd	r2, [sp, #28]
 1007c1c:	e3520000 	cmp	r2, #0
 1007c20:	13530000 	cmpne	r3, #0
 1007c24:	0affffa5 	beq	1007ac0 <xil_printf+0x2a4>
 1007c28:	e28d000c 	add	r0, sp, #12
 1007c2c:	ebfffe94 	bl	1007684 <padding.part.0>
 1007c30:	eaffffa2 	b	1007ac0 <xil_printf+0x2a4>
 1007c34:	e59d3008 	ldr	r3, [sp, #8]
 1007c38:	eaffff34 	b	1007910 <xil_printf+0xf4>
                par.num2 = getnum(&ctrl);
 1007c3c:	e28d0008 	add	r0, sp, #8
 1007c40:	ebfffe68 	bl	10075e8 <getnum>
 1007c44:	e59d3008 	ldr	r3, [sp, #8]
 1007c48:	e58d0014 	str	r0, [sp, #20]
 1007c4c:	eaffff2b 	b	1007900 <xil_printf+0xe4>
 1007c50:	e28d000c 	add	r0, sp, #12
 1007c54:	ebfffe8a 	bl	1007684 <padding.part.0>
 1007c58:	eaffffe0 	b	1007be0 <xil_printf+0x3c4>
                        outbyte( ((char8)0x0D));
 1007c5c:	e3a0000d 	mov	r0, #13
 1007c60:	ebfffe57 	bl	10075c4 <outbyte>
                ctrl += 1;
 1007c64:	e59d3008 	ldr	r3, [sp, #8]
 1007c68:	e2833001 	add	r3, r3, #1
 1007c6c:	e58d3008 	str	r3, [sp, #8]
        if(Check == 1) {
 1007c70:	eaffff26 	b	1007910 <xil_printf+0xf4>
                        outbyte( ((char8)0x07));
 1007c74:	e3a00007 	mov	r0, #7
 1007c78:	ebfffe51 	bl	10075c4 <outbyte>
                        break;
 1007c7c:	eafffff8 	b	1007c64 <xil_printf+0x448>
                        outbyte( ((char8)0x08));
 1007c80:	e3a00008 	mov	r0, #8
 1007c84:	ebfffe4e 	bl	10075c4 <outbyte>
                        break;
 1007c88:	eafffff5 	b	1007c64 <xil_printf+0x448>
                        outbyte( ((char8)0x0D));
 1007c8c:	e3a0000d 	mov	r0, #13
 1007c90:	ebfffe4b 	bl	10075c4 <outbyte>
                        outbyte( ((char8)0x0A));
 1007c94:	e3a0000a 	mov	r0, #10
 1007c98:	ebfffe49 	bl	10075c4 <outbyte>
                        break;
 1007c9c:	eafffff0 	b	1007c64 <xil_printf+0x448>
                        outbyte( *ctrl);
 1007ca0:	ebfffe47 	bl	10075c4 <outbyte>
                        break;
 1007ca4:	eaffffee 	b	1007c64 <xil_printf+0x448>

01007ca8 <Xil_ExceptionNullHandler>:
*
*****************************************************************************/
static void Xil_ExceptionNullHandler(void *Data)
{
	(void) Data;
DieLoop: goto DieLoop;
 1007ca8:	eafffffe 	b	1007ca8 <Xil_ExceptionNullHandler>

01007cac <Xil_DataAbortHandler>:
	    #endif
	xdbg_printf(XDBG_DEBUG_GENERAL, "Data abort with Data Fault Status Register  %lx\n",FaultStatus);
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of Instruction causing Data abort %lx\n",DataAbortAddr);
#endif
	while(1) {
		;
 1007cac:	eafffffe 	b	1007cac <Xil_DataAbortHandler>

01007cb0 <Xil_PrefetchAbortHandler>:
		#endif
	xdbg_printf(XDBG_DEBUG_GENERAL, "Prefetch abort with Instruction Fault Status Register  %lx\n",FaultStatus);
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of Instruction causing Prefetch abort %lx\n",PrefetchAbortAddr);
#endif
	while(1) {
		;
 1007cb0:	eafffffe 	b	1007cb0 <Xil_PrefetchAbortHandler>

01007cb4 <Xil_UndefinedExceptionHandler>:
****************************************************************************/
void Xil_UndefinedExceptionHandler(void *CallBackRef){
	(void) CallBackRef;
	xdbg_printf(XDBG_DEBUG_GENERAL, "Address of the undefined instruction %lx\n",UndefinedExceptionAddr);
	while(1) {
		;
 1007cb4:	eafffffe 	b	1007cb4 <Xil_UndefinedExceptionHandler>

01007cb8 <Xil_ExceptionInit>:
}
 1007cb8:	e12fff1e 	bx	lr

01007cbc <Xil_ExceptionRegisterHandler>:
	XExc_VectorTable[Exception_id].Handler = Handler;
 1007cbc:	e3013b48 	movw	r3, #6984	; 0x1b48
 1007cc0:	e3403101 	movt	r3, #257	; 0x101
	XExc_VectorTable[Exception_id].Data = Data;
 1007cc4:	e083c180 	add	ip, r3, r0, lsl #3
	XExc_VectorTable[Exception_id].Handler = Handler;
 1007cc8:	e7831180 	str	r1, [r3, r0, lsl #3]
	XExc_VectorTable[Exception_id].Data = Data;
 1007ccc:	e58c2004 	str	r2, [ip, #4]
}
 1007cd0:	e12fff1e 	bx	lr

01007cd4 <Xil_GetExceptionRegisterHandler>:
	*Handler = XExc_VectorTable[Exception_id].Handler;
 1007cd4:	e3013b48 	movw	r3, #6984	; 0x1b48
 1007cd8:	e3403101 	movt	r3, #257	; 0x101
 1007cdc:	e793c180 	ldr	ip, [r3, r0, lsl #3]
	*Data = XExc_VectorTable[Exception_id].Data;
 1007ce0:	e0833180 	add	r3, r3, r0, lsl #3
	*Handler = XExc_VectorTable[Exception_id].Handler;
 1007ce4:	e581c000 	str	ip, [r1]
	*Data = XExc_VectorTable[Exception_id].Data;
 1007ce8:	e5933004 	ldr	r3, [r3, #4]
 1007cec:	e5823000 	str	r3, [r2]
}
 1007cf0:	e12fff1e 	bx	lr

01007cf4 <Xil_ExceptionRemoveHandler>:
	XExc_VectorTable[Exception_id].Handler = Handler;
 1007cf4:	e3013b48 	movw	r3, #6984	; 0x1b48
 1007cf8:	e3072ca8 	movw	r2, #31912	; 0x7ca8
 1007cfc:	e3403101 	movt	r3, #257	; 0x101
 1007d00:	e3402100 	movt	r2, #256	; 0x100
	XExc_VectorTable[Exception_id].Data = Data;
 1007d04:	e0831180 	add	r1, r3, r0, lsl #3
 1007d08:	e3a0c000 	mov	ip, #0
	XExc_VectorTable[Exception_id].Handler = Handler;
 1007d0c:	e7832180 	str	r2, [r3, r0, lsl #3]
	XExc_VectorTable[Exception_id].Data = Data;
 1007d10:	e581c004 	str	ip, [r1, #4]
}
 1007d14:	e12fff1e 	bx	lr

01007d18 <XUartPs_SendByte>:
*
*****************************************************************************/
void XUartPs_SendByte(u32 BaseAddress, u8 Data)
{
	/* Wait until there is space in TX FIFO */
	while (XUartPs_IsTransmitFull(BaseAddress)) {
 1007d18:	e280202c 	add	r2, r0, #44	; 0x2c
* @return	The 32 bit Value read from the specified input address.
*
******************************************************************************/
static INLINE u32 Xil_In32(UINTPTR Addr)
{
	return *(volatile u32 *) Addr;
 1007d1c:	e5923000 	ldr	r3, [r2]
 1007d20:	e3130010 	tst	r3, #16
 1007d24:	1afffffc 	bne	1007d1c <XUartPs_SendByte+0x4>
******************************************************************************/
static INLINE void Xil_Out32(UINTPTR Addr, u32 Value)
{
#ifndef ENABLE_SAFETY
	volatile u32 *LocalAddr = (volatile u32 *)Addr;
	*LocalAddr = Value;
 1007d28:	e5801030 	str	r1, [r0, #48]	; 0x30
		;
	}

	/* Write the byte into the TX FIFO */
	XUartPs_WriteReg(BaseAddress, XUARTPS_FIFO_OFFSET, (u32)Data);
}
 1007d2c:	e12fff1e 	bx	lr

01007d30 <XUartPs_RecvByte>:
*****************************************************************************/
u8 XUartPs_RecvByte(u32 BaseAddress)
{
	u32 RecievedByte;
	/* Wait until there is data */
	while (!XUartPs_IsReceiveData(BaseAddress)) {
 1007d30:	e280202c 	add	r2, r0, #44	; 0x2c
	return *(volatile u32 *) Addr;
 1007d34:	e5923000 	ldr	r3, [r2]
 1007d38:	e3130002 	tst	r3, #2
 1007d3c:	1afffffc 	bne	1007d34 <XUartPs_RecvByte+0x4>
 1007d40:	e5900030 	ldr	r0, [r0, #48]	; 0x30
		;
	}
	RecievedByte = XUartPs_ReadReg(BaseAddress, XUARTPS_FIFO_OFFSET);
	/* Return the byte received */
	return (u8)RecievedByte;
}
 1007d44:	e6ef0070 	uxtb	r0, r0
 1007d48:	e12fff1e 	bx	lr

01007d4c <XUartPs_ResetHw>:
*
* @note		None.
*
*****************************************************************************/
void XUartPs_ResetHw(u32 BaseAddress)
{
 1007d4c:	e92d4010 	push	{r4, lr}
	*LocalAddr = Value;
 1007d50:	e3031fff 	movw	r1, #16383	; 0x3fff
 1007d54:	e3a0e028 	mov	lr, #40	; 0x28
 1007d58:	e3a0c003 	mov	ip, #3
 1007d5c:	e3a03000 	mov	r3, #0
 1007d60:	e3a02020 	mov	r2, #32
 1007d64:	e580100c 	str	r1, [r0, #12]
 1007d68:	e300428b 	movw	r4, #651	; 0x28b
 1007d6c:	e580e000 	str	lr, [r0]
 1007d70:	e3a0e00f 	mov	lr, #15
 1007d74:	e580c000 	str	ip, [r0]
 1007d78:	e3a0cf4a 	mov	ip, #296	; 0x128
 1007d7c:	e5801014 	str	r1, [r0, #20]
 1007d80:	e5803004 	str	r3, [r0, #4]
 1007d84:	e5802020 	str	r2, [r0, #32]
 1007d88:	e5802044 	str	r2, [r0, #68]	; 0x44
 1007d8c:	e580301c 	str	r3, [r0, #28]
 1007d90:	e5804018 	str	r4, [r0, #24]
 1007d94:	e580e034 	str	lr, [r0, #52]	; 0x34
 1007d98:	e580c000 	str	ip, [r0]
	 */
	XUartPs_WriteReg(BaseAddress, XUARTPS_CR_OFFSET,
				((u32)XUARTPS_CR_RX_DIS | (u32)XUARTPS_CR_TX_DIS |
						(u32)XUARTPS_CR_STOPBRK));

}
 1007d9c:	e8bd8010 	pop	{r4, pc}

01007da0 <FIQInterrupt>:
* @note		None.
*
******************************************************************************/
void FIQInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_FIQ_INT].Handler(XExc_VectorTable[
 1007da0:	e3013b48 	movw	r3, #6984	; 0x1b48
 1007da4:	e3403101 	movt	r3, #257	; 0x101
 1007da8:	e5932030 	ldr	r2, [r3, #48]	; 0x30
 1007dac:	e5930034 	ldr	r0, [r3, #52]	; 0x34
 1007db0:	e12fff12 	bx	r2

01007db4 <IRQInterrupt>:
* @note		None.
*
******************************************************************************/
void IRQInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_IRQ_INT].Handler(XExc_VectorTable[
 1007db4:	e3013b48 	movw	r3, #6984	; 0x1b48
 1007db8:	e3403101 	movt	r3, #257	; 0x101
 1007dbc:	e5932028 	ldr	r2, [r3, #40]	; 0x28
 1007dc0:	e593002c 	ldr	r0, [r3, #44]	; 0x2c
 1007dc4:	e12fff12 	bx	r2

01007dc8 <UndefinedException>:
* @note		None.
*
******************************************************************************/
void UndefinedException(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_UNDEFINED_INT].Handler(XExc_VectorTable[
 1007dc8:	e3013b48 	movw	r3, #6984	; 0x1b48
 1007dcc:	e3403101 	movt	r3, #257	; 0x101
 1007dd0:	e5932008 	ldr	r2, [r3, #8]
 1007dd4:	e593000c 	ldr	r0, [r3, #12]
 1007dd8:	e12fff12 	bx	r2

01007ddc <SWInterrupt>:
* @note		None.
*
******************************************************************************/
void SWInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_SWI_INT].Handler(XExc_VectorTable[
 1007ddc:	e3013b48 	movw	r3, #6984	; 0x1b48
 1007de0:	e3403101 	movt	r3, #257	; 0x101
 1007de4:	e5932010 	ldr	r2, [r3, #16]
 1007de8:	e5930014 	ldr	r0, [r3, #20]
 1007dec:	e12fff12 	bx	r2

01007df0 <DataAbortInterrupt>:
* @note		None.
*
******************************************************************************/
void DataAbortInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_DATA_ABORT_INT].Handler(
 1007df0:	e3013b48 	movw	r3, #6984	; 0x1b48
 1007df4:	e3403101 	movt	r3, #257	; 0x101
 1007df8:	e5932020 	ldr	r2, [r3, #32]
 1007dfc:	e5930024 	ldr	r0, [r3, #36]	; 0x24
 1007e00:	e12fff12 	bx	r2

01007e04 <PrefetchAbortInterrupt>:
* @note		None.
*
******************************************************************************/
void PrefetchAbortInterrupt(void)
{
	XExc_VectorTable[XIL_EXCEPTION_ID_PREFETCH_ABORT_INT].Handler(
 1007e04:	e3013b48 	movw	r3, #6984	; 0x1b48
 1007e08:	e3403101 	movt	r3, #257	; 0x101
 1007e0c:	e5932018 	ldr	r2, [r3, #24]
 1007e10:	e593001c 	ldr	r0, [r3, #28]
 1007e14:	e12fff12 	bx	r2
 1007e18:	01018010 	.word	0x01018010
 1007e1c:	01018010 	.word	0x01018010
 1007e20:	01018010 	.word	0x01018010
 1007e24:	01019c0c 	.word	0x01019c0c
 1007e28:	00010000 	.word	0x00010000

01007e2c <_start>:
	.long	__stack


	.globl	_start
_start:
	bl      __cpu_init		/* Initialize the CPU first (BSP provides this) */
 1007e2c:	eb000017 	bl	1007e90 <__cpu_init>

	mov	r0, #0
 1007e30:	e3a00000 	mov	r0, #0

	/* clear sbss */
	ldr 	r1,.Lsbss_start		/* calculate beginning of the SBSS */
 1007e34:	e51f1024 	ldr	r1, [pc, #-36]	; 1007e18 <PrefetchAbortInterrupt+0x14>
	ldr	r2,.Lsbss_end		/* calculate end of the SBSS */
 1007e38:	e51f2024 	ldr	r2, [pc, #-36]	; 1007e1c <PrefetchAbortInterrupt+0x18>

.Lloop_sbss:
	cmp	r1,r2
 1007e3c:	e1510002 	cmp	r1, r2
	bge	.Lenclsbss		/* If no SBSS, no clearing required */
 1007e40:	aa000001 	bge	1007e4c <_start+0x20>
	str	r0, [r1], #4
 1007e44:	e4810004 	str	r0, [r1], #4
	b	.Lloop_sbss
 1007e48:	eafffffb 	b	1007e3c <_start+0x10>

.Lenclsbss:
	/* clear bss */
	ldr	r1,.Lbss_start		/* calculate beginning of the BSS */
 1007e4c:	e51f1034 	ldr	r1, [pc, #-52]	; 1007e20 <PrefetchAbortInterrupt+0x1c>
	ldr	r2,.Lbss_end		/* calculate end of the BSS */
 1007e50:	e51f2034 	ldr	r2, [pc, #-52]	; 1007e24 <PrefetchAbortInterrupt+0x20>

.Lloop_bss:
	cmp	r1,r2
 1007e54:	e1510002 	cmp	r1, r2
	bge	.Lenclbss		/* If no BSS, no clearing required */
 1007e58:	aa000001 	bge	1007e64 <_start+0x38>
	str	r0, [r1], #4
 1007e5c:	e4810004 	str	r0, [r1], #4
	b	.Lloop_bss
 1007e60:	eafffffb 	b	1007e54 <_start+0x28>

.Lenclbss:

	/* set stack pointer */
	ldr	r13,.Lstack		/* stack address */
 1007e64:	e51fd044 	ldr	sp, [pc, #-68]	; 1007e28 <PrefetchAbortInterrupt+0x24>

    /* Reset and start Global Timer */
	mov	r0, #0x0
 1007e68:	e3a00000 	mov	r0, #0
	mov	r1, #0x0
 1007e6c:	e3a01000 	mov	r1, #0
	#if defined SLEEP_TIMER_BASEADDR
	bl XTime_StartTTCTimer
	#endif

#if USE_AMP != 1
	bl XTime_SetTime
 1007e70:	eb000015 	bl	1007ecc <XTime_SetTime>
	/* Setup profiling stuff */
	bl	_profile_init
#endif /* PROFILING */

   /* run global constructors */
   bl __libc_init_array
 1007e74:	fa0002d7 	blx	10089d8 <__libc_init_array>

	/* make sure argc and argv are valid */
	mov	r0, #0
 1007e78:	e3a00000 	mov	r0, #0
	mov	r1, #0
 1007e7c:	e3a01000 	mov	r1, #0

	/* Let her rip */
	bl	main
 1007e80:	eb00209e 	bl	1010100 <main>

   /* Cleanup global constructors */
   bl __libc_fini_array
 1007e84:	fa0002c7 	blx	10089a8 <__libc_fini_array>
	/* Cleanup profiling stuff */
	bl	_profile_clean
#endif /* PROFILING */

        /* All done */
	bl	exit
 1007e88:	fa0002be 	blx	1008988 <exit>

.Lexit:	/* should never get here */
	b .Lexit
 1007e8c:	eafffffe 	b	1007e8c <_start+0x60>

01007e90 <__cpu_init>:
	.global __cpu_init
	.align 2
__cpu_init:

/* Clear cp15 regs with unknown reset values */
	mov	r0, #0x0
 1007e90:	e3a00000 	mov	r0, #0
	mcr	p15, 0, r0, c5, c0, 0	/* DFSR */
 1007e94:	ee050f10 	mcr	15, 0, r0, cr5, cr0, {0}
	mcr	p15, 0, r0, c5, c0, 1	/* IFSR */
 1007e98:	ee050f30 	mcr	15, 0, r0, cr5, cr0, {1}
	mcr	p15, 0, r0, c6, c0, 0	/* DFAR */
 1007e9c:	ee060f10 	mcr	15, 0, r0, cr6, cr0, {0}
	mcr	p15, 0, r0, c6, c0, 2	/* IFAR */
 1007ea0:	ee060f50 	mcr	15, 0, r0, cr6, cr0, {2}
	mcr	p15, 0, r0, c9, c13, 2	/* PMXEVCNTR */
 1007ea4:	ee090f5d 	mcr	15, 0, r0, cr9, cr13, {2}
	mcr	p15, 0, r0, c13, c0, 2	/* TPIDRURW */
 1007ea8:	ee0d0f50 	mcr	15, 0, r0, cr13, cr0, {2}
	mcr	p15, 0, r0, c13, c0, 3	/* TPIDRURO */
 1007eac:	ee0d0f70 	mcr	15, 0, r0, cr13, cr0, {3}

/* Reset and start Cycle Counter */
	mov	r2, #0x80000000		/* clear overflow */
 1007eb0:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
	mcr	p15, 0, r2, c9, c12, 3
 1007eb4:	ee092f7c 	mcr	15, 0, r2, cr9, cr12, {3}
	mov	r2, #0xd		/* D, C, E */
 1007eb8:	e3a0200d 	mov	r2, #13
	mcr	p15, 0, r2, c9, c12, 0
 1007ebc:	ee092f1c 	mcr	15, 0, r2, cr9, cr12, {0}
	mov	r2, #0x80000000		/* enable cycle counter */
 1007ec0:	e3a02102 	mov	r2, #-2147483648	; 0x80000000
	mcr	p15, 0, r2, c9, c12, 1
 1007ec4:	ee092f3c 	mcr	15, 0, r2, cr9, cr12, {1}

	bx	lr
 1007ec8:	e12fff1e 	bx	lr

01007ecc <XTime_SetTime>:
 1007ecc:	e3a03000 	mov	r3, #0
 1007ed0:	e3a0c000 	mov	ip, #0
 1007ed4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007ed8:	e3a02001 	mov	r2, #1
 1007edc:	e583c208 	str	ip, [r3, #520]	; 0x208
 1007ee0:	e5830200 	str	r0, [r3, #512]	; 0x200
 1007ee4:	e5831204 	str	r1, [r3, #516]	; 0x204
 1007ee8:	e5832208 	str	r2, [r3, #520]	; 0x208
	Xil_Out32((u32)GLOBAL_TMR_BASEADDR + (u32)GTIMER_COUNTER_UPPER_OFFSET,
		(u32)((u32)(Xtime_Global>>32U)));

	/* Enable Global Timer */
	Xil_Out32((u32)GLOBAL_TMR_BASEADDR + (u32)GTIMER_CONTROL_OFFSET, (u32)0x1);
}
 1007eec:	e12fff1e 	bx	lr

01007ef0 <XTime_GetTime>:
	return *(volatile u32 *) Addr;
 1007ef0:	e3a03000 	mov	r3, #0
 1007ef4:	e34f38f0 	movt	r3, #63728	; 0xf8f0
 1007ef8:	e5931204 	ldr	r1, [r3, #516]	; 0x204
 1007efc:	e593c200 	ldr	ip, [r3, #512]	; 0x200
 1007f00:	e5932204 	ldr	r2, [r3, #516]	; 0x204
	/* Reading Global Timer Counter Register */
	do
	{
		high = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_UPPER_OFFSET);
		low = Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_LOWER_OFFSET);
	} while(Xil_In32(GLOBAL_TMR_BASEADDR + GTIMER_COUNTER_UPPER_OFFSET) != high);
 1007f04:	e1520001 	cmp	r2, r1
 1007f08:	1afffffa 	bne	1007ef8 <XTime_GetTime+0x8>

	*Xtime_Global = (((XTime) high) << 32U) | (XTime) low;
 1007f0c:	e580c000 	str	ip, [r0]
 1007f10:	e5802004 	str	r2, [r0, #4]
}
 1007f14:	e12fff1e 	bx	lr

01007f18 <__udivsi3>:
 1007f18:	1e4a      	subs	r2, r1, #1
 1007f1a:	bf08      	it	eq
 1007f1c:	4770      	bxeq	lr
 1007f1e:	f0c0 8124 	bcc.w	100816a <__udivsi3+0x252>
 1007f22:	4288      	cmp	r0, r1
 1007f24:	f240 8116 	bls.w	1008154 <__udivsi3+0x23c>
 1007f28:	4211      	tst	r1, r2
 1007f2a:	f000 8117 	beq.w	100815c <__udivsi3+0x244>
 1007f2e:	fab0 f380 	clz	r3, r0
 1007f32:	fab1 f281 	clz	r2, r1
 1007f36:	eba2 0303 	sub.w	r3, r2, r3
 1007f3a:	f1c3 031f 	rsb	r3, r3, #31
 1007f3e:	a204      	add	r2, pc, #16	; (adr r2, 1007f50 <__udivsi3+0x38>)
 1007f40:	eb02 1303 	add.w	r3, r2, r3, lsl #4
 1007f44:	f04f 0200 	mov.w	r2, #0
 1007f48:	469f      	mov	pc, r3
 1007f4a:	bf00      	nop
 1007f4c:	f3af 8000 	nop.w
 1007f50:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
 1007f54:	bf00      	nop
 1007f56:	eb42 0202 	adc.w	r2, r2, r2
 1007f5a:	bf28      	it	cs
 1007f5c:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
 1007f60:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
 1007f64:	bf00      	nop
 1007f66:	eb42 0202 	adc.w	r2, r2, r2
 1007f6a:	bf28      	it	cs
 1007f6c:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
 1007f70:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
 1007f74:	bf00      	nop
 1007f76:	eb42 0202 	adc.w	r2, r2, r2
 1007f7a:	bf28      	it	cs
 1007f7c:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
 1007f80:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
 1007f84:	bf00      	nop
 1007f86:	eb42 0202 	adc.w	r2, r2, r2
 1007f8a:	bf28      	it	cs
 1007f8c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
 1007f90:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
 1007f94:	bf00      	nop
 1007f96:	eb42 0202 	adc.w	r2, r2, r2
 1007f9a:	bf28      	it	cs
 1007f9c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
 1007fa0:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
 1007fa4:	bf00      	nop
 1007fa6:	eb42 0202 	adc.w	r2, r2, r2
 1007faa:	bf28      	it	cs
 1007fac:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
 1007fb0:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
 1007fb4:	bf00      	nop
 1007fb6:	eb42 0202 	adc.w	r2, r2, r2
 1007fba:	bf28      	it	cs
 1007fbc:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
 1007fc0:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
 1007fc4:	bf00      	nop
 1007fc6:	eb42 0202 	adc.w	r2, r2, r2
 1007fca:	bf28      	it	cs
 1007fcc:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
 1007fd0:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
 1007fd4:	bf00      	nop
 1007fd6:	eb42 0202 	adc.w	r2, r2, r2
 1007fda:	bf28      	it	cs
 1007fdc:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
 1007fe0:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
 1007fe4:	bf00      	nop
 1007fe6:	eb42 0202 	adc.w	r2, r2, r2
 1007fea:	bf28      	it	cs
 1007fec:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
 1007ff0:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
 1007ff4:	bf00      	nop
 1007ff6:	eb42 0202 	adc.w	r2, r2, r2
 1007ffa:	bf28      	it	cs
 1007ffc:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
 1008000:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
 1008004:	bf00      	nop
 1008006:	eb42 0202 	adc.w	r2, r2, r2
 100800a:	bf28      	it	cs
 100800c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
 1008010:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
 1008014:	bf00      	nop
 1008016:	eb42 0202 	adc.w	r2, r2, r2
 100801a:	bf28      	it	cs
 100801c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
 1008020:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
 1008024:	bf00      	nop
 1008026:	eb42 0202 	adc.w	r2, r2, r2
 100802a:	bf28      	it	cs
 100802c:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
 1008030:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
 1008034:	bf00      	nop
 1008036:	eb42 0202 	adc.w	r2, r2, r2
 100803a:	bf28      	it	cs
 100803c:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
 1008040:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
 1008044:	bf00      	nop
 1008046:	eb42 0202 	adc.w	r2, r2, r2
 100804a:	bf28      	it	cs
 100804c:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
 1008050:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
 1008054:	bf00      	nop
 1008056:	eb42 0202 	adc.w	r2, r2, r2
 100805a:	bf28      	it	cs
 100805c:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
 1008060:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
 1008064:	bf00      	nop
 1008066:	eb42 0202 	adc.w	r2, r2, r2
 100806a:	bf28      	it	cs
 100806c:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
 1008070:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
 1008074:	bf00      	nop
 1008076:	eb42 0202 	adc.w	r2, r2, r2
 100807a:	bf28      	it	cs
 100807c:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
 1008080:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
 1008084:	bf00      	nop
 1008086:	eb42 0202 	adc.w	r2, r2, r2
 100808a:	bf28      	it	cs
 100808c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
 1008090:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
 1008094:	bf00      	nop
 1008096:	eb42 0202 	adc.w	r2, r2, r2
 100809a:	bf28      	it	cs
 100809c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
 10080a0:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
 10080a4:	bf00      	nop
 10080a6:	eb42 0202 	adc.w	r2, r2, r2
 10080aa:	bf28      	it	cs
 10080ac:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
 10080b0:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
 10080b4:	bf00      	nop
 10080b6:	eb42 0202 	adc.w	r2, r2, r2
 10080ba:	bf28      	it	cs
 10080bc:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
 10080c0:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
 10080c4:	bf00      	nop
 10080c6:	eb42 0202 	adc.w	r2, r2, r2
 10080ca:	bf28      	it	cs
 10080cc:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
 10080d0:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
 10080d4:	bf00      	nop
 10080d6:	eb42 0202 	adc.w	r2, r2, r2
 10080da:	bf28      	it	cs
 10080dc:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
 10080e0:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
 10080e4:	bf00      	nop
 10080e6:	eb42 0202 	adc.w	r2, r2, r2
 10080ea:	bf28      	it	cs
 10080ec:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
 10080f0:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
 10080f4:	bf00      	nop
 10080f6:	eb42 0202 	adc.w	r2, r2, r2
 10080fa:	bf28      	it	cs
 10080fc:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
 1008100:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
 1008104:	bf00      	nop
 1008106:	eb42 0202 	adc.w	r2, r2, r2
 100810a:	bf28      	it	cs
 100810c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
 1008110:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
 1008114:	bf00      	nop
 1008116:	eb42 0202 	adc.w	r2, r2, r2
 100811a:	bf28      	it	cs
 100811c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
 1008120:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
 1008124:	bf00      	nop
 1008126:	eb42 0202 	adc.w	r2, r2, r2
 100812a:	bf28      	it	cs
 100812c:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
 1008130:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
 1008134:	bf00      	nop
 1008136:	eb42 0202 	adc.w	r2, r2, r2
 100813a:	bf28      	it	cs
 100813c:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
 1008140:	ebb0 0f01 	cmp.w	r0, r1
 1008144:	bf00      	nop
 1008146:	eb42 0202 	adc.w	r2, r2, r2
 100814a:	bf28      	it	cs
 100814c:	eba0 0001 	subcs.w	r0, r0, r1
 1008150:	4610      	mov	r0, r2
 1008152:	4770      	bx	lr
 1008154:	bf0c      	ite	eq
 1008156:	2001      	moveq	r0, #1
 1008158:	2000      	movne	r0, #0
 100815a:	4770      	bx	lr
 100815c:	fab1 f281 	clz	r2, r1
 1008160:	f1c2 021f 	rsb	r2, r2, #31
 1008164:	fa20 f002 	lsr.w	r0, r0, r2
 1008168:	4770      	bx	lr
 100816a:	b108      	cbz	r0, 1008170 <__udivsi3+0x258>
 100816c:	f04f 30ff 	mov.w	r0, #4294967295
 1008170:	f000 b966 	b.w	1008440 <__aeabi_idiv0>

01008174 <__aeabi_uidivmod>:
 1008174:	2900      	cmp	r1, #0
 1008176:	d0f8      	beq.n	100816a <__udivsi3+0x252>
 1008178:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 100817c:	f7ff fecc 	bl	1007f18 <__udivsi3>
 1008180:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 1008184:	fb02 f300 	mul.w	r3, r2, r0
 1008188:	eba1 0103 	sub.w	r1, r1, r3
 100818c:	4770      	bx	lr
 100818e:	bf00      	nop

01008190 <__divsi3>:
 1008190:	2900      	cmp	r1, #0
 1008192:	f000 813e 	beq.w	1008412 <.divsi3_skip_div0_test+0x27c>

01008196 <.divsi3_skip_div0_test>:
 1008196:	ea80 0c01 	eor.w	ip, r0, r1
 100819a:	bf48      	it	mi
 100819c:	4249      	negmi	r1, r1
 100819e:	1e4a      	subs	r2, r1, #1
 10081a0:	f000 811f 	beq.w	10083e2 <.divsi3_skip_div0_test+0x24c>
 10081a4:	0003      	movs	r3, r0
 10081a6:	bf48      	it	mi
 10081a8:	4243      	negmi	r3, r0
 10081aa:	428b      	cmp	r3, r1
 10081ac:	f240 811e 	bls.w	10083ec <.divsi3_skip_div0_test+0x256>
 10081b0:	4211      	tst	r1, r2
 10081b2:	f000 8123 	beq.w	10083fc <.divsi3_skip_div0_test+0x266>
 10081b6:	fab3 f283 	clz	r2, r3
 10081ba:	fab1 f081 	clz	r0, r1
 10081be:	eba0 0202 	sub.w	r2, r0, r2
 10081c2:	f1c2 021f 	rsb	r2, r2, #31
 10081c6:	a004      	add	r0, pc, #16	; (adr r0, 10081d8 <.divsi3_skip_div0_test+0x42>)
 10081c8:	eb00 1202 	add.w	r2, r0, r2, lsl #4
 10081cc:	f04f 0000 	mov.w	r0, #0
 10081d0:	4697      	mov	pc, r2
 10081d2:	bf00      	nop
 10081d4:	f3af 8000 	nop.w
 10081d8:	ebb3 7fc1 	cmp.w	r3, r1, lsl #31
 10081dc:	bf00      	nop
 10081de:	eb40 0000 	adc.w	r0, r0, r0
 10081e2:	bf28      	it	cs
 10081e4:	eba3 73c1 	subcs.w	r3, r3, r1, lsl #31
 10081e8:	ebb3 7f81 	cmp.w	r3, r1, lsl #30
 10081ec:	bf00      	nop
 10081ee:	eb40 0000 	adc.w	r0, r0, r0
 10081f2:	bf28      	it	cs
 10081f4:	eba3 7381 	subcs.w	r3, r3, r1, lsl #30
 10081f8:	ebb3 7f41 	cmp.w	r3, r1, lsl #29
 10081fc:	bf00      	nop
 10081fe:	eb40 0000 	adc.w	r0, r0, r0
 1008202:	bf28      	it	cs
 1008204:	eba3 7341 	subcs.w	r3, r3, r1, lsl #29
 1008208:	ebb3 7f01 	cmp.w	r3, r1, lsl #28
 100820c:	bf00      	nop
 100820e:	eb40 0000 	adc.w	r0, r0, r0
 1008212:	bf28      	it	cs
 1008214:	eba3 7301 	subcs.w	r3, r3, r1, lsl #28
 1008218:	ebb3 6fc1 	cmp.w	r3, r1, lsl #27
 100821c:	bf00      	nop
 100821e:	eb40 0000 	adc.w	r0, r0, r0
 1008222:	bf28      	it	cs
 1008224:	eba3 63c1 	subcs.w	r3, r3, r1, lsl #27
 1008228:	ebb3 6f81 	cmp.w	r3, r1, lsl #26
 100822c:	bf00      	nop
 100822e:	eb40 0000 	adc.w	r0, r0, r0
 1008232:	bf28      	it	cs
 1008234:	eba3 6381 	subcs.w	r3, r3, r1, lsl #26
 1008238:	ebb3 6f41 	cmp.w	r3, r1, lsl #25
 100823c:	bf00      	nop
 100823e:	eb40 0000 	adc.w	r0, r0, r0
 1008242:	bf28      	it	cs
 1008244:	eba3 6341 	subcs.w	r3, r3, r1, lsl #25
 1008248:	ebb3 6f01 	cmp.w	r3, r1, lsl #24
 100824c:	bf00      	nop
 100824e:	eb40 0000 	adc.w	r0, r0, r0
 1008252:	bf28      	it	cs
 1008254:	eba3 6301 	subcs.w	r3, r3, r1, lsl #24
 1008258:	ebb3 5fc1 	cmp.w	r3, r1, lsl #23
 100825c:	bf00      	nop
 100825e:	eb40 0000 	adc.w	r0, r0, r0
 1008262:	bf28      	it	cs
 1008264:	eba3 53c1 	subcs.w	r3, r3, r1, lsl #23
 1008268:	ebb3 5f81 	cmp.w	r3, r1, lsl #22
 100826c:	bf00      	nop
 100826e:	eb40 0000 	adc.w	r0, r0, r0
 1008272:	bf28      	it	cs
 1008274:	eba3 5381 	subcs.w	r3, r3, r1, lsl #22
 1008278:	ebb3 5f41 	cmp.w	r3, r1, lsl #21
 100827c:	bf00      	nop
 100827e:	eb40 0000 	adc.w	r0, r0, r0
 1008282:	bf28      	it	cs
 1008284:	eba3 5341 	subcs.w	r3, r3, r1, lsl #21
 1008288:	ebb3 5f01 	cmp.w	r3, r1, lsl #20
 100828c:	bf00      	nop
 100828e:	eb40 0000 	adc.w	r0, r0, r0
 1008292:	bf28      	it	cs
 1008294:	eba3 5301 	subcs.w	r3, r3, r1, lsl #20
 1008298:	ebb3 4fc1 	cmp.w	r3, r1, lsl #19
 100829c:	bf00      	nop
 100829e:	eb40 0000 	adc.w	r0, r0, r0
 10082a2:	bf28      	it	cs
 10082a4:	eba3 43c1 	subcs.w	r3, r3, r1, lsl #19
 10082a8:	ebb3 4f81 	cmp.w	r3, r1, lsl #18
 10082ac:	bf00      	nop
 10082ae:	eb40 0000 	adc.w	r0, r0, r0
 10082b2:	bf28      	it	cs
 10082b4:	eba3 4381 	subcs.w	r3, r3, r1, lsl #18
 10082b8:	ebb3 4f41 	cmp.w	r3, r1, lsl #17
 10082bc:	bf00      	nop
 10082be:	eb40 0000 	adc.w	r0, r0, r0
 10082c2:	bf28      	it	cs
 10082c4:	eba3 4341 	subcs.w	r3, r3, r1, lsl #17
 10082c8:	ebb3 4f01 	cmp.w	r3, r1, lsl #16
 10082cc:	bf00      	nop
 10082ce:	eb40 0000 	adc.w	r0, r0, r0
 10082d2:	bf28      	it	cs
 10082d4:	eba3 4301 	subcs.w	r3, r3, r1, lsl #16
 10082d8:	ebb3 3fc1 	cmp.w	r3, r1, lsl #15
 10082dc:	bf00      	nop
 10082de:	eb40 0000 	adc.w	r0, r0, r0
 10082e2:	bf28      	it	cs
 10082e4:	eba3 33c1 	subcs.w	r3, r3, r1, lsl #15
 10082e8:	ebb3 3f81 	cmp.w	r3, r1, lsl #14
 10082ec:	bf00      	nop
 10082ee:	eb40 0000 	adc.w	r0, r0, r0
 10082f2:	bf28      	it	cs
 10082f4:	eba3 3381 	subcs.w	r3, r3, r1, lsl #14
 10082f8:	ebb3 3f41 	cmp.w	r3, r1, lsl #13
 10082fc:	bf00      	nop
 10082fe:	eb40 0000 	adc.w	r0, r0, r0
 1008302:	bf28      	it	cs
 1008304:	eba3 3341 	subcs.w	r3, r3, r1, lsl #13
 1008308:	ebb3 3f01 	cmp.w	r3, r1, lsl #12
 100830c:	bf00      	nop
 100830e:	eb40 0000 	adc.w	r0, r0, r0
 1008312:	bf28      	it	cs
 1008314:	eba3 3301 	subcs.w	r3, r3, r1, lsl #12
 1008318:	ebb3 2fc1 	cmp.w	r3, r1, lsl #11
 100831c:	bf00      	nop
 100831e:	eb40 0000 	adc.w	r0, r0, r0
 1008322:	bf28      	it	cs
 1008324:	eba3 23c1 	subcs.w	r3, r3, r1, lsl #11
 1008328:	ebb3 2f81 	cmp.w	r3, r1, lsl #10
 100832c:	bf00      	nop
 100832e:	eb40 0000 	adc.w	r0, r0, r0
 1008332:	bf28      	it	cs
 1008334:	eba3 2381 	subcs.w	r3, r3, r1, lsl #10
 1008338:	ebb3 2f41 	cmp.w	r3, r1, lsl #9
 100833c:	bf00      	nop
 100833e:	eb40 0000 	adc.w	r0, r0, r0
 1008342:	bf28      	it	cs
 1008344:	eba3 2341 	subcs.w	r3, r3, r1, lsl #9
 1008348:	ebb3 2f01 	cmp.w	r3, r1, lsl #8
 100834c:	bf00      	nop
 100834e:	eb40 0000 	adc.w	r0, r0, r0
 1008352:	bf28      	it	cs
 1008354:	eba3 2301 	subcs.w	r3, r3, r1, lsl #8
 1008358:	ebb3 1fc1 	cmp.w	r3, r1, lsl #7
 100835c:	bf00      	nop
 100835e:	eb40 0000 	adc.w	r0, r0, r0
 1008362:	bf28      	it	cs
 1008364:	eba3 13c1 	subcs.w	r3, r3, r1, lsl #7
 1008368:	ebb3 1f81 	cmp.w	r3, r1, lsl #6
 100836c:	bf00      	nop
 100836e:	eb40 0000 	adc.w	r0, r0, r0
 1008372:	bf28      	it	cs
 1008374:	eba3 1381 	subcs.w	r3, r3, r1, lsl #6
 1008378:	ebb3 1f41 	cmp.w	r3, r1, lsl #5
 100837c:	bf00      	nop
 100837e:	eb40 0000 	adc.w	r0, r0, r0
 1008382:	bf28      	it	cs
 1008384:	eba3 1341 	subcs.w	r3, r3, r1, lsl #5
 1008388:	ebb3 1f01 	cmp.w	r3, r1, lsl #4
 100838c:	bf00      	nop
 100838e:	eb40 0000 	adc.w	r0, r0, r0
 1008392:	bf28      	it	cs
 1008394:	eba3 1301 	subcs.w	r3, r3, r1, lsl #4
 1008398:	ebb3 0fc1 	cmp.w	r3, r1, lsl #3
 100839c:	bf00      	nop
 100839e:	eb40 0000 	adc.w	r0, r0, r0
 10083a2:	bf28      	it	cs
 10083a4:	eba3 03c1 	subcs.w	r3, r3, r1, lsl #3
 10083a8:	ebb3 0f81 	cmp.w	r3, r1, lsl #2
 10083ac:	bf00      	nop
 10083ae:	eb40 0000 	adc.w	r0, r0, r0
 10083b2:	bf28      	it	cs
 10083b4:	eba3 0381 	subcs.w	r3, r3, r1, lsl #2
 10083b8:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
 10083bc:	bf00      	nop
 10083be:	eb40 0000 	adc.w	r0, r0, r0
 10083c2:	bf28      	it	cs
 10083c4:	eba3 0341 	subcs.w	r3, r3, r1, lsl #1
 10083c8:	ebb3 0f01 	cmp.w	r3, r1
 10083cc:	bf00      	nop
 10083ce:	eb40 0000 	adc.w	r0, r0, r0
 10083d2:	bf28      	it	cs
 10083d4:	eba3 0301 	subcs.w	r3, r3, r1
 10083d8:	f1bc 0f00 	cmp.w	ip, #0
 10083dc:	bf48      	it	mi
 10083de:	4240      	negmi	r0, r0
 10083e0:	4770      	bx	lr
 10083e2:	ea9c 0f00 	teq	ip, r0
 10083e6:	bf48      	it	mi
 10083e8:	4240      	negmi	r0, r0
 10083ea:	4770      	bx	lr
 10083ec:	bf38      	it	cc
 10083ee:	2000      	movcc	r0, #0
 10083f0:	bf04      	itt	eq
 10083f2:	ea4f 70ec 	moveq.w	r0, ip, asr #31
 10083f6:	f040 0001 	orreq.w	r0, r0, #1
 10083fa:	4770      	bx	lr
 10083fc:	fab1 f281 	clz	r2, r1
 1008400:	f1c2 021f 	rsb	r2, r2, #31
 1008404:	f1bc 0f00 	cmp.w	ip, #0
 1008408:	fa23 f002 	lsr.w	r0, r3, r2
 100840c:	bf48      	it	mi
 100840e:	4240      	negmi	r0, r0
 1008410:	4770      	bx	lr
 1008412:	2800      	cmp	r0, #0
 1008414:	bfc8      	it	gt
 1008416:	f06f 4000 	mvngt.w	r0, #2147483648	; 0x80000000
 100841a:	bfb8      	it	lt
 100841c:	f04f 4000 	movlt.w	r0, #2147483648	; 0x80000000
 1008420:	f000 b80e 	b.w	1008440 <__aeabi_idiv0>

01008424 <__aeabi_idivmod>:
 1008424:	2900      	cmp	r1, #0
 1008426:	d0f4      	beq.n	1008412 <.divsi3_skip_div0_test+0x27c>
 1008428:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
 100842c:	f7ff feb3 	bl	1008196 <.divsi3_skip_div0_test>
 1008430:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
 1008434:	fb02 f300 	mul.w	r3, r2, r0
 1008438:	eba1 0103 	sub.w	r1, r1, r3
 100843c:	4770      	bx	lr
 100843e:	bf00      	nop

01008440 <__aeabi_idiv0>:
 1008440:	4770      	bx	lr
 1008442:	bf00      	nop

01008444 <__aeabi_drsub>:
 1008444:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 1008448:	e002      	b.n	1008450 <__adddf3>
 100844a:	bf00      	nop

0100844c <__aeabi_dsub>:
 100844c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

01008450 <__adddf3>:
 1008450:	b530      	push	{r4, r5, lr}
 1008452:	ea4f 0441 	mov.w	r4, r1, lsl #1
 1008456:	ea4f 0543 	mov.w	r5, r3, lsl #1
 100845a:	ea94 0f05 	teq	r4, r5
 100845e:	bf08      	it	eq
 1008460:	ea90 0f02 	teqeq	r0, r2
 1008464:	bf1f      	itttt	ne
 1008466:	ea54 0c00 	orrsne.w	ip, r4, r0
 100846a:	ea55 0c02 	orrsne.w	ip, r5, r2
 100846e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 1008472:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 1008476:	f000 80e2 	beq.w	100863e <__adddf3+0x1ee>
 100847a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 100847e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 1008482:	bfb8      	it	lt
 1008484:	426d      	neglt	r5, r5
 1008486:	dd0c      	ble.n	10084a2 <__adddf3+0x52>
 1008488:	442c      	add	r4, r5
 100848a:	ea80 0202 	eor.w	r2, r0, r2
 100848e:	ea81 0303 	eor.w	r3, r1, r3
 1008492:	ea82 0000 	eor.w	r0, r2, r0
 1008496:	ea83 0101 	eor.w	r1, r3, r1
 100849a:	ea80 0202 	eor.w	r2, r0, r2
 100849e:	ea81 0303 	eor.w	r3, r1, r3
 10084a2:	2d36      	cmp	r5, #54	; 0x36
 10084a4:	bf88      	it	hi
 10084a6:	bd30      	pophi	{r4, r5, pc}
 10084a8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 10084ac:	ea4f 3101 	mov.w	r1, r1, lsl #12
 10084b0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 10084b4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 10084b8:	d002      	beq.n	10084c0 <__adddf3+0x70>
 10084ba:	4240      	negs	r0, r0
 10084bc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 10084c0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 10084c4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 10084c8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 10084cc:	d002      	beq.n	10084d4 <__adddf3+0x84>
 10084ce:	4252      	negs	r2, r2
 10084d0:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 10084d4:	ea94 0f05 	teq	r4, r5
 10084d8:	f000 80a7 	beq.w	100862a <__adddf3+0x1da>
 10084dc:	f1a4 0401 	sub.w	r4, r4, #1
 10084e0:	f1d5 0e20 	rsbs	lr, r5, #32
 10084e4:	db0d      	blt.n	1008502 <__adddf3+0xb2>
 10084e6:	fa02 fc0e 	lsl.w	ip, r2, lr
 10084ea:	fa22 f205 	lsr.w	r2, r2, r5
 10084ee:	1880      	adds	r0, r0, r2
 10084f0:	f141 0100 	adc.w	r1, r1, #0
 10084f4:	fa03 f20e 	lsl.w	r2, r3, lr
 10084f8:	1880      	adds	r0, r0, r2
 10084fa:	fa43 f305 	asr.w	r3, r3, r5
 10084fe:	4159      	adcs	r1, r3
 1008500:	e00e      	b.n	1008520 <__adddf3+0xd0>
 1008502:	f1a5 0520 	sub.w	r5, r5, #32
 1008506:	f10e 0e20 	add.w	lr, lr, #32
 100850a:	2a01      	cmp	r2, #1
 100850c:	fa03 fc0e 	lsl.w	ip, r3, lr
 1008510:	bf28      	it	cs
 1008512:	f04c 0c02 	orrcs.w	ip, ip, #2
 1008516:	fa43 f305 	asr.w	r3, r3, r5
 100851a:	18c0      	adds	r0, r0, r3
 100851c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 1008520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 1008524:	d507      	bpl.n	1008536 <__adddf3+0xe6>
 1008526:	f04f 0e00 	mov.w	lr, #0
 100852a:	f1dc 0c00 	rsbs	ip, ip, #0
 100852e:	eb7e 0000 	sbcs.w	r0, lr, r0
 1008532:	eb6e 0101 	sbc.w	r1, lr, r1
 1008536:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 100853a:	d31b      	bcc.n	1008574 <__adddf3+0x124>
 100853c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 1008540:	d30c      	bcc.n	100855c <__adddf3+0x10c>
 1008542:	0849      	lsrs	r1, r1, #1
 1008544:	ea5f 0030 	movs.w	r0, r0, rrx
 1008548:	ea4f 0c3c 	mov.w	ip, ip, rrx
 100854c:	f104 0401 	add.w	r4, r4, #1
 1008550:	ea4f 5244 	mov.w	r2, r4, lsl #21
 1008554:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 1008558:	f080 809a 	bcs.w	1008690 <__adddf3+0x240>
 100855c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 1008560:	bf08      	it	eq
 1008562:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 1008566:	f150 0000 	adcs.w	r0, r0, #0
 100856a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 100856e:	ea41 0105 	orr.w	r1, r1, r5
 1008572:	bd30      	pop	{r4, r5, pc}
 1008574:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 1008578:	4140      	adcs	r0, r0
 100857a:	eb41 0101 	adc.w	r1, r1, r1
 100857e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 1008582:	f1a4 0401 	sub.w	r4, r4, #1
 1008586:	d1e9      	bne.n	100855c <__adddf3+0x10c>
 1008588:	f091 0f00 	teq	r1, #0
 100858c:	bf04      	itt	eq
 100858e:	4601      	moveq	r1, r0
 1008590:	2000      	moveq	r0, #0
 1008592:	fab1 f381 	clz	r3, r1
 1008596:	bf08      	it	eq
 1008598:	3320      	addeq	r3, #32
 100859a:	f1a3 030b 	sub.w	r3, r3, #11
 100859e:	f1b3 0220 	subs.w	r2, r3, #32
 10085a2:	da0c      	bge.n	10085be <__adddf3+0x16e>
 10085a4:	320c      	adds	r2, #12
 10085a6:	dd08      	ble.n	10085ba <__adddf3+0x16a>
 10085a8:	f102 0c14 	add.w	ip, r2, #20
 10085ac:	f1c2 020c 	rsb	r2, r2, #12
 10085b0:	fa01 f00c 	lsl.w	r0, r1, ip
 10085b4:	fa21 f102 	lsr.w	r1, r1, r2
 10085b8:	e00c      	b.n	10085d4 <__adddf3+0x184>
 10085ba:	f102 0214 	add.w	r2, r2, #20
 10085be:	bfd8      	it	le
 10085c0:	f1c2 0c20 	rsble	ip, r2, #32
 10085c4:	fa01 f102 	lsl.w	r1, r1, r2
 10085c8:	fa20 fc0c 	lsr.w	ip, r0, ip
 10085cc:	bfdc      	itt	le
 10085ce:	ea41 010c 	orrle.w	r1, r1, ip
 10085d2:	4090      	lslle	r0, r2
 10085d4:	1ae4      	subs	r4, r4, r3
 10085d6:	bfa2      	ittt	ge
 10085d8:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 10085dc:	4329      	orrge	r1, r5
 10085de:	bd30      	popge	{r4, r5, pc}
 10085e0:	ea6f 0404 	mvn.w	r4, r4
 10085e4:	3c1f      	subs	r4, #31
 10085e6:	da1c      	bge.n	1008622 <__adddf3+0x1d2>
 10085e8:	340c      	adds	r4, #12
 10085ea:	dc0e      	bgt.n	100860a <__adddf3+0x1ba>
 10085ec:	f104 0414 	add.w	r4, r4, #20
 10085f0:	f1c4 0220 	rsb	r2, r4, #32
 10085f4:	fa20 f004 	lsr.w	r0, r0, r4
 10085f8:	fa01 f302 	lsl.w	r3, r1, r2
 10085fc:	ea40 0003 	orr.w	r0, r0, r3
 1008600:	fa21 f304 	lsr.w	r3, r1, r4
 1008604:	ea45 0103 	orr.w	r1, r5, r3
 1008608:	bd30      	pop	{r4, r5, pc}
 100860a:	f1c4 040c 	rsb	r4, r4, #12
 100860e:	f1c4 0220 	rsb	r2, r4, #32
 1008612:	fa20 f002 	lsr.w	r0, r0, r2
 1008616:	fa01 f304 	lsl.w	r3, r1, r4
 100861a:	ea40 0003 	orr.w	r0, r0, r3
 100861e:	4629      	mov	r1, r5
 1008620:	bd30      	pop	{r4, r5, pc}
 1008622:	fa21 f004 	lsr.w	r0, r1, r4
 1008626:	4629      	mov	r1, r5
 1008628:	bd30      	pop	{r4, r5, pc}
 100862a:	f094 0f00 	teq	r4, #0
 100862e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 1008632:	bf06      	itte	eq
 1008634:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 1008638:	3401      	addeq	r4, #1
 100863a:	3d01      	subne	r5, #1
 100863c:	e74e      	b.n	10084dc <__adddf3+0x8c>
 100863e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 1008642:	bf18      	it	ne
 1008644:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 1008648:	d029      	beq.n	100869e <__adddf3+0x24e>
 100864a:	ea94 0f05 	teq	r4, r5
 100864e:	bf08      	it	eq
 1008650:	ea90 0f02 	teqeq	r0, r2
 1008654:	d005      	beq.n	1008662 <__adddf3+0x212>
 1008656:	ea54 0c00 	orrs.w	ip, r4, r0
 100865a:	bf04      	itt	eq
 100865c:	4619      	moveq	r1, r3
 100865e:	4610      	moveq	r0, r2
 1008660:	bd30      	pop	{r4, r5, pc}
 1008662:	ea91 0f03 	teq	r1, r3
 1008666:	bf1e      	ittt	ne
 1008668:	2100      	movne	r1, #0
 100866a:	2000      	movne	r0, #0
 100866c:	bd30      	popne	{r4, r5, pc}
 100866e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 1008672:	d105      	bne.n	1008680 <__adddf3+0x230>
 1008674:	0040      	lsls	r0, r0, #1
 1008676:	4149      	adcs	r1, r1
 1008678:	bf28      	it	cs
 100867a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 100867e:	bd30      	pop	{r4, r5, pc}
 1008680:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 1008684:	bf3c      	itt	cc
 1008686:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 100868a:	bd30      	popcc	{r4, r5, pc}
 100868c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 1008690:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 1008694:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 1008698:	f04f 0000 	mov.w	r0, #0
 100869c:	bd30      	pop	{r4, r5, pc}
 100869e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 10086a2:	bf1a      	itte	ne
 10086a4:	4619      	movne	r1, r3
 10086a6:	4610      	movne	r0, r2
 10086a8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 10086ac:	bf1c      	itt	ne
 10086ae:	460b      	movne	r3, r1
 10086b0:	4602      	movne	r2, r0
 10086b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 10086b6:	bf06      	itte	eq
 10086b8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 10086bc:	ea91 0f03 	teqeq	r1, r3
 10086c0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 10086c4:	bd30      	pop	{r4, r5, pc}
 10086c6:	bf00      	nop

010086c8 <__aeabi_ui2d>:
 10086c8:	f090 0f00 	teq	r0, #0
 10086cc:	bf04      	itt	eq
 10086ce:	2100      	moveq	r1, #0
 10086d0:	4770      	bxeq	lr
 10086d2:	b530      	push	{r4, r5, lr}
 10086d4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 10086d8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 10086dc:	f04f 0500 	mov.w	r5, #0
 10086e0:	f04f 0100 	mov.w	r1, #0
 10086e4:	e750      	b.n	1008588 <__adddf3+0x138>
 10086e6:	bf00      	nop

010086e8 <__aeabi_i2d>:
 10086e8:	f090 0f00 	teq	r0, #0
 10086ec:	bf04      	itt	eq
 10086ee:	2100      	moveq	r1, #0
 10086f0:	4770      	bxeq	lr
 10086f2:	b530      	push	{r4, r5, lr}
 10086f4:	f44f 6480 	mov.w	r4, #1024	; 0x400
 10086f8:	f104 0432 	add.w	r4, r4, #50	; 0x32
 10086fc:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 1008700:	bf48      	it	mi
 1008702:	4240      	negmi	r0, r0
 1008704:	f04f 0100 	mov.w	r1, #0
 1008708:	e73e      	b.n	1008588 <__adddf3+0x138>
 100870a:	bf00      	nop

0100870c <__aeabi_f2d>:
 100870c:	0042      	lsls	r2, r0, #1
 100870e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 1008712:	ea4f 0131 	mov.w	r1, r1, rrx
 1008716:	ea4f 7002 	mov.w	r0, r2, lsl #28
 100871a:	bf1f      	itttt	ne
 100871c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 1008720:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 1008724:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 1008728:	4770      	bxne	lr
 100872a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 100872e:	bf08      	it	eq
 1008730:	4770      	bxeq	lr
 1008732:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 1008736:	bf04      	itt	eq
 1008738:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 100873c:	4770      	bxeq	lr
 100873e:	b530      	push	{r4, r5, lr}
 1008740:	f44f 7460 	mov.w	r4, #896	; 0x380
 1008744:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 1008748:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 100874c:	e71c      	b.n	1008588 <__adddf3+0x138>
 100874e:	bf00      	nop

01008750 <__aeabi_ul2d>:
 1008750:	ea50 0201 	orrs.w	r2, r0, r1
 1008754:	bf08      	it	eq
 1008756:	4770      	bxeq	lr
 1008758:	b530      	push	{r4, r5, lr}
 100875a:	f04f 0500 	mov.w	r5, #0
 100875e:	e00a      	b.n	1008776 <__aeabi_l2d+0x16>

01008760 <__aeabi_l2d>:
 1008760:	ea50 0201 	orrs.w	r2, r0, r1
 1008764:	bf08      	it	eq
 1008766:	4770      	bxeq	lr
 1008768:	b530      	push	{r4, r5, lr}
 100876a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 100876e:	d502      	bpl.n	1008776 <__aeabi_l2d+0x16>
 1008770:	4240      	negs	r0, r0
 1008772:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 1008776:	f44f 6480 	mov.w	r4, #1024	; 0x400
 100877a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 100877e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 1008782:	f43f aed8 	beq.w	1008536 <__adddf3+0xe6>
 1008786:	f04f 0203 	mov.w	r2, #3
 100878a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 100878e:	bf18      	it	ne
 1008790:	3203      	addne	r2, #3
 1008792:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 1008796:	bf18      	it	ne
 1008798:	3203      	addne	r2, #3
 100879a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 100879e:	f1c2 0320 	rsb	r3, r2, #32
 10087a2:	fa00 fc03 	lsl.w	ip, r0, r3
 10087a6:	fa20 f002 	lsr.w	r0, r0, r2
 10087aa:	fa01 fe03 	lsl.w	lr, r1, r3
 10087ae:	ea40 000e 	orr.w	r0, r0, lr
 10087b2:	fa21 f102 	lsr.w	r1, r1, r2
 10087b6:	4414      	add	r4, r2
 10087b8:	e6bd      	b.n	1008536 <__adddf3+0xe6>
 10087ba:	bf00      	nop

010087bc <__aeabi_uldivmod>:
 10087bc:	b953      	cbnz	r3, 10087d4 <__aeabi_uldivmod+0x18>
 10087be:	b94a      	cbnz	r2, 10087d4 <__aeabi_uldivmod+0x18>
 10087c0:	2900      	cmp	r1, #0
 10087c2:	bf08      	it	eq
 10087c4:	2800      	cmpeq	r0, #0
 10087c6:	bf1c      	itt	ne
 10087c8:	f04f 31ff 	movne.w	r1, #4294967295
 10087cc:	f04f 30ff 	movne.w	r0, #4294967295
 10087d0:	f7ff be36 	b.w	1008440 <__aeabi_idiv0>
 10087d4:	f1ad 0c08 	sub.w	ip, sp, #8
 10087d8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 10087dc:	f000 f848 	bl	1008870 <__udivmoddi4>
 10087e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 10087e4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 10087e8:	b004      	add	sp, #16
 10087ea:	4770      	bx	lr
 10087ec:	0000      	movs	r0, r0
	...

010087f0 <__aeabi_f2ulz>:
 10087f0:	ee07 0a90 	vmov	s15, r0
 10087f4:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 1008820 <__aeabi_f2ulz+0x30>
 10087f8:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 10087fc:	ed9f 7b0a 	vldr	d7, [pc, #40]	; 1008828 <__aeabi_f2ulz+0x38>
 1008800:	ee26 7b07 	vmul.f64	d7, d6, d7
 1008804:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 1008808:	eeb8 4b47 	vcvt.f64.u32	d4, s14
 100880c:	ee17 1a10 	vmov	r1, s14
 1008810:	ee04 6b45 	vmls.f64	d6, d4, d5
 1008814:	eefc 7bc6 	vcvt.u32.f64	s15, d6
 1008818:	ee17 0a90 	vmov	r0, s15
 100881c:	4770      	bx	lr
 100881e:	bf00      	nop
 1008820:	00000000 	.word	0x00000000
 1008824:	41f00000 	.word	0x41f00000
 1008828:	00000000 	.word	0x00000000
 100882c:	3df00000 	.word	0x3df00000

01008830 <__aeabi_d2ulz>:
 1008830:	ed9f 7b0b 	vldr	d7, [pc, #44]	; 1008860 <__aeabi_d2ulz+0x30>
 1008834:	ec41 0b16 	vmov	d6, r0, r1
 1008838:	ee26 7b07 	vmul.f64	d7, d6, d7
 100883c:	ed9f 5b0a 	vldr	d5, [pc, #40]	; 1008868 <__aeabi_d2ulz+0x38>
 1008840:	eebc 7bc7 	vcvt.u32.f64	s14, d7
 1008844:	eeb8 4b47 	vcvt.f64.u32	d4, s14
 1008848:	ee17 1a10 	vmov	r1, s14
 100884c:	ee04 6b45 	vmls.f64	d6, d4, d5
 1008850:	eefc 7bc6 	vcvt.u32.f64	s15, d6
 1008854:	ee17 0a90 	vmov	r0, s15
 1008858:	4770      	bx	lr
 100885a:	bf00      	nop
 100885c:	f3af 8000 	nop.w
 1008860:	00000000 	.word	0x00000000
 1008864:	3df00000 	.word	0x3df00000
 1008868:	00000000 	.word	0x00000000
 100886c:	41f00000 	.word	0x41f00000

01008870 <__udivmoddi4>:
 1008870:	4299      	cmp	r1, r3
 1008872:	bf08      	it	eq
 1008874:	4290      	cmpeq	r0, r2
 1008876:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100887a:	4604      	mov	r4, r0
 100887c:	bf38      	it	cc
 100887e:	2000      	movcc	r0, #0
 1008880:	460d      	mov	r5, r1
 1008882:	9f09      	ldr	r7, [sp, #36]	; 0x24
 1008884:	bf38      	it	cc
 1008886:	4601      	movcc	r1, r0
 1008888:	d36c      	bcc.n	1008964 <__udivmoddi4+0xf4>
 100888a:	4690      	mov	r8, r2
 100888c:	4699      	mov	r9, r3
 100888e:	fab3 f683 	clz	r6, r3
 1008892:	2b00      	cmp	r3, #0
 1008894:	d06f      	beq.n	1008976 <__udivmoddi4+0x106>
 1008896:	fab5 f185 	clz	r1, r5
 100889a:	2d00      	cmp	r5, #0
 100889c:	d067      	beq.n	100896e <__udivmoddi4+0xfe>
 100889e:	1a76      	subs	r6, r6, r1
 10088a0:	f1a6 0c20 	sub.w	ip, r6, #32
 10088a4:	fa09 fb06 	lsl.w	fp, r9, r6
 10088a8:	fa08 f30c 	lsl.w	r3, r8, ip
 10088ac:	f1c6 0e20 	rsb	lr, r6, #32
 10088b0:	ea4b 0b03 	orr.w	fp, fp, r3
 10088b4:	fa28 f30e 	lsr.w	r3, r8, lr
 10088b8:	ea4b 0b03 	orr.w	fp, fp, r3
 10088bc:	fa08 fa06 	lsl.w	sl, r8, r6
 10088c0:	455d      	cmp	r5, fp
 10088c2:	bf08      	it	eq
 10088c4:	4554      	cmpeq	r4, sl
 10088c6:	bf3c      	itt	cc
 10088c8:	2000      	movcc	r0, #0
 10088ca:	4601      	movcc	r1, r0
 10088cc:	d30a      	bcc.n	10088e4 <__udivmoddi4+0x74>
 10088ce:	2001      	movs	r0, #1
 10088d0:	ebb4 040a 	subs.w	r4, r4, sl
 10088d4:	fa00 f10c 	lsl.w	r1, r0, ip
 10088d8:	fa20 f30e 	lsr.w	r3, r0, lr
 10088dc:	eb65 050b 	sbc.w	r5, r5, fp
 10088e0:	4319      	orrs	r1, r3
 10088e2:	40b0      	lsls	r0, r6
 10088e4:	2e00      	cmp	r6, #0
 10088e6:	d03d      	beq.n	1008964 <__udivmoddi4+0xf4>
 10088e8:	ea4f 085a 	mov.w	r8, sl, lsr #1
 10088ec:	4632      	mov	r2, r6
 10088ee:	ea48 78cb 	orr.w	r8, r8, fp, lsl #31
 10088f2:	ea4f 095b 	mov.w	r9, fp, lsr #1
 10088f6:	e00b      	b.n	1008910 <__udivmoddi4+0xa0>
 10088f8:	ebb4 0308 	subs.w	r3, r4, r8
 10088fc:	eb65 0a09 	sbc.w	sl, r5, r9
 1008900:	18db      	adds	r3, r3, r3
 1008902:	eb4a 0a0a 	adc.w	sl, sl, sl
 1008906:	1c5c      	adds	r4, r3, #1
 1008908:	f14a 0500 	adc.w	r5, sl, #0
 100890c:	3a01      	subs	r2, #1
 100890e:	d007      	beq.n	1008920 <__udivmoddi4+0xb0>
 1008910:	454d      	cmp	r5, r9
 1008912:	bf08      	it	eq
 1008914:	4544      	cmpeq	r4, r8
 1008916:	d2ef      	bcs.n	10088f8 <__udivmoddi4+0x88>
 1008918:	1924      	adds	r4, r4, r4
 100891a:	416d      	adcs	r5, r5
 100891c:	3a01      	subs	r2, #1
 100891e:	d1f7      	bne.n	1008910 <__udivmoddi4+0xa0>
 1008920:	fa05 fe0e 	lsl.w	lr, r5, lr
 1008924:	fa24 f306 	lsr.w	r3, r4, r6
 1008928:	fa25 fc0c 	lsr.w	ip, r5, ip
 100892c:	ea43 030e 	orr.w	r3, r3, lr
 1008930:	1900      	adds	r0, r0, r4
 1008932:	fa25 fe06 	lsr.w	lr, r5, r6
 1008936:	ea43 040c 	orr.w	r4, r3, ip
 100893a:	f1a6 0c20 	sub.w	ip, r6, #32
 100893e:	f1c6 0220 	rsb	r2, r6, #32
 1008942:	fa0e f306 	lsl.w	r3, lr, r6
 1008946:	fa04 fc0c 	lsl.w	ip, r4, ip
 100894a:	fa04 f606 	lsl.w	r6, r4, r6
 100894e:	ea43 030c 	orr.w	r3, r3, ip
 1008952:	fa24 f202 	lsr.w	r2, r4, r2
 1008956:	eb45 0101 	adc.w	r1, r5, r1
 100895a:	4313      	orrs	r3, r2
 100895c:	1b80      	subs	r0, r0, r6
 100895e:	4675      	mov	r5, lr
 1008960:	eb61 0103 	sbc.w	r1, r1, r3
 1008964:	b10f      	cbz	r7, 100896a <__udivmoddi4+0xfa>
 1008966:	e9c7 4500 	strd	r4, r5, [r7]
 100896a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100896e:	fab4 f184 	clz	r1, r4
 1008972:	3120      	adds	r1, #32
 1008974:	e793      	b.n	100889e <__udivmoddi4+0x2e>
 1008976:	fab2 f682 	clz	r6, r2
 100897a:	fab5 f185 	clz	r1, r5
 100897e:	3620      	adds	r6, #32
 1008980:	2d00      	cmp	r5, #0
 1008982:	d18c      	bne.n	100889e <__udivmoddi4+0x2e>
 1008984:	e7f3      	b.n	100896e <__udivmoddi4+0xfe>
 1008986:	bf00      	nop

01008988 <exit>:
 1008988:	b508      	push	{r3, lr}
 100898a:	2100      	movs	r1, #0
 100898c:	4604      	mov	r4, r0
 100898e:	f004 fa89 	bl	100cea4 <__call_exitprocs>
 1008992:	f240 23e8 	movw	r3, #744	; 0x2e8
 1008996:	f2c0 1301 	movt	r3, #257	; 0x101
 100899a:	6818      	ldr	r0, [r3, #0]
 100899c:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
 100899e:	b103      	cbz	r3, 10089a2 <exit+0x1a>
 10089a0:	4798      	blx	r3
 10089a2:	4620      	mov	r0, r4
 10089a4:	f007 ebaa 	blx	10100fc <_exit>

010089a8 <__libc_fini_array>:
 10089a8:	b538      	push	{r3, r4, r5, lr}
 10089aa:	f248 0410 	movw	r4, #32784	; 0x8010
 10089ae:	f248 050c 	movw	r5, #32780	; 0x800c
 10089b2:	f2c0 1401 	movt	r4, #257	; 0x101
 10089b6:	f2c0 1501 	movt	r5, #257	; 0x101
 10089ba:	1b64      	subs	r4, r4, r5
 10089bc:	10a4      	asrs	r4, r4, #2
 10089be:	d007      	beq.n	10089d0 <__libc_fini_array+0x28>
 10089c0:	eb05 0584 	add.w	r5, r5, r4, lsl #2
 10089c4:	3c01      	subs	r4, #1
 10089c6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 10089ca:	4798      	blx	r3
 10089cc:	2c00      	cmp	r4, #0
 10089ce:	d1f9      	bne.n	10089c4 <__libc_fini_array+0x1c>
 10089d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 10089d4:	f007 bc76 	b.w	10102c4 <_fini>

010089d8 <__libc_init_array>:
 10089d8:	b570      	push	{r4, r5, r6, lr}
 10089da:	f248 0608 	movw	r6, #32776	; 0x8008
 10089de:	f248 0508 	movw	r5, #32776	; 0x8008
 10089e2:	f2c0 1601 	movt	r6, #257	; 0x101
 10089e6:	f2c0 1501 	movt	r5, #257	; 0x101
 10089ea:	1b76      	subs	r6, r6, r5
 10089ec:	10b6      	asrs	r6, r6, #2
 10089ee:	d006      	beq.n	10089fe <__libc_init_array+0x26>
 10089f0:	2400      	movs	r4, #0
 10089f2:	3401      	adds	r4, #1
 10089f4:	f855 3b04 	ldr.w	r3, [r5], #4
 10089f8:	4798      	blx	r3
 10089fa:	42a6      	cmp	r6, r4
 10089fc:	d1f9      	bne.n	10089f2 <__libc_init_array+0x1a>
 10089fe:	f248 060c 	movw	r6, #32780	; 0x800c
 1008a02:	f248 0508 	movw	r5, #32776	; 0x8008
 1008a06:	f2c0 1601 	movt	r6, #257	; 0x101
 1008a0a:	f2c0 1501 	movt	r5, #257	; 0x101
 1008a0e:	1b76      	subs	r6, r6, r5
 1008a10:	f007 fc52 	bl	10102b8 <_init>
 1008a14:	10b6      	asrs	r6, r6, #2
 1008a16:	d006      	beq.n	1008a26 <__libc_init_array+0x4e>
 1008a18:	2400      	movs	r4, #0
 1008a1a:	3401      	adds	r4, #1
 1008a1c:	f855 3b04 	ldr.w	r3, [r5], #4
 1008a20:	4798      	blx	r3
 1008a22:	42a6      	cmp	r6, r4
 1008a24:	d1f9      	bne.n	1008a1a <__libc_init_array+0x42>
 1008a26:	bd70      	pop	{r4, r5, r6, pc}

01008a28 <currentlocale>:
 1008a28:	4919      	ldr	r1, [pc, #100]	; (1008a90 <currentlocale+0x68>)
 1008a2a:	f248 0038 	movw	r0, #32824	; 0x8038
 1008a2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 1008a30:	f2c0 1001 	movt	r0, #257	; 0x101
 1008a34:	f101 0520 	add.w	r5, r1, #32
 1008a38:	f002 f830 	bl	100aa9c <strcpy>
 1008a3c:	f105 06a0 	add.w	r6, r5, #160	; 0xa0
 1008a40:	f1a5 0720 	sub.w	r7, r5, #32
 1008a44:	462c      	mov	r4, r5
 1008a46:	4621      	mov	r1, r4
 1008a48:	4638      	mov	r0, r7
 1008a4a:	f001 febd 	bl	100a7c8 <strcmp>
 1008a4e:	3420      	adds	r4, #32
 1008a50:	b930      	cbnz	r0, 1008a60 <currentlocale+0x38>
 1008a52:	42b4      	cmp	r4, r6
 1008a54:	d1f7      	bne.n	1008a46 <currentlocale+0x1e>
 1008a56:	f248 0038 	movw	r0, #32824	; 0x8038
 1008a5a:	f2c0 1001 	movt	r0, #257	; 0x101
 1008a5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 1008a60:	f641 1748 	movw	r7, #6472	; 0x1948
 1008a64:	f248 0438 	movw	r4, #32824	; 0x8038
 1008a68:	f2c0 1701 	movt	r7, #257	; 0x101
 1008a6c:	f2c0 1401 	movt	r4, #257	; 0x101
 1008a70:	4639      	mov	r1, r7
 1008a72:	4620      	mov	r0, r4
 1008a74:	f001 fe08 	bl	100a688 <strcat>
 1008a78:	4629      	mov	r1, r5
 1008a7a:	4620      	mov	r0, r4
 1008a7c:	3520      	adds	r5, #32
 1008a7e:	f001 fe03 	bl	100a688 <strcat>
 1008a82:	42b5      	cmp	r5, r6
 1008a84:	d1f4      	bne.n	1008a70 <currentlocale+0x48>
 1008a86:	f248 0038 	movw	r0, #32824	; 0x8038
 1008a8a:	f2c0 1001 	movt	r0, #257	; 0x101
 1008a8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 1008a90:	010122d8 	.word	0x010122d8

01008a94 <__loadlocale>:
 1008a94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1008a98:	eb00 1541 	add.w	r5, r0, r1, lsl #5
 1008a9c:	b08d      	sub	sp, #52	; 0x34
 1008a9e:	460f      	mov	r7, r1
 1008aa0:	4606      	mov	r6, r0
 1008aa2:	4629      	mov	r1, r5
 1008aa4:	4610      	mov	r0, r2
 1008aa6:	4614      	mov	r4, r2
 1008aa8:	f001 fe8e 	bl	100a7c8 <strcmp>
 1008aac:	b918      	cbnz	r0, 1008ab6 <__loadlocale+0x22>
 1008aae:	4628      	mov	r0, r5
 1008ab0:	b00d      	add	sp, #52	; 0x34
 1008ab2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1008ab6:	f641 114c 	movw	r1, #6476	; 0x194c
 1008aba:	4620      	mov	r0, r4
 1008abc:	f2c0 1101 	movt	r1, #257	; 0x101
 1008ac0:	f001 fe82 	bl	100a7c8 <strcmp>
 1008ac4:	2800      	cmp	r0, #0
 1008ac6:	f000 809f 	beq.w	1008c08 <__loadlocale+0x174>
 1008aca:	f641 1154 	movw	r1, #6484	; 0x1954
 1008ace:	4620      	mov	r0, r4
 1008ad0:	f2c0 1101 	movt	r1, #257	; 0x101
 1008ad4:	f001 fe78 	bl	100a7c8 <strcmp>
 1008ad8:	4680      	mov	r8, r0
 1008ada:	2800      	cmp	r0, #0
 1008adc:	f000 808a 	beq.w	1008bf4 <__loadlocale+0x160>
 1008ae0:	7823      	ldrb	r3, [r4, #0]
 1008ae2:	2b43      	cmp	r3, #67	; 0x43
 1008ae4:	f000 8098 	beq.w	1008c18 <__loadlocale+0x184>
 1008ae8:	3b61      	subs	r3, #97	; 0x61
 1008aea:	2b19      	cmp	r3, #25
 1008aec:	d87d      	bhi.n	1008bea <__loadlocale+0x156>
 1008aee:	7863      	ldrb	r3, [r4, #1]
 1008af0:	3b61      	subs	r3, #97	; 0x61
 1008af2:	2b19      	cmp	r3, #25
 1008af4:	d879      	bhi.n	1008bea <__loadlocale+0x156>
 1008af6:	78a3      	ldrb	r3, [r4, #2]
 1008af8:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 1008afc:	2a19      	cmp	r2, #25
 1008afe:	bf8e      	itee	hi
 1008b00:	f104 0802 	addhi.w	r8, r4, #2
 1008b04:	f104 0803 	addls.w	r8, r4, #3
 1008b08:	78e3      	ldrbls	r3, [r4, #3]
 1008b0a:	2b5f      	cmp	r3, #95	; 0x5f
 1008b0c:	f000 80a0 	beq.w	1008c50 <__loadlocale+0x1bc>
 1008b10:	2b2e      	cmp	r3, #46	; 0x2e
 1008b12:	f000 827c 	beq.w	100900e <__loadlocale+0x57a>
 1008b16:	f013 0fbf 	tst.w	r3, #191	; 0xbf
 1008b1a:	d166      	bne.n	1008bea <__loadlocale+0x156>
 1008b1c:	f10d 0910 	add.w	r9, sp, #16
 1008b20:	f641 1160 	movw	r1, #6496	; 0x1960
 1008b24:	f2c0 1101 	movt	r1, #257	; 0x101
 1008b28:	4648      	mov	r0, r9
 1008b2a:	f001 ffb7 	bl	100aa9c <strcpy>
 1008b2e:	f898 3000 	ldrb.w	r3, [r8]
 1008b32:	2b40      	cmp	r3, #64	; 0x40
 1008b34:	f000 828a 	beq.w	100904c <__loadlocale+0x5b8>
 1008b38:	f04f 0800 	mov.w	r8, #0
 1008b3c:	f89d 3010 	ldrb.w	r3, [sp, #16]
 1008b40:	3b41      	subs	r3, #65	; 0x41
 1008b42:	2b34      	cmp	r3, #52	; 0x34
 1008b44:	d851      	bhi.n	1008bea <__loadlocale+0x156>
 1008b46:	e8df f013 	tbh	[pc, r3, lsl #1]
 1008b4a:	019c      	.short	0x019c
 1008b4c:	016f0050 	.word	0x016f0050
 1008b50:	01d10050 	.word	0x01d10050
 1008b54:	01ae0050 	.word	0x01ae0050
 1008b58:	01fd0050 	.word	0x01fd0050
 1008b5c:	01330154 	.word	0x01330154
 1008b60:	00500050 	.word	0x00500050
 1008b64:	00500050 	.word	0x00500050
 1008b68:	00500121 	.word	0x00500121
 1008b6c:	01060050 	.word	0x01060050
 1008b70:	009200c6 	.word	0x009200c6
 1008b74:	00500050 	.word	0x00500050
 1008b78:	00500050 	.word	0x00500050
 1008b7c:	00500050 	.word	0x00500050
 1008b80:	00500050 	.word	0x00500050
 1008b84:	00500050 	.word	0x00500050
 1008b88:	019c0050 	.word	0x019c0050
 1008b8c:	016f0050 	.word	0x016f0050
 1008b90:	01d10050 	.word	0x01d10050
 1008b94:	01ae0050 	.word	0x01ae0050
 1008b98:	01fd0050 	.word	0x01fd0050
 1008b9c:	01330154 	.word	0x01330154
 1008ba0:	00500050 	.word	0x00500050
 1008ba4:	00500050 	.word	0x00500050
 1008ba8:	00500121 	.word	0x00500121
 1008bac:	01060050 	.word	0x01060050
 1008bb0:	009200c6 	.word	0x009200c6
 1008bb4:	f5b0 7f56 	cmp.w	r0, #856	; 0x358
 1008bb8:	f300 80af 	bgt.w	1008d1a <__loadlocale+0x286>
 1008bbc:	f240 3307 	movw	r3, #775	; 0x307
 1008bc0:	4298      	cmp	r0, r3
 1008bc2:	f000 80aa 	beq.w	1008d1a <__loadlocale+0x286>
 1008bc6:	f5b0 7f42 	cmp.w	r0, #776	; 0x308
 1008bca:	f280 826a 	bge.w	10090a2 <__loadlocale+0x60e>
 1008bce:	f5b0 7f34 	cmp.w	r0, #720	; 0x2d0
 1008bd2:	f000 80a2 	beq.w	1008d1a <__loadlocale+0x286>
 1008bd6:	f240 23e1 	movw	r3, #737	; 0x2e1
 1008bda:	4298      	cmp	r0, r3
 1008bdc:	f000 809d 	beq.w	1008d1a <__loadlocale+0x286>
 1008be0:	f240 13b5 	movw	r3, #437	; 0x1b5
 1008be4:	4298      	cmp	r0, r3
 1008be6:	f000 8098 	beq.w	1008d1a <__loadlocale+0x286>
 1008bea:	2500      	movs	r5, #0
 1008bec:	4628      	mov	r0, r5
 1008bee:	b00d      	add	sp, #52	; 0x34
 1008bf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1008bf4:	f10d 0910 	add.w	r9, sp, #16
 1008bf8:	f641 1158 	movw	r1, #6488	; 0x1958
 1008bfc:	f2c0 1101 	movt	r1, #257	; 0x101
 1008c00:	4648      	mov	r0, r9
 1008c02:	f001 ff4b 	bl	100aa9c <strcpy>
 1008c06:	e799      	b.n	1008b3c <__loadlocale+0xa8>
 1008c08:	f641 1154 	movw	r1, #6484	; 0x1954
 1008c0c:	4620      	mov	r0, r4
 1008c0e:	f2c0 1101 	movt	r1, #257	; 0x101
 1008c12:	f001 ff43 	bl	100aa9c <strcpy>
 1008c16:	e758      	b.n	1008aca <__loadlocale+0x36>
 1008c18:	7863      	ldrb	r3, [r4, #1]
 1008c1a:	3b2d      	subs	r3, #45	; 0x2d
 1008c1c:	2b01      	cmp	r3, #1
 1008c1e:	d8e4      	bhi.n	1008bea <__loadlocale+0x156>
 1008c20:	f104 0802 	add.w	r8, r4, #2
 1008c24:	f10d 0910 	add.w	r9, sp, #16
 1008c28:	4641      	mov	r1, r8
 1008c2a:	4648      	mov	r0, r9
 1008c2c:	f001 ff36 	bl	100aa9c <strcpy>
 1008c30:	4648      	mov	r0, r9
 1008c32:	2140      	movs	r1, #64	; 0x40
 1008c34:	f001 fd48 	bl	100a6c8 <strchr>
 1008c38:	b108      	cbz	r0, 1008c3e <__loadlocale+0x1aa>
 1008c3a:	2300      	movs	r3, #0
 1008c3c:	7003      	strb	r3, [r0, #0]
 1008c3e:	4648      	mov	r0, r9
 1008c40:	f001 ffbe 	bl	100abc0 <strlen>
 1008c44:	4480      	add	r8, r0
 1008c46:	f1b8 0f00 	cmp.w	r8, #0
 1008c4a:	f43f af75 	beq.w	1008b38 <__loadlocale+0xa4>
 1008c4e:	e76e      	b.n	1008b2e <__loadlocale+0x9a>
 1008c50:	f898 3001 	ldrb.w	r3, [r8, #1]
 1008c54:	3b41      	subs	r3, #65	; 0x41
 1008c56:	2b19      	cmp	r3, #25
 1008c58:	d8c7      	bhi.n	1008bea <__loadlocale+0x156>
 1008c5a:	f898 3002 	ldrb.w	r3, [r8, #2]
 1008c5e:	3b41      	subs	r3, #65	; 0x41
 1008c60:	2b19      	cmp	r3, #25
 1008c62:	d8c2      	bhi.n	1008bea <__loadlocale+0x156>
 1008c64:	f898 3003 	ldrb.w	r3, [r8, #3]
 1008c68:	f108 0803 	add.w	r8, r8, #3
 1008c6c:	e750      	b.n	1008b10 <__loadlocale+0x7c>
 1008c6e:	f641 1178 	movw	r1, #6520	; 0x1978
 1008c72:	4648      	mov	r0, r9
 1008c74:	f2c0 1101 	movt	r1, #257	; 0x101
 1008c78:	f001 fce4 	bl	100a644 <strcasecmp>
 1008c7c:	b140      	cbz	r0, 1008c90 <__loadlocale+0x1fc>
 1008c7e:	f641 1180 	movw	r1, #6528	; 0x1980
 1008c82:	4648      	mov	r0, r9
 1008c84:	f2c0 1101 	movt	r1, #257	; 0x101
 1008c88:	f001 fcdc 	bl	100a644 <strcasecmp>
 1008c8c:	2800      	cmp	r0, #0
 1008c8e:	d1ac      	bne.n	1008bea <__loadlocale+0x156>
 1008c90:	f641 1178 	movw	r1, #6520	; 0x1978
 1008c94:	4648      	mov	r0, r9
 1008c96:	f2c0 1101 	movt	r1, #257	; 0x101
 1008c9a:	f649 1ad9 	movw	sl, #39385	; 0x99d9
 1008c9e:	f64c 4bb9 	movw	fp, #52409	; 0xccb9
 1008ca2:	f2c0 1a00 	movt	sl, #256	; 0x100
 1008ca6:	f2c0 1b00 	movt	fp, #256	; 0x100
 1008caa:	f001 fef7 	bl	100aa9c <strcpy>
 1008cae:	2306      	movs	r3, #6
 1008cb0:	2f02      	cmp	r7, #2
 1008cb2:	f000 81af 	beq.w	1009014 <__loadlocale+0x580>
 1008cb6:	2f06      	cmp	r7, #6
 1008cb8:	d104      	bne.n	1008cc4 <__loadlocale+0x230>
 1008cba:	4649      	mov	r1, r9
 1008cbc:	f506 70a5 	add.w	r0, r6, #330	; 0x14a
 1008cc0:	f001 feec 	bl	100aa9c <strcpy>
 1008cc4:	4621      	mov	r1, r4
 1008cc6:	4628      	mov	r0, r5
 1008cc8:	f001 fee8 	bl	100aa9c <strcpy>
 1008ccc:	4605      	mov	r5, r0
 1008cce:	4628      	mov	r0, r5
 1008cd0:	b00d      	add	sp, #52	; 0x34
 1008cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1008cd6:	f641 2100 	movw	r1, #6656	; 0x1a00
 1008cda:	2203      	movs	r2, #3
 1008cdc:	f2c0 1101 	movt	r1, #257	; 0x101
 1008ce0:	4648      	mov	r0, r9
 1008ce2:	f001 ffdb 	bl	100ac9c <strncasecmp>
 1008ce6:	2800      	cmp	r0, #0
 1008ce8:	f47f af7f 	bne.w	1008bea <__loadlocale+0x156>
 1008cec:	f89d 3013 	ldrb.w	r3, [sp, #19]
 1008cf0:	f641 2104 	movw	r1, #6660	; 0x1a04
 1008cf4:	f2c0 1101 	movt	r1, #257	; 0x101
 1008cf8:	2b2d      	cmp	r3, #45	; 0x2d
 1008cfa:	bf0c      	ite	eq
 1008cfc:	a805      	addeq	r0, sp, #20
 1008cfe:	f10d 0013 	addne.w	r0, sp, #19
 1008d02:	f001 fc9f 	bl	100a644 <strcasecmp>
 1008d06:	2800      	cmp	r0, #0
 1008d08:	f47f af6f 	bne.w	1008bea <__loadlocale+0x156>
 1008d0c:	f641 2108 	movw	r1, #6664	; 0x1a08
 1008d10:	4648      	mov	r0, r9
 1008d12:	f2c0 1101 	movt	r1, #257	; 0x101
 1008d16:	f001 fec1 	bl	100aa9c <strcpy>
 1008d1a:	2f02      	cmp	r7, #2
 1008d1c:	d1cb      	bne.n	1008cb6 <__loadlocale+0x222>
 1008d1e:	4649      	mov	r1, r9
 1008d20:	f506 7095 	add.w	r0, r6, #298	; 0x12a
 1008d24:	f001 feba 	bl	100aa9c <strcpy>
 1008d28:	4630      	mov	r0, r6
 1008d2a:	4649      	mov	r1, r9
 1008d2c:	f64c 42a1 	movw	r2, #52385	; 0xcca1
 1008d30:	f649 13b5 	movw	r3, #39349	; 0x99b5
 1008d34:	f2c0 1200 	movt	r2, #256	; 0x100
 1008d38:	f2c0 1300 	movt	r3, #256	; 0x100
 1008d3c:	f8c6 20e0 	str.w	r2, [r6, #224]	; 0xe0
 1008d40:	f8c6 30e4 	str.w	r3, [r6, #228]	; 0xe4
 1008d44:	2201      	movs	r2, #1
 1008d46:	f886 2128 	strb.w	r2, [r6, #296]	; 0x128
 1008d4a:	f004 f919 	bl	100cf80 <__set_ctype>
 1008d4e:	2000      	movs	r0, #0
 1008d50:	f8c6 00e8 	str.w	r0, [r6, #232]	; 0xe8
 1008d54:	e7b6      	b.n	1008cc4 <__loadlocale+0x230>
 1008d56:	f641 119c 	movw	r1, #6556	; 0x199c
 1008d5a:	4648      	mov	r0, r9
 1008d5c:	f2c0 1101 	movt	r1, #257	; 0x101
 1008d60:	f001 fc70 	bl	100a644 <strcasecmp>
 1008d64:	2800      	cmp	r0, #0
 1008d66:	f47f af40 	bne.w	1008bea <__loadlocale+0x156>
 1008d6a:	f641 119c 	movw	r1, #6556	; 0x199c
 1008d6e:	4648      	mov	r0, r9
 1008d70:	f2c0 1101 	movt	r1, #257	; 0x101
 1008d74:	f649 3ae1 	movw	sl, #39905	; 0x9be1
 1008d78:	f001 fe90 	bl	100aa9c <strcpy>
 1008d7c:	f64c 5b5d 	movw	fp, #52573	; 0xcd5d
 1008d80:	f2c0 1a00 	movt	sl, #256	; 0x100
 1008d84:	2302      	movs	r3, #2
 1008d86:	f2c0 1b00 	movt	fp, #256	; 0x100
 1008d8a:	e791      	b.n	1008cb0 <__loadlocale+0x21c>
 1008d8c:	f641 11f0 	movw	r1, #6640	; 0x19f0
 1008d90:	4648      	mov	r0, r9
 1008d92:	f2c0 1101 	movt	r1, #257	; 0x101
 1008d96:	f001 fc55 	bl	100a644 <strcasecmp>
 1008d9a:	2800      	cmp	r0, #0
 1008d9c:	f47f af25 	bne.w	1008bea <__loadlocale+0x156>
 1008da0:	f641 11f8 	movw	r1, #6648	; 0x19f8
 1008da4:	4648      	mov	r0, r9
 1008da6:	f2c0 1101 	movt	r1, #257	; 0x101
 1008daa:	f001 fe77 	bl	100aa9c <strcpy>
 1008dae:	e7b4      	b.n	1008d1a <__loadlocale+0x286>
 1008db0:	f641 11c0 	movw	r1, #6592	; 0x19c0
 1008db4:	2204      	movs	r2, #4
 1008db6:	f2c0 1101 	movt	r1, #257	; 0x101
 1008dba:	4648      	mov	r0, r9
 1008dbc:	f001 ff6e 	bl	100ac9c <strncasecmp>
 1008dc0:	2800      	cmp	r0, #0
 1008dc2:	f47f af12 	bne.w	1008bea <__loadlocale+0x156>
 1008dc6:	f89d 3014 	ldrb.w	r3, [sp, #20]
 1008dca:	2b2d      	cmp	r3, #45	; 0x2d
 1008dcc:	bf08      	it	eq
 1008dce:	f89d 3015 	ldrbeq.w	r3, [sp, #21]
 1008dd2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 1008dd6:	2b52      	cmp	r3, #82	; 0x52
 1008dd8:	f000 8172 	beq.w	10090c0 <__loadlocale+0x62c>
 1008ddc:	2b55      	cmp	r3, #85	; 0x55
 1008dde:	f47f af04 	bne.w	1008bea <__loadlocale+0x156>
 1008de2:	f641 11d0 	movw	r1, #6608	; 0x19d0
 1008de6:	4648      	mov	r0, r9
 1008de8:	f2c0 1101 	movt	r1, #257	; 0x101
 1008dec:	f001 fe56 	bl	100aa9c <strcpy>
 1008df0:	e793      	b.n	1008d1a <__loadlocale+0x286>
 1008df2:	f641 1188 	movw	r1, #6536	; 0x1988
 1008df6:	4648      	mov	r0, r9
 1008df8:	f2c0 1101 	movt	r1, #257	; 0x101
 1008dfc:	f001 fc22 	bl	100a644 <strcasecmp>
 1008e00:	2800      	cmp	r0, #0
 1008e02:	f47f aef2 	bne.w	1008bea <__loadlocale+0x156>
 1008e06:	f641 1188 	movw	r1, #6536	; 0x1988
 1008e0a:	4648      	mov	r0, r9
 1008e0c:	f2c0 1101 	movt	r1, #257	; 0x101
 1008e10:	f649 5a1d 	movw	sl, #40221	; 0x9d1d
 1008e14:	f001 fe42 	bl	100aa9c <strcpy>
 1008e18:	f64c 6b21 	movw	fp, #52769	; 0xce21
 1008e1c:	f2c0 1a00 	movt	sl, #256	; 0x100
 1008e20:	2308      	movs	r3, #8
 1008e22:	f2c0 1b00 	movt	fp, #256	; 0x100
 1008e26:	e743      	b.n	1008cb0 <__loadlocale+0x21c>
 1008e28:	f89d 3011 	ldrb.w	r3, [sp, #17]
 1008e2c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 1008e30:	2b50      	cmp	r3, #80	; 0x50
 1008e32:	f47f aeda 	bne.w	1008bea <__loadlocale+0x156>
 1008e36:	2202      	movs	r2, #2
 1008e38:	f641 11bc 	movw	r1, #6588	; 0x19bc
 1008e3c:	4648      	mov	r0, r9
 1008e3e:	f2c0 1101 	movt	r1, #257	; 0x101
 1008e42:	f001 ffab 	bl	100ad9c <strncpy>
 1008e46:	220a      	movs	r2, #10
 1008e48:	a903      	add	r1, sp, #12
 1008e4a:	f10d 0012 	add.w	r0, sp, #18
 1008e4e:	f002 f899 	bl	100af84 <strtol>
 1008e52:	9b03      	ldr	r3, [sp, #12]
 1008e54:	781b      	ldrb	r3, [r3, #0]
 1008e56:	2b00      	cmp	r3, #0
 1008e58:	f47f aec7 	bne.w	1008bea <__loadlocale+0x156>
 1008e5c:	f240 335a 	movw	r3, #858	; 0x35a
 1008e60:	4298      	cmp	r0, r3
 1008e62:	f77f aea7 	ble.w	1008bb4 <__loadlocale+0x120>
 1008e66:	f5b0 7f69 	cmp.w	r0, #932	; 0x3a4
 1008e6a:	f040 80fc 	bne.w	1009066 <__loadlocale+0x5d2>
 1008e6e:	f649 3ae1 	movw	sl, #39905	; 0x9be1
 1008e72:	f64c 5b5d 	movw	fp, #52573	; 0xcd5d
 1008e76:	f2c0 1a00 	movt	sl, #256	; 0x100
 1008e7a:	f2c0 1b00 	movt	fp, #256	; 0x100
 1008e7e:	2302      	movs	r3, #2
 1008e80:	e716      	b.n	1008cb0 <__loadlocale+0x21c>
 1008e82:	f641 1158 	movw	r1, #6488	; 0x1958
 1008e86:	4648      	mov	r0, r9
 1008e88:	f2c0 1101 	movt	r1, #257	; 0x101
 1008e8c:	f001 fbda 	bl	100a644 <strcasecmp>
 1008e90:	2800      	cmp	r0, #0
 1008e92:	f47f aeaa 	bne.w	1008bea <__loadlocale+0x156>
 1008e96:	f641 1158 	movw	r1, #6488	; 0x1958
 1008e9a:	4648      	mov	r0, r9
 1008e9c:	f2c0 1101 	movt	r1, #257	; 0x101
 1008ea0:	f001 fdfc 	bl	100aa9c <strcpy>
 1008ea4:	e739      	b.n	1008d1a <__loadlocale+0x286>
 1008ea6:	f641 11d8 	movw	r1, #6616	; 0x19d8
 1008eaa:	2208      	movs	r2, #8
 1008eac:	f2c0 1101 	movt	r1, #257	; 0x101
 1008eb0:	4648      	mov	r0, r9
 1008eb2:	f001 fef3 	bl	100ac9c <strncasecmp>
 1008eb6:	2800      	cmp	r0, #0
 1008eb8:	f47f ae97 	bne.w	1008bea <__loadlocale+0x156>
 1008ebc:	f89d 3018 	ldrb.w	r3, [sp, #24]
 1008ec0:	f641 11e4 	movw	r1, #6628	; 0x19e4
 1008ec4:	f2c0 1101 	movt	r1, #257	; 0x101
 1008ec8:	2b2d      	cmp	r3, #45	; 0x2d
 1008eca:	bf0c      	ite	eq
 1008ecc:	f10d 0019 	addeq.w	r0, sp, #25
 1008ed0:	a806      	addne	r0, sp, #24
 1008ed2:	f001 fbb7 	bl	100a644 <strcasecmp>
 1008ed6:	2800      	cmp	r0, #0
 1008ed8:	f47f ae87 	bne.w	1008bea <__loadlocale+0x156>
 1008edc:	f641 11e8 	movw	r1, #6632	; 0x19e8
 1008ee0:	4648      	mov	r0, r9
 1008ee2:	f2c0 1101 	movt	r1, #257	; 0x101
 1008ee6:	f001 fdd9 	bl	100aa9c <strcpy>
 1008eea:	e716      	b.n	1008d1a <__loadlocale+0x286>
 1008eec:	f641 118c 	movw	r1, #6540	; 0x198c
 1008ef0:	2203      	movs	r2, #3
 1008ef2:	f2c0 1101 	movt	r1, #257	; 0x101
 1008ef6:	4648      	mov	r0, r9
 1008ef8:	f001 fed0 	bl	100ac9c <strncasecmp>
 1008efc:	2800      	cmp	r0, #0
 1008efe:	f47f ae74 	bne.w	1008bea <__loadlocale+0x156>
 1008f02:	f89d 3013 	ldrb.w	r3, [sp, #19]
 1008f06:	f641 1190 	movw	r1, #6544	; 0x1990
 1008f0a:	f2c0 1101 	movt	r1, #257	; 0x101
 1008f0e:	2b2d      	cmp	r3, #45	; 0x2d
 1008f10:	bf0c      	ite	eq
 1008f12:	a805      	addeq	r0, sp, #20
 1008f14:	f10d 0013 	addne.w	r0, sp, #19
 1008f18:	f001 fb94 	bl	100a644 <strcasecmp>
 1008f1c:	2800      	cmp	r0, #0
 1008f1e:	f47f ae64 	bne.w	1008bea <__loadlocale+0x156>
 1008f22:	f641 1194 	movw	r1, #6548	; 0x1994
 1008f26:	4648      	mov	r0, r9
 1008f28:	f2c0 1101 	movt	r1, #257	; 0x101
 1008f2c:	f649 4a65 	movw	sl, #40037	; 0x9c65
 1008f30:	f001 fdb4 	bl	100aa9c <strcpy>
 1008f34:	f64c 5bb1 	movw	fp, #52657	; 0xcdb1
 1008f38:	f2c0 1a00 	movt	sl, #256	; 0x100
 1008f3c:	2303      	movs	r3, #3
 1008f3e:	f2c0 1b00 	movt	fp, #256	; 0x100
 1008f42:	e6b5      	b.n	1008cb0 <__loadlocale+0x21c>
 1008f44:	f641 11a4 	movw	r1, #6564	; 0x19a4
 1008f48:	2203      	movs	r2, #3
 1008f4a:	f2c0 1101 	movt	r1, #257	; 0x101
 1008f4e:	4648      	mov	r0, r9
 1008f50:	f001 fea4 	bl	100ac9c <strncasecmp>
 1008f54:	2800      	cmp	r0, #0
 1008f56:	f47f ae48 	bne.w	1008bea <__loadlocale+0x156>
 1008f5a:	f89d 3013 	ldrb.w	r3, [sp, #19]
 1008f5e:	f641 11a8 	movw	r1, #6568	; 0x19a8
 1008f62:	2204      	movs	r2, #4
 1008f64:	f2c0 1101 	movt	r1, #257	; 0x101
 1008f68:	2b2d      	cmp	r3, #45	; 0x2d
 1008f6a:	bf0c      	ite	eq
 1008f6c:	f10d 0814 	addeq.w	r8, sp, #20
 1008f70:	f10d 0813 	addne.w	r8, sp, #19
 1008f74:	4640      	mov	r0, r8
 1008f76:	f001 fe91 	bl	100ac9c <strncasecmp>
 1008f7a:	2800      	cmp	r0, #0
 1008f7c:	f47f ae35 	bne.w	1008bea <__loadlocale+0x156>
 1008f80:	f898 3004 	ldrb.w	r3, [r8, #4]
 1008f84:	220a      	movs	r2, #10
 1008f86:	a903      	add	r1, sp, #12
 1008f88:	2b2d      	cmp	r3, #45	; 0x2d
 1008f8a:	bf14      	ite	ne
 1008f8c:	f108 0004 	addne.w	r0, r8, #4
 1008f90:	f108 0005 	addeq.w	r0, r8, #5
 1008f94:	f001 fff6 	bl	100af84 <strtol>
 1008f98:	f1a0 030c 	sub.w	r3, r0, #12
 1008f9c:	1e42      	subs	r2, r0, #1
 1008f9e:	fab3 f383 	clz	r3, r3
 1008fa2:	4680      	mov	r8, r0
 1008fa4:	095b      	lsrs	r3, r3, #5
 1008fa6:	2a0f      	cmp	r2, #15
 1008fa8:	bf88      	it	hi
 1008faa:	f043 0301 	orrhi.w	r3, r3, #1
 1008fae:	2b00      	cmp	r3, #0
 1008fb0:	f47f ae1b 	bne.w	1008bea <__loadlocale+0x156>
 1008fb4:	9b03      	ldr	r3, [sp, #12]
 1008fb6:	781b      	ldrb	r3, [r3, #0]
 1008fb8:	2b00      	cmp	r3, #0
 1008fba:	f47f ae16 	bne.w	1008bea <__loadlocale+0x156>
 1008fbe:	f641 11b0 	movw	r1, #6576	; 0x19b0
 1008fc2:	4648      	mov	r0, r9
 1008fc4:	f2c0 1101 	movt	r1, #257	; 0x101
 1008fc8:	f001 fd68 	bl	100aa9c <strcpy>
 1008fcc:	f246 6267 	movw	r2, #26215	; 0x6667
 1008fd0:	f2c6 6266 	movt	r2, #26214	; 0x6666
 1008fd4:	f1b8 0f0a 	cmp.w	r8, #10
 1008fd8:	f04f 000a 	mov.w	r0, #10
 1008fdc:	bfc8      	it	gt
 1008fde:	f10d 011a 	addgt.w	r1, sp, #26
 1008fe2:	fb82 c208 	smull	ip, r2, r2, r8
 1008fe6:	bfcc      	ite	gt
 1008fe8:	2331      	movgt	r3, #49	; 0x31
 1008fea:	f10d 0119 	addle.w	r1, sp, #25
 1008fee:	f04f 0c00 	mov.w	ip, #0
 1008ff2:	bfc8      	it	gt
 1008ff4:	f88d 3019 	strbgt.w	r3, [sp, #25]
 1008ff8:	ea4f 73e8 	mov.w	r3, r8, asr #31
 1008ffc:	ebc3 03a2 	rsb	r3, r3, r2, asr #2
 1009000:	f881 c001 	strb.w	ip, [r1, #1]
 1009004:	fb00 8313 	mls	r3, r0, r3, r8
 1009008:	3330      	adds	r3, #48	; 0x30
 100900a:	700b      	strb	r3, [r1, #0]
 100900c:	e685      	b.n	1008d1a <__loadlocale+0x286>
 100900e:	f108 0801 	add.w	r8, r8, #1
 1009012:	e607      	b.n	1008c24 <__loadlocale+0x190>
 1009014:	4649      	mov	r1, r9
 1009016:	f506 7095 	add.w	r0, r6, #298	; 0x12a
 100901a:	9301      	str	r3, [sp, #4]
 100901c:	f001 fd3e 	bl	100aa9c <strcpy>
 1009020:	9b01      	ldr	r3, [sp, #4]
 1009022:	4649      	mov	r1, r9
 1009024:	f8c6 b0e0 	str.w	fp, [r6, #224]	; 0xe0
 1009028:	4630      	mov	r0, r6
 100902a:	f8c6 a0e4 	str.w	sl, [r6, #228]	; 0xe4
 100902e:	f088 0801 	eor.w	r8, r8, #1
 1009032:	f886 3128 	strb.w	r3, [r6, #296]	; 0x128
 1009036:	f003 ffa3 	bl	100cf80 <__set_ctype>
 100903a:	f018 0801 	ands.w	r8, r8, #1
 100903e:	d067      	beq.n	1009110 <__loadlocale+0x67c>
 1009040:	f89d 3010 	ldrb.w	r3, [sp, #16]
 1009044:	2b55      	cmp	r3, #85	; 0x55
 1009046:	d043      	beq.n	10090d0 <__loadlocale+0x63c>
 1009048:	2001      	movs	r0, #1
 100904a:	e681      	b.n	1008d50 <__loadlocale+0x2bc>
 100904c:	f108 0001 	add.w	r0, r8, #1
 1009050:	f641 116c 	movw	r1, #6508	; 0x196c
 1009054:	f2c0 1101 	movt	r1, #257	; 0x101
 1009058:	f001 fbb6 	bl	100a7c8 <strcmp>
 100905c:	fab0 f880 	clz	r8, r0
 1009060:	ea4f 1858 	mov.w	r8, r8, lsr #5
 1009064:	e56a      	b.n	1008b3c <__loadlocale+0xa8>
 1009066:	dc0f      	bgt.n	1009088 <__loadlocale+0x5f4>
 1009068:	f240 3362 	movw	r3, #866	; 0x362
 100906c:	4298      	cmp	r0, r3
 100906e:	f43f ae54 	beq.w	1008d1a <__loadlocale+0x286>
 1009072:	f240 336a 	movw	r3, #874	; 0x36a
 1009076:	4298      	cmp	r0, r3
 1009078:	f43f ae4f 	beq.w	1008d1a <__loadlocale+0x286>
 100907c:	f240 335e 	movw	r3, #862	; 0x35e
 1009080:	4298      	cmp	r0, r3
 1009082:	f47f adb2 	bne.w	1008bea <__loadlocale+0x156>
 1009086:	e648      	b.n	1008d1a <__loadlocale+0x286>
 1009088:	f240 4365 	movw	r3, #1125	; 0x465
 100908c:	4298      	cmp	r0, r3
 100908e:	f43f ae44 	beq.w	1008d1a <__loadlocale+0x286>
 1009092:	f6ff adaa 	blt.w	1008bea <__loadlocale+0x156>
 1009096:	f2a0 40e2 	subw	r0, r0, #1250	; 0x4e2
 100909a:	2808      	cmp	r0, #8
 100909c:	f63f ada5 	bhi.w	1008bea <__loadlocale+0x156>
 10090a0:	e63b      	b.n	1008d1a <__loadlocale+0x286>
 10090a2:	f5b0 7f55 	cmp.w	r0, #852	; 0x354
 10090a6:	f43f ae38 	beq.w	1008d1a <__loadlocale+0x286>
 10090aa:	f240 3357 	movw	r3, #855	; 0x357
 10090ae:	4298      	cmp	r0, r3
 10090b0:	f43f ae33 	beq.w	1008d1a <__loadlocale+0x286>
 10090b4:	f240 3352 	movw	r3, #850	; 0x352
 10090b8:	4298      	cmp	r0, r3
 10090ba:	f47f ad96 	bne.w	1008bea <__loadlocale+0x156>
 10090be:	e62c      	b.n	1008d1a <__loadlocale+0x286>
 10090c0:	f641 11c8 	movw	r1, #6600	; 0x19c8
 10090c4:	4648      	mov	r0, r9
 10090c6:	f2c0 1101 	movt	r1, #257	; 0x101
 10090ca:	f001 fce7 	bl	100aa9c <strcpy>
 10090ce:	e624      	b.n	1008d1a <__loadlocale+0x286>
 10090d0:	f641 2110 	movw	r1, #6672	; 0x1a10
 10090d4:	463a      	mov	r2, r7
 10090d6:	f2c0 1101 	movt	r1, #257	; 0x101
 10090da:	4620      	mov	r0, r4
 10090dc:	f001 fe0c 	bl	100acf8 <strncmp>
 10090e0:	2800      	cmp	r0, #0
 10090e2:	d0b1      	beq.n	1009048 <__loadlocale+0x5b4>
 10090e4:	f641 2114 	movw	r1, #6676	; 0x1a14
 10090e8:	463a      	mov	r2, r7
 10090ea:	f2c0 1101 	movt	r1, #257	; 0x101
 10090ee:	4620      	mov	r0, r4
 10090f0:	f001 fe02 	bl	100acf8 <strncmp>
 10090f4:	2800      	cmp	r0, #0
 10090f6:	d0a7      	beq.n	1009048 <__loadlocale+0x5b4>
 10090f8:	463a      	mov	r2, r7
 10090fa:	f641 2118 	movw	r1, #6680	; 0x1a18
 10090fe:	4620      	mov	r0, r4
 1009100:	f2c0 1101 	movt	r1, #257	; 0x101
 1009104:	f001 fdf8 	bl	100acf8 <strncmp>
 1009108:	fab0 f080 	clz	r0, r0
 100910c:	0940      	lsrs	r0, r0, #5
 100910e:	e61f      	b.n	1008d50 <__loadlocale+0x2bc>
 1009110:	4640      	mov	r0, r8
 1009112:	e61d      	b.n	1008d50 <__loadlocale+0x2bc>

01009114 <__get_locale_env>:
 1009114:	b538      	push	{r3, r4, r5, lr}
 1009116:	460d      	mov	r5, r1
 1009118:	f641 211c 	movw	r1, #6684	; 0x1a1c
 100911c:	f2c0 1101 	movt	r1, #257	; 0x101
 1009120:	4604      	mov	r4, r0
 1009122:	f004 fff1 	bl	100e108 <_getenv_r>
 1009126:	b108      	cbz	r0, 100912c <__get_locale_env+0x18>
 1009128:	7803      	ldrb	r3, [r0, #0]
 100912a:	b9a3      	cbnz	r3, 1009156 <__get_locale_env+0x42>
 100912c:	f240 23ec 	movw	r3, #748	; 0x2ec
 1009130:	f2c0 1301 	movt	r3, #257	; 0x101
 1009134:	4620      	mov	r0, r4
 1009136:	f853 1025 	ldr.w	r1, [r3, r5, lsl #2]
 100913a:	f004 ffe5 	bl	100e108 <_getenv_r>
 100913e:	b108      	cbz	r0, 1009144 <__get_locale_env+0x30>
 1009140:	7803      	ldrb	r3, [r0, #0]
 1009142:	b943      	cbnz	r3, 1009156 <__get_locale_env+0x42>
 1009144:	f641 2124 	movw	r1, #6692	; 0x1a24
 1009148:	4620      	mov	r0, r4
 100914a:	f2c0 1101 	movt	r1, #257	; 0x101
 100914e:	f004 ffdb 	bl	100e108 <_getenv_r>
 1009152:	b908      	cbnz	r0, 1009158 <__get_locale_env+0x44>
 1009154:	4803      	ldr	r0, [pc, #12]	; (1009164 <__get_locale_env+0x50>)
 1009156:	bd38      	pop	{r3, r4, r5, pc}
 1009158:	7802      	ldrb	r2, [r0, #0]
 100915a:	4b02      	ldr	r3, [pc, #8]	; (1009164 <__get_locale_env+0x50>)
 100915c:	2a00      	cmp	r2, #0
 100915e:	bf08      	it	eq
 1009160:	4618      	moveq	r0, r3
 1009162:	bd38      	pop	{r3, r4, r5, pc}
 1009164:	01012424 	.word	0x01012424

01009168 <_setlocale_r>:
 1009168:	2906      	cmp	r1, #6
 100916a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100916e:	4681      	mov	r9, r0
 1009170:	b083      	sub	sp, #12
 1009172:	d868      	bhi.n	1009246 <_setlocale_r+0xde>
 1009174:	468b      	mov	fp, r1
 1009176:	4692      	mov	sl, r2
 1009178:	2a00      	cmp	r2, #0
 100917a:	f000 80a3 	beq.w	10092c4 <_setlocale_r+0x15c>
 100917e:	f8df 8228 	ldr.w	r8, [pc, #552]	; 10093a8 <_setlocale_r+0x240>
 1009182:	4e86      	ldr	r6, [pc, #536]	; (100939c <_setlocale_r+0x234>)
 1009184:	f108 07c0 	add.w	r7, r8, #192	; 0xc0
 1009188:	4644      	mov	r4, r8
 100918a:	4635      	mov	r5, r6
 100918c:	4629      	mov	r1, r5
 100918e:	4620      	mov	r0, r4
 1009190:	3420      	adds	r4, #32
 1009192:	f001 fc83 	bl	100aa9c <strcpy>
 1009196:	42bc      	cmp	r4, r7
 1009198:	f105 0520 	add.w	r5, r5, #32
 100919c:	d1f6      	bne.n	100918c <_setlocale_r+0x24>
 100919e:	f89a 3000 	ldrb.w	r3, [sl]
 10091a2:	bbb3      	cbnz	r3, 1009212 <_setlocale_r+0xaa>
 10091a4:	f1bb 0f00 	cmp.w	fp, #0
 10091a8:	f040 8098 	bne.w	10092dc <_setlocale_r+0x174>
 10091ac:	4645      	mov	r5, r8
 10091ae:	2401      	movs	r4, #1
 10091b0:	4621      	mov	r1, r4
 10091b2:	4648      	mov	r0, r9
 10091b4:	f7ff ffae 	bl	1009114 <__get_locale_env>
 10091b8:	3401      	adds	r4, #1
 10091ba:	4607      	mov	r7, r0
 10091bc:	f001 fd00 	bl	100abc0 <strlen>
 10091c0:	4639      	mov	r1, r7
 10091c2:	281f      	cmp	r0, #31
 10091c4:	4628      	mov	r0, r5
 10091c6:	f105 0520 	add.w	r5, r5, #32
 10091ca:	d83c      	bhi.n	1009246 <_setlocale_r+0xde>
 10091cc:	f001 fc66 	bl	100aa9c <strcpy>
 10091d0:	2c07      	cmp	r4, #7
 10091d2:	d1ed      	bne.n	10091b0 <_setlocale_r+0x48>
 10091d4:	4f72      	ldr	r7, [pc, #456]	; (10093a0 <_setlocale_r+0x238>)
 10091d6:	f242 2ab8 	movw	sl, #8888	; 0x22b8
 10091da:	f2c0 1a01 	movt	sl, #257	; 0x101
 10091de:	4645      	mov	r5, r8
 10091e0:	2401      	movs	r4, #1
 10091e2:	46bb      	mov	fp, r7
 10091e4:	4631      	mov	r1, r6
 10091e6:	4658      	mov	r0, fp
 10091e8:	f001 fc58 	bl	100aa9c <strcpy>
 10091ec:	462a      	mov	r2, r5
 10091ee:	4621      	mov	r1, r4
 10091f0:	4650      	mov	r0, sl
 10091f2:	f7ff fc4f 	bl	1008a94 <__loadlocale>
 10091f6:	f10b 0b20 	add.w	fp, fp, #32
 10091fa:	3620      	adds	r6, #32
 10091fc:	3520      	adds	r5, #32
 10091fe:	4603      	mov	r3, r0
 1009200:	2800      	cmp	r0, #0
 1009202:	d07c      	beq.n	10092fe <_setlocale_r+0x196>
 1009204:	3401      	adds	r4, #1
 1009206:	2c07      	cmp	r4, #7
 1009208:	d1ec      	bne.n	10091e4 <_setlocale_r+0x7c>
 100920a:	b003      	add	sp, #12
 100920c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1009210:	e40a      	b.n	1008a28 <currentlocale>
 1009212:	f1bb 0f00 	cmp.w	fp, #0
 1009216:	d01e      	beq.n	1009256 <_setlocale_r+0xee>
 1009218:	4650      	mov	r0, sl
 100921a:	f001 fcd1 	bl	100abc0 <strlen>
 100921e:	281f      	cmp	r0, #31
 1009220:	d811      	bhi.n	1009246 <_setlocale_r+0xde>
 1009222:	4c60      	ldr	r4, [pc, #384]	; (10093a4 <_setlocale_r+0x23c>)
 1009224:	4651      	mov	r1, sl
 1009226:	eb04 144b 	add.w	r4, r4, fp, lsl #5
 100922a:	4620      	mov	r0, r4
 100922c:	f001 fc36 	bl	100aa9c <strcpy>
 1009230:	4622      	mov	r2, r4
 1009232:	4659      	mov	r1, fp
 1009234:	f242 20b8 	movw	r0, #8888	; 0x22b8
 1009238:	f2c0 1001 	movt	r0, #257	; 0x101
 100923c:	b003      	add	sp, #12
 100923e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1009242:	f7ff bc27 	b.w	1008a94 <__loadlocale>
 1009246:	2300      	movs	r3, #0
 1009248:	2216      	movs	r2, #22
 100924a:	f8c9 2000 	str.w	r2, [r9]
 100924e:	4618      	mov	r0, r3
 1009250:	b003      	add	sp, #12
 1009252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009256:	212f      	movs	r1, #47	; 0x2f
 1009258:	4650      	mov	r0, sl
 100925a:	f001 fa35 	bl	100a6c8 <strchr>
 100925e:	4604      	mov	r4, r0
 1009260:	2800      	cmp	r0, #0
 1009262:	f000 808b 	beq.w	100937c <_setlocale_r+0x214>
 1009266:	7842      	ldrb	r2, [r0, #1]
 1009268:	2a2f      	cmp	r2, #47	; 0x2f
 100926a:	bf08      	it	eq
 100926c:	1c43      	addeq	r3, r0, #1
 100926e:	d104      	bne.n	100927a <_setlocale_r+0x112>
 1009270:	461c      	mov	r4, r3
 1009272:	f813 2f01 	ldrb.w	r2, [r3, #1]!
 1009276:	2a2f      	cmp	r2, #47	; 0x2f
 1009278:	d0fa      	beq.n	1009270 <_setlocale_r+0x108>
 100927a:	2a00      	cmp	r2, #0
 100927c:	d0e3      	beq.n	1009246 <_setlocale_r+0xde>
 100927e:	46c3      	mov	fp, r8
 1009280:	2501      	movs	r5, #1
 1009282:	eba4 020a 	sub.w	r2, r4, sl
 1009286:	2a1f      	cmp	r2, #31
 1009288:	dcdd      	bgt.n	1009246 <_setlocale_r+0xde>
 100928a:	3201      	adds	r2, #1
 100928c:	4651      	mov	r1, sl
 100928e:	4658      	mov	r0, fp
 1009290:	3501      	adds	r5, #1
 1009292:	f001 fc65 	bl	100ab60 <strlcpy>
 1009296:	7823      	ldrb	r3, [r4, #0]
 1009298:	2b2f      	cmp	r3, #47	; 0x2f
 100929a:	d103      	bne.n	10092a4 <_setlocale_r+0x13c>
 100929c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 10092a0:	2b2f      	cmp	r3, #47	; 0x2f
 10092a2:	d0fb      	beq.n	100929c <_setlocale_r+0x134>
 10092a4:	2b00      	cmp	r3, #0
 10092a6:	d059      	beq.n	100935c <_setlocale_r+0x1f4>
 10092a8:	4622      	mov	r2, r4
 10092aa:	f812 3f01 	ldrb.w	r3, [r2, #1]!
 10092ae:	2b00      	cmp	r3, #0
 10092b0:	bf18      	it	ne
 10092b2:	2b2f      	cmpne	r3, #47	; 0x2f
 10092b4:	d1f9      	bne.n	10092aa <_setlocale_r+0x142>
 10092b6:	2d07      	cmp	r5, #7
 10092b8:	f10b 0b20 	add.w	fp, fp, #32
 10092bc:	46a2      	mov	sl, r4
 10092be:	d089      	beq.n	10091d4 <_setlocale_r+0x6c>
 10092c0:	4614      	mov	r4, r2
 10092c2:	e7de      	b.n	1009282 <_setlocale_r+0x11a>
 10092c4:	2900      	cmp	r1, #0
 10092c6:	d0a0      	beq.n	100920a <_setlocale_r+0xa2>
 10092c8:	f242 23b8 	movw	r3, #8888	; 0x22b8
 10092cc:	f2c0 1301 	movt	r3, #257	; 0x101
 10092d0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 10092d4:	4618      	mov	r0, r3
 10092d6:	b003      	add	sp, #12
 10092d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10092dc:	4659      	mov	r1, fp
 10092de:	4648      	mov	r0, r9
 10092e0:	f7ff ff18 	bl	1009114 <__get_locale_env>
 10092e4:	4605      	mov	r5, r0
 10092e6:	f001 fc6b 	bl	100abc0 <strlen>
 10092ea:	281f      	cmp	r0, #31
 10092ec:	d8ab      	bhi.n	1009246 <_setlocale_r+0xde>
 10092ee:	4c2d      	ldr	r4, [pc, #180]	; (10093a4 <_setlocale_r+0x23c>)
 10092f0:	4629      	mov	r1, r5
 10092f2:	eb04 144b 	add.w	r4, r4, fp, lsl #5
 10092f6:	4620      	mov	r0, r4
 10092f8:	f001 fbd0 	bl	100aa9c <strcpy>
 10092fc:	e798      	b.n	1009230 <_setlocale_r+0xc8>
 10092fe:	2c01      	cmp	r4, #1
 1009300:	f8d9 b000 	ldr.w	fp, [r9]
 1009304:	d027      	beq.n	1009356 <_setlocale_r+0x1ee>
 1009306:	f242 26b8 	movw	r6, #8888	; 0x22b8
 100930a:	f641 1a54 	movw	sl, #6484	; 0x1954
 100930e:	f2c0 1601 	movt	r6, #257	; 0x101
 1009312:	f2c0 1a01 	movt	sl, #257	; 0x101
 1009316:	2501      	movs	r5, #1
 1009318:	e004      	b.n	1009324 <_setlocale_r+0x1bc>
 100931a:	3501      	adds	r5, #1
 100931c:	f108 0820 	add.w	r8, r8, #32
 1009320:	42a5      	cmp	r5, r4
 1009322:	d018      	beq.n	1009356 <_setlocale_r+0x1ee>
 1009324:	4639      	mov	r1, r7
 1009326:	4640      	mov	r0, r8
 1009328:	9301      	str	r3, [sp, #4]
 100932a:	f001 fbb7 	bl	100aa9c <strcpy>
 100932e:	4642      	mov	r2, r8
 1009330:	4629      	mov	r1, r5
 1009332:	4630      	mov	r0, r6
 1009334:	3720      	adds	r7, #32
 1009336:	f7ff fbad 	bl	1008a94 <__loadlocale>
 100933a:	9b01      	ldr	r3, [sp, #4]
 100933c:	2800      	cmp	r0, #0
 100933e:	d1ec      	bne.n	100931a <_setlocale_r+0x1b2>
 1009340:	4651      	mov	r1, sl
 1009342:	4640      	mov	r0, r8
 1009344:	f001 fbaa 	bl	100aa9c <strcpy>
 1009348:	4642      	mov	r2, r8
 100934a:	4629      	mov	r1, r5
 100934c:	4630      	mov	r0, r6
 100934e:	f7ff fba1 	bl	1008a94 <__loadlocale>
 1009352:	9b01      	ldr	r3, [sp, #4]
 1009354:	e7e1      	b.n	100931a <_setlocale_r+0x1b2>
 1009356:	f8c9 b000 	str.w	fp, [r9]
 100935a:	e778      	b.n	100924e <_setlocale_r+0xe6>
 100935c:	2d07      	cmp	r5, #7
 100935e:	bf1c      	itt	ne
 1009360:	4b10      	ldrne	r3, [pc, #64]	; (10093a4 <_setlocale_r+0x23c>)
 1009362:	eb03 1545 	addne.w	r5, r3, r5, lsl #5
 1009366:	f43f af35 	beq.w	10091d4 <_setlocale_r+0x6c>
 100936a:	f1a5 0120 	sub.w	r1, r5, #32
 100936e:	4628      	mov	r0, r5
 1009370:	3520      	adds	r5, #32
 1009372:	f001 fb93 	bl	100aa9c <strcpy>
 1009376:	42bd      	cmp	r5, r7
 1009378:	d1f7      	bne.n	100936a <_setlocale_r+0x202>
 100937a:	e72b      	b.n	10091d4 <_setlocale_r+0x6c>
 100937c:	4650      	mov	r0, sl
 100937e:	f001 fc1f 	bl	100abc0 <strlen>
 1009382:	281f      	cmp	r0, #31
 1009384:	f63f af5f 	bhi.w	1009246 <_setlocale_r+0xde>
 1009388:	4644      	mov	r4, r8
 100938a:	4620      	mov	r0, r4
 100938c:	4651      	mov	r1, sl
 100938e:	3420      	adds	r4, #32
 1009390:	f001 fb84 	bl	100aa9c <strcpy>
 1009394:	42bc      	cmp	r4, r7
 1009396:	d1f8      	bne.n	100938a <_setlocale_r+0x222>
 1009398:	e71c      	b.n	10091d4 <_setlocale_r+0x6c>
 100939a:	bf00      	nop
 100939c:	010122d8 	.word	0x010122d8
 10093a0:	01018220 	.word	0x01018220
 10093a4:	01018120 	.word	0x01018120
 10093a8:	01018140 	.word	0x01018140

010093ac <__locale_mb_cur_max>:
 10093ac:	f641 6388 	movw	r3, #7816	; 0x1e88
 10093b0:	f2c0 1301 	movt	r3, #257	; 0x101
 10093b4:	f242 22b8 	movw	r2, #8888	; 0x22b8
 10093b8:	f2c0 1201 	movt	r2, #257	; 0x101
 10093bc:	681b      	ldr	r3, [r3, #0]
 10093be:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 10093c0:	2b00      	cmp	r3, #0
 10093c2:	bf08      	it	eq
 10093c4:	4613      	moveq	r3, r2
 10093c6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 10093ca:	4770      	bx	lr

010093cc <__locale_ctype_ptr_l>:
 10093cc:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 10093d0:	4770      	bx	lr
 10093d2:	bf00      	nop

010093d4 <__locale_ctype_ptr>:
 10093d4:	f641 6388 	movw	r3, #7816	; 0x1e88
 10093d8:	f2c0 1301 	movt	r3, #257	; 0x101
 10093dc:	f242 22b8 	movw	r2, #8888	; 0x22b8
 10093e0:	f2c0 1201 	movt	r2, #257	; 0x101
 10093e4:	681b      	ldr	r3, [r3, #0]
 10093e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 10093e8:	2b00      	cmp	r3, #0
 10093ea:	bf08      	it	eq
 10093ec:	4613      	moveq	r3, r2
 10093ee:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 10093f2:	4770      	bx	lr

010093f4 <setlocale>:
 10093f4:	f641 6388 	movw	r3, #7816	; 0x1e88
 10093f8:	f2c0 1301 	movt	r3, #257	; 0x101
 10093fc:	460a      	mov	r2, r1
 10093fe:	4601      	mov	r1, r0
 1009400:	6818      	ldr	r0, [r3, #0]
 1009402:	f7ff beb1 	b.w	1009168 <_setlocale_r>
 1009406:	bf00      	nop

01009408 <malloc>:
 1009408:	f641 6388 	movw	r3, #7816	; 0x1e88
 100940c:	f2c0 1301 	movt	r3, #257	; 0x101
 1009410:	4601      	mov	r1, r0
 1009412:	6818      	ldr	r0, [r3, #0]
 1009414:	f000 b808 	b.w	1009428 <_malloc_r>

01009418 <free>:
 1009418:	f641 6388 	movw	r3, #7816	; 0x1e88
 100941c:	f2c0 1301 	movt	r3, #257	; 0x101
 1009420:	4601      	mov	r1, r0
 1009422:	6818      	ldr	r0, [r3, #0]
 1009424:	f004 bd34 	b.w	100de90 <_free_r>

01009428 <_malloc_r>:
 1009428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100942c:	f101 050b 	add.w	r5, r1, #11
 1009430:	2d16      	cmp	r5, #22
 1009432:	b083      	sub	sp, #12
 1009434:	4607      	mov	r7, r0
 1009436:	d82c      	bhi.n	1009492 <_malloc_r+0x6a>
 1009438:	2910      	cmp	r1, #16
 100943a:	d823      	bhi.n	1009484 <_malloc_r+0x5c>
 100943c:	f001 f860 	bl	100a500 <__malloc_lock>
 1009440:	2510      	movs	r5, #16
 1009442:	2002      	movs	r0, #2
 1009444:	2318      	movs	r3, #24
 1009446:	f242 4644 	movw	r6, #9284	; 0x2444
 100944a:	f2c0 1601 	movt	r6, #257	; 0x101
 100944e:	4433      	add	r3, r6
 1009450:	f1a3 0108 	sub.w	r1, r3, #8
 1009454:	685a      	ldr	r2, [r3, #4]
 1009456:	428a      	cmp	r2, r1
 1009458:	d04f      	beq.n	10094fa <_malloc_r+0xd2>
 100945a:	6853      	ldr	r3, [r2, #4]
 100945c:	f102 0408 	add.w	r4, r2, #8
 1009460:	68d1      	ldr	r1, [r2, #12]
 1009462:	4638      	mov	r0, r7
 1009464:	f023 0303 	bic.w	r3, r3, #3
 1009468:	6895      	ldr	r5, [r2, #8]
 100946a:	441a      	add	r2, r3
 100946c:	6853      	ldr	r3, [r2, #4]
 100946e:	60e9      	str	r1, [r5, #12]
 1009470:	f043 0301 	orr.w	r3, r3, #1
 1009474:	608d      	str	r5, [r1, #8]
 1009476:	6053      	str	r3, [r2, #4]
 1009478:	f001 f844 	bl	100a504 <__malloc_unlock>
 100947c:	4620      	mov	r0, r4
 100947e:	b003      	add	sp, #12
 1009480:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009484:	2400      	movs	r4, #0
 1009486:	230c      	movs	r3, #12
 1009488:	4620      	mov	r0, r4
 100948a:	603b      	str	r3, [r7, #0]
 100948c:	b003      	add	sp, #12
 100948e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009492:	f025 0507 	bic.w	r5, r5, #7
 1009496:	42a9      	cmp	r1, r5
 1009498:	bf94      	ite	ls
 100949a:	2100      	movls	r1, #0
 100949c:	2101      	movhi	r1, #1
 100949e:	ea51 73d5 	orrs.w	r3, r1, r5, lsr #31
 10094a2:	d1ef      	bne.n	1009484 <_malloc_r+0x5c>
 10094a4:	f001 f82c 	bl	100a500 <__malloc_lock>
 10094a8:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
 10094ac:	f0c0 81c5 	bcc.w	100983a <_malloc_r+0x412>
 10094b0:	0a6b      	lsrs	r3, r5, #9
 10094b2:	f000 8111 	beq.w	10096d8 <_malloc_r+0x2b0>
 10094b6:	2b04      	cmp	r3, #4
 10094b8:	f200 819b 	bhi.w	10097f2 <_malloc_r+0x3ca>
 10094bc:	09ab      	lsrs	r3, r5, #6
 10094be:	f103 0039 	add.w	r0, r3, #57	; 0x39
 10094c2:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 10094c6:	00c3      	lsls	r3, r0, #3
 10094c8:	f242 4644 	movw	r6, #9284	; 0x2444
 10094cc:	f2c0 1601 	movt	r6, #257	; 0x101
 10094d0:	4433      	add	r3, r6
 10094d2:	f1a3 0408 	sub.w	r4, r3, #8
 10094d6:	685b      	ldr	r3, [r3, #4]
 10094d8:	429c      	cmp	r4, r3
 10094da:	d106      	bne.n	10094ea <_malloc_r+0xc2>
 10094dc:	e012      	b.n	1009504 <_malloc_r+0xdc>
 10094de:	2900      	cmp	r1, #0
 10094e0:	f280 8155 	bge.w	100978e <_malloc_r+0x366>
 10094e4:	68db      	ldr	r3, [r3, #12]
 10094e6:	429c      	cmp	r4, r3
 10094e8:	d00c      	beq.n	1009504 <_malloc_r+0xdc>
 10094ea:	685a      	ldr	r2, [r3, #4]
 10094ec:	f022 0203 	bic.w	r2, r2, #3
 10094f0:	1b51      	subs	r1, r2, r5
 10094f2:	290f      	cmp	r1, #15
 10094f4:	ddf3      	ble.n	10094de <_malloc_r+0xb6>
 10094f6:	4660      	mov	r0, ip
 10094f8:	e004      	b.n	1009504 <_malloc_r+0xdc>
 10094fa:	68da      	ldr	r2, [r3, #12]
 10094fc:	4293      	cmp	r3, r2
 10094fe:	bf08      	it	eq
 1009500:	3002      	addeq	r0, #2
 1009502:	d1aa      	bne.n	100945a <_malloc_r+0x32>
 1009504:	6932      	ldr	r2, [r6, #16]
 1009506:	f8df e480 	ldr.w	lr, [pc, #1152]	; 1009988 <_malloc_r+0x560>
 100950a:	4572      	cmp	r2, lr
 100950c:	bf08      	it	eq
 100950e:	6871      	ldreq	r1, [r6, #4]
 1009510:	d029      	beq.n	1009566 <_malloc_r+0x13e>
 1009512:	6853      	ldr	r3, [r2, #4]
 1009514:	f023 0c03 	bic.w	ip, r3, #3
 1009518:	ebac 0305 	sub.w	r3, ip, r5
 100951c:	2b0f      	cmp	r3, #15
 100951e:	f300 8190 	bgt.w	1009842 <_malloc_r+0x41a>
 1009522:	2b00      	cmp	r3, #0
 1009524:	e9c6 ee04 	strd	lr, lr, [r6, #16]
 1009528:	f280 8114 	bge.w	1009754 <_malloc_r+0x32c>
 100952c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
 1009530:	f080 813f 	bcs.w	10097b2 <_malloc_r+0x38a>
 1009534:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
 1009538:	2101      	movs	r1, #1
 100953a:	eb0c 0401 	add.w	r4, ip, r1
 100953e:	6873      	ldr	r3, [r6, #4]
 1009540:	ea4f 0cac 	mov.w	ip, ip, asr #2
 1009544:	f856 9034 	ldr.w	r9, [r6, r4, lsl #3]
 1009548:	fa01 fc0c 	lsl.w	ip, r1, ip
 100954c:	eb06 08c4 	add.w	r8, r6, r4, lsl #3
 1009550:	ea4c 0103 	orr.w	r1, ip, r3
 1009554:	f1a8 0308 	sub.w	r3, r8, #8
 1009558:	6071      	str	r1, [r6, #4]
 100955a:	e9c2 9302 	strd	r9, r3, [r2, #8]
 100955e:	f846 2034 	str.w	r2, [r6, r4, lsl #3]
 1009562:	f8c9 200c 	str.w	r2, [r9, #12]
 1009566:	1083      	asrs	r3, r0, #2
 1009568:	2401      	movs	r4, #1
 100956a:	409c      	lsls	r4, r3
 100956c:	428c      	cmp	r4, r1
 100956e:	f240 80b9 	bls.w	10096e4 <_malloc_r+0x2bc>
 1009572:	68b4      	ldr	r4, [r6, #8]
 1009574:	6863      	ldr	r3, [r4, #4]
 1009576:	f023 0803 	bic.w	r8, r3, #3
 100957a:	45a8      	cmp	r8, r5
 100957c:	eba8 0205 	sub.w	r2, r8, r5
 1009580:	bf2c      	ite	cs
 1009582:	2300      	movcs	r3, #0
 1009584:	2301      	movcc	r3, #1
 1009586:	2a0f      	cmp	r2, #15
 1009588:	bfd8      	it	le
 100958a:	f043 0301 	orrle.w	r3, r3, #1
 100958e:	2b00      	cmp	r3, #0
 1009590:	f000 80ed 	beq.w	100976e <_malloc_r+0x346>
 1009594:	f248 29e4 	movw	r9, #33508	; 0x82e4
 1009598:	f2c0 1901 	movt	r9, #257	; 0x101
 100959c:	f8d6 3408 	ldr.w	r3, [r6, #1032]	; 0x408
 10095a0:	4638      	mov	r0, r7
 10095a2:	f8d9 1000 	ldr.w	r1, [r9]
 10095a6:	eb04 0b08 	add.w	fp, r4, r8
 10095aa:	3301      	adds	r3, #1
 10095ac:	4429      	add	r1, r5
 10095ae:	bf17      	itett	ne
 10095b0:	f501 5180 	addne.w	r1, r1, #4096	; 0x1000
 10095b4:	f101 0310 	addeq.w	r3, r1, #16
 10095b8:	310f      	addne	r1, #15
 10095ba:	f421 637f 	bicne.w	r3, r1, #4080	; 0xff0
 10095be:	bf18      	it	ne
 10095c0:	f023 030f 	bicne.w	r3, r3, #15
 10095c4:	9301      	str	r3, [sp, #4]
 10095c6:	4619      	mov	r1, r3
 10095c8:	f000 ff9e 	bl	100a508 <_sbrk_r>
 10095cc:	9b01      	ldr	r3, [sp, #4]
 10095ce:	f1b0 3fff 	cmp.w	r0, #4294967295
 10095d2:	4682      	mov	sl, r0
 10095d4:	f000 8181 	beq.w	10098da <_malloc_r+0x4b2>
 10095d8:	42b4      	cmp	r4, r6
 10095da:	bf18      	it	ne
 10095dc:	4583      	cmpne	fp, r0
 10095de:	f200 817c 	bhi.w	10098da <_malloc_r+0x4b2>
 10095e2:	f8d9 0004 	ldr.w	r0, [r9, #4]
 10095e6:	45d3      	cmp	fp, sl
 10095e8:	4418      	add	r0, r3
 10095ea:	f8c9 0004 	str.w	r0, [r9, #4]
 10095ee:	f000 8166 	beq.w	10098be <_malloc_r+0x496>
 10095f2:	f8d6 2408 	ldr.w	r2, [r6, #1032]	; 0x408
 10095f6:	3201      	adds	r2, #1
 10095f8:	bf0f      	iteee	eq
 10095fa:	f8c6 a408 	streq.w	sl, [r6, #1032]	; 0x408
 10095fe:	ebaa 0b0b 	subne.w	fp, sl, fp
 1009602:	4458      	addne	r0, fp
 1009604:	f8c9 0004 	strne.w	r0, [r9, #4]
 1009608:	f01a 0b07 	ands.w	fp, sl, #7
 100960c:	4638      	mov	r0, r7
 100960e:	bf1f      	itttt	ne
 1009610:	f1cb 0208 	rsbne	r2, fp, #8
 1009614:	f5cb 5b80 	rsbne	fp, fp, #4096	; 0x1000
 1009618:	4492      	addne	sl, r2
 100961a:	f10b 0b08 	addne.w	fp, fp, #8
 100961e:	4453      	add	r3, sl
 1009620:	bf08      	it	eq
 1009622:	f44f 5b80 	moveq.w	fp, #4096	; 0x1000
 1009626:	f3c3 030b 	ubfx	r3, r3, #0, #12
 100962a:	ebab 0b03 	sub.w	fp, fp, r3
 100962e:	4659      	mov	r1, fp
 1009630:	f000 ff6a 	bl	100a508 <_sbrk_r>
 1009634:	f8c6 a008 	str.w	sl, [r6, #8]
 1009638:	1c43      	adds	r3, r0, #1
 100963a:	bf18      	it	ne
 100963c:	eba0 010a 	subne.w	r1, r0, sl
 1009640:	f8d9 0004 	ldr.w	r0, [r9, #4]
 1009644:	bf15      	itete	ne
 1009646:	4459      	addne	r1, fp
 1009648:	2101      	moveq	r1, #1
 100964a:	f041 0101 	orrne.w	r1, r1, #1
 100964e:	f04f 0b00 	moveq.w	fp, #0
 1009652:	42b4      	cmp	r4, r6
 1009654:	4458      	add	r0, fp
 1009656:	f8ca 1004 	str.w	r1, [sl, #4]
 100965a:	f8c9 0004 	str.w	r0, [r9, #4]
 100965e:	f000 813a 	beq.w	10098d6 <_malloc_r+0x4ae>
 1009662:	f1b8 0f0f 	cmp.w	r8, #15
 1009666:	bf9c      	itt	ls
 1009668:	2301      	movls	r3, #1
 100966a:	f8ca 3004 	strls.w	r3, [sl, #4]
 100966e:	d92e      	bls.n	10096ce <_malloc_r+0x2a6>
 1009670:	f1a8 030c 	sub.w	r3, r8, #12
 1009674:	6862      	ldr	r2, [r4, #4]
 1009676:	f023 0307 	bic.w	r3, r3, #7
 100967a:	f04f 0c05 	mov.w	ip, #5
 100967e:	18e1      	adds	r1, r4, r3
 1009680:	2b0f      	cmp	r3, #15
 1009682:	f002 0201 	and.w	r2, r2, #1
 1009686:	ea42 0203 	orr.w	r2, r2, r3
 100968a:	6062      	str	r2, [r4, #4]
 100968c:	e9c1 cc01 	strd	ip, ip, [r1, #4]
 1009690:	f200 8159 	bhi.w	1009946 <_malloc_r+0x51e>
 1009694:	f8da 1004 	ldr.w	r1, [sl, #4]
 1009698:	4654      	mov	r4, sl
 100969a:	f8d9 302c 	ldr.w	r3, [r9, #44]	; 0x2c
 100969e:	4283      	cmp	r3, r0
 10096a0:	f8d9 3030 	ldr.w	r3, [r9, #48]	; 0x30
 10096a4:	bf38      	it	cc
 10096a6:	f8c9 002c 	strcc.w	r0, [r9, #44]	; 0x2c
 10096aa:	4283      	cmp	r3, r0
 10096ac:	bf38      	it	cc
 10096ae:	f8c9 0030 	strcc.w	r0, [r9, #48]	; 0x30
 10096b2:	f021 0103 	bic.w	r1, r1, #3
 10096b6:	1b4a      	subs	r2, r1, r5
 10096b8:	2a0f      	cmp	r2, #15
 10096ba:	bfcc      	ite	gt
 10096bc:	2300      	movgt	r3, #0
 10096be:	2301      	movle	r3, #1
 10096c0:	42a9      	cmp	r1, r5
 10096c2:	bf2c      	ite	cs
 10096c4:	4619      	movcs	r1, r3
 10096c6:	f043 0101 	orrcc.w	r1, r3, #1
 10096ca:	2900      	cmp	r1, #0
 10096cc:	d04f      	beq.n	100976e <_malloc_r+0x346>
 10096ce:	4638      	mov	r0, r7
 10096d0:	2400      	movs	r4, #0
 10096d2:	f000 ff17 	bl	100a504 <__malloc_unlock>
 10096d6:	e6d1      	b.n	100947c <_malloc_r+0x54>
 10096d8:	f44f 7300 	mov.w	r3, #512	; 0x200
 10096dc:	2040      	movs	r0, #64	; 0x40
 10096de:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 10096e2:	e6f1      	b.n	10094c8 <_malloc_r+0xa0>
 10096e4:	420c      	tst	r4, r1
 10096e6:	d105      	bne.n	10096f4 <_malloc_r+0x2cc>
 10096e8:	f020 0003 	bic.w	r0, r0, #3
 10096ec:	0064      	lsls	r4, r4, #1
 10096ee:	3004      	adds	r0, #4
 10096f0:	420c      	tst	r4, r1
 10096f2:	d0fb      	beq.n	10096ec <_malloc_r+0x2c4>
 10096f4:	eb06 09c0 	add.w	r9, r6, r0, lsl #3
 10096f8:	4680      	mov	r8, r0
 10096fa:	46cc      	mov	ip, r9
 10096fc:	f8dc 300c 	ldr.w	r3, [ip, #12]
 1009700:	459c      	cmp	ip, r3
 1009702:	d106      	bne.n	1009712 <_malloc_r+0x2ea>
 1009704:	e081      	b.n	100980a <_malloc_r+0x3e2>
 1009706:	2a00      	cmp	r2, #0
 1009708:	f280 8088 	bge.w	100981c <_malloc_r+0x3f4>
 100970c:	68db      	ldr	r3, [r3, #12]
 100970e:	459c      	cmp	ip, r3
 1009710:	d07b      	beq.n	100980a <_malloc_r+0x3e2>
 1009712:	6859      	ldr	r1, [r3, #4]
 1009714:	f021 0103 	bic.w	r1, r1, #3
 1009718:	1b4a      	subs	r2, r1, r5
 100971a:	2a0f      	cmp	r2, #15
 100971c:	ddf3      	ble.n	1009706 <_malloc_r+0x2de>
 100971e:	68dc      	ldr	r4, [r3, #12]
 1009720:	eb03 0c05 	add.w	ip, r3, r5
 1009724:	f8d3 8008 	ldr.w	r8, [r3, #8]
 1009728:	f045 0501 	orr.w	r5, r5, #1
 100972c:	4638      	mov	r0, r7
 100972e:	605d      	str	r5, [r3, #4]
 1009730:	f042 0501 	orr.w	r5, r2, #1
 1009734:	f8c8 400c 	str.w	r4, [r8, #12]
 1009738:	f8c4 8008 	str.w	r8, [r4, #8]
 100973c:	f103 0408 	add.w	r4, r3, #8
 1009740:	e9c6 cc04 	strd	ip, ip, [r6, #16]
 1009744:	e9cc ee02 	strd	lr, lr, [ip, #8]
 1009748:	f8cc 5004 	str.w	r5, [ip, #4]
 100974c:	505a      	str	r2, [r3, r1]
 100974e:	f000 fed9 	bl	100a504 <__malloc_unlock>
 1009752:	e693      	b.n	100947c <_malloc_r+0x54>
 1009754:	4494      	add	ip, r2
 1009756:	4638      	mov	r0, r7
 1009758:	f102 0408 	add.w	r4, r2, #8
 100975c:	f8dc 3004 	ldr.w	r3, [ip, #4]
 1009760:	f043 0301 	orr.w	r3, r3, #1
 1009764:	f8cc 3004 	str.w	r3, [ip, #4]
 1009768:	f000 fecc 	bl	100a504 <__malloc_unlock>
 100976c:	e686      	b.n	100947c <_malloc_r+0x54>
 100976e:	1963      	adds	r3, r4, r5
 1009770:	f042 0201 	orr.w	r2, r2, #1
 1009774:	4638      	mov	r0, r7
 1009776:	f045 0501 	orr.w	r5, r5, #1
 100977a:	6065      	str	r5, [r4, #4]
 100977c:	3408      	adds	r4, #8
 100977e:	60b3      	str	r3, [r6, #8]
 1009780:	605a      	str	r2, [r3, #4]
 1009782:	f000 febf 	bl	100a504 <__malloc_unlock>
 1009786:	4620      	mov	r0, r4
 1009788:	b003      	add	sp, #12
 100978a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100978e:	441a      	add	r2, r3
 1009790:	e9d3 6502 	ldrd	r6, r5, [r3, #8]
 1009794:	4638      	mov	r0, r7
 1009796:	f103 0408 	add.w	r4, r3, #8
 100979a:	6851      	ldr	r1, [r2, #4]
 100979c:	60f5      	str	r5, [r6, #12]
 100979e:	f041 0101 	orr.w	r1, r1, #1
 10097a2:	60ae      	str	r6, [r5, #8]
 10097a4:	6051      	str	r1, [r2, #4]
 10097a6:	f000 fead 	bl	100a504 <__malloc_unlock>
 10097aa:	4620      	mov	r0, r4
 10097ac:	b003      	add	sp, #12
 10097ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 10097b2:	ea4f 215c 	mov.w	r1, ip, lsr #9
 10097b6:	2904      	cmp	r1, #4
 10097b8:	d956      	bls.n	1009868 <_malloc_r+0x440>
 10097ba:	2914      	cmp	r1, #20
 10097bc:	f200 809b 	bhi.w	10098f6 <_malloc_r+0x4ce>
 10097c0:	f101 035c 	add.w	r3, r1, #92	; 0x5c
 10097c4:	315b      	adds	r1, #91	; 0x5b
 10097c6:	00db      	lsls	r3, r3, #3
 10097c8:	18f4      	adds	r4, r6, r3
 10097ca:	58f3      	ldr	r3, [r6, r3]
 10097cc:	3c08      	subs	r4, #8
 10097ce:	429c      	cmp	r4, r3
 10097d0:	f000 8086 	beq.w	10098e0 <_malloc_r+0x4b8>
 10097d4:	6859      	ldr	r1, [r3, #4]
 10097d6:	f021 0103 	bic.w	r1, r1, #3
 10097da:	4561      	cmp	r1, ip
 10097dc:	d902      	bls.n	10097e4 <_malloc_r+0x3bc>
 10097de:	689b      	ldr	r3, [r3, #8]
 10097e0:	429c      	cmp	r4, r3
 10097e2:	d1f7      	bne.n	10097d4 <_malloc_r+0x3ac>
 10097e4:	68dc      	ldr	r4, [r3, #12]
 10097e6:	6871      	ldr	r1, [r6, #4]
 10097e8:	e9c2 3402 	strd	r3, r4, [r2, #8]
 10097ec:	60a2      	str	r2, [r4, #8]
 10097ee:	60da      	str	r2, [r3, #12]
 10097f0:	e6b9      	b.n	1009566 <_malloc_r+0x13e>
 10097f2:	2b14      	cmp	r3, #20
 10097f4:	d93f      	bls.n	1009876 <_malloc_r+0x44e>
 10097f6:	2b54      	cmp	r3, #84	; 0x54
 10097f8:	f200 8086 	bhi.w	1009908 <_malloc_r+0x4e0>
 10097fc:	0b2b      	lsrs	r3, r5, #12
 10097fe:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 1009802:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 1009806:	00c3      	lsls	r3, r0, #3
 1009808:	e65e      	b.n	10094c8 <_malloc_r+0xa0>
 100980a:	f108 0801 	add.w	r8, r8, #1
 100980e:	f10c 0c08 	add.w	ip, ip, #8
 1009812:	f018 0f03 	tst.w	r8, #3
 1009816:	f47f af71 	bne.w	10096fc <_malloc_r+0x2d4>
 100981a:	e036      	b.n	100988a <_malloc_r+0x462>
 100981c:	4419      	add	r1, r3
 100981e:	461c      	mov	r4, r3
 1009820:	68da      	ldr	r2, [r3, #12]
 1009822:	4638      	mov	r0, r7
 1009824:	f854 5f08 	ldr.w	r5, [r4, #8]!
 1009828:	684b      	ldr	r3, [r1, #4]
 100982a:	f043 0301 	orr.w	r3, r3, #1
 100982e:	604b      	str	r3, [r1, #4]
 1009830:	60ea      	str	r2, [r5, #12]
 1009832:	6095      	str	r5, [r2, #8]
 1009834:	f000 fe66 	bl	100a504 <__malloc_unlock>
 1009838:	e620      	b.n	100947c <_malloc_r+0x54>
 100983a:	08e8      	lsrs	r0, r5, #3
 100983c:	f105 0308 	add.w	r3, r5, #8
 1009840:	e601      	b.n	1009446 <_malloc_r+0x1e>
 1009842:	1951      	adds	r1, r2, r5
 1009844:	4638      	mov	r0, r7
 1009846:	f045 0501 	orr.w	r5, r5, #1
 100984a:	6055      	str	r5, [r2, #4]
 100984c:	e9c6 1104 	strd	r1, r1, [r6, #16]
 1009850:	f043 0501 	orr.w	r5, r3, #1
 1009854:	e9c1 ee02 	strd	lr, lr, [r1, #8]
 1009858:	f102 0408 	add.w	r4, r2, #8
 100985c:	604d      	str	r5, [r1, #4]
 100985e:	f842 300c 	str.w	r3, [r2, ip]
 1009862:	f000 fe4f 	bl	100a504 <__malloc_unlock>
 1009866:	e609      	b.n	100947c <_malloc_r+0x54>
 1009868:	ea4f 119c 	mov.w	r1, ip, lsr #6
 100986c:	f101 0339 	add.w	r3, r1, #57	; 0x39
 1009870:	3138      	adds	r1, #56	; 0x38
 1009872:	00db      	lsls	r3, r3, #3
 1009874:	e7a8      	b.n	10097c8 <_malloc_r+0x3a0>
 1009876:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 100987a:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 100987e:	00c3      	lsls	r3, r0, #3
 1009880:	e622      	b.n	10094c8 <_malloc_r+0xa0>
 1009882:	f859 3908 	ldr.w	r3, [r9], #-8
 1009886:	454b      	cmp	r3, r9
 1009888:	d17c      	bne.n	1009984 <_malloc_r+0x55c>
 100988a:	f010 0f03 	tst.w	r0, #3
 100988e:	f100 30ff 	add.w	r0, r0, #4294967295
 1009892:	d1f6      	bne.n	1009882 <_malloc_r+0x45a>
 1009894:	6873      	ldr	r3, [r6, #4]
 1009896:	ea23 0304 	bic.w	r3, r3, r4
 100989a:	6073      	str	r3, [r6, #4]
 100989c:	0064      	lsls	r4, r4, #1
 100989e:	429c      	cmp	r4, r3
 10098a0:	bf8c      	ite	hi
 10098a2:	2200      	movhi	r2, #0
 10098a4:	2201      	movls	r2, #1
 10098a6:	2c00      	cmp	r4, #0
 10098a8:	bf08      	it	eq
 10098aa:	2200      	moveq	r2, #0
 10098ac:	b91a      	cbnz	r2, 10098b6 <_malloc_r+0x48e>
 10098ae:	e660      	b.n	1009572 <_malloc_r+0x14a>
 10098b0:	0064      	lsls	r4, r4, #1
 10098b2:	f108 0804 	add.w	r8, r8, #4
 10098b6:	421c      	tst	r4, r3
 10098b8:	d0fa      	beq.n	10098b0 <_malloc_r+0x488>
 10098ba:	4640      	mov	r0, r8
 10098bc:	e71a      	b.n	10096f4 <_malloc_r+0x2cc>
 10098be:	f3cb 020b 	ubfx	r2, fp, #0, #12
 10098c2:	2a00      	cmp	r2, #0
 10098c4:	f47f ae95 	bne.w	10095f2 <_malloc_r+0x1ca>
 10098c8:	68b4      	ldr	r4, [r6, #8]
 10098ca:	eb08 0103 	add.w	r1, r8, r3
 10098ce:	f041 0101 	orr.w	r1, r1, #1
 10098d2:	6061      	str	r1, [r4, #4]
 10098d4:	e6e1      	b.n	100969a <_malloc_r+0x272>
 10098d6:	4654      	mov	r4, sl
 10098d8:	e6df      	b.n	100969a <_malloc_r+0x272>
 10098da:	68b4      	ldr	r4, [r6, #8]
 10098dc:	6861      	ldr	r1, [r4, #4]
 10098de:	e6e8      	b.n	10096b2 <_malloc_r+0x28a>
 10098e0:	ea4f 0ca1 	mov.w	ip, r1, asr #2
 10098e4:	f04f 0801 	mov.w	r8, #1
 10098e8:	6871      	ldr	r1, [r6, #4]
 10098ea:	fa08 fc0c 	lsl.w	ip, r8, ip
 10098ee:	ea4c 0101 	orr.w	r1, ip, r1
 10098f2:	6071      	str	r1, [r6, #4]
 10098f4:	e778      	b.n	10097e8 <_malloc_r+0x3c0>
 10098f6:	2954      	cmp	r1, #84	; 0x54
 10098f8:	d810      	bhi.n	100991c <_malloc_r+0x4f4>
 10098fa:	ea4f 311c 	mov.w	r1, ip, lsr #12
 10098fe:	f101 036f 	add.w	r3, r1, #111	; 0x6f
 1009902:	316e      	adds	r1, #110	; 0x6e
 1009904:	00db      	lsls	r3, r3, #3
 1009906:	e75f      	b.n	10097c8 <_malloc_r+0x3a0>
 1009908:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 100990c:	d810      	bhi.n	1009930 <_malloc_r+0x508>
 100990e:	0beb      	lsrs	r3, r5, #15
 1009910:	f103 0078 	add.w	r0, r3, #120	; 0x78
 1009914:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 1009918:	00c3      	lsls	r3, r0, #3
 100991a:	e5d5      	b.n	10094c8 <_malloc_r+0xa0>
 100991c:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 1009920:	d81b      	bhi.n	100995a <_malloc_r+0x532>
 1009922:	ea4f 31dc 	mov.w	r1, ip, lsr #15
 1009926:	f101 0378 	add.w	r3, r1, #120	; 0x78
 100992a:	3177      	adds	r1, #119	; 0x77
 100992c:	00db      	lsls	r3, r3, #3
 100992e:	e74b      	b.n	10097c8 <_malloc_r+0x3a0>
 1009930:	f240 5254 	movw	r2, #1364	; 0x554
 1009934:	4293      	cmp	r3, r2
 1009936:	d81f      	bhi.n	1009978 <_malloc_r+0x550>
 1009938:	0cab      	lsrs	r3, r5, #18
 100993a:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 100993e:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 1009942:	00c3      	lsls	r3, r0, #3
 1009944:	e5c0      	b.n	10094c8 <_malloc_r+0xa0>
 1009946:	f104 0108 	add.w	r1, r4, #8
 100994a:	4638      	mov	r0, r7
 100994c:	f004 faa0 	bl	100de90 <_free_r>
 1009950:	68b4      	ldr	r4, [r6, #8]
 1009952:	f8d9 0004 	ldr.w	r0, [r9, #4]
 1009956:	6861      	ldr	r1, [r4, #4]
 1009958:	e69f      	b.n	100969a <_malloc_r+0x272>
 100995a:	f240 5354 	movw	r3, #1364	; 0x554
 100995e:	4299      	cmp	r1, r3
 1009960:	bf9b      	ittet	ls
 1009962:	ea4f 419c 	movls.w	r1, ip, lsr #18
 1009966:	f101 037d 	addls.w	r3, r1, #125	; 0x7d
 100996a:	f44f 737e 	movhi.w	r3, #1016	; 0x3f8
 100996e:	317c      	addls	r1, #124	; 0x7c
 1009970:	bf8c      	ite	hi
 1009972:	217e      	movhi	r1, #126	; 0x7e
 1009974:	00db      	lslls	r3, r3, #3
 1009976:	e727      	b.n	10097c8 <_malloc_r+0x3a0>
 1009978:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 100997c:	207f      	movs	r0, #127	; 0x7f
 100997e:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 1009982:	e5a1      	b.n	10094c8 <_malloc_r+0xa0>
 1009984:	6873      	ldr	r3, [r6, #4]
 1009986:	e789      	b.n	100989c <_malloc_r+0x474>
 1009988:	0101244c 	.word	0x0101244c

0100998c <_mbtowc_r>:
 100998c:	b430      	push	{r4, r5}
 100998e:	f641 6488 	movw	r4, #7816	; 0x1e88
 1009992:	f2c0 1401 	movt	r4, #257	; 0x101
 1009996:	f242 25b8 	movw	r5, #8888	; 0x22b8
 100999a:	f2c0 1501 	movt	r5, #257	; 0x101
 100999e:	6824      	ldr	r4, [r4, #0]
 10099a0:	6b64      	ldr	r4, [r4, #52]	; 0x34
 10099a2:	2c00      	cmp	r4, #0
 10099a4:	bf08      	it	eq
 10099a6:	462c      	moveq	r4, r5
 10099a8:	f8d4 40e4 	ldr.w	r4, [r4, #228]	; 0xe4
 10099ac:	46a4      	mov	ip, r4
 10099ae:	bc30      	pop	{r4, r5}
 10099b0:	4760      	bx	ip
 10099b2:	bf00      	nop

010099b4 <__ascii_mbtowc>:
 10099b4:	b082      	sub	sp, #8
 10099b6:	b151      	cbz	r1, 10099ce <__ascii_mbtowc+0x1a>
 10099b8:	4610      	mov	r0, r2
 10099ba:	b132      	cbz	r2, 10099ca <__ascii_mbtowc+0x16>
 10099bc:	b14b      	cbz	r3, 10099d2 <__ascii_mbtowc+0x1e>
 10099be:	7813      	ldrb	r3, [r2, #0]
 10099c0:	600b      	str	r3, [r1, #0]
 10099c2:	7812      	ldrb	r2, [r2, #0]
 10099c4:	1c10      	adds	r0, r2, #0
 10099c6:	bf18      	it	ne
 10099c8:	2001      	movne	r0, #1
 10099ca:	b002      	add	sp, #8
 10099cc:	4770      	bx	lr
 10099ce:	a901      	add	r1, sp, #4
 10099d0:	e7f2      	b.n	10099b8 <__ascii_mbtowc+0x4>
 10099d2:	f06f 0001 	mvn.w	r0, #1
 10099d6:	e7f8      	b.n	10099ca <__ascii_mbtowc+0x16>

010099d8 <__utf8_mbtowc>:
 10099d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 10099da:	b083      	sub	sp, #12
 10099dc:	4607      	mov	r7, r0
 10099de:	9c08      	ldr	r4, [sp, #32]
 10099e0:	2900      	cmp	r1, #0
 10099e2:	d035      	beq.n	1009a50 <__utf8_mbtowc+0x78>
 10099e4:	4610      	mov	r0, r2
 10099e6:	b34a      	cbz	r2, 1009a3c <__utf8_mbtowc+0x64>
 10099e8:	2b00      	cmp	r3, #0
 10099ea:	f000 80db 	beq.w	1009ba4 <__utf8_mbtowc+0x1cc>
 10099ee:	6826      	ldr	r6, [r4, #0]
 10099f0:	bb36      	cbnz	r6, 1009a40 <__utf8_mbtowc+0x68>
 10099f2:	7810      	ldrb	r0, [r2, #0]
 10099f4:	2501      	movs	r5, #1
 10099f6:	b338      	cbz	r0, 1009a48 <__utf8_mbtowc+0x70>
 10099f8:	287f      	cmp	r0, #127	; 0x7f
 10099fa:	dd66      	ble.n	1009aca <__utf8_mbtowc+0xf2>
 10099fc:	f1a0 0cc0 	sub.w	ip, r0, #192	; 0xc0
 1009a00:	f1bc 0f1f 	cmp.w	ip, #31
 1009a04:	d826      	bhi.n	1009a54 <__utf8_mbtowc+0x7c>
 1009a06:	7120      	strb	r0, [r4, #4]
 1009a08:	b926      	cbnz	r6, 1009a14 <__utf8_mbtowc+0x3c>
 1009a0a:	2601      	movs	r6, #1
 1009a0c:	42b3      	cmp	r3, r6
 1009a0e:	6026      	str	r6, [r4, #0]
 1009a10:	f240 80c8 	bls.w	1009ba4 <__utf8_mbtowc+0x1cc>
 1009a14:	5d52      	ldrb	r2, [r2, r5]
 1009a16:	3501      	adds	r5, #1
 1009a18:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 1009a1c:	2b3f      	cmp	r3, #63	; 0x3f
 1009a1e:	f200 80c7 	bhi.w	1009bb0 <__utf8_mbtowc+0x1d8>
 1009a22:	28c1      	cmp	r0, #193	; 0xc1
 1009a24:	f340 80c4 	ble.w	1009bb0 <__utf8_mbtowc+0x1d8>
 1009a28:	0183      	lsls	r3, r0, #6
 1009a2a:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 1009a2e:	f403 63f8 	and.w	r3, r3, #1984	; 0x7c0
 1009a32:	4628      	mov	r0, r5
 1009a34:	4313      	orrs	r3, r2
 1009a36:	2200      	movs	r2, #0
 1009a38:	6022      	str	r2, [r4, #0]
 1009a3a:	600b      	str	r3, [r1, #0]
 1009a3c:	b003      	add	sp, #12
 1009a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1009a40:	7920      	ldrb	r0, [r4, #4]
 1009a42:	2500      	movs	r5, #0
 1009a44:	2800      	cmp	r0, #0
 1009a46:	d1d7      	bne.n	10099f8 <__utf8_mbtowc+0x20>
 1009a48:	6008      	str	r0, [r1, #0]
 1009a4a:	6020      	str	r0, [r4, #0]
 1009a4c:	b003      	add	sp, #12
 1009a4e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1009a50:	a901      	add	r1, sp, #4
 1009a52:	e7c7      	b.n	10099e4 <__utf8_mbtowc+0xc>
 1009a54:	f1a0 0ce0 	sub.w	ip, r0, #224	; 0xe0
 1009a58:	f1bc 0f0f 	cmp.w	ip, #15
 1009a5c:	d83b      	bhi.n	1009ad6 <__utf8_mbtowc+0xfe>
 1009a5e:	7120      	strb	r0, [r4, #4]
 1009a60:	2e00      	cmp	r6, #0
 1009a62:	f000 8088 	beq.w	1009b76 <__utf8_mbtowc+0x19e>
 1009a66:	f1b3 3fff 	cmp.w	r3, #4294967295
 1009a6a:	bf18      	it	ne
 1009a6c:	3301      	addne	r3, #1
 1009a6e:	2e01      	cmp	r6, #1
 1009a70:	bf18      	it	ne
 1009a72:	f894 c005 	ldrbne.w	ip, [r4, #5]
 1009a76:	f000 8082 	beq.w	1009b7e <__utf8_mbtowc+0x1a6>
 1009a7a:	f1bc 0f9f 	cmp.w	ip, #159	; 0x9f
 1009a7e:	bfd8      	it	le
 1009a80:	28e0      	cmple	r0, #224	; 0xe0
 1009a82:	f000 8095 	beq.w	1009bb0 <__utf8_mbtowc+0x1d8>
 1009a86:	f1ac 0e80 	sub.w	lr, ip, #128	; 0x80
 1009a8a:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 1009a8e:	f200 808f 	bhi.w	1009bb0 <__utf8_mbtowc+0x1d8>
 1009a92:	2e01      	cmp	r6, #1
 1009a94:	f884 c005 	strb.w	ip, [r4, #5]
 1009a98:	d07f      	beq.n	1009b9a <__utf8_mbtowc+0x1c2>
 1009a9a:	5d53      	ldrb	r3, [r2, r5]
 1009a9c:	3501      	adds	r5, #1
 1009a9e:	f1a3 0280 	sub.w	r2, r3, #128	; 0x80
 1009aa2:	2a3f      	cmp	r2, #63	; 0x3f
 1009aa4:	f200 8084 	bhi.w	1009bb0 <__utf8_mbtowc+0x1d8>
 1009aa8:	0300      	lsls	r0, r0, #12
 1009aaa:	ea4f 1c8c 	mov.w	ip, ip, lsl #6
 1009aae:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 1009ab2:	f40c 6c7c 	and.w	ip, ip, #4032	; 0xfc0
 1009ab6:	b283      	uxth	r3, r0
 1009ab8:	4628      	mov	r0, r5
 1009aba:	ea43 0c0c 	orr.w	ip, r3, ip
 1009abe:	2500      	movs	r5, #0
 1009ac0:	ea4c 0202 	orr.w	r2, ip, r2
 1009ac4:	6025      	str	r5, [r4, #0]
 1009ac6:	600a      	str	r2, [r1, #0]
 1009ac8:	e7b8      	b.n	1009a3c <__utf8_mbtowc+0x64>
 1009aca:	2300      	movs	r3, #0
 1009acc:	6023      	str	r3, [r4, #0]
 1009ace:	6008      	str	r0, [r1, #0]
 1009ad0:	2001      	movs	r0, #1
 1009ad2:	b003      	add	sp, #12
 1009ad4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 1009ad6:	f1a0 0cf0 	sub.w	ip, r0, #240	; 0xf0
 1009ada:	f1bc 0f04 	cmp.w	ip, #4
 1009ade:	d867      	bhi.n	1009bb0 <__utf8_mbtowc+0x1d8>
 1009ae0:	7120      	strb	r0, [r4, #4]
 1009ae2:	2e00      	cmp	r6, #0
 1009ae4:	d050      	beq.n	1009b88 <__utf8_mbtowc+0x1b0>
 1009ae6:	f1b3 3fff 	cmp.w	r3, #4294967295
 1009aea:	bf18      	it	ne
 1009aec:	3301      	addne	r3, #1
 1009aee:	2e01      	cmp	r6, #1
 1009af0:	bf18      	it	ne
 1009af2:	f894 c005 	ldrbne.w	ip, [r4, #5]
 1009af6:	d04b      	beq.n	1009b90 <__utf8_mbtowc+0x1b8>
 1009af8:	28f0      	cmp	r0, #240	; 0xf0
 1009afa:	d056      	beq.n	1009baa <__utf8_mbtowc+0x1d2>
 1009afc:	f1a0 0ef4 	sub.w	lr, r0, #244	; 0xf4
 1009b00:	f1bc 0f8f 	cmp.w	ip, #143	; 0x8f
 1009b04:	fabe fe8e 	clz	lr, lr
 1009b08:	ea4f 1e5e 	mov.w	lr, lr, lsr #5
 1009b0c:	bfd8      	it	le
 1009b0e:	f04f 0e00 	movle.w	lr, #0
 1009b12:	f1be 0f00 	cmp.w	lr, #0
 1009b16:	d14b      	bne.n	1009bb0 <__utf8_mbtowc+0x1d8>
 1009b18:	f1ac 0e80 	sub.w	lr, ip, #128	; 0x80
 1009b1c:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 1009b20:	d846      	bhi.n	1009bb0 <__utf8_mbtowc+0x1d8>
 1009b22:	2e01      	cmp	r6, #1
 1009b24:	f884 c005 	strb.w	ip, [r4, #5]
 1009b28:	d047      	beq.n	1009bba <__utf8_mbtowc+0x1e2>
 1009b2a:	1c5e      	adds	r6, r3, #1
 1009b2c:	6826      	ldr	r6, [r4, #0]
 1009b2e:	bf18      	it	ne
 1009b30:	3301      	addne	r3, #1
 1009b32:	2e02      	cmp	r6, #2
 1009b34:	d045      	beq.n	1009bc2 <__utf8_mbtowc+0x1ea>
 1009b36:	79a6      	ldrb	r6, [r4, #6]
 1009b38:	f1a6 0380 	sub.w	r3, r6, #128	; 0x80
 1009b3c:	2b3f      	cmp	r3, #63	; 0x3f
 1009b3e:	d837      	bhi.n	1009bb0 <__utf8_mbtowc+0x1d8>
 1009b40:	5d52      	ldrb	r2, [r2, r5]
 1009b42:	3501      	adds	r5, #1
 1009b44:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 1009b48:	2b3f      	cmp	r3, #63	; 0x3f
 1009b4a:	d831      	bhi.n	1009bb0 <__utf8_mbtowc+0x1d8>
 1009b4c:	0483      	lsls	r3, r0, #18
 1009b4e:	ea4f 3c0c 	mov.w	ip, ip, lsl #12
 1009b52:	f403 13e0 	and.w	r3, r3, #1835008	; 0x1c0000
 1009b56:	f40c 3c7c 	and.w	ip, ip, #258048	; 0x3f000
 1009b5a:	01b0      	lsls	r0, r6, #6
 1009b5c:	ea43 030c 	orr.w	r3, r3, ip
 1009b60:	f400 607c 	and.w	r0, r0, #4032	; 0xfc0
 1009b64:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 1009b68:	4303      	orrs	r3, r0
 1009b6a:	4628      	mov	r0, r5
 1009b6c:	4313      	orrs	r3, r2
 1009b6e:	2200      	movs	r2, #0
 1009b70:	600b      	str	r3, [r1, #0]
 1009b72:	6022      	str	r2, [r4, #0]
 1009b74:	e762      	b.n	1009a3c <__utf8_mbtowc+0x64>
 1009b76:	2601      	movs	r6, #1
 1009b78:	42b3      	cmp	r3, r6
 1009b7a:	6026      	str	r6, [r4, #0]
 1009b7c:	d912      	bls.n	1009ba4 <__utf8_mbtowc+0x1cc>
 1009b7e:	f812 c005 	ldrb.w	ip, [r2, r5]
 1009b82:	2601      	movs	r6, #1
 1009b84:	4435      	add	r5, r6
 1009b86:	e778      	b.n	1009a7a <__utf8_mbtowc+0xa2>
 1009b88:	2601      	movs	r6, #1
 1009b8a:	42b3      	cmp	r3, r6
 1009b8c:	6026      	str	r6, [r4, #0]
 1009b8e:	d909      	bls.n	1009ba4 <__utf8_mbtowc+0x1cc>
 1009b90:	f812 c005 	ldrb.w	ip, [r2, r5]
 1009b94:	2601      	movs	r6, #1
 1009b96:	4435      	add	r5, r6
 1009b98:	e7ae      	b.n	1009af8 <__utf8_mbtowc+0x120>
 1009b9a:	2602      	movs	r6, #2
 1009b9c:	42b3      	cmp	r3, r6
 1009b9e:	6026      	str	r6, [r4, #0]
 1009ba0:	f47f af7b 	bne.w	1009a9a <__utf8_mbtowc+0xc2>
 1009ba4:	f06f 0001 	mvn.w	r0, #1
 1009ba8:	e748      	b.n	1009a3c <__utf8_mbtowc+0x64>
 1009baa:	f1bc 0f8f 	cmp.w	ip, #143	; 0x8f
 1009bae:	dcb3      	bgt.n	1009b18 <__utf8_mbtowc+0x140>
 1009bb0:	238a      	movs	r3, #138	; 0x8a
 1009bb2:	f04f 30ff 	mov.w	r0, #4294967295
 1009bb6:	603b      	str	r3, [r7, #0]
 1009bb8:	e740      	b.n	1009a3c <__utf8_mbtowc+0x64>
 1009bba:	2602      	movs	r6, #2
 1009bbc:	42b3      	cmp	r3, r6
 1009bbe:	6026      	str	r6, [r4, #0]
 1009bc0:	d0f0      	beq.n	1009ba4 <__utf8_mbtowc+0x1cc>
 1009bc2:	5d56      	ldrb	r6, [r2, r5]
 1009bc4:	3501      	adds	r5, #1
 1009bc6:	f1a6 0e80 	sub.w	lr, r6, #128	; 0x80
 1009bca:	f1be 0f3f 	cmp.w	lr, #63	; 0x3f
 1009bce:	d8ef      	bhi.n	1009bb0 <__utf8_mbtowc+0x1d8>
 1009bd0:	f04f 0e03 	mov.w	lr, #3
 1009bd4:	4573      	cmp	r3, lr
 1009bd6:	71a6      	strb	r6, [r4, #6]
 1009bd8:	f8c4 e000 	str.w	lr, [r4]
 1009bdc:	d1b0      	bne.n	1009b40 <__utf8_mbtowc+0x168>
 1009bde:	e7e1      	b.n	1009ba4 <__utf8_mbtowc+0x1cc>

01009be0 <__sjis_mbtowc>:
 1009be0:	b4f0      	push	{r4, r5, r6, r7}
 1009be2:	b082      	sub	sp, #8
 1009be4:	4606      	mov	r6, r0
 1009be6:	9f06      	ldr	r7, [sp, #24]
 1009be8:	2900      	cmp	r1, #0
 1009bea:	d035      	beq.n	1009c58 <__sjis_mbtowc+0x78>
 1009bec:	4610      	mov	r0, r2
 1009bee:	b332      	cbz	r2, 1009c3e <__sjis_mbtowc+0x5e>
 1009bf0:	2b00      	cmp	r3, #0
 1009bf2:	d033      	beq.n	1009c5c <__sjis_mbtowc+0x7c>
 1009bf4:	6838      	ldr	r0, [r7, #0]
 1009bf6:	7814      	ldrb	r4, [r2, #0]
 1009bf8:	bb20      	cbnz	r0, 1009c44 <__sjis_mbtowc+0x64>
 1009bfa:	f1a4 0581 	sub.w	r5, r4, #129	; 0x81
 1009bfe:	f1a4 00e0 	sub.w	r0, r4, #224	; 0xe0
 1009c02:	280f      	cmp	r0, #15
 1009c04:	bf88      	it	hi
 1009c06:	2d1e      	cmphi	r5, #30
 1009c08:	d81e      	bhi.n	1009c48 <__sjis_mbtowc+0x68>
 1009c0a:	2001      	movs	r0, #1
 1009c0c:	4283      	cmp	r3, r0
 1009c0e:	713c      	strb	r4, [r7, #4]
 1009c10:	6038      	str	r0, [r7, #0]
 1009c12:	d923      	bls.n	1009c5c <__sjis_mbtowc+0x7c>
 1009c14:	7854      	ldrb	r4, [r2, #1]
 1009c16:	2002      	movs	r0, #2
 1009c18:	f1a4 0340 	sub.w	r3, r4, #64	; 0x40
 1009c1c:	f1a4 0280 	sub.w	r2, r4, #128	; 0x80
 1009c20:	2a7c      	cmp	r2, #124	; 0x7c
 1009c22:	bf88      	it	hi
 1009c24:	2b3e      	cmphi	r3, #62	; 0x3e
 1009c26:	bf95      	itete	ls
 1009c28:	793a      	ldrbls	r2, [r7, #4]
 1009c2a:	f04f 30ff 	movhi.w	r0, #4294967295
 1009c2e:	2300      	movls	r3, #0
 1009c30:	238a      	movhi	r3, #138	; 0x8a
 1009c32:	bf8f      	iteee	hi
 1009c34:	6033      	strhi	r3, [r6, #0]
 1009c36:	eb04 2402 	addls.w	r4, r4, r2, lsl #8
 1009c3a:	600c      	strls	r4, [r1, #0]
 1009c3c:	603b      	strls	r3, [r7, #0]
 1009c3e:	b002      	add	sp, #8
 1009c40:	bcf0      	pop	{r4, r5, r6, r7}
 1009c42:	4770      	bx	lr
 1009c44:	2801      	cmp	r0, #1
 1009c46:	d0e7      	beq.n	1009c18 <__sjis_mbtowc+0x38>
 1009c48:	600c      	str	r4, [r1, #0]
 1009c4a:	7810      	ldrb	r0, [r2, #0]
 1009c4c:	3000      	adds	r0, #0
 1009c4e:	bf18      	it	ne
 1009c50:	2001      	movne	r0, #1
 1009c52:	b002      	add	sp, #8
 1009c54:	bcf0      	pop	{r4, r5, r6, r7}
 1009c56:	4770      	bx	lr
 1009c58:	a901      	add	r1, sp, #4
 1009c5a:	e7c7      	b.n	1009bec <__sjis_mbtowc+0xc>
 1009c5c:	f06f 0001 	mvn.w	r0, #1
 1009c60:	e7ed      	b.n	1009c3e <__sjis_mbtowc+0x5e>
 1009c62:	bf00      	nop

01009c64 <__eucjp_mbtowc>:
 1009c64:	b4f0      	push	{r4, r5, r6, r7}
 1009c66:	b082      	sub	sp, #8
 1009c68:	4607      	mov	r7, r0
 1009c6a:	9e06      	ldr	r6, [sp, #24]
 1009c6c:	2900      	cmp	r1, #0
 1009c6e:	d040      	beq.n	1009cf2 <__eucjp_mbtowc+0x8e>
 1009c70:	4610      	mov	r0, r2
 1009c72:	b37a      	cbz	r2, 1009cd4 <__eucjp_mbtowc+0x70>
 1009c74:	2b00      	cmp	r3, #0
 1009c76:	d048      	beq.n	1009d0a <__eucjp_mbtowc+0xa6>
 1009c78:	6830      	ldr	r0, [r6, #0]
 1009c7a:	7814      	ldrb	r4, [r2, #0]
 1009c7c:	bb68      	cbnz	r0, 1009cda <__eucjp_mbtowc+0x76>
 1009c7e:	f1a4 058e 	sub.w	r5, r4, #142	; 0x8e
 1009c82:	f1a4 00a1 	sub.w	r0, r4, #161	; 0xa1
 1009c86:	285d      	cmp	r0, #93	; 0x5d
 1009c88:	bf88      	it	hi
 1009c8a:	2d01      	cmphi	r5, #1
 1009c8c:	d829      	bhi.n	1009ce2 <__eucjp_mbtowc+0x7e>
 1009c8e:	2001      	movs	r0, #1
 1009c90:	4283      	cmp	r3, r0
 1009c92:	7134      	strb	r4, [r6, #4]
 1009c94:	6030      	str	r0, [r6, #0]
 1009c96:	d938      	bls.n	1009d0a <__eucjp_mbtowc+0xa6>
 1009c98:	7854      	ldrb	r4, [r2, #1]
 1009c9a:	2002      	movs	r0, #2
 1009c9c:	f1a4 05a1 	sub.w	r5, r4, #161	; 0xa1
 1009ca0:	2d5d      	cmp	r5, #93	; 0x5d
 1009ca2:	d835      	bhi.n	1009d10 <__eucjp_mbtowc+0xac>
 1009ca4:	7935      	ldrb	r5, [r6, #4]
 1009ca6:	2d8f      	cmp	r5, #143	; 0x8f
 1009ca8:	d125      	bne.n	1009cf6 <__eucjp_mbtowc+0x92>
 1009caa:	4298      	cmp	r0, r3
 1009cac:	7174      	strb	r4, [r6, #5]
 1009cae:	f04f 0402 	mov.w	r4, #2
 1009cb2:	6034      	str	r4, [r6, #0]
 1009cb4:	4604      	mov	r4, r0
 1009cb6:	d228      	bcs.n	1009d0a <__eucjp_mbtowc+0xa6>
 1009cb8:	5d14      	ldrb	r4, [r2, r4]
 1009cba:	3001      	adds	r0, #1
 1009cbc:	f1a4 03a1 	sub.w	r3, r4, #161	; 0xa1
 1009cc0:	2b5d      	cmp	r3, #93	; 0x5d
 1009cc2:	d825      	bhi.n	1009d10 <__eucjp_mbtowc+0xac>
 1009cc4:	7972      	ldrb	r2, [r6, #5]
 1009cc6:	f004 047f 	and.w	r4, r4, #127	; 0x7f
 1009cca:	2300      	movs	r3, #0
 1009ccc:	eb04 2402 	add.w	r4, r4, r2, lsl #8
 1009cd0:	600c      	str	r4, [r1, #0]
 1009cd2:	6033      	str	r3, [r6, #0]
 1009cd4:	b002      	add	sp, #8
 1009cd6:	bcf0      	pop	{r4, r5, r6, r7}
 1009cd8:	4770      	bx	lr
 1009cda:	2801      	cmp	r0, #1
 1009cdc:	d0de      	beq.n	1009c9c <__eucjp_mbtowc+0x38>
 1009cde:	2802      	cmp	r0, #2
 1009ce0:	d011      	beq.n	1009d06 <__eucjp_mbtowc+0xa2>
 1009ce2:	600c      	str	r4, [r1, #0]
 1009ce4:	7810      	ldrb	r0, [r2, #0]
 1009ce6:	3000      	adds	r0, #0
 1009ce8:	bf18      	it	ne
 1009cea:	2001      	movne	r0, #1
 1009cec:	b002      	add	sp, #8
 1009cee:	bcf0      	pop	{r4, r5, r6, r7}
 1009cf0:	4770      	bx	lr
 1009cf2:	a901      	add	r1, sp, #4
 1009cf4:	e7bc      	b.n	1009c70 <__eucjp_mbtowc+0xc>
 1009cf6:	eb04 2405 	add.w	r4, r4, r5, lsl #8
 1009cfa:	2300      	movs	r3, #0
 1009cfc:	600c      	str	r4, [r1, #0]
 1009cfe:	6033      	str	r3, [r6, #0]
 1009d00:	b002      	add	sp, #8
 1009d02:	bcf0      	pop	{r4, r5, r6, r7}
 1009d04:	4770      	bx	lr
 1009d06:	2001      	movs	r0, #1
 1009d08:	e7d8      	b.n	1009cbc <__eucjp_mbtowc+0x58>
 1009d0a:	f06f 0001 	mvn.w	r0, #1
 1009d0e:	e7e1      	b.n	1009cd4 <__eucjp_mbtowc+0x70>
 1009d10:	238a      	movs	r3, #138	; 0x8a
 1009d12:	f04f 30ff 	mov.w	r0, #4294967295
 1009d16:	603b      	str	r3, [r7, #0]
 1009d18:	e7dc      	b.n	1009cd4 <__eucjp_mbtowc+0x70>
 1009d1a:	bf00      	nop

01009d1c <__jis_mbtowc>:
 1009d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 1009d20:	b083      	sub	sp, #12
 1009d22:	4682      	mov	sl, r0
 1009d24:	f8dd e030 	ldr.w	lr, [sp, #48]	; 0x30
 1009d28:	2900      	cmp	r1, #0
 1009d2a:	d042      	beq.n	1009db2 <__jis_mbtowc+0x96>
 1009d2c:	2a00      	cmp	r2, #0
 1009d2e:	d043      	beq.n	1009db8 <__jis_mbtowc+0x9c>
 1009d30:	2b00      	cmp	r3, #0
 1009d32:	d07d      	beq.n	1009e30 <__jis_mbtowc+0x114>
 1009d34:	f89e 4000 	ldrb.w	r4, [lr]
 1009d38:	4610      	mov	r0, r2
 1009d3a:	f240 4774 	movw	r7, #1140	; 0x474
 1009d3e:	3a01      	subs	r2, #1
 1009d40:	f1c0 0801 	rsb	r8, r0, #1
 1009d44:	f2c0 1701 	movt	r7, #257	; 0x101
 1009d48:	7855      	ldrb	r5, [r2, #1]
 1009d4a:	eb02 0c08 	add.w	ip, r2, r8
 1009d4e:	f102 0b01 	add.w	fp, r2, #1
 1009d52:	2d28      	cmp	r5, #40	; 0x28
 1009d54:	d06a      	beq.n	1009e2c <__jis_mbtowc+0x110>
 1009d56:	d81d      	bhi.n	1009d94 <__jis_mbtowc+0x78>
 1009d58:	2d1b      	cmp	r5, #27
 1009d5a:	bf08      	it	eq
 1009d5c:	2600      	moveq	r6, #0
 1009d5e:	d00a      	beq.n	1009d76 <__jis_mbtowc+0x5a>
 1009d60:	2d24      	cmp	r5, #36	; 0x24
 1009d62:	bf08      	it	eq
 1009d64:	2601      	moveq	r6, #1
 1009d66:	d006      	beq.n	1009d76 <__jis_mbtowc+0x5a>
 1009d68:	b30d      	cbz	r5, 1009dae <__jis_mbtowc+0x92>
 1009d6a:	f1a5 0621 	sub.w	r6, r5, #33	; 0x21
 1009d6e:	2e5e      	cmp	r6, #94	; 0x5e
 1009d70:	bf34      	ite	cc
 1009d72:	2607      	movcc	r6, #7
 1009d74:	2608      	movcs	r6, #8
 1009d76:	eb04 04c4 	add.w	r4, r4, r4, lsl #3
 1009d7a:	443c      	add	r4, r7
 1009d7c:	eb04 0906 	add.w	r9, r4, r6
 1009d80:	5da4      	ldrb	r4, [r4, r6]
 1009d82:	f899 6048 	ldrb.w	r6, [r9, #72]	; 0x48
 1009d86:	2e05      	cmp	r6, #5
 1009d88:	d855      	bhi.n	1009e36 <__jis_mbtowc+0x11a>
 1009d8a:	e8df f006 	tbb	[pc, r6]
 1009d8e:	2d23      	.short	0x2d23
 1009d90:	1b4c4839 	.word	0x1b4c4839
 1009d94:	2d42      	cmp	r5, #66	; 0x42
 1009d96:	bf08      	it	eq
 1009d98:	2604      	moveq	r6, #4
 1009d9a:	d0ec      	beq.n	1009d76 <__jis_mbtowc+0x5a>
 1009d9c:	2d4a      	cmp	r5, #74	; 0x4a
 1009d9e:	bf08      	it	eq
 1009da0:	2605      	moveq	r6, #5
 1009da2:	d0e8      	beq.n	1009d76 <__jis_mbtowc+0x5a>
 1009da4:	2d40      	cmp	r5, #64	; 0x40
 1009da6:	bf08      	it	eq
 1009da8:	2603      	moveq	r6, #3
 1009daa:	d1de      	bne.n	1009d6a <__jis_mbtowc+0x4e>
 1009dac:	e7e3      	b.n	1009d76 <__jis_mbtowc+0x5a>
 1009dae:	2606      	movs	r6, #6
 1009db0:	e7e1      	b.n	1009d76 <__jis_mbtowc+0x5a>
 1009db2:	a901      	add	r1, sp, #4
 1009db4:	2a00      	cmp	r2, #0
 1009db6:	d1bb      	bne.n	1009d30 <__jis_mbtowc+0x14>
 1009db8:	2001      	movs	r0, #1
 1009dba:	f8ce 2000 	str.w	r2, [lr]
 1009dbe:	b003      	add	sp, #12
 1009dc0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009dc4:	2300      	movs	r3, #0
 1009dc6:	f8ce 3000 	str.w	r3, [lr]
 1009dca:	4618      	mov	r0, r3
 1009dcc:	600b      	str	r3, [r1, #0]
 1009dce:	b003      	add	sp, #12
 1009dd0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009dd4:	2300      	movs	r3, #0
 1009dd6:	f8ce 3000 	str.w	r3, [lr]
 1009dda:	7803      	ldrb	r3, [r0, #0]
 1009ddc:	f10c 0001 	add.w	r0, ip, #1
 1009de0:	600b      	str	r3, [r1, #0]
 1009de2:	b003      	add	sp, #12
 1009de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009de8:	f88e 5004 	strb.w	r5, [lr, #4]
 1009dec:	eb0b 0508 	add.w	r5, fp, r8
 1009df0:	429d      	cmp	r5, r3
 1009df2:	465a      	mov	r2, fp
 1009df4:	d3a8      	bcc.n	1009d48 <__jis_mbtowc+0x2c>
 1009df6:	f8ce 4000 	str.w	r4, [lr]
 1009dfa:	f06f 0001 	mvn.w	r0, #1
 1009dfe:	e7e6      	b.n	1009dce <__jis_mbtowc+0xb2>
 1009e00:	f89e 2004 	ldrb.w	r2, [lr, #4]
 1009e04:	2301      	movs	r3, #1
 1009e06:	f8ce 3000 	str.w	r3, [lr]
 1009e0a:	eb0c 0003 	add.w	r0, ip, r3
 1009e0e:	f89b 3000 	ldrb.w	r3, [fp]
 1009e12:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 1009e16:	600b      	str	r3, [r1, #0]
 1009e18:	b003      	add	sp, #12
 1009e1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 1009e1e:	1c90      	adds	r0, r2, #2
 1009e20:	eb0b 0508 	add.w	r5, fp, r8
 1009e24:	e7e4      	b.n	1009df0 <__jis_mbtowc+0xd4>
 1009e26:	eb0b 0508 	add.w	r5, fp, r8
 1009e2a:	e7e1      	b.n	1009df0 <__jis_mbtowc+0xd4>
 1009e2c:	2602      	movs	r6, #2
 1009e2e:	e7a2      	b.n	1009d76 <__jis_mbtowc+0x5a>
 1009e30:	f06f 0001 	mvn.w	r0, #1
 1009e34:	e7cb      	b.n	1009dce <__jis_mbtowc+0xb2>
 1009e36:	238a      	movs	r3, #138	; 0x8a
 1009e38:	f04f 30ff 	mov.w	r0, #4294967295
 1009e3c:	f8ca 3000 	str.w	r3, [sl]
 1009e40:	e7c5      	b.n	1009dce <__jis_mbtowc+0xb2>
 1009e42:	bf00      	nop
	...

01009e80 <memcpy>:
 1009e80:	e1a0c000 	mov	ip, r0
 1009e84:	e3520040 	cmp	r2, #64	; 0x40
 1009e88:	aa000028 	bge	1009f30 <memcpy+0xb0>
 1009e8c:	e202303c 	and	r3, r2, #60	; 0x3c
 1009e90:	e08cc003 	add	ip, ip, r3
 1009e94:	e0811003 	add	r1, r1, r3
 1009e98:	e263303a 	rsb	r3, r3, #58	; 0x3a
 1009e9c:	e08ff083 	add	pc, pc, r3, lsl #1
 1009ea0:	e511303c 	ldr	r3, [r1, #-60]	; 0xffffffc4
 1009ea4:	e50c303c 	str	r3, [ip, #-60]	; 0xffffffc4
 1009ea8:	e5113038 	ldr	r3, [r1, #-56]	; 0xffffffc8
 1009eac:	e50c3038 	str	r3, [ip, #-56]	; 0xffffffc8
 1009eb0:	e5113034 	ldr	r3, [r1, #-52]	; 0xffffffcc
 1009eb4:	e50c3034 	str	r3, [ip, #-52]	; 0xffffffcc
 1009eb8:	e5113030 	ldr	r3, [r1, #-48]	; 0xffffffd0
 1009ebc:	e50c3030 	str	r3, [ip, #-48]	; 0xffffffd0
 1009ec0:	e511302c 	ldr	r3, [r1, #-44]	; 0xffffffd4
 1009ec4:	e50c302c 	str	r3, [ip, #-44]	; 0xffffffd4
 1009ec8:	e5113028 	ldr	r3, [r1, #-40]	; 0xffffffd8
 1009ecc:	e50c3028 	str	r3, [ip, #-40]	; 0xffffffd8
 1009ed0:	e5113024 	ldr	r3, [r1, #-36]	; 0xffffffdc
 1009ed4:	e50c3024 	str	r3, [ip, #-36]	; 0xffffffdc
 1009ed8:	e5113020 	ldr	r3, [r1, #-32]	; 0xffffffe0
 1009edc:	e50c3020 	str	r3, [ip, #-32]	; 0xffffffe0
 1009ee0:	e511301c 	ldr	r3, [r1, #-28]	; 0xffffffe4
 1009ee4:	e50c301c 	str	r3, [ip, #-28]	; 0xffffffe4
 1009ee8:	e5113018 	ldr	r3, [r1, #-24]	; 0xffffffe8
 1009eec:	e50c3018 	str	r3, [ip, #-24]	; 0xffffffe8
 1009ef0:	e5113014 	ldr	r3, [r1, #-20]	; 0xffffffec
 1009ef4:	e50c3014 	str	r3, [ip, #-20]	; 0xffffffec
 1009ef8:	e5113010 	ldr	r3, [r1, #-16]
 1009efc:	e50c3010 	str	r3, [ip, #-16]
 1009f00:	e511300c 	ldr	r3, [r1, #-12]
 1009f04:	e50c300c 	str	r3, [ip, #-12]
 1009f08:	e5113008 	ldr	r3, [r1, #-8]
 1009f0c:	e50c3008 	str	r3, [ip, #-8]
 1009f10:	e5113004 	ldr	r3, [r1, #-4]
 1009f14:	e50c3004 	str	r3, [ip, #-4]
 1009f18:	e1b02f82 	lsls	r2, r2, #31
 1009f1c:	20d130b2 	ldrhcs	r3, [r1], #2
 1009f20:	15d11000 	ldrbne	r1, [r1]
 1009f24:	20cc30b2 	strhcs	r3, [ip], #2
 1009f28:	15cc1000 	strbne	r1, [ip]
 1009f2c:	e12fff1e 	bx	lr
 1009f30:	e52da020 	str	sl, [sp, #-32]!	; 0xffffffe0
 1009f34:	e201a007 	and	sl, r1, #7
 1009f38:	e20c3007 	and	r3, ip, #7
 1009f3c:	e153000a 	cmp	r3, sl
 1009f40:	1a0000f1 	bne	100a30c <memcpy+0x48c>
 1009f44:	eeb00a40 	vmov.f32	s0, s0
 1009f48:	e1b0ae8c 	lsls	sl, ip, #29
 1009f4c:	0a000008 	beq	1009f74 <memcpy+0xf4>
 1009f50:	e27aa000 	rsbs	sl, sl, #0
 1009f54:	e0422eaa 	sub	r2, r2, sl, lsr #29
 1009f58:	44913004 	ldrmi	r3, [r1], #4
 1009f5c:	448c3004 	strmi	r3, [ip], #4
 1009f60:	e1b0a10a 	lsls	sl, sl, #2
 1009f64:	20d130b2 	ldrhcs	r3, [r1], #2
 1009f68:	14d1a001 	ldrbne	sl, [r1], #1
 1009f6c:	20cc30b2 	strhcs	r3, [ip], #2
 1009f70:	14cca001 	strbne	sl, [ip], #1
 1009f74:	e252a040 	subs	sl, r2, #64	; 0x40
 1009f78:	ba000017 	blt	1009fdc <memcpy+0x15c>
 1009f7c:	e35a0c02 	cmp	sl, #512	; 0x200
 1009f80:	aa000032 	bge	100a050 <memcpy+0x1d0>
 1009f84:	ed910b00 	vldr	d0, [r1]
 1009f88:	e25aa040 	subs	sl, sl, #64	; 0x40
 1009f8c:	ed911b02 	vldr	d1, [r1, #8]
 1009f90:	ed8c0b00 	vstr	d0, [ip]
 1009f94:	ed910b04 	vldr	d0, [r1, #16]
 1009f98:	ed8c1b02 	vstr	d1, [ip, #8]
 1009f9c:	ed911b06 	vldr	d1, [r1, #24]
 1009fa0:	ed8c0b04 	vstr	d0, [ip, #16]
 1009fa4:	ed910b08 	vldr	d0, [r1, #32]
 1009fa8:	ed8c1b06 	vstr	d1, [ip, #24]
 1009fac:	ed911b0a 	vldr	d1, [r1, #40]	; 0x28
 1009fb0:	ed8c0b08 	vstr	d0, [ip, #32]
 1009fb4:	ed910b0c 	vldr	d0, [r1, #48]	; 0x30
 1009fb8:	ed8c1b0a 	vstr	d1, [ip, #40]	; 0x28
 1009fbc:	ed911b0e 	vldr	d1, [r1, #56]	; 0x38
 1009fc0:	ed8c0b0c 	vstr	d0, [ip, #48]	; 0x30
 1009fc4:	e2811040 	add	r1, r1, #64	; 0x40
 1009fc8:	ed8c1b0e 	vstr	d1, [ip, #56]	; 0x38
 1009fcc:	e28cc040 	add	ip, ip, #64	; 0x40
 1009fd0:	aaffffeb 	bge	1009f84 <memcpy+0x104>
 1009fd4:	e31a003f 	tst	sl, #63	; 0x3f
 1009fd8:	0a00001a 	beq	100a048 <memcpy+0x1c8>
 1009fdc:	e20a3038 	and	r3, sl, #56	; 0x38
 1009fe0:	e08cc003 	add	ip, ip, r3
 1009fe4:	e0811003 	add	r1, r1, r3
 1009fe8:	e2633034 	rsb	r3, r3, #52	; 0x34
 1009fec:	e08ff003 	add	pc, pc, r3
 1009ff0:	ed110b0e 	vldr	d0, [r1, #-56]	; 0xffffffc8
 1009ff4:	ed0c0b0e 	vstr	d0, [ip, #-56]	; 0xffffffc8
 1009ff8:	ed110b0c 	vldr	d0, [r1, #-48]	; 0xffffffd0
 1009ffc:	ed0c0b0c 	vstr	d0, [ip, #-48]	; 0xffffffd0
 100a000:	ed110b0a 	vldr	d0, [r1, #-40]	; 0xffffffd8
 100a004:	ed0c0b0a 	vstr	d0, [ip, #-40]	; 0xffffffd8
 100a008:	ed110b08 	vldr	d0, [r1, #-32]	; 0xffffffe0
 100a00c:	ed0c0b08 	vstr	d0, [ip, #-32]	; 0xffffffe0
 100a010:	ed110b06 	vldr	d0, [r1, #-24]	; 0xffffffe8
 100a014:	ed0c0b06 	vstr	d0, [ip, #-24]	; 0xffffffe8
 100a018:	ed110b04 	vldr	d0, [r1, #-16]
 100a01c:	ed0c0b04 	vstr	d0, [ip, #-16]
 100a020:	ed110b02 	vldr	d0, [r1, #-8]
 100a024:	ed0c0b02 	vstr	d0, [ip, #-8]
 100a028:	e31a0004 	tst	sl, #4
 100a02c:	14913004 	ldrne	r3, [r1], #4
 100a030:	148c3004 	strne	r3, [ip], #4
 100a034:	e1b0af8a 	lsls	sl, sl, #31
 100a038:	20d130b2 	ldrhcs	r3, [r1], #2
 100a03c:	15d1a000 	ldrbne	sl, [r1]
 100a040:	20cc30b2 	strhcs	r3, [ip], #2
 100a044:	15cca000 	strbne	sl, [ip]
 100a048:	e49da020 	ldr	sl, [sp], #32
 100a04c:	e12fff1e 	bx	lr
 100a050:	ed913b00 	vldr	d3, [r1]
 100a054:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100a058:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100a05c:	ed916b30 	vldr	d6, [r1, #192]	; 0xc0
 100a060:	ed917b40 	vldr	d7, [r1, #256]	; 0x100
 100a064:	ed910b02 	vldr	d0, [r1, #8]
 100a068:	ed911b04 	vldr	d1, [r1, #16]
 100a06c:	ed912b06 	vldr	d2, [r1, #24]
 100a070:	e2811020 	add	r1, r1, #32
 100a074:	e25aad0a 	subs	sl, sl, #640	; 0x280
 100a078:	ba000055 	blt	100a1d4 <memcpy+0x354>
 100a07c:	ed8c3b00 	vstr	d3, [ip]
 100a080:	ed913b00 	vldr	d3, [r1]
 100a084:	ed8c0b02 	vstr	d0, [ip, #8]
 100a088:	ed910b02 	vldr	d0, [r1, #8]
 100a08c:	ed8c1b04 	vstr	d1, [ip, #16]
 100a090:	ed911b04 	vldr	d1, [r1, #16]
 100a094:	ed8c2b06 	vstr	d2, [ip, #24]
 100a098:	ed912b06 	vldr	d2, [r1, #24]
 100a09c:	ed8c3b08 	vstr	d3, [ip, #32]
 100a0a0:	ed913b48 	vldr	d3, [r1, #288]	; 0x120
 100a0a4:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100a0a8:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100a0ac:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100a0b0:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100a0b4:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100a0b8:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100a0bc:	ed8c4b10 	vstr	d4, [ip, #64]	; 0x40
 100a0c0:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100a0c4:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100a0c8:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100a0cc:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100a0d0:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100a0d4:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100a0d8:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100a0dc:	ed8c4b18 	vstr	d4, [ip, #96]	; 0x60
 100a0e0:	ed914b58 	vldr	d4, [r1, #352]	; 0x160
 100a0e4:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100a0e8:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100a0ec:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100a0f0:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100a0f4:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100a0f8:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100a0fc:	ed8c5b20 	vstr	d5, [ip, #128]	; 0x80
 100a100:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100a104:	ed8c0b22 	vstr	d0, [ip, #136]	; 0x88
 100a108:	ed910b22 	vldr	d0, [r1, #136]	; 0x88
 100a10c:	ed8c1b24 	vstr	d1, [ip, #144]	; 0x90
 100a110:	ed911b24 	vldr	d1, [r1, #144]	; 0x90
 100a114:	ed8c2b26 	vstr	d2, [ip, #152]	; 0x98
 100a118:	ed912b26 	vldr	d2, [r1, #152]	; 0x98
 100a11c:	ed8c5b28 	vstr	d5, [ip, #160]	; 0xa0
 100a120:	ed915b68 	vldr	d5, [r1, #416]	; 0x1a0
 100a124:	ed8c0b2a 	vstr	d0, [ip, #168]	; 0xa8
 100a128:	ed910b2a 	vldr	d0, [r1, #168]	; 0xa8
 100a12c:	ed8c1b2c 	vstr	d1, [ip, #176]	; 0xb0
 100a130:	ed911b2c 	vldr	d1, [r1, #176]	; 0xb0
 100a134:	ed8c2b2e 	vstr	d2, [ip, #184]	; 0xb8
 100a138:	ed912b2e 	vldr	d2, [r1, #184]	; 0xb8
 100a13c:	e28cc0c0 	add	ip, ip, #192	; 0xc0
 100a140:	e28110c0 	add	r1, r1, #192	; 0xc0
 100a144:	ed8c6b00 	vstr	d6, [ip]
 100a148:	ed916b00 	vldr	d6, [r1]
 100a14c:	ed8c0b02 	vstr	d0, [ip, #8]
 100a150:	ed910b02 	vldr	d0, [r1, #8]
 100a154:	ed8c1b04 	vstr	d1, [ip, #16]
 100a158:	ed911b04 	vldr	d1, [r1, #16]
 100a15c:	ed8c2b06 	vstr	d2, [ip, #24]
 100a160:	ed912b06 	vldr	d2, [r1, #24]
 100a164:	ed8c6b08 	vstr	d6, [ip, #32]
 100a168:	ed916b48 	vldr	d6, [r1, #288]	; 0x120
 100a16c:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100a170:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100a174:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100a178:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100a17c:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100a180:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100a184:	ed8c7b10 	vstr	d7, [ip, #64]	; 0x40
 100a188:	ed917b10 	vldr	d7, [r1, #64]	; 0x40
 100a18c:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100a190:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100a194:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100a198:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100a19c:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100a1a0:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100a1a4:	ed8c7b18 	vstr	d7, [ip, #96]	; 0x60
 100a1a8:	ed917b58 	vldr	d7, [r1, #352]	; 0x160
 100a1ac:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100a1b0:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100a1b4:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100a1b8:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100a1bc:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100a1c0:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100a1c4:	e28cc080 	add	ip, ip, #128	; 0x80
 100a1c8:	e2811080 	add	r1, r1, #128	; 0x80
 100a1cc:	e25aad05 	subs	sl, sl, #320	; 0x140
 100a1d0:	aaffffa9 	bge	100a07c <memcpy+0x1fc>
 100a1d4:	ed8c3b00 	vstr	d3, [ip]
 100a1d8:	ed913b00 	vldr	d3, [r1]
 100a1dc:	ed8c0b02 	vstr	d0, [ip, #8]
 100a1e0:	ed910b02 	vldr	d0, [r1, #8]
 100a1e4:	ed8c1b04 	vstr	d1, [ip, #16]
 100a1e8:	ed911b04 	vldr	d1, [r1, #16]
 100a1ec:	ed8c2b06 	vstr	d2, [ip, #24]
 100a1f0:	ed912b06 	vldr	d2, [r1, #24]
 100a1f4:	ed8c3b08 	vstr	d3, [ip, #32]
 100a1f8:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100a1fc:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100a200:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100a204:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100a208:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100a20c:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100a210:	ed8c4b10 	vstr	d4, [ip, #64]	; 0x40
 100a214:	ed914b10 	vldr	d4, [r1, #64]	; 0x40
 100a218:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100a21c:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100a220:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100a224:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100a228:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100a22c:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100a230:	ed8c4b18 	vstr	d4, [ip, #96]	; 0x60
 100a234:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100a238:	ed910b1a 	vldr	d0, [r1, #104]	; 0x68
 100a23c:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100a240:	ed911b1c 	vldr	d1, [r1, #112]	; 0x70
 100a244:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100a248:	ed912b1e 	vldr	d2, [r1, #120]	; 0x78
 100a24c:	ed8c5b20 	vstr	d5, [ip, #128]	; 0x80
 100a250:	ed915b20 	vldr	d5, [r1, #128]	; 0x80
 100a254:	ed8c0b22 	vstr	d0, [ip, #136]	; 0x88
 100a258:	ed910b22 	vldr	d0, [r1, #136]	; 0x88
 100a25c:	ed8c1b24 	vstr	d1, [ip, #144]	; 0x90
 100a260:	ed911b24 	vldr	d1, [r1, #144]	; 0x90
 100a264:	ed8c2b26 	vstr	d2, [ip, #152]	; 0x98
 100a268:	ed912b26 	vldr	d2, [r1, #152]	; 0x98
 100a26c:	ed8c5b28 	vstr	d5, [ip, #160]	; 0xa0
 100a270:	ed8c0b2a 	vstr	d0, [ip, #168]	; 0xa8
 100a274:	ed910b2a 	vldr	d0, [r1, #168]	; 0xa8
 100a278:	ed8c1b2c 	vstr	d1, [ip, #176]	; 0xb0
 100a27c:	ed911b2c 	vldr	d1, [r1, #176]	; 0xb0
 100a280:	ed8c2b2e 	vstr	d2, [ip, #184]	; 0xb8
 100a284:	ed912b2e 	vldr	d2, [r1, #184]	; 0xb8
 100a288:	e28110c0 	add	r1, r1, #192	; 0xc0
 100a28c:	e28cc0c0 	add	ip, ip, #192	; 0xc0
 100a290:	ed8c6b00 	vstr	d6, [ip]
 100a294:	ed916b00 	vldr	d6, [r1]
 100a298:	ed8c0b02 	vstr	d0, [ip, #8]
 100a29c:	ed910b02 	vldr	d0, [r1, #8]
 100a2a0:	ed8c1b04 	vstr	d1, [ip, #16]
 100a2a4:	ed911b04 	vldr	d1, [r1, #16]
 100a2a8:	ed8c2b06 	vstr	d2, [ip, #24]
 100a2ac:	ed912b06 	vldr	d2, [r1, #24]
 100a2b0:	ed8c6b08 	vstr	d6, [ip, #32]
 100a2b4:	ed8c0b0a 	vstr	d0, [ip, #40]	; 0x28
 100a2b8:	ed910b0a 	vldr	d0, [r1, #40]	; 0x28
 100a2bc:	ed8c1b0c 	vstr	d1, [ip, #48]	; 0x30
 100a2c0:	ed911b0c 	vldr	d1, [r1, #48]	; 0x30
 100a2c4:	ed8c2b0e 	vstr	d2, [ip, #56]	; 0x38
 100a2c8:	ed912b0e 	vldr	d2, [r1, #56]	; 0x38
 100a2cc:	ed8c7b10 	vstr	d7, [ip, #64]	; 0x40
 100a2d0:	ed917b10 	vldr	d7, [r1, #64]	; 0x40
 100a2d4:	ed8c0b12 	vstr	d0, [ip, #72]	; 0x48
 100a2d8:	ed910b12 	vldr	d0, [r1, #72]	; 0x48
 100a2dc:	ed8c1b14 	vstr	d1, [ip, #80]	; 0x50
 100a2e0:	ed911b14 	vldr	d1, [r1, #80]	; 0x50
 100a2e4:	ed8c2b16 	vstr	d2, [ip, #88]	; 0x58
 100a2e8:	ed912b16 	vldr	d2, [r1, #88]	; 0x58
 100a2ec:	ed8c7b18 	vstr	d7, [ip, #96]	; 0x60
 100a2f0:	e2811060 	add	r1, r1, #96	; 0x60
 100a2f4:	ed8c0b1a 	vstr	d0, [ip, #104]	; 0x68
 100a2f8:	ed8c1b1c 	vstr	d1, [ip, #112]	; 0x70
 100a2fc:	ed8c2b1e 	vstr	d2, [ip, #120]	; 0x78
 100a300:	e28cc080 	add	ip, ip, #128	; 0x80
 100a304:	e28aad05 	add	sl, sl, #320	; 0x140
 100a308:	eaffff1d 	b	1009f84 <memcpy+0x104>
 100a30c:	f5d1f000 	pld	[r1]
 100a310:	f5d1f040 	pld	[r1, #64]	; 0x40
 100a314:	e1b0ae8c 	lsls	sl, ip, #29
 100a318:	f5d1f080 	pld	[r1, #128]	; 0x80
 100a31c:	0a000008 	beq	100a344 <memcpy+0x4c4>
 100a320:	e27aa000 	rsbs	sl, sl, #0
 100a324:	e0422eaa 	sub	r2, r2, sl, lsr #29
 100a328:	44913004 	ldrmi	r3, [r1], #4
 100a32c:	448c3004 	strmi	r3, [ip], #4
 100a330:	e1b0a10a 	lsls	sl, sl, #2
 100a334:	14d13001 	ldrbne	r3, [r1], #1
 100a338:	20d1a0b2 	ldrhcs	sl, [r1], #2
 100a33c:	14cc3001 	strbne	r3, [ip], #1
 100a340:	20cca0b2 	strhcs	sl, [ip], #2
 100a344:	f5d1f0c0 	pld	[r1, #192]	; 0xc0
 100a348:	e2522040 	subs	r2, r2, #64	; 0x40
 100a34c:	449da020 	ldrmi	sl, [sp], #32
 100a350:	4afffecd 	bmi	1009e8c <memcpy+0xc>
 100a354:	f5d1f100 	pld	[r1, #256]	; 0x100
 100a358:	e2411004 	sub	r1, r1, #4
 100a35c:	e24cc008 	sub	ip, ip, #8
 100a360:	e252a040 	subs	sl, r2, #64	; 0x40
 100a364:	e5912004 	ldr	r2, [r1, #4]
 100a368:	e5913008 	ldr	r3, [r1, #8]
 100a36c:	e1cd40f8 	strd	r4, [sp, #8]
 100a370:	e591400c 	ldr	r4, [r1, #12]
 100a374:	e5915010 	ldr	r5, [r1, #16]
 100a378:	e1cd61f0 	strd	r6, [sp, #16]
 100a37c:	e5916014 	ldr	r6, [r1, #20]
 100a380:	e5917018 	ldr	r7, [r1, #24]
 100a384:	e1cd81f8 	strd	r8, [sp, #24]
 100a388:	e591801c 	ldr	r8, [r1, #28]
 100a38c:	e5b19020 	ldr	r9, [r1, #32]!
 100a390:	ea000018 	b	100a3f8 <memcpy+0x578>
 100a394:	e1a00000 	nop			; (mov r0, r0)
 100a398:	e1a00000 	nop			; (mov r0, r0)
 100a39c:	e1a00000 	nop			; (mov r0, r0)
 100a3a0:	e1a00000 	nop			; (mov r0, r0)
 100a3a4:	e1a00000 	nop			; (mov r0, r0)
 100a3a8:	e1a00000 	nop			; (mov r0, r0)
 100a3ac:	e1a00000 	nop			; (mov r0, r0)
 100a3b0:	e1a00000 	nop			; (mov r0, r0)
 100a3b4:	e1a00000 	nop			; (mov r0, r0)
 100a3b8:	e1a00000 	nop			; (mov r0, r0)
 100a3bc:	e1a00000 	nop			; (mov r0, r0)
 100a3c0:	f5d1f124 	pld	[r1, #292]	; 0x124
 100a3c4:	e1cc22f8 	strd	r2, [ip, #40]	; 0x28
 100a3c8:	e5912024 	ldr	r2, [r1, #36]	; 0x24
 100a3cc:	e5913028 	ldr	r3, [r1, #40]	; 0x28
 100a3d0:	e1cc43f0 	strd	r4, [ip, #48]	; 0x30
 100a3d4:	e591402c 	ldr	r4, [r1, #44]	; 0x2c
 100a3d8:	e5915030 	ldr	r5, [r1, #48]	; 0x30
 100a3dc:	e1cc63f8 	strd	r6, [ip, #56]	; 0x38
 100a3e0:	e5916034 	ldr	r6, [r1, #52]	; 0x34
 100a3e4:	e5917038 	ldr	r7, [r1, #56]	; 0x38
 100a3e8:	e1ec84f0 	strd	r8, [ip, #64]!	; 0x40
 100a3ec:	e591803c 	ldr	r8, [r1, #60]	; 0x3c
 100a3f0:	e5b19040 	ldr	r9, [r1, #64]!	; 0x40
 100a3f4:	e25aa040 	subs	sl, sl, #64	; 0x40
 100a3f8:	e1cc20f8 	strd	r2, [ip, #8]
 100a3fc:	e5912004 	ldr	r2, [r1, #4]
 100a400:	e5913008 	ldr	r3, [r1, #8]
 100a404:	e1cc41f0 	strd	r4, [ip, #16]
 100a408:	e591400c 	ldr	r4, [r1, #12]
 100a40c:	e5915010 	ldr	r5, [r1, #16]
 100a410:	e1cc61f8 	strd	r6, [ip, #24]
 100a414:	e5916014 	ldr	r6, [r1, #20]
 100a418:	e5917018 	ldr	r7, [r1, #24]
 100a41c:	e1cc82f0 	strd	r8, [ip, #32]
 100a420:	e591801c 	ldr	r8, [r1, #28]
 100a424:	e5919020 	ldr	r9, [r1, #32]
 100a428:	2affffe4 	bcs	100a3c0 <memcpy+0x540>
 100a42c:	e1cc22f8 	strd	r2, [ip, #40]	; 0x28
 100a430:	e2811024 	add	r1, r1, #36	; 0x24
 100a434:	e1cc43f0 	strd	r4, [ip, #48]	; 0x30
 100a438:	e1cd40d8 	ldrd	r4, [sp, #8]
 100a43c:	e1cc63f8 	strd	r6, [ip, #56]	; 0x38
 100a440:	e1cd61d0 	ldrd	r6, [sp, #16]
 100a444:	e1cc84f0 	strd	r8, [ip, #64]	; 0x40
 100a448:	e1cd81d8 	ldrd	r8, [sp, #24]
 100a44c:	e28cc048 	add	ip, ip, #72	; 0x48
 100a450:	e21a203f 	ands	r2, sl, #63	; 0x3f
 100a454:	e49da020 	ldr	sl, [sp], #32
 100a458:	1afffe8b 	bne	1009e8c <memcpy+0xc>
 100a45c:	e12fff1e 	bx	lr

0100a460 <memset>:
 100a460:	b4f0      	push	{r4, r5, r6, r7}
 100a462:	0786      	lsls	r6, r0, #30
 100a464:	d046      	beq.n	100a4f4 <memset+0x94>
 100a466:	1e54      	subs	r4, r2, #1
 100a468:	2a00      	cmp	r2, #0
 100a46a:	d03c      	beq.n	100a4e6 <memset+0x86>
 100a46c:	b2ca      	uxtb	r2, r1
 100a46e:	4603      	mov	r3, r0
 100a470:	e002      	b.n	100a478 <memset+0x18>
 100a472:	f114 34ff 	adds.w	r4, r4, #4294967295
 100a476:	d336      	bcc.n	100a4e6 <memset+0x86>
 100a478:	f803 2b01 	strb.w	r2, [r3], #1
 100a47c:	079d      	lsls	r5, r3, #30
 100a47e:	d1f8      	bne.n	100a472 <memset+0x12>
 100a480:	2c03      	cmp	r4, #3
 100a482:	d929      	bls.n	100a4d8 <memset+0x78>
 100a484:	b2cd      	uxtb	r5, r1
 100a486:	2c0f      	cmp	r4, #15
 100a488:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 100a48c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 100a490:	d933      	bls.n	100a4fa <memset+0x9a>
 100a492:	f1a4 0610 	sub.w	r6, r4, #16
 100a496:	f103 0720 	add.w	r7, r3, #32
 100a49a:	f103 0210 	add.w	r2, r3, #16
 100a49e:	0936      	lsrs	r6, r6, #4
 100a4a0:	eb07 1706 	add.w	r7, r7, r6, lsl #4
 100a4a4:	e942 5504 	strd	r5, r5, [r2, #-16]
 100a4a8:	e942 5502 	strd	r5, r5, [r2, #-8]
 100a4ac:	3210      	adds	r2, #16
 100a4ae:	42ba      	cmp	r2, r7
 100a4b0:	d1f8      	bne.n	100a4a4 <memset+0x44>
 100a4b2:	1c72      	adds	r2, r6, #1
 100a4b4:	f014 0f0c 	tst.w	r4, #12
 100a4b8:	f004 060f 	and.w	r6, r4, #15
 100a4bc:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 100a4c0:	d013      	beq.n	100a4ea <memset+0x8a>
 100a4c2:	1f33      	subs	r3, r6, #4
 100a4c4:	f023 0303 	bic.w	r3, r3, #3
 100a4c8:	3304      	adds	r3, #4
 100a4ca:	4413      	add	r3, r2
 100a4cc:	f842 5b04 	str.w	r5, [r2], #4
 100a4d0:	4293      	cmp	r3, r2
 100a4d2:	d1fb      	bne.n	100a4cc <memset+0x6c>
 100a4d4:	f006 0403 	and.w	r4, r6, #3
 100a4d8:	b12c      	cbz	r4, 100a4e6 <memset+0x86>
 100a4da:	b2c9      	uxtb	r1, r1
 100a4dc:	441c      	add	r4, r3
 100a4de:	f803 1b01 	strb.w	r1, [r3], #1
 100a4e2:	429c      	cmp	r4, r3
 100a4e4:	d1fb      	bne.n	100a4de <memset+0x7e>
 100a4e6:	bcf0      	pop	{r4, r5, r6, r7}
 100a4e8:	4770      	bx	lr
 100a4ea:	4634      	mov	r4, r6
 100a4ec:	4613      	mov	r3, r2
 100a4ee:	2c00      	cmp	r4, #0
 100a4f0:	d1f3      	bne.n	100a4da <memset+0x7a>
 100a4f2:	e7f8      	b.n	100a4e6 <memset+0x86>
 100a4f4:	4614      	mov	r4, r2
 100a4f6:	4603      	mov	r3, r0
 100a4f8:	e7c2      	b.n	100a480 <memset+0x20>
 100a4fa:	461a      	mov	r2, r3
 100a4fc:	4626      	mov	r6, r4
 100a4fe:	e7e0      	b.n	100a4c2 <memset+0x62>

0100a500 <__malloc_lock>:
 100a500:	4770      	bx	lr
 100a502:	bf00      	nop

0100a504 <__malloc_unlock>:
 100a504:	4770      	bx	lr
 100a506:	bf00      	nop

0100a508 <_sbrk_r>:
 100a508:	b538      	push	{r3, r4, r5, lr}
 100a50a:	f649 4408 	movw	r4, #39944	; 0x9c08
 100a50e:	f2c0 1401 	movt	r4, #257	; 0x101
 100a512:	4605      	mov	r5, r0
 100a514:	4608      	mov	r0, r1
 100a516:	2300      	movs	r3, #0
 100a518:	6023      	str	r3, [r4, #0]
 100a51a:	f005 edd0 	blx	10100bc <_sbrk>
 100a51e:	1c43      	adds	r3, r0, #1
 100a520:	d000      	beq.n	100a524 <_sbrk_r+0x1c>
 100a522:	bd38      	pop	{r3, r4, r5, pc}
 100a524:	6823      	ldr	r3, [r4, #0]
 100a526:	2b00      	cmp	r3, #0
 100a528:	d0fb      	beq.n	100a522 <_sbrk_r+0x1a>
 100a52a:	602b      	str	r3, [r5, #0]
 100a52c:	bd38      	pop	{r3, r4, r5, pc}
 100a52e:	bf00      	nop

0100a530 <_snprintf_r>:
 100a530:	b408      	push	{r3}
 100a532:	b570      	push	{r4, r5, r6, lr}
 100a534:	1e14      	subs	r4, r2, #0
 100a536:	4605      	mov	r5, r0
 100a538:	b09d      	sub	sp, #116	; 0x74
 100a53a:	bfbe      	ittt	lt
 100a53c:	228b      	movlt	r2, #139	; 0x8b
 100a53e:	f04f 30ff 	movlt.w	r0, #4294967295
 100a542:	602a      	strlt	r2, [r5, #0]
 100a544:	db17      	blt.n	100a576 <_snprintf_r+0x46>
 100a546:	f44f 7302 	mov.w	r3, #520	; 0x208
 100a54a:	9102      	str	r1, [sp, #8]
 100a54c:	9106      	str	r1, [sp, #24]
 100a54e:	f8ad 3014 	strh.w	r3, [sp, #20]
 100a552:	d115      	bne.n	100a580 <_snprintf_r+0x50>
 100a554:	ae22      	add	r6, sp, #136	; 0x88
 100a556:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100a558:	a902      	add	r1, sp, #8
 100a55a:	9404      	str	r4, [sp, #16]
 100a55c:	4633      	mov	r3, r6
 100a55e:	9407      	str	r4, [sp, #28]
 100a560:	9601      	str	r6, [sp, #4]
 100a562:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100a566:	f8ad 4016 	strh.w	r4, [sp, #22]
 100a56a:	f000 fd25 	bl	100afb8 <_svfprintf_r>
 100a56e:	1c43      	adds	r3, r0, #1
 100a570:	da01      	bge.n	100a576 <_snprintf_r+0x46>
 100a572:	238b      	movs	r3, #139	; 0x8b
 100a574:	602b      	str	r3, [r5, #0]
 100a576:	b01d      	add	sp, #116	; 0x74
 100a578:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100a57c:	b001      	add	sp, #4
 100a57e:	4770      	bx	lr
 100a580:	ab22      	add	r3, sp, #136	; 0x88
 100a582:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100a584:	a902      	add	r1, sp, #8
 100a586:	9301      	str	r3, [sp, #4]
 100a588:	3c01      	subs	r4, #1
 100a58a:	9404      	str	r4, [sp, #16]
 100a58c:	9407      	str	r4, [sp, #28]
 100a58e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100a592:	f8ad 4016 	strh.w	r4, [sp, #22]
 100a596:	f000 fd0f 	bl	100afb8 <_svfprintf_r>
 100a59a:	1c42      	adds	r2, r0, #1
 100a59c:	f04f 0200 	mov.w	r2, #0
 100a5a0:	bfbc      	itt	lt
 100a5a2:	238b      	movlt	r3, #139	; 0x8b
 100a5a4:	602b      	strlt	r3, [r5, #0]
 100a5a6:	9b02      	ldr	r3, [sp, #8]
 100a5a8:	701a      	strb	r2, [r3, #0]
 100a5aa:	b01d      	add	sp, #116	; 0x74
 100a5ac:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100a5b0:	b001      	add	sp, #4
 100a5b2:	4770      	bx	lr

0100a5b4 <snprintf>:
 100a5b4:	b40c      	push	{r2, r3}
 100a5b6:	f641 6388 	movw	r3, #7816	; 0x1e88
 100a5ba:	f2c0 1301 	movt	r3, #257	; 0x101
 100a5be:	b570      	push	{r4, r5, r6, lr}
 100a5c0:	1e0c      	subs	r4, r1, #0
 100a5c2:	681d      	ldr	r5, [r3, #0]
 100a5c4:	b09c      	sub	sp, #112	; 0x70
 100a5c6:	bfbe      	ittt	lt
 100a5c8:	238b      	movlt	r3, #139	; 0x8b
 100a5ca:	f04f 30ff 	movlt.w	r0, #4294967295
 100a5ce:	602b      	strlt	r3, [r5, #0]
 100a5d0:	db18      	blt.n	100a604 <snprintf+0x50>
 100a5d2:	f44f 7302 	mov.w	r3, #520	; 0x208
 100a5d6:	9002      	str	r0, [sp, #8]
 100a5d8:	9006      	str	r0, [sp, #24]
 100a5da:	f8ad 3014 	strh.w	r3, [sp, #20]
 100a5de:	d116      	bne.n	100a60e <snprintf+0x5a>
 100a5e0:	ae21      	add	r6, sp, #132	; 0x84
 100a5e2:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100a5e4:	a902      	add	r1, sp, #8
 100a5e6:	4628      	mov	r0, r5
 100a5e8:	4633      	mov	r3, r6
 100a5ea:	9404      	str	r4, [sp, #16]
 100a5ec:	9407      	str	r4, [sp, #28]
 100a5ee:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100a5f2:	9601      	str	r6, [sp, #4]
 100a5f4:	f8ad 4016 	strh.w	r4, [sp, #22]
 100a5f8:	f000 fcde 	bl	100afb8 <_svfprintf_r>
 100a5fc:	1c43      	adds	r3, r0, #1
 100a5fe:	da01      	bge.n	100a604 <snprintf+0x50>
 100a600:	238b      	movs	r3, #139	; 0x8b
 100a602:	602b      	str	r3, [r5, #0]
 100a604:	b01c      	add	sp, #112	; 0x70
 100a606:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100a60a:	b002      	add	sp, #8
 100a60c:	4770      	bx	lr
 100a60e:	ab21      	add	r3, sp, #132	; 0x84
 100a610:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100a612:	a902      	add	r1, sp, #8
 100a614:	4628      	mov	r0, r5
 100a616:	9301      	str	r3, [sp, #4]
 100a618:	3c01      	subs	r4, #1
 100a61a:	9404      	str	r4, [sp, #16]
 100a61c:	9407      	str	r4, [sp, #28]
 100a61e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100a622:	f8ad 4016 	strh.w	r4, [sp, #22]
 100a626:	f000 fcc7 	bl	100afb8 <_svfprintf_r>
 100a62a:	1c42      	adds	r2, r0, #1
 100a62c:	f04f 0200 	mov.w	r2, #0
 100a630:	bfbc      	itt	lt
 100a632:	238b      	movlt	r3, #139	; 0x8b
 100a634:	602b      	strlt	r3, [r5, #0]
 100a636:	9b02      	ldr	r3, [sp, #8]
 100a638:	701a      	strb	r2, [r3, #0]
 100a63a:	b01c      	add	sp, #112	; 0x70
 100a63c:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100a640:	b002      	add	sp, #8
 100a642:	4770      	bx	lr

0100a644 <strcasecmp>:
 100a644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100a646:	4607      	mov	r7, r0
 100a648:	460e      	mov	r6, r1
 100a64a:	f817 4b01 	ldrb.w	r4, [r7], #1
 100a64e:	f7fe fec1 	bl	10093d4 <__locale_ctype_ptr>
 100a652:	f816 5b01 	ldrb.w	r5, [r6], #1
 100a656:	4420      	add	r0, r4
 100a658:	7843      	ldrb	r3, [r0, #1]
 100a65a:	f003 0303 	and.w	r3, r3, #3
 100a65e:	2b01      	cmp	r3, #1
 100a660:	bf08      	it	eq
 100a662:	3420      	addeq	r4, #32
 100a664:	f7fe feb6 	bl	10093d4 <__locale_ctype_ptr>
 100a668:	4428      	add	r0, r5
 100a66a:	7843      	ldrb	r3, [r0, #1]
 100a66c:	f003 0303 	and.w	r3, r3, #3
 100a670:	2b01      	cmp	r3, #1
 100a672:	d004      	beq.n	100a67e <strcasecmp+0x3a>
 100a674:	1b60      	subs	r0, r4, r5
 100a676:	d101      	bne.n	100a67c <strcasecmp+0x38>
 100a678:	2d00      	cmp	r5, #0
 100a67a:	d1e6      	bne.n	100a64a <strcasecmp+0x6>
 100a67c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100a67e:	f105 0020 	add.w	r0, r5, #32
 100a682:	1a20      	subs	r0, r4, r0
 100a684:	d0e1      	beq.n	100a64a <strcasecmp+0x6>
 100a686:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0100a688 <strcat>:
 100a688:	0783      	lsls	r3, r0, #30
 100a68a:	b510      	push	{r4, lr}
 100a68c:	4604      	mov	r4, r0
 100a68e:	d111      	bne.n	100a6b4 <strcat+0x2c>
 100a690:	6822      	ldr	r2, [r4, #0]
 100a692:	4620      	mov	r0, r4
 100a694:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100a698:	ea23 0302 	bic.w	r3, r3, r2
 100a69c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100a6a0:	d108      	bne.n	100a6b4 <strcat+0x2c>
 100a6a2:	f850 2f04 	ldr.w	r2, [r0, #4]!
 100a6a6:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100a6aa:	ea23 0302 	bic.w	r3, r3, r2
 100a6ae:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100a6b2:	d0f6      	beq.n	100a6a2 <strcat+0x1a>
 100a6b4:	7803      	ldrb	r3, [r0, #0]
 100a6b6:	b11b      	cbz	r3, 100a6c0 <strcat+0x38>
 100a6b8:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100a6bc:	2b00      	cmp	r3, #0
 100a6be:	d1fb      	bne.n	100a6b8 <strcat+0x30>
 100a6c0:	f000 f9ec 	bl	100aa9c <strcpy>
 100a6c4:	4620      	mov	r0, r4
 100a6c6:	bd10      	pop	{r4, pc}

0100a6c8 <strchr>:
 100a6c8:	b2c9      	uxtb	r1, r1
 100a6ca:	f000 0303 	and.w	r3, r0, #3
 100a6ce:	2900      	cmp	r1, #0
 100a6d0:	d042      	beq.n	100a758 <strchr+0x90>
 100a6d2:	b17b      	cbz	r3, 100a6f4 <strchr+0x2c>
 100a6d4:	7803      	ldrb	r3, [r0, #0]
 100a6d6:	2b00      	cmp	r3, #0
 100a6d8:	d066      	beq.n	100a7a8 <strchr+0xe0>
 100a6da:	4299      	cmp	r1, r3
 100a6dc:	d061      	beq.n	100a7a2 <strchr+0xda>
 100a6de:	1c43      	adds	r3, r0, #1
 100a6e0:	e005      	b.n	100a6ee <strchr+0x26>
 100a6e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 100a6e6:	2a00      	cmp	r2, #0
 100a6e8:	d05c      	beq.n	100a7a4 <strchr+0xdc>
 100a6ea:	428a      	cmp	r2, r1
 100a6ec:	d059      	beq.n	100a7a2 <strchr+0xda>
 100a6ee:	079a      	lsls	r2, r3, #30
 100a6f0:	4618      	mov	r0, r3
 100a6f2:	d1f6      	bne.n	100a6e2 <strchr+0x1a>
 100a6f4:	b470      	push	{r4, r5, r6}
 100a6f6:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
 100a6fa:	6804      	ldr	r4, [r0, #0]
 100a6fc:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
 100a700:	ea86 0504 	eor.w	r5, r6, r4
 100a704:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 100a708:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 100a70c:	ea23 0304 	bic.w	r3, r3, r4
 100a710:	ea22 0205 	bic.w	r2, r2, r5
 100a714:	4313      	orrs	r3, r2
 100a716:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100a71a:	d10f      	bne.n	100a73c <strchr+0x74>
 100a71c:	f850 4f04 	ldr.w	r4, [r0, #4]!
 100a720:	ea84 0506 	eor.w	r5, r4, r6
 100a724:	f1a4 3301 	sub.w	r3, r4, #16843009	; 0x1010101
 100a728:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
 100a72c:	ea23 0304 	bic.w	r3, r3, r4
 100a730:	ea22 0205 	bic.w	r2, r2, r5
 100a734:	4313      	orrs	r3, r2
 100a736:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100a73a:	d0ef      	beq.n	100a71c <strchr+0x54>
 100a73c:	7803      	ldrb	r3, [r0, #0]
 100a73e:	b143      	cbz	r3, 100a752 <strchr+0x8a>
 100a740:	4299      	cmp	r1, r3
 100a742:	d102      	bne.n	100a74a <strchr+0x82>
 100a744:	e006      	b.n	100a754 <strchr+0x8c>
 100a746:	428b      	cmp	r3, r1
 100a748:	d004      	beq.n	100a754 <strchr+0x8c>
 100a74a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100a74e:	2b00      	cmp	r3, #0
 100a750:	d1f9      	bne.n	100a746 <strchr+0x7e>
 100a752:	4618      	mov	r0, r3
 100a754:	bc70      	pop	{r4, r5, r6}
 100a756:	4770      	bx	lr
 100a758:	b15b      	cbz	r3, 100a772 <strchr+0xaa>
 100a75a:	7803      	ldrb	r3, [r0, #0]
 100a75c:	b30b      	cbz	r3, 100a7a2 <strchr+0xda>
 100a75e:	1c43      	adds	r3, r0, #1
 100a760:	e001      	b.n	100a766 <strchr+0x9e>
 100a762:	7802      	ldrb	r2, [r0, #0]
 100a764:	b1ea      	cbz	r2, 100a7a2 <strchr+0xda>
 100a766:	f013 0f03 	tst.w	r3, #3
 100a76a:	4618      	mov	r0, r3
 100a76c:	f103 0301 	add.w	r3, r3, #1
 100a770:	d1f7      	bne.n	100a762 <strchr+0x9a>
 100a772:	6802      	ldr	r2, [r0, #0]
 100a774:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100a778:	ea23 0302 	bic.w	r3, r3, r2
 100a77c:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100a780:	d108      	bne.n	100a794 <strchr+0xcc>
 100a782:	f850 2f04 	ldr.w	r2, [r0, #4]!
 100a786:	f1a2 3301 	sub.w	r3, r2, #16843009	; 0x1010101
 100a78a:	ea23 0302 	bic.w	r3, r3, r2
 100a78e:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
 100a792:	d0f6      	beq.n	100a782 <strchr+0xba>
 100a794:	7803      	ldrb	r3, [r0, #0]
 100a796:	b123      	cbz	r3, 100a7a2 <strchr+0xda>
 100a798:	f810 3f01 	ldrb.w	r3, [r0, #1]!
 100a79c:	2b00      	cmp	r3, #0
 100a79e:	d1fb      	bne.n	100a798 <strchr+0xd0>
 100a7a0:	4770      	bx	lr
 100a7a2:	4770      	bx	lr
 100a7a4:	4610      	mov	r0, r2
 100a7a6:	4770      	bx	lr
 100a7a8:	4618      	mov	r0, r3
 100a7aa:	4770      	bx	lr
	...
 100a7c0:	eba2 0003 	sub.w	r0, r2, r3
 100a7c4:	4770      	bx	lr
 100a7c6:	bf00      	nop

0100a7c8 <strcmp>:
 100a7c8:	7802      	ldrb	r2, [r0, #0]
 100a7ca:	780b      	ldrb	r3, [r1, #0]
 100a7cc:	2a01      	cmp	r2, #1
 100a7ce:	bf28      	it	cs
 100a7d0:	429a      	cmpcs	r2, r3
 100a7d2:	d1f5      	bne.n	100a7c0 <strchr+0xf8>
 100a7d4:	e96d 4504 	strd	r4, r5, [sp, #-16]!
 100a7d8:	ea40 0401 	orr.w	r4, r0, r1
 100a7dc:	e9cd 6702 	strd	r6, r7, [sp, #8]
 100a7e0:	f06f 0c00 	mvn.w	ip, #0
 100a7e4:	ea4f 7244 	mov.w	r2, r4, lsl #29
 100a7e8:	b312      	cbz	r2, 100a830 <strcmp+0x68>
 100a7ea:	ea80 0401 	eor.w	r4, r0, r1
 100a7ee:	f014 0f07 	tst.w	r4, #7
 100a7f2:	d16a      	bne.n	100a8ca <strcmp+0x102>
 100a7f4:	f000 0407 	and.w	r4, r0, #7
 100a7f8:	f020 0007 	bic.w	r0, r0, #7
 100a7fc:	f004 0503 	and.w	r5, r4, #3
 100a800:	f021 0107 	bic.w	r1, r1, #7
 100a804:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 100a808:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 100a80c:	f014 0f04 	tst.w	r4, #4
 100a810:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 100a814:	fa0c f405 	lsl.w	r4, ip, r5
 100a818:	ea62 0204 	orn	r2, r2, r4
 100a81c:	ea66 0604 	orn	r6, r6, r4
 100a820:	d00a      	beq.n	100a838 <strcmp+0x70>
 100a822:	ea63 0304 	orn	r3, r3, r4
 100a826:	4662      	mov	r2, ip
 100a828:	ea67 0704 	orn	r7, r7, r4
 100a82c:	4666      	mov	r6, ip
 100a82e:	e003      	b.n	100a838 <strcmp+0x70>
 100a830:	e8f0 2304 	ldrd	r2, r3, [r0], #16
 100a834:	e8f1 6704 	ldrd	r6, r7, [r1], #16
 100a838:	fa82 f54c 	uadd8	r5, r2, ip
 100a83c:	ea82 0406 	eor.w	r4, r2, r6
 100a840:	faa4 f48c 	sel	r4, r4, ip
 100a844:	bb6c      	cbnz	r4, 100a8a2 <strcmp+0xda>
 100a846:	fa83 f54c 	uadd8	r5, r3, ip
 100a84a:	ea83 0507 	eor.w	r5, r3, r7
 100a84e:	faa5 f58c 	sel	r5, r5, ip
 100a852:	b995      	cbnz	r5, 100a87a <strcmp+0xb2>
 100a854:	e950 2302 	ldrd	r2, r3, [r0, #-8]
 100a858:	e951 6702 	ldrd	r6, r7, [r1, #-8]
 100a85c:	fa82 f54c 	uadd8	r5, r2, ip
 100a860:	ea82 0406 	eor.w	r4, r2, r6
 100a864:	faa4 f48c 	sel	r4, r4, ip
 100a868:	fa83 f54c 	uadd8	r5, r3, ip
 100a86c:	ea83 0507 	eor.w	r5, r3, r7
 100a870:	faa5 f58c 	sel	r5, r5, ip
 100a874:	4325      	orrs	r5, r4
 100a876:	d0db      	beq.n	100a830 <strcmp+0x68>
 100a878:	b99c      	cbnz	r4, 100a8a2 <strcmp+0xda>
 100a87a:	ba2d      	rev	r5, r5
 100a87c:	fab5 f485 	clz	r4, r5
 100a880:	f024 0407 	bic.w	r4, r4, #7
 100a884:	fa27 f104 	lsr.w	r1, r7, r4
 100a888:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 100a88c:	fa23 f304 	lsr.w	r3, r3, r4
 100a890:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 100a894:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100a898:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100a89c:	eba0 0001 	sub.w	r0, r0, r1
 100a8a0:	4770      	bx	lr
 100a8a2:	ba24      	rev	r4, r4
 100a8a4:	fab4 f484 	clz	r4, r4
 100a8a8:	f024 0407 	bic.w	r4, r4, #7
 100a8ac:	fa26 f104 	lsr.w	r1, r6, r4
 100a8b0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 100a8b4:	fa22 f204 	lsr.w	r2, r2, r4
 100a8b8:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 100a8bc:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100a8c0:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100a8c4:	eba0 0001 	sub.w	r0, r0, r1
 100a8c8:	4770      	bx	lr
 100a8ca:	f014 0f03 	tst.w	r4, #3
 100a8ce:	d13c      	bne.n	100a94a <strcmp+0x182>
 100a8d0:	f010 0403 	ands.w	r4, r0, #3
 100a8d4:	d128      	bne.n	100a928 <strcmp+0x160>
 100a8d6:	f850 2b08 	ldr.w	r2, [r0], #8
 100a8da:	f851 3b08 	ldr.w	r3, [r1], #8
 100a8de:	fa82 f54c 	uadd8	r5, r2, ip
 100a8e2:	ea82 0503 	eor.w	r5, r2, r3
 100a8e6:	faa5 f58c 	sel	r5, r5, ip
 100a8ea:	b95d      	cbnz	r5, 100a904 <strcmp+0x13c>
 100a8ec:	f850 2c04 	ldr.w	r2, [r0, #-4]
 100a8f0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 100a8f4:	fa82 f54c 	uadd8	r5, r2, ip
 100a8f8:	ea82 0503 	eor.w	r5, r2, r3
 100a8fc:	faa5 f58c 	sel	r5, r5, ip
 100a900:	2d00      	cmp	r5, #0
 100a902:	d0e8      	beq.n	100a8d6 <strcmp+0x10e>
 100a904:	ba2d      	rev	r5, r5
 100a906:	fab5 f485 	clz	r4, r5
 100a90a:	f024 0407 	bic.w	r4, r4, #7
 100a90e:	fa23 f104 	lsr.w	r1, r3, r4
 100a912:	fa22 f204 	lsr.w	r2, r2, r4
 100a916:	f002 00ff 	and.w	r0, r2, #255	; 0xff
 100a91a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100a91e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100a922:	eba0 0001 	sub.w	r0, r0, r1
 100a926:	4770      	bx	lr
 100a928:	ea4f 04c4 	mov.w	r4, r4, lsl #3
 100a92c:	f020 0003 	bic.w	r0, r0, #3
 100a930:	f850 2b08 	ldr.w	r2, [r0], #8
 100a934:	f021 0103 	bic.w	r1, r1, #3
 100a938:	f851 3b08 	ldr.w	r3, [r1], #8
 100a93c:	fa0c f404 	lsl.w	r4, ip, r4
 100a940:	ea62 0204 	orn	r2, r2, r4
 100a944:	ea63 0304 	orn	r3, r3, r4
 100a948:	e7c9      	b.n	100a8de <strcmp+0x116>
 100a94a:	f010 0403 	ands.w	r4, r0, #3
 100a94e:	d01a      	beq.n	100a986 <strcmp+0x1be>
 100a950:	eba1 0104 	sub.w	r1, r1, r4
 100a954:	f020 0003 	bic.w	r0, r0, #3
 100a958:	07e4      	lsls	r4, r4, #31
 100a95a:	f850 2b04 	ldr.w	r2, [r0], #4
 100a95e:	d006      	beq.n	100a96e <strcmp+0x1a6>
 100a960:	d20f      	bcs.n	100a982 <strcmp+0x1ba>
 100a962:	788b      	ldrb	r3, [r1, #2]
 100a964:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
 100a968:	1ae4      	subs	r4, r4, r3
 100a96a:	d106      	bne.n	100a97a <strcmp+0x1b2>
 100a96c:	b12b      	cbz	r3, 100a97a <strcmp+0x1b2>
 100a96e:	78cb      	ldrb	r3, [r1, #3]
 100a970:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
 100a974:	1ae4      	subs	r4, r4, r3
 100a976:	d100      	bne.n	100a97a <strcmp+0x1b2>
 100a978:	b91b      	cbnz	r3, 100a982 <strcmp+0x1ba>
 100a97a:	4620      	mov	r0, r4
 100a97c:	f85d 4b10 	ldr.w	r4, [sp], #16
 100a980:	4770      	bx	lr
 100a982:	f101 0104 	add.w	r1, r1, #4
 100a986:	f850 2b04 	ldr.w	r2, [r0], #4
 100a98a:	07cc      	lsls	r4, r1, #31
 100a98c:	f021 0103 	bic.w	r1, r1, #3
 100a990:	f851 3b04 	ldr.w	r3, [r1], #4
 100a994:	d848      	bhi.n	100aa28 <strcmp+0x260>
 100a996:	d224      	bcs.n	100a9e2 <strcmp+0x21a>
 100a998:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
 100a99c:	fa82 f54c 	uadd8	r5, r2, ip
 100a9a0:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
 100a9a4:	faa5 f58c 	sel	r5, r5, ip
 100a9a8:	d10a      	bne.n	100a9c0 <strcmp+0x1f8>
 100a9aa:	b965      	cbnz	r5, 100a9c6 <strcmp+0x1fe>
 100a9ac:	f851 3b04 	ldr.w	r3, [r1], #4
 100a9b0:	ea84 0402 	eor.w	r4, r4, r2
 100a9b4:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
 100a9b8:	d10e      	bne.n	100a9d8 <strcmp+0x210>
 100a9ba:	f850 2b04 	ldr.w	r2, [r0], #4
 100a9be:	e7eb      	b.n	100a998 <strcmp+0x1d0>
 100a9c0:	ea4f 2313 	mov.w	r3, r3, lsr #8
 100a9c4:	e055      	b.n	100aa72 <strcmp+0x2aa>
 100a9c6:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
 100a9ca:	d14d      	bne.n	100aa68 <strcmp+0x2a0>
 100a9cc:	7808      	ldrb	r0, [r1, #0]
 100a9ce:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100a9d2:	f1c0 0000 	rsb	r0, r0, #0
 100a9d6:	4770      	bx	lr
 100a9d8:	ea4f 6212 	mov.w	r2, r2, lsr #24
 100a9dc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 100a9e0:	e047      	b.n	100aa72 <strcmp+0x2aa>
 100a9e2:	ea02 441c 	and.w	r4, r2, ip, lsr #16
 100a9e6:	fa82 f54c 	uadd8	r5, r2, ip
 100a9ea:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
 100a9ee:	faa5 f58c 	sel	r5, r5, ip
 100a9f2:	d10a      	bne.n	100aa0a <strcmp+0x242>
 100a9f4:	b965      	cbnz	r5, 100aa10 <strcmp+0x248>
 100a9f6:	f851 3b04 	ldr.w	r3, [r1], #4
 100a9fa:	ea84 0402 	eor.w	r4, r4, r2
 100a9fe:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
 100aa02:	d10c      	bne.n	100aa1e <strcmp+0x256>
 100aa04:	f850 2b04 	ldr.w	r2, [r0], #4
 100aa08:	e7eb      	b.n	100a9e2 <strcmp+0x21a>
 100aa0a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 100aa0e:	e030      	b.n	100aa72 <strcmp+0x2aa>
 100aa10:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
 100aa14:	d128      	bne.n	100aa68 <strcmp+0x2a0>
 100aa16:	880b      	ldrh	r3, [r1, #0]
 100aa18:	ea4f 4212 	mov.w	r2, r2, lsr #16
 100aa1c:	e029      	b.n	100aa72 <strcmp+0x2aa>
 100aa1e:	ea4f 4212 	mov.w	r2, r2, lsr #16
 100aa22:	ea03 431c 	and.w	r3, r3, ip, lsr #16
 100aa26:	e024      	b.n	100aa72 <strcmp+0x2aa>
 100aa28:	f002 04ff 	and.w	r4, r2, #255	; 0xff
 100aa2c:	fa82 f54c 	uadd8	r5, r2, ip
 100aa30:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
 100aa34:	faa5 f58c 	sel	r5, r5, ip
 100aa38:	d10a      	bne.n	100aa50 <strcmp+0x288>
 100aa3a:	b965      	cbnz	r5, 100aa56 <strcmp+0x28e>
 100aa3c:	f851 3b04 	ldr.w	r3, [r1], #4
 100aa40:	ea84 0402 	eor.w	r4, r4, r2
 100aa44:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
 100aa48:	d109      	bne.n	100aa5e <strcmp+0x296>
 100aa4a:	f850 2b04 	ldr.w	r2, [r0], #4
 100aa4e:	e7eb      	b.n	100aa28 <strcmp+0x260>
 100aa50:	ea4f 6313 	mov.w	r3, r3, lsr #24
 100aa54:	e00d      	b.n	100aa72 <strcmp+0x2aa>
 100aa56:	f015 0fff 	tst.w	r5, #255	; 0xff
 100aa5a:	d105      	bne.n	100aa68 <strcmp+0x2a0>
 100aa5c:	680b      	ldr	r3, [r1, #0]
 100aa5e:	ea4f 2212 	mov.w	r2, r2, lsr #8
 100aa62:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 100aa66:	e004      	b.n	100aa72 <strcmp+0x2aa>
 100aa68:	f04f 0000 	mov.w	r0, #0
 100aa6c:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100aa70:	4770      	bx	lr
 100aa72:	ba12      	rev	r2, r2
 100aa74:	ba1b      	rev	r3, r3
 100aa76:	fa82 f44c 	uadd8	r4, r2, ip
 100aa7a:	ea82 0403 	eor.w	r4, r2, r3
 100aa7e:	faa4 f58c 	sel	r5, r4, ip
 100aa82:	fab5 f485 	clz	r4, r5
 100aa86:	fa02 f204 	lsl.w	r2, r2, r4
 100aa8a:	fa03 f304 	lsl.w	r3, r3, r4
 100aa8e:	ea4f 6012 	mov.w	r0, r2, lsr #24
 100aa92:	e8fd 4504 	ldrd	r4, r5, [sp], #16
 100aa96:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
 100aa9a:	4770      	bx	lr

0100aa9c <strcpy>:
 100aa9c:	f891 f000 	pld	[r1]
 100aaa0:	ea80 0201 	eor.w	r2, r0, r1
 100aaa4:	4684      	mov	ip, r0
 100aaa6:	f012 0f03 	tst.w	r2, #3
 100aaaa:	d151      	bne.n	100ab50 <strcpy+0xb4>
 100aaac:	f011 0f03 	tst.w	r1, #3
 100aab0:	d134      	bne.n	100ab1c <strcpy+0x80>
 100aab2:	f84d 4d04 	str.w	r4, [sp, #-4]!
 100aab6:	f011 0f04 	tst.w	r1, #4
 100aaba:	f851 3b04 	ldr.w	r3, [r1], #4
 100aabe:	d00b      	beq.n	100aad8 <strcpy+0x3c>
 100aac0:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 100aac4:	439a      	bics	r2, r3
 100aac6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100aaca:	bf04      	itt	eq
 100aacc:	f84c 3b04 	streq.w	r3, [ip], #4
 100aad0:	f851 3b04 	ldreq.w	r3, [r1], #4
 100aad4:	d118      	bne.n	100ab08 <strcpy+0x6c>
 100aad6:	bf00      	nop
 100aad8:	f891 f008 	pld	[r1, #8]
 100aadc:	f851 4b04 	ldr.w	r4, [r1], #4
 100aae0:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
 100aae4:	439a      	bics	r2, r3
 100aae6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100aaea:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
 100aaee:	d10b      	bne.n	100ab08 <strcpy+0x6c>
 100aaf0:	f84c 3b04 	str.w	r3, [ip], #4
 100aaf4:	43a2      	bics	r2, r4
 100aaf6:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
 100aafa:	bf04      	itt	eq
 100aafc:	f851 3b04 	ldreq.w	r3, [r1], #4
 100ab00:	f84c 4b04 	streq.w	r4, [ip], #4
 100ab04:	d0e8      	beq.n	100aad8 <strcpy+0x3c>
 100ab06:	4623      	mov	r3, r4
 100ab08:	f80c 3b01 	strb.w	r3, [ip], #1
 100ab0c:	f013 0fff 	tst.w	r3, #255	; 0xff
 100ab10:	ea4f 2333 	mov.w	r3, r3, ror #8
 100ab14:	d1f8      	bne.n	100ab08 <strcpy+0x6c>
 100ab16:	f85d 4b04 	ldr.w	r4, [sp], #4
 100ab1a:	4770      	bx	lr
 100ab1c:	f011 0f01 	tst.w	r1, #1
 100ab20:	d006      	beq.n	100ab30 <strcpy+0x94>
 100ab22:	f811 2b01 	ldrb.w	r2, [r1], #1
 100ab26:	f80c 2b01 	strb.w	r2, [ip], #1
 100ab2a:	2a00      	cmp	r2, #0
 100ab2c:	bf08      	it	eq
 100ab2e:	4770      	bxeq	lr
 100ab30:	f011 0f02 	tst.w	r1, #2
 100ab34:	d0bd      	beq.n	100aab2 <strcpy+0x16>
 100ab36:	f831 2b02 	ldrh.w	r2, [r1], #2
 100ab3a:	f012 0fff 	tst.w	r2, #255	; 0xff
 100ab3e:	bf16      	itet	ne
 100ab40:	f82c 2b02 	strhne.w	r2, [ip], #2
 100ab44:	f88c 2000 	strbeq.w	r2, [ip]
 100ab48:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
 100ab4c:	d1b1      	bne.n	100aab2 <strcpy+0x16>
 100ab4e:	4770      	bx	lr
 100ab50:	f811 2b01 	ldrb.w	r2, [r1], #1
 100ab54:	f80c 2b01 	strb.w	r2, [ip], #1
 100ab58:	2a00      	cmp	r2, #0
 100ab5a:	d1f9      	bne.n	100ab50 <strcpy+0xb4>
 100ab5c:	4770      	bx	lr
 100ab5e:	bf00      	nop

0100ab60 <strlcpy>:
 100ab60:	b19a      	cbz	r2, 100ab8a <strlcpy+0x2a>
 100ab62:	2a01      	cmp	r2, #1
 100ab64:	d019      	beq.n	100ab9a <strlcpy+0x3a>
 100ab66:	b470      	push	{r4, r5, r6}
 100ab68:	460b      	mov	r3, r1
 100ab6a:	4605      	mov	r5, r0
 100ab6c:	e001      	b.n	100ab72 <strlcpy+0x12>
 100ab6e:	42e0      	cmn	r0, r4
 100ab70:	d017      	beq.n	100aba2 <strlcpy+0x42>
 100ab72:	f813 6b01 	ldrb.w	r6, [r3], #1
 100ab76:	f805 6b01 	strb.w	r6, [r5], #1
 100ab7a:	43ec      	mvns	r4, r5
 100ab7c:	4414      	add	r4, r2
 100ab7e:	2e00      	cmp	r6, #0
 100ab80:	d1f5      	bne.n	100ab6e <strlcpy+0xe>
 100ab82:	1a58      	subs	r0, r3, r1
 100ab84:	3801      	subs	r0, #1
 100ab86:	bc70      	pop	{r4, r5, r6}
 100ab88:	4770      	bx	lr
 100ab8a:	460b      	mov	r3, r1
 100ab8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 100ab90:	2a00      	cmp	r2, #0
 100ab92:	d1fb      	bne.n	100ab8c <strlcpy+0x2c>
 100ab94:	1a58      	subs	r0, r3, r1
 100ab96:	3801      	subs	r0, #1
 100ab98:	4770      	bx	lr
 100ab9a:	2200      	movs	r2, #0
 100ab9c:	460b      	mov	r3, r1
 100ab9e:	7002      	strb	r2, [r0, #0]
 100aba0:	e7f4      	b.n	100ab8c <strlcpy+0x2c>
 100aba2:	2200      	movs	r2, #0
 100aba4:	702a      	strb	r2, [r5, #0]
 100aba6:	f813 2b01 	ldrb.w	r2, [r3], #1
 100abaa:	2a00      	cmp	r2, #0
 100abac:	d1fb      	bne.n	100aba6 <strlcpy+0x46>
 100abae:	1a58      	subs	r0, r3, r1
 100abb0:	3801      	subs	r0, #1
 100abb2:	bc70      	pop	{r4, r5, r6}
 100abb4:	4770      	bx	lr
 100abb6:	bf00      	nop
	...

0100abc0 <strlen>:
 100abc0:	f890 f000 	pld	[r0]
 100abc4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 100abc8:	f020 0107 	bic.w	r1, r0, #7
 100abcc:	f06f 0c00 	mvn.w	ip, #0
 100abd0:	f010 0407 	ands.w	r4, r0, #7
 100abd4:	f891 f020 	pld	[r1, #32]
 100abd8:	f040 8049 	bne.w	100ac6e <strlen+0xae>
 100abdc:	f04f 0400 	mov.w	r4, #0
 100abe0:	f06f 0007 	mvn.w	r0, #7
 100abe4:	e9d1 2300 	ldrd	r2, r3, [r1]
 100abe8:	f891 f040 	pld	[r1, #64]	; 0x40
 100abec:	f100 0008 	add.w	r0, r0, #8
 100abf0:	fa82 f24c 	uadd8	r2, r2, ip
 100abf4:	faa4 f28c 	sel	r2, r4, ip
 100abf8:	fa83 f34c 	uadd8	r3, r3, ip
 100abfc:	faa2 f38c 	sel	r3, r2, ip
 100ac00:	bb4b      	cbnz	r3, 100ac56 <strlen+0x96>
 100ac02:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 100ac06:	fa82 f24c 	uadd8	r2, r2, ip
 100ac0a:	f100 0008 	add.w	r0, r0, #8
 100ac0e:	faa4 f28c 	sel	r2, r4, ip
 100ac12:	fa83 f34c 	uadd8	r3, r3, ip
 100ac16:	faa2 f38c 	sel	r3, r2, ip
 100ac1a:	b9e3      	cbnz	r3, 100ac56 <strlen+0x96>
 100ac1c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 100ac20:	fa82 f24c 	uadd8	r2, r2, ip
 100ac24:	f100 0008 	add.w	r0, r0, #8
 100ac28:	faa4 f28c 	sel	r2, r4, ip
 100ac2c:	fa83 f34c 	uadd8	r3, r3, ip
 100ac30:	faa2 f38c 	sel	r3, r2, ip
 100ac34:	b97b      	cbnz	r3, 100ac56 <strlen+0x96>
 100ac36:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 100ac3a:	f101 0120 	add.w	r1, r1, #32
 100ac3e:	fa82 f24c 	uadd8	r2, r2, ip
 100ac42:	f100 0008 	add.w	r0, r0, #8
 100ac46:	faa4 f28c 	sel	r2, r4, ip
 100ac4a:	fa83 f34c 	uadd8	r3, r3, ip
 100ac4e:	faa2 f38c 	sel	r3, r2, ip
 100ac52:	2b00      	cmp	r3, #0
 100ac54:	d0c6      	beq.n	100abe4 <strlen+0x24>
 100ac56:	2a00      	cmp	r2, #0
 100ac58:	bf04      	itt	eq
 100ac5a:	3004      	addeq	r0, #4
 100ac5c:	461a      	moveq	r2, r3
 100ac5e:	ba12      	rev	r2, r2
 100ac60:	fab2 f282 	clz	r2, r2
 100ac64:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 100ac68:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 100ac6c:	4770      	bx	lr
 100ac6e:	e9d1 2300 	ldrd	r2, r3, [r1]
 100ac72:	f004 0503 	and.w	r5, r4, #3
 100ac76:	f1c4 0000 	rsb	r0, r4, #0
 100ac7a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 100ac7e:	f014 0f04 	tst.w	r4, #4
 100ac82:	f891 f040 	pld	[r1, #64]	; 0x40
 100ac86:	fa0c f505 	lsl.w	r5, ip, r5
 100ac8a:	ea62 0205 	orn	r2, r2, r5
 100ac8e:	bf1c      	itt	ne
 100ac90:	ea63 0305 	ornne	r3, r3, r5
 100ac94:	4662      	movne	r2, ip
 100ac96:	f04f 0400 	mov.w	r4, #0
 100ac9a:	e7a9      	b.n	100abf0 <strlen+0x30>

0100ac9c <strncasecmp>:
 100ac9c:	b34a      	cbz	r2, 100acf2 <strncasecmp+0x56>
 100ac9e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 100aca2:	4606      	mov	r6, r0
 100aca4:	460f      	mov	r7, r1
 100aca6:	eb00 0802 	add.w	r8, r0, r2
 100acaa:	e004      	b.n	100acb6 <strncasecmp+0x1a>
 100acac:	1b60      	subs	r0, r4, r5
 100acae:	d11b      	bne.n	100ace8 <strncasecmp+0x4c>
 100acb0:	b1e5      	cbz	r5, 100acec <strncasecmp+0x50>
 100acb2:	45b0      	cmp	r8, r6
 100acb4:	d01a      	beq.n	100acec <strncasecmp+0x50>
 100acb6:	f816 4b01 	ldrb.w	r4, [r6], #1
 100acba:	f7fe fb8b 	bl	10093d4 <__locale_ctype_ptr>
 100acbe:	f817 5b01 	ldrb.w	r5, [r7], #1
 100acc2:	4420      	add	r0, r4
 100acc4:	7843      	ldrb	r3, [r0, #1]
 100acc6:	f003 0303 	and.w	r3, r3, #3
 100acca:	2b01      	cmp	r3, #1
 100accc:	bf08      	it	eq
 100acce:	3420      	addeq	r4, #32
 100acd0:	f7fe fb80 	bl	10093d4 <__locale_ctype_ptr>
 100acd4:	4428      	add	r0, r5
 100acd6:	7843      	ldrb	r3, [r0, #1]
 100acd8:	f003 0303 	and.w	r3, r3, #3
 100acdc:	2b01      	cmp	r3, #1
 100acde:	d1e5      	bne.n	100acac <strncasecmp+0x10>
 100ace0:	f105 0020 	add.w	r0, r5, #32
 100ace4:	1a20      	subs	r0, r4, r0
 100ace6:	d0e4      	beq.n	100acb2 <strncasecmp+0x16>
 100ace8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100acec:	2000      	movs	r0, #0
 100acee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100acf2:	2000      	movs	r0, #0
 100acf4:	4770      	bx	lr
 100acf6:	bf00      	nop

0100acf8 <strncmp>:
 100acf8:	2a00      	cmp	r2, #0
 100acfa:	d049      	beq.n	100ad90 <strncmp+0x98>
 100acfc:	ea40 0301 	orr.w	r3, r0, r1
 100ad00:	f013 0303 	ands.w	r3, r3, #3
 100ad04:	b4f0      	push	{r4, r5, r6, r7}
 100ad06:	d125      	bne.n	100ad54 <strncmp+0x5c>
 100ad08:	2a03      	cmp	r2, #3
 100ad0a:	d923      	bls.n	100ad54 <strncmp+0x5c>
 100ad0c:	6804      	ldr	r4, [r0, #0]
 100ad0e:	680d      	ldr	r5, [r1, #0]
 100ad10:	42ac      	cmp	r4, r5
 100ad12:	d11f      	bne.n	100ad54 <strncmp+0x5c>
 100ad14:	3a04      	subs	r2, #4
 100ad16:	d038      	beq.n	100ad8a <strncmp+0x92>
 100ad18:	f1a4 3501 	sub.w	r5, r4, #16843009	; 0x1010101
 100ad1c:	ea25 0404 	bic.w	r4, r5, r4
 100ad20:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100ad24:	d131      	bne.n	100ad8a <strncmp+0x92>
 100ad26:	1d07      	adds	r7, r0, #4
 100ad28:	1d0d      	adds	r5, r1, #4
 100ad2a:	e00d      	b.n	100ad48 <strncmp+0x50>
 100ad2c:	f857 3b04 	ldr.w	r3, [r7], #4
 100ad30:	680e      	ldr	r6, [r1, #0]
 100ad32:	f1a3 3401 	sub.w	r4, r3, #16843009	; 0x1010101
 100ad36:	42b3      	cmp	r3, r6
 100ad38:	ea24 0403 	bic.w	r4, r4, r3
 100ad3c:	d10a      	bne.n	100ad54 <strncmp+0x5c>
 100ad3e:	3a04      	subs	r2, #4
 100ad40:	d023      	beq.n	100ad8a <strncmp+0x92>
 100ad42:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100ad46:	d120      	bne.n	100ad8a <strncmp+0x92>
 100ad48:	2a03      	cmp	r2, #3
 100ad4a:	4629      	mov	r1, r5
 100ad4c:	4638      	mov	r0, r7
 100ad4e:	f105 0504 	add.w	r5, r5, #4
 100ad52:	d8eb      	bhi.n	100ad2c <strncmp+0x34>
 100ad54:	7804      	ldrb	r4, [r0, #0]
 100ad56:	780e      	ldrb	r6, [r1, #0]
 100ad58:	42a6      	cmp	r6, r4
 100ad5a:	d11b      	bne.n	100ad94 <strncmp+0x9c>
 100ad5c:	2a01      	cmp	r2, #1
 100ad5e:	bf18      	it	ne
 100ad60:	2e00      	cmpne	r6, #0
 100ad62:	d012      	beq.n	100ad8a <strncmp+0x92>
 100ad64:	4605      	mov	r5, r0
 100ad66:	f815 4f01 	ldrb.w	r4, [r5, #1]!
 100ad6a:	f811 6f01 	ldrb.w	r6, [r1, #1]!
 100ad6e:	42b4      	cmp	r4, r6
 100ad70:	ea6f 0305 	mvn.w	r3, r5
 100ad74:	4413      	add	r3, r2
 100ad76:	d10d      	bne.n	100ad94 <strncmp+0x9c>
 100ad78:	42d8      	cmn	r0, r3
 100ad7a:	bf0c      	ite	eq
 100ad7c:	2301      	moveq	r3, #1
 100ad7e:	2300      	movne	r3, #0
 100ad80:	2c00      	cmp	r4, #0
 100ad82:	bf08      	it	eq
 100ad84:	2301      	moveq	r3, #1
 100ad86:	2b00      	cmp	r3, #0
 100ad88:	d0ed      	beq.n	100ad66 <strncmp+0x6e>
 100ad8a:	2000      	movs	r0, #0
 100ad8c:	bcf0      	pop	{r4, r5, r6, r7}
 100ad8e:	4770      	bx	lr
 100ad90:	4610      	mov	r0, r2
 100ad92:	4770      	bx	lr
 100ad94:	1ba0      	subs	r0, r4, r6
 100ad96:	bcf0      	pop	{r4, r5, r6, r7}
 100ad98:	4770      	bx	lr
 100ad9a:	bf00      	nop

0100ad9c <strncpy>:
 100ad9c:	2a03      	cmp	r2, #3
 100ad9e:	ea40 0301 	orr.w	r3, r0, r1
 100ada2:	b470      	push	{r4, r5, r6}
 100ada4:	f3c3 0401 	ubfx	r4, r3, #0, #2
 100ada8:	bf94      	ite	ls
 100adaa:	2500      	movls	r5, #0
 100adac:	2501      	movhi	r5, #1
 100adae:	2c00      	cmp	r4, #0
 100adb0:	4606      	mov	r6, r0
 100adb2:	bf18      	it	ne
 100adb4:	2500      	movne	r5, #0
 100adb6:	b9a5      	cbnz	r5, 100ade2 <strncpy+0x46>
 100adb8:	b18a      	cbz	r2, 100adde <strncpy+0x42>
 100adba:	780c      	ldrb	r4, [r1, #0]
 100adbc:	4633      	mov	r3, r6
 100adbe:	1e55      	subs	r5, r2, #1
 100adc0:	f803 4b01 	strb.w	r4, [r3], #1
 100adc4:	b1fc      	cbz	r4, 100ae06 <strncpy+0x6a>
 100adc6:	4432      	add	r2, r6
 100adc8:	442e      	add	r6, r5
 100adca:	e004      	b.n	100add6 <strncpy+0x3a>
 100adcc:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 100add0:	f803 4b01 	strb.w	r4, [r3], #1
 100add4:	b1bc      	cbz	r4, 100ae06 <strncpy+0x6a>
 100add6:	429a      	cmp	r2, r3
 100add8:	eba6 0503 	sub.w	r5, r6, r3
 100addc:	d1f6      	bne.n	100adcc <strncpy+0x30>
 100adde:	bc70      	pop	{r4, r5, r6}
 100ade0:	4770      	bx	lr
 100ade2:	460b      	mov	r3, r1
 100ade4:	4619      	mov	r1, r3
 100ade6:	f853 5b04 	ldr.w	r5, [r3], #4
 100adea:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 100adee:	ea24 0405 	bic.w	r4, r4, r5
 100adf2:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 100adf6:	d1e0      	bne.n	100adba <strncpy+0x1e>
 100adf8:	3a04      	subs	r2, #4
 100adfa:	f846 5b04 	str.w	r5, [r6], #4
 100adfe:	2a03      	cmp	r2, #3
 100ae00:	4619      	mov	r1, r3
 100ae02:	d8ef      	bhi.n	100ade4 <strncpy+0x48>
 100ae04:	e7d8      	b.n	100adb8 <strncpy+0x1c>
 100ae06:	2d00      	cmp	r5, #0
 100ae08:	d0e9      	beq.n	100adde <strncpy+0x42>
 100ae0a:	441d      	add	r5, r3
 100ae0c:	2200      	movs	r2, #0
 100ae0e:	f803 2b01 	strb.w	r2, [r3], #1
 100ae12:	42ab      	cmp	r3, r5
 100ae14:	d1fb      	bne.n	100ae0e <strncpy+0x72>
 100ae16:	bc70      	pop	{r4, r5, r6}
 100ae18:	4770      	bx	lr
 100ae1a:	bf00      	nop

0100ae1c <_strtol_l.isra.0>:
 100ae1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100ae20:	b083      	sub	sp, #12
 100ae22:	460f      	mov	r7, r1
 100ae24:	4690      	mov	r8, r2
 100ae26:	9001      	str	r0, [sp, #4]
 100ae28:	461e      	mov	r6, r3
 100ae2a:	468b      	mov	fp, r1
 100ae2c:	e000      	b.n	100ae30 <_strtol_l.isra.0+0x14>
 100ae2e:	46ab      	mov	fp, r5
 100ae30:	465d      	mov	r5, fp
 100ae32:	980c      	ldr	r0, [sp, #48]	; 0x30
 100ae34:	f815 4b01 	ldrb.w	r4, [r5], #1
 100ae38:	f7fe fac8 	bl	10093cc <__locale_ctype_ptr_l>
 100ae3c:	4420      	add	r0, r4
 100ae3e:	7842      	ldrb	r2, [r0, #1]
 100ae40:	f012 0208 	ands.w	r2, r2, #8
 100ae44:	d1f3      	bne.n	100ae2e <_strtol_l.isra.0+0x12>
 100ae46:	2c2d      	cmp	r4, #45	; 0x2d
 100ae48:	d061      	beq.n	100af0e <_strtol_l.isra.0+0xf2>
 100ae4a:	2c2b      	cmp	r4, #43	; 0x2b
 100ae4c:	4692      	mov	sl, r2
 100ae4e:	bf04      	itt	eq
 100ae50:	782c      	ldrbeq	r4, [r5, #0]
 100ae52:	f10b 0502 	addeq.w	r5, fp, #2
 100ae56:	f036 0310 	bics.w	r3, r6, #16
 100ae5a:	d103      	bne.n	100ae64 <_strtol_l.isra.0+0x48>
 100ae5c:	2c30      	cmp	r4, #48	; 0x30
 100ae5e:	d05c      	beq.n	100af1a <_strtol_l.isra.0+0xfe>
 100ae60:	b906      	cbnz	r6, 100ae64 <_strtol_l.isra.0+0x48>
 100ae62:	260a      	movs	r6, #10
 100ae64:	46b3      	mov	fp, r6
 100ae66:	f1ba 0f00 	cmp.w	sl, #0
 100ae6a:	4659      	mov	r1, fp
 100ae6c:	bf14      	ite	ne
 100ae6e:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
 100ae72:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
 100ae76:	4648      	mov	r0, r9
 100ae78:	f7fd f97c 	bl	1008174 <__aeabi_uidivmod>
 100ae7c:	2200      	movs	r2, #0
 100ae7e:	4686      	mov	lr, r0
 100ae80:	4610      	mov	r0, r2
 100ae82:	e00e      	b.n	100aea2 <_strtol_l.isra.0+0x86>
 100ae84:	ebae 0400 	sub.w	r4, lr, r0
 100ae88:	4299      	cmp	r1, r3
 100ae8a:	fab4 f484 	clz	r4, r4
 100ae8e:	ea4f 1454 	mov.w	r4, r4, lsr #5
 100ae92:	bfa8      	it	ge
 100ae94:	2400      	movge	r4, #0
 100ae96:	b9f4      	cbnz	r4, 100aed6 <_strtol_l.isra.0+0xba>
 100ae98:	fb0b 3000 	mla	r0, fp, r0, r3
 100ae9c:	2201      	movs	r2, #1
 100ae9e:	f815 4b01 	ldrb.w	r4, [r5], #1
 100aea2:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 100aea6:	2b09      	cmp	r3, #9
 100aea8:	d90c      	bls.n	100aec4 <_strtol_l.isra.0+0xa8>
 100aeaa:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 100aeae:	2b19      	cmp	r3, #25
 100aeb0:	bf98      	it	ls
 100aeb2:	f1a4 0337 	subls.w	r3, r4, #55	; 0x37
 100aeb6:	d905      	bls.n	100aec4 <_strtol_l.isra.0+0xa8>
 100aeb8:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 100aebc:	2b19      	cmp	r3, #25
 100aebe:	d80d      	bhi.n	100aedc <_strtol_l.isra.0+0xc0>
 100aec0:	f1a4 0357 	sub.w	r3, r4, #87	; 0x57
 100aec4:	429e      	cmp	r6, r3
 100aec6:	dd09      	ble.n	100aedc <_strtol_l.isra.0+0xc0>
 100aec8:	4586      	cmp	lr, r0
 100aeca:	bf2c      	ite	cs
 100aecc:	2400      	movcs	r4, #0
 100aece:	2401      	movcc	r4, #1
 100aed0:	ea54 72d2 	orrs.w	r2, r4, r2, lsr #31
 100aed4:	d0d6      	beq.n	100ae84 <_strtol_l.isra.0+0x68>
 100aed6:	f04f 32ff 	mov.w	r2, #4294967295
 100aeda:	e7e0      	b.n	100ae9e <_strtol_l.isra.0+0x82>
 100aedc:	1c53      	adds	r3, r2, #1
 100aede:	d00c      	beq.n	100aefa <_strtol_l.isra.0+0xde>
 100aee0:	f1ba 0f00 	cmp.w	sl, #0
 100aee4:	d000      	beq.n	100aee8 <_strtol_l.isra.0+0xcc>
 100aee6:	4240      	negs	r0, r0
 100aee8:	f1b8 0f00 	cmp.w	r8, #0
 100aeec:	d002      	beq.n	100aef4 <_strtol_l.isra.0+0xd8>
 100aeee:	bb1a      	cbnz	r2, 100af38 <_strtol_l.isra.0+0x11c>
 100aef0:	f8c8 7000 	str.w	r7, [r8]
 100aef4:	b003      	add	sp, #12
 100aef6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100aefa:	9a01      	ldr	r2, [sp, #4]
 100aefc:	2322      	movs	r3, #34	; 0x22
 100aefe:	4648      	mov	r0, r9
 100af00:	6013      	str	r3, [r2, #0]
 100af02:	f1b8 0f00 	cmp.w	r8, #0
 100af06:	d0f5      	beq.n	100aef4 <_strtol_l.isra.0+0xd8>
 100af08:	1e6f      	subs	r7, r5, #1
 100af0a:	4648      	mov	r0, r9
 100af0c:	e7f0      	b.n	100aef0 <_strtol_l.isra.0+0xd4>
 100af0e:	782c      	ldrb	r4, [r5, #0]
 100af10:	f04f 0a01 	mov.w	sl, #1
 100af14:	f10b 0502 	add.w	r5, fp, #2
 100af18:	e79d      	b.n	100ae56 <_strtol_l.isra.0+0x3a>
 100af1a:	782b      	ldrb	r3, [r5, #0]
 100af1c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 100af20:	2b58      	cmp	r3, #88	; 0x58
 100af22:	d104      	bne.n	100af2e <_strtol_l.isra.0+0x112>
 100af24:	2610      	movs	r6, #16
 100af26:	786c      	ldrb	r4, [r5, #1]
 100af28:	46b3      	mov	fp, r6
 100af2a:	3502      	adds	r5, #2
 100af2c:	e79b      	b.n	100ae66 <_strtol_l.isra.0+0x4a>
 100af2e:	2e00      	cmp	r6, #0
 100af30:	d198      	bne.n	100ae64 <_strtol_l.isra.0+0x48>
 100af32:	2608      	movs	r6, #8
 100af34:	46b3      	mov	fp, r6
 100af36:	e796      	b.n	100ae66 <_strtol_l.isra.0+0x4a>
 100af38:	4681      	mov	r9, r0
 100af3a:	e7e5      	b.n	100af08 <_strtol_l.isra.0+0xec>

0100af3c <_strtol_r>:
 100af3c:	b530      	push	{r4, r5, lr}
 100af3e:	f641 6488 	movw	r4, #7816	; 0x1e88
 100af42:	f2c0 1401 	movt	r4, #257	; 0x101
 100af46:	b083      	sub	sp, #12
 100af48:	f242 25b8 	movw	r5, #8888	; 0x22b8
 100af4c:	f2c0 1501 	movt	r5, #257	; 0x101
 100af50:	6824      	ldr	r4, [r4, #0]
 100af52:	6b64      	ldr	r4, [r4, #52]	; 0x34
 100af54:	2c00      	cmp	r4, #0
 100af56:	bf08      	it	eq
 100af58:	462c      	moveq	r4, r5
 100af5a:	9400      	str	r4, [sp, #0]
 100af5c:	f7ff ff5e 	bl	100ae1c <_strtol_l.isra.0>
 100af60:	b003      	add	sp, #12
 100af62:	bd30      	pop	{r4, r5, pc}

0100af64 <strtol_l>:
 100af64:	b510      	push	{r4, lr}
 100af66:	f641 6488 	movw	r4, #7816	; 0x1e88
 100af6a:	b082      	sub	sp, #8
 100af6c:	f2c0 1401 	movt	r4, #257	; 0x101
 100af70:	9300      	str	r3, [sp, #0]
 100af72:	4613      	mov	r3, r2
 100af74:	460a      	mov	r2, r1
 100af76:	4601      	mov	r1, r0
 100af78:	6820      	ldr	r0, [r4, #0]
 100af7a:	f7ff ff4f 	bl	100ae1c <_strtol_l.isra.0>
 100af7e:	b002      	add	sp, #8
 100af80:	bd10      	pop	{r4, pc}
 100af82:	bf00      	nop

0100af84 <strtol>:
 100af84:	f641 6388 	movw	r3, #7816	; 0x1e88
 100af88:	f2c0 1301 	movt	r3, #257	; 0x101
 100af8c:	b570      	push	{r4, r5, r6, lr}
 100af8e:	b082      	sub	sp, #8
 100af90:	681e      	ldr	r6, [r3, #0]
 100af92:	f242 25b8 	movw	r5, #8888	; 0x22b8
 100af96:	f2c0 1501 	movt	r5, #257	; 0x101
 100af9a:	4613      	mov	r3, r2
 100af9c:	460a      	mov	r2, r1
 100af9e:	4601      	mov	r1, r0
 100afa0:	6b74      	ldr	r4, [r6, #52]	; 0x34
 100afa2:	4630      	mov	r0, r6
 100afa4:	2c00      	cmp	r4, #0
 100afa6:	bf08      	it	eq
 100afa8:	462c      	moveq	r4, r5
 100afaa:	9400      	str	r4, [sp, #0]
 100afac:	f7ff ff36 	bl	100ae1c <_strtol_l.isra.0>
 100afb0:	b002      	add	sp, #8
 100afb2:	bd70      	pop	{r4, r5, r6, pc}
 100afb4:	0000      	movs	r0, r0
	...

0100afb8 <_svfprintf_r>:
 100afb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100afbc:	460c      	mov	r4, r1
 100afbe:	ed2d 8b0a 	vpush	{d8-d12}
 100afc2:	4615      	mov	r5, r2
 100afc4:	4682      	mov	sl, r0
 100afc6:	b0d5      	sub	sp, #340	; 0x154
 100afc8:	f10d 0b90 	add.w	fp, sp, #144	; 0x90
 100afcc:	9108      	str	r1, [sp, #32]
 100afce:	9309      	str	r3, [sp, #36]	; 0x24
 100afd0:	f003 f8a4 	bl	100e11c <_localeconv_r>
 100afd4:	6803      	ldr	r3, [r0, #0]
 100afd6:	4618      	mov	r0, r3
 100afd8:	9317      	str	r3, [sp, #92]	; 0x5c
 100afda:	f7ff fdf1 	bl	100abc0 <strlen>
 100afde:	2208      	movs	r2, #8
 100afe0:	2100      	movs	r1, #0
 100afe2:	9016      	str	r0, [sp, #88]	; 0x58
 100afe4:	4658      	mov	r0, fp
 100afe6:	f7ff fa3b 	bl	100a460 <memset>
 100afea:	89a3      	ldrh	r3, [r4, #12]
 100afec:	061a      	lsls	r2, r3, #24
 100afee:	d503      	bpl.n	100aff8 <_svfprintf_r+0x40>
 100aff0:	6923      	ldr	r3, [r4, #16]
 100aff2:	2b00      	cmp	r3, #0
 100aff4:	f000 87d7 	beq.w	100bfa6 <_svfprintf_r+0xfee>
 100aff8:	eeb4 bb00 	vmov.f64	d11, #64	; 0x3e000000  0.125
 100affc:	f641 6888 	movw	r8, #7816	; 0x1e88
 100b000:	ed9f 8b75 	vldr	d8, [pc, #468]	; 100b1d8 <_svfprintf_r+0x220>
 100b004:	f2c0 1801 	movt	r8, #257	; 0x101
 100b008:	462f      	mov	r7, r5
 100b00a:	2300      	movs	r3, #0
 100b00c:	f242 21b8 	movw	r1, #8888	; 0x22b8
 100b010:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100b014:	f2c0 1101 	movt	r1, #257	; 0x101
 100b018:	9312      	str	r3, [sp, #72]	; 0x48
 100b01a:	910f      	str	r1, [sp, #60]	; 0x3c
 100b01c:	9315      	str	r3, [sp, #84]	; 0x54
 100b01e:	9318      	str	r3, [sp, #96]	; 0x60
 100b020:	9314      	str	r3, [sp, #80]	; 0x50
 100b022:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 100b026:	eeb3 9b00 	vmov.f64	d9, #48	; 0x41800000  16.0
 100b02a:	9305      	str	r3, [sp, #20]
 100b02c:	e9cd 3329 	strd	r3, r3, [sp, #164]	; 0xa4
 100b030:	f8cd 90a0 	str.w	r9, [sp, #160]	; 0xa0
 100b034:	eeb6 ab00 	vmov.f64	d10, #96	; 0x3f000000  0.5
 100b038:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
 100b03a:	463c      	mov	r4, r7
 100b03c:	f8d8 3000 	ldr.w	r3, [r8]
 100b040:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 100b042:	2b00      	cmp	r3, #0
 100b044:	bf08      	it	eq
 100b046:	4633      	moveq	r3, r6
 100b048:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 100b04c:	f7fe f9ae 	bl	10093ac <__locale_mb_cur_max>
 100b050:	f8cd b000 	str.w	fp, [sp]
 100b054:	4622      	mov	r2, r4
 100b056:	a920      	add	r1, sp, #128	; 0x80
 100b058:	4603      	mov	r3, r0
 100b05a:	4650      	mov	r0, sl
 100b05c:	47a8      	blx	r5
 100b05e:	2800      	cmp	r0, #0
 100b060:	4603      	mov	r3, r0
 100b062:	f000 8083 	beq.w	100b16c <_svfprintf_r+0x1b4>
 100b066:	db79      	blt.n	100b15c <_svfprintf_r+0x1a4>
 100b068:	9a20      	ldr	r2, [sp, #128]	; 0x80
 100b06a:	2a25      	cmp	r2, #37	; 0x25
 100b06c:	d001      	beq.n	100b072 <_svfprintf_r+0xba>
 100b06e:	441c      	add	r4, r3
 100b070:	e7e4      	b.n	100b03c <_svfprintf_r+0x84>
 100b072:	1be6      	subs	r6, r4, r7
 100b074:	4605      	mov	r5, r0
 100b076:	d17c      	bne.n	100b172 <_svfprintf_r+0x1ba>
 100b078:	2300      	movs	r3, #0
 100b07a:	1c67      	adds	r7, r4, #1
 100b07c:	461e      	mov	r6, r3
 100b07e:	9306      	str	r3, [sp, #24]
 100b080:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100b084:	f04f 32ff 	mov.w	r2, #4294967295
 100b088:	7863      	ldrb	r3, [r4, #1]
 100b08a:	240a      	movs	r4, #10
 100b08c:	9204      	str	r2, [sp, #16]
 100b08e:	3701      	adds	r7, #1
 100b090:	f1a3 0220 	sub.w	r2, r3, #32
 100b094:	2a5a      	cmp	r2, #90	; 0x5a
 100b096:	f200 83b7 	bhi.w	100b808 <_svfprintf_r+0x850>
 100b09a:	e8df f012 	tbh	[pc, r2, lsl #1]
 100b09e:	01f3      	.short	0x01f3
 100b0a0:	03b503b5 	.word	0x03b503b5
 100b0a4:	03b501ef 	.word	0x03b501ef
 100b0a8:	03b503b5 	.word	0x03b503b5
 100b0ac:	03b501d2 	.word	0x03b501d2
 100b0b0:	01c403b5 	.word	0x01c403b5
 100b0b4:	03b5037a 	.word	0x03b5037a
 100b0b8:	020f0229 	.word	0x020f0229
 100b0bc:	020b03b5 	.word	0x020b03b5
 100b0c0:	01a201a2 	.word	0x01a201a2
 100b0c4:	01a201a2 	.word	0x01a201a2
 100b0c8:	01a201a2 	.word	0x01a201a2
 100b0cc:	01a201a2 	.word	0x01a201a2
 100b0d0:	03b501a2 	.word	0x03b501a2
 100b0d4:	03b503b5 	.word	0x03b503b5
 100b0d8:	03b503b5 	.word	0x03b503b5
 100b0dc:	03b503b5 	.word	0x03b503b5
 100b0e0:	03b5037f 	.word	0x03b5037f
 100b0e4:	03100350 	.word	0x03100350
 100b0e8:	037f037f 	.word	0x037f037f
 100b0ec:	03b5037f 	.word	0x03b5037f
 100b0f0:	03b503b5 	.word	0x03b503b5
 100b0f4:	02e603b5 	.word	0x02e603b5
 100b0f8:	03b503b5 	.word	0x03b503b5
 100b0fc:	03b502da 	.word	0x03b502da
 100b100:	03b503b5 	.word	0x03b503b5
 100b104:	03b502aa 	.word	0x03b502aa
 100b108:	03b5029b 	.word	0x03b5029b
 100b10c:	026d03b5 	.word	0x026d03b5
 100b110:	03b503b5 	.word	0x03b503b5
 100b114:	03b503b5 	.word	0x03b503b5
 100b118:	03b503b5 	.word	0x03b503b5
 100b11c:	03b503b5 	.word	0x03b503b5
 100b120:	03b5037f 	.word	0x03b5037f
 100b124:	02410350 	.word	0x02410350
 100b128:	037f037f 	.word	0x037f037f
 100b12c:	0237037f 	.word	0x0237037f
 100b130:	005b0241 	.word	0x005b0241
 100b134:	022d03b5 	.word	0x022d03b5
 100b138:	02fb03b5 	.word	0x02fb03b5
 100b13c:	01af02ea 	.word	0x01af02ea
 100b140:	03b5005b 	.word	0x03b5005b
 100b144:	005d02aa 	.word	0x005d02aa
 100b148:	03b501fd 	.word	0x03b501fd
 100b14c:	00a103b5 	.word	0x00a103b5
 100b150:	005d03b5 	.word	0x005d03b5
 100b154:	f046 0620 	orr.w	r6, r6, #32
 100b158:	783b      	ldrb	r3, [r7, #0]
 100b15a:	e798      	b.n	100b08e <_svfprintf_r+0xd6>
 100b15c:	2208      	movs	r2, #8
 100b15e:	2100      	movs	r1, #0
 100b160:	4658      	mov	r0, fp
 100b162:	f7ff f97d 	bl	100a460 <memset>
 100b166:	2301      	movs	r3, #1
 100b168:	441c      	add	r4, r3
 100b16a:	e767      	b.n	100b03c <_svfprintf_r+0x84>
 100b16c:	1be6      	subs	r6, r4, r7
 100b16e:	4605      	mov	r5, r0
 100b170:	d012      	beq.n	100b198 <_svfprintf_r+0x1e0>
 100b172:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100b176:	e9c9 7600 	strd	r7, r6, [r9]
 100b17a:	3301      	adds	r3, #1
 100b17c:	4432      	add	r2, r6
 100b17e:	2b07      	cmp	r3, #7
 100b180:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100b184:	bfd8      	it	le
 100b186:	f109 0908 	addle.w	r9, r9, #8
 100b18a:	dc19      	bgt.n	100b1c0 <_svfprintf_r+0x208>
 100b18c:	9b05      	ldr	r3, [sp, #20]
 100b18e:	4433      	add	r3, r6
 100b190:	9305      	str	r3, [sp, #20]
 100b192:	2d00      	cmp	r5, #0
 100b194:	f47f af70 	bne.w	100b078 <_svfprintf_r+0xc0>
 100b198:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 100b19a:	2b00      	cmp	r3, #0
 100b19c:	f041 826d 	bne.w	100c67a <_svfprintf_r+0x16c2>
 100b1a0:	9b08      	ldr	r3, [sp, #32]
 100b1a2:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 100b1a6:	f013 0f40 	tst.w	r3, #64	; 0x40
 100b1aa:	9b05      	ldr	r3, [sp, #20]
 100b1ac:	bf18      	it	ne
 100b1ae:	f04f 33ff 	movne.w	r3, #4294967295
 100b1b2:	9305      	str	r3, [sp, #20]
 100b1b4:	9805      	ldr	r0, [sp, #20]
 100b1b6:	b055      	add	sp, #340	; 0x154
 100b1b8:	ecbd 8b0a 	vpop	{d8-d12}
 100b1bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100b1c0:	aa28      	add	r2, sp, #160	; 0xa0
 100b1c2:	9908      	ldr	r1, [sp, #32]
 100b1c4:	4650      	mov	r0, sl
 100b1c6:	f003 fd2b 	bl	100ec20 <__ssprint_r>
 100b1ca:	2800      	cmp	r0, #0
 100b1cc:	d1e8      	bne.n	100b1a0 <_svfprintf_r+0x1e8>
 100b1ce:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100b1d2:	e7db      	b.n	100b18c <_svfprintf_r+0x1d4>
 100b1d4:	f3af 8000 	nop.w
	...
 100b1e0:	06b0      	lsls	r0, r6, #26
 100b1e2:	930e      	str	r3, [sp, #56]	; 0x38
 100b1e4:	f641 2384 	movw	r3, #6788	; 0x1a84
 100b1e8:	f2c0 1301 	movt	r3, #257	; 0x101
 100b1ec:	9315      	str	r3, [sp, #84]	; 0x54
 100b1ee:	f140 81cc 	bpl.w	100b58a <_svfprintf_r+0x5d2>
 100b1f2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100b1f4:	3507      	adds	r5, #7
 100b1f6:	f025 0307 	bic.w	r3, r5, #7
 100b1fa:	e8f3 4502 	ldrd	r4, r5, [r3], #8
 100b1fe:	9309      	str	r3, [sp, #36]	; 0x24
 100b200:	ea54 0305 	orrs.w	r3, r4, r5
 100b204:	f006 0301 	and.w	r3, r6, #1
 100b208:	bf08      	it	eq
 100b20a:	2300      	moveq	r3, #0
 100b20c:	2b00      	cmp	r3, #0
 100b20e:	f040 81d8 	bne.w	100b5c2 <_svfprintf_r+0x60a>
 100b212:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 100b216:	9303      	str	r3, [sp, #12]
 100b218:	2302      	movs	r3, #2
 100b21a:	9904      	ldr	r1, [sp, #16]
 100b21c:	2200      	movs	r2, #0
 100b21e:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 100b222:	1c4a      	adds	r2, r1, #1
 100b224:	f000 826c 	beq.w	100b700 <_svfprintf_r+0x748>
 100b228:	ea54 0205 	orrs.w	r2, r4, r5
 100b22c:	9a03      	ldr	r2, [sp, #12]
 100b22e:	f022 0680 	bic.w	r6, r2, #128	; 0x80
 100b232:	bf14      	ite	ne
 100b234:	2201      	movne	r2, #1
 100b236:	2200      	moveq	r2, #0
 100b238:	2900      	cmp	r1, #0
 100b23a:	bf18      	it	ne
 100b23c:	2201      	movne	r2, #1
 100b23e:	2a00      	cmp	r2, #0
 100b240:	f040 873e 	bne.w	100c0c0 <_svfprintf_r+0x1108>
 100b244:	2b00      	cmp	r3, #0
 100b246:	f040 84da 	bne.w	100bbfe <_svfprintf_r+0xc46>
 100b24a:	9a03      	ldr	r2, [sp, #12]
 100b24c:	9304      	str	r3, [sp, #16]
 100b24e:	f012 0201 	ands.w	r2, r2, #1
 100b252:	9207      	str	r2, [sp, #28]
 100b254:	bf04      	itt	eq
 100b256:	ab54      	addeq	r3, sp, #336	; 0x150
 100b258:	930b      	streq	r3, [sp, #44]	; 0x2c
 100b25a:	d005      	beq.n	100b268 <_svfprintf_r+0x2b0>
 100b25c:	2330      	movs	r3, #48	; 0x30
 100b25e:	f88d 314f 	strb.w	r3, [sp, #335]	; 0x14f
 100b262:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 100b266:	930b      	str	r3, [sp, #44]	; 0x2c
 100b268:	2300      	movs	r3, #0
 100b26a:	9a04      	ldr	r2, [sp, #16]
 100b26c:	930a      	str	r3, [sp, #40]	; 0x28
 100b26e:	9313      	str	r3, [sp, #76]	; 0x4c
 100b270:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100b274:	9b07      	ldr	r3, [sp, #28]
 100b276:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100b27a:	4293      	cmp	r3, r2
 100b27c:	bfb8      	it	lt
 100b27e:	4613      	movlt	r3, r2
 100b280:	9303      	str	r3, [sp, #12]
 100b282:	b111      	cbz	r1, 100b28a <_svfprintf_r+0x2d2>
 100b284:	9b03      	ldr	r3, [sp, #12]
 100b286:	3301      	adds	r3, #1
 100b288:	9303      	str	r3, [sp, #12]
 100b28a:	f016 0302 	ands.w	r3, r6, #2
 100b28e:	930c      	str	r3, [sp, #48]	; 0x30
 100b290:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100b292:	bf1e      	ittt	ne
 100b294:	9b03      	ldrne	r3, [sp, #12]
 100b296:	3302      	addne	r3, #2
 100b298:	9303      	strne	r3, [sp, #12]
 100b29a:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 100b29e:	930d      	str	r3, [sp, #52]	; 0x34
 100b2a0:	d104      	bne.n	100b2ac <_svfprintf_r+0x2f4>
 100b2a2:	9b06      	ldr	r3, [sp, #24]
 100b2a4:	9803      	ldr	r0, [sp, #12]
 100b2a6:	1a1c      	subs	r4, r3, r0
 100b2a8:	2c00      	cmp	r4, #0
 100b2aa:	dc60      	bgt.n	100b36e <_svfprintf_r+0x3b6>
 100b2ac:	b189      	cbz	r1, 100b2d2 <_svfprintf_r+0x31a>
 100b2ae:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100b2b0:	f10d 0077 	add.w	r0, sp, #119	; 0x77
 100b2b4:	3201      	adds	r2, #1
 100b2b6:	f8c9 0000 	str.w	r0, [r9]
 100b2ba:	3101      	adds	r1, #1
 100b2bc:	2001      	movs	r0, #1
 100b2be:	2907      	cmp	r1, #7
 100b2c0:	f8c9 0004 	str.w	r0, [r9, #4]
 100b2c4:	922a      	str	r2, [sp, #168]	; 0xa8
 100b2c6:	bfd8      	it	le
 100b2c8:	f109 0908 	addle.w	r9, r9, #8
 100b2cc:	9129      	str	r1, [sp, #164]	; 0xa4
 100b2ce:	f300 843e 	bgt.w	100bb4e <_svfprintf_r+0xb96>
 100b2d2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100b2d4:	b183      	cbz	r3, 100b2f8 <_svfprintf_r+0x340>
 100b2d6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100b2d8:	a91e      	add	r1, sp, #120	; 0x78
 100b2da:	3202      	adds	r2, #2
 100b2dc:	f8c9 1000 	str.w	r1, [r9]
 100b2e0:	3301      	adds	r3, #1
 100b2e2:	2102      	movs	r1, #2
 100b2e4:	2b07      	cmp	r3, #7
 100b2e6:	f8c9 1004 	str.w	r1, [r9, #4]
 100b2ea:	922a      	str	r2, [sp, #168]	; 0xa8
 100b2ec:	bfd8      	it	le
 100b2ee:	f109 0908 	addle.w	r9, r9, #8
 100b2f2:	9329      	str	r3, [sp, #164]	; 0xa4
 100b2f4:	f300 8437 	bgt.w	100bb66 <_svfprintf_r+0xbae>
 100b2f8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 100b2fa:	2b80      	cmp	r3, #128	; 0x80
 100b2fc:	f000 8309 	beq.w	100b912 <_svfprintf_r+0x95a>
 100b300:	9b04      	ldr	r3, [sp, #16]
 100b302:	9907      	ldr	r1, [sp, #28]
 100b304:	1a5c      	subs	r4, r3, r1
 100b306:	2c00      	cmp	r4, #0
 100b308:	f300 8350 	bgt.w	100b9ac <_svfprintf_r+0x9f4>
 100b30c:	05f5      	lsls	r5, r6, #23
 100b30e:	f100 82a1 	bmi.w	100b854 <_svfprintf_r+0x89c>
 100b312:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100b314:	9907      	ldr	r1, [sp, #28]
 100b316:	3301      	adds	r3, #1
 100b318:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100b31a:	2b07      	cmp	r3, #7
 100b31c:	440a      	add	r2, r1
 100b31e:	f8c9 1004 	str.w	r1, [r9, #4]
 100b322:	f8c9 0000 	str.w	r0, [r9]
 100b326:	922a      	str	r2, [sp, #168]	; 0xa8
 100b328:	9329      	str	r3, [sp, #164]	; 0xa4
 100b32a:	f300 8404 	bgt.w	100bb36 <_svfprintf_r+0xb7e>
 100b32e:	f109 0908 	add.w	r9, r9, #8
 100b332:	0771      	lsls	r1, r6, #29
 100b334:	d505      	bpl.n	100b342 <_svfprintf_r+0x38a>
 100b336:	9b06      	ldr	r3, [sp, #24]
 100b338:	9903      	ldr	r1, [sp, #12]
 100b33a:	1a5c      	subs	r4, r3, r1
 100b33c:	2c00      	cmp	r4, #0
 100b33e:	f300 841e 	bgt.w	100bb7e <_svfprintf_r+0xbc6>
 100b342:	e9dd 3105 	ldrd	r3, r1, [sp, #20]
 100b346:	9803      	ldr	r0, [sp, #12]
 100b348:	4281      	cmp	r1, r0
 100b34a:	bfac      	ite	ge
 100b34c:	185b      	addge	r3, r3, r1
 100b34e:	181b      	addlt	r3, r3, r0
 100b350:	9305      	str	r3, [sp, #20]
 100b352:	2a00      	cmp	r2, #0
 100b354:	f040 838b 	bne.w	100ba6e <_svfprintf_r+0xab6>
 100b358:	2300      	movs	r3, #0
 100b35a:	9329      	str	r3, [sp, #164]	; 0xa4
 100b35c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100b35e:	b11b      	cbz	r3, 100b368 <_svfprintf_r+0x3b0>
 100b360:	990a      	ldr	r1, [sp, #40]	; 0x28
 100b362:	4650      	mov	r0, sl
 100b364:	f002 fd94 	bl	100de90 <_free_r>
 100b368:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100b36c:	e664      	b.n	100b038 <_svfprintf_r+0x80>
 100b36e:	2c10      	cmp	r4, #16
 100b370:	f240 5504 	movw	r5, #1284	; 0x504
 100b374:	bfc8      	it	gt
 100b376:	961b      	strgt	r6, [sp, #108]	; 0x6c
 100b378:	f2c0 1501 	movt	r5, #257	; 0x101
 100b37c:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100b37e:	bfc4      	itt	gt
 100b380:	2310      	movgt	r3, #16
 100b382:	9e08      	ldrgt	r6, [sp, #32]
 100b384:	dc03      	bgt.n	100b38e <_svfprintf_r+0x3d6>
 100b386:	e01e      	b.n	100b3c6 <_svfprintf_r+0x40e>
 100b388:	3c10      	subs	r4, #16
 100b38a:	2c10      	cmp	r4, #16
 100b38c:	dd1a      	ble.n	100b3c4 <_svfprintf_r+0x40c>
 100b38e:	3101      	adds	r1, #1
 100b390:	3210      	adds	r2, #16
 100b392:	2907      	cmp	r1, #7
 100b394:	e9c9 5300 	strd	r5, r3, [r9]
 100b398:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100b39c:	f109 0908 	add.w	r9, r9, #8
 100b3a0:	ddf2      	ble.n	100b388 <_svfprintf_r+0x3d0>
 100b3a2:	aa28      	add	r2, sp, #160	; 0xa0
 100b3a4:	4631      	mov	r1, r6
 100b3a6:	4650      	mov	r0, sl
 100b3a8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100b3ac:	f003 fc38 	bl	100ec20 <__ssprint_r>
 100b3b0:	2800      	cmp	r0, #0
 100b3b2:	f040 8364 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100b3b6:	3c10      	subs	r4, #16
 100b3b8:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100b3bc:	2c10      	cmp	r4, #16
 100b3be:	f04f 0310 	mov.w	r3, #16
 100b3c2:	dce4      	bgt.n	100b38e <_svfprintf_r+0x3d6>
 100b3c4:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 100b3c6:	3101      	adds	r1, #1
 100b3c8:	4422      	add	r2, r4
 100b3ca:	2907      	cmp	r1, #7
 100b3cc:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100b3d0:	e9c9 5400 	strd	r5, r4, [r9]
 100b3d4:	f300 86f5 	bgt.w	100c1c2 <_svfprintf_r+0x120a>
 100b3d8:	f109 0908 	add.w	r9, r9, #8
 100b3dc:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100b3e0:	e764      	b.n	100b2ac <_svfprintf_r+0x2f4>
 100b3e2:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100b3e6:	2100      	movs	r1, #0
 100b3e8:	f817 3b01 	ldrb.w	r3, [r7], #1
 100b3ec:	fb04 2101 	mla	r1, r4, r1, r2
 100b3f0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100b3f4:	2a09      	cmp	r2, #9
 100b3f6:	d9f7      	bls.n	100b3e8 <_svfprintf_r+0x430>
 100b3f8:	9106      	str	r1, [sp, #24]
 100b3fa:	e649      	b.n	100b090 <_svfprintf_r+0xd8>
 100b3fc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100b3fe:	f046 0202 	orr.w	r2, r6, #2
 100b402:	f641 2184 	movw	r1, #6788	; 0x1a84
 100b406:	9203      	str	r2, [sp, #12]
 100b408:	f2c0 1101 	movt	r1, #257	; 0x101
 100b40c:	f647 0230 	movw	r2, #30768	; 0x7830
 100b410:	f853 4b04 	ldr.w	r4, [r3], #4
 100b414:	2500      	movs	r5, #0
 100b416:	f8ad 2078 	strh.w	r2, [sp, #120]	; 0x78
 100b41a:	2278      	movs	r2, #120	; 0x78
 100b41c:	9115      	str	r1, [sp, #84]	; 0x54
 100b41e:	9309      	str	r3, [sp, #36]	; 0x24
 100b420:	2302      	movs	r3, #2
 100b422:	920e      	str	r2, [sp, #56]	; 0x38
 100b424:	e6f9      	b.n	100b21a <_svfprintf_r+0x262>
 100b426:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100b428:	783b      	ldrb	r3, [r7, #0]
 100b42a:	f852 1b04 	ldr.w	r1, [r2], #4
 100b42e:	2900      	cmp	r1, #0
 100b430:	9106      	str	r1, [sp, #24]
 100b432:	bfa8      	it	ge
 100b434:	9209      	strge	r2, [sp, #36]	; 0x24
 100b436:	f6bf ae2a 	bge.w	100b08e <_svfprintf_r+0xd6>
 100b43a:	4249      	negs	r1, r1
 100b43c:	9209      	str	r2, [sp, #36]	; 0x24
 100b43e:	9106      	str	r1, [sp, #24]
 100b440:	e057      	b.n	100b4f2 <_svfprintf_r+0x53a>
 100b442:	4650      	mov	r0, sl
 100b444:	f002 fe6a 	bl	100e11c <_localeconv_r>
 100b448:	6843      	ldr	r3, [r0, #4]
 100b44a:	4618      	mov	r0, r3
 100b44c:	931a      	str	r3, [sp, #104]	; 0x68
 100b44e:	f7ff fbb7 	bl	100abc0 <strlen>
 100b452:	4605      	mov	r5, r0
 100b454:	9019      	str	r0, [sp, #100]	; 0x64
 100b456:	4650      	mov	r0, sl
 100b458:	f002 fe60 	bl	100e11c <_localeconv_r>
 100b45c:	6883      	ldr	r3, [r0, #8]
 100b45e:	2d00      	cmp	r5, #0
 100b460:	bf18      	it	ne
 100b462:	2b00      	cmpne	r3, #0
 100b464:	9314      	str	r3, [sp, #80]	; 0x50
 100b466:	f43f ae77 	beq.w	100b158 <_svfprintf_r+0x1a0>
 100b46a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100b46c:	781a      	ldrb	r2, [r3, #0]
 100b46e:	783b      	ldrb	r3, [r7, #0]
 100b470:	2a00      	cmp	r2, #0
 100b472:	f43f ae0c 	beq.w	100b08e <_svfprintf_r+0xd6>
 100b476:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 100b47a:	e608      	b.n	100b08e <_svfprintf_r+0xd6>
 100b47c:	f046 0601 	orr.w	r6, r6, #1
 100b480:	783b      	ldrb	r3, [r7, #0]
 100b482:	e604      	b.n	100b08e <_svfprintf_r+0xd6>
 100b484:	f89d 2077 	ldrb.w	r2, [sp, #119]	; 0x77
 100b488:	783b      	ldrb	r3, [r7, #0]
 100b48a:	2a00      	cmp	r2, #0
 100b48c:	f47f adff 	bne.w	100b08e <_svfprintf_r+0xd6>
 100b490:	2220      	movs	r2, #32
 100b492:	f88d 2077 	strb.w	r2, [sp, #119]	; 0x77
 100b496:	e5fa      	b.n	100b08e <_svfprintf_r+0xd6>
 100b498:	06b0      	lsls	r0, r6, #26
 100b49a:	930e      	str	r3, [sp, #56]	; 0x38
 100b49c:	f140 8531 	bpl.w	100bf02 <_svfprintf_r+0xf4a>
 100b4a0:	9603      	str	r6, [sp, #12]
 100b4a2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100b4a4:	2301      	movs	r3, #1
 100b4a6:	3507      	adds	r5, #7
 100b4a8:	f025 0207 	bic.w	r2, r5, #7
 100b4ac:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100b4b0:	9209      	str	r2, [sp, #36]	; 0x24
 100b4b2:	e6b2      	b.n	100b21a <_svfprintf_r+0x262>
 100b4b4:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 100b4b8:	783b      	ldrb	r3, [r7, #0]
 100b4ba:	e5e8      	b.n	100b08e <_svfprintf_r+0xd6>
 100b4bc:	4639      	mov	r1, r7
 100b4be:	f811 3b01 	ldrb.w	r3, [r1], #1
 100b4c2:	2b2a      	cmp	r3, #42	; 0x2a
 100b4c4:	f001 82e5 	beq.w	100ca92 <_svfprintf_r+0x1ada>
 100b4c8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100b4cc:	460f      	mov	r7, r1
 100b4ce:	2a09      	cmp	r2, #9
 100b4d0:	bf84      	itt	hi
 100b4d2:	2200      	movhi	r2, #0
 100b4d4:	9204      	strhi	r2, [sp, #16]
 100b4d6:	f63f addb 	bhi.w	100b090 <_svfprintf_r+0xd8>
 100b4da:	2100      	movs	r1, #0
 100b4dc:	f817 3b01 	ldrb.w	r3, [r7], #1
 100b4e0:	fb04 2101 	mla	r1, r4, r1, r2
 100b4e4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100b4e8:	2a09      	cmp	r2, #9
 100b4ea:	d9f7      	bls.n	100b4dc <_svfprintf_r+0x524>
 100b4ec:	9104      	str	r1, [sp, #16]
 100b4ee:	e5cf      	b.n	100b090 <_svfprintf_r+0xd8>
 100b4f0:	783b      	ldrb	r3, [r7, #0]
 100b4f2:	f046 0604 	orr.w	r6, r6, #4
 100b4f6:	e5ca      	b.n	100b08e <_svfprintf_r+0xd6>
 100b4f8:	783b      	ldrb	r3, [r7, #0]
 100b4fa:	2b6c      	cmp	r3, #108	; 0x6c
 100b4fc:	bf09      	itett	eq
 100b4fe:	f046 0620 	orreq.w	r6, r6, #32
 100b502:	f046 0610 	orrne.w	r6, r6, #16
 100b506:	787b      	ldrbeq	r3, [r7, #1]
 100b508:	3701      	addeq	r7, #1
 100b50a:	e5c0      	b.n	100b08e <_svfprintf_r+0xd6>
 100b50c:	783b      	ldrb	r3, [r7, #0]
 100b50e:	2b68      	cmp	r3, #104	; 0x68
 100b510:	bf09      	itett	eq
 100b512:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 100b516:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 100b51a:	787b      	ldrbeq	r3, [r7, #1]
 100b51c:	3701      	addeq	r7, #1
 100b51e:	e5b6      	b.n	100b08e <_svfprintf_r+0xd6>
 100b520:	06b5      	lsls	r5, r6, #26
 100b522:	930e      	str	r3, [sp, #56]	; 0x38
 100b524:	f140 84d5 	bpl.w	100bed2 <_svfprintf_r+0xf1a>
 100b528:	9603      	str	r6, [sp, #12]
 100b52a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100b52c:	3507      	adds	r5, #7
 100b52e:	f025 0307 	bic.w	r3, r5, #7
 100b532:	4619      	mov	r1, r3
 100b534:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 100b538:	4614      	mov	r4, r2
 100b53a:	461d      	mov	r5, r3
 100b53c:	9109      	str	r1, [sp, #36]	; 0x24
 100b53e:	2a00      	cmp	r2, #0
 100b540:	f173 0300 	sbcs.w	r3, r3, #0
 100b544:	f2c0 80cf 	blt.w	100b6e6 <_svfprintf_r+0x72e>
 100b548:	9b04      	ldr	r3, [sp, #16]
 100b54a:	3301      	adds	r3, #1
 100b54c:	f000 8173 	beq.w	100b836 <_svfprintf_r+0x87e>
 100b550:	ea54 0305 	orrs.w	r3, r4, r5
 100b554:	9a04      	ldr	r2, [sp, #16]
 100b556:	9b03      	ldr	r3, [sp, #12]
 100b558:	f023 0680 	bic.w	r6, r3, #128	; 0x80
 100b55c:	bf14      	ite	ne
 100b55e:	2301      	movne	r3, #1
 100b560:	2300      	moveq	r3, #0
 100b562:	2a00      	cmp	r2, #0
 100b564:	bf18      	it	ne
 100b566:	2301      	movne	r3, #1
 100b568:	2b00      	cmp	r3, #0
 100b56a:	f040 8163 	bne.w	100b834 <_svfprintf_r+0x87c>
 100b56e:	aa54      	add	r2, sp, #336	; 0x150
 100b570:	9304      	str	r3, [sp, #16]
 100b572:	920b      	str	r2, [sp, #44]	; 0x2c
 100b574:	9307      	str	r3, [sp, #28]
 100b576:	e677      	b.n	100b268 <_svfprintf_r+0x2b0>
 100b578:	06b0      	lsls	r0, r6, #26
 100b57a:	930e      	str	r3, [sp, #56]	; 0x38
 100b57c:	f641 1334 	movw	r3, #6452	; 0x1934
 100b580:	f2c0 1301 	movt	r3, #257	; 0x101
 100b584:	9315      	str	r3, [sp, #84]	; 0x54
 100b586:	f53f ae34 	bmi.w	100b1f2 <_svfprintf_r+0x23a>
 100b58a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100b58c:	06f1      	lsls	r1, r6, #27
 100b58e:	f853 4b04 	ldr.w	r4, [r3], #4
 100b592:	9309      	str	r3, [sp, #36]	; 0x24
 100b594:	d40b      	bmi.n	100b5ae <_svfprintf_r+0x5f6>
 100b596:	0672      	lsls	r2, r6, #25
 100b598:	bf44      	itt	mi
 100b59a:	b2a4      	uxthmi	r4, r4
 100b59c:	2500      	movmi	r5, #0
 100b59e:	f53f ae2f 	bmi.w	100b200 <_svfprintf_r+0x248>
 100b5a2:	05b3      	lsls	r3, r6, #22
 100b5a4:	bf44      	itt	mi
 100b5a6:	b2e4      	uxtbmi	r4, r4
 100b5a8:	2500      	movmi	r5, #0
 100b5aa:	f53f ae29 	bmi.w	100b200 <_svfprintf_r+0x248>
 100b5ae:	2500      	movs	r5, #0
 100b5b0:	ea54 0305 	orrs.w	r3, r4, r5
 100b5b4:	f006 0301 	and.w	r3, r6, #1
 100b5b8:	bf08      	it	eq
 100b5ba:	2300      	moveq	r3, #0
 100b5bc:	2b00      	cmp	r3, #0
 100b5be:	f43f ae28 	beq.w	100b212 <_svfprintf_r+0x25a>
 100b5c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100b5c4:	f046 0602 	orr.w	r6, r6, #2
 100b5c8:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 100b5cc:	2330      	movs	r3, #48	; 0x30
 100b5ce:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
 100b5d2:	e61e      	b.n	100b212 <_svfprintf_r+0x25a>
 100b5d4:	06b4      	lsls	r4, r6, #26
 100b5d6:	930e      	str	r3, [sp, #56]	; 0x38
 100b5d8:	f046 0310 	orr.w	r3, r6, #16
 100b5dc:	9303      	str	r3, [sp, #12]
 100b5de:	f53f af60 	bmi.w	100b4a2 <_svfprintf_r+0x4ea>
 100b5e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100b5e4:	1d1a      	adds	r2, r3, #4
 100b5e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100b5e8:	2500      	movs	r5, #0
 100b5ea:	9209      	str	r2, [sp, #36]	; 0x24
 100b5ec:	681c      	ldr	r4, [r3, #0]
 100b5ee:	2301      	movs	r3, #1
 100b5f0:	e613      	b.n	100b21a <_svfprintf_r+0x262>
 100b5f2:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100b5f4:	930e      	str	r3, [sp, #56]	; 0x38
 100b5f6:	2300      	movs	r3, #0
 100b5f8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100b5fc:	f855 2b04 	ldr.w	r2, [r5], #4
 100b600:	920b      	str	r2, [sp, #44]	; 0x2c
 100b602:	2a00      	cmp	r2, #0
 100b604:	f000 84bb 	beq.w	100bf7e <_svfprintf_r+0xfc6>
 100b608:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100b60a:	2b53      	cmp	r3, #83	; 0x53
 100b60c:	f000 8600 	beq.w	100c210 <_svfprintf_r+0x1258>
 100b610:	f016 0310 	ands.w	r3, r6, #16
 100b614:	9310      	str	r3, [sp, #64]	; 0x40
 100b616:	f040 85fb 	bne.w	100c210 <_svfprintf_r+0x1258>
 100b61a:	9a04      	ldr	r2, [sp, #16]
 100b61c:	1c53      	adds	r3, r2, #1
 100b61e:	f001 801b 	beq.w	100c658 <_svfprintf_r+0x16a0>
 100b622:	9910      	ldr	r1, [sp, #64]	; 0x40
 100b624:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100b626:	f002 fd9b 	bl	100e160 <memchr>
 100b62a:	900a      	str	r0, [sp, #40]	; 0x28
 100b62c:	2800      	cmp	r0, #0
 100b62e:	f001 81dc 	beq.w	100c9ea <_svfprintf_r+0x1a32>
 100b632:	e9dd 320a 	ldrd	r3, r2, [sp, #40]	; 0x28
 100b636:	9509      	str	r5, [sp, #36]	; 0x24
 100b638:	1a9a      	subs	r2, r3, r2
 100b63a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100b63c:	9207      	str	r2, [sp, #28]
 100b63e:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100b642:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 100b646:	9304      	str	r3, [sp, #16]
 100b648:	9313      	str	r3, [sp, #76]	; 0x4c
 100b64a:	9203      	str	r2, [sp, #12]
 100b64c:	9311      	str	r3, [sp, #68]	; 0x44
 100b64e:	930a      	str	r3, [sp, #40]	; 0x28
 100b650:	e617      	b.n	100b282 <_svfprintf_r+0x2ca>
 100b652:	06b4      	lsls	r4, r6, #26
 100b654:	930e      	str	r3, [sp, #56]	; 0x38
 100b656:	f046 0310 	orr.w	r3, r6, #16
 100b65a:	d40f      	bmi.n	100b67c <_svfprintf_r+0x6c4>
 100b65c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100b65e:	3204      	adds	r2, #4
 100b660:	9909      	ldr	r1, [sp, #36]	; 0x24
 100b662:	2500      	movs	r5, #0
 100b664:	9209      	str	r2, [sp, #36]	; 0x24
 100b666:	680c      	ldr	r4, [r1, #0]
 100b668:	e00f      	b.n	100b68a <_svfprintf_r+0x6d2>
 100b66a:	f046 0608 	orr.w	r6, r6, #8
 100b66e:	783b      	ldrb	r3, [r7, #0]
 100b670:	e50d      	b.n	100b08e <_svfprintf_r+0xd6>
 100b672:	06b0      	lsls	r0, r6, #26
 100b674:	930e      	str	r3, [sp, #56]	; 0x38
 100b676:	f140 845e 	bpl.w	100bf36 <_svfprintf_r+0xf7e>
 100b67a:	4633      	mov	r3, r6
 100b67c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100b67e:	3507      	adds	r5, #7
 100b680:	f025 0207 	bic.w	r2, r5, #7
 100b684:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100b688:	9209      	str	r2, [sp, #36]	; 0x24
 100b68a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 100b68e:	9303      	str	r3, [sp, #12]
 100b690:	2300      	movs	r3, #0
 100b692:	e5c2      	b.n	100b21a <_svfprintf_r+0x262>
 100b694:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100b696:	06b0      	lsls	r0, r6, #26
 100b698:	f102 0304 	add.w	r3, r2, #4
 100b69c:	f100 8441 	bmi.w	100bf22 <_svfprintf_r+0xf6a>
 100b6a0:	06f1      	lsls	r1, r6, #27
 100b6a2:	f100 8608 	bmi.w	100c2b6 <_svfprintf_r+0x12fe>
 100b6a6:	0672      	lsls	r2, r6, #25
 100b6a8:	f100 87c4 	bmi.w	100c634 <_svfprintf_r+0x167c>
 100b6ac:	05b5      	lsls	r5, r6, #22
 100b6ae:	f140 8602 	bpl.w	100c2b6 <_svfprintf_r+0x12fe>
 100b6b2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100b6b4:	9309      	str	r3, [sp, #36]	; 0x24
 100b6b6:	9b05      	ldr	r3, [sp, #20]
 100b6b8:	6812      	ldr	r2, [r2, #0]
 100b6ba:	7013      	strb	r3, [r2, #0]
 100b6bc:	e4bc      	b.n	100b038 <_svfprintf_r+0x80>
 100b6be:	930e      	str	r3, [sp, #56]	; 0x38
 100b6c0:	f046 0310 	orr.w	r3, r6, #16
 100b6c4:	06b6      	lsls	r6, r6, #26
 100b6c6:	9303      	str	r3, [sp, #12]
 100b6c8:	f53f af2f 	bmi.w	100b52a <_svfprintf_r+0x572>
 100b6cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100b6ce:	1d1a      	adds	r2, r3, #4
 100b6d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100b6d2:	9209      	str	r2, [sp, #36]	; 0x24
 100b6d4:	681c      	ldr	r4, [r3, #0]
 100b6d6:	17e5      	asrs	r5, r4, #31
 100b6d8:	4622      	mov	r2, r4
 100b6da:	2a00      	cmp	r2, #0
 100b6dc:	462b      	mov	r3, r5
 100b6de:	f173 0300 	sbcs.w	r3, r3, #0
 100b6e2:	f6bf af31 	bge.w	100b548 <_svfprintf_r+0x590>
 100b6e6:	4264      	negs	r4, r4
 100b6e8:	9904      	ldr	r1, [sp, #16]
 100b6ea:	f04f 032d 	mov.w	r3, #45	; 0x2d
 100b6ee:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100b6f2:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 100b6f6:	1c4a      	adds	r2, r1, #1
 100b6f8:	f04f 0301 	mov.w	r3, #1
 100b6fc:	f47f ad94 	bne.w	100b228 <_svfprintf_r+0x270>
 100b700:	2b01      	cmp	r3, #1
 100b702:	f000 8098 	beq.w	100b836 <_svfprintf_r+0x87e>
 100b706:	2b02      	cmp	r3, #2
 100b708:	bf18      	it	ne
 100b70a:	a954      	addne	r1, sp, #336	; 0x150
 100b70c:	f040 818f 	bne.w	100ba2e <_svfprintf_r+0xa76>
 100b710:	ab54      	add	r3, sp, #336	; 0x150
 100b712:	9e15      	ldr	r6, [sp, #84]	; 0x54
 100b714:	461a      	mov	r2, r3
 100b716:	f004 010f 	and.w	r1, r4, #15
 100b71a:	0923      	lsrs	r3, r4, #4
 100b71c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 100b720:	0928      	lsrs	r0, r5, #4
 100b722:	5c71      	ldrb	r1, [r6, r1]
 100b724:	461c      	mov	r4, r3
 100b726:	4605      	mov	r5, r0
 100b728:	ea54 0305 	orrs.w	r3, r4, r5
 100b72c:	f802 1d01 	strb.w	r1, [r2, #-1]!
 100b730:	d1f1      	bne.n	100b716 <_svfprintf_r+0x75e>
 100b732:	ab54      	add	r3, sp, #336	; 0x150
 100b734:	920b      	str	r2, [sp, #44]	; 0x2c
 100b736:	1a9b      	subs	r3, r3, r2
 100b738:	9e03      	ldr	r6, [sp, #12]
 100b73a:	9307      	str	r3, [sp, #28]
 100b73c:	e594      	b.n	100b268 <_svfprintf_r+0x2b0>
 100b73e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100b740:	2b43      	cmp	r3, #67	; 0x43
 100b742:	930e      	str	r3, [sp, #56]	; 0x38
 100b744:	f102 0504 	add.w	r5, r2, #4
 100b748:	d002      	beq.n	100b750 <_svfprintf_r+0x798>
 100b74a:	06f3      	lsls	r3, r6, #27
 100b74c:	f140 8402 	bpl.w	100bf54 <_svfprintf_r+0xf9c>
 100b750:	2208      	movs	r2, #8
 100b752:	2100      	movs	r1, #0
 100b754:	a826      	add	r0, sp, #152	; 0x98
 100b756:	ac3b      	add	r4, sp, #236	; 0xec
 100b758:	f7fe fe82 	bl	100a460 <memset>
 100b75c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100b75e:	ab26      	add	r3, sp, #152	; 0x98
 100b760:	4621      	mov	r1, r4
 100b762:	4650      	mov	r0, sl
 100b764:	6812      	ldr	r2, [r2, #0]
 100b766:	f001 fa13 	bl	100cb90 <_wcrtomb_r>
 100b76a:	1c43      	adds	r3, r0, #1
 100b76c:	9007      	str	r0, [sp, #28]
 100b76e:	f001 80eb 	beq.w	100c948 <_svfprintf_r+0x1990>
 100b772:	9b07      	ldr	r3, [sp, #28]
 100b774:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100b778:	9303      	str	r3, [sp, #12]
 100b77a:	2300      	movs	r3, #0
 100b77c:	9509      	str	r5, [sp, #36]	; 0x24
 100b77e:	4619      	mov	r1, r3
 100b780:	940b      	str	r4, [sp, #44]	; 0x2c
 100b782:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100b786:	930a      	str	r3, [sp, #40]	; 0x28
 100b788:	9304      	str	r3, [sp, #16]
 100b78a:	9313      	str	r3, [sp, #76]	; 0x4c
 100b78c:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100b790:	e57b      	b.n	100b28a <_svfprintf_r+0x2d2>
 100b792:	232b      	movs	r3, #43	; 0x2b
 100b794:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100b798:	783b      	ldrb	r3, [r7, #0]
 100b79a:	e478      	b.n	100b08e <_svfprintf_r+0xd6>
 100b79c:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100b79e:	930e      	str	r3, [sp, #56]	; 0x38
 100b7a0:	3507      	adds	r5, #7
 100b7a2:	ed9f 7bbd 	vldr	d7, [pc, #756]	; 100ba98 <_svfprintf_r+0xae0>
 100b7a6:	f025 0307 	bic.w	r3, r5, #7
 100b7aa:	ecb3 8b02 	vldmia	r3!, {d8}
 100b7ae:	eeb0 6bc8 	vabs.f64	d6, d8
 100b7b2:	9309      	str	r3, [sp, #36]	; 0x24
 100b7b4:	eeb4 6b47 	vcmp.f64	d6, d7
 100b7b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100b7bc:	f340 8309 	ble.w	100bdd2 <_svfprintf_r+0xe1a>
 100b7c0:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 100b7c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100b7c8:	bf58      	it	pl
 100b7ca:	f89d 1077 	ldrbpl.w	r1, [sp, #119]	; 0x77
 100b7ce:	d502      	bpl.n	100b7d6 <_svfprintf_r+0x81e>
 100b7d0:	212d      	movs	r1, #45	; 0x2d
 100b7d2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 100b7d6:	f641 2374 	movw	r3, #6772	; 0x1a74
 100b7da:	f641 2478 	movw	r4, #6776	; 0x1a78
 100b7de:	f2c0 1301 	movt	r3, #257	; 0x101
 100b7e2:	f2c0 1401 	movt	r4, #257	; 0x101
 100b7e6:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 100b7e8:	2200      	movs	r2, #0
 100b7ea:	2003      	movs	r0, #3
 100b7ec:	920a      	str	r2, [sp, #40]	; 0x28
 100b7ee:	2d47      	cmp	r5, #71	; 0x47
 100b7f0:	bfc8      	it	gt
 100b7f2:	4623      	movgt	r3, r4
 100b7f4:	9003      	str	r0, [sp, #12]
 100b7f6:	f026 0680 	bic.w	r6, r6, #128	; 0x80
 100b7fa:	930b      	str	r3, [sp, #44]	; 0x2c
 100b7fc:	9007      	str	r0, [sp, #28]
 100b7fe:	9204      	str	r2, [sp, #16]
 100b800:	9213      	str	r2, [sp, #76]	; 0x4c
 100b802:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100b806:	e53c      	b.n	100b282 <_svfprintf_r+0x2ca>
 100b808:	461a      	mov	r2, r3
 100b80a:	930e      	str	r3, [sp, #56]	; 0x38
 100b80c:	2b00      	cmp	r3, #0
 100b80e:	f43f acc3 	beq.w	100b198 <_svfprintf_r+0x1e0>
 100b812:	2300      	movs	r3, #0
 100b814:	2001      	movs	r0, #1
 100b816:	4619      	mov	r1, r3
 100b818:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 100b81c:	930a      	str	r3, [sp, #40]	; 0x28
 100b81e:	9304      	str	r3, [sp, #16]
 100b820:	9313      	str	r3, [sp, #76]	; 0x4c
 100b822:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100b826:	ab3b      	add	r3, sp, #236	; 0xec
 100b828:	9003      	str	r0, [sp, #12]
 100b82a:	f88d 20ec 	strb.w	r2, [sp, #236]	; 0xec
 100b82e:	9007      	str	r0, [sp, #28]
 100b830:	930b      	str	r3, [sp, #44]	; 0x2c
 100b832:	e52a      	b.n	100b28a <_svfprintf_r+0x2d2>
 100b834:	9603      	str	r6, [sp, #12]
 100b836:	2d00      	cmp	r5, #0
 100b838:	bf08      	it	eq
 100b83a:	2c0a      	cmpeq	r4, #10
 100b83c:	f080 8544 	bcs.w	100c2c8 <_svfprintf_r+0x1310>
 100b840:	2301      	movs	r3, #1
 100b842:	3430      	adds	r4, #48	; 0x30
 100b844:	9307      	str	r3, [sp, #28]
 100b846:	f20d 134f 	addw	r3, sp, #335	; 0x14f
 100b84a:	9e03      	ldr	r6, [sp, #12]
 100b84c:	f88d 414f 	strb.w	r4, [sp, #335]	; 0x14f
 100b850:	930b      	str	r3, [sp, #44]	; 0x2c
 100b852:	e509      	b.n	100b268 <_svfprintf_r+0x2b0>
 100b854:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100b856:	2b65      	cmp	r3, #101	; 0x65
 100b858:	f340 8124 	ble.w	100baa4 <_svfprintf_r+0xaec>
 100b85c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 100b860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100b864:	f040 81d1 	bne.w	100bc0a <_svfprintf_r+0xc52>
 100b868:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100b86a:	3201      	adds	r2, #1
 100b86c:	2101      	movs	r1, #1
 100b86e:	922a      	str	r2, [sp, #168]	; 0xa8
 100b870:	3301      	adds	r3, #1
 100b872:	f641 22a0 	movw	r2, #6816	; 0x1aa0
 100b876:	2b07      	cmp	r3, #7
 100b878:	f2c0 1201 	movt	r2, #257	; 0x101
 100b87c:	9329      	str	r3, [sp, #164]	; 0xa4
 100b87e:	e9c9 2100 	strd	r2, r1, [r9]
 100b882:	bfd8      	it	le
 100b884:	f109 0908 	addle.w	r9, r9, #8
 100b888:	f300 84b6 	bgt.w	100c1f8 <_svfprintf_r+0x1240>
 100b88c:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100b88e:	9a12      	ldr	r2, [sp, #72]	; 0x48
 100b890:	4293      	cmp	r3, r2
 100b892:	f280 8298 	bge.w	100bdc6 <_svfprintf_r+0xe0e>
 100b896:	9917      	ldr	r1, [sp, #92]	; 0x5c
 100b898:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100b89c:	f8c9 1000 	str.w	r1, [r9]
 100b8a0:	3301      	adds	r3, #1
 100b8a2:	9916      	ldr	r1, [sp, #88]	; 0x58
 100b8a4:	2b07      	cmp	r3, #7
 100b8a6:	440a      	add	r2, r1
 100b8a8:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100b8ac:	f8c9 1004 	str.w	r1, [r9, #4]
 100b8b0:	bfd8      	it	le
 100b8b2:	f109 0908 	addle.w	r9, r9, #8
 100b8b6:	f300 8356 	bgt.w	100bf66 <_svfprintf_r+0xfae>
 100b8ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100b8bc:	1e5c      	subs	r4, r3, #1
 100b8be:	2c00      	cmp	r4, #0
 100b8c0:	f77f ad37 	ble.w	100b332 <_svfprintf_r+0x37a>
 100b8c4:	2c10      	cmp	r4, #16
 100b8c6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100b8c8:	f340 84d0 	ble.w	100c26c <_svfprintf_r+0x12b4>
 100b8cc:	9604      	str	r6, [sp, #16]
 100b8ce:	2510      	movs	r5, #16
 100b8d0:	4626      	mov	r6, r4
 100b8d2:	4619      	mov	r1, r3
 100b8d4:	9c08      	ldr	r4, [sp, #32]
 100b8d6:	e003      	b.n	100b8e0 <_svfprintf_r+0x928>
 100b8d8:	3e10      	subs	r6, #16
 100b8da:	2e10      	cmp	r6, #16
 100b8dc:	f340 84c3 	ble.w	100c266 <_svfprintf_r+0x12ae>
 100b8e0:	3101      	adds	r1, #1
 100b8e2:	4b6f      	ldr	r3, [pc, #444]	; (100baa0 <_svfprintf_r+0xae8>)
 100b8e4:	2907      	cmp	r1, #7
 100b8e6:	f102 0210 	add.w	r2, r2, #16
 100b8ea:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100b8ee:	e9c9 3500 	strd	r3, r5, [r9]
 100b8f2:	f109 0908 	add.w	r9, r9, #8
 100b8f6:	ddef      	ble.n	100b8d8 <_svfprintf_r+0x920>
 100b8f8:	aa28      	add	r2, sp, #160	; 0xa0
 100b8fa:	4621      	mov	r1, r4
 100b8fc:	4650      	mov	r0, sl
 100b8fe:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100b902:	f003 f98d 	bl	100ec20 <__ssprint_r>
 100b906:	2800      	cmp	r0, #0
 100b908:	f040 80b9 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100b90c:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100b910:	e7e2      	b.n	100b8d8 <_svfprintf_r+0x920>
 100b912:	9b06      	ldr	r3, [sp, #24]
 100b914:	9903      	ldr	r1, [sp, #12]
 100b916:	1a5c      	subs	r4, r3, r1
 100b918:	2c00      	cmp	r4, #0
 100b91a:	f77f acf1 	ble.w	100b300 <_svfprintf_r+0x348>
 100b91e:	2c10      	cmp	r4, #16
 100b920:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100b922:	dd26      	ble.n	100b972 <_svfprintf_r+0x9ba>
 100b924:	960c      	str	r6, [sp, #48]	; 0x30
 100b926:	2510      	movs	r5, #16
 100b928:	4626      	mov	r6, r4
 100b92a:	4619      	mov	r1, r3
 100b92c:	9c08      	ldr	r4, [sp, #32]
 100b92e:	e002      	b.n	100b936 <_svfprintf_r+0x97e>
 100b930:	3e10      	subs	r6, #16
 100b932:	2e10      	cmp	r6, #16
 100b934:	dd1a      	ble.n	100b96c <_svfprintf_r+0x9b4>
 100b936:	3101      	adds	r1, #1
 100b938:	4b59      	ldr	r3, [pc, #356]	; (100baa0 <_svfprintf_r+0xae8>)
 100b93a:	2907      	cmp	r1, #7
 100b93c:	f102 0210 	add.w	r2, r2, #16
 100b940:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100b944:	e9c9 3500 	strd	r3, r5, [r9]
 100b948:	f109 0908 	add.w	r9, r9, #8
 100b94c:	ddf0      	ble.n	100b930 <_svfprintf_r+0x978>
 100b94e:	aa28      	add	r2, sp, #160	; 0xa0
 100b950:	4621      	mov	r1, r4
 100b952:	4650      	mov	r0, sl
 100b954:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100b958:	f003 f962 	bl	100ec20 <__ssprint_r>
 100b95c:	2800      	cmp	r0, #0
 100b95e:	f040 808e 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100b962:	3e10      	subs	r6, #16
 100b964:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100b968:	2e10      	cmp	r6, #16
 100b96a:	dce4      	bgt.n	100b936 <_svfprintf_r+0x97e>
 100b96c:	4634      	mov	r4, r6
 100b96e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 100b970:	460b      	mov	r3, r1
 100b972:	3301      	adds	r3, #1
 100b974:	494a      	ldr	r1, [pc, #296]	; (100baa0 <_svfprintf_r+0xae8>)
 100b976:	2b07      	cmp	r3, #7
 100b978:	4422      	add	r2, r4
 100b97a:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100b97e:	e9c9 1400 	strd	r1, r4, [r9]
 100b982:	bfd8      	it	le
 100b984:	f109 0908 	addle.w	r9, r9, #8
 100b988:	f77f acba 	ble.w	100b300 <_svfprintf_r+0x348>
 100b98c:	aa28      	add	r2, sp, #160	; 0xa0
 100b98e:	9908      	ldr	r1, [sp, #32]
 100b990:	4650      	mov	r0, sl
 100b992:	f003 f945 	bl	100ec20 <__ssprint_r>
 100b996:	2800      	cmp	r0, #0
 100b998:	d171      	bne.n	100ba7e <_svfprintf_r+0xac6>
 100b99a:	9b04      	ldr	r3, [sp, #16]
 100b99c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100b9a0:	9907      	ldr	r1, [sp, #28]
 100b9a2:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100b9a4:	1a5c      	subs	r4, r3, r1
 100b9a6:	2c00      	cmp	r4, #0
 100b9a8:	f77f acb0 	ble.w	100b30c <_svfprintf_r+0x354>
 100b9ac:	2c10      	cmp	r4, #16
 100b9ae:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100b9b0:	dd25      	ble.n	100b9fe <_svfprintf_r+0xa46>
 100b9b2:	9604      	str	r6, [sp, #16]
 100b9b4:	2510      	movs	r5, #16
 100b9b6:	4626      	mov	r6, r4
 100b9b8:	4619      	mov	r1, r3
 100b9ba:	9c08      	ldr	r4, [sp, #32]
 100b9bc:	e002      	b.n	100b9c4 <_svfprintf_r+0xa0c>
 100b9be:	3e10      	subs	r6, #16
 100b9c0:	2e10      	cmp	r6, #16
 100b9c2:	dd19      	ble.n	100b9f8 <_svfprintf_r+0xa40>
 100b9c4:	3101      	adds	r1, #1
 100b9c6:	4b36      	ldr	r3, [pc, #216]	; (100baa0 <_svfprintf_r+0xae8>)
 100b9c8:	2907      	cmp	r1, #7
 100b9ca:	f102 0210 	add.w	r2, r2, #16
 100b9ce:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100b9d2:	e9c9 3500 	strd	r3, r5, [r9]
 100b9d6:	f109 0908 	add.w	r9, r9, #8
 100b9da:	ddf0      	ble.n	100b9be <_svfprintf_r+0xa06>
 100b9dc:	aa28      	add	r2, sp, #160	; 0xa0
 100b9de:	4621      	mov	r1, r4
 100b9e0:	4650      	mov	r0, sl
 100b9e2:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100b9e6:	f003 f91b 	bl	100ec20 <__ssprint_r>
 100b9ea:	2800      	cmp	r0, #0
 100b9ec:	d147      	bne.n	100ba7e <_svfprintf_r+0xac6>
 100b9ee:	3e10      	subs	r6, #16
 100b9f0:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100b9f4:	2e10      	cmp	r6, #16
 100b9f6:	dce5      	bgt.n	100b9c4 <_svfprintf_r+0xa0c>
 100b9f8:	4634      	mov	r4, r6
 100b9fa:	9e04      	ldr	r6, [sp, #16]
 100b9fc:	460b      	mov	r3, r1
 100b9fe:	3301      	adds	r3, #1
 100ba00:	4927      	ldr	r1, [pc, #156]	; (100baa0 <_svfprintf_r+0xae8>)
 100ba02:	2b07      	cmp	r3, #7
 100ba04:	4422      	add	r2, r4
 100ba06:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100ba0a:	e9c9 1400 	strd	r1, r4, [r9]
 100ba0e:	bfd8      	it	le
 100ba10:	f109 0908 	addle.w	r9, r9, #8
 100ba14:	f77f ac7a 	ble.w	100b30c <_svfprintf_r+0x354>
 100ba18:	aa28      	add	r2, sp, #160	; 0xa0
 100ba1a:	9908      	ldr	r1, [sp, #32]
 100ba1c:	4650      	mov	r0, sl
 100ba1e:	f003 f8ff 	bl	100ec20 <__ssprint_r>
 100ba22:	bb60      	cbnz	r0, 100ba7e <_svfprintf_r+0xac6>
 100ba24:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100ba26:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100ba2a:	e46f      	b.n	100b30c <_svfprintf_r+0x354>
 100ba2c:	4611      	mov	r1, r2
 100ba2e:	08e2      	lsrs	r2, r4, #3
 100ba30:	08e8      	lsrs	r0, r5, #3
 100ba32:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 100ba36:	f004 0307 	and.w	r3, r4, #7
 100ba3a:	4605      	mov	r5, r0
 100ba3c:	3330      	adds	r3, #48	; 0x30
 100ba3e:	4614      	mov	r4, r2
 100ba40:	ea54 0005 	orrs.w	r0, r4, r5
 100ba44:	f801 3c01 	strb.w	r3, [r1, #-1]
 100ba48:	f101 32ff 	add.w	r2, r1, #4294967295
 100ba4c:	d1ee      	bne.n	100ba2c <_svfprintf_r+0xa74>
 100ba4e:	9e03      	ldr	r6, [sp, #12]
 100ba50:	920b      	str	r2, [sp, #44]	; 0x2c
 100ba52:	4630      	mov	r0, r6
 100ba54:	2b30      	cmp	r3, #48	; 0x30
 100ba56:	bf0c      	ite	eq
 100ba58:	2000      	moveq	r0, #0
 100ba5a:	f000 0001 	andne.w	r0, r0, #1
 100ba5e:	2800      	cmp	r0, #0
 100ba60:	f040 840f 	bne.w	100c282 <_svfprintf_r+0x12ca>
 100ba64:	ab54      	add	r3, sp, #336	; 0x150
 100ba66:	1a9b      	subs	r3, r3, r2
 100ba68:	9307      	str	r3, [sp, #28]
 100ba6a:	f7ff bbfd 	b.w	100b268 <_svfprintf_r+0x2b0>
 100ba6e:	aa28      	add	r2, sp, #160	; 0xa0
 100ba70:	9908      	ldr	r1, [sp, #32]
 100ba72:	4650      	mov	r0, sl
 100ba74:	f003 f8d4 	bl	100ec20 <__ssprint_r>
 100ba78:	2800      	cmp	r0, #0
 100ba7a:	f43f ac6d 	beq.w	100b358 <_svfprintf_r+0x3a0>
 100ba7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100ba80:	2b00      	cmp	r3, #0
 100ba82:	f43f ab8d 	beq.w	100b1a0 <_svfprintf_r+0x1e8>
 100ba86:	990a      	ldr	r1, [sp, #40]	; 0x28
 100ba88:	4650      	mov	r0, sl
 100ba8a:	f002 fa01 	bl	100de90 <_free_r>
 100ba8e:	f7ff bb87 	b.w	100b1a0 <_svfprintf_r+0x1e8>
 100ba92:	bf00      	nop
 100ba94:	f3af 8000 	nop.w
 100ba98:	ffffffff 	.word	0xffffffff
 100ba9c:	7fefffff 	.word	0x7fefffff
 100baa0:	01010514 	.word	0x01010514
 100baa4:	9c12      	ldr	r4, [sp, #72]	; 0x48
 100baa6:	3201      	adds	r2, #1
 100baa8:	9829      	ldr	r0, [sp, #164]	; 0xa4
 100baaa:	f109 0308 	add.w	r3, r9, #8
 100baae:	2c01      	cmp	r4, #1
 100bab0:	f100 0101 	add.w	r1, r0, #1
 100bab4:	f340 8134 	ble.w	100bd20 <_svfprintf_r+0xd68>
 100bab8:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100baba:	2907      	cmp	r1, #7
 100babc:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100bac0:	f8c9 0000 	str.w	r0, [r9]
 100bac4:	f04f 0001 	mov.w	r0, #1
 100bac8:	f8c9 0004 	str.w	r0, [r9, #4]
 100bacc:	f300 8163 	bgt.w	100bd96 <_svfprintf_r+0xdde>
 100bad0:	3101      	adds	r1, #1
 100bad2:	9816      	ldr	r0, [sp, #88]	; 0x58
 100bad4:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 100bad6:	2907      	cmp	r1, #7
 100bad8:	4402      	add	r2, r0
 100bada:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100bade:	e9c3 4000 	strd	r4, r0, [r3]
 100bae2:	bfd8      	it	le
 100bae4:	3308      	addle	r3, #8
 100bae6:	f300 8162 	bgt.w	100bdae <_svfprintf_r+0xdf6>
 100baea:	eeb5 8b40 	vcmp.f64	d8, #0.0
 100baee:	1c48      	adds	r0, r1, #1
 100baf0:	9c12      	ldr	r4, [sp, #72]	; 0x48
 100baf2:	f103 0908 	add.w	r9, r3, #8
 100baf6:	4684      	mov	ip, r0
 100baf8:	3c01      	subs	r4, #1
 100bafa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100bafe:	f000 8122 	beq.w	100bd46 <_svfprintf_r+0xd8e>
 100bb02:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 100bb04:	2807      	cmp	r0, #7
 100bb06:	4422      	add	r2, r4
 100bb08:	605c      	str	r4, [r3, #4]
 100bb0a:	f105 0501 	add.w	r5, r5, #1
 100bb0e:	922a      	str	r2, [sp, #168]	; 0xa8
 100bb10:	601d      	str	r5, [r3, #0]
 100bb12:	9029      	str	r0, [sp, #164]	; 0xa4
 100bb14:	f300 82de 	bgt.w	100c0d4 <_svfprintf_r+0x111c>
 100bb18:	f103 0410 	add.w	r4, r3, #16
 100bb1c:	1c88      	adds	r0, r1, #2
 100bb1e:	464b      	mov	r3, r9
 100bb20:	46a1      	mov	r9, r4
 100bb22:	9918      	ldr	r1, [sp, #96]	; 0x60
 100bb24:	2807      	cmp	r0, #7
 100bb26:	9029      	str	r0, [sp, #164]	; 0xa4
 100bb28:	440a      	add	r2, r1
 100bb2a:	922a      	str	r2, [sp, #168]	; 0xa8
 100bb2c:	6059      	str	r1, [r3, #4]
 100bb2e:	a922      	add	r1, sp, #136	; 0x88
 100bb30:	6019      	str	r1, [r3, #0]
 100bb32:	f77f abfe 	ble.w	100b332 <_svfprintf_r+0x37a>
 100bb36:	aa28      	add	r2, sp, #160	; 0xa0
 100bb38:	9908      	ldr	r1, [sp, #32]
 100bb3a:	4650      	mov	r0, sl
 100bb3c:	f003 f870 	bl	100ec20 <__ssprint_r>
 100bb40:	2800      	cmp	r0, #0
 100bb42:	d19c      	bne.n	100ba7e <_svfprintf_r+0xac6>
 100bb44:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100bb46:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100bb4a:	f7ff bbf2 	b.w	100b332 <_svfprintf_r+0x37a>
 100bb4e:	aa28      	add	r2, sp, #160	; 0xa0
 100bb50:	9908      	ldr	r1, [sp, #32]
 100bb52:	4650      	mov	r0, sl
 100bb54:	f003 f864 	bl	100ec20 <__ssprint_r>
 100bb58:	2800      	cmp	r0, #0
 100bb5a:	d190      	bne.n	100ba7e <_svfprintf_r+0xac6>
 100bb5c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100bb5e:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100bb62:	f7ff bbb6 	b.w	100b2d2 <_svfprintf_r+0x31a>
 100bb66:	aa28      	add	r2, sp, #160	; 0xa0
 100bb68:	9908      	ldr	r1, [sp, #32]
 100bb6a:	4650      	mov	r0, sl
 100bb6c:	f003 f858 	bl	100ec20 <__ssprint_r>
 100bb70:	2800      	cmp	r0, #0
 100bb72:	d184      	bne.n	100ba7e <_svfprintf_r+0xac6>
 100bb74:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100bb76:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100bb7a:	f7ff bbbd 	b.w	100b2f8 <_svfprintf_r+0x340>
 100bb7e:	2c10      	cmp	r4, #16
 100bb80:	f240 5504 	movw	r5, #1284	; 0x504
 100bb84:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100bb86:	f2c0 1501 	movt	r5, #257	; 0x101
 100bb8a:	dd24      	ble.n	100bbd6 <_svfprintf_r+0xc1e>
 100bb8c:	9704      	str	r7, [sp, #16]
 100bb8e:	2610      	movs	r6, #16
 100bb90:	462f      	mov	r7, r5
 100bb92:	4619      	mov	r1, r3
 100bb94:	9d08      	ldr	r5, [sp, #32]
 100bb96:	e002      	b.n	100bb9e <_svfprintf_r+0xbe6>
 100bb98:	3c10      	subs	r4, #16
 100bb9a:	2c10      	cmp	r4, #16
 100bb9c:	dd18      	ble.n	100bbd0 <_svfprintf_r+0xc18>
 100bb9e:	3101      	adds	r1, #1
 100bba0:	3210      	adds	r2, #16
 100bba2:	2907      	cmp	r1, #7
 100bba4:	e9c9 7600 	strd	r7, r6, [r9]
 100bba8:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100bbac:	f109 0908 	add.w	r9, r9, #8
 100bbb0:	ddf2      	ble.n	100bb98 <_svfprintf_r+0xbe0>
 100bbb2:	aa28      	add	r2, sp, #160	; 0xa0
 100bbb4:	4629      	mov	r1, r5
 100bbb6:	4650      	mov	r0, sl
 100bbb8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100bbbc:	f003 f830 	bl	100ec20 <__ssprint_r>
 100bbc0:	2800      	cmp	r0, #0
 100bbc2:	f47f af5c 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100bbc6:	3c10      	subs	r4, #16
 100bbc8:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100bbcc:	2c10      	cmp	r4, #16
 100bbce:	dce6      	bgt.n	100bb9e <_svfprintf_r+0xbe6>
 100bbd0:	463d      	mov	r5, r7
 100bbd2:	9f04      	ldr	r7, [sp, #16]
 100bbd4:	460b      	mov	r3, r1
 100bbd6:	3301      	adds	r3, #1
 100bbd8:	4422      	add	r2, r4
 100bbda:	2b07      	cmp	r3, #7
 100bbdc:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100bbe0:	e9c9 5400 	strd	r5, r4, [r9]
 100bbe4:	f77f abad 	ble.w	100b342 <_svfprintf_r+0x38a>
 100bbe8:	aa28      	add	r2, sp, #160	; 0xa0
 100bbea:	9908      	ldr	r1, [sp, #32]
 100bbec:	4650      	mov	r0, sl
 100bbee:	f003 f817 	bl	100ec20 <__ssprint_r>
 100bbf2:	2800      	cmp	r0, #0
 100bbf4:	f47f af43 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100bbf8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100bbfa:	f7ff bba2 	b.w	100b342 <_svfprintf_r+0x38a>
 100bbfe:	ab54      	add	r3, sp, #336	; 0x150
 100bc00:	9204      	str	r2, [sp, #16]
 100bc02:	930b      	str	r3, [sp, #44]	; 0x2c
 100bc04:	9207      	str	r2, [sp, #28]
 100bc06:	f7ff bb2f 	b.w	100b268 <_svfprintf_r+0x2b0>
 100bc0a:	991f      	ldr	r1, [sp, #124]	; 0x7c
 100bc0c:	2900      	cmp	r1, #0
 100bc0e:	f340 82a2 	ble.w	100c156 <_svfprintf_r+0x119e>
 100bc12:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100bc14:	9912      	ldr	r1, [sp, #72]	; 0x48
 100bc16:	428b      	cmp	r3, r1
 100bc18:	bfa8      	it	ge
 100bc1a:	460b      	movge	r3, r1
 100bc1c:	2b00      	cmp	r3, #0
 100bc1e:	461c      	mov	r4, r3
 100bc20:	dd0f      	ble.n	100bc42 <_svfprintf_r+0xc8a>
 100bc22:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100bc24:	4422      	add	r2, r4
 100bc26:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100bc28:	3301      	adds	r3, #1
 100bc2a:	f8c9 4004 	str.w	r4, [r9, #4]
 100bc2e:	2b07      	cmp	r3, #7
 100bc30:	922a      	str	r2, [sp, #168]	; 0xa8
 100bc32:	f8c9 1000 	str.w	r1, [r9]
 100bc36:	bfd8      	it	le
 100bc38:	f109 0908 	addle.w	r9, r9, #8
 100bc3c:	9329      	str	r3, [sp, #164]	; 0xa4
 100bc3e:	f300 84e1 	bgt.w	100c604 <_svfprintf_r+0x164c>
 100bc42:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100bc44:	2c00      	cmp	r4, #0
 100bc46:	bfa8      	it	ge
 100bc48:	1b1b      	subge	r3, r3, r4
 100bc4a:	2b00      	cmp	r3, #0
 100bc4c:	461c      	mov	r4, r3
 100bc4e:	f300 81b9 	bgt.w	100bfc4 <_svfprintf_r+0x100c>
 100bc52:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100bc54:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100bc56:	440b      	add	r3, r1
 100bc58:	0571      	lsls	r1, r6, #21
 100bc5a:	461d      	mov	r5, r3
 100bc5c:	f100 81db 	bmi.w	100c016 <_svfprintf_r+0x105e>
 100bc60:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 100bc62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100bc64:	429c      	cmp	r4, r3
 100bc66:	db02      	blt.n	100bc6e <_svfprintf_r+0xcb6>
 100bc68:	07f3      	lsls	r3, r6, #31
 100bc6a:	f140 84d8 	bpl.w	100c61e <_svfprintf_r+0x1666>
 100bc6e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100bc70:	9916      	ldr	r1, [sp, #88]	; 0x58
 100bc72:	3301      	adds	r3, #1
 100bc74:	9817      	ldr	r0, [sp, #92]	; 0x5c
 100bc76:	2b07      	cmp	r3, #7
 100bc78:	440a      	add	r2, r1
 100bc7a:	f8c9 1004 	str.w	r1, [r9, #4]
 100bc7e:	f8c9 0000 	str.w	r0, [r9]
 100bc82:	bfd8      	it	le
 100bc84:	f109 0908 	addle.w	r9, r9, #8
 100bc88:	922a      	str	r2, [sp, #168]	; 0xa8
 100bc8a:	9329      	str	r3, [sp, #164]	; 0xa4
 100bc8c:	f300 85c4 	bgt.w	100c818 <_svfprintf_r+0x1860>
 100bc90:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100bc92:	4619      	mov	r1, r3
 100bc94:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100bc96:	4419      	add	r1, r3
 100bc98:	1b1b      	subs	r3, r3, r4
 100bc9a:	1b4c      	subs	r4, r1, r5
 100bc9c:	429c      	cmp	r4, r3
 100bc9e:	bfa8      	it	ge
 100bca0:	461c      	movge	r4, r3
 100bca2:	2c00      	cmp	r4, #0
 100bca4:	dd0e      	ble.n	100bcc4 <_svfprintf_r+0xd0c>
 100bca6:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100bca8:	4422      	add	r2, r4
 100bcaa:	f8c9 5000 	str.w	r5, [r9]
 100bcae:	3101      	adds	r1, #1
 100bcb0:	f8c9 4004 	str.w	r4, [r9, #4]
 100bcb4:	2907      	cmp	r1, #7
 100bcb6:	922a      	str	r2, [sp, #168]	; 0xa8
 100bcb8:	9129      	str	r1, [sp, #164]	; 0xa4
 100bcba:	bfd8      	it	le
 100bcbc:	f109 0908 	addle.w	r9, r9, #8
 100bcc0:	f300 85b8 	bgt.w	100c834 <_svfprintf_r+0x187c>
 100bcc4:	2c00      	cmp	r4, #0
 100bcc6:	bfac      	ite	ge
 100bcc8:	1b1c      	subge	r4, r3, r4
 100bcca:	461c      	movlt	r4, r3
 100bccc:	2c00      	cmp	r4, #0
 100bcce:	f77f ab30 	ble.w	100b332 <_svfprintf_r+0x37a>
 100bcd2:	2c10      	cmp	r4, #16
 100bcd4:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100bcd6:	f340 82c9 	ble.w	100c26c <_svfprintf_r+0x12b4>
 100bcda:	9604      	str	r6, [sp, #16]
 100bcdc:	2510      	movs	r5, #16
 100bcde:	4626      	mov	r6, r4
 100bce0:	4619      	mov	r1, r3
 100bce2:	9c08      	ldr	r4, [sp, #32]
 100bce4:	e003      	b.n	100bcee <_svfprintf_r+0xd36>
 100bce6:	3e10      	subs	r6, #16
 100bce8:	2e10      	cmp	r6, #16
 100bcea:	f340 82bc 	ble.w	100c266 <_svfprintf_r+0x12ae>
 100bcee:	3101      	adds	r1, #1
 100bcf0:	4bb9      	ldr	r3, [pc, #740]	; (100bfd8 <_svfprintf_r+0x1020>)
 100bcf2:	2907      	cmp	r1, #7
 100bcf4:	f102 0210 	add.w	r2, r2, #16
 100bcf8:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100bcfc:	e9c9 3500 	strd	r3, r5, [r9]
 100bd00:	f109 0908 	add.w	r9, r9, #8
 100bd04:	ddef      	ble.n	100bce6 <_svfprintf_r+0xd2e>
 100bd06:	aa28      	add	r2, sp, #160	; 0xa0
 100bd08:	4621      	mov	r1, r4
 100bd0a:	4650      	mov	r0, sl
 100bd0c:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100bd10:	f002 ff86 	bl	100ec20 <__ssprint_r>
 100bd14:	2800      	cmp	r0, #0
 100bd16:	f47f aeb2 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100bd1a:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100bd1e:	e7e2      	b.n	100bce6 <_svfprintf_r+0xd2e>
 100bd20:	07f4      	lsls	r4, r6, #31
 100bd22:	f53f aec9 	bmi.w	100bab8 <_svfprintf_r+0xb00>
 100bd26:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 100bd28:	2907      	cmp	r1, #7
 100bd2a:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100bd2e:	f8c9 4000 	str.w	r4, [r9]
 100bd32:	f04f 0401 	mov.w	r4, #1
 100bd36:	f8c9 4004 	str.w	r4, [r9, #4]
 100bd3a:	f300 81cb 	bgt.w	100c0d4 <_svfprintf_r+0x111c>
 100bd3e:	3002      	adds	r0, #2
 100bd40:	f109 0910 	add.w	r9, r9, #16
 100bd44:	e6ed      	b.n	100bb22 <_svfprintf_r+0xb6a>
 100bd46:	2c00      	cmp	r4, #0
 100bd48:	f77f aeeb 	ble.w	100bb22 <_svfprintf_r+0xb6a>
 100bd4c:	2c10      	cmp	r4, #16
 100bd4e:	f340 869e 	ble.w	100ca8e <_svfprintf_r+0x1ad6>
 100bd52:	2510      	movs	r5, #16
 100bd54:	f8dd 9020 	ldr.w	r9, [sp, #32]
 100bd58:	e005      	b.n	100bd66 <_svfprintf_r+0xdae>
 100bd5a:	3c10      	subs	r4, #16
 100bd5c:	f101 0c01 	add.w	ip, r1, #1
 100bd60:	2c10      	cmp	r4, #16
 100bd62:	f340 8302 	ble.w	100c36a <_svfprintf_r+0x13b2>
 100bd66:	489c      	ldr	r0, [pc, #624]	; (100bfd8 <_svfprintf_r+0x1020>)
 100bd68:	4661      	mov	r1, ip
 100bd6a:	2907      	cmp	r1, #7
 100bd6c:	f102 0210 	add.w	r2, r2, #16
 100bd70:	e9cd c229 	strd	ip, r2, [sp, #164]	; 0xa4
 100bd74:	e9c3 0500 	strd	r0, r5, [r3]
 100bd78:	f103 0308 	add.w	r3, r3, #8
 100bd7c:	dded      	ble.n	100bd5a <_svfprintf_r+0xda2>
 100bd7e:	aa28      	add	r2, sp, #160	; 0xa0
 100bd80:	4649      	mov	r1, r9
 100bd82:	4650      	mov	r0, sl
 100bd84:	f002 ff4c 	bl	100ec20 <__ssprint_r>
 100bd88:	ab2b      	add	r3, sp, #172	; 0xac
 100bd8a:	2800      	cmp	r0, #0
 100bd8c:	f47f ae77 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100bd90:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100bd94:	e7e1      	b.n	100bd5a <_svfprintf_r+0xda2>
 100bd96:	aa28      	add	r2, sp, #160	; 0xa0
 100bd98:	9908      	ldr	r1, [sp, #32]
 100bd9a:	4650      	mov	r0, sl
 100bd9c:	f002 ff40 	bl	100ec20 <__ssprint_r>
 100bda0:	2800      	cmp	r0, #0
 100bda2:	f47f ae6c 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100bda6:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100bda8:	ab2b      	add	r3, sp, #172	; 0xac
 100bdaa:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100bdac:	e690      	b.n	100bad0 <_svfprintf_r+0xb18>
 100bdae:	aa28      	add	r2, sp, #160	; 0xa0
 100bdb0:	9908      	ldr	r1, [sp, #32]
 100bdb2:	4650      	mov	r0, sl
 100bdb4:	f002 ff34 	bl	100ec20 <__ssprint_r>
 100bdb8:	2800      	cmp	r0, #0
 100bdba:	f47f ae60 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100bdbe:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100bdc0:	ab2b      	add	r3, sp, #172	; 0xac
 100bdc2:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100bdc4:	e691      	b.n	100baea <_svfprintf_r+0xb32>
 100bdc6:	07f4      	lsls	r4, r6, #31
 100bdc8:	bf58      	it	pl
 100bdca:	9a2a      	ldrpl	r2, [sp, #168]	; 0xa8
 100bdcc:	f57f aab1 	bpl.w	100b332 <_svfprintf_r+0x37a>
 100bdd0:	e561      	b.n	100b896 <_svfprintf_r+0x8de>
 100bdd2:	eeb4 8b48 	vcmp.f64	d8, d8
 100bdd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100bdda:	f180 862f 	bvs.w	100ca3c <_svfprintf_r+0x1a84>
 100bdde:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100bde0:	f023 0420 	bic.w	r4, r3, #32
 100bde4:	2c41      	cmp	r4, #65	; 0x41
 100bde6:	f040 82e6 	bne.w	100c3b6 <_svfprintf_r+0x13fe>
 100bdea:	2b61      	cmp	r3, #97	; 0x61
 100bdec:	f04f 0230 	mov.w	r2, #48	; 0x30
 100bdf0:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
 100bdf4:	bf0c      	ite	eq
 100bdf6:	2378      	moveq	r3, #120	; 0x78
 100bdf8:	2358      	movne	r3, #88	; 0x58
 100bdfa:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
 100bdfe:	9b04      	ldr	r3, [sp, #16]
 100be00:	2b63      	cmp	r3, #99	; 0x63
 100be02:	f300 848e 	bgt.w	100c722 <_svfprintf_r+0x176a>
 100be06:	2300      	movs	r3, #0
 100be08:	930a      	str	r3, [sp, #40]	; 0x28
 100be0a:	ab3b      	add	r3, sp, #236	; 0xec
 100be0c:	930b      	str	r3, [sp, #44]	; 0x2c
 100be0e:	ee18 3a90 	vmov	r3, s17
 100be12:	2b00      	cmp	r3, #0
 100be14:	f280 855a 	bge.w	100c8cc <_svfprintf_r+0x1914>
 100be18:	eeb1 0b48 	vneg.f64	d0, d8
 100be1c:	232d      	movs	r3, #45	; 0x2d
 100be1e:	930c      	str	r3, [sp, #48]	; 0x30
 100be20:	a81f      	add	r0, sp, #124	; 0x7c
 100be22:	f002 febd 	bl	100eba0 <frexp>
 100be26:	9a04      	ldr	r2, [sp, #16]
 100be28:	990e      	ldr	r1, [sp, #56]	; 0x38
 100be2a:	f641 2084 	movw	r0, #6788	; 0x1a84
 100be2e:	f2c0 1001 	movt	r0, #257	; 0x101
 100be32:	3a01      	subs	r2, #1
 100be34:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 100be36:	ee20 0b0b 	vmul.f64	d0, d0, d11
 100be3a:	eeb5 0b40 	vcmp.f64	d0, #0.0
 100be3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100be42:	bf04      	itt	eq
 100be44:	2301      	moveq	r3, #1
 100be46:	931f      	streq	r3, [sp, #124]	; 0x7c
 100be48:	f641 1334 	movw	r3, #6452	; 0x1934
 100be4c:	f2c0 1301 	movt	r3, #257	; 0x101
 100be50:	2961      	cmp	r1, #97	; 0x61
 100be52:	bf18      	it	ne
 100be54:	4618      	movne	r0, r3
 100be56:	e005      	b.n	100be64 <_svfprintf_r+0xeac>
 100be58:	eeb5 0b40 	vcmp.f64	d0, #0.0
 100be5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100be60:	d015      	beq.n	100be8e <_svfprintf_r+0xed6>
 100be62:	461d      	mov	r5, r3
 100be64:	ee20 0b09 	vmul.f64	d0, d0, d9
 100be68:	f1b2 3fff 	cmp.w	r2, #4294967295
 100be6c:	462b      	mov	r3, r5
 100be6e:	4611      	mov	r1, r2
 100be70:	f102 32ff 	add.w	r2, r2, #4294967295
 100be74:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 100be78:	ee17 ca90 	vmov	ip, s15
 100be7c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 100be80:	ee30 0b46 	vsub.f64	d0, d0, d6
 100be84:	f810 c00c 	ldrb.w	ip, [r0, ip]
 100be88:	f803 cb01 	strb.w	ip, [r3], #1
 100be8c:	d1e4      	bne.n	100be58 <_svfprintf_r+0xea0>
 100be8e:	eeb4 0bca 	vcmpe.f64	d0, d10
 100be92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100be96:	f300 855f 	bgt.w	100c958 <_svfprintf_r+0x19a0>
 100be9a:	eeb4 0b4a 	vcmp.f64	d0, d10
 100be9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100bea2:	d104      	bne.n	100beae <_svfprintf_r+0xef6>
 100bea4:	ee17 2a90 	vmov	r2, s15
 100bea8:	07d2      	lsls	r2, r2, #31
 100beaa:	f100 8555 	bmi.w	100c958 <_svfprintf_r+0x19a0>
 100beae:	2900      	cmp	r1, #0
 100beb0:	bfa2      	ittt	ge
 100beb2:	1c4a      	addge	r2, r1, #1
 100beb4:	18d2      	addge	r2, r2, r3
 100beb6:	2130      	movge	r1, #48	; 0x30
 100beb8:	db03      	blt.n	100bec2 <_svfprintf_r+0xf0a>
 100beba:	f803 1b01 	strb.w	r1, [r3], #1
 100bebe:	4293      	cmp	r3, r2
 100bec0:	d1fb      	bne.n	100beba <_svfprintf_r+0xf02>
 100bec2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100bec4:	f046 0602 	orr.w	r6, r6, #2
 100bec8:	1a9b      	subs	r3, r3, r2
 100beca:	9312      	str	r3, [sp, #72]	; 0x48
 100becc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100bece:	9310      	str	r3, [sp, #64]	; 0x40
 100bed0:	e2b5      	b.n	100c43e <_svfprintf_r+0x1486>
 100bed2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100bed4:	06f4      	lsls	r4, r6, #27
 100bed6:	f103 0204 	add.w	r2, r3, #4
 100beda:	f100 85ea 	bmi.w	100cab2 <_svfprintf_r+0x1afa>
 100bede:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100bee0:	0670      	lsls	r0, r6, #25
 100bee2:	bf48      	it	mi
 100bee4:	f9b3 4000 	ldrshmi.w	r4, [r3]
 100bee8:	d404      	bmi.n	100bef4 <_svfprintf_r+0xf3c>
 100beea:	05b1      	lsls	r1, r6, #22
 100beec:	f140 83a9 	bpl.w	100c642 <_svfprintf_r+0x168a>
 100bef0:	f993 4000 	ldrsb.w	r4, [r3]
 100bef4:	17e5      	asrs	r5, r4, #31
 100bef6:	9209      	str	r2, [sp, #36]	; 0x24
 100bef8:	9603      	str	r6, [sp, #12]
 100befa:	4622      	mov	r2, r4
 100befc:	462b      	mov	r3, r5
 100befe:	f7ff bb1e 	b.w	100b53e <_svfprintf_r+0x586>
 100bf02:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100bf04:	06f1      	lsls	r1, r6, #27
 100bf06:	f852 4b04 	ldr.w	r4, [r2], #4
 100bf0a:	f100 85d5 	bmi.w	100cab8 <_svfprintf_r+0x1b00>
 100bf0e:	0673      	lsls	r3, r6, #25
 100bf10:	9209      	str	r2, [sp, #36]	; 0x24
 100bf12:	9603      	str	r6, [sp, #12]
 100bf14:	f140 823b 	bpl.w	100c38e <_svfprintf_r+0x13d6>
 100bf18:	b2a4      	uxth	r4, r4
 100bf1a:	2500      	movs	r5, #0
 100bf1c:	2301      	movs	r3, #1
 100bf1e:	f7ff b97c 	b.w	100b21a <_svfprintf_r+0x262>
 100bf22:	9905      	ldr	r1, [sp, #20]
 100bf24:	6812      	ldr	r2, [r2, #0]
 100bf26:	9309      	str	r3, [sp, #36]	; 0x24
 100bf28:	17cd      	asrs	r5, r1, #31
 100bf2a:	4608      	mov	r0, r1
 100bf2c:	4629      	mov	r1, r5
 100bf2e:	e9c2 0100 	strd	r0, r1, [r2]
 100bf32:	f7ff b881 	b.w	100b038 <_svfprintf_r+0x80>
 100bf36:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100bf38:	06f1      	lsls	r1, r6, #27
 100bf3a:	f852 4b04 	ldr.w	r4, [r2], #4
 100bf3e:	f100 85db 	bmi.w	100caf8 <_svfprintf_r+0x1b40>
 100bf42:	0673      	lsls	r3, r6, #25
 100bf44:	f140 822b 	bpl.w	100c39e <_svfprintf_r+0x13e6>
 100bf48:	4633      	mov	r3, r6
 100bf4a:	9209      	str	r2, [sp, #36]	; 0x24
 100bf4c:	b2a4      	uxth	r4, r4
 100bf4e:	2500      	movs	r5, #0
 100bf50:	f7ff bb9b 	b.w	100b68a <_svfprintf_r+0x6d2>
 100bf54:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100bf56:	2201      	movs	r2, #1
 100bf58:	ac3b      	add	r4, sp, #236	; 0xec
 100bf5a:	9203      	str	r2, [sp, #12]
 100bf5c:	9207      	str	r2, [sp, #28]
 100bf5e:	681b      	ldr	r3, [r3, #0]
 100bf60:	f88d 30ec 	strb.w	r3, [sp, #236]	; 0xec
 100bf64:	e409      	b.n	100b77a <_svfprintf_r+0x7c2>
 100bf66:	aa28      	add	r2, sp, #160	; 0xa0
 100bf68:	9908      	ldr	r1, [sp, #32]
 100bf6a:	4650      	mov	r0, sl
 100bf6c:	f002 fe58 	bl	100ec20 <__ssprint_r>
 100bf70:	2800      	cmp	r0, #0
 100bf72:	f47f ad84 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100bf76:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100bf78:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100bf7c:	e49d      	b.n	100b8ba <_svfprintf_r+0x902>
 100bf7e:	9804      	ldr	r0, [sp, #16]
 100bf80:	f641 2398 	movw	r3, #6808	; 0x1a98
 100bf84:	9204      	str	r2, [sp, #16]
 100bf86:	f2c0 1301 	movt	r3, #257	; 0x101
 100bf8a:	2806      	cmp	r0, #6
 100bf8c:	e9cd 5209 	strd	r5, r2, [sp, #36]	; 0x24
 100bf90:	4611      	mov	r1, r2
 100bf92:	9213      	str	r2, [sp, #76]	; 0x4c
 100bf94:	bf28      	it	cs
 100bf96:	2006      	movcs	r0, #6
 100bf98:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100bf9c:	9003      	str	r0, [sp, #12]
 100bf9e:	9007      	str	r0, [sp, #28]
 100bfa0:	930b      	str	r3, [sp, #44]	; 0x2c
 100bfa2:	f7ff b96e 	b.w	100b282 <_svfprintf_r+0x2ca>
 100bfa6:	2140      	movs	r1, #64	; 0x40
 100bfa8:	4650      	mov	r0, sl
 100bfaa:	f7fd fa3d 	bl	1009428 <_malloc_r>
 100bfae:	9b08      	ldr	r3, [sp, #32]
 100bfb0:	6018      	str	r0, [r3, #0]
 100bfb2:	6118      	str	r0, [r3, #16]
 100bfb4:	2800      	cmp	r0, #0
 100bfb6:	f000 8591 	beq.w	100cadc <_svfprintf_r+0x1b24>
 100bfba:	9a08      	ldr	r2, [sp, #32]
 100bfbc:	2340      	movs	r3, #64	; 0x40
 100bfbe:	6153      	str	r3, [r2, #20]
 100bfc0:	f7ff b81a 	b.w	100aff8 <_svfprintf_r+0x40>
 100bfc4:	2c10      	cmp	r4, #16
 100bfc6:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100bfc8:	f340 82a9 	ble.w	100c51e <_svfprintf_r+0x1566>
 100bfcc:	9604      	str	r6, [sp, #16]
 100bfce:	2510      	movs	r5, #16
 100bfd0:	4626      	mov	r6, r4
 100bfd2:	4619      	mov	r1, r3
 100bfd4:	9c08      	ldr	r4, [sp, #32]
 100bfd6:	e005      	b.n	100bfe4 <_svfprintf_r+0x102c>
 100bfd8:	01010514 	.word	0x01010514
 100bfdc:	3e10      	subs	r6, #16
 100bfde:	2e10      	cmp	r6, #16
 100bfe0:	f340 829a 	ble.w	100c518 <_svfprintf_r+0x1560>
 100bfe4:	3101      	adds	r1, #1
 100bfe6:	4bb7      	ldr	r3, [pc, #732]	; (100c2c4 <_svfprintf_r+0x130c>)
 100bfe8:	2907      	cmp	r1, #7
 100bfea:	f102 0210 	add.w	r2, r2, #16
 100bfee:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100bff2:	e9c9 3500 	strd	r3, r5, [r9]
 100bff6:	f109 0908 	add.w	r9, r9, #8
 100bffa:	ddef      	ble.n	100bfdc <_svfprintf_r+0x1024>
 100bffc:	aa28      	add	r2, sp, #160	; 0xa0
 100bffe:	4621      	mov	r1, r4
 100c000:	4650      	mov	r0, sl
 100c002:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c006:	f002 fe0b 	bl	100ec20 <__ssprint_r>
 100c00a:	2800      	cmp	r0, #0
 100c00c:	f47f ad37 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c010:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100c014:	e7e2      	b.n	100bfdc <_svfprintf_r+0x1024>
 100c016:	9911      	ldr	r1, [sp, #68]	; 0x44
 100c018:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 100c01a:	2b00      	cmp	r3, #0
 100c01c:	bfd8      	it	le
 100c01e:	2900      	cmple	r1, #0
 100c020:	f340 8556 	ble.w	100cad0 <_svfprintf_r+0x1b18>
 100c024:	e9cd 780d 	strd	r7, r8, [sp, #52]	; 0x34
 100c028:	f8dd 8020 	ldr.w	r8, [sp, #32]
 100c02c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100c02e:	9812      	ldr	r0, [sp, #72]	; 0x48
 100c030:	960c      	str	r6, [sp, #48]	; 0x30
 100c032:	461e      	mov	r6, r3
 100c034:	4401      	add	r1, r0
 100c036:	9107      	str	r1, [sp, #28]
 100c038:	2e00      	cmp	r6, #0
 100c03a:	d044      	beq.n	100c0c6 <_svfprintf_r+0x110e>
 100c03c:	3e01      	subs	r6, #1
 100c03e:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c040:	9919      	ldr	r1, [sp, #100]	; 0x64
 100c042:	3301      	adds	r3, #1
 100c044:	981a      	ldr	r0, [sp, #104]	; 0x68
 100c046:	2b07      	cmp	r3, #7
 100c048:	440a      	add	r2, r1
 100c04a:	f8c9 1004 	str.w	r1, [r9, #4]
 100c04e:	f8c9 0000 	str.w	r0, [r9]
 100c052:	bfd8      	it	le
 100c054:	f109 0908 	addle.w	r9, r9, #8
 100c058:	922a      	str	r2, [sp, #168]	; 0xa8
 100c05a:	9329      	str	r3, [sp, #164]	; 0xa4
 100c05c:	f300 80c0 	bgt.w	100c1e0 <_svfprintf_r+0x1228>
 100c060:	9814      	ldr	r0, [sp, #80]	; 0x50
 100c062:	9907      	ldr	r1, [sp, #28]
 100c064:	7803      	ldrb	r3, [r0, #0]
 100c066:	1b4c      	subs	r4, r1, r5
 100c068:	9104      	str	r1, [sp, #16]
 100c06a:	429c      	cmp	r4, r3
 100c06c:	bfa8      	it	ge
 100c06e:	461c      	movge	r4, r3
 100c070:	2c00      	cmp	r4, #0
 100c072:	dd0e      	ble.n	100c092 <_svfprintf_r+0x10da>
 100c074:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c076:	4422      	add	r2, r4
 100c078:	f8c9 5000 	str.w	r5, [r9]
 100c07c:	3301      	adds	r3, #1
 100c07e:	922a      	str	r2, [sp, #168]	; 0xa8
 100c080:	2b07      	cmp	r3, #7
 100c082:	f8c9 4004 	str.w	r4, [r9, #4]
 100c086:	9329      	str	r3, [sp, #164]	; 0xa4
 100c088:	f300 8107 	bgt.w	100c29a <_svfprintf_r+0x12e2>
 100c08c:	7803      	ldrb	r3, [r0, #0]
 100c08e:	f109 0908 	add.w	r9, r9, #8
 100c092:	2c00      	cmp	r4, #0
 100c094:	bfac      	ite	ge
 100c096:	1b1c      	subge	r4, r3, r4
 100c098:	461c      	movlt	r4, r3
 100c09a:	2c00      	cmp	r4, #0
 100c09c:	dc29      	bgt.n	100c0f2 <_svfprintf_r+0x113a>
 100c09e:	441d      	add	r5, r3
 100c0a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100c0a2:	2e00      	cmp	r6, #0
 100c0a4:	bfd8      	it	le
 100c0a6:	2b00      	cmple	r3, #0
 100c0a8:	dcc6      	bgt.n	100c038 <_svfprintf_r+0x1080>
 100c0aa:	e9dd 670c 	ldrd	r6, r7, [sp, #48]	; 0x30
 100c0ae:	f8dd 8038 	ldr.w	r8, [sp, #56]	; 0x38
 100c0b2:	9904      	ldr	r1, [sp, #16]
 100c0b4:	462b      	mov	r3, r5
 100c0b6:	428d      	cmp	r5, r1
 100c0b8:	bf28      	it	cs
 100c0ba:	460b      	movcs	r3, r1
 100c0bc:	461d      	mov	r5, r3
 100c0be:	e5cf      	b.n	100bc60 <_svfprintf_r+0xca8>
 100c0c0:	9603      	str	r6, [sp, #12]
 100c0c2:	f7ff bb1d 	b.w	100b700 <_svfprintf_r+0x748>
 100c0c6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100c0c8:	3b01      	subs	r3, #1
 100c0ca:	9314      	str	r3, [sp, #80]	; 0x50
 100c0cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100c0ce:	3b01      	subs	r3, #1
 100c0d0:	9311      	str	r3, [sp, #68]	; 0x44
 100c0d2:	e7b4      	b.n	100c03e <_svfprintf_r+0x1086>
 100c0d4:	aa28      	add	r2, sp, #160	; 0xa0
 100c0d6:	9908      	ldr	r1, [sp, #32]
 100c0d8:	4650      	mov	r0, sl
 100c0da:	f002 fda1 	bl	100ec20 <__ssprint_r>
 100c0de:	2800      	cmp	r0, #0
 100c0e0:	f47f accd 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c0e4:	9829      	ldr	r0, [sp, #164]	; 0xa4
 100c0e6:	f10d 09b4 	add.w	r9, sp, #180	; 0xb4
 100c0ea:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c0ec:	ab2b      	add	r3, sp, #172	; 0xac
 100c0ee:	3001      	adds	r0, #1
 100c0f0:	e517      	b.n	100bb22 <_svfprintf_r+0xb6a>
 100c0f2:	2c10      	cmp	r4, #16
 100c0f4:	9929      	ldr	r1, [sp, #164]	; 0xa4
 100c0f6:	dd1f      	ble.n	100c138 <_svfprintf_r+0x1180>
 100c0f8:	2710      	movs	r7, #16
 100c0fa:	e002      	b.n	100c102 <_svfprintf_r+0x114a>
 100c0fc:	3c10      	subs	r4, #16
 100c0fe:	2c10      	cmp	r4, #16
 100c100:	dd1a      	ble.n	100c138 <_svfprintf_r+0x1180>
 100c102:	3101      	adds	r1, #1
 100c104:	4b6f      	ldr	r3, [pc, #444]	; (100c2c4 <_svfprintf_r+0x130c>)
 100c106:	2907      	cmp	r1, #7
 100c108:	f102 0210 	add.w	r2, r2, #16
 100c10c:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c110:	e9c9 3700 	strd	r3, r7, [r9]
 100c114:	f109 0908 	add.w	r9, r9, #8
 100c118:	ddf0      	ble.n	100c0fc <_svfprintf_r+0x1144>
 100c11a:	aa28      	add	r2, sp, #160	; 0xa0
 100c11c:	4641      	mov	r1, r8
 100c11e:	4650      	mov	r0, sl
 100c120:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c124:	f002 fd7c 	bl	100ec20 <__ssprint_r>
 100c128:	2800      	cmp	r0, #0
 100c12a:	f47f aca8 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c12e:	3c10      	subs	r4, #16
 100c130:	e9dd 1229 	ldrd	r1, r2, [sp, #164]	; 0xa4
 100c134:	2c10      	cmp	r4, #16
 100c136:	dce4      	bgt.n	100c102 <_svfprintf_r+0x114a>
 100c138:	3101      	adds	r1, #1
 100c13a:	4b62      	ldr	r3, [pc, #392]	; (100c2c4 <_svfprintf_r+0x130c>)
 100c13c:	2907      	cmp	r1, #7
 100c13e:	4422      	add	r2, r4
 100c140:	e9cd 1229 	strd	r1, r2, [sp, #164]	; 0xa4
 100c144:	e9c9 3400 	strd	r3, r4, [r9]
 100c148:	f300 8337 	bgt.w	100c7ba <_svfprintf_r+0x1802>
 100c14c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100c14e:	f109 0908 	add.w	r9, r9, #8
 100c152:	781b      	ldrb	r3, [r3, #0]
 100c154:	e7a3      	b.n	100c09e <_svfprintf_r+0x10e6>
 100c156:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c158:	3201      	adds	r2, #1
 100c15a:	f641 20a0 	movw	r0, #6816	; 0x1aa0
 100c15e:	2401      	movs	r4, #1
 100c160:	3301      	adds	r3, #1
 100c162:	f2c0 1001 	movt	r0, #257	; 0x101
 100c166:	2b07      	cmp	r3, #7
 100c168:	e9c9 0400 	strd	r0, r4, [r9]
 100c16c:	922a      	str	r2, [sp, #168]	; 0xa8
 100c16e:	bfd8      	it	le
 100c170:	f109 0908 	addle.w	r9, r9, #8
 100c174:	9329      	str	r3, [sp, #164]	; 0xa4
 100c176:	f300 822c 	bgt.w	100c5d2 <_svfprintf_r+0x161a>
 100c17a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100c17c:	430b      	orrs	r3, r1
 100c17e:	f000 8338 	beq.w	100c7f2 <_svfprintf_r+0x183a>
 100c182:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c184:	9816      	ldr	r0, [sp, #88]	; 0x58
 100c186:	3301      	adds	r3, #1
 100c188:	9c17      	ldr	r4, [sp, #92]	; 0x5c
 100c18a:	2b07      	cmp	r3, #7
 100c18c:	4402      	add	r2, r0
 100c18e:	f8c9 0004 	str.w	r0, [r9, #4]
 100c192:	f8c9 4000 	str.w	r4, [r9]
 100c196:	bfd8      	it	le
 100c198:	f109 0908 	addle.w	r9, r9, #8
 100c19c:	922a      	str	r2, [sp, #168]	; 0xa8
 100c19e:	9329      	str	r3, [sp, #164]	; 0xa4
 100c1a0:	f300 8319 	bgt.w	100c7d6 <_svfprintf_r+0x181e>
 100c1a4:	2900      	cmp	r1, #0
 100c1a6:	f2c0 8397 	blt.w	100c8d8 <_svfprintf_r+0x1920>
 100c1aa:	3301      	adds	r3, #1
 100c1ac:	9912      	ldr	r1, [sp, #72]	; 0x48
 100c1ae:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100c1b0:	2b07      	cmp	r3, #7
 100c1b2:	440a      	add	r2, r1
 100c1b4:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100c1b8:	e9c9 0100 	strd	r0, r1, [r9]
 100c1bc:	f77f a8b7 	ble.w	100b32e <_svfprintf_r+0x376>
 100c1c0:	e4b9      	b.n	100bb36 <_svfprintf_r+0xb7e>
 100c1c2:	aa28      	add	r2, sp, #160	; 0xa0
 100c1c4:	9908      	ldr	r1, [sp, #32]
 100c1c6:	4650      	mov	r0, sl
 100c1c8:	f002 fd2a 	bl	100ec20 <__ssprint_r>
 100c1cc:	2800      	cmp	r0, #0
 100c1ce:	f47f ac56 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c1d2:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100c1d6:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c1da:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c1dc:	f7ff b866 	b.w	100b2ac <_svfprintf_r+0x2f4>
 100c1e0:	aa28      	add	r2, sp, #160	; 0xa0
 100c1e2:	4641      	mov	r1, r8
 100c1e4:	4650      	mov	r0, sl
 100c1e6:	f002 fd1b 	bl	100ec20 <__ssprint_r>
 100c1ea:	2800      	cmp	r0, #0
 100c1ec:	f47f ac47 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c1f0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c1f2:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c1f6:	e733      	b.n	100c060 <_svfprintf_r+0x10a8>
 100c1f8:	aa28      	add	r2, sp, #160	; 0xa0
 100c1fa:	9908      	ldr	r1, [sp, #32]
 100c1fc:	4650      	mov	r0, sl
 100c1fe:	f002 fd0f 	bl	100ec20 <__ssprint_r>
 100c202:	2800      	cmp	r0, #0
 100c204:	f47f ac3b 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c208:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c20c:	f7ff bb3e 	b.w	100b88c <_svfprintf_r+0x8d4>
 100c210:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100c212:	2208      	movs	r2, #8
 100c214:	2100      	movs	r1, #0
 100c216:	a826      	add	r0, sp, #152	; 0x98
 100c218:	9321      	str	r3, [sp, #132]	; 0x84
 100c21a:	f7fe f921 	bl	100a460 <memset>
 100c21e:	9b04      	ldr	r3, [sp, #16]
 100c220:	1c5a      	adds	r2, r3, #1
 100c222:	f000 8196 	beq.w	100c552 <_svfprintf_r+0x159a>
 100c226:	2400      	movs	r4, #0
 100c228:	9603      	str	r6, [sp, #12]
 100c22a:	f8cd 9010 	str.w	r9, [sp, #16]
 100c22e:	4626      	mov	r6, r4
 100c230:	4699      	mov	r9, r3
 100c232:	9509      	str	r5, [sp, #36]	; 0x24
 100c234:	e009      	b.n	100c24a <_svfprintf_r+0x1292>
 100c236:	f000 fcab 	bl	100cb90 <_wcrtomb_r>
 100c23a:	1833      	adds	r3, r6, r0
 100c23c:	3001      	adds	r0, #1
 100c23e:	f000 8383 	beq.w	100c948 <_svfprintf_r+0x1990>
 100c242:	454b      	cmp	r3, r9
 100c244:	dc0a      	bgt.n	100c25c <_svfprintf_r+0x12a4>
 100c246:	461e      	mov	r6, r3
 100c248:	d008      	beq.n	100c25c <_svfprintf_r+0x12a4>
 100c24a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 100c24c:	ab26      	add	r3, sp, #152	; 0x98
 100c24e:	a93b      	add	r1, sp, #236	; 0xec
 100c250:	4650      	mov	r0, sl
 100c252:	5915      	ldr	r5, [r2, r4]
 100c254:	3404      	adds	r4, #4
 100c256:	462a      	mov	r2, r5
 100c258:	2d00      	cmp	r5, #0
 100c25a:	d1ec      	bne.n	100c236 <_svfprintf_r+0x127e>
 100c25c:	9607      	str	r6, [sp, #28]
 100c25e:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100c260:	e9dd 6903 	ldrd	r6, r9, [sp, #12]
 100c264:	e183      	b.n	100c56e <_svfprintf_r+0x15b6>
 100c266:	4634      	mov	r4, r6
 100c268:	9e04      	ldr	r6, [sp, #16]
 100c26a:	460b      	mov	r3, r1
 100c26c:	3301      	adds	r3, #1
 100c26e:	4915      	ldr	r1, [pc, #84]	; (100c2c4 <_svfprintf_r+0x130c>)
 100c270:	2b07      	cmp	r3, #7
 100c272:	4422      	add	r2, r4
 100c274:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100c278:	e9c9 1400 	strd	r1, r4, [r9]
 100c27c:	f77f a857 	ble.w	100b32e <_svfprintf_r+0x376>
 100c280:	e459      	b.n	100bb36 <_svfprintf_r+0xb7e>
 100c282:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100c284:	3902      	subs	r1, #2
 100c286:	2330      	movs	r3, #48	; 0x30
 100c288:	9e03      	ldr	r6, [sp, #12]
 100c28a:	910b      	str	r1, [sp, #44]	; 0x2c
 100c28c:	f802 3c01 	strb.w	r3, [r2, #-1]
 100c290:	ab54      	add	r3, sp, #336	; 0x150
 100c292:	1a5b      	subs	r3, r3, r1
 100c294:	9307      	str	r3, [sp, #28]
 100c296:	f7fe bfe7 	b.w	100b268 <_svfprintf_r+0x2b0>
 100c29a:	aa28      	add	r2, sp, #160	; 0xa0
 100c29c:	4641      	mov	r1, r8
 100c29e:	4650      	mov	r0, sl
 100c2a0:	f002 fcbe 	bl	100ec20 <__ssprint_r>
 100c2a4:	2800      	cmp	r0, #0
 100c2a6:	f47f abea 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c2aa:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100c2ac:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c2b0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c2b2:	781b      	ldrb	r3, [r3, #0]
 100c2b4:	e6ed      	b.n	100c092 <_svfprintf_r+0x10da>
 100c2b6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100c2b8:	6812      	ldr	r2, [r2, #0]
 100c2ba:	9309      	str	r3, [sp, #36]	; 0x24
 100c2bc:	9b05      	ldr	r3, [sp, #20]
 100c2be:	6013      	str	r3, [r2, #0]
 100c2c0:	f7fe beba 	b.w	100b038 <_svfprintf_r+0x80>
 100c2c4:	01010514 	.word	0x01010514
 100c2c8:	9b03      	ldr	r3, [sp, #12]
 100c2ca:	2200      	movs	r2, #0
 100c2cc:	f8cd 901c 	str.w	r9, [sp, #28]
 100c2d0:	ae54      	add	r6, sp, #336	; 0x150
 100c2d2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 100c2d6:	970c      	str	r7, [sp, #48]	; 0x30
 100c2d8:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 100c2dc:	4691      	mov	r9, r2
 100c2de:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 100c2e2:	461f      	mov	r7, r3
 100c2e4:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 100c2e8:	e008      	b.n	100c2fc <_svfprintf_r+0x1344>
 100c2ea:	f7fc fa67 	bl	10087bc <__aeabi_uldivmod>
 100c2ee:	2d00      	cmp	r5, #0
 100c2f0:	bf08      	it	eq
 100c2f2:	2c0a      	cmpeq	r4, #10
 100c2f4:	d329      	bcc.n	100c34a <_svfprintf_r+0x1392>
 100c2f6:	4604      	mov	r4, r0
 100c2f8:	4656      	mov	r6, sl
 100c2fa:	460d      	mov	r5, r1
 100c2fc:	220a      	movs	r2, #10
 100c2fe:	2300      	movs	r3, #0
 100c300:	4620      	mov	r0, r4
 100c302:	4629      	mov	r1, r5
 100c304:	f7fc fa5a 	bl	10087bc <__aeabi_uldivmod>
 100c308:	f109 0901 	add.w	r9, r9, #1
 100c30c:	4620      	mov	r0, r4
 100c30e:	4629      	mov	r1, r5
 100c310:	f106 3aff 	add.w	sl, r6, #4294967295
 100c314:	2300      	movs	r3, #0
 100c316:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 100c31a:	220a      	movs	r2, #10
 100c31c:	f806 cc01 	strb.w	ip, [r6, #-1]
 100c320:	2f00      	cmp	r7, #0
 100c322:	d0e2      	beq.n	100c2ea <_svfprintf_r+0x1332>
 100c324:	f898 6000 	ldrb.w	r6, [r8]
 100c328:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 100c32c:	bf18      	it	ne
 100c32e:	f04f 0c01 	movne.w	ip, #1
 100c332:	454e      	cmp	r6, r9
 100c334:	bf18      	it	ne
 100c336:	f04f 0c00 	movne.w	ip, #0
 100c33a:	f1bc 0f00 	cmp.w	ip, #0
 100c33e:	d0d4      	beq.n	100c2ea <_svfprintf_r+0x1332>
 100c340:	429d      	cmp	r5, r3
 100c342:	bf08      	it	eq
 100c344:	4294      	cmpeq	r4, r2
 100c346:	f080 8285 	bcs.w	100c854 <_svfprintf_r+0x189c>
 100c34a:	4652      	mov	r2, sl
 100c34c:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
 100c350:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 100c354:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
 100c358:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 100c35c:	f8dd 901c 	ldr.w	r9, [sp, #28]
 100c360:	e9dd 780c 	ldrd	r7, r8, [sp, #48]	; 0x30
 100c364:	9e03      	ldr	r6, [sp, #12]
 100c366:	f7ff bb7d 	b.w	100ba64 <_svfprintf_r+0xaac>
 100c36a:	f103 0108 	add.w	r1, r3, #8
 100c36e:	4660      	mov	r0, ip
 100c370:	4db8      	ldr	r5, [pc, #736]	; (100c654 <_svfprintf_r+0x169c>)
 100c372:	2807      	cmp	r0, #7
 100c374:	4422      	add	r2, r4
 100c376:	605c      	str	r4, [r3, #4]
 100c378:	922a      	str	r2, [sp, #168]	; 0xa8
 100c37a:	601d      	str	r5, [r3, #0]
 100c37c:	9029      	str	r0, [sp, #164]	; 0xa4
 100c37e:	f73f aea9 	bgt.w	100c0d4 <_svfprintf_r+0x111c>
 100c382:	3001      	adds	r0, #1
 100c384:	f101 0908 	add.w	r9, r1, #8
 100c388:	460b      	mov	r3, r1
 100c38a:	f7ff bbca 	b.w	100bb22 <_svfprintf_r+0xb6a>
 100c38e:	05b5      	lsls	r5, r6, #22
 100c390:	f04f 0301 	mov.w	r3, #1
 100c394:	bf48      	it	mi
 100c396:	b2e4      	uxtbmi	r4, r4
 100c398:	2500      	movs	r5, #0
 100c39a:	f7fe bf3e 	b.w	100b21a <_svfprintf_r+0x262>
 100c39e:	05b5      	lsls	r5, r6, #22
 100c3a0:	bf45      	ittet	mi
 100c3a2:	9209      	strmi	r2, [sp, #36]	; 0x24
 100c3a4:	b2e4      	uxtbmi	r4, r4
 100c3a6:	9209      	strpl	r2, [sp, #36]	; 0x24
 100c3a8:	4633      	movmi	r3, r6
 100c3aa:	bf4e      	itee	mi
 100c3ac:	2500      	movmi	r5, #0
 100c3ae:	2500      	movpl	r5, #0
 100c3b0:	4633      	movpl	r3, r6
 100c3b2:	f7ff b96a 	b.w	100b68a <_svfprintf_r+0x6d2>
 100c3b6:	9b04      	ldr	r3, [sp, #16]
 100c3b8:	1c5a      	adds	r2, r3, #1
 100c3ba:	f000 816a 	beq.w	100c692 <_svfprintf_r+0x16da>
 100c3be:	2b00      	cmp	r3, #0
 100c3c0:	bf08      	it	eq
 100c3c2:	2c47      	cmpeq	r4, #71	; 0x47
 100c3c4:	f040 8167 	bne.w	100c696 <_svfprintf_r+0x16de>
 100c3c8:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 100c3cc:	930d      	str	r3, [sp, #52]	; 0x34
 100c3ce:	ee18 3a90 	vmov	r3, s17
 100c3d2:	2b00      	cmp	r3, #0
 100c3d4:	f04f 0301 	mov.w	r3, #1
 100c3d8:	9304      	str	r3, [sp, #16]
 100c3da:	f2c0 8311 	blt.w	100ca00 <_svfprintf_r+0x1a48>
 100c3de:	eeb0 cb48 	vmov.f64	d12, d8
 100c3e2:	461d      	mov	r5, r3
 100c3e4:	2300      	movs	r3, #0
 100c3e6:	930c      	str	r3, [sp, #48]	; 0x30
 100c3e8:	ab26      	add	r3, sp, #152	; 0x98
 100c3ea:	aa21      	add	r2, sp, #132	; 0x84
 100c3ec:	9301      	str	r3, [sp, #4]
 100c3ee:	2102      	movs	r1, #2
 100c3f0:	9200      	str	r2, [sp, #0]
 100c3f2:	ab1f      	add	r3, sp, #124	; 0x7c
 100c3f4:	462a      	mov	r2, r5
 100c3f6:	eeb0 0b4c 	vmov.f64	d0, d12
 100c3fa:	4650      	mov	r0, sl
 100c3fc:	f000 fe6c 	bl	100d0d8 <_dtoa_r>
 100c400:	2c47      	cmp	r4, #71	; 0x47
 100c402:	900b      	str	r0, [sp, #44]	; 0x2c
 100c404:	f040 8177 	bne.w	100c6f6 <_svfprintf_r+0x173e>
 100c408:	07f3      	lsls	r3, r6, #31
 100c40a:	f100 8174 	bmi.w	100c6f6 <_svfprintf_r+0x173e>
 100c40e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 100c410:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100c412:	2c47      	cmp	r4, #71	; 0x47
 100c414:	eba3 0302 	sub.w	r3, r3, r2
 100c418:	9312      	str	r3, [sp, #72]	; 0x48
 100c41a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100c41c:	9310      	str	r3, [sp, #64]	; 0x40
 100c41e:	f040 81b1 	bne.w	100c784 <_svfprintf_r+0x17cc>
 100c422:	9a04      	ldr	r2, [sp, #16]
 100c424:	f113 0f03 	cmn.w	r3, #3
 100c428:	bfa8      	it	ge
 100c42a:	429a      	cmpge	r2, r3
 100c42c:	f280 8185 	bge.w	100c73a <_svfprintf_r+0x1782>
 100c430:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 100c432:	2200      	movs	r2, #0
 100c434:	920a      	str	r2, [sp, #40]	; 0x28
 100c436:	3b02      	subs	r3, #2
 100c438:	930e      	str	r3, [sp, #56]	; 0x38
 100c43a:	f023 0420 	bic.w	r4, r3, #32
 100c43e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100c440:	2c41      	cmp	r4, #65	; 0x41
 100c442:	f103 32ff 	add.w	r2, r3, #4294967295
 100c446:	f89d 3038 	ldrb.w	r3, [sp, #56]	; 0x38
 100c44a:	921f      	str	r2, [sp, #124]	; 0x7c
 100c44c:	bf04      	itt	eq
 100c44e:	330f      	addeq	r3, #15
 100c450:	b2db      	uxtbeq	r3, r3
 100c452:	2a00      	cmp	r2, #0
 100c454:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 100c458:	bfb7      	itett	lt
 100c45a:	9b10      	ldrlt	r3, [sp, #64]	; 0x40
 100c45c:	232b      	movge	r3, #43	; 0x2b
 100c45e:	f1c3 0201 	rsblt	r2, r3, #1
 100c462:	232d      	movlt	r3, #45	; 0x2d
 100c464:	2a09      	cmp	r2, #9
 100c466:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 100c46a:	f340 82d5 	ble.w	100ca18 <_svfprintf_r+0x1a60>
 100c46e:	f10d 0c9f 	add.w	ip, sp, #159	; 0x9f
 100c472:	f246 6567 	movw	r5, #26215	; 0x6667
 100c476:	f04f 0e0a 	mov.w	lr, #10
 100c47a:	f2c6 6566 	movt	r5, #26214	; 0x6666
 100c47e:	4664      	mov	r4, ip
 100c480:	e000      	b.n	100c484 <_svfprintf_r+0x14cc>
 100c482:	460c      	mov	r4, r1
 100c484:	fb85 3002 	smull	r3, r0, r5, r2
 100c488:	17d3      	asrs	r3, r2, #31
 100c48a:	2a63      	cmp	r2, #99	; 0x63
 100c48c:	f104 31ff 	add.w	r1, r4, #4294967295
 100c490:	ebc3 03a0 	rsb	r3, r3, r0, asr #2
 100c494:	fb0e 2013 	mls	r0, lr, r3, r2
 100c498:	461a      	mov	r2, r3
 100c49a:	f100 0030 	add.w	r0, r0, #48	; 0x30
 100c49e:	f804 0c01 	strb.w	r0, [r4, #-1]
 100c4a2:	dcee      	bgt.n	100c482 <_svfprintf_r+0x14ca>
 100c4a4:	1ea2      	subs	r2, r4, #2
 100c4a6:	3330      	adds	r3, #48	; 0x30
 100c4a8:	4594      	cmp	ip, r2
 100c4aa:	b2db      	uxtb	r3, r3
 100c4ac:	f801 3c01 	strb.w	r3, [r1, #-1]
 100c4b0:	f240 831f 	bls.w	100caf2 <_svfprintf_r+0x1b3a>
 100c4b4:	f10d 028a 	add.w	r2, sp, #138	; 0x8a
 100c4b8:	e001      	b.n	100c4be <_svfprintf_r+0x1506>
 100c4ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 100c4be:	458c      	cmp	ip, r1
 100c4c0:	f802 3b01 	strb.w	r3, [r2], #1
 100c4c4:	d1f9      	bne.n	100c4ba <_svfprintf_r+0x1502>
 100c4c6:	f10d 03a1 	add.w	r3, sp, #161	; 0xa1
 100c4ca:	f10d 018a 	add.w	r1, sp, #138	; 0x8a
 100c4ce:	1b1b      	subs	r3, r3, r4
 100c4d0:	aa22      	add	r2, sp, #136	; 0x88
 100c4d2:	440b      	add	r3, r1
 100c4d4:	1a9b      	subs	r3, r3, r2
 100c4d6:	9318      	str	r3, [sp, #96]	; 0x60
 100c4d8:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100c4da:	9a18      	ldr	r2, [sp, #96]	; 0x60
 100c4dc:	2b01      	cmp	r3, #1
 100c4de:	441a      	add	r2, r3
 100c4e0:	9207      	str	r2, [sp, #28]
 100c4e2:	f340 82be 	ble.w	100ca62 <_svfprintf_r+0x1aaa>
 100c4e6:	9b07      	ldr	r3, [sp, #28]
 100c4e8:	9a16      	ldr	r2, [sp, #88]	; 0x58
 100c4ea:	4413      	add	r3, r2
 100c4ec:	9307      	str	r3, [sp, #28]
 100c4ee:	f426 6380 	bic.w	r3, r6, #1024	; 0x400
 100c4f2:	2200      	movs	r2, #0
 100c4f4:	f443 7680 	orr.w	r6, r3, #256	; 0x100
 100c4f8:	9b07      	ldr	r3, [sp, #28]
 100c4fa:	9213      	str	r2, [sp, #76]	; 0x4c
 100c4fc:	e9cd 2210 	strd	r2, r2, [sp, #64]	; 0x40
 100c500:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100c504:	9303      	str	r3, [sp, #12]
 100c506:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100c508:	2b00      	cmp	r3, #0
 100c50a:	f040 8134 	bne.w	100c776 <_svfprintf_r+0x17be>
 100c50e:	9304      	str	r3, [sp, #16]
 100c510:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100c514:	f7fe beb5 	b.w	100b282 <_svfprintf_r+0x2ca>
 100c518:	4634      	mov	r4, r6
 100c51a:	9e04      	ldr	r6, [sp, #16]
 100c51c:	460b      	mov	r3, r1
 100c51e:	3301      	adds	r3, #1
 100c520:	494c      	ldr	r1, [pc, #304]	; (100c654 <_svfprintf_r+0x169c>)
 100c522:	2b07      	cmp	r3, #7
 100c524:	4422      	add	r2, r4
 100c526:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100c52a:	e9c9 1400 	strd	r1, r4, [r9]
 100c52e:	bfd8      	it	le
 100c530:	f109 0908 	addle.w	r9, r9, #8
 100c534:	f77f ab8d 	ble.w	100bc52 <_svfprintf_r+0xc9a>
 100c538:	aa28      	add	r2, sp, #160	; 0xa0
 100c53a:	9908      	ldr	r1, [sp, #32]
 100c53c:	4650      	mov	r0, sl
 100c53e:	f002 fb6f 	bl	100ec20 <__ssprint_r>
 100c542:	2800      	cmp	r0, #0
 100c544:	f47f aa9b 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c548:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c54a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c54e:	f7ff bb80 	b.w	100bc52 <_svfprintf_r+0xc9a>
 100c552:	2300      	movs	r3, #0
 100c554:	aa26      	add	r2, sp, #152	; 0x98
 100c556:	4619      	mov	r1, r3
 100c558:	9200      	str	r2, [sp, #0]
 100c55a:	4650      	mov	r0, sl
 100c55c:	aa21      	add	r2, sp, #132	; 0x84
 100c55e:	f000 fb6d 	bl	100cc3c <_wcsrtombs_r>
 100c562:	1c43      	adds	r3, r0, #1
 100c564:	9007      	str	r0, [sp, #28]
 100c566:	f000 81ef 	beq.w	100c948 <_svfprintf_r+0x1990>
 100c56a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100c56c:	9321      	str	r3, [sp, #132]	; 0x84
 100c56e:	9b07      	ldr	r3, [sp, #28]
 100c570:	2b00      	cmp	r3, #0
 100c572:	d03b      	beq.n	100c5ec <_svfprintf_r+0x1634>
 100c574:	2b63      	cmp	r3, #99	; 0x63
 100c576:	f340 8087 	ble.w	100c688 <_svfprintf_r+0x16d0>
 100c57a:	1c59      	adds	r1, r3, #1
 100c57c:	4650      	mov	r0, sl
 100c57e:	f7fc ff53 	bl	1009428 <_malloc_r>
 100c582:	900b      	str	r0, [sp, #44]	; 0x2c
 100c584:	2800      	cmp	r0, #0
 100c586:	f000 81df 	beq.w	100c948 <_svfprintf_r+0x1990>
 100c58a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100c58c:	930a      	str	r3, [sp, #40]	; 0x28
 100c58e:	2208      	movs	r2, #8
 100c590:	2100      	movs	r1, #0
 100c592:	a826      	add	r0, sp, #152	; 0x98
 100c594:	f7fd ff64 	bl	100a460 <memset>
 100c598:	9c07      	ldr	r4, [sp, #28]
 100c59a:	ab26      	add	r3, sp, #152	; 0x98
 100c59c:	aa21      	add	r2, sp, #132	; 0x84
 100c59e:	9300      	str	r3, [sp, #0]
 100c5a0:	4650      	mov	r0, sl
 100c5a2:	4623      	mov	r3, r4
 100c5a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100c5a6:	f000 fb49 	bl	100cc3c <_wcsrtombs_r>
 100c5aa:	4284      	cmp	r4, r0
 100c5ac:	f040 8287 	bne.w	100cabe <_svfprintf_r+0x1b06>
 100c5b0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100c5b2:	2300      	movs	r3, #0
 100c5b4:	9509      	str	r5, [sp, #36]	; 0x24
 100c5b6:	9304      	str	r3, [sp, #16]
 100c5b8:	4614      	mov	r4, r2
 100c5ba:	9a07      	ldr	r2, [sp, #28]
 100c5bc:	9313      	str	r3, [sp, #76]	; 0x4c
 100c5be:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100c5c2:	54a3      	strb	r3, [r4, r2]
 100c5c4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 100c5c8:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100c5cc:	9303      	str	r3, [sp, #12]
 100c5ce:	f7fe be58 	b.w	100b282 <_svfprintf_r+0x2ca>
 100c5d2:	aa28      	add	r2, sp, #160	; 0xa0
 100c5d4:	9908      	ldr	r1, [sp, #32]
 100c5d6:	4650      	mov	r0, sl
 100c5d8:	f002 fb22 	bl	100ec20 <__ssprint_r>
 100c5dc:	2800      	cmp	r0, #0
 100c5de:	f47f aa4e 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c5e2:	991f      	ldr	r1, [sp, #124]	; 0x7c
 100c5e4:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c5e8:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c5ea:	e5c6      	b.n	100c17a <_svfprintf_r+0x11c2>
 100c5ec:	9b07      	ldr	r3, [sp, #28]
 100c5ee:	9509      	str	r5, [sp, #36]	; 0x24
 100c5f0:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100c5f4:	e9cd 3303 	strd	r3, r3, [sp, #12]
 100c5f8:	9313      	str	r3, [sp, #76]	; 0x4c
 100c5fa:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
 100c5fe:	930a      	str	r3, [sp, #40]	; 0x28
 100c600:	f7fe be3f 	b.w	100b282 <_svfprintf_r+0x2ca>
 100c604:	aa28      	add	r2, sp, #160	; 0xa0
 100c606:	9908      	ldr	r1, [sp, #32]
 100c608:	4650      	mov	r0, sl
 100c60a:	f002 fb09 	bl	100ec20 <__ssprint_r>
 100c60e:	2800      	cmp	r0, #0
 100c610:	f47f aa35 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c614:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c616:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c61a:	f7ff bb12 	b.w	100bc42 <_svfprintf_r+0xc8a>
 100c61e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100c620:	4619      	mov	r1, r3
 100c622:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100c624:	4419      	add	r1, r3
 100c626:	1b1b      	subs	r3, r3, r4
 100c628:	1b4c      	subs	r4, r1, r5
 100c62a:	429c      	cmp	r4, r3
 100c62c:	bfa8      	it	ge
 100c62e:	461c      	movge	r4, r3
 100c630:	f7ff bb48 	b.w	100bcc4 <_svfprintf_r+0xd0c>
 100c634:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100c636:	9309      	str	r3, [sp, #36]	; 0x24
 100c638:	9b05      	ldr	r3, [sp, #20]
 100c63a:	6812      	ldr	r2, [r2, #0]
 100c63c:	8013      	strh	r3, [r2, #0]
 100c63e:	f7fe bcfb 	b.w	100b038 <_svfprintf_r+0x80>
 100c642:	681c      	ldr	r4, [r3, #0]
 100c644:	9209      	str	r2, [sp, #36]	; 0x24
 100c646:	9603      	str	r6, [sp, #12]
 100c648:	17e5      	asrs	r5, r4, #31
 100c64a:	4622      	mov	r2, r4
 100c64c:	462b      	mov	r3, r5
 100c64e:	f7fe bf76 	b.w	100b53e <_svfprintf_r+0x586>
 100c652:	bf00      	nop
 100c654:	01010514 	.word	0x01010514
 100c658:	9c10      	ldr	r4, [sp, #64]	; 0x40
 100c65a:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100c65c:	9404      	str	r4, [sp, #16]
 100c65e:	f7fe faaf 	bl	100abc0 <strlen>
 100c662:	9509      	str	r5, [sp, #36]	; 0x24
 100c664:	9413      	str	r4, [sp, #76]	; 0x4c
 100c666:	9411      	str	r4, [sp, #68]	; 0x44
 100c668:	940a      	str	r4, [sp, #40]	; 0x28
 100c66a:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100c66e:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 100c672:	9007      	str	r0, [sp, #28]
 100c674:	9303      	str	r3, [sp, #12]
 100c676:	f7fe be04 	b.w	100b282 <_svfprintf_r+0x2ca>
 100c67a:	4650      	mov	r0, sl
 100c67c:	aa28      	add	r2, sp, #160	; 0xa0
 100c67e:	9908      	ldr	r1, [sp, #32]
 100c680:	f002 face 	bl	100ec20 <__ssprint_r>
 100c684:	f7fe bd8c 	b.w	100b1a0 <_svfprintf_r+0x1e8>
 100c688:	2300      	movs	r3, #0
 100c68a:	930a      	str	r3, [sp, #40]	; 0x28
 100c68c:	ab3b      	add	r3, sp, #236	; 0xec
 100c68e:	930b      	str	r3, [sp, #44]	; 0x2c
 100c690:	e77d      	b.n	100c58e <_svfprintf_r+0x15d6>
 100c692:	2306      	movs	r3, #6
 100c694:	9304      	str	r3, [sp, #16]
 100c696:	f446 7380 	orr.w	r3, r6, #256	; 0x100
 100c69a:	930d      	str	r3, [sp, #52]	; 0x34
 100c69c:	ee18 3a90 	vmov	r3, s17
 100c6a0:	2b00      	cmp	r3, #0
 100c6a2:	f2c0 81ad 	blt.w	100ca00 <_svfprintf_r+0x1a48>
 100c6a6:	eeb0 cb48 	vmov.f64	d12, d8
 100c6aa:	2300      	movs	r3, #0
 100c6ac:	930c      	str	r3, [sp, #48]	; 0x30
 100c6ae:	2c46      	cmp	r4, #70	; 0x46
 100c6b0:	f040 80f9 	bne.w	100c8a6 <_svfprintf_r+0x18ee>
 100c6b4:	ab26      	add	r3, sp, #152	; 0x98
 100c6b6:	aa21      	add	r2, sp, #132	; 0x84
 100c6b8:	9301      	str	r3, [sp, #4]
 100c6ba:	2103      	movs	r1, #3
 100c6bc:	ab1f      	add	r3, sp, #124	; 0x7c
 100c6be:	9200      	str	r2, [sp, #0]
 100c6c0:	eeb0 0b4c 	vmov.f64	d0, d12
 100c6c4:	9a04      	ldr	r2, [sp, #16]
 100c6c6:	4650      	mov	r0, sl
 100c6c8:	f000 fd06 	bl	100d0d8 <_dtoa_r>
 100c6cc:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
 100c6ce:	eeb5 cb40 	vcmp.f64	d12, #0.0
 100c6d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100c6d6:	7802      	ldrb	r2, [r0, #0]
 100c6d8:	4603      	mov	r3, r0
 100c6da:	bf14      	ite	ne
 100c6dc:	2301      	movne	r3, #1
 100c6de:	2300      	moveq	r3, #0
 100c6e0:	2a30      	cmp	r2, #48	; 0x30
 100c6e2:	bf14      	ite	ne
 100c6e4:	2300      	movne	r3, #0
 100c6e6:	f003 0301 	andeq.w	r3, r3, #1
 100c6ea:	900b      	str	r0, [sp, #44]	; 0x2c
 100c6ec:	2b00      	cmp	r3, #0
 100c6ee:	f040 81db 	bne.w	100caa8 <_svfprintf_r+0x1af0>
 100c6f2:	9b04      	ldr	r3, [sp, #16]
 100c6f4:	441d      	add	r5, r3
 100c6f6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100c6f8:	eeb5 cb40 	vcmp.f64	d12, #0.0
 100c6fc:	441d      	add	r5, r3
 100c6fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100c702:	bf08      	it	eq
 100c704:	462b      	moveq	r3, r5
 100c706:	f43f ae83 	beq.w	100c410 <_svfprintf_r+0x1458>
 100c70a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 100c70c:	42ab      	cmp	r3, r5
 100c70e:	f4bf ae7f 	bcs.w	100c410 <_svfprintf_r+0x1458>
 100c712:	2130      	movs	r1, #48	; 0x30
 100c714:	1c5a      	adds	r2, r3, #1
 100c716:	9226      	str	r2, [sp, #152]	; 0x98
 100c718:	7019      	strb	r1, [r3, #0]
 100c71a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 100c71c:	429d      	cmp	r5, r3
 100c71e:	d8f9      	bhi.n	100c714 <_svfprintf_r+0x175c>
 100c720:	e676      	b.n	100c410 <_svfprintf_r+0x1458>
 100c722:	1c59      	adds	r1, r3, #1
 100c724:	4650      	mov	r0, sl
 100c726:	f7fc fe7f 	bl	1009428 <_malloc_r>
 100c72a:	900b      	str	r0, [sp, #44]	; 0x2c
 100c72c:	2800      	cmp	r0, #0
 100c72e:	f000 810b 	beq.w	100c948 <_svfprintf_r+0x1990>
 100c732:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100c734:	930a      	str	r3, [sp, #40]	; 0x28
 100c736:	f7ff bb6a 	b.w	100be0e <_svfprintf_r+0xe56>
 100c73a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100c73c:	4619      	mov	r1, r3
 100c73e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100c740:	4299      	cmp	r1, r3
 100c742:	f300 809c 	bgt.w	100c87e <_svfprintf_r+0x18c6>
 100c746:	07f5      	lsls	r5, r6, #31
 100c748:	f140 814c 	bpl.w	100c9e4 <_svfprintf_r+0x1a2c>
 100c74c:	9a16      	ldr	r2, [sp, #88]	; 0x58
 100c74e:	4413      	add	r3, r2
 100c750:	9307      	str	r3, [sp, #28]
 100c752:	0574      	lsls	r4, r6, #21
 100c754:	d503      	bpl.n	100c75e <_svfprintf_r+0x17a6>
 100c756:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100c758:	2b00      	cmp	r3, #0
 100c75a:	f300 8118 	bgt.w	100c98e <_svfprintf_r+0x19d6>
 100c75e:	9b07      	ldr	r3, [sp, #28]
 100c760:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100c764:	9303      	str	r3, [sp, #12]
 100c766:	2367      	movs	r3, #103	; 0x67
 100c768:	930e      	str	r3, [sp, #56]	; 0x38
 100c76a:	2300      	movs	r3, #0
 100c76c:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 100c76e:	930a      	str	r3, [sp, #40]	; 0x28
 100c770:	9313      	str	r3, [sp, #76]	; 0x4c
 100c772:	9311      	str	r3, [sp, #68]	; 0x44
 100c774:	e6c7      	b.n	100c506 <_svfprintf_r+0x154e>
 100c776:	212d      	movs	r1, #45	; 0x2d
 100c778:	2300      	movs	r3, #0
 100c77a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
 100c77e:	9304      	str	r3, [sp, #16]
 100c780:	f7fe bd80 	b.w	100b284 <_svfprintf_r+0x2cc>
 100c784:	2c46      	cmp	r4, #70	; 0x46
 100c786:	f040 81b1 	bne.w	100caec <_svfprintf_r+0x1b34>
 100c78a:	9910      	ldr	r1, [sp, #64]	; 0x40
 100c78c:	f006 0301 	and.w	r3, r6, #1
 100c790:	9a04      	ldr	r2, [sp, #16]
 100c792:	2900      	cmp	r1, #0
 100c794:	ea43 0302 	orr.w	r3, r3, r2
 100c798:	f340 8167 	ble.w	100ca6a <_svfprintf_r+0x1ab2>
 100c79c:	2b00      	cmp	r3, #0
 100c79e:	f040 8134 	bne.w	100ca0a <_svfprintf_r+0x1a52>
 100c7a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100c7a4:	9307      	str	r3, [sp, #28]
 100c7a6:	2366      	movs	r3, #102	; 0x66
 100c7a8:	930e      	str	r3, [sp, #56]	; 0x38
 100c7aa:	0572      	lsls	r2, r6, #21
 100c7ac:	f100 80f1 	bmi.w	100c992 <_svfprintf_r+0x19da>
 100c7b0:	9b07      	ldr	r3, [sp, #28]
 100c7b2:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100c7b6:	9303      	str	r3, [sp, #12]
 100c7b8:	e7d7      	b.n	100c76a <_svfprintf_r+0x17b2>
 100c7ba:	aa28      	add	r2, sp, #160	; 0xa0
 100c7bc:	4641      	mov	r1, r8
 100c7be:	4650      	mov	r0, sl
 100c7c0:	f002 fa2e 	bl	100ec20 <__ssprint_r>
 100c7c4:	2800      	cmp	r0, #0
 100c7c6:	f47f a95a 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c7ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 100c7cc:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c7d0:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c7d2:	781b      	ldrb	r3, [r3, #0]
 100c7d4:	e463      	b.n	100c09e <_svfprintf_r+0x10e6>
 100c7d6:	aa28      	add	r2, sp, #160	; 0xa0
 100c7d8:	9908      	ldr	r1, [sp, #32]
 100c7da:	4650      	mov	r0, sl
 100c7dc:	f002 fa20 	bl	100ec20 <__ssprint_r>
 100c7e0:	2800      	cmp	r0, #0
 100c7e2:	f47f a94c 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c7e6:	991f      	ldr	r1, [sp, #124]	; 0x7c
 100c7e8:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c7ec:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100c7f0:	e4d8      	b.n	100c1a4 <_svfprintf_r+0x11ec>
 100c7f2:	07f0      	lsls	r0, r6, #31
 100c7f4:	f57e ad9d 	bpl.w	100b332 <_svfprintf_r+0x37a>
 100c7f8:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c7fa:	9916      	ldr	r1, [sp, #88]	; 0x58
 100c7fc:	3301      	adds	r3, #1
 100c7fe:	9817      	ldr	r0, [sp, #92]	; 0x5c
 100c800:	2b07      	cmp	r3, #7
 100c802:	440a      	add	r2, r1
 100c804:	f8c9 1004 	str.w	r1, [r9, #4]
 100c808:	f8c9 0000 	str.w	r0, [r9]
 100c80c:	922a      	str	r2, [sp, #168]	; 0xa8
 100c80e:	9329      	str	r3, [sp, #164]	; 0xa4
 100c810:	dce1      	bgt.n	100c7d6 <_svfprintf_r+0x181e>
 100c812:	f109 0908 	add.w	r9, r9, #8
 100c816:	e4c8      	b.n	100c1aa <_svfprintf_r+0x11f2>
 100c818:	aa28      	add	r2, sp, #160	; 0xa0
 100c81a:	9908      	ldr	r1, [sp, #32]
 100c81c:	4650      	mov	r0, sl
 100c81e:	f002 f9ff 	bl	100ec20 <__ssprint_r>
 100c822:	2800      	cmp	r0, #0
 100c824:	f47f a92b 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c828:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 100c82a:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c82e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c830:	f7ff ba2e 	b.w	100bc90 <_svfprintf_r+0xcd8>
 100c834:	aa28      	add	r2, sp, #160	; 0xa0
 100c836:	9908      	ldr	r1, [sp, #32]
 100c838:	4650      	mov	r0, sl
 100c83a:	f002 f9f1 	bl	100ec20 <__ssprint_r>
 100c83e:	2800      	cmp	r0, #0
 100c840:	f47f a91d 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c844:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 100c846:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c84a:	9912      	ldr	r1, [sp, #72]	; 0x48
 100c84c:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c84e:	1acb      	subs	r3, r1, r3
 100c850:	f7ff ba38 	b.w	100bcc4 <_svfprintf_r+0xd0c>
 100c854:	9a19      	ldr	r2, [sp, #100]	; 0x64
 100c856:	991a      	ldr	r1, [sp, #104]	; 0x68
 100c858:	ebaa 0a02 	sub.w	sl, sl, r2
 100c85c:	4650      	mov	r0, sl
 100c85e:	f7fe fa9d 	bl	100ad9c <strncpy>
 100c862:	f898 3001 	ldrb.w	r3, [r8, #1]
 100c866:	b10b      	cbz	r3, 100c86c <_svfprintf_r+0x18b4>
 100c868:	f108 0801 	add.w	r8, r8, #1
 100c86c:	4620      	mov	r0, r4
 100c86e:	4629      	mov	r1, r5
 100c870:	220a      	movs	r2, #10
 100c872:	2300      	movs	r3, #0
 100c874:	f7fb ffa2 	bl	10087bc <__aeabi_uldivmod>
 100c878:	f04f 0900 	mov.w	r9, #0
 100c87c:	e53b      	b.n	100c2f6 <_svfprintf_r+0x133e>
 100c87e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 100c880:	9a16      	ldr	r2, [sp, #88]	; 0x58
 100c882:	189a      	adds	r2, r3, r2
 100c884:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100c886:	9207      	str	r2, [sp, #28]
 100c888:	2b00      	cmp	r3, #0
 100c88a:	bfc4      	itt	gt
 100c88c:	2367      	movgt	r3, #103	; 0x67
 100c88e:	930e      	strgt	r3, [sp, #56]	; 0x38
 100c890:	dc8b      	bgt.n	100c7aa <_svfprintf_r+0x17f2>
 100c892:	f1c3 0301 	rsb	r3, r3, #1
 100c896:	2167      	movs	r1, #103	; 0x67
 100c898:	441a      	add	r2, r3
 100c89a:	910e      	str	r1, [sp, #56]	; 0x38
 100c89c:	9207      	str	r2, [sp, #28]
 100c89e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 100c8a2:	9303      	str	r3, [sp, #12]
 100c8a4:	e761      	b.n	100c76a <_svfprintf_r+0x17b2>
 100c8a6:	2c45      	cmp	r4, #69	; 0x45
 100c8a8:	f040 8110 	bne.w	100cacc <_svfprintf_r+0x1b14>
 100c8ac:	9b04      	ldr	r3, [sp, #16]
 100c8ae:	aa26      	add	r2, sp, #152	; 0x98
 100c8b0:	2102      	movs	r1, #2
 100c8b2:	9201      	str	r2, [sp, #4]
 100c8b4:	1c5d      	adds	r5, r3, #1
 100c8b6:	eeb0 0b4c 	vmov.f64	d0, d12
 100c8ba:	ab21      	add	r3, sp, #132	; 0x84
 100c8bc:	4650      	mov	r0, sl
 100c8be:	9300      	str	r3, [sp, #0]
 100c8c0:	462a      	mov	r2, r5
 100c8c2:	ab1f      	add	r3, sp, #124	; 0x7c
 100c8c4:	f000 fc08 	bl	100d0d8 <_dtoa_r>
 100c8c8:	900b      	str	r0, [sp, #44]	; 0x2c
 100c8ca:	e714      	b.n	100c6f6 <_svfprintf_r+0x173e>
 100c8cc:	2300      	movs	r3, #0
 100c8ce:	eeb0 0b48 	vmov.f64	d0, d8
 100c8d2:	930c      	str	r3, [sp, #48]	; 0x30
 100c8d4:	f7ff baa4 	b.w	100be20 <_svfprintf_r+0xe68>
 100c8d8:	424c      	negs	r4, r1
 100c8da:	3110      	adds	r1, #16
 100c8dc:	da1d      	bge.n	100c91a <_svfprintf_r+0x1962>
 100c8de:	2510      	movs	r5, #16
 100c8e0:	e002      	b.n	100c8e8 <_svfprintf_r+0x1930>
 100c8e2:	3c10      	subs	r4, #16
 100c8e4:	2c10      	cmp	r4, #16
 100c8e6:	dd18      	ble.n	100c91a <_svfprintf_r+0x1962>
 100c8e8:	3301      	adds	r3, #1
 100c8ea:	4985      	ldr	r1, [pc, #532]	; (100cb00 <_svfprintf_r+0x1b48>)
 100c8ec:	2b07      	cmp	r3, #7
 100c8ee:	f102 0210 	add.w	r2, r2, #16
 100c8f2:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100c8f6:	e9c9 1500 	strd	r1, r5, [r9]
 100c8fa:	f109 0908 	add.w	r9, r9, #8
 100c8fe:	ddf0      	ble.n	100c8e2 <_svfprintf_r+0x192a>
 100c900:	aa28      	add	r2, sp, #160	; 0xa0
 100c902:	9908      	ldr	r1, [sp, #32]
 100c904:	4650      	mov	r0, sl
 100c906:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c90a:	f002 f989 	bl	100ec20 <__ssprint_r>
 100c90e:	2800      	cmp	r0, #0
 100c910:	f47f a8b5 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c914:	e9dd 3229 	ldrd	r3, r2, [sp, #164]	; 0xa4
 100c918:	e7e3      	b.n	100c8e2 <_svfprintf_r+0x192a>
 100c91a:	3301      	adds	r3, #1
 100c91c:	4978      	ldr	r1, [pc, #480]	; (100cb00 <_svfprintf_r+0x1b48>)
 100c91e:	2b07      	cmp	r3, #7
 100c920:	4422      	add	r2, r4
 100c922:	e9cd 3229 	strd	r3, r2, [sp, #164]	; 0xa4
 100c926:	e9c9 1400 	strd	r1, r4, [r9]
 100c92a:	f77f af72 	ble.w	100c812 <_svfprintf_r+0x185a>
 100c92e:	aa28      	add	r2, sp, #160	; 0xa0
 100c930:	9908      	ldr	r1, [sp, #32]
 100c932:	4650      	mov	r0, sl
 100c934:	f002 f974 	bl	100ec20 <__ssprint_r>
 100c938:	2800      	cmp	r0, #0
 100c93a:	f47f a8a0 	bne.w	100ba7e <_svfprintf_r+0xac6>
 100c93e:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 100c940:	f10d 09ac 	add.w	r9, sp, #172	; 0xac
 100c944:	9b29      	ldr	r3, [sp, #164]	; 0xa4
 100c946:	e430      	b.n	100c1aa <_svfprintf_r+0x11f2>
 100c948:	9a08      	ldr	r2, [sp, #32]
 100c94a:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 100c94e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 100c952:	8193      	strh	r3, [r2, #12]
 100c954:	f7fe bc27 	b.w	100b1a6 <_svfprintf_r+0x1ee>
 100c958:	9526      	str	r5, [sp, #152]	; 0x98
 100c95a:	4619      	mov	r1, r3
 100c95c:	7bc5      	ldrb	r5, [r0, #15]
 100c95e:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 100c962:	4295      	cmp	r5, r2
 100c964:	d10a      	bne.n	100c97c <_svfprintf_r+0x19c4>
 100c966:	f04f 0c30 	mov.w	ip, #48	; 0x30
 100c96a:	f801 cc01 	strb.w	ip, [r1, #-1]
 100c96e:	9926      	ldr	r1, [sp, #152]	; 0x98
 100c970:	1e4a      	subs	r2, r1, #1
 100c972:	9226      	str	r2, [sp, #152]	; 0x98
 100c974:	f811 2c01 	ldrb.w	r2, [r1, #-1]
 100c978:	4295      	cmp	r5, r2
 100c97a:	d0f6      	beq.n	100c96a <_svfprintf_r+0x19b2>
 100c97c:	2a39      	cmp	r2, #57	; 0x39
 100c97e:	bf16      	itet	ne
 100c980:	3201      	addne	r2, #1
 100c982:	7a82      	ldrbeq	r2, [r0, #10]
 100c984:	b2d2      	uxtbne	r2, r2
 100c986:	f801 2c01 	strb.w	r2, [r1, #-1]
 100c98a:	f7ff ba9a 	b.w	100bec2 <_svfprintf_r+0xf0a>
 100c98e:	2367      	movs	r3, #103	; 0x67
 100c990:	930e      	str	r3, [sp, #56]	; 0x38
 100c992:	9814      	ldr	r0, [sp, #80]	; 0x50
 100c994:	2200      	movs	r2, #0
 100c996:	9213      	str	r2, [sp, #76]	; 0x4c
 100c998:	9211      	str	r2, [sp, #68]	; 0x44
 100c99a:	7803      	ldrb	r3, [r0, #0]
 100c99c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 100c99e:	2bff      	cmp	r3, #255	; 0xff
 100c9a0:	d00b      	beq.n	100c9ba <_svfprintf_r+0x1a02>
 100c9a2:	4293      	cmp	r3, r2
 100c9a4:	da09      	bge.n	100c9ba <_svfprintf_r+0x1a02>
 100c9a6:	7841      	ldrb	r1, [r0, #1]
 100c9a8:	1ad2      	subs	r2, r2, r3
 100c9aa:	b1b9      	cbz	r1, 100c9dc <_svfprintf_r+0x1a24>
 100c9ac:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100c9ae:	3001      	adds	r0, #1
 100c9b0:	3301      	adds	r3, #1
 100c9b2:	9311      	str	r3, [sp, #68]	; 0x44
 100c9b4:	460b      	mov	r3, r1
 100c9b6:	2bff      	cmp	r3, #255	; 0xff
 100c9b8:	d1f3      	bne.n	100c9a2 <_svfprintf_r+0x19ea>
 100c9ba:	9210      	str	r2, [sp, #64]	; 0x40
 100c9bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100c9be:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 100c9c0:	9907      	ldr	r1, [sp, #28]
 100c9c2:	4413      	add	r3, r2
 100c9c4:	2200      	movs	r2, #0
 100c9c6:	920a      	str	r2, [sp, #40]	; 0x28
 100c9c8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 100c9ca:	9014      	str	r0, [sp, #80]	; 0x50
 100c9cc:	9e0d      	ldr	r6, [sp, #52]	; 0x34
 100c9ce:	fb02 1303 	mla	r3, r2, r3, r1
 100c9d2:	9307      	str	r3, [sp, #28]
 100c9d4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100c9d8:	9303      	str	r3, [sp, #12]
 100c9da:	e594      	b.n	100c506 <_svfprintf_r+0x154e>
 100c9dc:	9913      	ldr	r1, [sp, #76]	; 0x4c
 100c9de:	3101      	adds	r1, #1
 100c9e0:	9113      	str	r1, [sp, #76]	; 0x4c
 100c9e2:	e7dc      	b.n	100c99e <_svfprintf_r+0x19e6>
 100c9e4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100c9e6:	9307      	str	r3, [sp, #28]
 100c9e8:	e6b3      	b.n	100c752 <_svfprintf_r+0x179a>
 100c9ea:	9b04      	ldr	r3, [sp, #16]
 100c9ec:	9509      	str	r5, [sp, #36]	; 0x24
 100c9ee:	9004      	str	r0, [sp, #16]
 100c9f0:	9303      	str	r3, [sp, #12]
 100c9f2:	9307      	str	r3, [sp, #28]
 100c9f4:	9013      	str	r0, [sp, #76]	; 0x4c
 100c9f6:	9011      	str	r0, [sp, #68]	; 0x44
 100c9f8:	f89d 1077 	ldrb.w	r1, [sp, #119]	; 0x77
 100c9fc:	f7fe bc41 	b.w	100b282 <_svfprintf_r+0x2ca>
 100ca00:	232d      	movs	r3, #45	; 0x2d
 100ca02:	eeb1 cb48 	vneg.f64	d12, d8
 100ca06:	930c      	str	r3, [sp, #48]	; 0x30
 100ca08:	e651      	b.n	100c6ae <_svfprintf_r+0x16f6>
 100ca0a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 100ca0c:	18cb      	adds	r3, r1, r3
 100ca0e:	2166      	movs	r1, #102	; 0x66
 100ca10:	441a      	add	r2, r3
 100ca12:	910e      	str	r1, [sp, #56]	; 0x38
 100ca14:	9207      	str	r2, [sp, #28]
 100ca16:	e6c8      	b.n	100c7aa <_svfprintf_r+0x17f2>
 100ca18:	2c41      	cmp	r4, #65	; 0x41
 100ca1a:	a922      	add	r1, sp, #136	; 0x88
 100ca1c:	bf08      	it	eq
 100ca1e:	f10d 038a 	addeq.w	r3, sp, #138	; 0x8a
 100ca22:	f102 0230 	add.w	r2, r2, #48	; 0x30
 100ca26:	bf1e      	ittt	ne
 100ca28:	2330      	movne	r3, #48	; 0x30
 100ca2a:	f88d 308a 	strbne.w	r3, [sp, #138]	; 0x8a
 100ca2e:	f10d 038b 	addne.w	r3, sp, #139	; 0x8b
 100ca32:	f803 2b01 	strb.w	r2, [r3], #1
 100ca36:	1a5b      	subs	r3, r3, r1
 100ca38:	9318      	str	r3, [sp, #96]	; 0x60
 100ca3a:	e54d      	b.n	100c4d8 <_svfprintf_r+0x1520>
 100ca3c:	ee18 3a90 	vmov	r3, s17
 100ca40:	f641 2480 	movw	r4, #6784	; 0x1a80
 100ca44:	f2c0 1401 	movt	r4, #257	; 0x101
 100ca48:	2b00      	cmp	r3, #0
 100ca4a:	f641 237c 	movw	r3, #6780	; 0x1a7c
 100ca4e:	f2c0 1301 	movt	r3, #257	; 0x101
 100ca52:	bfb6      	itet	lt
 100ca54:	212d      	movlt	r1, #45	; 0x2d
 100ca56:	f89d 1077 	ldrbge.w	r1, [sp, #119]	; 0x77
 100ca5a:	f88d 1077 	strblt.w	r1, [sp, #119]	; 0x77
 100ca5e:	f7fe bec2 	b.w	100b7e6 <_svfprintf_r+0x82e>
 100ca62:	07f3      	lsls	r3, r6, #31
 100ca64:	f57f ad43 	bpl.w	100c4ee <_svfprintf_r+0x1536>
 100ca68:	e53d      	b.n	100c4e6 <_svfprintf_r+0x152e>
 100ca6a:	b92b      	cbnz	r3, 100ca78 <_svfprintf_r+0x1ac0>
 100ca6c:	2301      	movs	r3, #1
 100ca6e:	2266      	movs	r2, #102	; 0x66
 100ca70:	9303      	str	r3, [sp, #12]
 100ca72:	920e      	str	r2, [sp, #56]	; 0x38
 100ca74:	9307      	str	r3, [sp, #28]
 100ca76:	e678      	b.n	100c76a <_svfprintf_r+0x17b2>
 100ca78:	9b16      	ldr	r3, [sp, #88]	; 0x58
 100ca7a:	2266      	movs	r2, #102	; 0x66
 100ca7c:	920e      	str	r2, [sp, #56]	; 0x38
 100ca7e:	9a04      	ldr	r2, [sp, #16]
 100ca80:	3301      	adds	r3, #1
 100ca82:	441a      	add	r2, r3
 100ca84:	9207      	str	r2, [sp, #28]
 100ca86:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 100ca8a:	9303      	str	r3, [sp, #12]
 100ca8c:	e66d      	b.n	100c76a <_svfprintf_r+0x17b2>
 100ca8e:	4649      	mov	r1, r9
 100ca90:	e46e      	b.n	100c370 <_svfprintf_r+0x13b8>
 100ca92:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100ca94:	787b      	ldrb	r3, [r7, #1]
 100ca96:	460f      	mov	r7, r1
 100ca98:	f852 0b04 	ldr.w	r0, [r2], #4
 100ca9c:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 100caa0:	9209      	str	r2, [sp, #36]	; 0x24
 100caa2:	9104      	str	r1, [sp, #16]
 100caa4:	f7fe baf3 	b.w	100b08e <_svfprintf_r+0xd6>
 100caa8:	9b04      	ldr	r3, [sp, #16]
 100caaa:	f1c3 0501 	rsb	r5, r3, #1
 100caae:	951f      	str	r5, [sp, #124]	; 0x7c
 100cab0:	e61f      	b.n	100c6f2 <_svfprintf_r+0x173a>
 100cab2:	9603      	str	r6, [sp, #12]
 100cab4:	f7fe be0c 	b.w	100b6d0 <_svfprintf_r+0x718>
 100cab8:	9603      	str	r6, [sp, #12]
 100caba:	f7fe bd94 	b.w	100b5e6 <_svfprintf_r+0x62e>
 100cabe:	9a08      	ldr	r2, [sp, #32]
 100cac0:	8993      	ldrh	r3, [r2, #12]
 100cac2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 100cac6:	8193      	strh	r3, [r2, #12]
 100cac8:	f7fe bfd9 	b.w	100ba7e <_svfprintf_r+0xac6>
 100cacc:	9d04      	ldr	r5, [sp, #16]
 100cace:	e48b      	b.n	100c3e8 <_svfprintf_r+0x1430>
 100cad0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100cad2:	9912      	ldr	r1, [sp, #72]	; 0x48
 100cad4:	440b      	add	r3, r1
 100cad6:	9304      	str	r3, [sp, #16]
 100cad8:	f7ff baeb 	b.w	100c0b2 <_svfprintf_r+0x10fa>
 100cadc:	230c      	movs	r3, #12
 100cade:	f04f 32ff 	mov.w	r2, #4294967295
 100cae2:	f8ca 3000 	str.w	r3, [sl]
 100cae6:	9205      	str	r2, [sp, #20]
 100cae8:	f7fe bb64 	b.w	100b1b4 <_svfprintf_r+0x1fc>
 100caec:	2300      	movs	r3, #0
 100caee:	930a      	str	r3, [sp, #40]	; 0x28
 100caf0:	e4a5      	b.n	100c43e <_svfprintf_r+0x1486>
 100caf2:	2302      	movs	r3, #2
 100caf4:	9318      	str	r3, [sp, #96]	; 0x60
 100caf6:	e4ef      	b.n	100c4d8 <_svfprintf_r+0x1520>
 100caf8:	4633      	mov	r3, r6
 100cafa:	f7fe bdb1 	b.w	100b660 <_svfprintf_r+0x6a8>
 100cafe:	bf00      	nop
 100cb00:	01010514 	.word	0x01010514

0100cb04 <_vsnprintf_r>:
 100cb04:	b530      	push	{r4, r5, lr}
 100cb06:	1e14      	subs	r4, r2, #0
 100cb08:	4605      	mov	r5, r0
 100cb0a:	b09b      	sub	sp, #108	; 0x6c
 100cb0c:	bfbe      	ittt	lt
 100cb0e:	238b      	movlt	r3, #139	; 0x8b
 100cb10:	f04f 30ff 	movlt.w	r0, #4294967295
 100cb14:	602b      	strlt	r3, [r5, #0]
 100cb16:	db15      	blt.n	100cb44 <_vsnprintf_r+0x40>
 100cb18:	461a      	mov	r2, r3
 100cb1a:	9100      	str	r1, [sp, #0]
 100cb1c:	f44f 7302 	mov.w	r3, #520	; 0x208
 100cb20:	9104      	str	r1, [sp, #16]
 100cb22:	f8ad 300c 	strh.w	r3, [sp, #12]
 100cb26:	4669      	mov	r1, sp
 100cb28:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 100cb2a:	d10d      	bne.n	100cb48 <_vsnprintf_r+0x44>
 100cb2c:	9402      	str	r4, [sp, #8]
 100cb2e:	9405      	str	r4, [sp, #20]
 100cb30:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100cb34:	f8ad 400e 	strh.w	r4, [sp, #14]
 100cb38:	f7fe fa3e 	bl	100afb8 <_svfprintf_r>
 100cb3c:	1c43      	adds	r3, r0, #1
 100cb3e:	da01      	bge.n	100cb44 <_vsnprintf_r+0x40>
 100cb40:	238b      	movs	r3, #139	; 0x8b
 100cb42:	602b      	str	r3, [r5, #0]
 100cb44:	b01b      	add	sp, #108	; 0x6c
 100cb46:	bd30      	pop	{r4, r5, pc}
 100cb48:	3c01      	subs	r4, #1
 100cb4a:	9402      	str	r4, [sp, #8]
 100cb4c:	9405      	str	r4, [sp, #20]
 100cb4e:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100cb52:	f8ad 400e 	strh.w	r4, [sp, #14]
 100cb56:	f7fe fa2f 	bl	100afb8 <_svfprintf_r>
 100cb5a:	1c42      	adds	r2, r0, #1
 100cb5c:	f04f 0200 	mov.w	r2, #0
 100cb60:	bfbc      	itt	lt
 100cb62:	238b      	movlt	r3, #139	; 0x8b
 100cb64:	602b      	strlt	r3, [r5, #0]
 100cb66:	9b00      	ldr	r3, [sp, #0]
 100cb68:	701a      	strb	r2, [r3, #0]
 100cb6a:	b01b      	add	sp, #108	; 0x6c
 100cb6c:	bd30      	pop	{r4, r5, pc}
 100cb6e:	bf00      	nop

0100cb70 <vsnprintf>:
 100cb70:	b510      	push	{r4, lr}
 100cb72:	f641 6488 	movw	r4, #7816	; 0x1e88
 100cb76:	b082      	sub	sp, #8
 100cb78:	f2c0 1401 	movt	r4, #257	; 0x101
 100cb7c:	9300      	str	r3, [sp, #0]
 100cb7e:	4613      	mov	r3, r2
 100cb80:	460a      	mov	r2, r1
 100cb82:	4601      	mov	r1, r0
 100cb84:	6820      	ldr	r0, [r4, #0]
 100cb86:	f7ff ffbd 	bl	100cb04 <_vsnprintf_r>
 100cb8a:	b002      	add	sp, #8
 100cb8c:	bd10      	pop	{r4, pc}
 100cb8e:	bf00      	nop

0100cb90 <_wcrtomb_r>:
 100cb90:	b570      	push	{r4, r5, r6, lr}
 100cb92:	4605      	mov	r5, r0
 100cb94:	b084      	sub	sp, #16
 100cb96:	f500 748a 	add.w	r4, r0, #276	; 0x114
 100cb9a:	b103      	cbz	r3, 100cb9e <_wcrtomb_r+0xe>
 100cb9c:	461c      	mov	r4, r3
 100cb9e:	f641 6388 	movw	r3, #7816	; 0x1e88
 100cba2:	f2c0 1301 	movt	r3, #257	; 0x101
 100cba6:	681b      	ldr	r3, [r3, #0]
 100cba8:	6b58      	ldr	r0, [r3, #52]	; 0x34
 100cbaa:	f242 23b8 	movw	r3, #8888	; 0x22b8
 100cbae:	f2c0 1301 	movt	r3, #257	; 0x101
 100cbb2:	2800      	cmp	r0, #0
 100cbb4:	bf08      	it	eq
 100cbb6:	4618      	moveq	r0, r3
 100cbb8:	b161      	cbz	r1, 100cbd4 <_wcrtomb_r+0x44>
 100cbba:	f8d0 60e0 	ldr.w	r6, [r0, #224]	; 0xe0
 100cbbe:	4623      	mov	r3, r4
 100cbc0:	4628      	mov	r0, r5
 100cbc2:	47b0      	blx	r6
 100cbc4:	1c43      	adds	r3, r0, #1
 100cbc6:	bf01      	itttt	eq
 100cbc8:	2200      	moveq	r2, #0
 100cbca:	238a      	moveq	r3, #138	; 0x8a
 100cbcc:	6022      	streq	r2, [r4, #0]
 100cbce:	602b      	streq	r3, [r5, #0]
 100cbd0:	b004      	add	sp, #16
 100cbd2:	bd70      	pop	{r4, r5, r6, pc}
 100cbd4:	460a      	mov	r2, r1
 100cbd6:	f8d0 60e0 	ldr.w	r6, [r0, #224]	; 0xe0
 100cbda:	4623      	mov	r3, r4
 100cbdc:	a901      	add	r1, sp, #4
 100cbde:	4628      	mov	r0, r5
 100cbe0:	47b0      	blx	r6
 100cbe2:	e7ef      	b.n	100cbc4 <_wcrtomb_r+0x34>

0100cbe4 <wcrtomb>:
 100cbe4:	f641 6388 	movw	r3, #7816	; 0x1e88
 100cbe8:	f2c0 1301 	movt	r3, #257	; 0x101
 100cbec:	b570      	push	{r4, r5, r6, lr}
 100cbee:	b084      	sub	sp, #16
 100cbf0:	681d      	ldr	r5, [r3, #0]
 100cbf2:	f505 768a 	add.w	r6, r5, #276	; 0x114
 100cbf6:	b102      	cbz	r2, 100cbfa <wcrtomb+0x16>
 100cbf8:	4616      	mov	r6, r2
 100cbfa:	6b6c      	ldr	r4, [r5, #52]	; 0x34
 100cbfc:	f242 23b8 	movw	r3, #8888	; 0x22b8
 100cc00:	f2c0 1301 	movt	r3, #257	; 0x101
 100cc04:	2c00      	cmp	r4, #0
 100cc06:	bf08      	it	eq
 100cc08:	461c      	moveq	r4, r3
 100cc0a:	b170      	cbz	r0, 100cc2a <wcrtomb+0x46>
 100cc0c:	460a      	mov	r2, r1
 100cc0e:	4633      	mov	r3, r6
 100cc10:	4601      	mov	r1, r0
 100cc12:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 100cc16:	4628      	mov	r0, r5
 100cc18:	47a0      	blx	r4
 100cc1a:	1c43      	adds	r3, r0, #1
 100cc1c:	bf01      	itttt	eq
 100cc1e:	2200      	moveq	r2, #0
 100cc20:	238a      	moveq	r3, #138	; 0x8a
 100cc22:	6032      	streq	r2, [r6, #0]
 100cc24:	602b      	streq	r3, [r5, #0]
 100cc26:	b004      	add	sp, #16
 100cc28:	bd70      	pop	{r4, r5, r6, pc}
 100cc2a:	4602      	mov	r2, r0
 100cc2c:	4633      	mov	r3, r6
 100cc2e:	a901      	add	r1, sp, #4
 100cc30:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 100cc34:	4628      	mov	r0, r5
 100cc36:	47a0      	blx	r4
 100cc38:	e7ef      	b.n	100cc1a <wcrtomb+0x36>
 100cc3a:	bf00      	nop

0100cc3c <_wcsrtombs_r>:
 100cc3c:	b510      	push	{r4, lr}
 100cc3e:	b082      	sub	sp, #8
 100cc40:	9c04      	ldr	r4, [sp, #16]
 100cc42:	9300      	str	r3, [sp, #0]
 100cc44:	f04f 33ff 	mov.w	r3, #4294967295
 100cc48:	9401      	str	r4, [sp, #4]
 100cc4a:	f002 ffab 	bl	100fba4 <_wcsnrtombs_r>
 100cc4e:	b002      	add	sp, #8
 100cc50:	bd10      	pop	{r4, pc}
 100cc52:	bf00      	nop

0100cc54 <wcsrtombs>:
 100cc54:	b510      	push	{r4, lr}
 100cc56:	f641 6488 	movw	r4, #7816	; 0x1e88
 100cc5a:	b082      	sub	sp, #8
 100cc5c:	f2c0 1401 	movt	r4, #257	; 0x101
 100cc60:	9200      	str	r2, [sp, #0]
 100cc62:	460a      	mov	r2, r1
 100cc64:	9301      	str	r3, [sp, #4]
 100cc66:	4601      	mov	r1, r0
 100cc68:	f04f 33ff 	mov.w	r3, #4294967295
 100cc6c:	6820      	ldr	r0, [r4, #0]
 100cc6e:	f002 ff99 	bl	100fba4 <_wcsnrtombs_r>
 100cc72:	b002      	add	sp, #8
 100cc74:	bd10      	pop	{r4, pc}
 100cc76:	bf00      	nop

0100cc78 <_wctomb_r>:
 100cc78:	b430      	push	{r4, r5}
 100cc7a:	f641 6488 	movw	r4, #7816	; 0x1e88
 100cc7e:	f2c0 1401 	movt	r4, #257	; 0x101
 100cc82:	f242 25b8 	movw	r5, #8888	; 0x22b8
 100cc86:	f2c0 1501 	movt	r5, #257	; 0x101
 100cc8a:	6824      	ldr	r4, [r4, #0]
 100cc8c:	6b64      	ldr	r4, [r4, #52]	; 0x34
 100cc8e:	2c00      	cmp	r4, #0
 100cc90:	bf08      	it	eq
 100cc92:	462c      	moveq	r4, r5
 100cc94:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
 100cc98:	46a4      	mov	ip, r4
 100cc9a:	bc30      	pop	{r4, r5}
 100cc9c:	4760      	bx	ip
 100cc9e:	bf00      	nop

0100cca0 <__ascii_wctomb>:
 100cca0:	b141      	cbz	r1, 100ccb4 <__ascii_wctomb+0x14>
 100cca2:	2aff      	cmp	r2, #255	; 0xff
 100cca4:	bf95      	itete	ls
 100cca6:	700a      	strbls	r2, [r1, #0]
 100cca8:	f04f 31ff 	movhi.w	r1, #4294967295
 100ccac:	2101      	movls	r1, #1
 100ccae:	238a      	movhi	r3, #138	; 0x8a
 100ccb0:	bf88      	it	hi
 100ccb2:	6003      	strhi	r3, [r0, #0]
 100ccb4:	4608      	mov	r0, r1
 100ccb6:	4770      	bx	lr

0100ccb8 <__utf8_wctomb>:
 100ccb8:	b3c1      	cbz	r1, 100cd2c <__utf8_wctomb+0x74>
 100ccba:	2a7f      	cmp	r2, #127	; 0x7f
 100ccbc:	bf9c      	itt	ls
 100ccbe:	700a      	strbls	r2, [r1, #0]
 100ccc0:	2301      	movls	r3, #1
 100ccc2:	d931      	bls.n	100cd28 <__utf8_wctomb+0x70>
 100ccc4:	f1a2 0380 	sub.w	r3, r2, #128	; 0x80
 100ccc8:	f5b3 6ff0 	cmp.w	r3, #1920	; 0x780
 100cccc:	d322      	bcc.n	100cd14 <__utf8_wctomb+0x5c>
 100ccce:	f5a2 6300 	sub.w	r3, r2, #2048	; 0x800
 100ccd2:	f5b3 4f78 	cmp.w	r3, #63488	; 0xf800
 100ccd6:	d32c      	bcc.n	100cd32 <__utf8_wctomb+0x7a>
 100ccd8:	f5a2 3380 	sub.w	r3, r2, #65536	; 0x10000
 100ccdc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 100cce0:	d237      	bcs.n	100cd52 <__utf8_wctomb+0x9a>
 100cce2:	f3c2 1385 	ubfx	r3, r2, #6, #6
 100cce6:	f3c2 3005 	ubfx	r0, r2, #12, #6
 100ccea:	b410      	push	{r4}
 100ccec:	f063 037f 	orn	r3, r3, #127	; 0x7f
 100ccf0:	0c94      	lsrs	r4, r2, #18
 100ccf2:	708b      	strb	r3, [r1, #2]
 100ccf4:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100ccf8:	2304      	movs	r3, #4
 100ccfa:	f064 040f 	orn	r4, r4, #15
 100ccfe:	f060 007f 	orn	r0, r0, #127	; 0x7f
 100cd02:	700c      	strb	r4, [r1, #0]
 100cd04:	f062 027f 	orn	r2, r2, #127	; 0x7f
 100cd08:	7048      	strb	r0, [r1, #1]
 100cd0a:	4618      	mov	r0, r3
 100cd0c:	70ca      	strb	r2, [r1, #3]
 100cd0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 100cd12:	4770      	bx	lr
 100cd14:	0993      	lsrs	r3, r2, #6
 100cd16:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100cd1a:	f063 033f 	orn	r3, r3, #63	; 0x3f
 100cd1e:	700b      	strb	r3, [r1, #0]
 100cd20:	2302      	movs	r3, #2
 100cd22:	f062 027f 	orn	r2, r2, #127	; 0x7f
 100cd26:	704a      	strb	r2, [r1, #1]
 100cd28:	4618      	mov	r0, r3
 100cd2a:	4770      	bx	lr
 100cd2c:	460b      	mov	r3, r1
 100cd2e:	4618      	mov	r0, r3
 100cd30:	4770      	bx	lr
 100cd32:	0b10      	lsrs	r0, r2, #12
 100cd34:	f3c2 1385 	ubfx	r3, r2, #6, #6
 100cd38:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 100cd3c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 100cd40:	f060 001f 	orn	r0, r0, #31
 100cd44:	704b      	strb	r3, [r1, #1]
 100cd46:	f062 027f 	orn	r2, r2, #127	; 0x7f
 100cd4a:	7008      	strb	r0, [r1, #0]
 100cd4c:	2303      	movs	r3, #3
 100cd4e:	708a      	strb	r2, [r1, #2]
 100cd50:	e7ea      	b.n	100cd28 <__utf8_wctomb+0x70>
 100cd52:	228a      	movs	r2, #138	; 0x8a
 100cd54:	f04f 33ff 	mov.w	r3, #4294967295
 100cd58:	6002      	str	r2, [r0, #0]
 100cd5a:	e7e5      	b.n	100cd28 <__utf8_wctomb+0x70>

0100cd5c <__sjis_wctomb>:
 100cd5c:	b2d3      	uxtb	r3, r2
 100cd5e:	f3c2 2207 	ubfx	r2, r2, #8, #8
 100cd62:	b1e9      	cbz	r1, 100cda0 <__sjis_wctomb+0x44>
 100cd64:	b1c2      	cbz	r2, 100cd98 <__sjis_wctomb+0x3c>
 100cd66:	b430      	push	{r4, r5}
 100cd68:	f102 057f 	add.w	r5, r2, #127	; 0x7f
 100cd6c:	f102 0420 	add.w	r4, r2, #32
 100cd70:	b2ed      	uxtb	r5, r5
 100cd72:	b2e4      	uxtb	r4, r4
 100cd74:	2c0f      	cmp	r4, #15
 100cd76:	bf88      	it	hi
 100cd78:	2d1e      	cmphi	r5, #30
 100cd7a:	d814      	bhi.n	100cda6 <__sjis_wctomb+0x4a>
 100cd7c:	f1a3 0440 	sub.w	r4, r3, #64	; 0x40
 100cd80:	f083 0580 	eor.w	r5, r3, #128	; 0x80
 100cd84:	2d7c      	cmp	r5, #124	; 0x7c
 100cd86:	bf88      	it	hi
 100cd88:	2c3e      	cmphi	r4, #62	; 0x3e
 100cd8a:	d80c      	bhi.n	100cda6 <__sjis_wctomb+0x4a>
 100cd8c:	700a      	strb	r2, [r1, #0]
 100cd8e:	2202      	movs	r2, #2
 100cd90:	704b      	strb	r3, [r1, #1]
 100cd92:	4610      	mov	r0, r2
 100cd94:	bc30      	pop	{r4, r5}
 100cd96:	4770      	bx	lr
 100cd98:	2201      	movs	r2, #1
 100cd9a:	700b      	strb	r3, [r1, #0]
 100cd9c:	4610      	mov	r0, r2
 100cd9e:	4770      	bx	lr
 100cda0:	460a      	mov	r2, r1
 100cda2:	4610      	mov	r0, r2
 100cda4:	4770      	bx	lr
 100cda6:	238a      	movs	r3, #138	; 0x8a
 100cda8:	f04f 32ff 	mov.w	r2, #4294967295
 100cdac:	6003      	str	r3, [r0, #0]
 100cdae:	e7f0      	b.n	100cd92 <__sjis_wctomb+0x36>

0100cdb0 <__eucjp_wctomb>:
 100cdb0:	b2d3      	uxtb	r3, r2
 100cdb2:	f3c2 2207 	ubfx	r2, r2, #8, #8
 100cdb6:	b381      	cbz	r1, 100ce1a <__eucjp_wctomb+0x6a>
 100cdb8:	b18a      	cbz	r2, 100cdde <__eucjp_wctomb+0x2e>
 100cdba:	b430      	push	{r4, r5}
 100cdbc:	f102 045f 	add.w	r4, r2, #95	; 0x5f
 100cdc0:	f102 0572 	add.w	r5, r2, #114	; 0x72
 100cdc4:	b2e4      	uxtb	r4, r4
 100cdc6:	b2ed      	uxtb	r5, r5
 100cdc8:	2c5d      	cmp	r4, #93	; 0x5d
 100cdca:	bf88      	it	hi
 100cdcc:	2d01      	cmphi	r5, #1
 100cdce:	d90a      	bls.n	100cde6 <__eucjp_wctomb+0x36>
 100cdd0:	f04f 32ff 	mov.w	r2, #4294967295
 100cdd4:	238a      	movs	r3, #138	; 0x8a
 100cdd6:	6003      	str	r3, [r0, #0]
 100cdd8:	4610      	mov	r0, r2
 100cdda:	bc30      	pop	{r4, r5}
 100cddc:	4770      	bx	lr
 100cdde:	2201      	movs	r2, #1
 100cde0:	700b      	strb	r3, [r1, #0]
 100cde2:	4610      	mov	r0, r2
 100cde4:	4770      	bx	lr
 100cde6:	f103 055f 	add.w	r5, r3, #95	; 0x5f
 100cdea:	b2ed      	uxtb	r5, r5
 100cdec:	2d5d      	cmp	r5, #93	; 0x5d
 100cdee:	bf9e      	ittt	ls
 100cdf0:	700a      	strbls	r2, [r1, #0]
 100cdf2:	704b      	strbls	r3, [r1, #1]
 100cdf4:	2202      	movls	r2, #2
 100cdf6:	d9ef      	bls.n	100cdd8 <__eucjp_wctomb+0x28>
 100cdf8:	2c5d      	cmp	r4, #93	; 0x5d
 100cdfa:	d8e9      	bhi.n	100cdd0 <__eucjp_wctomb+0x20>
 100cdfc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 100ce00:	f103 045f 	add.w	r4, r3, #95	; 0x5f
 100ce04:	b2e4      	uxtb	r4, r4
 100ce06:	2c5d      	cmp	r4, #93	; 0x5d
 100ce08:	d8e2      	bhi.n	100cdd0 <__eucjp_wctomb+0x20>
 100ce0a:	704a      	strb	r2, [r1, #1]
 100ce0c:	2203      	movs	r2, #3
 100ce0e:	208f      	movs	r0, #143	; 0x8f
 100ce10:	708b      	strb	r3, [r1, #2]
 100ce12:	7008      	strb	r0, [r1, #0]
 100ce14:	4610      	mov	r0, r2
 100ce16:	bc30      	pop	{r4, r5}
 100ce18:	4770      	bx	lr
 100ce1a:	460a      	mov	r2, r1
 100ce1c:	4610      	mov	r0, r2
 100ce1e:	4770      	bx	lr

0100ce20 <__jis_wctomb>:
 100ce20:	b430      	push	{r4, r5}
 100ce22:	b2d4      	uxtb	r4, r2
 100ce24:	f3c2 2207 	ubfx	r2, r2, #8, #8
 100ce28:	b391      	cbz	r1, 100ce90 <__jis_wctomb+0x70>
 100ce2a:	b17a      	cbz	r2, 100ce4c <__jis_wctomb+0x2c>
 100ce2c:	f1a2 0521 	sub.w	r5, r2, #33	; 0x21
 100ce30:	2d5d      	cmp	r5, #93	; 0x5d
 100ce32:	d831      	bhi.n	100ce98 <__jis_wctomb+0x78>
 100ce34:	f1a4 0521 	sub.w	r5, r4, #33	; 0x21
 100ce38:	2d5d      	cmp	r5, #93	; 0x5d
 100ce3a:	d82d      	bhi.n	100ce98 <__jis_wctomb+0x78>
 100ce3c:	6818      	ldr	r0, [r3, #0]
 100ce3e:	b1c8      	cbz	r0, 100ce74 <__jis_wctomb+0x54>
 100ce40:	2302      	movs	r3, #2
 100ce42:	704c      	strb	r4, [r1, #1]
 100ce44:	4618      	mov	r0, r3
 100ce46:	700a      	strb	r2, [r1, #0]
 100ce48:	bc30      	pop	{r4, r5}
 100ce4a:	4770      	bx	lr
 100ce4c:	6818      	ldr	r0, [r3, #0]
 100ce4e:	b178      	cbz	r0, 100ce70 <__jis_wctomb+0x50>
 100ce50:	601a      	str	r2, [r3, #0]
 100ce52:	3103      	adds	r1, #3
 100ce54:	221b      	movs	r2, #27
 100ce56:	2328      	movs	r3, #40	; 0x28
 100ce58:	f801 2c03 	strb.w	r2, [r1, #-3]
 100ce5c:	2242      	movs	r2, #66	; 0x42
 100ce5e:	f801 3c02 	strb.w	r3, [r1, #-2]
 100ce62:	2304      	movs	r3, #4
 100ce64:	f801 2c01 	strb.w	r2, [r1, #-1]
 100ce68:	700c      	strb	r4, [r1, #0]
 100ce6a:	4618      	mov	r0, r3
 100ce6c:	bc30      	pop	{r4, r5}
 100ce6e:	4770      	bx	lr
 100ce70:	2301      	movs	r3, #1
 100ce72:	e7f9      	b.n	100ce68 <__jis_wctomb+0x48>
 100ce74:	2001      	movs	r0, #1
 100ce76:	3103      	adds	r1, #3
 100ce78:	6018      	str	r0, [r3, #0]
 100ce7a:	201b      	movs	r0, #27
 100ce7c:	2324      	movs	r3, #36	; 0x24
 100ce7e:	f801 0c03 	strb.w	r0, [r1, #-3]
 100ce82:	f801 3c02 	strb.w	r3, [r1, #-2]
 100ce86:	2042      	movs	r0, #66	; 0x42
 100ce88:	2305      	movs	r3, #5
 100ce8a:	f801 0c01 	strb.w	r0, [r1, #-1]
 100ce8e:	e7d8      	b.n	100ce42 <__jis_wctomb+0x22>
 100ce90:	2301      	movs	r3, #1
 100ce92:	4618      	mov	r0, r3
 100ce94:	bc30      	pop	{r4, r5}
 100ce96:	4770      	bx	lr
 100ce98:	228a      	movs	r2, #138	; 0x8a
 100ce9a:	f04f 33ff 	mov.w	r3, #4294967295
 100ce9e:	6002      	str	r2, [r0, #0]
 100cea0:	e7e3      	b.n	100ce6a <__jis_wctomb+0x4a>
 100cea2:	bf00      	nop

0100cea4 <__call_exitprocs>:
 100cea4:	f240 23e8 	movw	r3, #744	; 0x2e8
 100cea8:	f2c0 1301 	movt	r3, #257	; 0x101
 100ceac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100ceb0:	b085      	sub	sp, #20
 100ceb2:	681b      	ldr	r3, [r3, #0]
 100ceb4:	460f      	mov	r7, r1
 100ceb6:	468a      	mov	sl, r1
 100ceb8:	f249 4219 	movw	r2, #37913	; 0x9419
 100cebc:	f2c0 1200 	movt	r2, #256	; 0x100
 100cec0:	9203      	str	r2, [sp, #12]
 100cec2:	e9cd 0300 	strd	r0, r3, [sp]
 100cec6:	f503 73a4 	add.w	r3, r3, #328	; 0x148
 100ceca:	9302      	str	r3, [sp, #8]
 100cecc:	9b01      	ldr	r3, [sp, #4]
 100cece:	f8dd b008 	ldr.w	fp, [sp, #8]
 100ced2:	f8d3 6148 	ldr.w	r6, [r3, #328]	; 0x148
 100ced6:	b32e      	cbz	r6, 100cf24 <__call_exitprocs+0x80>
 100ced8:	f04f 0801 	mov.w	r8, #1
 100cedc:	6874      	ldr	r4, [r6, #4]
 100cede:	1e65      	subs	r5, r4, #1
 100cee0:	bf5e      	ittt	pl
 100cee2:	3401      	addpl	r4, #1
 100cee4:	2700      	movpl	r7, #0
 100cee6:	eb06 0484 	addpl.w	r4, r6, r4, lsl #2
 100ceea:	d40a      	bmi.n	100cf02 <__call_exitprocs+0x5e>
 100ceec:	f1ba 0f00 	cmp.w	sl, #0
 100cef0:	d01b      	beq.n	100cf2a <__call_exitprocs+0x86>
 100cef2:	f8d4 3100 	ldr.w	r3, [r4, #256]	; 0x100
 100cef6:	4553      	cmp	r3, sl
 100cef8:	d017      	beq.n	100cf2a <__call_exitprocs+0x86>
 100cefa:	3d01      	subs	r5, #1
 100cefc:	3c04      	subs	r4, #4
 100cefe:	1c6b      	adds	r3, r5, #1
 100cf00:	d1f4      	bne.n	100ceec <__call_exitprocs+0x48>
 100cf02:	9b03      	ldr	r3, [sp, #12]
 100cf04:	b173      	cbz	r3, 100cf24 <__call_exitprocs+0x80>
 100cf06:	e9d6 3200 	ldrd	r3, r2, [r6]
 100cf0a:	2a00      	cmp	r2, #0
 100cf0c:	d133      	bne.n	100cf76 <__call_exitprocs+0xd2>
 100cf0e:	2b00      	cmp	r3, #0
 100cf10:	d031      	beq.n	100cf76 <__call_exitprocs+0xd2>
 100cf12:	4630      	mov	r0, r6
 100cf14:	f8cb 3000 	str.w	r3, [fp]
 100cf18:	f7fc fa7e 	bl	1009418 <free>
 100cf1c:	f8db 6000 	ldr.w	r6, [fp]
 100cf20:	2e00      	cmp	r6, #0
 100cf22:	d1db      	bne.n	100cedc <__call_exitprocs+0x38>
 100cf24:	b005      	add	sp, #20
 100cf26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100cf2a:	6873      	ldr	r3, [r6, #4]
 100cf2c:	6822      	ldr	r2, [r4, #0]
 100cf2e:	3b01      	subs	r3, #1
 100cf30:	42ab      	cmp	r3, r5
 100cf32:	bf0c      	ite	eq
 100cf34:	6075      	streq	r5, [r6, #4]
 100cf36:	6027      	strne	r7, [r4, #0]
 100cf38:	2a00      	cmp	r2, #0
 100cf3a:	d0de      	beq.n	100cefa <__call_exitprocs+0x56>
 100cf3c:	f8d6 1188 	ldr.w	r1, [r6, #392]	; 0x188
 100cf40:	fa08 f305 	lsl.w	r3, r8, r5
 100cf44:	f8d6 9004 	ldr.w	r9, [r6, #4]
 100cf48:	420b      	tst	r3, r1
 100cf4a:	d108      	bne.n	100cf5e <__call_exitprocs+0xba>
 100cf4c:	4790      	blx	r2
 100cf4e:	6873      	ldr	r3, [r6, #4]
 100cf50:	454b      	cmp	r3, r9
 100cf52:	d1bb      	bne.n	100cecc <__call_exitprocs+0x28>
 100cf54:	f8db 3000 	ldr.w	r3, [fp]
 100cf58:	42b3      	cmp	r3, r6
 100cf5a:	d0ce      	beq.n	100cefa <__call_exitprocs+0x56>
 100cf5c:	e7b6      	b.n	100cecc <__call_exitprocs+0x28>
 100cf5e:	f8d6 018c 	ldr.w	r0, [r6, #396]	; 0x18c
 100cf62:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 100cf66:	4203      	tst	r3, r0
 100cf68:	d102      	bne.n	100cf70 <__call_exitprocs+0xcc>
 100cf6a:	9800      	ldr	r0, [sp, #0]
 100cf6c:	4790      	blx	r2
 100cf6e:	e7ee      	b.n	100cf4e <__call_exitprocs+0xaa>
 100cf70:	4608      	mov	r0, r1
 100cf72:	4790      	blx	r2
 100cf74:	e7eb      	b.n	100cf4e <__call_exitprocs+0xaa>
 100cf76:	46b3      	mov	fp, r6
 100cf78:	461e      	mov	r6, r3
 100cf7a:	2e00      	cmp	r6, #0
 100cf7c:	d1ae      	bne.n	100cedc <__call_exitprocs+0x38>
 100cf7e:	e7d1      	b.n	100cf24 <__call_exitprocs+0x80>

0100cf80 <__set_ctype>:
 100cf80:	f240 5324 	movw	r3, #1316	; 0x524
 100cf84:	f2c0 1301 	movt	r3, #257	; 0x101
 100cf88:	f8c0 30ec 	str.w	r3, [r0, #236]	; 0xec
 100cf8c:	4770      	bx	lr
 100cf8e:	bf00      	nop

0100cf90 <quorem>:
 100cf90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100cf94:	b085      	sub	sp, #20
 100cf96:	6903      	ldr	r3, [r0, #16]
 100cf98:	690d      	ldr	r5, [r1, #16]
 100cf9a:	42ab      	cmp	r3, r5
 100cf9c:	bfb8      	it	lt
 100cf9e:	2000      	movlt	r0, #0
 100cfa0:	f2c0 8097 	blt.w	100d0d2 <quorem+0x142>
 100cfa4:	3d01      	subs	r5, #1
 100cfa6:	f101 0414 	add.w	r4, r1, #20
 100cfaa:	f100 0914 	add.w	r9, r0, #20
 100cfae:	9101      	str	r1, [sp, #4]
 100cfb0:	f854 2025 	ldr.w	r2, [r4, r5, lsl #2]
 100cfb4:	ea4f 0a85 	mov.w	sl, r5, lsl #2
 100cfb8:	f859 3025 	ldr.w	r3, [r9, r5, lsl #2]
 100cfbc:	4680      	mov	r8, r0
 100cfbe:	f102 0b01 	add.w	fp, r2, #1
 100cfc2:	eb09 020a 	add.w	r2, r9, sl
 100cfc6:	9203      	str	r2, [sp, #12]
 100cfc8:	eb04 070a 	add.w	r7, r4, sl
 100cfcc:	4618      	mov	r0, r3
 100cfce:	4659      	mov	r1, fp
 100cfd0:	9302      	str	r3, [sp, #8]
 100cfd2:	f7fa ffa1 	bl	1007f18 <__udivsi3>
 100cfd6:	9b02      	ldr	r3, [sp, #8]
 100cfd8:	455b      	cmp	r3, fp
 100cfda:	4606      	mov	r6, r0
 100cfdc:	d33f      	bcc.n	100d05e <quorem+0xce>
 100cfde:	2000      	movs	r0, #0
 100cfe0:	46a6      	mov	lr, r4
 100cfe2:	4602      	mov	r2, r0
 100cfe4:	46cc      	mov	ip, r9
 100cfe6:	f85e bb04 	ldr.w	fp, [lr], #4
 100cfea:	f8dc 1000 	ldr.w	r1, [ip]
 100cfee:	4577      	cmp	r7, lr
 100cff0:	fa1f f38b 	uxth.w	r3, fp
 100cff4:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 100cff8:	fb06 0303 	mla	r3, r6, r3, r0
 100cffc:	ea4f 4013 	mov.w	r0, r3, lsr #16
 100d000:	b29b      	uxth	r3, r3
 100d002:	eba2 0303 	sub.w	r3, r2, r3
 100d006:	fb06 000b 	mla	r0, r6, fp, r0
 100d00a:	fa13 f381 	uxtah	r3, r3, r1
 100d00e:	fa1f fb83 	uxth.w	fp, r3
 100d012:	b282      	uxth	r2, r0
 100d014:	ea4f 4010 	mov.w	r0, r0, lsr #16
 100d018:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 100d01c:	eb02 4323 	add.w	r3, r2, r3, asr #16
 100d020:	ea4b 4103 	orr.w	r1, fp, r3, lsl #16
 100d024:	ea4f 4223 	mov.w	r2, r3, asr #16
 100d028:	f84c 1b04 	str.w	r1, [ip], #4
 100d02c:	d2db      	bcs.n	100cfe6 <quorem+0x56>
 100d02e:	f859 300a 	ldr.w	r3, [r9, sl]
 100d032:	b9a3      	cbnz	r3, 100d05e <quorem+0xce>
 100d034:	9a03      	ldr	r2, [sp, #12]
 100d036:	1f13      	subs	r3, r2, #4
 100d038:	4599      	cmp	r9, r3
 100d03a:	d20e      	bcs.n	100d05a <quorem+0xca>
 100d03c:	f852 3c04 	ldr.w	r3, [r2, #-4]
 100d040:	b95b      	cbnz	r3, 100d05a <quorem+0xca>
 100d042:	f1a2 0308 	sub.w	r3, r2, #8
 100d046:	e001      	b.n	100d04c <quorem+0xbc>
 100d048:	6812      	ldr	r2, [r2, #0]
 100d04a:	b932      	cbnz	r2, 100d05a <quorem+0xca>
 100d04c:	4599      	cmp	r9, r3
 100d04e:	461a      	mov	r2, r3
 100d050:	f105 35ff 	add.w	r5, r5, #4294967295
 100d054:	f1a3 0304 	sub.w	r3, r3, #4
 100d058:	d3f6      	bcc.n	100d048 <quorem+0xb8>
 100d05a:	f8c8 5010 	str.w	r5, [r8, #16]
 100d05e:	9901      	ldr	r1, [sp, #4]
 100d060:	4640      	mov	r0, r8
 100d062:	f001 fb39 	bl	100e6d8 <__mcmp>
 100d066:	2800      	cmp	r0, #0
 100d068:	db32      	blt.n	100d0d0 <quorem+0x140>
 100d06a:	3601      	adds	r6, #1
 100d06c:	4648      	mov	r0, r9
 100d06e:	f04f 0c00 	mov.w	ip, #0
 100d072:	f854 2b04 	ldr.w	r2, [r4], #4
 100d076:	6803      	ldr	r3, [r0, #0]
 100d078:	42a7      	cmp	r7, r4
 100d07a:	b291      	uxth	r1, r2
 100d07c:	ea4f 4212 	mov.w	r2, r2, lsr #16
 100d080:	ebac 0101 	sub.w	r1, ip, r1
 100d084:	ebc2 4c13 	rsb	ip, r2, r3, lsr #16
 100d088:	fa11 f383 	uxtah	r3, r1, r3
 100d08c:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 100d090:	b29b      	uxth	r3, r3
 100d092:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 100d096:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 100d09a:	f840 3b04 	str.w	r3, [r0], #4
 100d09e:	d2e8      	bcs.n	100d072 <quorem+0xe2>
 100d0a0:	f859 2025 	ldr.w	r2, [r9, r5, lsl #2]
 100d0a4:	eb09 0385 	add.w	r3, r9, r5, lsl #2
 100d0a8:	b992      	cbnz	r2, 100d0d0 <quorem+0x140>
 100d0aa:	1f1a      	subs	r2, r3, #4
 100d0ac:	4591      	cmp	r9, r2
 100d0ae:	d20d      	bcs.n	100d0cc <quorem+0x13c>
 100d0b0:	f853 2c04 	ldr.w	r2, [r3, #-4]
 100d0b4:	b952      	cbnz	r2, 100d0cc <quorem+0x13c>
 100d0b6:	3b08      	subs	r3, #8
 100d0b8:	e001      	b.n	100d0be <quorem+0x12e>
 100d0ba:	6812      	ldr	r2, [r2, #0]
 100d0bc:	b932      	cbnz	r2, 100d0cc <quorem+0x13c>
 100d0be:	4599      	cmp	r9, r3
 100d0c0:	461a      	mov	r2, r3
 100d0c2:	f105 35ff 	add.w	r5, r5, #4294967295
 100d0c6:	f1a3 0304 	sub.w	r3, r3, #4
 100d0ca:	d3f6      	bcc.n	100d0ba <quorem+0x12a>
 100d0cc:	f8c8 5010 	str.w	r5, [r8, #16]
 100d0d0:	4630      	mov	r0, r6
 100d0d2:	b005      	add	sp, #20
 100d0d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0100d0d8 <_dtoa_r>:
 100d0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100d0dc:	b093      	sub	sp, #76	; 0x4c
 100d0de:	ec57 6b10 	vmov	r6, r7, d0
 100d0e2:	4604      	mov	r4, r0
 100d0e4:	6c05      	ldr	r5, [r0, #64]	; 0x40
 100d0e6:	468a      	mov	sl, r1
 100d0e8:	e9cd 3207 	strd	r3, r2, [sp, #28]
 100d0ec:	e9cd 6700 	strd	r6, r7, [sp]
 100d0f0:	b14d      	cbz	r5, 100d106 <_dtoa_r+0x2e>
 100d0f2:	6c42      	ldr	r2, [r0, #68]	; 0x44
 100d0f4:	2301      	movs	r3, #1
 100d0f6:	4629      	mov	r1, r5
 100d0f8:	4093      	lsls	r3, r2
 100d0fa:	e9c5 2301 	strd	r2, r3, [r5, #4]
 100d0fe:	f001 f8a5 	bl	100e24c <_Bfree>
 100d102:	2300      	movs	r3, #0
 100d104:	6423      	str	r3, [r4, #64]	; 0x40
 100d106:	1e3e      	subs	r6, r7, #0
 100d108:	bfbf      	itttt	lt
 100d10a:	f026 4600 	biclt.w	r6, r6, #2147483648	; 0x80000000
 100d10e:	9601      	strlt	r6, [sp, #4]
 100d110:	9a1c      	ldrlt	r2, [sp, #112]	; 0x70
 100d112:	2301      	movlt	r3, #1
 100d114:	bfa5      	ittet	ge
 100d116:	9a1c      	ldrge	r2, [sp, #112]	; 0x70
 100d118:	2300      	movge	r3, #0
 100d11a:	6013      	strlt	r3, [r2, #0]
 100d11c:	6013      	strge	r3, [r2, #0]
 100d11e:	2300      	movs	r3, #0
 100d120:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 100d124:	43b3      	bics	r3, r6
 100d126:	f000 80b1 	beq.w	100d28c <_dtoa_r+0x1b4>
 100d12a:	ed9d 7b00 	vldr	d7, [sp]
 100d12e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 100d132:	ed8d 7b02 	vstr	d7, [sp, #8]
 100d136:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d13a:	d10e      	bne.n	100d15a <_dtoa_r+0x82>
 100d13c:	9a07      	ldr	r2, [sp, #28]
 100d13e:	2301      	movs	r3, #1
 100d140:	6013      	str	r3, [r2, #0]
 100d142:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 100d144:	2b00      	cmp	r3, #0
 100d146:	f000 8358 	beq.w	100d7fa <_dtoa_r+0x722>
 100d14a:	4bc3      	ldr	r3, [pc, #780]	; (100d458 <_dtoa_r+0x380>)
 100d14c:	1e5e      	subs	r6, r3, #1
 100d14e:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 100d150:	6013      	str	r3, [r2, #0]
 100d152:	4630      	mov	r0, r6
 100d154:	b013      	add	sp, #76	; 0x4c
 100d156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d15a:	aa10      	add	r2, sp, #64	; 0x40
 100d15c:	a911      	add	r1, sp, #68	; 0x44
 100d15e:	ed9d 0b02 	vldr	d0, [sp, #8]
 100d162:	4620      	mov	r0, r4
 100d164:	f001 fbda 	bl	100e91c <__d2b>
 100d168:	ea5f 5b16 	movs.w	fp, r6, lsr #20
 100d16c:	4680      	mov	r8, r0
 100d16e:	f040 80a1 	bne.w	100d2b4 <_dtoa_r+0x1dc>
 100d172:	e9dd 1310 	ldrd	r1, r3, [sp, #64]	; 0x40
 100d176:	eb01 0b03 	add.w	fp, r1, r3
 100d17a:	f20b 4332 	addw	r3, fp, #1074	; 0x432
 100d17e:	2b20      	cmp	r3, #32
 100d180:	f340 8343 	ble.w	100d80a <_dtoa_r+0x732>
 100d184:	f20b 4212 	addw	r2, fp, #1042	; 0x412
 100d188:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 100d18c:	409e      	lsls	r6, r3
 100d18e:	4613      	mov	r3, r2
 100d190:	9a00      	ldr	r2, [sp, #0]
 100d192:	fa22 f303 	lsr.w	r3, r2, r3
 100d196:	4333      	orrs	r3, r6
 100d198:	ee07 3a90 	vmov	s15, r3
 100d19c:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 100d1a0:	2301      	movs	r3, #1
 100d1a2:	f10b 3bff 	add.w	fp, fp, #4294967295
 100d1a6:	930c      	str	r3, [sp, #48]	; 0x30
 100d1a8:	ed8d 7b04 	vstr	d7, [sp, #16]
 100d1ac:	9805      	ldr	r0, [sp, #20]
 100d1ae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 100d1b2:	f1a0 73f8 	sub.w	r3, r0, #32505856	; 0x1f00000
 100d1b6:	eeb7 6b08 	vmov.f64	d6, #120	; 0x3fc00000  1.5
 100d1ba:	ec43 2b13 	vmov	d3, r2, r3
 100d1be:	ed9f 4ba0 	vldr	d4, [pc, #640]	; 100d440 <_dtoa_r+0x368>
 100d1c2:	ed9f 7ba1 	vldr	d7, [pc, #644]	; 100d448 <_dtoa_r+0x370>
 100d1c6:	ed9f 5ba2 	vldr	d5, [pc, #648]	; 100d450 <_dtoa_r+0x378>
 100d1ca:	ee33 6b46 	vsub.f64	d6, d3, d6
 100d1ce:	ee06 7b04 	vmla.f64	d7, d6, d4
 100d1d2:	ee06 ba90 	vmov	s13, fp
 100d1d6:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 100d1da:	ee06 7b05 	vmla.f64	d7, d6, d5
 100d1de:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 100d1e2:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 100d1e6:	ee16 5a90 	vmov	r5, s13
 100d1ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d1ee:	d508      	bpl.n	100d202 <_dtoa_r+0x12a>
 100d1f0:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 100d1f4:	eeb4 6b47 	vcmp.f64	d6, d7
 100d1f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d1fc:	bf18      	it	ne
 100d1fe:	f105 35ff 	addne.w	r5, r5, #4294967295
 100d202:	2d16      	cmp	r5, #22
 100d204:	eba1 0b0b 	sub.w	fp, r1, fp
 100d208:	f10b 36ff 	add.w	r6, fp, #4294967295
 100d20c:	f200 82e7 	bhi.w	100d7de <_dtoa_r+0x706>
 100d210:	f240 6338 	movw	r3, #1592	; 0x638
 100d214:	f2c0 1301 	movt	r3, #257	; 0x101
 100d218:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 100d21c:	ed9d 6b02 	vldr	d6, [sp, #8]
 100d220:	ed93 7b00 	vldr	d7, [r3]
 100d224:	eeb4 6bc7 	vcmpe.f64	d6, d7
 100d228:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d22c:	d55b      	bpl.n	100d2e6 <_dtoa_r+0x20e>
 100d22e:	2e00      	cmp	r6, #0
 100d230:	f04f 0300 	mov.w	r3, #0
 100d234:	f105 35ff 	add.w	r5, r5, #4294967295
 100d238:	930d      	str	r3, [sp, #52]	; 0x34
 100d23a:	bfa4      	itt	ge
 100d23c:	2300      	movge	r3, #0
 100d23e:	9309      	strge	r3, [sp, #36]	; 0x24
 100d240:	f2c0 82d6 	blt.w	100d7f0 <_dtoa_r+0x718>
 100d244:	2d00      	cmp	r5, #0
 100d246:	da56      	bge.n	100d2f6 <_dtoa_r+0x21e>
 100d248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100d24a:	f1ba 0f09 	cmp.w	sl, #9
 100d24e:	9504      	str	r5, [sp, #16]
 100d250:	eba3 0305 	sub.w	r3, r3, r5
 100d254:	9309      	str	r3, [sp, #36]	; 0x24
 100d256:	f1c5 0300 	rsb	r3, r5, #0
 100d25a:	f04f 0500 	mov.w	r5, #0
 100d25e:	930b      	str	r3, [sp, #44]	; 0x2c
 100d260:	d851      	bhi.n	100d306 <_dtoa_r+0x22e>
 100d262:	f1ba 0f05 	cmp.w	sl, #5
 100d266:	bfc4      	itt	gt
 100d268:	f1aa 0a04 	subgt.w	sl, sl, #4
 100d26c:	f04f 0900 	movgt.w	r9, #0
 100d270:	dc01      	bgt.n	100d276 <_dtoa_r+0x19e>
 100d272:	f04f 0901 	mov.w	r9, #1
 100d276:	f1aa 0302 	sub.w	r3, sl, #2
 100d27a:	2b03      	cmp	r3, #3
 100d27c:	f200 8477 	bhi.w	100db6e <_dtoa_r+0xa96>
 100d280:	e8df f013 	tbh	[pc, r3, lsl #1]
 100d284:	0367036a 	.word	0x0367036a
 100d288:	035b033d 	.word	0x035b033d
 100d28c:	9a07      	ldr	r2, [sp, #28]
 100d28e:	f242 730f 	movw	r3, #9999	; 0x270f
 100d292:	f3c6 0613 	ubfx	r6, r6, #0, #20
 100d296:	6013      	str	r3, [r2, #0]
 100d298:	9b00      	ldr	r3, [sp, #0]
 100d29a:	4333      	orrs	r3, r6
 100d29c:	d119      	bne.n	100d2d2 <_dtoa_r+0x1fa>
 100d29e:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 100d2a0:	f641 26a8 	movw	r6, #6824	; 0x1aa8
 100d2a4:	f2c0 1601 	movt	r6, #257	; 0x101
 100d2a8:	2b00      	cmp	r3, #0
 100d2aa:	f43f af52 	beq.w	100d152 <_dtoa_r+0x7a>
 100d2ae:	f106 0308 	add.w	r3, r6, #8
 100d2b2:	e74c      	b.n	100d14e <_dtoa_r+0x76>
 100d2b4:	9903      	ldr	r1, [sp, #12]
 100d2b6:	2000      	movs	r0, #0
 100d2b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 100d2bc:	f2ab 3bff 	subw	fp, fp, #1023	; 0x3ff
 100d2c0:	f3c1 0113 	ubfx	r1, r1, #0, #20
 100d2c4:	900c      	str	r0, [sp, #48]	; 0x30
 100d2c6:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 100d2ca:	9910      	ldr	r1, [sp, #64]	; 0x40
 100d2cc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 100d2d0:	e771      	b.n	100d1b6 <_dtoa_r+0xde>
 100d2d2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 100d2d4:	f641 26a4 	movw	r6, #6820	; 0x1aa4
 100d2d8:	f2c0 1601 	movt	r6, #257	; 0x101
 100d2dc:	2b00      	cmp	r3, #0
 100d2de:	f43f af38 	beq.w	100d152 <_dtoa_r+0x7a>
 100d2e2:	1cf3      	adds	r3, r6, #3
 100d2e4:	e733      	b.n	100d14e <_dtoa_r+0x76>
 100d2e6:	2e00      	cmp	r6, #0
 100d2e8:	f04f 0300 	mov.w	r3, #0
 100d2ec:	930d      	str	r3, [sp, #52]	; 0x34
 100d2ee:	bfa8      	it	ge
 100d2f0:	9309      	strge	r3, [sp, #36]	; 0x24
 100d2f2:	f2c0 827d 	blt.w	100d7f0 <_dtoa_r+0x718>
 100d2f6:	f1ba 0f09 	cmp.w	sl, #9
 100d2fa:	f04f 0300 	mov.w	r3, #0
 100d2fe:	442e      	add	r6, r5
 100d300:	9504      	str	r5, [sp, #16]
 100d302:	930b      	str	r3, [sp, #44]	; 0x2c
 100d304:	d9ad      	bls.n	100d262 <_dtoa_r+0x18a>
 100d306:	f04f 0a00 	mov.w	sl, #0
 100d30a:	f04f 37ff 	mov.w	r7, #4294967295
 100d30e:	46d1      	mov	r9, sl
 100d310:	2301      	movs	r3, #1
 100d312:	f8cd a020 	str.w	sl, [sp, #32]
 100d316:	930a      	str	r3, [sp, #40]	; 0x28
 100d318:	2100      	movs	r1, #0
 100d31a:	970e      	str	r7, [sp, #56]	; 0x38
 100d31c:	6461      	str	r1, [r4, #68]	; 0x44
 100d31e:	4620      	mov	r0, r4
 100d320:	f000 ff6e 	bl	100e200 <_Balloc>
 100d324:	4683      	mov	fp, r0
 100d326:	6420      	str	r0, [r4, #64]	; 0x40
 100d328:	f1b9 0f00 	cmp.w	r9, #0
 100d32c:	f000 80e2 	beq.w	100d4f4 <_dtoa_r+0x41c>
 100d330:	9a04      	ldr	r2, [sp, #16]
 100d332:	2a00      	cmp	r2, #0
 100d334:	f340 827a 	ble.w	100d82c <_dtoa_r+0x754>
 100d338:	f002 010f 	and.w	r1, r2, #15
 100d33c:	f240 6338 	movw	r3, #1592	; 0x638
 100d340:	f2c0 1301 	movt	r3, #257	; 0x101
 100d344:	1112      	asrs	r2, r2, #4
 100d346:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 100d34a:	ed93 6b00 	vldr	d6, [r3]
 100d34e:	06d3      	lsls	r3, r2, #27
 100d350:	f140 82d1 	bpl.w	100d8f6 <_dtoa_r+0x81e>
 100d354:	f240 7328 	movw	r3, #1832	; 0x728
 100d358:	f2c0 1301 	movt	r3, #257	; 0x101
 100d35c:	ed9d 5b02 	vldr	d5, [sp, #8]
 100d360:	f002 020f 	and.w	r2, r2, #15
 100d364:	2103      	movs	r1, #3
 100d366:	ed93 7b08 	vldr	d7, [r3, #32]
 100d36a:	ee85 5b07 	vdiv.f64	d5, d5, d7
 100d36e:	f240 7328 	movw	r3, #1832	; 0x728
 100d372:	f2c0 1301 	movt	r3, #257	; 0x101
 100d376:	b152      	cbz	r2, 100d38e <_dtoa_r+0x2b6>
 100d378:	07d0      	lsls	r0, r2, #31
 100d37a:	d504      	bpl.n	100d386 <_dtoa_r+0x2ae>
 100d37c:	ed93 7b00 	vldr	d7, [r3]
 100d380:	3101      	adds	r1, #1
 100d382:	ee26 6b07 	vmul.f64	d6, d6, d7
 100d386:	1052      	asrs	r2, r2, #1
 100d388:	f103 0308 	add.w	r3, r3, #8
 100d38c:	d1f4      	bne.n	100d378 <_dtoa_r+0x2a0>
 100d38e:	ee85 7b06 	vdiv.f64	d7, d5, d6
 100d392:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 100d394:	b13b      	cbz	r3, 100d3a6 <_dtoa_r+0x2ce>
 100d396:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 100d39a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 100d39e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d3a2:	f100 83b3 	bmi.w	100db0c <_dtoa_r+0xa34>
 100d3a6:	eeb1 6b0c 	vmov.f64	d6, #28	; 0x40e00000  7.0
 100d3aa:	ee05 1a90 	vmov	s11, r1
 100d3ae:	eeb8 5be5 	vcvt.f64.s32	d5, s11
 100d3b2:	ee05 6b07 	vmla.f64	d6, d5, d7
 100d3b6:	ed8d 6b00 	vstr	d6, [sp]
 100d3ba:	9b01      	ldr	r3, [sp, #4]
 100d3bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 100d3c0:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 100d3c4:	2f00      	cmp	r7, #0
 100d3c6:	d07d      	beq.n	100d4c4 <_dtoa_r+0x3ec>
 100d3c8:	f8dd e010 	ldr.w	lr, [sp, #16]
 100d3cc:	463a      	mov	r2, r7
 100d3ce:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 100d3d2:	f240 6c38 	movw	ip, #1592	; 0x638
 100d3d6:	ec41 0b15 	vmov	d5, r0, r1
 100d3da:	f2c0 1c01 	movt	ip, #257	; 0x101
 100d3de:	980a      	ldr	r0, [sp, #40]	; 0x28
 100d3e0:	eb0c 0cc2 	add.w	ip, ip, r2, lsl #3
 100d3e4:	f10b 0301 	add.w	r3, fp, #1
 100d3e8:	ed1c 3b02 	vldr	d3, [ip, #-8]
 100d3ec:	ee16 1a90 	vmov	r1, s13
 100d3f0:	eeb8 4be6 	vcvt.f64.s32	d4, s13
 100d3f4:	ee37 7b44 	vsub.f64	d7, d7, d4
 100d3f8:	3130      	adds	r1, #48	; 0x30
 100d3fa:	b2c9      	uxtb	r1, r1
 100d3fc:	2800      	cmp	r0, #0
 100d3fe:	f000 82ae 	beq.w	100d95e <_dtoa_r+0x886>
 100d402:	eeb6 4b00 	vmov.f64	d4, #96	; 0x3f000000  0.5
 100d406:	f88b 1000 	strb.w	r1, [fp]
 100d40a:	ee84 6b03 	vdiv.f64	d6, d4, d3
 100d40e:	ee36 6b45 	vsub.f64	d6, d6, d5
 100d412:	eeb4 6bc7 	vcmpe.f64	d6, d7
 100d416:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d41a:	dc3e      	bgt.n	100d49a <_dtoa_r+0x3c2>
 100d41c:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 100d420:	ee32 5b47 	vsub.f64	d5, d2, d7
 100d424:	eeb4 6bc5 	vcmpe.f64	d6, d5
 100d428:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d42c:	f300 8473 	bgt.w	100dd16 <_dtoa_r+0xc3e>
 100d430:	2a01      	cmp	r2, #1
 100d432:	d05b      	beq.n	100d4ec <_dtoa_r+0x414>
 100d434:	445a      	add	r2, fp
 100d436:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 100d43a:	e019      	b.n	100d470 <_dtoa_r+0x398>
 100d43c:	f3af 8000 	nop.w
 100d440:	636f4361 	.word	0x636f4361
 100d444:	3fd287a7 	.word	0x3fd287a7
 100d448:	8b60c8b3 	.word	0x8b60c8b3
 100d44c:	3fc68a28 	.word	0x3fc68a28
 100d450:	509f79fb 	.word	0x509f79fb
 100d454:	3fd34413 	.word	0x3fd34413
 100d458:	01011aa1 	.word	0x01011aa1
 100d45c:	ee32 5b47 	vsub.f64	d5, d2, d7
 100d460:	eeb4 5bc6 	vcmpe.f64	d5, d6
 100d464:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d468:	f100 8455 	bmi.w	100dd16 <_dtoa_r+0xc3e>
 100d46c:	4293      	cmp	r3, r2
 100d46e:	d03d      	beq.n	100d4ec <_dtoa_r+0x414>
 100d470:	ee27 5b04 	vmul.f64	d5, d7, d4
 100d474:	ee26 6b04 	vmul.f64	d6, d6, d4
 100d478:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 100d47c:	ee17 1a90 	vmov	r1, s15
 100d480:	eeb8 3be7 	vcvt.f64.s32	d3, s15
 100d484:	ee35 7b43 	vsub.f64	d7, d5, d3
 100d488:	eeb4 7bc6 	vcmpe.f64	d7, d6
 100d48c:	3130      	adds	r1, #48	; 0x30
 100d48e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d492:	b2c9      	uxtb	r1, r1
 100d494:	f803 1b01 	strb.w	r1, [r3], #1
 100d498:	d5e0      	bpl.n	100d45c <_dtoa_r+0x384>
 100d49a:	465e      	mov	r6, fp
 100d49c:	f10e 0201 	add.w	r2, lr, #1
 100d4a0:	469b      	mov	fp, r3
 100d4a2:	9204      	str	r2, [sp, #16]
 100d4a4:	e0e3      	b.n	100d66e <_dtoa_r+0x596>
 100d4a6:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 100d4aa:	ee06 1a90 	vmov	s13, r1
 100d4ae:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 100d4b2:	ee06 5b07 	vmla.f64	d5, d6, d7
 100d4b6:	ed8d 5b00 	vstr	d5, [sp]
 100d4ba:	9b01      	ldr	r3, [sp, #4]
 100d4bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 100d4c0:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 100d4c4:	eeb1 6b04 	vmov.f64	d6, #20	; 0x40a00000  5.0
 100d4c8:	ec41 0b15 	vmov	d5, r0, r1
 100d4cc:	ee37 7b46 	vsub.f64	d7, d7, d6
 100d4d0:	eeb4 7bc5 	vcmpe.f64	d7, d5
 100d4d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d4d8:	f300 8345 	bgt.w	100db66 <_dtoa_r+0xa8e>
 100d4dc:	eeb1 5b45 	vneg.f64	d5, d5
 100d4e0:	eeb4 7bc5 	vcmpe.f64	d7, d5
 100d4e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d4e8:	f100 8171 	bmi.w	100d7ce <_dtoa_r+0x6f6>
 100d4ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 100d4f0:	e9cd 2300 	strd	r2, r3, [sp]
 100d4f4:	9a04      	ldr	r2, [sp, #16]
 100d4f6:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100d4f8:	4611      	mov	r1, r2
 100d4fa:	290e      	cmp	r1, #14
 100d4fc:	ea6f 0203 	mvn.w	r2, r3
 100d500:	ea4f 72d2 	mov.w	r2, r2, lsr #31
 100d504:	bfc8      	it	gt
 100d506:	2200      	movgt	r2, #0
 100d508:	2a00      	cmp	r2, #0
 100d50a:	f040 814a 	bne.w	100d7a2 <_dtoa_r+0x6ca>
 100d50e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 100d510:	2a00      	cmp	r2, #0
 100d512:	f000 8182 	beq.w	100d81a <_dtoa_r+0x742>
 100d516:	f1ba 0f01 	cmp.w	sl, #1
 100d51a:	f340 8316 	ble.w	100db4a <_dtoa_r+0xa72>
 100d51e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100d520:	1e7a      	subs	r2, r7, #1
 100d522:	4293      	cmp	r3, r2
 100d524:	bfaf      	iteee	ge
 100d526:	1a9b      	subge	r3, r3, r2
 100d528:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 100d52a:	920b      	strlt	r2, [sp, #44]	; 0x2c
 100d52c:	1ad3      	sublt	r3, r2, r3
 100d52e:	bfbc      	itt	lt
 100d530:	18ed      	addlt	r5, r5, r3
 100d532:	2300      	movlt	r3, #0
 100d534:	2f00      	cmp	r7, #0
 100d536:	9302      	str	r3, [sp, #8]
 100d538:	bfa5      	ittet	ge
 100d53a:	19f6      	addge	r6, r6, r7
 100d53c:	9b09      	ldrge	r3, [sp, #36]	; 0x24
 100d53e:	9b09      	ldrlt	r3, [sp, #36]	; 0x24
 100d540:	930c      	strge	r3, [sp, #48]	; 0x30
 100d542:	bfb5      	itete	lt
 100d544:	1bdb      	sublt	r3, r3, r7
 100d546:	19db      	addge	r3, r3, r7
 100d548:	930c      	strlt	r3, [sp, #48]	; 0x30
 100d54a:	9309      	strge	r3, [sp, #36]	; 0x24
 100d54c:	2101      	movs	r1, #1
 100d54e:	4620      	mov	r0, r4
 100d550:	f000 ff68 	bl	100e424 <__i2b>
 100d554:	4681      	mov	r9, r0
 100d556:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 100d558:	2a00      	cmp	r2, #0
 100d55a:	bfc8      	it	gt
 100d55c:	2e00      	cmpgt	r6, #0
 100d55e:	dd09      	ble.n	100d574 <_dtoa_r+0x49c>
 100d560:	42b2      	cmp	r2, r6
 100d562:	4613      	mov	r3, r2
 100d564:	9909      	ldr	r1, [sp, #36]	; 0x24
 100d566:	bfa8      	it	ge
 100d568:	4633      	movge	r3, r6
 100d56a:	1af6      	subs	r6, r6, r3
 100d56c:	1ac9      	subs	r1, r1, r3
 100d56e:	1ad2      	subs	r2, r2, r3
 100d570:	9109      	str	r1, [sp, #36]	; 0x24
 100d572:	920c      	str	r2, [sp, #48]	; 0x30
 100d574:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100d576:	b163      	cbz	r3, 100d592 <_dtoa_r+0x4ba>
 100d578:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100d57a:	2b00      	cmp	r3, #0
 100d57c:	f000 810a 	beq.w	100d794 <_dtoa_r+0x6bc>
 100d580:	9b02      	ldr	r3, [sp, #8]
 100d582:	2b00      	cmp	r3, #0
 100d584:	f300 8294 	bgt.w	100dab0 <_dtoa_r+0x9d8>
 100d588:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100d58a:	9a02      	ldr	r2, [sp, #8]
 100d58c:	1a9a      	subs	r2, r3, r2
 100d58e:	f040 8102 	bne.w	100d796 <_dtoa_r+0x6be>
 100d592:	2101      	movs	r1, #1
 100d594:	4620      	mov	r0, r4
 100d596:	f000 ff45 	bl	100e424 <__i2b>
 100d59a:	2d00      	cmp	r5, #0
 100d59c:	9002      	str	r0, [sp, #8]
 100d59e:	f300 8174 	bgt.w	100d88a <_dtoa_r+0x7b2>
 100d5a2:	f1ba 0f01 	cmp.w	sl, #1
 100d5a6:	f340 82a5 	ble.w	100daf4 <_dtoa_r+0xa1c>
 100d5aa:	2300      	movs	r3, #0
 100d5ac:	930b      	str	r3, [sp, #44]	; 0x2c
 100d5ae:	2001      	movs	r0, #1
 100d5b0:	2d00      	cmp	r5, #0
 100d5b2:	f040 8176 	bne.w	100d8a2 <_dtoa_r+0x7ca>
 100d5b6:	4430      	add	r0, r6
 100d5b8:	f010 001f 	ands.w	r0, r0, #31
 100d5bc:	f000 8134 	beq.w	100d828 <_dtoa_r+0x750>
 100d5c0:	f1c0 0320 	rsb	r3, r0, #32
 100d5c4:	2b04      	cmp	r3, #4
 100d5c6:	f340 83fe 	ble.w	100ddc6 <_dtoa_r+0xcee>
 100d5ca:	f1c0 001c 	rsb	r0, r0, #28
 100d5ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100d5d0:	4406      	add	r6, r0
 100d5d2:	4403      	add	r3, r0
 100d5d4:	9309      	str	r3, [sp, #36]	; 0x24
 100d5d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100d5d8:	4403      	add	r3, r0
 100d5da:	930c      	str	r3, [sp, #48]	; 0x30
 100d5dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100d5de:	2b00      	cmp	r3, #0
 100d5e0:	dd05      	ble.n	100d5ee <_dtoa_r+0x516>
 100d5e2:	4641      	mov	r1, r8
 100d5e4:	461a      	mov	r2, r3
 100d5e6:	4620      	mov	r0, r4
 100d5e8:	f001 f818 	bl	100e61c <__lshift>
 100d5ec:	4680      	mov	r8, r0
 100d5ee:	2e00      	cmp	r6, #0
 100d5f0:	dd05      	ble.n	100d5fe <_dtoa_r+0x526>
 100d5f2:	4632      	mov	r2, r6
 100d5f4:	9902      	ldr	r1, [sp, #8]
 100d5f6:	4620      	mov	r0, r4
 100d5f8:	f001 f810 	bl	100e61c <__lshift>
 100d5fc:	9002      	str	r0, [sp, #8]
 100d5fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 100d600:	f1ba 0f02 	cmp.w	sl, #2
 100d604:	bfd4      	ite	le
 100d606:	2500      	movle	r5, #0
 100d608:	2501      	movgt	r5, #1
 100d60a:	2b00      	cmp	r3, #0
 100d60c:	f040 8153 	bne.w	100d8b6 <_dtoa_r+0x7de>
 100d610:	2f00      	cmp	r7, #0
 100d612:	bfcc      	ite	gt
 100d614:	2500      	movgt	r5, #0
 100d616:	f005 0501 	andle.w	r5, r5, #1
 100d61a:	2d00      	cmp	r5, #0
 100d61c:	d03c      	beq.n	100d698 <_dtoa_r+0x5c0>
 100d61e:	2f00      	cmp	r7, #0
 100d620:	f040 80d8 	bne.w	100d7d4 <_dtoa_r+0x6fc>
 100d624:	463b      	mov	r3, r7
 100d626:	9902      	ldr	r1, [sp, #8]
 100d628:	2205      	movs	r2, #5
 100d62a:	4620      	mov	r0, r4
 100d62c:	f000 fe18 	bl	100e260 <__multadd>
 100d630:	4601      	mov	r1, r0
 100d632:	9002      	str	r0, [sp, #8]
 100d634:	4640      	mov	r0, r8
 100d636:	f001 f84f 	bl	100e6d8 <__mcmp>
 100d63a:	2800      	cmp	r0, #0
 100d63c:	f340 80ca 	ble.w	100d7d4 <_dtoa_r+0x6fc>
 100d640:	9a04      	ldr	r2, [sp, #16]
 100d642:	465b      	mov	r3, fp
 100d644:	465e      	mov	r6, fp
 100d646:	f102 0a01 	add.w	sl, r2, #1
 100d64a:	2231      	movs	r2, #49	; 0x31
 100d64c:	f803 2b01 	strb.w	r2, [r3], #1
 100d650:	469b      	mov	fp, r3
 100d652:	9902      	ldr	r1, [sp, #8]
 100d654:	4620      	mov	r0, r4
 100d656:	f10a 0301 	add.w	r3, sl, #1
 100d65a:	9304      	str	r3, [sp, #16]
 100d65c:	f000 fdf6 	bl	100e24c <_Bfree>
 100d660:	f1b9 0f00 	cmp.w	r9, #0
 100d664:	d003      	beq.n	100d66e <_dtoa_r+0x596>
 100d666:	4649      	mov	r1, r9
 100d668:	4620      	mov	r0, r4
 100d66a:	f000 fdef 	bl	100e24c <_Bfree>
 100d66e:	4641      	mov	r1, r8
 100d670:	4620      	mov	r0, r4
 100d672:	f000 fdeb 	bl	100e24c <_Bfree>
 100d676:	2300      	movs	r3, #0
 100d678:	f88b 3000 	strb.w	r3, [fp]
 100d67c:	9b07      	ldr	r3, [sp, #28]
 100d67e:	461a      	mov	r2, r3
 100d680:	9b04      	ldr	r3, [sp, #16]
 100d682:	6013      	str	r3, [r2, #0]
 100d684:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 100d686:	2b00      	cmp	r3, #0
 100d688:	f43f ad63 	beq.w	100d152 <_dtoa_r+0x7a>
 100d68c:	4630      	mov	r0, r6
 100d68e:	f8c3 b000 	str.w	fp, [r3]
 100d692:	b013      	add	sp, #76	; 0x4c
 100d694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d698:	9b04      	ldr	r3, [sp, #16]
 100d69a:	3301      	adds	r3, #1
 100d69c:	9304      	str	r3, [sp, #16]
 100d69e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100d6a0:	2b00      	cmp	r3, #0
 100d6a2:	f000 818e 	beq.w	100d9c2 <_dtoa_r+0x8ea>
 100d6a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 100d6a8:	2b00      	cmp	r3, #0
 100d6aa:	dd05      	ble.n	100d6b8 <_dtoa_r+0x5e0>
 100d6ac:	4649      	mov	r1, r9
 100d6ae:	461a      	mov	r2, r3
 100d6b0:	4620      	mov	r0, r4
 100d6b2:	f000 ffb3 	bl	100e61c <__lshift>
 100d6b6:	4681      	mov	r9, r0
 100d6b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100d6ba:	2b00      	cmp	r3, #0
 100d6bc:	f040 8315 	bne.w	100dcea <_dtoa_r+0xc12>
 100d6c0:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 100d6c4:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 100d6c8:	f10b 33ff 	add.w	r3, fp, #4294967295
 100d6cc:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 100d6d0:	443b      	add	r3, r7
 100d6d2:	9a00      	ldr	r2, [sp, #0]
 100d6d4:	465f      	mov	r7, fp
 100d6d6:	930b      	str	r3, [sp, #44]	; 0x2c
 100d6d8:	f002 0201 	and.w	r2, r2, #1
 100d6dc:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 100d6e0:	9208      	str	r2, [sp, #32]
 100d6e2:	9d02      	ldr	r5, [sp, #8]
 100d6e4:	4640      	mov	r0, r8
 100d6e6:	4629      	mov	r1, r5
 100d6e8:	f7ff fc52 	bl	100cf90 <quorem>
 100d6ec:	4649      	mov	r1, r9
 100d6ee:	4683      	mov	fp, r0
 100d6f0:	4640      	mov	r0, r8
 100d6f2:	f000 fff1 	bl	100e6d8 <__mcmp>
 100d6f6:	4629      	mov	r1, r5
 100d6f8:	4652      	mov	r2, sl
 100d6fa:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 100d6fe:	9300      	str	r3, [sp, #0]
 100d700:	4606      	mov	r6, r0
 100d702:	4620      	mov	r0, r4
 100d704:	f001 f806 	bl	100e714 <__mdiff>
 100d708:	68c3      	ldr	r3, [r0, #12]
 100d70a:	4605      	mov	r5, r0
 100d70c:	4601      	mov	r1, r0
 100d70e:	2b00      	cmp	r3, #0
 100d710:	f040 81e1 	bne.w	100dad6 <_dtoa_r+0x9fe>
 100d714:	4640      	mov	r0, r8
 100d716:	f000 ffdf 	bl	100e6d8 <__mcmp>
 100d71a:	4629      	mov	r1, r5
 100d71c:	900a      	str	r0, [sp, #40]	; 0x28
 100d71e:	4620      	mov	r0, r4
 100d720:	f000 fd94 	bl	100e24c <_Bfree>
 100d724:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100d726:	9908      	ldr	r1, [sp, #32]
 100d728:	461a      	mov	r2, r3
 100d72a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100d72c:	431a      	orrs	r2, r3
 100d72e:	430a      	orrs	r2, r1
 100d730:	f000 8321 	beq.w	100dd76 <_dtoa_r+0xc9e>
 100d734:	2e00      	cmp	r6, #0
 100d736:	f107 0501 	add.w	r5, r7, #1
 100d73a:	f2c0 82ae 	blt.w	100dc9a <_dtoa_r+0xbc2>
 100d73e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100d740:	4316      	orrs	r6, r2
 100d742:	9a08      	ldr	r2, [sp, #32]
 100d744:	4332      	orrs	r2, r6
 100d746:	f000 82a8 	beq.w	100dc9a <_dtoa_r+0xbc2>
 100d74a:	2b00      	cmp	r3, #0
 100d74c:	f300 82e8 	bgt.w	100dd20 <_dtoa_r+0xc48>
 100d750:	9b00      	ldr	r3, [sp, #0]
 100d752:	703b      	strb	r3, [r7, #0]
 100d754:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100d756:	42bb      	cmp	r3, r7
 100d758:	f000 82f0 	beq.w	100dd3c <_dtoa_r+0xc64>
 100d75c:	4641      	mov	r1, r8
 100d75e:	2300      	movs	r3, #0
 100d760:	220a      	movs	r2, #10
 100d762:	4620      	mov	r0, r4
 100d764:	f000 fd7c 	bl	100e260 <__multadd>
 100d768:	45d1      	cmp	r9, sl
 100d76a:	4649      	mov	r1, r9
 100d76c:	f04f 0300 	mov.w	r3, #0
 100d770:	f04f 020a 	mov.w	r2, #10
 100d774:	4680      	mov	r8, r0
 100d776:	4620      	mov	r0, r4
 100d778:	f000 81b2 	beq.w	100dae0 <_dtoa_r+0xa08>
 100d77c:	f000 fd70 	bl	100e260 <__multadd>
 100d780:	4651      	mov	r1, sl
 100d782:	2300      	movs	r3, #0
 100d784:	220a      	movs	r2, #10
 100d786:	462f      	mov	r7, r5
 100d788:	4681      	mov	r9, r0
 100d78a:	4620      	mov	r0, r4
 100d78c:	f000 fd68 	bl	100e260 <__multadd>
 100d790:	4682      	mov	sl, r0
 100d792:	e7a6      	b.n	100d6e2 <_dtoa_r+0x60a>
 100d794:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100d796:	4641      	mov	r1, r8
 100d798:	4620      	mov	r0, r4
 100d79a:	f000 feed 	bl	100e578 <__pow5mult>
 100d79e:	4680      	mov	r8, r0
 100d7a0:	e6f7      	b.n	100d592 <_dtoa_r+0x4ba>
 100d7a2:	f240 6338 	movw	r3, #1592	; 0x638
 100d7a6:	f2c0 1301 	movt	r3, #257	; 0x101
 100d7aa:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 100d7ae:	2f00      	cmp	r7, #0
 100d7b0:	460a      	mov	r2, r1
 100d7b2:	ed93 5b00 	vldr	d5, [r3]
 100d7b6:	bfc8      	it	gt
 100d7b8:	2200      	movgt	r2, #0
 100d7ba:	9b08      	ldr	r3, [sp, #32]
 100d7bc:	bfd8      	it	le
 100d7be:	2201      	movle	r2, #1
 100d7c0:	ea12 73d3 	ands.w	r3, r2, r3, lsr #31
 100d7c4:	f000 81ed 	beq.w	100dba2 <_dtoa_r+0xaca>
 100d7c8:	2f00      	cmp	r7, #0
 100d7ca:	f000 814a 	beq.w	100da62 <_dtoa_r+0x98a>
 100d7ce:	2300      	movs	r3, #0
 100d7d0:	9302      	str	r3, [sp, #8]
 100d7d2:	4699      	mov	r9, r3
 100d7d4:	9b08      	ldr	r3, [sp, #32]
 100d7d6:	465e      	mov	r6, fp
 100d7d8:	ea6f 0a03 	mvn.w	sl, r3
 100d7dc:	e739      	b.n	100d652 <_dtoa_r+0x57a>
 100d7de:	2e00      	cmp	r6, #0
 100d7e0:	f04f 0301 	mov.w	r3, #1
 100d7e4:	930d      	str	r3, [sp, #52]	; 0x34
 100d7e6:	bfa4      	itt	ge
 100d7e8:	2300      	movge	r3, #0
 100d7ea:	9309      	strge	r3, [sp, #36]	; 0x24
 100d7ec:	f6bf ad2a 	bge.w	100d244 <_dtoa_r+0x16c>
 100d7f0:	f1cb 0301 	rsb	r3, fp, #1
 100d7f4:	2600      	movs	r6, #0
 100d7f6:	9309      	str	r3, [sp, #36]	; 0x24
 100d7f8:	e524      	b.n	100d244 <_dtoa_r+0x16c>
 100d7fa:	f641 26a0 	movw	r6, #6816	; 0x1aa0
 100d7fe:	f2c0 1601 	movt	r6, #257	; 0x101
 100d802:	4630      	mov	r0, r6
 100d804:	b013      	add	sp, #76	; 0x4c
 100d806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100d80a:	9a00      	ldr	r2, [sp, #0]
 100d80c:	f1c3 0320 	rsb	r3, r3, #32
 100d810:	fa02 f303 	lsl.w	r3, r2, r3
 100d814:	ee07 3a90 	vmov	s15, r3
 100d818:	e4c0      	b.n	100d19c <_dtoa_r+0xc4>
 100d81a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100d81c:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 100d820:	9302      	str	r3, [sp, #8]
 100d822:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100d824:	930c      	str	r3, [sp, #48]	; 0x30
 100d826:	e696      	b.n	100d556 <_dtoa_r+0x47e>
 100d828:	201c      	movs	r0, #28
 100d82a:	e6d0      	b.n	100d5ce <_dtoa_r+0x4f6>
 100d82c:	f000 8115 	beq.w	100da5a <_dtoa_r+0x982>
 100d830:	9b04      	ldr	r3, [sp, #16]
 100d832:	f240 6238 	movw	r2, #1592	; 0x638
 100d836:	f2c0 1201 	movt	r2, #257	; 0x101
 100d83a:	ed9d 7b02 	vldr	d7, [sp, #8]
 100d83e:	425b      	negs	r3, r3
 100d840:	f003 010f 	and.w	r1, r3, #15
 100d844:	111b      	asrs	r3, r3, #4
 100d846:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 100d84a:	ed92 5b00 	vldr	d5, [r2]
 100d84e:	ee27 5b05 	vmul.f64	d5, d7, d5
 100d852:	f000 82ad 	beq.w	100ddb0 <_dtoa_r+0xcd8>
 100d856:	f240 7228 	movw	r2, #1832	; 0x728
 100d85a:	f2c0 1201 	movt	r2, #257	; 0x101
 100d85e:	2000      	movs	r0, #0
 100d860:	2102      	movs	r1, #2
 100d862:	eeb0 7b45 	vmov.f64	d7, d5
 100d866:	f013 0f01 	tst.w	r3, #1
 100d86a:	d005      	beq.n	100d878 <_dtoa_r+0x7a0>
 100d86c:	ed92 6b00 	vldr	d6, [r2]
 100d870:	3101      	adds	r1, #1
 100d872:	4648      	mov	r0, r9
 100d874:	ee27 7b06 	vmul.f64	d7, d7, d6
 100d878:	105b      	asrs	r3, r3, #1
 100d87a:	f102 0208 	add.w	r2, r2, #8
 100d87e:	d1f2      	bne.n	100d866 <_dtoa_r+0x78e>
 100d880:	2800      	cmp	r0, #0
 100d882:	bf08      	it	eq
 100d884:	eeb0 7b45 	vmoveq.f64	d7, d5
 100d888:	e583      	b.n	100d392 <_dtoa_r+0x2ba>
 100d88a:	4601      	mov	r1, r0
 100d88c:	462a      	mov	r2, r5
 100d88e:	4620      	mov	r0, r4
 100d890:	f000 fe72 	bl	100e578 <__pow5mult>
 100d894:	f1ba 0f01 	cmp.w	sl, #1
 100d898:	9002      	str	r0, [sp, #8]
 100d89a:	f340 80f1 	ble.w	100da80 <_dtoa_r+0x9a8>
 100d89e:	2300      	movs	r3, #0
 100d8a0:	930b      	str	r3, [sp, #44]	; 0x2c
 100d8a2:	9a02      	ldr	r2, [sp, #8]
 100d8a4:	6913      	ldr	r3, [r2, #16]
 100d8a6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 100d8aa:	6918      	ldr	r0, [r3, #16]
 100d8ac:	f000 fd6c 	bl	100e388 <__hi0bits>
 100d8b0:	f1c0 0020 	rsb	r0, r0, #32
 100d8b4:	e67f      	b.n	100d5b6 <_dtoa_r+0x4de>
 100d8b6:	9902      	ldr	r1, [sp, #8]
 100d8b8:	4640      	mov	r0, r8
 100d8ba:	f000 ff0d 	bl	100e6d8 <__mcmp>
 100d8be:	2800      	cmp	r0, #0
 100d8c0:	f6bf aea6 	bge.w	100d610 <_dtoa_r+0x538>
 100d8c4:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 100d8c6:	2300      	movs	r3, #0
 100d8c8:	4641      	mov	r1, r8
 100d8ca:	220a      	movs	r2, #10
 100d8cc:	4620      	mov	r0, r4
 100d8ce:	429e      	cmp	r6, r3
 100d8d0:	bfcc      	ite	gt
 100d8d2:	2500      	movgt	r5, #0
 100d8d4:	f005 0501 	andle.w	r5, r5, #1
 100d8d8:	f000 fcc2 	bl	100e260 <__multadd>
 100d8dc:	9b04      	ldr	r3, [sp, #16]
 100d8de:	1e5e      	subs	r6, r3, #1
 100d8e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100d8e2:	4680      	mov	r8, r0
 100d8e4:	2b00      	cmp	r3, #0
 100d8e6:	f040 8252 	bne.w	100dd8e <_dtoa_r+0xcb6>
 100d8ea:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 100d8ec:	2d00      	cmp	r5, #0
 100d8ee:	d068      	beq.n	100d9c2 <_dtoa_r+0x8ea>
 100d8f0:	9604      	str	r6, [sp, #16]
 100d8f2:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 100d8f4:	e693      	b.n	100d61e <_dtoa_r+0x546>
 100d8f6:	ed9d 5b00 	vldr	d5, [sp]
 100d8fa:	2102      	movs	r1, #2
 100d8fc:	e537      	b.n	100d36e <_dtoa_r+0x296>
 100d8fe:	2301      	movs	r3, #1
 100d900:	930a      	str	r3, [sp, #40]	; 0x28
 100d902:	9b08      	ldr	r3, [sp, #32]
 100d904:	2b00      	cmp	r3, #0
 100d906:	f340 80f1 	ble.w	100daec <_dtoa_r+0xa14>
 100d90a:	461f      	mov	r7, r3
 100d90c:	461a      	mov	r2, r3
 100d90e:	930e      	str	r3, [sp, #56]	; 0x38
 100d910:	2f0e      	cmp	r7, #14
 100d912:	bf8c      	ite	hi
 100d914:	f04f 0900 	movhi.w	r9, #0
 100d918:	f009 0901 	andls.w	r9, r9, #1
 100d91c:	2a17      	cmp	r2, #23
 100d91e:	f04f 0100 	mov.w	r1, #0
 100d922:	6461      	str	r1, [r4, #68]	; 0x44
 100d924:	f77f acfb 	ble.w	100d31e <_dtoa_r+0x246>
 100d928:	2304      	movs	r3, #4
 100d92a:	005b      	lsls	r3, r3, #1
 100d92c:	3101      	adds	r1, #1
 100d92e:	f103 0014 	add.w	r0, r3, #20
 100d932:	4290      	cmp	r0, r2
 100d934:	d9f9      	bls.n	100d92a <_dtoa_r+0x852>
 100d936:	6461      	str	r1, [r4, #68]	; 0x44
 100d938:	e4f1      	b.n	100d31e <_dtoa_r+0x246>
 100d93a:	2301      	movs	r3, #1
 100d93c:	930a      	str	r3, [sp, #40]	; 0x28
 100d93e:	9a04      	ldr	r2, [sp, #16]
 100d940:	9b08      	ldr	r3, [sp, #32]
 100d942:	4413      	add	r3, r2
 100d944:	930e      	str	r3, [sp, #56]	; 0x38
 100d946:	1c5f      	adds	r7, r3, #1
 100d948:	2f01      	cmp	r7, #1
 100d94a:	463a      	mov	r2, r7
 100d94c:	bfb8      	it	lt
 100d94e:	2201      	movlt	r2, #1
 100d950:	e7de      	b.n	100d910 <_dtoa_r+0x838>
 100d952:	2300      	movs	r3, #0
 100d954:	930a      	str	r3, [sp, #40]	; 0x28
 100d956:	e7f2      	b.n	100d93e <_dtoa_r+0x866>
 100d958:	2300      	movs	r3, #0
 100d95a:	930a      	str	r3, [sp, #40]	; 0x28
 100d95c:	e7d1      	b.n	100d902 <_dtoa_r+0x82a>
 100d95e:	2a01      	cmp	r2, #1
 100d960:	ee25 3b03 	vmul.f64	d3, d5, d3
 100d964:	f88b 1000 	strb.w	r1, [fp]
 100d968:	d011      	beq.n	100d98e <_dtoa_r+0x8b6>
 100d96a:	445a      	add	r2, fp
 100d96c:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 100d970:	ee27 6b04 	vmul.f64	d6, d7, d4
 100d974:	eefd 7bc6 	vcvt.s32.f64	s15, d6
 100d978:	ee17 1a90 	vmov	r1, s15
 100d97c:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 100d980:	ee36 7b45 	vsub.f64	d7, d6, d5
 100d984:	3130      	adds	r1, #48	; 0x30
 100d986:	f803 1b01 	strb.w	r1, [r3], #1
 100d98a:	4293      	cmp	r3, r2
 100d98c:	d1f0      	bne.n	100d970 <_dtoa_r+0x898>
 100d98e:	eeb6 6b00 	vmov.f64	d6, #96	; 0x3f000000  0.5
 100d992:	ee33 5b06 	vadd.f64	d5, d3, d6
 100d996:	eeb4 5bc7 	vcmpe.f64	d5, d7
 100d99a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d99e:	f100 819d 	bmi.w	100dcdc <_dtoa_r+0xc04>
 100d9a2:	ee36 6b43 	vsub.f64	d6, d6, d3
 100d9a6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 100d9aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100d9ae:	f77f ad9d 	ble.w	100d4ec <_dtoa_r+0x414>
 100d9b2:	e000      	b.n	100d9b6 <_dtoa_r+0x8de>
 100d9b4:	460b      	mov	r3, r1
 100d9b6:	f813 2c01 	ldrb.w	r2, [r3, #-1]
 100d9ba:	1e59      	subs	r1, r3, #1
 100d9bc:	2a30      	cmp	r2, #48	; 0x30
 100d9be:	d0f9      	beq.n	100d9b4 <_dtoa_r+0x8dc>
 100d9c0:	e56b      	b.n	100d49a <_dtoa_r+0x3c2>
 100d9c2:	465d      	mov	r5, fp
 100d9c4:	2601      	movs	r6, #1
 100d9c6:	f8dd a008 	ldr.w	sl, [sp, #8]
 100d9ca:	e002      	b.n	100d9d2 <_dtoa_r+0x8fa>
 100d9cc:	f000 fc48 	bl	100e260 <__multadd>
 100d9d0:	4680      	mov	r8, r0
 100d9d2:	4651      	mov	r1, sl
 100d9d4:	4640      	mov	r0, r8
 100d9d6:	f7ff fadb 	bl	100cf90 <quorem>
 100d9da:	42be      	cmp	r6, r7
 100d9dc:	f04f 0300 	mov.w	r3, #0
 100d9e0:	f04f 020a 	mov.w	r2, #10
 100d9e4:	4641      	mov	r1, r8
 100d9e6:	f106 0601 	add.w	r6, r6, #1
 100d9ea:	f100 0c30 	add.w	ip, r0, #48	; 0x30
 100d9ee:	4620      	mov	r0, r4
 100d9f0:	f805 cb01 	strb.w	ip, [r5], #1
 100d9f4:	dbea      	blt.n	100d9cc <_dtoa_r+0x8f4>
 100d9f6:	2600      	movs	r6, #0
 100d9f8:	f8cd c000 	str.w	ip, [sp]
 100d9fc:	4641      	mov	r1, r8
 100d9fe:	2201      	movs	r2, #1
 100da00:	4620      	mov	r0, r4
 100da02:	f000 fe0b 	bl	100e61c <__lshift>
 100da06:	9902      	ldr	r1, [sp, #8]
 100da08:	4680      	mov	r8, r0
 100da0a:	f000 fe65 	bl	100e6d8 <__mcmp>
 100da0e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 100da12:	2800      	cmp	r0, #0
 100da14:	f340 8118 	ble.w	100dc48 <_dtoa_r+0xb70>
 100da18:	1e6b      	subs	r3, r5, #1
 100da1a:	e004      	b.n	100da26 <_dtoa_r+0x94e>
 100da1c:	459b      	cmp	fp, r3
 100da1e:	f000 8124 	beq.w	100dc6a <_dtoa_r+0xb92>
 100da22:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 100da26:	2a39      	cmp	r2, #57	; 0x39
 100da28:	f103 0501 	add.w	r5, r3, #1
 100da2c:	d0f6      	beq.n	100da1c <_dtoa_r+0x944>
 100da2e:	3201      	adds	r2, #1
 100da30:	701a      	strb	r2, [r3, #0]
 100da32:	9902      	ldr	r1, [sp, #8]
 100da34:	4620      	mov	r0, r4
 100da36:	f000 fc09 	bl	100e24c <_Bfree>
 100da3a:	f1b9 0f00 	cmp.w	r9, #0
 100da3e:	f000 8111 	beq.w	100dc64 <_dtoa_r+0xb8c>
 100da42:	2e00      	cmp	r6, #0
 100da44:	bf18      	it	ne
 100da46:	454e      	cmpne	r6, r9
 100da48:	f000 81b7 	beq.w	100ddba <_dtoa_r+0xce2>
 100da4c:	4631      	mov	r1, r6
 100da4e:	4620      	mov	r0, r4
 100da50:	465e      	mov	r6, fp
 100da52:	f000 fbfb 	bl	100e24c <_Bfree>
 100da56:	46ab      	mov	fp, r5
 100da58:	e605      	b.n	100d666 <_dtoa_r+0x58e>
 100da5a:	ed9d 7b00 	vldr	d7, [sp]
 100da5e:	2102      	movs	r1, #2
 100da60:	e497      	b.n	100d392 <_dtoa_r+0x2ba>
 100da62:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 100da66:	9702      	str	r7, [sp, #8]
 100da68:	46b9      	mov	r9, r7
 100da6a:	ee25 5b07 	vmul.f64	d5, d5, d7
 100da6e:	ed9d 7b00 	vldr	d7, [sp]
 100da72:	eeb4 5bc7 	vcmpe.f64	d5, d7
 100da76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100da7a:	f6bf aeab 	bge.w	100d7d4 <_dtoa_r+0x6fc>
 100da7e:	e5df      	b.n	100d640 <_dtoa_r+0x568>
 100da80:	e9dd 1200 	ldrd	r1, r2, [sp]
 100da84:	2900      	cmp	r1, #0
 100da86:	f47f af0a 	bne.w	100d89e <_dtoa_r+0x7c6>
 100da8a:	f3c2 0313 	ubfx	r3, r2, #0, #20
 100da8e:	2b00      	cmp	r3, #0
 100da90:	f040 8196 	bne.w	100ddc0 <_dtoa_r+0xce8>
 100da94:	2300      	movs	r3, #0
 100da96:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 100da9a:	4013      	ands	r3, r2
 100da9c:	2b00      	cmp	r3, #0
 100da9e:	f000 8152 	beq.w	100dd46 <_dtoa_r+0xc6e>
 100daa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100daa4:	3601      	adds	r6, #1
 100daa6:	3301      	adds	r3, #1
 100daa8:	9309      	str	r3, [sp, #36]	; 0x24
 100daaa:	2301      	movs	r3, #1
 100daac:	930b      	str	r3, [sp, #44]	; 0x2c
 100daae:	e57e      	b.n	100d5ae <_dtoa_r+0x4d6>
 100dab0:	461a      	mov	r2, r3
 100dab2:	4649      	mov	r1, r9
 100dab4:	4620      	mov	r0, r4
 100dab6:	f000 fd5f 	bl	100e578 <__pow5mult>
 100daba:	4642      	mov	r2, r8
 100dabc:	4601      	mov	r1, r0
 100dabe:	4681      	mov	r9, r0
 100dac0:	4620      	mov	r0, r4
 100dac2:	f000 fcb9 	bl	100e438 <__multiply>
 100dac6:	4641      	mov	r1, r8
 100dac8:	900f      	str	r0, [sp, #60]	; 0x3c
 100daca:	4620      	mov	r0, r4
 100dacc:	f000 fbbe 	bl	100e24c <_Bfree>
 100dad0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 100dad2:	4698      	mov	r8, r3
 100dad4:	e558      	b.n	100d588 <_dtoa_r+0x4b0>
 100dad6:	4620      	mov	r0, r4
 100dad8:	f000 fbb8 	bl	100e24c <_Bfree>
 100dadc:	2301      	movs	r3, #1
 100dade:	e629      	b.n	100d734 <_dtoa_r+0x65c>
 100dae0:	f000 fbbe 	bl	100e260 <__multadd>
 100dae4:	462f      	mov	r7, r5
 100dae6:	4681      	mov	r9, r0
 100dae8:	4682      	mov	sl, r0
 100daea:	e5fa      	b.n	100d6e2 <_dtoa_r+0x60a>
 100daec:	2301      	movs	r3, #1
 100daee:	9308      	str	r3, [sp, #32]
 100daf0:	461f      	mov	r7, r3
 100daf2:	e411      	b.n	100d318 <_dtoa_r+0x240>
 100daf4:	e9dd 1200 	ldrd	r1, r2, [sp]
 100daf8:	2900      	cmp	r1, #0
 100dafa:	f47f ad56 	bne.w	100d5aa <_dtoa_r+0x4d2>
 100dafe:	f3c2 0313 	ubfx	r3, r2, #0, #20
 100db02:	2b00      	cmp	r3, #0
 100db04:	d0c6      	beq.n	100da94 <_dtoa_r+0x9bc>
 100db06:	9b00      	ldr	r3, [sp, #0]
 100db08:	930b      	str	r3, [sp, #44]	; 0x2c
 100db0a:	e550      	b.n	100d5ae <_dtoa_r+0x4d6>
 100db0c:	2f00      	cmp	r7, #0
 100db0e:	f43f acca 	beq.w	100d4a6 <_dtoa_r+0x3ce>
 100db12:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 100db14:	2a00      	cmp	r2, #0
 100db16:	f77f ace9 	ble.w	100d4ec <_dtoa_r+0x414>
 100db1a:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 100db1e:	3101      	adds	r1, #1
 100db20:	9b04      	ldr	r3, [sp, #16]
 100db22:	f103 3eff 	add.w	lr, r3, #4294967295
 100db26:	ee27 7b06 	vmul.f64	d7, d7, d6
 100db2a:	ee06 1a90 	vmov	s13, r1
 100db2e:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 100db32:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 100db36:	ee06 5b07 	vmla.f64	d5, d6, d7
 100db3a:	ed8d 5b00 	vstr	d5, [sp]
 100db3e:	9b01      	ldr	r3, [sp, #4]
 100db40:	e9dd 0100 	ldrd	r0, r1, [sp]
 100db44:	f1a3 7150 	sub.w	r1, r3, #54525952	; 0x3400000
 100db48:	e441      	b.n	100d3ce <_dtoa_r+0x2f6>
 100db4a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 100db4c:	2a00      	cmp	r2, #0
 100db4e:	f000 8099 	beq.w	100dc84 <_dtoa_r+0xbac>
 100db52:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100db54:	f203 4333 	addw	r3, r3, #1075	; 0x433
 100db58:	441e      	add	r6, r3
 100db5a:	18d3      	adds	r3, r2, r3
 100db5c:	9309      	str	r3, [sp, #36]	; 0x24
 100db5e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100db60:	920c      	str	r2, [sp, #48]	; 0x30
 100db62:	9302      	str	r3, [sp, #8]
 100db64:	e4f2      	b.n	100d54c <_dtoa_r+0x474>
 100db66:	2300      	movs	r3, #0
 100db68:	9302      	str	r3, [sp, #8]
 100db6a:	4699      	mov	r9, r3
 100db6c:	e568      	b.n	100d640 <_dtoa_r+0x568>
 100db6e:	2100      	movs	r1, #0
 100db70:	4620      	mov	r0, r4
 100db72:	6461      	str	r1, [r4, #68]	; 0x44
 100db74:	f000 fb44 	bl	100e200 <_Balloc>
 100db78:	9a04      	ldr	r2, [sp, #16]
 100db7a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 100db7c:	2a0e      	cmp	r2, #14
 100db7e:	4683      	mov	fp, r0
 100db80:	6420      	str	r0, [r4, #64]	; 0x40
 100db82:	f300 8126 	bgt.w	100ddd2 <_dtoa_r+0xcfa>
 100db86:	2b00      	cmp	r3, #0
 100db88:	f2c0 8123 	blt.w	100ddd2 <_dtoa_r+0xcfa>
 100db8c:	9a04      	ldr	r2, [sp, #16]
 100db8e:	f240 6338 	movw	r3, #1592	; 0x638
 100db92:	f2c0 1301 	movt	r3, #257	; 0x101
 100db96:	f04f 37ff 	mov.w	r7, #4294967295
 100db9a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 100db9e:	ed93 5b00 	vldr	d5, [r3]
 100dba2:	9a04      	ldr	r2, [sp, #16]
 100dba4:	2f01      	cmp	r7, #1
 100dba6:	465b      	mov	r3, fp
 100dba8:	ed9d 7b00 	vldr	d7, [sp]
 100dbac:	f102 0201 	add.w	r2, r2, #1
 100dbb0:	9204      	str	r2, [sp, #16]
 100dbb2:	ee87 6b05 	vdiv.f64	d6, d7, d5
 100dbb6:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 100dbba:	ee16 2a10 	vmov	r2, s12
 100dbbe:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 100dbc2:	ee04 7b45 	vmls.f64	d7, d4, d5
 100dbc6:	f102 0230 	add.w	r2, r2, #48	; 0x30
 100dbca:	f803 2b01 	strb.w	r2, [r3], #1
 100dbce:	d022      	beq.n	100dc16 <_dtoa_r+0xb3e>
 100dbd0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 100dbd4:	ee27 7b03 	vmul.f64	d7, d7, d3
 100dbd8:	eeb5 7b40 	vcmp.f64	d7, #0.0
 100dbdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100dbe0:	d079      	beq.n	100dcd6 <_dtoa_r+0xbfe>
 100dbe2:	2201      	movs	r2, #1
 100dbe4:	e006      	b.n	100dbf4 <_dtoa_r+0xb1c>
 100dbe6:	ee27 7b03 	vmul.f64	d7, d7, d3
 100dbea:	eeb5 7b40 	vcmp.f64	d7, #0.0
 100dbee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100dbf2:	d070      	beq.n	100dcd6 <_dtoa_r+0xbfe>
 100dbf4:	ee87 6b05 	vdiv.f64	d6, d7, d5
 100dbf8:	3201      	adds	r2, #1
 100dbfa:	42ba      	cmp	r2, r7
 100dbfc:	eebd 6bc6 	vcvt.s32.f64	s12, d6
 100dc00:	ee16 1a10 	vmov	r1, s12
 100dc04:	eeb8 4bc6 	vcvt.f64.s32	d4, s12
 100dc08:	ee04 7b45 	vmls.f64	d7, d4, d5
 100dc0c:	f101 0130 	add.w	r1, r1, #48	; 0x30
 100dc10:	f803 1b01 	strb.w	r1, [r3], #1
 100dc14:	d1e7      	bne.n	100dbe6 <_dtoa_r+0xb0e>
 100dc16:	ee37 7b07 	vadd.f64	d7, d7, d7
 100dc1a:	eeb4 7bc5 	vcmpe.f64	d7, d5
 100dc1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100dc22:	f340 8098 	ble.w	100dd56 <_dtoa_r+0xc7e>
 100dc26:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 100dc2a:	465e      	mov	r6, fp
 100dc2c:	3b01      	subs	r3, #1
 100dc2e:	e003      	b.n	100dc38 <_dtoa_r+0xb60>
 100dc30:	429e      	cmp	r6, r3
 100dc32:	d021      	beq.n	100dc78 <_dtoa_r+0xba0>
 100dc34:	f813 1d01 	ldrb.w	r1, [r3, #-1]!
 100dc38:	2939      	cmp	r1, #57	; 0x39
 100dc3a:	f103 0b01 	add.w	fp, r3, #1
 100dc3e:	d0f7      	beq.n	100dc30 <_dtoa_r+0xb58>
 100dc40:	1c4a      	adds	r2, r1, #1
 100dc42:	b2d2      	uxtb	r2, r2
 100dc44:	701a      	strb	r2, [r3, #0]
 100dc46:	e512      	b.n	100d66e <_dtoa_r+0x596>
 100dc48:	d103      	bne.n	100dc52 <_dtoa_r+0xb7a>
 100dc4a:	9b00      	ldr	r3, [sp, #0]
 100dc4c:	07db      	lsls	r3, r3, #31
 100dc4e:	f53f aee3 	bmi.w	100da18 <_dtoa_r+0x940>
 100dc52:	1e6b      	subs	r3, r5, #1
 100dc54:	e001      	b.n	100dc5a <_dtoa_r+0xb82>
 100dc56:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 100dc5a:	2a30      	cmp	r2, #48	; 0x30
 100dc5c:	f103 0501 	add.w	r5, r3, #1
 100dc60:	d0f9      	beq.n	100dc56 <_dtoa_r+0xb7e>
 100dc62:	e6e6      	b.n	100da32 <_dtoa_r+0x95a>
 100dc64:	465e      	mov	r6, fp
 100dc66:	46ab      	mov	fp, r5
 100dc68:	e501      	b.n	100d66e <_dtoa_r+0x596>
 100dc6a:	9b04      	ldr	r3, [sp, #16]
 100dc6c:	3301      	adds	r3, #1
 100dc6e:	9304      	str	r3, [sp, #16]
 100dc70:	2331      	movs	r3, #49	; 0x31
 100dc72:	f88b 3000 	strb.w	r3, [fp]
 100dc76:	e6dc      	b.n	100da32 <_dtoa_r+0x95a>
 100dc78:	9a04      	ldr	r2, [sp, #16]
 100dc7a:	3201      	adds	r2, #1
 100dc7c:	9204      	str	r2, [sp, #16]
 100dc7e:	2231      	movs	r2, #49	; 0x31
 100dc80:	701a      	strb	r2, [r3, #0]
 100dc82:	e4f4      	b.n	100d66e <_dtoa_r+0x596>
 100dc84:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100dc86:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100dc88:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100dc8a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 100dc8e:	920c      	str	r2, [sp, #48]	; 0x30
 100dc90:	441e      	add	r6, r3
 100dc92:	18d3      	adds	r3, r2, r3
 100dc94:	9102      	str	r1, [sp, #8]
 100dc96:	9309      	str	r3, [sp, #36]	; 0x24
 100dc98:	e458      	b.n	100d54c <_dtoa_r+0x474>
 100dc9a:	2b00      	cmp	r3, #0
 100dc9c:	465e      	mov	r6, fp
 100dc9e:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 100dca2:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 100dca6:	dd10      	ble.n	100dcca <_dtoa_r+0xbf2>
 100dca8:	4641      	mov	r1, r8
 100dcaa:	2201      	movs	r2, #1
 100dcac:	4620      	mov	r0, r4
 100dcae:	f000 fcb5 	bl	100e61c <__lshift>
 100dcb2:	9902      	ldr	r1, [sp, #8]
 100dcb4:	4680      	mov	r8, r0
 100dcb6:	f000 fd0f 	bl	100e6d8 <__mcmp>
 100dcba:	2800      	cmp	r0, #0
 100dcbc:	dd73      	ble.n	100dda6 <_dtoa_r+0xcce>
 100dcbe:	9b00      	ldr	r3, [sp, #0]
 100dcc0:	2b39      	cmp	r3, #57	; 0x39
 100dcc2:	d042      	beq.n	100dd4a <_dtoa_r+0xc72>
 100dcc4:	4633      	mov	r3, r6
 100dcc6:	3331      	adds	r3, #49	; 0x31
 100dcc8:	9300      	str	r3, [sp, #0]
 100dcca:	9b00      	ldr	r3, [sp, #0]
 100dccc:	464e      	mov	r6, r9
 100dcce:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 100dcd2:	703b      	strb	r3, [r7, #0]
 100dcd4:	e6ad      	b.n	100da32 <_dtoa_r+0x95a>
 100dcd6:	465e      	mov	r6, fp
 100dcd8:	469b      	mov	fp, r3
 100dcda:	e4c8      	b.n	100d66e <_dtoa_r+0x596>
 100dcdc:	f10e 0201 	add.w	r2, lr, #1
 100dce0:	465e      	mov	r6, fp
 100dce2:	9204      	str	r2, [sp, #16]
 100dce4:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 100dce8:	e7a0      	b.n	100dc2c <_dtoa_r+0xb54>
 100dcea:	f8d9 1004 	ldr.w	r1, [r9, #4]
 100dcee:	4620      	mov	r0, r4
 100dcf0:	f000 fa86 	bl	100e200 <_Balloc>
 100dcf4:	f8d9 3010 	ldr.w	r3, [r9, #16]
 100dcf8:	f109 010c 	add.w	r1, r9, #12
 100dcfc:	3302      	adds	r3, #2
 100dcfe:	009a      	lsls	r2, r3, #2
 100dd00:	4605      	mov	r5, r0
 100dd02:	300c      	adds	r0, #12
 100dd04:	f7fc e8bc 	blx	1009e80 <memcpy>
 100dd08:	4629      	mov	r1, r5
 100dd0a:	2201      	movs	r2, #1
 100dd0c:	4620      	mov	r0, r4
 100dd0e:	f000 fc85 	bl	100e61c <__lshift>
 100dd12:	900a      	str	r0, [sp, #40]	; 0x28
 100dd14:	e4d6      	b.n	100d6c4 <_dtoa_r+0x5ec>
 100dd16:	f10e 0201 	add.w	r2, lr, #1
 100dd1a:	465e      	mov	r6, fp
 100dd1c:	9204      	str	r2, [sp, #16]
 100dd1e:	e785      	b.n	100dc2c <_dtoa_r+0xb54>
 100dd20:	9b00      	ldr	r3, [sp, #0]
 100dd22:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 100dd26:	2b39      	cmp	r3, #57	; 0x39
 100dd28:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 100dd2c:	d00d      	beq.n	100dd4a <_dtoa_r+0xc72>
 100dd2e:	9b00      	ldr	r3, [sp, #0]
 100dd30:	464e      	mov	r6, r9
 100dd32:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 100dd36:	3301      	adds	r3, #1
 100dd38:	703b      	strb	r3, [r7, #0]
 100dd3a:	e67a      	b.n	100da32 <_dtoa_r+0x95a>
 100dd3c:	464e      	mov	r6, r9
 100dd3e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 100dd42:	46d1      	mov	r9, sl
 100dd44:	e65a      	b.n	100d9fc <_dtoa_r+0x924>
 100dd46:	930b      	str	r3, [sp, #44]	; 0x2c
 100dd48:	e431      	b.n	100d5ae <_dtoa_r+0x4d6>
 100dd4a:	2239      	movs	r2, #57	; 0x39
 100dd4c:	464e      	mov	r6, r9
 100dd4e:	703a      	strb	r2, [r7, #0]
 100dd50:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 100dd54:	e660      	b.n	100da18 <_dtoa_r+0x940>
 100dd56:	eeb4 7b45 	vcmp.f64	d7, d5
 100dd5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 100dd5e:	d1ba      	bne.n	100dcd6 <_dtoa_r+0xbfe>
 100dd60:	ee16 2a10 	vmov	r2, s12
 100dd64:	465e      	mov	r6, fp
 100dd66:	07d1      	lsls	r1, r2, #31
 100dd68:	bf48      	it	mi
 100dd6a:	f813 1c01 	ldrbmi.w	r1, [r3, #-1]
 100dd6e:	f53f af5d 	bmi.w	100dc2c <_dtoa_r+0xb54>
 100dd72:	469b      	mov	fp, r3
 100dd74:	e47b      	b.n	100d66e <_dtoa_r+0x596>
 100dd76:	9a00      	ldr	r2, [sp, #0]
 100dd78:	465b      	mov	r3, fp
 100dd7a:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 100dd7e:	1c7d      	adds	r5, r7, #1
 100dd80:	2a39      	cmp	r2, #57	; 0x39
 100dd82:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 100dd86:	d0e0      	beq.n	100dd4a <_dtoa_r+0xc72>
 100dd88:	2e00      	cmp	r6, #0
 100dd8a:	dc9c      	bgt.n	100dcc6 <_dtoa_r+0xbee>
 100dd8c:	e79d      	b.n	100dcca <_dtoa_r+0xbf2>
 100dd8e:	4649      	mov	r1, r9
 100dd90:	2300      	movs	r3, #0
 100dd92:	220a      	movs	r2, #10
 100dd94:	4620      	mov	r0, r4
 100dd96:	f000 fa63 	bl	100e260 <__multadd>
 100dd9a:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 100dd9c:	4681      	mov	r9, r0
 100dd9e:	2d00      	cmp	r5, #0
 100dda0:	f43f ac81 	beq.w	100d6a6 <_dtoa_r+0x5ce>
 100dda4:	e5a4      	b.n	100d8f0 <_dtoa_r+0x818>
 100dda6:	d190      	bne.n	100dcca <_dtoa_r+0xbf2>
 100dda8:	9b00      	ldr	r3, [sp, #0]
 100ddaa:	07da      	lsls	r2, r3, #31
 100ddac:	d58d      	bpl.n	100dcca <_dtoa_r+0xbf2>
 100ddae:	e786      	b.n	100dcbe <_dtoa_r+0xbe6>
 100ddb0:	eeb0 7b45 	vmov.f64	d7, d5
 100ddb4:	2102      	movs	r1, #2
 100ddb6:	f7ff baec 	b.w	100d392 <_dtoa_r+0x2ba>
 100ddba:	465e      	mov	r6, fp
 100ddbc:	46ab      	mov	fp, r5
 100ddbe:	e452      	b.n	100d666 <_dtoa_r+0x58e>
 100ddc0:	9b00      	ldr	r3, [sp, #0]
 100ddc2:	930b      	str	r3, [sp, #44]	; 0x2c
 100ddc4:	e56d      	b.n	100d8a2 <_dtoa_r+0x7ca>
 100ddc6:	f43f ac09 	beq.w	100d5dc <_dtoa_r+0x504>
 100ddca:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 100ddce:	f7ff bbfe 	b.w	100d5ce <_dtoa_r+0x4f6>
 100ddd2:	2200      	movs	r2, #0
 100ddd4:	f04f 37ff 	mov.w	r7, #4294967295
 100ddd8:	9208      	str	r2, [sp, #32]
 100ddda:	2201      	movs	r2, #1
 100dddc:	970e      	str	r7, [sp, #56]	; 0x38
 100ddde:	920a      	str	r2, [sp, #40]	; 0x28
 100dde0:	f7ff bb99 	b.w	100d516 <_dtoa_r+0x43e>

0100dde4 <_malloc_trim_r>:
 100dde4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100dde6:	f242 4744 	movw	r7, #9284	; 0x2444
 100ddea:	f2c0 1701 	movt	r7, #257	; 0x101
 100ddee:	460c      	mov	r4, r1
 100ddf0:	4606      	mov	r6, r0
 100ddf2:	f7fc fb85 	bl	100a500 <__malloc_lock>
 100ddf6:	68bb      	ldr	r3, [r7, #8]
 100ddf8:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 100ddfc:	310f      	adds	r1, #15
 100ddfe:	685d      	ldr	r5, [r3, #4]
 100de00:	f025 0503 	bic.w	r5, r5, #3
 100de04:	4429      	add	r1, r5
 100de06:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
 100de0a:	f021 010f 	bic.w	r1, r1, #15
 100de0e:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
 100de12:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 100de16:	db07      	blt.n	100de28 <_malloc_trim_r+0x44>
 100de18:	2100      	movs	r1, #0
 100de1a:	4630      	mov	r0, r6
 100de1c:	f7fc fb74 	bl	100a508 <_sbrk_r>
 100de20:	68bb      	ldr	r3, [r7, #8]
 100de22:	442b      	add	r3, r5
 100de24:	4298      	cmp	r0, r3
 100de26:	d004      	beq.n	100de32 <_malloc_trim_r+0x4e>
 100de28:	4630      	mov	r0, r6
 100de2a:	f7fc fb6b 	bl	100a504 <__malloc_unlock>
 100de2e:	2000      	movs	r0, #0
 100de30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100de32:	4261      	negs	r1, r4
 100de34:	4630      	mov	r0, r6
 100de36:	f7fc fb67 	bl	100a508 <_sbrk_r>
 100de3a:	3001      	adds	r0, #1
 100de3c:	d010      	beq.n	100de60 <_malloc_trim_r+0x7c>
 100de3e:	68ba      	ldr	r2, [r7, #8]
 100de40:	f248 23e8 	movw	r3, #33512	; 0x82e8
 100de44:	f2c0 1301 	movt	r3, #257	; 0x101
 100de48:	1b2d      	subs	r5, r5, r4
 100de4a:	4630      	mov	r0, r6
 100de4c:	f045 0501 	orr.w	r5, r5, #1
 100de50:	6819      	ldr	r1, [r3, #0]
 100de52:	6055      	str	r5, [r2, #4]
 100de54:	1b09      	subs	r1, r1, r4
 100de56:	6019      	str	r1, [r3, #0]
 100de58:	f7fc fb54 	bl	100a504 <__malloc_unlock>
 100de5c:	2001      	movs	r0, #1
 100de5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100de60:	2100      	movs	r1, #0
 100de62:	4630      	mov	r0, r6
 100de64:	f7fc fb50 	bl	100a508 <_sbrk_r>
 100de68:	68ba      	ldr	r2, [r7, #8]
 100de6a:	1a83      	subs	r3, r0, r2
 100de6c:	2b0f      	cmp	r3, #15
 100de6e:	dddb      	ble.n	100de28 <_malloc_trim_r+0x44>
 100de70:	f642 044c 	movw	r4, #10316	; 0x284c
 100de74:	f2c0 1401 	movt	r4, #257	; 0x101
 100de78:	f248 21e8 	movw	r1, #33512	; 0x82e8
 100de7c:	f2c0 1101 	movt	r1, #257	; 0x101
 100de80:	6824      	ldr	r4, [r4, #0]
 100de82:	f043 0301 	orr.w	r3, r3, #1
 100de86:	6053      	str	r3, [r2, #4]
 100de88:	1b00      	subs	r0, r0, r4
 100de8a:	6008      	str	r0, [r1, #0]
 100de8c:	e7cc      	b.n	100de28 <_malloc_trim_r+0x44>
 100de8e:	bf00      	nop

0100de90 <_free_r>:
 100de90:	2900      	cmp	r1, #0
 100de92:	d060      	beq.n	100df56 <_free_r+0xc6>
 100de94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100de96:	460f      	mov	r7, r1
 100de98:	4606      	mov	r6, r0
 100de9a:	f7fc fb31 	bl	100a500 <__malloc_lock>
 100de9e:	f857 cc04 	ldr.w	ip, [r7, #-4]
 100dea2:	f242 4244 	movw	r2, #9284	; 0x2444
 100dea6:	f2c0 1201 	movt	r2, #257	; 0x101
 100deaa:	f1a7 0008 	sub.w	r0, r7, #8
 100deae:	f02c 0301 	bic.w	r3, ip, #1
 100deb2:	18c4      	adds	r4, r0, r3
 100deb4:	6891      	ldr	r1, [r2, #8]
 100deb6:	6865      	ldr	r5, [r4, #4]
 100deb8:	42a1      	cmp	r1, r4
 100deba:	f025 0503 	bic.w	r5, r5, #3
 100debe:	d07f      	beq.n	100dfc0 <_free_r+0x130>
 100dec0:	f01c 0f01 	tst.w	ip, #1
 100dec4:	6065      	str	r5, [r4, #4]
 100dec6:	eb04 0105 	add.w	r1, r4, r5
 100deca:	d133      	bne.n	100df34 <_free_r+0xa4>
 100decc:	f857 7c08 	ldr.w	r7, [r7, #-8]
 100ded0:	f102 0c08 	add.w	ip, r2, #8
 100ded4:	6849      	ldr	r1, [r1, #4]
 100ded6:	1bc0      	subs	r0, r0, r7
 100ded8:	443b      	add	r3, r7
 100deda:	f001 0101 	and.w	r1, r1, #1
 100dede:	6887      	ldr	r7, [r0, #8]
 100dee0:	4567      	cmp	r7, ip
 100dee2:	d061      	beq.n	100dfa8 <_free_r+0x118>
 100dee4:	f8d0 e00c 	ldr.w	lr, [r0, #12]
 100dee8:	f8c7 e00c 	str.w	lr, [r7, #12]
 100deec:	f8ce 7008 	str.w	r7, [lr, #8]
 100def0:	2900      	cmp	r1, #0
 100def2:	f000 8090 	beq.w	100e016 <_free_r+0x186>
 100def6:	f043 0101 	orr.w	r1, r3, #1
 100defa:	6041      	str	r1, [r0, #4]
 100defc:	6023      	str	r3, [r4, #0]
 100defe:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 100df02:	d231      	bcs.n	100df68 <_free_r+0xd8>
 100df04:	08db      	lsrs	r3, r3, #3
 100df06:	2101      	movs	r1, #1
 100df08:	185d      	adds	r5, r3, r1
 100df0a:	6854      	ldr	r4, [r2, #4]
 100df0c:	109b      	asrs	r3, r3, #2
 100df0e:	f852 7035 	ldr.w	r7, [r2, r5, lsl #3]
 100df12:	fa01 f303 	lsl.w	r3, r1, r3
 100df16:	eb02 01c5 	add.w	r1, r2, r5, lsl #3
 100df1a:	4323      	orrs	r3, r4
 100df1c:	3908      	subs	r1, #8
 100df1e:	6053      	str	r3, [r2, #4]
 100df20:	e9c0 7102 	strd	r7, r1, [r0, #8]
 100df24:	f842 0035 	str.w	r0, [r2, r5, lsl #3]
 100df28:	60f8      	str	r0, [r7, #12]
 100df2a:	4630      	mov	r0, r6
 100df2c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 100df30:	f7fc bae8 	b.w	100a504 <__malloc_unlock>
 100df34:	6849      	ldr	r1, [r1, #4]
 100df36:	07c9      	lsls	r1, r1, #31
 100df38:	d40e      	bmi.n	100df58 <_free_r+0xc8>
 100df3a:	442b      	add	r3, r5
 100df3c:	f102 0c08 	add.w	ip, r2, #8
 100df40:	68a1      	ldr	r1, [r4, #8]
 100df42:	f043 0501 	orr.w	r5, r3, #1
 100df46:	4561      	cmp	r1, ip
 100df48:	d06d      	beq.n	100e026 <_free_r+0x196>
 100df4a:	68e4      	ldr	r4, [r4, #12]
 100df4c:	60cc      	str	r4, [r1, #12]
 100df4e:	60a1      	str	r1, [r4, #8]
 100df50:	6045      	str	r5, [r0, #4]
 100df52:	50c3      	str	r3, [r0, r3]
 100df54:	e7d3      	b.n	100defe <_free_r+0x6e>
 100df56:	4770      	bx	lr
 100df58:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 100df5c:	f043 0101 	orr.w	r1, r3, #1
 100df60:	f847 1c04 	str.w	r1, [r7, #-4]
 100df64:	6023      	str	r3, [r4, #0]
 100df66:	d3cd      	bcc.n	100df04 <_free_r+0x74>
 100df68:	0a59      	lsrs	r1, r3, #9
 100df6a:	2904      	cmp	r1, #4
 100df6c:	d848      	bhi.n	100e000 <_free_r+0x170>
 100df6e:	0999      	lsrs	r1, r3, #6
 100df70:	f101 0439 	add.w	r4, r1, #57	; 0x39
 100df74:	f101 0538 	add.w	r5, r1, #56	; 0x38
 100df78:	00e1      	lsls	r1, r4, #3
 100df7a:	1854      	adds	r4, r2, r1
 100df7c:	5851      	ldr	r1, [r2, r1]
 100df7e:	3c08      	subs	r4, #8
 100df80:	428c      	cmp	r4, r1
 100df82:	d057      	beq.n	100e034 <_free_r+0x1a4>
 100df84:	684a      	ldr	r2, [r1, #4]
 100df86:	f022 0203 	bic.w	r2, r2, #3
 100df8a:	429a      	cmp	r2, r3
 100df8c:	d902      	bls.n	100df94 <_free_r+0x104>
 100df8e:	6889      	ldr	r1, [r1, #8]
 100df90:	428c      	cmp	r4, r1
 100df92:	d1f7      	bne.n	100df84 <_free_r+0xf4>
 100df94:	68cc      	ldr	r4, [r1, #12]
 100df96:	e9c0 1402 	strd	r1, r4, [r0, #8]
 100df9a:	60a0      	str	r0, [r4, #8]
 100df9c:	60c8      	str	r0, [r1, #12]
 100df9e:	4630      	mov	r0, r6
 100dfa0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 100dfa4:	f7fc baae 	b.w	100a504 <__malloc_unlock>
 100dfa8:	2900      	cmp	r1, #0
 100dfaa:	d164      	bne.n	100e076 <_free_r+0x1e6>
 100dfac:	68a1      	ldr	r1, [r4, #8]
 100dfae:	442b      	add	r3, r5
 100dfb0:	68e2      	ldr	r2, [r4, #12]
 100dfb2:	f043 0401 	orr.w	r4, r3, #1
 100dfb6:	60ca      	str	r2, [r1, #12]
 100dfb8:	6091      	str	r1, [r2, #8]
 100dfba:	6044      	str	r4, [r0, #4]
 100dfbc:	50c3      	str	r3, [r0, r3]
 100dfbe:	e7b4      	b.n	100df2a <_free_r+0x9a>
 100dfc0:	f01c 0f01 	tst.w	ip, #1
 100dfc4:	442b      	add	r3, r5
 100dfc6:	d107      	bne.n	100dfd8 <_free_r+0x148>
 100dfc8:	f857 1c08 	ldr.w	r1, [r7, #-8]
 100dfcc:	1a40      	subs	r0, r0, r1
 100dfce:	440b      	add	r3, r1
 100dfd0:	e9d0 4102 	ldrd	r4, r1, [r0, #8]
 100dfd4:	60e1      	str	r1, [r4, #12]
 100dfd6:	608c      	str	r4, [r1, #8]
 100dfd8:	f642 0150 	movw	r1, #10320	; 0x2850
 100dfdc:	f2c0 1101 	movt	r1, #257	; 0x101
 100dfe0:	f043 0401 	orr.w	r4, r3, #1
 100dfe4:	6044      	str	r4, [r0, #4]
 100dfe6:	6809      	ldr	r1, [r1, #0]
 100dfe8:	6090      	str	r0, [r2, #8]
 100dfea:	4299      	cmp	r1, r3
 100dfec:	d89d      	bhi.n	100df2a <_free_r+0x9a>
 100dfee:	f248 23e4 	movw	r3, #33508	; 0x82e4
 100dff2:	f2c0 1301 	movt	r3, #257	; 0x101
 100dff6:	4630      	mov	r0, r6
 100dff8:	6819      	ldr	r1, [r3, #0]
 100dffa:	f7ff fef3 	bl	100dde4 <_malloc_trim_r>
 100dffe:	e794      	b.n	100df2a <_free_r+0x9a>
 100e000:	2914      	cmp	r1, #20
 100e002:	d90a      	bls.n	100e01a <_free_r+0x18a>
 100e004:	2954      	cmp	r1, #84	; 0x54
 100e006:	d81d      	bhi.n	100e044 <_free_r+0x1b4>
 100e008:	0b19      	lsrs	r1, r3, #12
 100e00a:	f101 046f 	add.w	r4, r1, #111	; 0x6f
 100e00e:	f101 056e 	add.w	r5, r1, #110	; 0x6e
 100e012:	00e1      	lsls	r1, r4, #3
 100e014:	e7b1      	b.n	100df7a <_free_r+0xea>
 100e016:	442b      	add	r3, r5
 100e018:	e792      	b.n	100df40 <_free_r+0xb0>
 100e01a:	f101 045c 	add.w	r4, r1, #92	; 0x5c
 100e01e:	f101 055b 	add.w	r5, r1, #91	; 0x5b
 100e022:	00e1      	lsls	r1, r4, #3
 100e024:	e7a9      	b.n	100df7a <_free_r+0xea>
 100e026:	e9c2 0004 	strd	r0, r0, [r2, #16]
 100e02a:	e9c0 cc02 	strd	ip, ip, [r0, #8]
 100e02e:	6045      	str	r5, [r0, #4]
 100e030:	50c3      	str	r3, [r0, r3]
 100e032:	e77a      	b.n	100df2a <_free_r+0x9a>
 100e034:	6853      	ldr	r3, [r2, #4]
 100e036:	10ad      	asrs	r5, r5, #2
 100e038:	2701      	movs	r7, #1
 100e03a:	fa07 f505 	lsl.w	r5, r7, r5
 100e03e:	431d      	orrs	r5, r3
 100e040:	6055      	str	r5, [r2, #4]
 100e042:	e7a8      	b.n	100df96 <_free_r+0x106>
 100e044:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
 100e048:	d806      	bhi.n	100e058 <_free_r+0x1c8>
 100e04a:	0bd9      	lsrs	r1, r3, #15
 100e04c:	f101 0478 	add.w	r4, r1, #120	; 0x78
 100e050:	f101 0577 	add.w	r5, r1, #119	; 0x77
 100e054:	00e1      	lsls	r1, r4, #3
 100e056:	e790      	b.n	100df7a <_free_r+0xea>
 100e058:	f240 5454 	movw	r4, #1364	; 0x554
 100e05c:	42a1      	cmp	r1, r4
 100e05e:	bf9d      	ittte	ls
 100e060:	0c99      	lsrls	r1, r3, #18
 100e062:	f101 047d 	addls.w	r4, r1, #125	; 0x7d
 100e066:	f101 057c 	addls.w	r5, r1, #124	; 0x7c
 100e06a:	f44f 717e 	movhi.w	r1, #1016	; 0x3f8
 100e06e:	bf8c      	ite	hi
 100e070:	257e      	movhi	r5, #126	; 0x7e
 100e072:	00e1      	lslls	r1, r4, #3
 100e074:	e781      	b.n	100df7a <_free_r+0xea>
 100e076:	f043 0201 	orr.w	r2, r3, #1
 100e07a:	6042      	str	r2, [r0, #4]
 100e07c:	6023      	str	r3, [r4, #0]
 100e07e:	e754      	b.n	100df2a <_free_r+0x9a>

0100e080 <_findenv_r>:
 100e080:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 100e084:	f642 0754 	movw	r7, #10324	; 0x2854
 100e088:	f2c0 1701 	movt	r7, #257	; 0x101
 100e08c:	460d      	mov	r5, r1
 100e08e:	4616      	mov	r6, r2
 100e090:	4680      	mov	r8, r0
 100e092:	f001 fded 	bl	100fc70 <__env_lock>
 100e096:	f8d7 9000 	ldr.w	r9, [r7]
 100e09a:	f1b9 0f00 	cmp.w	r9, #0
 100e09e:	d021      	beq.n	100e0e4 <_findenv_r+0x64>
 100e0a0:	782a      	ldrb	r2, [r5, #0]
 100e0a2:	462c      	mov	r4, r5
 100e0a4:	2a3d      	cmp	r2, #61	; 0x3d
 100e0a6:	bf18      	it	ne
 100e0a8:	2a00      	cmpne	r2, #0
 100e0aa:	d005      	beq.n	100e0b8 <_findenv_r+0x38>
 100e0ac:	f814 2f01 	ldrb.w	r2, [r4, #1]!
 100e0b0:	2a00      	cmp	r2, #0
 100e0b2:	bf18      	it	ne
 100e0b4:	2a3d      	cmpne	r2, #61	; 0x3d
 100e0b6:	d1f9      	bne.n	100e0ac <_findenv_r+0x2c>
 100e0b8:	2a3d      	cmp	r2, #61	; 0x3d
 100e0ba:	d013      	beq.n	100e0e4 <_findenv_r+0x64>
 100e0bc:	f8d9 0000 	ldr.w	r0, [r9]
 100e0c0:	1b64      	subs	r4, r4, r5
 100e0c2:	b178      	cbz	r0, 100e0e4 <_findenv_r+0x64>
 100e0c4:	4622      	mov	r2, r4
 100e0c6:	4629      	mov	r1, r5
 100e0c8:	f7fc fe16 	bl	100acf8 <strncmp>
 100e0cc:	b930      	cbnz	r0, 100e0dc <_findenv_r+0x5c>
 100e0ce:	f8d9 3000 	ldr.w	r3, [r9]
 100e0d2:	eb03 0a04 	add.w	sl, r3, r4
 100e0d6:	5d1b      	ldrb	r3, [r3, r4]
 100e0d8:	2b3d      	cmp	r3, #61	; 0x3d
 100e0da:	d009      	beq.n	100e0f0 <_findenv_r+0x70>
 100e0dc:	f859 0f04 	ldr.w	r0, [r9, #4]!
 100e0e0:	2800      	cmp	r0, #0
 100e0e2:	d1ef      	bne.n	100e0c4 <_findenv_r+0x44>
 100e0e4:	4640      	mov	r0, r8
 100e0e6:	f001 fdc5 	bl	100fc74 <__env_unlock>
 100e0ea:	2000      	movs	r0, #0
 100e0ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 100e0f0:	683b      	ldr	r3, [r7, #0]
 100e0f2:	4640      	mov	r0, r8
 100e0f4:	eba9 0303 	sub.w	r3, r9, r3
 100e0f8:	109b      	asrs	r3, r3, #2
 100e0fa:	6033      	str	r3, [r6, #0]
 100e0fc:	f001 fdba 	bl	100fc74 <__env_unlock>
 100e100:	f10a 0001 	add.w	r0, sl, #1
 100e104:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0100e108 <_getenv_r>:
 100e108:	b500      	push	{lr}
 100e10a:	b083      	sub	sp, #12
 100e10c:	aa01      	add	r2, sp, #4
 100e10e:	f7ff ffb7 	bl	100e080 <_findenv_r>
 100e112:	b003      	add	sp, #12
 100e114:	f85d fb04 	ldr.w	pc, [sp], #4

0100e118 <__localeconv_l>:
 100e118:	30f0      	adds	r0, #240	; 0xf0
 100e11a:	4770      	bx	lr

0100e11c <_localeconv_r>:
 100e11c:	f641 6288 	movw	r2, #7816	; 0x1e88
 100e120:	f2c0 1201 	movt	r2, #257	; 0x101
 100e124:	f242 23b8 	movw	r3, #8888	; 0x22b8
 100e128:	f2c0 1301 	movt	r3, #257	; 0x101
 100e12c:	6812      	ldr	r2, [r2, #0]
 100e12e:	6b50      	ldr	r0, [r2, #52]	; 0x34
 100e130:	2800      	cmp	r0, #0
 100e132:	bf08      	it	eq
 100e134:	4618      	moveq	r0, r3
 100e136:	30f0      	adds	r0, #240	; 0xf0
 100e138:	4770      	bx	lr
 100e13a:	bf00      	nop

0100e13c <localeconv>:
 100e13c:	f641 6288 	movw	r2, #7816	; 0x1e88
 100e140:	f2c0 1201 	movt	r2, #257	; 0x101
 100e144:	f242 23b8 	movw	r3, #8888	; 0x22b8
 100e148:	f2c0 1301 	movt	r3, #257	; 0x101
 100e14c:	6812      	ldr	r2, [r2, #0]
 100e14e:	6b50      	ldr	r0, [r2, #52]	; 0x34
 100e150:	2800      	cmp	r0, #0
 100e152:	bf08      	it	eq
 100e154:	4618      	moveq	r0, r3
 100e156:	30f0      	adds	r0, #240	; 0xf0
 100e158:	4770      	bx	lr
 100e15a:	bf00      	nop
 100e15c:	0000      	movs	r0, r0
	...

0100e160 <memchr>:
 100e160:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100e164:	2a10      	cmp	r2, #16
 100e166:	db2b      	blt.n	100e1c0 <memchr+0x60>
 100e168:	f010 0f07 	tst.w	r0, #7
 100e16c:	d008      	beq.n	100e180 <memchr+0x20>
 100e16e:	f810 3b01 	ldrb.w	r3, [r0], #1
 100e172:	3a01      	subs	r2, #1
 100e174:	428b      	cmp	r3, r1
 100e176:	d02d      	beq.n	100e1d4 <memchr+0x74>
 100e178:	f010 0f07 	tst.w	r0, #7
 100e17c:	b342      	cbz	r2, 100e1d0 <memchr+0x70>
 100e17e:	d1f6      	bne.n	100e16e <memchr+0xe>
 100e180:	b4f0      	push	{r4, r5, r6, r7}
 100e182:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 100e186:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 100e18a:	f022 0407 	bic.w	r4, r2, #7
 100e18e:	f07f 0700 	mvns.w	r7, #0
 100e192:	2300      	movs	r3, #0
 100e194:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 100e198:	3c08      	subs	r4, #8
 100e19a:	ea85 0501 	eor.w	r5, r5, r1
 100e19e:	ea86 0601 	eor.w	r6, r6, r1
 100e1a2:	fa85 f547 	uadd8	r5, r5, r7
 100e1a6:	faa3 f587 	sel	r5, r3, r7
 100e1aa:	fa86 f647 	uadd8	r6, r6, r7
 100e1ae:	faa5 f687 	sel	r6, r5, r7
 100e1b2:	b98e      	cbnz	r6, 100e1d8 <memchr+0x78>
 100e1b4:	d1ee      	bne.n	100e194 <memchr+0x34>
 100e1b6:	bcf0      	pop	{r4, r5, r6, r7}
 100e1b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 100e1bc:	f002 0207 	and.w	r2, r2, #7
 100e1c0:	b132      	cbz	r2, 100e1d0 <memchr+0x70>
 100e1c2:	f810 3b01 	ldrb.w	r3, [r0], #1
 100e1c6:	3a01      	subs	r2, #1
 100e1c8:	ea83 0301 	eor.w	r3, r3, r1
 100e1cc:	b113      	cbz	r3, 100e1d4 <memchr+0x74>
 100e1ce:	d1f8      	bne.n	100e1c2 <memchr+0x62>
 100e1d0:	2000      	movs	r0, #0
 100e1d2:	4770      	bx	lr
 100e1d4:	3801      	subs	r0, #1
 100e1d6:	4770      	bx	lr
 100e1d8:	2d00      	cmp	r5, #0
 100e1da:	bf06      	itte	eq
 100e1dc:	4635      	moveq	r5, r6
 100e1de:	3803      	subeq	r0, #3
 100e1e0:	3807      	subne	r0, #7
 100e1e2:	f015 0f01 	tst.w	r5, #1
 100e1e6:	d107      	bne.n	100e1f8 <memchr+0x98>
 100e1e8:	3001      	adds	r0, #1
 100e1ea:	f415 7f80 	tst.w	r5, #256	; 0x100
 100e1ee:	bf02      	ittt	eq
 100e1f0:	3001      	addeq	r0, #1
 100e1f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 100e1f6:	3001      	addeq	r0, #1
 100e1f8:	bcf0      	pop	{r4, r5, r6, r7}
 100e1fa:	3801      	subs	r0, #1
 100e1fc:	4770      	bx	lr
 100e1fe:	bf00      	nop

0100e200 <_Balloc>:
 100e200:	b538      	push	{r3, r4, r5, lr}
 100e202:	4605      	mov	r5, r0
 100e204:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 100e206:	460c      	mov	r4, r1
 100e208:	b14b      	cbz	r3, 100e21e <_Balloc+0x1e>
 100e20a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 100e20e:	b180      	cbz	r0, 100e232 <_Balloc+0x32>
 100e210:	6802      	ldr	r2, [r0, #0]
 100e212:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 100e216:	2300      	movs	r3, #0
 100e218:	e9c0 3303 	strd	r3, r3, [r0, #12]
 100e21c:	bd38      	pop	{r3, r4, r5, pc}
 100e21e:	2221      	movs	r2, #33	; 0x21
 100e220:	2104      	movs	r1, #4
 100e222:	f001 fcf3 	bl	100fc0c <_calloc_r>
 100e226:	4603      	mov	r3, r0
 100e228:	64e8      	str	r0, [r5, #76]	; 0x4c
 100e22a:	2800      	cmp	r0, #0
 100e22c:	d1ed      	bne.n	100e20a <_Balloc+0xa>
 100e22e:	2000      	movs	r0, #0
 100e230:	bd38      	pop	{r3, r4, r5, pc}
 100e232:	2101      	movs	r1, #1
 100e234:	4628      	mov	r0, r5
 100e236:	fa01 f504 	lsl.w	r5, r1, r4
 100e23a:	1d6a      	adds	r2, r5, #5
 100e23c:	0092      	lsls	r2, r2, #2
 100e23e:	f001 fce5 	bl	100fc0c <_calloc_r>
 100e242:	2800      	cmp	r0, #0
 100e244:	d0f3      	beq.n	100e22e <_Balloc+0x2e>
 100e246:	e9c0 4501 	strd	r4, r5, [r0, #4]
 100e24a:	e7e4      	b.n	100e216 <_Balloc+0x16>

0100e24c <_Bfree>:
 100e24c:	b131      	cbz	r1, 100e25c <_Bfree+0x10>
 100e24e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 100e250:	684a      	ldr	r2, [r1, #4]
 100e252:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 100e256:	6008      	str	r0, [r1, #0]
 100e258:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 100e25c:	4770      	bx	lr
 100e25e:	bf00      	nop

0100e260 <__multadd>:
 100e260:	b5f0      	push	{r4, r5, r6, r7, lr}
 100e262:	f101 0714 	add.w	r7, r1, #20
 100e266:	690c      	ldr	r4, [r1, #16]
 100e268:	b083      	sub	sp, #12
 100e26a:	460d      	mov	r5, r1
 100e26c:	4606      	mov	r6, r0
 100e26e:	f04f 0c00 	mov.w	ip, #0
 100e272:	6838      	ldr	r0, [r7, #0]
 100e274:	f10c 0c01 	add.w	ip, ip, #1
 100e278:	4564      	cmp	r4, ip
 100e27a:	b281      	uxth	r1, r0
 100e27c:	ea4f 4010 	mov.w	r0, r0, lsr #16
 100e280:	fb02 3301 	mla	r3, r2, r1, r3
 100e284:	ea4f 4113 	mov.w	r1, r3, lsr #16
 100e288:	b29b      	uxth	r3, r3
 100e28a:	fb02 1000 	mla	r0, r2, r0, r1
 100e28e:	eb03 4100 	add.w	r1, r3, r0, lsl #16
 100e292:	ea4f 4310 	mov.w	r3, r0, lsr #16
 100e296:	f847 1b04 	str.w	r1, [r7], #4
 100e29a:	dcea      	bgt.n	100e272 <__multadd+0x12>
 100e29c:	b13b      	cbz	r3, 100e2ae <__multadd+0x4e>
 100e29e:	68aa      	ldr	r2, [r5, #8]
 100e2a0:	42a2      	cmp	r2, r4
 100e2a2:	dd07      	ble.n	100e2b4 <__multadd+0x54>
 100e2a4:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 100e2a8:	3401      	adds	r4, #1
 100e2aa:	6153      	str	r3, [r2, #20]
 100e2ac:	612c      	str	r4, [r5, #16]
 100e2ae:	4628      	mov	r0, r5
 100e2b0:	b003      	add	sp, #12
 100e2b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100e2b4:	6869      	ldr	r1, [r5, #4]
 100e2b6:	4630      	mov	r0, r6
 100e2b8:	9301      	str	r3, [sp, #4]
 100e2ba:	3101      	adds	r1, #1
 100e2bc:	f7ff ffa0 	bl	100e200 <_Balloc>
 100e2c0:	692a      	ldr	r2, [r5, #16]
 100e2c2:	f105 010c 	add.w	r1, r5, #12
 100e2c6:	3202      	adds	r2, #2
 100e2c8:	0092      	lsls	r2, r2, #2
 100e2ca:	4607      	mov	r7, r0
 100e2cc:	300c      	adds	r0, #12
 100e2ce:	f7fb edd8 	blx	1009e80 <memcpy>
 100e2d2:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
 100e2d4:	6869      	ldr	r1, [r5, #4]
 100e2d6:	9b01      	ldr	r3, [sp, #4]
 100e2d8:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
 100e2dc:	6028      	str	r0, [r5, #0]
 100e2de:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
 100e2e2:	463d      	mov	r5, r7
 100e2e4:	eb05 0284 	add.w	r2, r5, r4, lsl #2
 100e2e8:	3401      	adds	r4, #1
 100e2ea:	6153      	str	r3, [r2, #20]
 100e2ec:	612c      	str	r4, [r5, #16]
 100e2ee:	e7de      	b.n	100e2ae <__multadd+0x4e>

0100e2f0 <__s2b>:
 100e2f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 100e2f4:	461d      	mov	r5, r3
 100e2f6:	f648 6639 	movw	r6, #36409	; 0x8e39
 100e2fa:	3308      	adds	r3, #8
 100e2fc:	f6c3 06e3 	movt	r6, #14563	; 0x38e3
 100e300:	4607      	mov	r7, r0
 100e302:	460c      	mov	r4, r1
 100e304:	2d09      	cmp	r5, #9
 100e306:	fb86 0103 	smull	r0, r1, r6, r3
 100e30a:	ea4f 73e3 	mov.w	r3, r3, asr #31
 100e30e:	4690      	mov	r8, r2
 100e310:	9e08      	ldr	r6, [sp, #32]
 100e312:	ebc3 0261 	rsb	r2, r3, r1, asr #1
 100e316:	dd35      	ble.n	100e384 <__s2b+0x94>
 100e318:	2301      	movs	r3, #1
 100e31a:	2100      	movs	r1, #0
 100e31c:	005b      	lsls	r3, r3, #1
 100e31e:	3101      	adds	r1, #1
 100e320:	429a      	cmp	r2, r3
 100e322:	dcfb      	bgt.n	100e31c <__s2b+0x2c>
 100e324:	4638      	mov	r0, r7
 100e326:	f7ff ff6b 	bl	100e200 <_Balloc>
 100e32a:	f1b8 0f09 	cmp.w	r8, #9
 100e32e:	f04f 0301 	mov.w	r3, #1
 100e332:	bfdc      	itt	le
 100e334:	340a      	addle	r4, #10
 100e336:	f04f 0809 	movle.w	r8, #9
 100e33a:	6146      	str	r6, [r0, #20]
 100e33c:	6103      	str	r3, [r0, #16]
 100e33e:	dd10      	ble.n	100e362 <__s2b+0x72>
 100e340:	f104 0909 	add.w	r9, r4, #9
 100e344:	4444      	add	r4, r8
 100e346:	464e      	mov	r6, r9
 100e348:	f816 3b01 	ldrb.w	r3, [r6], #1
 100e34c:	4601      	mov	r1, r0
 100e34e:	220a      	movs	r2, #10
 100e350:	4638      	mov	r0, r7
 100e352:	3b30      	subs	r3, #48	; 0x30
 100e354:	f7ff ff84 	bl	100e260 <__multadd>
 100e358:	42b4      	cmp	r4, r6
 100e35a:	d1f5      	bne.n	100e348 <__s2b+0x58>
 100e35c:	f1a8 0408 	sub.w	r4, r8, #8
 100e360:	444c      	add	r4, r9
 100e362:	4545      	cmp	r5, r8
 100e364:	dd0c      	ble.n	100e380 <__s2b+0x90>
 100e366:	eba5 0508 	sub.w	r5, r5, r8
 100e36a:	4425      	add	r5, r4
 100e36c:	f814 3b01 	ldrb.w	r3, [r4], #1
 100e370:	4601      	mov	r1, r0
 100e372:	220a      	movs	r2, #10
 100e374:	4638      	mov	r0, r7
 100e376:	3b30      	subs	r3, #48	; 0x30
 100e378:	f7ff ff72 	bl	100e260 <__multadd>
 100e37c:	42a5      	cmp	r5, r4
 100e37e:	d1f5      	bne.n	100e36c <__s2b+0x7c>
 100e380:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 100e384:	2100      	movs	r1, #0
 100e386:	e7cd      	b.n	100e324 <__s2b+0x34>

0100e388 <__hi0bits>:
 100e388:	0c02      	lsrs	r2, r0, #16
 100e38a:	4603      	mov	r3, r0
 100e38c:	2000      	movs	r0, #0
 100e38e:	0412      	lsls	r2, r2, #16
 100e390:	b90a      	cbnz	r2, 100e396 <__hi0bits+0xe>
 100e392:	041b      	lsls	r3, r3, #16
 100e394:	2010      	movs	r0, #16
 100e396:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 100e39a:	bf04      	itt	eq
 100e39c:	021b      	lsleq	r3, r3, #8
 100e39e:	3008      	addeq	r0, #8
 100e3a0:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 100e3a4:	bf04      	itt	eq
 100e3a6:	011b      	lsleq	r3, r3, #4
 100e3a8:	3004      	addeq	r0, #4
 100e3aa:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 100e3ae:	bf04      	itt	eq
 100e3b0:	009b      	lsleq	r3, r3, #2
 100e3b2:	3002      	addeq	r0, #2
 100e3b4:	2b00      	cmp	r3, #0
 100e3b6:	db05      	blt.n	100e3c4 <__hi0bits+0x3c>
 100e3b8:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 100e3bc:	f100 0001 	add.w	r0, r0, #1
 100e3c0:	bf08      	it	eq
 100e3c2:	2020      	moveq	r0, #32
 100e3c4:	4770      	bx	lr
 100e3c6:	bf00      	nop

0100e3c8 <__lo0bits>:
 100e3c8:	6803      	ldr	r3, [r0, #0]
 100e3ca:	4601      	mov	r1, r0
 100e3cc:	f013 0207 	ands.w	r2, r3, #7
 100e3d0:	d009      	beq.n	100e3e6 <__lo0bits+0x1e>
 100e3d2:	07da      	lsls	r2, r3, #31
 100e3d4:	d422      	bmi.n	100e41c <__lo0bits+0x54>
 100e3d6:	0798      	lsls	r0, r3, #30
 100e3d8:	bf4b      	itete	mi
 100e3da:	085b      	lsrmi	r3, r3, #1
 100e3dc:	089b      	lsrpl	r3, r3, #2
 100e3de:	2001      	movmi	r0, #1
 100e3e0:	2002      	movpl	r0, #2
 100e3e2:	600b      	str	r3, [r1, #0]
 100e3e4:	4770      	bx	lr
 100e3e6:	b298      	uxth	r0, r3
 100e3e8:	b9b0      	cbnz	r0, 100e418 <__lo0bits+0x50>
 100e3ea:	0c1b      	lsrs	r3, r3, #16
 100e3ec:	2010      	movs	r0, #16
 100e3ee:	f013 0fff 	tst.w	r3, #255	; 0xff
 100e3f2:	bf04      	itt	eq
 100e3f4:	0a1b      	lsreq	r3, r3, #8
 100e3f6:	3008      	addeq	r0, #8
 100e3f8:	071a      	lsls	r2, r3, #28
 100e3fa:	bf04      	itt	eq
 100e3fc:	091b      	lsreq	r3, r3, #4
 100e3fe:	3004      	addeq	r0, #4
 100e400:	079a      	lsls	r2, r3, #30
 100e402:	bf04      	itt	eq
 100e404:	089b      	lsreq	r3, r3, #2
 100e406:	3002      	addeq	r0, #2
 100e408:	07da      	lsls	r2, r3, #31
 100e40a:	d403      	bmi.n	100e414 <__lo0bits+0x4c>
 100e40c:	085b      	lsrs	r3, r3, #1
 100e40e:	f100 0001 	add.w	r0, r0, #1
 100e412:	d005      	beq.n	100e420 <__lo0bits+0x58>
 100e414:	600b      	str	r3, [r1, #0]
 100e416:	4770      	bx	lr
 100e418:	4610      	mov	r0, r2
 100e41a:	e7e8      	b.n	100e3ee <__lo0bits+0x26>
 100e41c:	2000      	movs	r0, #0
 100e41e:	4770      	bx	lr
 100e420:	2020      	movs	r0, #32
 100e422:	4770      	bx	lr

0100e424 <__i2b>:
 100e424:	b510      	push	{r4, lr}
 100e426:	460c      	mov	r4, r1
 100e428:	2101      	movs	r1, #1
 100e42a:	f7ff fee9 	bl	100e200 <_Balloc>
 100e42e:	2201      	movs	r2, #1
 100e430:	6144      	str	r4, [r0, #20]
 100e432:	6102      	str	r2, [r0, #16]
 100e434:	bd10      	pop	{r4, pc}
 100e436:	bf00      	nop

0100e438 <__multiply>:
 100e438:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100e43c:	b083      	sub	sp, #12
 100e43e:	690d      	ldr	r5, [r1, #16]
 100e440:	6913      	ldr	r3, [r2, #16]
 100e442:	429d      	cmp	r5, r3
 100e444:	bfb5      	itete	lt
 100e446:	4614      	movlt	r4, r2
 100e448:	460c      	movge	r4, r1
 100e44a:	461f      	movlt	r7, r3
 100e44c:	469b      	movge	fp, r3
 100e44e:	68a3      	ldr	r3, [r4, #8]
 100e450:	bfae      	itee	ge
 100e452:	462f      	movge	r7, r5
 100e454:	46ab      	movlt	fp, r5
 100e456:	460d      	movlt	r5, r1
 100e458:	eb07 080b 	add.w	r8, r7, fp
 100e45c:	6861      	ldr	r1, [r4, #4]
 100e45e:	bfa8      	it	ge
 100e460:	4615      	movge	r5, r2
 100e462:	4543      	cmp	r3, r8
 100e464:	bfb8      	it	lt
 100e466:	3101      	addlt	r1, #1
 100e468:	f7ff feca 	bl	100e200 <_Balloc>
 100e46c:	f100 0a14 	add.w	sl, r0, #20
 100e470:	4603      	mov	r3, r0
 100e472:	eb0a 0988 	add.w	r9, sl, r8, lsl #2
 100e476:	9000      	str	r0, [sp, #0]
 100e478:	45ca      	cmp	sl, r9
 100e47a:	bf3c      	itt	cc
 100e47c:	4653      	movcc	r3, sl
 100e47e:	2000      	movcc	r0, #0
 100e480:	d203      	bcs.n	100e48a <__multiply+0x52>
 100e482:	f843 0b04 	str.w	r0, [r3], #4
 100e486:	4599      	cmp	r9, r3
 100e488:	d8fb      	bhi.n	100e482 <__multiply+0x4a>
 100e48a:	f105 0e14 	add.w	lr, r5, #20
 100e48e:	f104 0314 	add.w	r3, r4, #20
 100e492:	eb0e 0b8b 	add.w	fp, lr, fp, lsl #2
 100e496:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 100e49a:	45de      	cmp	lr, fp
 100e49c:	bf3c      	itt	cc
 100e49e:	f8cd 8004 	strcc.w	r8, [sp, #4]
 100e4a2:	4698      	movcc	r8, r3
 100e4a4:	d306      	bcc.n	100e4b4 <__multiply+0x7c>
 100e4a6:	e051      	b.n	100e54c <__multiply+0x114>
 100e4a8:	0c24      	lsrs	r4, r4, #16
 100e4aa:	d12a      	bne.n	100e502 <__multiply+0xca>
 100e4ac:	45f3      	cmp	fp, lr
 100e4ae:	f10a 0a04 	add.w	sl, sl, #4
 100e4b2:	d949      	bls.n	100e548 <__multiply+0x110>
 100e4b4:	f85e 4b04 	ldr.w	r4, [lr], #4
 100e4b8:	b2a6      	uxth	r6, r4
 100e4ba:	2e00      	cmp	r6, #0
 100e4bc:	d0f4      	beq.n	100e4a8 <__multiply+0x70>
 100e4be:	4645      	mov	r5, r8
 100e4c0:	4654      	mov	r4, sl
 100e4c2:	2300      	movs	r3, #0
 100e4c4:	f855 1b04 	ldr.w	r1, [r5], #4
 100e4c8:	6820      	ldr	r0, [r4, #0]
 100e4ca:	42af      	cmp	r7, r5
 100e4cc:	b28a      	uxth	r2, r1
 100e4ce:	ea4f 4111 	mov.w	r1, r1, lsr #16
 100e4d2:	fa1f fc80 	uxth.w	ip, r0
 100e4d6:	ea4f 4010 	mov.w	r0, r0, lsr #16
 100e4da:	fb06 c202 	mla	r2, r6, r2, ip
 100e4de:	fb06 0101 	mla	r1, r6, r1, r0
 100e4e2:	4413      	add	r3, r2
 100e4e4:	eb01 4113 	add.w	r1, r1, r3, lsr #16
 100e4e8:	b29b      	uxth	r3, r3
 100e4ea:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
 100e4ee:	ea4f 4311 	mov.w	r3, r1, lsr #16
 100e4f2:	f844 2b04 	str.w	r2, [r4], #4
 100e4f6:	d8e5      	bhi.n	100e4c4 <__multiply+0x8c>
 100e4f8:	6023      	str	r3, [r4, #0]
 100e4fa:	f85e 4c04 	ldr.w	r4, [lr, #-4]
 100e4fe:	0c24      	lsrs	r4, r4, #16
 100e500:	d0d4      	beq.n	100e4ac <__multiply+0x74>
 100e502:	f8da 3000 	ldr.w	r3, [sl]
 100e506:	4645      	mov	r5, r8
 100e508:	4656      	mov	r6, sl
 100e50a:	2200      	movs	r2, #0
 100e50c:	4618      	mov	r0, r3
 100e50e:	8829      	ldrh	r1, [r5, #0]
 100e510:	0c00      	lsrs	r0, r0, #16
 100e512:	b29b      	uxth	r3, r3
 100e514:	fb04 0001 	mla	r0, r4, r1, r0
 100e518:	4402      	add	r2, r0
 100e51a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 100e51e:	f846 3b04 	str.w	r3, [r6], #4
 100e522:	f855 3b04 	ldr.w	r3, [r5], #4
 100e526:	6830      	ldr	r0, [r6, #0]
 100e528:	42af      	cmp	r7, r5
 100e52a:	ea4f 4313 	mov.w	r3, r3, lsr #16
 100e52e:	b281      	uxth	r1, r0
 100e530:	fb04 1303 	mla	r3, r4, r3, r1
 100e534:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 100e538:	ea4f 4213 	mov.w	r2, r3, lsr #16
 100e53c:	d8e7      	bhi.n	100e50e <__multiply+0xd6>
 100e53e:	45f3      	cmp	fp, lr
 100e540:	6033      	str	r3, [r6, #0]
 100e542:	f10a 0a04 	add.w	sl, sl, #4
 100e546:	d8b5      	bhi.n	100e4b4 <__multiply+0x7c>
 100e548:	f8dd 8004 	ldr.w	r8, [sp, #4]
 100e54c:	f1b8 0f00 	cmp.w	r8, #0
 100e550:	dd0b      	ble.n	100e56a <__multiply+0x132>
 100e552:	f859 3c04 	ldr.w	r3, [r9, #-4]
 100e556:	f1a9 0904 	sub.w	r9, r9, #4
 100e55a:	b11b      	cbz	r3, 100e564 <__multiply+0x12c>
 100e55c:	e005      	b.n	100e56a <__multiply+0x132>
 100e55e:	f859 3d04 	ldr.w	r3, [r9, #-4]!
 100e562:	b913      	cbnz	r3, 100e56a <__multiply+0x132>
 100e564:	f1b8 0801 	subs.w	r8, r8, #1
 100e568:	d1f9      	bne.n	100e55e <__multiply+0x126>
 100e56a:	9800      	ldr	r0, [sp, #0]
 100e56c:	f8c0 8010 	str.w	r8, [r0, #16]
 100e570:	b003      	add	sp, #12
 100e572:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100e576:	bf00      	nop

0100e578 <__pow5mult>:
 100e578:	f012 0303 	ands.w	r3, r2, #3
 100e57c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 100e580:	4614      	mov	r4, r2
 100e582:	4607      	mov	r7, r0
 100e584:	bf08      	it	eq
 100e586:	460d      	moveq	r5, r1
 100e588:	d12d      	bne.n	100e5e6 <__pow5mult+0x6e>
 100e58a:	10a4      	asrs	r4, r4, #2
 100e58c:	d01c      	beq.n	100e5c8 <__pow5mult+0x50>
 100e58e:	6cbe      	ldr	r6, [r7, #72]	; 0x48
 100e590:	b3ae      	cbz	r6, 100e5fe <__pow5mult+0x86>
 100e592:	07e3      	lsls	r3, r4, #31
 100e594:	f04f 0800 	mov.w	r8, #0
 100e598:	d406      	bmi.n	100e5a8 <__pow5mult+0x30>
 100e59a:	1064      	asrs	r4, r4, #1
 100e59c:	d014      	beq.n	100e5c8 <__pow5mult+0x50>
 100e59e:	6830      	ldr	r0, [r6, #0]
 100e5a0:	b1a8      	cbz	r0, 100e5ce <__pow5mult+0x56>
 100e5a2:	4606      	mov	r6, r0
 100e5a4:	07e3      	lsls	r3, r4, #31
 100e5a6:	d5f8      	bpl.n	100e59a <__pow5mult+0x22>
 100e5a8:	4632      	mov	r2, r6
 100e5aa:	4629      	mov	r1, r5
 100e5ac:	4638      	mov	r0, r7
 100e5ae:	f7ff ff43 	bl	100e438 <__multiply>
 100e5b2:	b1b5      	cbz	r5, 100e5e2 <__pow5mult+0x6a>
 100e5b4:	686a      	ldr	r2, [r5, #4]
 100e5b6:	1064      	asrs	r4, r4, #1
 100e5b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 100e5ba:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 100e5be:	6029      	str	r1, [r5, #0]
 100e5c0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 100e5c4:	4605      	mov	r5, r0
 100e5c6:	d1ea      	bne.n	100e59e <__pow5mult+0x26>
 100e5c8:	4628      	mov	r0, r5
 100e5ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 100e5ce:	4632      	mov	r2, r6
 100e5d0:	4631      	mov	r1, r6
 100e5d2:	4638      	mov	r0, r7
 100e5d4:	f7ff ff30 	bl	100e438 <__multiply>
 100e5d8:	6030      	str	r0, [r6, #0]
 100e5da:	4606      	mov	r6, r0
 100e5dc:	f8c0 8000 	str.w	r8, [r0]
 100e5e0:	e7e0      	b.n	100e5a4 <__pow5mult+0x2c>
 100e5e2:	4605      	mov	r5, r0
 100e5e4:	e7d9      	b.n	100e59a <__pow5mult+0x22>
 100e5e6:	1e5a      	subs	r2, r3, #1
 100e5e8:	f240 6528 	movw	r5, #1576	; 0x628
 100e5ec:	f2c0 1501 	movt	r5, #257	; 0x101
 100e5f0:	2300      	movs	r3, #0
 100e5f2:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 100e5f6:	f7ff fe33 	bl	100e260 <__multadd>
 100e5fa:	4605      	mov	r5, r0
 100e5fc:	e7c5      	b.n	100e58a <__pow5mult+0x12>
 100e5fe:	2101      	movs	r1, #1
 100e600:	4638      	mov	r0, r7
 100e602:	f7ff fdfd 	bl	100e200 <_Balloc>
 100e606:	2301      	movs	r3, #1
 100e608:	f240 2271 	movw	r2, #625	; 0x271
 100e60c:	4606      	mov	r6, r0
 100e60e:	e9c0 3204 	strd	r3, r2, [r0, #16]
 100e612:	2300      	movs	r3, #0
 100e614:	64b8      	str	r0, [r7, #72]	; 0x48
 100e616:	6003      	str	r3, [r0, #0]
 100e618:	e7bb      	b.n	100e592 <__pow5mult+0x1a>
 100e61a:	bf00      	nop

0100e61c <__lshift>:
 100e61c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 100e620:	ea4f 1962 	mov.w	r9, r2, asr #5
 100e624:	690e      	ldr	r6, [r1, #16]
 100e626:	460d      	mov	r5, r1
 100e628:	688b      	ldr	r3, [r1, #8]
 100e62a:	4690      	mov	r8, r2
 100e62c:	444e      	add	r6, r9
 100e62e:	4607      	mov	r7, r0
 100e630:	1c74      	adds	r4, r6, #1
 100e632:	6849      	ldr	r1, [r1, #4]
 100e634:	429c      	cmp	r4, r3
 100e636:	dd03      	ble.n	100e640 <__lshift+0x24>
 100e638:	005b      	lsls	r3, r3, #1
 100e63a:	3101      	adds	r1, #1
 100e63c:	429c      	cmp	r4, r3
 100e63e:	dcfb      	bgt.n	100e638 <__lshift+0x1c>
 100e640:	4638      	mov	r0, r7
 100e642:	f7ff fddd 	bl	100e200 <_Balloc>
 100e646:	f1b9 0f00 	cmp.w	r9, #0
 100e64a:	4684      	mov	ip, r0
 100e64c:	f100 0014 	add.w	r0, r0, #20
 100e650:	dd0e      	ble.n	100e670 <__lshift+0x54>
 100e652:	f109 0905 	add.w	r9, r9, #5
 100e656:	4603      	mov	r3, r0
 100e658:	2100      	movs	r1, #0
 100e65a:	ea4f 0989 	mov.w	r9, r9, lsl #2
 100e65e:	eb0c 0209 	add.w	r2, ip, r9
 100e662:	f843 1b04 	str.w	r1, [r3], #4
 100e666:	4293      	cmp	r3, r2
 100e668:	d1fb      	bne.n	100e662 <__lshift+0x46>
 100e66a:	f1a9 0914 	sub.w	r9, r9, #20
 100e66e:	4448      	add	r0, r9
 100e670:	6929      	ldr	r1, [r5, #16]
 100e672:	f018 081f 	ands.w	r8, r8, #31
 100e676:	f105 0314 	add.w	r3, r5, #20
 100e67a:	eb03 0e81 	add.w	lr, r3, r1, lsl #2
 100e67e:	d022      	beq.n	100e6c6 <__lshift+0xaa>
 100e680:	f1c8 0220 	rsb	r2, r8, #32
 100e684:	f04f 0900 	mov.w	r9, #0
 100e688:	6819      	ldr	r1, [r3, #0]
 100e68a:	fa01 f108 	lsl.w	r1, r1, r8
 100e68e:	ea41 0109 	orr.w	r1, r1, r9
 100e692:	f840 1b04 	str.w	r1, [r0], #4
 100e696:	f853 1b04 	ldr.w	r1, [r3], #4
 100e69a:	4573      	cmp	r3, lr
 100e69c:	fa21 f902 	lsr.w	r9, r1, r2
 100e6a0:	d3f2      	bcc.n	100e688 <__lshift+0x6c>
 100e6a2:	f1b9 0f00 	cmp.w	r9, #0
 100e6a6:	bf18      	it	ne
 100e6a8:	4626      	movne	r6, r4
 100e6aa:	f8c0 9000 	str.w	r9, [r0]
 100e6ae:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 100e6b0:	4660      	mov	r0, ip
 100e6b2:	686a      	ldr	r2, [r5, #4]
 100e6b4:	f8cc 6010 	str.w	r6, [ip, #16]
 100e6b8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 100e6bc:	6029      	str	r1, [r5, #0]
 100e6be:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 100e6c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 100e6c6:	3804      	subs	r0, #4
 100e6c8:	f853 2b04 	ldr.w	r2, [r3], #4
 100e6cc:	459e      	cmp	lr, r3
 100e6ce:	f840 2f04 	str.w	r2, [r0, #4]!
 100e6d2:	d8f9      	bhi.n	100e6c8 <__lshift+0xac>
 100e6d4:	e7eb      	b.n	100e6ae <__lshift+0x92>
 100e6d6:	bf00      	nop

0100e6d8 <__mcmp>:
 100e6d8:	b430      	push	{r4, r5}
 100e6da:	4605      	mov	r5, r0
 100e6dc:	690a      	ldr	r2, [r1, #16]
 100e6de:	6900      	ldr	r0, [r0, #16]
 100e6e0:	1a80      	subs	r0, r0, r2
 100e6e2:	d110      	bne.n	100e706 <__mcmp+0x2e>
 100e6e4:	0092      	lsls	r2, r2, #2
 100e6e6:	3514      	adds	r5, #20
 100e6e8:	3114      	adds	r1, #20
 100e6ea:	18ab      	adds	r3, r5, r2
 100e6ec:	4411      	add	r1, r2
 100e6ee:	e001      	b.n	100e6f4 <__mcmp+0x1c>
 100e6f0:	429d      	cmp	r5, r3
 100e6f2:	d208      	bcs.n	100e706 <__mcmp+0x2e>
 100e6f4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 100e6f8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 100e6fc:	4294      	cmp	r4, r2
 100e6fe:	d0f7      	beq.n	100e6f0 <__mcmp+0x18>
 100e700:	bf28      	it	cs
 100e702:	2001      	movcs	r0, #1
 100e704:	d301      	bcc.n	100e70a <__mcmp+0x32>
 100e706:	bc30      	pop	{r4, r5}
 100e708:	4770      	bx	lr
 100e70a:	f04f 30ff 	mov.w	r0, #4294967295
 100e70e:	bc30      	pop	{r4, r5}
 100e710:	4770      	bx	lr
 100e712:	bf00      	nop

0100e714 <__mdiff>:
 100e714:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100e718:	460f      	mov	r7, r1
 100e71a:	690d      	ldr	r5, [r1, #16]
 100e71c:	4616      	mov	r6, r2
 100e71e:	6911      	ldr	r1, [r2, #16]
 100e720:	4684      	mov	ip, r0
 100e722:	f107 0414 	add.w	r4, r7, #20
 100e726:	f102 0914 	add.w	r9, r2, #20
 100e72a:	1a6d      	subs	r5, r5, r1
 100e72c:	2d00      	cmp	r5, #0
 100e72e:	d15f      	bne.n	100e7f0 <__mdiff+0xdc>
 100e730:	0089      	lsls	r1, r1, #2
 100e732:	1863      	adds	r3, r4, r1
 100e734:	4449      	add	r1, r9
 100e736:	e001      	b.n	100e73c <__mdiff+0x28>
 100e738:	42a3      	cmp	r3, r4
 100e73a:	d964      	bls.n	100e806 <__mdiff+0xf2>
 100e73c:	f853 0d04 	ldr.w	r0, [r3, #-4]!
 100e740:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 100e744:	4290      	cmp	r0, r2
 100e746:	d0f7      	beq.n	100e738 <__mdiff+0x24>
 100e748:	d355      	bcc.n	100e7f6 <__mdiff+0xe2>
 100e74a:	4660      	mov	r0, ip
 100e74c:	6879      	ldr	r1, [r7, #4]
 100e74e:	f7ff fd57 	bl	100e200 <_Balloc>
 100e752:	f8d7 8010 	ldr.w	r8, [r7, #16]
 100e756:	6933      	ldr	r3, [r6, #16]
 100e758:	46cc      	mov	ip, r9
 100e75a:	4627      	mov	r7, r4
 100e75c:	2200      	movs	r2, #0
 100e75e:	eb04 0e88 	add.w	lr, r4, r8, lsl #2
 100e762:	eb09 0983 	add.w	r9, r9, r3, lsl #2
 100e766:	60c5      	str	r5, [r0, #12]
 100e768:	f100 0514 	add.w	r5, r0, #20
 100e76c:	e000      	b.n	100e770 <__mdiff+0x5c>
 100e76e:	4625      	mov	r5, r4
 100e770:	f857 ab04 	ldr.w	sl, [r7], #4
 100e774:	462c      	mov	r4, r5
 100e776:	f85c 1b04 	ldr.w	r1, [ip], #4
 100e77a:	fa12 f38a 	uxtah	r3, r2, sl
 100e77e:	45e1      	cmp	r9, ip
 100e780:	fa1f fb81 	uxth.w	fp, r1
 100e784:	ea4f 4211 	mov.w	r2, r1, lsr #16
 100e788:	eba3 030b 	sub.w	r3, r3, fp
 100e78c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 100e790:	463e      	mov	r6, r7
 100e792:	eb02 4223 	add.w	r2, r2, r3, asr #16
 100e796:	b29b      	uxth	r3, r3
 100e798:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 100e79c:	ea4f 4222 	mov.w	r2, r2, asr #16
 100e7a0:	f844 3b04 	str.w	r3, [r4], #4
 100e7a4:	d8e3      	bhi.n	100e76e <__mdiff+0x5a>
 100e7a6:	45be      	cmp	lr, r7
 100e7a8:	d917      	bls.n	100e7da <__mdiff+0xc6>
 100e7aa:	4625      	mov	r5, r4
 100e7ac:	f856 1b04 	ldr.w	r1, [r6], #4
 100e7b0:	45b6      	cmp	lr, r6
 100e7b2:	fa12 f381 	uxtah	r3, r2, r1
 100e7b6:	ea4f 4223 	mov.w	r2, r3, asr #16
 100e7ba:	b29b      	uxth	r3, r3
 100e7bc:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 100e7c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 100e7c4:	ea4f 4222 	mov.w	r2, r2, asr #16
 100e7c8:	f845 3b04 	str.w	r3, [r5], #4
 100e7cc:	d8ee      	bhi.n	100e7ac <__mdiff+0x98>
 100e7ce:	f10e 35ff 	add.w	r5, lr, #4294967295
 100e7d2:	1bed      	subs	r5, r5, r7
 100e7d4:	f025 0503 	bic.w	r5, r5, #3
 100e7d8:	4425      	add	r5, r4
 100e7da:	b92b      	cbnz	r3, 100e7e8 <__mdiff+0xd4>
 100e7dc:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 100e7e0:	f108 38ff 	add.w	r8, r8, #4294967295
 100e7e4:	2b00      	cmp	r3, #0
 100e7e6:	d0f9      	beq.n	100e7dc <__mdiff+0xc8>
 100e7e8:	f8c0 8010 	str.w	r8, [r0, #16]
 100e7ec:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100e7f0:	bfa8      	it	ge
 100e7f2:	2500      	movge	r5, #0
 100e7f4:	daa9      	bge.n	100e74a <__mdiff+0x36>
 100e7f6:	4622      	mov	r2, r4
 100e7f8:	463b      	mov	r3, r7
 100e7fa:	464c      	mov	r4, r9
 100e7fc:	4637      	mov	r7, r6
 100e7fe:	4691      	mov	r9, r2
 100e800:	461e      	mov	r6, r3
 100e802:	2501      	movs	r5, #1
 100e804:	e7a1      	b.n	100e74a <__mdiff+0x36>
 100e806:	4660      	mov	r0, ip
 100e808:	2100      	movs	r1, #0
 100e80a:	f7ff fcf9 	bl	100e200 <_Balloc>
 100e80e:	2201      	movs	r2, #1
 100e810:	2300      	movs	r3, #0
 100e812:	e9c0 2304 	strd	r2, r3, [r0, #16]
 100e816:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100e81a:	bf00      	nop

0100e81c <__ulp>:
 100e81c:	ee10 2a90 	vmov	r2, s1
 100e820:	2300      	movs	r3, #0
 100e822:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
 100e826:	401a      	ands	r2, r3
 100e828:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 100e82c:	2b00      	cmp	r3, #0
 100e82e:	dd04      	ble.n	100e83a <__ulp+0x1e>
 100e830:	2000      	movs	r0, #0
 100e832:	4619      	mov	r1, r3
 100e834:	ec41 0b10 	vmov	d0, r0, r1
 100e838:	4770      	bx	lr
 100e83a:	425b      	negs	r3, r3
 100e83c:	151b      	asrs	r3, r3, #20
 100e83e:	2b13      	cmp	r3, #19
 100e840:	dc07      	bgt.n	100e852 <__ulp+0x36>
 100e842:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 100e846:	2000      	movs	r0, #0
 100e848:	fa42 f103 	asr.w	r1, r2, r3
 100e84c:	ec41 0b10 	vmov	d0, r0, r1
 100e850:	4770      	bx	lr
 100e852:	3b14      	subs	r3, #20
 100e854:	2100      	movs	r1, #0
 100e856:	2b1e      	cmp	r3, #30
 100e858:	bfd6      	itet	le
 100e85a:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 100e85e:	2301      	movgt	r3, #1
 100e860:	fa22 f303 	lsrle.w	r3, r2, r3
 100e864:	4618      	mov	r0, r3
 100e866:	ec41 0b10 	vmov	d0, r0, r1
 100e86a:	4770      	bx	lr

0100e86c <__b2d>:
 100e86c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 100e86e:	f100 0614 	add.w	r6, r0, #20
 100e872:	6904      	ldr	r4, [r0, #16]
 100e874:	eb06 0484 	add.w	r4, r6, r4, lsl #2
 100e878:	1f27      	subs	r7, r4, #4
 100e87a:	f854 5c04 	ldr.w	r5, [r4, #-4]
 100e87e:	4628      	mov	r0, r5
 100e880:	f7ff fd82 	bl	100e388 <__hi0bits>
 100e884:	280a      	cmp	r0, #10
 100e886:	f1c0 0320 	rsb	r3, r0, #32
 100e88a:	600b      	str	r3, [r1, #0]
 100e88c:	dd24      	ble.n	100e8d8 <__b2d+0x6c>
 100e88e:	42be      	cmp	r6, r7
 100e890:	f1a0 000b 	sub.w	r0, r0, #11
 100e894:	d219      	bcs.n	100e8ca <__b2d+0x5e>
 100e896:	f854 1c08 	ldr.w	r1, [r4, #-8]
 100e89a:	b1c0      	cbz	r0, 100e8ce <__b2d+0x62>
 100e89c:	f1c0 0720 	rsb	r7, r0, #32
 100e8a0:	4085      	lsls	r5, r0
 100e8a2:	fa21 f307 	lsr.w	r3, r1, r7
 100e8a6:	4081      	lsls	r1, r0
 100e8a8:	431d      	orrs	r5, r3
 100e8aa:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 100e8ae:	f1a4 0508 	sub.w	r5, r4, #8
 100e8b2:	42ae      	cmp	r6, r5
 100e8b4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 100e8b8:	d203      	bcs.n	100e8c2 <__b2d+0x56>
 100e8ba:	f854 0c0c 	ldr.w	r0, [r4, #-12]
 100e8be:	40f8      	lsrs	r0, r7
 100e8c0:	4301      	orrs	r1, r0
 100e8c2:	460a      	mov	r2, r1
 100e8c4:	ec43 2b10 	vmov	d0, r2, r3
 100e8c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100e8ca:	4601      	mov	r1, r0
 100e8cc:	b9e8      	cbnz	r0, 100e90a <__b2d+0x9e>
 100e8ce:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 100e8d2:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 100e8d6:	e7f4      	b.n	100e8c2 <__b2d+0x56>
 100e8d8:	f1c0 0c0b 	rsb	ip, r0, #11
 100e8dc:	42be      	cmp	r6, r7
 100e8de:	fa25 f10c 	lsr.w	r1, r5, ip
 100e8e2:	f100 0015 	add.w	r0, r0, #21
 100e8e6:	f041 537f 	orr.w	r3, r1, #1069547520	; 0x3fc00000
 100e8ea:	bf38      	it	cc
 100e8ec:	f854 1c08 	ldrcc.w	r1, [r4, #-8]
 100e8f0:	fa05 f000 	lsl.w	r0, r5, r0
 100e8f4:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 100e8f8:	bf2c      	ite	cs
 100e8fa:	2100      	movcs	r1, #0
 100e8fc:	fa21 f10c 	lsrcc.w	r1, r1, ip
 100e900:	ea40 0201 	orr.w	r2, r0, r1
 100e904:	ec43 2b10 	vmov	d0, r2, r3
 100e908:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 100e90a:	fa05 f000 	lsl.w	r0, r5, r0
 100e90e:	2100      	movs	r1, #0
 100e910:	f040 537f 	orr.w	r3, r0, #1069547520	; 0x3fc00000
 100e914:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 100e918:	e7d3      	b.n	100e8c2 <__b2d+0x56>
 100e91a:	bf00      	nop

0100e91c <__d2b>:
 100e91c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 100e920:	4688      	mov	r8, r1
 100e922:	b083      	sub	sp, #12
 100e924:	2101      	movs	r1, #1
 100e926:	ec55 4b10 	vmov	r4, r5, d0
 100e92a:	4617      	mov	r7, r2
 100e92c:	f7ff fc68 	bl	100e200 <_Balloc>
 100e930:	f3c5 560a 	ubfx	r6, r5, #20, #11
 100e934:	f3c5 0313 	ubfx	r3, r5, #0, #20
 100e938:	4681      	mov	r9, r0
 100e93a:	b10e      	cbz	r6, 100e940 <__d2b+0x24>
 100e93c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 100e940:	2c00      	cmp	r4, #0
 100e942:	9301      	str	r3, [sp, #4]
 100e944:	d029      	beq.n	100e99a <__d2b+0x7e>
 100e946:	4668      	mov	r0, sp
 100e948:	9400      	str	r4, [sp, #0]
 100e94a:	f7ff fd3d 	bl	100e3c8 <__lo0bits>
 100e94e:	b9c0      	cbnz	r0, 100e982 <__d2b+0x66>
 100e950:	e9dd 2300 	ldrd	r2, r3, [sp]
 100e954:	f8c9 2014 	str.w	r2, [r9, #20]
 100e958:	2b00      	cmp	r3, #0
 100e95a:	f8c9 3018 	str.w	r3, [r9, #24]
 100e95e:	bf14      	ite	ne
 100e960:	2102      	movne	r1, #2
 100e962:	2101      	moveq	r1, #1
 100e964:	f8c9 1010 	str.w	r1, [r9, #16]
 100e968:	b30e      	cbz	r6, 100e9ae <__d2b+0x92>
 100e96a:	f2a6 4633 	subw	r6, r6, #1075	; 0x433
 100e96e:	f1c0 0335 	rsb	r3, r0, #53	; 0x35
 100e972:	4406      	add	r6, r0
 100e974:	4648      	mov	r0, r9
 100e976:	f8c8 6000 	str.w	r6, [r8]
 100e97a:	603b      	str	r3, [r7, #0]
 100e97c:	b003      	add	sp, #12
 100e97e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 100e982:	9b01      	ldr	r3, [sp, #4]
 100e984:	f1c0 0220 	rsb	r2, r0, #32
 100e988:	9900      	ldr	r1, [sp, #0]
 100e98a:	fa03 f202 	lsl.w	r2, r3, r2
 100e98e:	40c3      	lsrs	r3, r0
 100e990:	430a      	orrs	r2, r1
 100e992:	9301      	str	r3, [sp, #4]
 100e994:	f8c9 2014 	str.w	r2, [r9, #20]
 100e998:	e7de      	b.n	100e958 <__d2b+0x3c>
 100e99a:	a801      	add	r0, sp, #4
 100e99c:	f7ff fd14 	bl	100e3c8 <__lo0bits>
 100e9a0:	9b01      	ldr	r3, [sp, #4]
 100e9a2:	2101      	movs	r1, #1
 100e9a4:	e9c9 1304 	strd	r1, r3, [r9, #16]
 100e9a8:	3020      	adds	r0, #32
 100e9aa:	2e00      	cmp	r6, #0
 100e9ac:	d1dd      	bne.n	100e96a <__d2b+0x4e>
 100e9ae:	eb09 0381 	add.w	r3, r9, r1, lsl #2
 100e9b2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 100e9b6:	f8c8 0000 	str.w	r0, [r8]
 100e9ba:	6918      	ldr	r0, [r3, #16]
 100e9bc:	f7ff fce4 	bl	100e388 <__hi0bits>
 100e9c0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 100e9c4:	6038      	str	r0, [r7, #0]
 100e9c6:	4648      	mov	r0, r9
 100e9c8:	b003      	add	sp, #12
 100e9ca:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 100e9ce:	bf00      	nop

0100e9d0 <__ratio>:
 100e9d0:	b530      	push	{r4, r5, lr}
 100e9d2:	b087      	sub	sp, #28
 100e9d4:	460c      	mov	r4, r1
 100e9d6:	a904      	add	r1, sp, #16
 100e9d8:	4605      	mov	r5, r0
 100e9da:	f7ff ff47 	bl	100e86c <__b2d>
 100e9de:	4620      	mov	r0, r4
 100e9e0:	a905      	add	r1, sp, #20
 100e9e2:	ed8d 0b00 	vstr	d0, [sp]
 100e9e6:	f7ff ff41 	bl	100e86c <__b2d>
 100e9ea:	6920      	ldr	r0, [r4, #16]
 100e9ec:	6929      	ldr	r1, [r5, #16]
 100e9ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 100e9f2:	1a09      	subs	r1, r1, r0
 100e9f4:	1ad3      	subs	r3, r2, r3
 100e9f6:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 100e9fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 100e9fe:	2b00      	cmp	r3, #0
 100ea00:	ed8d 0b02 	vstr	d0, [sp, #8]
 100ea04:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 100ea08:	dd0c      	ble.n	100ea24 <__ratio+0x54>
 100ea0a:	9a01      	ldr	r2, [sp, #4]
 100ea0c:	eb02 5103 	add.w	r1, r2, r3, lsl #20
 100ea10:	e9cd 0100 	strd	r0, r1, [sp]
 100ea14:	ed9d 7b00 	vldr	d7, [sp]
 100ea18:	ed9d 6b02 	vldr	d6, [sp, #8]
 100ea1c:	ee87 0b06 	vdiv.f64	d0, d7, d6
 100ea20:	b007      	add	sp, #28
 100ea22:	bd30      	pop	{r4, r5, pc}
 100ea24:	9a03      	ldr	r2, [sp, #12]
 100ea26:	eba2 5503 	sub.w	r5, r2, r3, lsl #20
 100ea2a:	e9cd 4502 	strd	r4, r5, [sp, #8]
 100ea2e:	e7f1      	b.n	100ea14 <__ratio+0x44>

0100ea30 <_mprec_log10>:
 100ea30:	2817      	cmp	r0, #23
 100ea32:	dd08      	ble.n	100ea46 <_mprec_log10+0x16>
 100ea34:	eeb7 0b00 	vmov.f64	d0, #112	; 0x3f800000  1.0
 100ea38:	eeb2 7b04 	vmov.f64	d7, #36	; 0x41200000  10.0
 100ea3c:	3801      	subs	r0, #1
 100ea3e:	ee20 0b07 	vmul.f64	d0, d0, d7
 100ea42:	d1fb      	bne.n	100ea3c <_mprec_log10+0xc>
 100ea44:	4770      	bx	lr
 100ea46:	f240 6328 	movw	r3, #1576	; 0x628
 100ea4a:	f2c0 1301 	movt	r3, #257	; 0x101
 100ea4e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
 100ea52:	ed90 0b04 	vldr	d0, [r0, #16]
 100ea56:	4770      	bx	lr

0100ea58 <__copybits>:
 100ea58:	b470      	push	{r4, r5, r6}
 100ea5a:	3901      	subs	r1, #1
 100ea5c:	6914      	ldr	r4, [r2, #16]
 100ea5e:	f102 0314 	add.w	r3, r2, #20
 100ea62:	1149      	asrs	r1, r1, #5
 100ea64:	1c4e      	adds	r6, r1, #1
 100ea66:	eb03 0184 	add.w	r1, r3, r4, lsl #2
 100ea6a:	428b      	cmp	r3, r1
 100ea6c:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 100ea70:	d20c      	bcs.n	100ea8c <__copybits+0x34>
 100ea72:	1f04      	subs	r4, r0, #4
 100ea74:	f853 5b04 	ldr.w	r5, [r3], #4
 100ea78:	4299      	cmp	r1, r3
 100ea7a:	f844 5f04 	str.w	r5, [r4, #4]!
 100ea7e:	d8f9      	bhi.n	100ea74 <__copybits+0x1c>
 100ea80:	1a8b      	subs	r3, r1, r2
 100ea82:	3b15      	subs	r3, #21
 100ea84:	f023 0303 	bic.w	r3, r3, #3
 100ea88:	3304      	adds	r3, #4
 100ea8a:	4418      	add	r0, r3
 100ea8c:	4286      	cmp	r6, r0
 100ea8e:	d904      	bls.n	100ea9a <__copybits+0x42>
 100ea90:	2300      	movs	r3, #0
 100ea92:	f840 3b04 	str.w	r3, [r0], #4
 100ea96:	4286      	cmp	r6, r0
 100ea98:	d8fb      	bhi.n	100ea92 <__copybits+0x3a>
 100ea9a:	bc70      	pop	{r4, r5, r6}
 100ea9c:	4770      	bx	lr
 100ea9e:	bf00      	nop

0100eaa0 <__any_on>:
 100eaa0:	6903      	ldr	r3, [r0, #16]
 100eaa2:	114a      	asrs	r2, r1, #5
 100eaa4:	b410      	push	{r4}
 100eaa6:	4293      	cmp	r3, r2
 100eaa8:	f100 0414 	add.w	r4, r0, #20
 100eaac:	bfb8      	it	lt
 100eaae:	eb04 0383 	addlt.w	r3, r4, r3, lsl #2
 100eab2:	db02      	blt.n	100eaba <__any_on+0x1a>
 100eab4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 100eab8:	dc0e      	bgt.n	100ead8 <__any_on+0x38>
 100eaba:	429c      	cmp	r4, r3
 100eabc:	d21b      	bcs.n	100eaf6 <__any_on+0x56>
 100eabe:	f853 0c04 	ldr.w	r0, [r3, #-4]
 100eac2:	3b04      	subs	r3, #4
 100eac4:	b118      	cbz	r0, 100eace <__any_on+0x2e>
 100eac6:	e012      	b.n	100eaee <__any_on+0x4e>
 100eac8:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 100eacc:	b97a      	cbnz	r2, 100eaee <__any_on+0x4e>
 100eace:	429c      	cmp	r4, r3
 100ead0:	d3fa      	bcc.n	100eac8 <__any_on+0x28>
 100ead2:	f85d 4b04 	ldr.w	r4, [sp], #4
 100ead6:	4770      	bx	lr
 100ead8:	f011 011f 	ands.w	r1, r1, #31
 100eadc:	d0ed      	beq.n	100eaba <__any_on+0x1a>
 100eade:	f854 0022 	ldr.w	r0, [r4, r2, lsl #2]
 100eae2:	fa20 f201 	lsr.w	r2, r0, r1
 100eae6:	fa02 f101 	lsl.w	r1, r2, r1
 100eaea:	4288      	cmp	r0, r1
 100eaec:	d0e5      	beq.n	100eaba <__any_on+0x1a>
 100eaee:	2001      	movs	r0, #1
 100eaf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 100eaf4:	4770      	bx	lr
 100eaf6:	2000      	movs	r0, #0
 100eaf8:	e7eb      	b.n	100ead2 <__any_on+0x32>
 100eafa:	bf00      	nop

0100eafc <cleanup_glue>:
 100eafc:	b538      	push	{r3, r4, r5, lr}
 100eafe:	460c      	mov	r4, r1
 100eb00:	6809      	ldr	r1, [r1, #0]
 100eb02:	4605      	mov	r5, r0
 100eb04:	b109      	cbz	r1, 100eb0a <cleanup_glue+0xe>
 100eb06:	f7ff fff9 	bl	100eafc <cleanup_glue>
 100eb0a:	4621      	mov	r1, r4
 100eb0c:	4628      	mov	r0, r5
 100eb0e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 100eb12:	f7ff b9bd 	b.w	100de90 <_free_r>
 100eb16:	bf00      	nop

0100eb18 <_reclaim_reent>:
 100eb18:	f641 6388 	movw	r3, #7816	; 0x1e88
 100eb1c:	f2c0 1301 	movt	r3, #257	; 0x101
 100eb20:	681b      	ldr	r3, [r3, #0]
 100eb22:	4283      	cmp	r3, r0
 100eb24:	d03b      	beq.n	100eb9e <_reclaim_reent+0x86>
 100eb26:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 100eb28:	b570      	push	{r4, r5, r6, lr}
 100eb2a:	4605      	mov	r5, r0
 100eb2c:	b18b      	cbz	r3, 100eb52 <_reclaim_reent+0x3a>
 100eb2e:	2600      	movs	r6, #0
 100eb30:	5999      	ldr	r1, [r3, r6]
 100eb32:	b139      	cbz	r1, 100eb44 <_reclaim_reent+0x2c>
 100eb34:	680c      	ldr	r4, [r1, #0]
 100eb36:	4628      	mov	r0, r5
 100eb38:	f7ff f9aa 	bl	100de90 <_free_r>
 100eb3c:	4621      	mov	r1, r4
 100eb3e:	2c00      	cmp	r4, #0
 100eb40:	d1f8      	bne.n	100eb34 <_reclaim_reent+0x1c>
 100eb42:	6ceb      	ldr	r3, [r5, #76]	; 0x4c
 100eb44:	3604      	adds	r6, #4
 100eb46:	2e80      	cmp	r6, #128	; 0x80
 100eb48:	d1f2      	bne.n	100eb30 <_reclaim_reent+0x18>
 100eb4a:	4619      	mov	r1, r3
 100eb4c:	4628      	mov	r0, r5
 100eb4e:	f7ff f99f 	bl	100de90 <_free_r>
 100eb52:	6c29      	ldr	r1, [r5, #64]	; 0x40
 100eb54:	b111      	cbz	r1, 100eb5c <_reclaim_reent+0x44>
 100eb56:	4628      	mov	r0, r5
 100eb58:	f7ff f99a 	bl	100de90 <_free_r>
 100eb5c:	f8d5 1148 	ldr.w	r1, [r5, #328]	; 0x148
 100eb60:	b151      	cbz	r1, 100eb78 <_reclaim_reent+0x60>
 100eb62:	f505 76a6 	add.w	r6, r5, #332	; 0x14c
 100eb66:	42b1      	cmp	r1, r6
 100eb68:	d006      	beq.n	100eb78 <_reclaim_reent+0x60>
 100eb6a:	680c      	ldr	r4, [r1, #0]
 100eb6c:	4628      	mov	r0, r5
 100eb6e:	f7ff f98f 	bl	100de90 <_free_r>
 100eb72:	42a6      	cmp	r6, r4
 100eb74:	4621      	mov	r1, r4
 100eb76:	d1f8      	bne.n	100eb6a <_reclaim_reent+0x52>
 100eb78:	6d69      	ldr	r1, [r5, #84]	; 0x54
 100eb7a:	b111      	cbz	r1, 100eb82 <_reclaim_reent+0x6a>
 100eb7c:	4628      	mov	r0, r5
 100eb7e:	f7ff f987 	bl	100de90 <_free_r>
 100eb82:	6bab      	ldr	r3, [r5, #56]	; 0x38
 100eb84:	b153      	cbz	r3, 100eb9c <_reclaim_reent+0x84>
 100eb86:	6beb      	ldr	r3, [r5, #60]	; 0x3c
 100eb88:	4628      	mov	r0, r5
 100eb8a:	4798      	blx	r3
 100eb8c:	f8d5 12e0 	ldr.w	r1, [r5, #736]	; 0x2e0
 100eb90:	b121      	cbz	r1, 100eb9c <_reclaim_reent+0x84>
 100eb92:	4628      	mov	r0, r5
 100eb94:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 100eb98:	f7ff bfb0 	b.w	100eafc <cleanup_glue>
 100eb9c:	bd70      	pop	{r4, r5, r6, pc}
 100eb9e:	4770      	bx	lr

0100eba0 <frexp>:
 100eba0:	b430      	push	{r4, r5}
 100eba2:	b082      	sub	sp, #8
 100eba4:	f64f 74ff 	movw	r4, #65535	; 0xffff
 100eba8:	f6c7 74ef 	movt	r4, #32751	; 0x7fef
 100ebac:	ed8d 0b00 	vstr	d0, [sp]
 100ebb0:	2500      	movs	r5, #0
 100ebb2:	9b01      	ldr	r3, [sp, #4]
 100ebb4:	6005      	str	r5, [r0, #0]
 100ebb6:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 100ebba:	42a1      	cmp	r1, r4
 100ebbc:	dc24      	bgt.n	100ec08 <frexp+0x68>
 100ebbe:	9c00      	ldr	r4, [sp, #0]
 100ebc0:	ea51 0204 	orrs.w	r2, r1, r4
 100ebc4:	d020      	beq.n	100ec08 <frexp+0x68>
 100ebc6:	462c      	mov	r4, r5
 100ebc8:	f6c7 74f0 	movt	r4, #32752	; 0x7ff0
 100ebcc:	401c      	ands	r4, r3
 100ebce:	b954      	cbnz	r4, 100ebe6 <frexp+0x46>
 100ebd0:	ed9f 7b11 	vldr	d7, [pc, #68]	; 100ec18 <frexp+0x78>
 100ebd4:	f06f 0535 	mvn.w	r5, #53	; 0x35
 100ebd8:	ee20 7b07 	vmul.f64	d7, d0, d7
 100ebdc:	ed8d 7b00 	vstr	d7, [sp]
 100ebe0:	9b01      	ldr	r3, [sp, #4]
 100ebe2:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 100ebe6:	f023 44ff 	bic.w	r4, r3, #2139095040	; 0x7f800000
 100ebea:	e9dd 2300 	ldrd	r2, r3, [sp]
 100ebee:	f424 04e0 	bic.w	r4, r4, #7340032	; 0x700000
 100ebf2:	1509      	asrs	r1, r1, #20
 100ebf4:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 100ebf8:	f2a1 31fe 	subw	r1, r1, #1022	; 0x3fe
 100ebfc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 100ec00:	4429      	add	r1, r5
 100ec02:	e9cd 2300 	strd	r2, r3, [sp]
 100ec06:	6001      	str	r1, [r0, #0]
 100ec08:	ed9d 0b00 	vldr	d0, [sp]
 100ec0c:	b002      	add	sp, #8
 100ec0e:	bc30      	pop	{r4, r5}
 100ec10:	4770      	bx	lr
 100ec12:	bf00      	nop
 100ec14:	f3af 8000 	nop.w
 100ec18:	00000000 	.word	0x00000000
 100ec1c:	43500000 	.word	0x43500000

0100ec20 <__ssprint_r>:
 100ec20:	6893      	ldr	r3, [r2, #8]
 100ec22:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100ec26:	4692      	mov	sl, r2
 100ec28:	b083      	sub	sp, #12
 100ec2a:	2b00      	cmp	r3, #0
 100ec2c:	d06e      	beq.n	100ed0c <__ssprint_r+0xec>
 100ec2e:	6817      	ldr	r7, [r2, #0]
 100ec30:	4681      	mov	r9, r0
 100ec32:	460c      	mov	r4, r1
 100ec34:	6808      	ldr	r0, [r1, #0]
 100ec36:	3708      	adds	r7, #8
 100ec38:	688d      	ldr	r5, [r1, #8]
 100ec3a:	e042      	b.n	100ecc2 <__ssprint_r+0xa2>
 100ec3c:	89a3      	ldrh	r3, [r4, #12]
 100ec3e:	f413 6f90 	tst.w	r3, #1152	; 0x480
 100ec42:	d02d      	beq.n	100eca0 <__ssprint_r+0x80>
 100ec44:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
 100ec48:	1a45      	subs	r5, r0, r1
 100ec4a:	eb02 0242 	add.w	r2, r2, r2, lsl #1
 100ec4e:	eb05 0806 	add.w	r8, r5, r6
 100ec52:	f108 0801 	add.w	r8, r8, #1
 100ec56:	eb02 72d2 	add.w	r2, r2, r2, lsr #31
 100ec5a:	1052      	asrs	r2, r2, #1
 100ec5c:	4590      	cmp	r8, r2
 100ec5e:	bf94      	ite	ls
 100ec60:	4690      	movls	r8, r2
 100ec62:	4642      	movhi	r2, r8
 100ec64:	055b      	lsls	r3, r3, #21
 100ec66:	d538      	bpl.n	100ecda <__ssprint_r+0xba>
 100ec68:	4611      	mov	r1, r2
 100ec6a:	4648      	mov	r0, r9
 100ec6c:	f7fa fbdc 	bl	1009428 <_malloc_r>
 100ec70:	2800      	cmp	r0, #0
 100ec72:	d03c      	beq.n	100ecee <__ssprint_r+0xce>
 100ec74:	462a      	mov	r2, r5
 100ec76:	6921      	ldr	r1, [r4, #16]
 100ec78:	9001      	str	r0, [sp, #4]
 100ec7a:	f7fb e902 	blx	1009e80 <memcpy>
 100ec7e:	89a2      	ldrh	r2, [r4, #12]
 100ec80:	9b01      	ldr	r3, [sp, #4]
 100ec82:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 100ec86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 100ec8a:	81a2      	strh	r2, [r4, #12]
 100ec8c:	1958      	adds	r0, r3, r5
 100ec8e:	f8c4 8014 	str.w	r8, [r4, #20]
 100ec92:	eba8 0505 	sub.w	r5, r8, r5
 100ec96:	46b0      	mov	r8, r6
 100ec98:	60a5      	str	r5, [r4, #8]
 100ec9a:	4635      	mov	r5, r6
 100ec9c:	6123      	str	r3, [r4, #16]
 100ec9e:	6020      	str	r0, [r4, #0]
 100eca0:	4642      	mov	r2, r8
 100eca2:	4659      	mov	r1, fp
 100eca4:	f000 ffe8 	bl	100fc78 <memmove>
 100eca8:	f8da 2008 	ldr.w	r2, [sl, #8]
 100ecac:	68a3      	ldr	r3, [r4, #8]
 100ecae:	6820      	ldr	r0, [r4, #0]
 100ecb0:	1b96      	subs	r6, r2, r6
 100ecb2:	1b5d      	subs	r5, r3, r5
 100ecb4:	60a5      	str	r5, [r4, #8]
 100ecb6:	4440      	add	r0, r8
 100ecb8:	6020      	str	r0, [r4, #0]
 100ecba:	f8ca 6008 	str.w	r6, [sl, #8]
 100ecbe:	b32e      	cbz	r6, 100ed0c <__ssprint_r+0xec>
 100ecc0:	3708      	adds	r7, #8
 100ecc2:	f857 6c04 	ldr.w	r6, [r7, #-4]
 100ecc6:	46a8      	mov	r8, r5
 100ecc8:	f857 bc08 	ldr.w	fp, [r7, #-8]
 100eccc:	2e00      	cmp	r6, #0
 100ecce:	d0f7      	beq.n	100ecc0 <__ssprint_r+0xa0>
 100ecd0:	42ae      	cmp	r6, r5
 100ecd2:	d2b3      	bcs.n	100ec3c <__ssprint_r+0x1c>
 100ecd4:	4635      	mov	r5, r6
 100ecd6:	46b0      	mov	r8, r6
 100ecd8:	e7e2      	b.n	100eca0 <__ssprint_r+0x80>
 100ecda:	4648      	mov	r0, r9
 100ecdc:	f001 f834 	bl	100fd48 <_realloc_r>
 100ece0:	4603      	mov	r3, r0
 100ece2:	2800      	cmp	r0, #0
 100ece4:	d1d2      	bne.n	100ec8c <__ssprint_r+0x6c>
 100ece6:	6921      	ldr	r1, [r4, #16]
 100ece8:	4648      	mov	r0, r9
 100ecea:	f7ff f8d1 	bl	100de90 <_free_r>
 100ecee:	230c      	movs	r3, #12
 100ecf0:	f8c9 3000 	str.w	r3, [r9]
 100ecf4:	89a3      	ldrh	r3, [r4, #12]
 100ecf6:	f04f 30ff 	mov.w	r0, #4294967295
 100ecfa:	2200      	movs	r2, #0
 100ecfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 100ed00:	81a3      	strh	r3, [r4, #12]
 100ed02:	e9ca 2201 	strd	r2, r2, [sl, #4]
 100ed06:	b003      	add	sp, #12
 100ed08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100ed0c:	2000      	movs	r0, #0
 100ed0e:	f8ca 0004 	str.w	r0, [sl, #4]
 100ed12:	b003      	add	sp, #12
 100ed14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0100ed18 <_svfiprintf_r>:
 100ed18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100ed1c:	b0c7      	sub	sp, #284	; 0x11c
 100ed1e:	460c      	mov	r4, r1
 100ed20:	4683      	mov	fp, r0
 100ed22:	9109      	str	r1, [sp, #36]	; 0x24
 100ed24:	4615      	mov	r5, r2
 100ed26:	a816      	add	r0, sp, #88	; 0x58
 100ed28:	2208      	movs	r2, #8
 100ed2a:	2100      	movs	r1, #0
 100ed2c:	9307      	str	r3, [sp, #28]
 100ed2e:	f7fb fb97 	bl	100a460 <memset>
 100ed32:	89a3      	ldrh	r3, [r4, #12]
 100ed34:	061b      	lsls	r3, r3, #24
 100ed36:	d503      	bpl.n	100ed40 <_svfiprintf_r+0x28>
 100ed38:	6923      	ldr	r3, [r4, #16]
 100ed3a:	2b00      	cmp	r3, #0
 100ed3c:	f000 853f 	beq.w	100f7be <_svfiprintf_r+0xaa6>
 100ed40:	f641 6988 	movw	r9, #7816	; 0x1e88
 100ed44:	f2c0 1901 	movt	r9, #257	; 0x101
 100ed48:	46aa      	mov	sl, r5
 100ed4a:	2300      	movs	r3, #0
 100ed4c:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100ed50:	930c      	str	r3, [sp, #48]	; 0x30
 100ed52:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 100ed56:	930f      	str	r3, [sp, #60]	; 0x3c
 100ed58:	9304      	str	r3, [sp, #16]
 100ed5a:	e9cd 331b 	strd	r3, r3, [sp, #108]	; 0x6c
 100ed5e:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 100ed62:	f242 26b8 	movw	r6, #8888	; 0x22b8
 100ed66:	f2c0 1601 	movt	r6, #257	; 0x101
 100ed6a:	4654      	mov	r4, sl
 100ed6c:	f8d9 3000 	ldr.w	r3, [r9]
 100ed70:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 100ed72:	2b00      	cmp	r3, #0
 100ed74:	bf08      	it	eq
 100ed76:	4633      	moveq	r3, r6
 100ed78:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 100ed7c:	f7fa fb16 	bl	10093ac <__locale_mb_cur_max>
 100ed80:	ab16      	add	r3, sp, #88	; 0x58
 100ed82:	4622      	mov	r2, r4
 100ed84:	9300      	str	r3, [sp, #0]
 100ed86:	a914      	add	r1, sp, #80	; 0x50
 100ed88:	4603      	mov	r3, r0
 100ed8a:	4658      	mov	r0, fp
 100ed8c:	47a8      	blx	r5
 100ed8e:	2800      	cmp	r0, #0
 100ed90:	4603      	mov	r3, r0
 100ed92:	f000 8086 	beq.w	100eea2 <_svfiprintf_r+0x18a>
 100ed96:	db7c      	blt.n	100ee92 <_svfiprintf_r+0x17a>
 100ed98:	9a14      	ldr	r2, [sp, #80]	; 0x50
 100ed9a:	2a25      	cmp	r2, #37	; 0x25
 100ed9c:	d001      	beq.n	100eda2 <_svfiprintf_r+0x8a>
 100ed9e:	441c      	add	r4, r3
 100eda0:	e7e4      	b.n	100ed6c <_svfiprintf_r+0x54>
 100eda2:	ebb4 060a 	subs.w	r6, r4, sl
 100eda6:	4605      	mov	r5, r0
 100eda8:	d17f      	bne.n	100eeaa <_svfiprintf_r+0x192>
 100edaa:	2300      	movs	r3, #0
 100edac:	9306      	str	r3, [sp, #24]
 100edae:	461e      	mov	r6, r3
 100edb0:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 100edb4:	7863      	ldrb	r3, [r4, #1]
 100edb6:	f104 0a01 	add.w	sl, r4, #1
 100edba:	f04f 32ff 	mov.w	r2, #4294967295
 100edbe:	9203      	str	r2, [sp, #12]
 100edc0:	f10a 0a01 	add.w	sl, sl, #1
 100edc4:	f1a3 0220 	sub.w	r2, r3, #32
 100edc8:	2a5a      	cmp	r2, #90	; 0x5a
 100edca:	f200 8322 	bhi.w	100f412 <_svfiprintf_r+0x6fa>
 100edce:	e8df f012 	tbh	[pc, r2, lsl #1]
 100edd2:	01d2      	.short	0x01d2
 100edd4:	03200320 	.word	0x03200320
 100edd8:	032001cd 	.word	0x032001cd
 100eddc:	03200320 	.word	0x03200320
 100ede0:	032001af 	.word	0x032001af
 100ede4:	01a00320 	.word	0x01a00320
 100ede8:	0320025e 	.word	0x0320025e
 100edec:	01f4020f 	.word	0x01f4020f
 100edf0:	01ef0320 	.word	0x01ef0320
 100edf4:	015e015e 	.word	0x015e015e
 100edf8:	015e015e 	.word	0x015e015e
 100edfc:	015e015e 	.word	0x015e015e
 100ee00:	015e015e 	.word	0x015e015e
 100ee04:	0320015e 	.word	0x0320015e
 100ee08:	03200320 	.word	0x03200320
 100ee0c:	03200320 	.word	0x03200320
 100ee10:	03200320 	.word	0x03200320
 100ee14:	03200320 	.word	0x03200320
 100ee18:	0220016c 	.word	0x0220016c
 100ee1c:	03200320 	.word	0x03200320
 100ee20:	03200320 	.word	0x03200320
 100ee24:	03200320 	.word	0x03200320
 100ee28:	03200320 	.word	0x03200320
 100ee2c:	03200320 	.word	0x03200320
 100ee30:	03200214 	.word	0x03200214
 100ee34:	03200320 	.word	0x03200320
 100ee38:	032002c9 	.word	0x032002c9
 100ee3c:	032002bc 	.word	0x032002bc
 100ee40:	02900320 	.word	0x02900320
 100ee44:	03200320 	.word	0x03200320
 100ee48:	03200320 	.word	0x03200320
 100ee4c:	03200320 	.word	0x03200320
 100ee50:	03200320 	.word	0x03200320
 100ee54:	03200320 	.word	0x03200320
 100ee58:	0276016c 	.word	0x0276016c
 100ee5c:	03200320 	.word	0x03200320
 100ee60:	02fe0320 	.word	0x02fe0320
 100ee64:	005b0276 	.word	0x005b0276
 100ee68:	02f10320 	.word	0x02f10320
 100ee6c:	030b0320 	.word	0x030b0320
 100ee70:	0264018f 	.word	0x0264018f
 100ee74:	0320005b 	.word	0x0320005b
 100ee78:	005d02c9 	.word	0x005d02c9
 100ee7c:	032001dd 	.word	0x032001dd
 100ee80:	009b0320 	.word	0x009b0320
 100ee84:	005d0320 	.word	0x005d0320
 100ee88:	f046 0620 	orr.w	r6, r6, #32
 100ee8c:	f89a 3000 	ldrb.w	r3, [sl]
 100ee90:	e796      	b.n	100edc0 <_svfiprintf_r+0xa8>
 100ee92:	2208      	movs	r2, #8
 100ee94:	2100      	movs	r1, #0
 100ee96:	a816      	add	r0, sp, #88	; 0x58
 100ee98:	f7fb fae2 	bl	100a460 <memset>
 100ee9c:	2301      	movs	r3, #1
 100ee9e:	441c      	add	r4, r3
 100eea0:	e764      	b.n	100ed6c <_svfiprintf_r+0x54>
 100eea2:	ebb4 060a 	subs.w	r6, r4, sl
 100eea6:	4605      	mov	r5, r0
 100eea8:	d012      	beq.n	100eed0 <_svfiprintf_r+0x1b8>
 100eeaa:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 100eeae:	e9c8 a600 	strd	sl, r6, [r8]
 100eeb2:	3301      	adds	r3, #1
 100eeb4:	4432      	add	r2, r6
 100eeb6:	2b07      	cmp	r3, #7
 100eeb8:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 100eebc:	bfd8      	it	le
 100eebe:	f108 0808 	addle.w	r8, r8, #8
 100eec2:	dc17      	bgt.n	100eef4 <_svfiprintf_r+0x1dc>
 100eec4:	9b04      	ldr	r3, [sp, #16]
 100eec6:	4433      	add	r3, r6
 100eec8:	9304      	str	r3, [sp, #16]
 100eeca:	2d00      	cmp	r5, #0
 100eecc:	f47f af6d 	bne.w	100edaa <_svfiprintf_r+0x92>
 100eed0:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 100eed2:	2b00      	cmp	r3, #0
 100eed4:	f040 8586 	bne.w	100f9e4 <_svfiprintf_r+0xccc>
 100eed8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100eeda:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 100eede:	f013 0f40 	tst.w	r3, #64	; 0x40
 100eee2:	9b04      	ldr	r3, [sp, #16]
 100eee4:	bf18      	it	ne
 100eee6:	f04f 33ff 	movne.w	r3, #4294967295
 100eeea:	9304      	str	r3, [sp, #16]
 100eeec:	9804      	ldr	r0, [sp, #16]
 100eeee:	b047      	add	sp, #284	; 0x11c
 100eef0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100eef4:	aa1a      	add	r2, sp, #104	; 0x68
 100eef6:	9909      	ldr	r1, [sp, #36]	; 0x24
 100eef8:	4658      	mov	r0, fp
 100eefa:	f7ff fe91 	bl	100ec20 <__ssprint_r>
 100eefe:	2800      	cmp	r0, #0
 100ef00:	d1ea      	bne.n	100eed8 <_svfiprintf_r+0x1c0>
 100ef02:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100ef06:	e7dd      	b.n	100eec4 <_svfiprintf_r+0x1ac>
 100ef08:	06b4      	lsls	r4, r6, #26
 100ef0a:	f641 2284 	movw	r2, #6788	; 0x1a84
 100ef0e:	f2c0 1201 	movt	r2, #257	; 0x101
 100ef12:	920c      	str	r2, [sp, #48]	; 0x30
 100ef14:	f140 81f5 	bpl.w	100f302 <_svfiprintf_r+0x5ea>
 100ef18:	9d07      	ldr	r5, [sp, #28]
 100ef1a:	3507      	adds	r5, #7
 100ef1c:	f025 0207 	bic.w	r2, r5, #7
 100ef20:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100ef24:	9207      	str	r2, [sp, #28]
 100ef26:	ea54 0205 	orrs.w	r2, r4, r5
 100ef2a:	f006 0201 	and.w	r2, r6, #1
 100ef2e:	bf08      	it	eq
 100ef30:	2200      	moveq	r2, #0
 100ef32:	2a00      	cmp	r2, #0
 100ef34:	f040 8201 	bne.w	100f33a <_svfiprintf_r+0x622>
 100ef38:	f426 6780 	bic.w	r7, r6, #1024	; 0x400
 100ef3c:	2302      	movs	r3, #2
 100ef3e:	9903      	ldr	r1, [sp, #12]
 100ef40:	2200      	movs	r2, #0
 100ef42:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 100ef46:	1c4a      	adds	r2, r1, #1
 100ef48:	f000 8182 	beq.w	100f250 <_svfiprintf_r+0x538>
 100ef4c:	ea54 0205 	orrs.w	r2, r4, r5
 100ef50:	f027 0680 	bic.w	r6, r7, #128	; 0x80
 100ef54:	bf14      	ite	ne
 100ef56:	2201      	movne	r2, #1
 100ef58:	2200      	moveq	r2, #0
 100ef5a:	2900      	cmp	r1, #0
 100ef5c:	bf18      	it	ne
 100ef5e:	2201      	movne	r2, #1
 100ef60:	2a00      	cmp	r2, #0
 100ef62:	f040 8417 	bne.w	100f794 <_svfiprintf_r+0xa7c>
 100ef66:	2b00      	cmp	r3, #0
 100ef68:	f040 83f0 	bne.w	100f74c <_svfiprintf_r+0xa34>
 100ef6c:	f017 0201 	ands.w	r2, r7, #1
 100ef70:	9303      	str	r3, [sp, #12]
 100ef72:	9205      	str	r2, [sp, #20]
 100ef74:	bf04      	itt	eq
 100ef76:	ab46      	addeq	r3, sp, #280	; 0x118
 100ef78:	930b      	streq	r3, [sp, #44]	; 0x2c
 100ef7a:	d005      	beq.n	100ef88 <_svfiprintf_r+0x270>
 100ef7c:	2330      	movs	r3, #48	; 0x30
 100ef7e:	f88d 3117 	strb.w	r3, [sp, #279]	; 0x117
 100ef82:	f20d 1317 	addw	r3, sp, #279	; 0x117
 100ef86:	930b      	str	r3, [sp, #44]	; 0x2c
 100ef88:	9b05      	ldr	r3, [sp, #20]
 100ef8a:	9a03      	ldr	r2, [sp, #12]
 100ef8c:	4293      	cmp	r3, r2
 100ef8e:	bfb8      	it	lt
 100ef90:	4613      	movlt	r3, r2
 100ef92:	9302      	str	r3, [sp, #8]
 100ef94:	2300      	movs	r3, #0
 100ef96:	9308      	str	r3, [sp, #32]
 100ef98:	f89d 304b 	ldrb.w	r3, [sp, #75]	; 0x4b
 100ef9c:	b113      	cbz	r3, 100efa4 <_svfiprintf_r+0x28c>
 100ef9e:	9b02      	ldr	r3, [sp, #8]
 100efa0:	3301      	adds	r3, #1
 100efa2:	9302      	str	r3, [sp, #8]
 100efa4:	f016 0302 	ands.w	r3, r6, #2
 100efa8:	bf1e      	ittt	ne
 100efaa:	9a02      	ldrne	r2, [sp, #8]
 100efac:	3202      	addne	r2, #2
 100efae:	9202      	strne	r2, [sp, #8]
 100efb0:	f016 0084 	ands.w	r0, r6, #132	; 0x84
 100efb4:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 100efb8:	900a      	str	r0, [sp, #40]	; 0x28
 100efba:	d105      	bne.n	100efc8 <_svfiprintf_r+0x2b0>
 100efbc:	9806      	ldr	r0, [sp, #24]
 100efbe:	9c02      	ldr	r4, [sp, #8]
 100efc0:	1b04      	subs	r4, r0, r4
 100efc2:	2c00      	cmp	r4, #0
 100efc4:	f300 8326 	bgt.w	100f614 <_svfiprintf_r+0x8fc>
 100efc8:	f89d 404b 	ldrb.w	r4, [sp, #75]	; 0x4b
 100efcc:	1c48      	adds	r0, r1, #1
 100efce:	f108 0708 	add.w	r7, r8, #8
 100efd2:	b1ac      	cbz	r4, 100f000 <_svfiprintf_r+0x2e8>
 100efd4:	2807      	cmp	r0, #7
 100efd6:	f10d 044b 	add.w	r4, sp, #75	; 0x4b
 100efda:	f102 0201 	add.w	r2, r2, #1
 100efde:	f8c8 4000 	str.w	r4, [r8]
 100efe2:	e9cd 021b 	strd	r0, r2, [sp, #108]	; 0x6c
 100efe6:	f04f 0401 	mov.w	r4, #1
 100efea:	f8c8 4004 	str.w	r4, [r8, #4]
 100efee:	f300 8355 	bgt.w	100f69c <_svfiprintf_r+0x984>
 100eff2:	1c8d      	adds	r5, r1, #2
 100eff4:	f108 0410 	add.w	r4, r8, #16
 100eff8:	4601      	mov	r1, r0
 100effa:	46b8      	mov	r8, r7
 100effc:	4628      	mov	r0, r5
 100effe:	4627      	mov	r7, r4
 100f000:	b18b      	cbz	r3, 100f026 <_svfiprintf_r+0x30e>
 100f002:	2807      	cmp	r0, #7
 100f004:	ab13      	add	r3, sp, #76	; 0x4c
 100f006:	f102 0202 	add.w	r2, r2, #2
 100f00a:	f8c8 3000 	str.w	r3, [r8]
 100f00e:	e9cd 021b 	strd	r0, r2, [sp, #108]	; 0x6c
 100f012:	f04f 0302 	mov.w	r3, #2
 100f016:	f8c8 3004 	str.w	r3, [r8, #4]
 100f01a:	f300 834f 	bgt.w	100f6bc <_svfiprintf_r+0x9a4>
 100f01e:	4601      	mov	r1, r0
 100f020:	46b8      	mov	r8, r7
 100f022:	3001      	adds	r0, #1
 100f024:	3708      	adds	r7, #8
 100f026:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 100f028:	2b80      	cmp	r3, #128	; 0x80
 100f02a:	f000 825f 	beq.w	100f4ec <_svfiprintf_r+0x7d4>
 100f02e:	9b03      	ldr	r3, [sp, #12]
 100f030:	9c05      	ldr	r4, [sp, #20]
 100f032:	1b1c      	subs	r4, r3, r4
 100f034:	2c00      	cmp	r4, #0
 100f036:	f300 829c 	bgt.w	100f572 <_svfiprintf_r+0x85a>
 100f03a:	9b05      	ldr	r3, [sp, #20]
 100f03c:	2807      	cmp	r0, #7
 100f03e:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100f040:	441a      	add	r2, r3
 100f042:	901b      	str	r0, [sp, #108]	; 0x6c
 100f044:	921c      	str	r2, [sp, #112]	; 0x70
 100f046:	f8c8 1000 	str.w	r1, [r8]
 100f04a:	f8c8 3004 	str.w	r3, [r8, #4]
 100f04e:	f300 82c7 	bgt.w	100f5e0 <_svfiprintf_r+0x8c8>
 100f052:	0773      	lsls	r3, r6, #29
 100f054:	d505      	bpl.n	100f062 <_svfiprintf_r+0x34a>
 100f056:	9b06      	ldr	r3, [sp, #24]
 100f058:	9902      	ldr	r1, [sp, #8]
 100f05a:	1a5c      	subs	r4, r3, r1
 100f05c:	2c00      	cmp	r4, #0
 100f05e:	f300 833b 	bgt.w	100f6d8 <_svfiprintf_r+0x9c0>
 100f062:	9b04      	ldr	r3, [sp, #16]
 100f064:	9906      	ldr	r1, [sp, #24]
 100f066:	9802      	ldr	r0, [sp, #8]
 100f068:	4281      	cmp	r1, r0
 100f06a:	bfac      	ite	ge
 100f06c:	185b      	addge	r3, r3, r1
 100f06e:	181b      	addlt	r3, r3, r0
 100f070:	9304      	str	r3, [sp, #16]
 100f072:	2a00      	cmp	r2, #0
 100f074:	f040 82bd 	bne.w	100f5f2 <_svfiprintf_r+0x8da>
 100f078:	2300      	movs	r3, #0
 100f07a:	931b      	str	r3, [sp, #108]	; 0x6c
 100f07c:	9b08      	ldr	r3, [sp, #32]
 100f07e:	b11b      	cbz	r3, 100f088 <_svfiprintf_r+0x370>
 100f080:	9908      	ldr	r1, [sp, #32]
 100f082:	4658      	mov	r0, fp
 100f084:	f7fe ff04 	bl	100de90 <_free_r>
 100f088:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f08c:	e669      	b.n	100ed62 <_svfiprintf_r+0x4a>
 100f08e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f092:	2100      	movs	r1, #0
 100f094:	f81a 3b01 	ldrb.w	r3, [sl], #1
 100f098:	200a      	movs	r0, #10
 100f09a:	fb00 2101 	mla	r1, r0, r1, r2
 100f09e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f0a2:	2a09      	cmp	r2, #9
 100f0a4:	d9f6      	bls.n	100f094 <_svfiprintf_r+0x37c>
 100f0a6:	9106      	str	r1, [sp, #24]
 100f0a8:	e68c      	b.n	100edc4 <_svfiprintf_r+0xac>
 100f0aa:	9a07      	ldr	r2, [sp, #28]
 100f0ac:	2b43      	cmp	r3, #67	; 0x43
 100f0ae:	f102 0404 	add.w	r4, r2, #4
 100f0b2:	d002      	beq.n	100f0ba <_svfiprintf_r+0x3a2>
 100f0b4:	06f7      	lsls	r7, r6, #27
 100f0b6:	f140 8379 	bpl.w	100f7ac <_svfiprintf_r+0xa94>
 100f0ba:	2208      	movs	r2, #8
 100f0bc:	2100      	movs	r1, #0
 100f0be:	a818      	add	r0, sp, #96	; 0x60
 100f0c0:	ad2d      	add	r5, sp, #180	; 0xb4
 100f0c2:	f7fb f9cd 	bl	100a460 <memset>
 100f0c6:	9a07      	ldr	r2, [sp, #28]
 100f0c8:	ab18      	add	r3, sp, #96	; 0x60
 100f0ca:	4629      	mov	r1, r5
 100f0cc:	4658      	mov	r0, fp
 100f0ce:	6812      	ldr	r2, [r2, #0]
 100f0d0:	f7fd fd5e 	bl	100cb90 <_wcrtomb_r>
 100f0d4:	1c43      	adds	r3, r0, #1
 100f0d6:	9005      	str	r0, [sp, #20]
 100f0d8:	f000 84bf 	beq.w	100fa5a <_svfiprintf_r+0xd42>
 100f0dc:	9b05      	ldr	r3, [sp, #20]
 100f0de:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100f0e2:	9302      	str	r3, [sp, #8]
 100f0e4:	2300      	movs	r3, #0
 100f0e6:	9407      	str	r4, [sp, #28]
 100f0e8:	950b      	str	r5, [sp, #44]	; 0x2c
 100f0ea:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 100f0ee:	e19d      	b.n	100f42c <_svfiprintf_r+0x714>
 100f0f0:	06b2      	lsls	r2, r6, #26
 100f0f2:	f100 81d0 	bmi.w	100f496 <_svfiprintf_r+0x77e>
 100f0f6:	9a07      	ldr	r2, [sp, #28]
 100f0f8:	06f3      	lsls	r3, r6, #27
 100f0fa:	f852 4b04 	ldr.w	r4, [r2], #4
 100f0fe:	f100 84c3 	bmi.w	100fa88 <_svfiprintf_r+0xd70>
 100f102:	0677      	lsls	r7, r6, #25
 100f104:	f140 8436 	bpl.w	100f974 <_svfiprintf_r+0xc5c>
 100f108:	4633      	mov	r3, r6
 100f10a:	9207      	str	r2, [sp, #28]
 100f10c:	b2a4      	uxth	r4, r4
 100f10e:	2500      	movs	r5, #0
 100f110:	e1c9      	b.n	100f4a6 <_svfiprintf_r+0x78e>
 100f112:	9a07      	ldr	r2, [sp, #28]
 100f114:	f89a 3000 	ldrb.w	r3, [sl]
 100f118:	f852 1b04 	ldr.w	r1, [r2], #4
 100f11c:	2900      	cmp	r1, #0
 100f11e:	9106      	str	r1, [sp, #24]
 100f120:	bfa8      	it	ge
 100f122:	9207      	strge	r2, [sp, #28]
 100f124:	f6bf ae4c 	bge.w	100edc0 <_svfiprintf_r+0xa8>
 100f128:	4249      	negs	r1, r1
 100f12a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 100f12e:	e061      	b.n	100f1f4 <_svfiprintf_r+0x4dc>
 100f130:	4658      	mov	r0, fp
 100f132:	f7fe fff3 	bl	100e11c <_localeconv_r>
 100f136:	6843      	ldr	r3, [r0, #4]
 100f138:	4618      	mov	r0, r3
 100f13a:	930f      	str	r3, [sp, #60]	; 0x3c
 100f13c:	f7fb fd40 	bl	100abc0 <strlen>
 100f140:	4604      	mov	r4, r0
 100f142:	900e      	str	r0, [sp, #56]	; 0x38
 100f144:	4658      	mov	r0, fp
 100f146:	f7fe ffe9 	bl	100e11c <_localeconv_r>
 100f14a:	6883      	ldr	r3, [r0, #8]
 100f14c:	2c00      	cmp	r4, #0
 100f14e:	bf18      	it	ne
 100f150:	2b00      	cmpne	r3, #0
 100f152:	930d      	str	r3, [sp, #52]	; 0x34
 100f154:	f43f ae9a 	beq.w	100ee8c <_svfiprintf_r+0x174>
 100f158:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 100f15a:	781a      	ldrb	r2, [r3, #0]
 100f15c:	f89a 3000 	ldrb.w	r3, [sl]
 100f160:	2a00      	cmp	r2, #0
 100f162:	f43f ae2d 	beq.w	100edc0 <_svfiprintf_r+0xa8>
 100f166:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 100f16a:	e629      	b.n	100edc0 <_svfiprintf_r+0xa8>
 100f16c:	f046 0601 	orr.w	r6, r6, #1
 100f170:	f89a 3000 	ldrb.w	r3, [sl]
 100f174:	e624      	b.n	100edc0 <_svfiprintf_r+0xa8>
 100f176:	f89d 204b 	ldrb.w	r2, [sp, #75]	; 0x4b
 100f17a:	f89a 3000 	ldrb.w	r3, [sl]
 100f17e:	2a00      	cmp	r2, #0
 100f180:	f47f ae1e 	bne.w	100edc0 <_svfiprintf_r+0xa8>
 100f184:	2220      	movs	r2, #32
 100f186:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 100f18a:	e619      	b.n	100edc0 <_svfiprintf_r+0xa8>
 100f18c:	06b0      	lsls	r0, r6, #26
 100f18e:	f100 8178 	bmi.w	100f482 <_svfiprintf_r+0x76a>
 100f192:	9a07      	ldr	r2, [sp, #28]
 100f194:	06f1      	lsls	r1, r6, #27
 100f196:	f852 4b04 	ldr.w	r4, [r2], #4
 100f19a:	f100 8478 	bmi.w	100fa8e <_svfiprintf_r+0xd76>
 100f19e:	0673      	lsls	r3, r6, #25
 100f1a0:	9207      	str	r2, [sp, #28]
 100f1a2:	4637      	mov	r7, r6
 100f1a4:	f140 83f1 	bpl.w	100f98a <_svfiprintf_r+0xc72>
 100f1a8:	b2a4      	uxth	r4, r4
 100f1aa:	2500      	movs	r5, #0
 100f1ac:	2301      	movs	r3, #1
 100f1ae:	e6c6      	b.n	100ef3e <_svfiprintf_r+0x226>
 100f1b0:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 100f1b4:	f89a 3000 	ldrb.w	r3, [sl]
 100f1b8:	e602      	b.n	100edc0 <_svfiprintf_r+0xa8>
 100f1ba:	4651      	mov	r1, sl
 100f1bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 100f1c0:	2b2a      	cmp	r3, #42	; 0x2a
 100f1c2:	f000 8452 	beq.w	100fa6a <_svfiprintf_r+0xd52>
 100f1c6:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f1ca:	468a      	mov	sl, r1
 100f1cc:	2a09      	cmp	r2, #9
 100f1ce:	bf84      	itt	hi
 100f1d0:	2200      	movhi	r2, #0
 100f1d2:	9203      	strhi	r2, [sp, #12]
 100f1d4:	f63f adf6 	bhi.w	100edc4 <_svfiprintf_r+0xac>
 100f1d8:	2100      	movs	r1, #0
 100f1da:	f81a 3b01 	ldrb.w	r3, [sl], #1
 100f1de:	200a      	movs	r0, #10
 100f1e0:	fb00 2101 	mla	r1, r0, r1, r2
 100f1e4:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 100f1e8:	2a09      	cmp	r2, #9
 100f1ea:	d9f6      	bls.n	100f1da <_svfiprintf_r+0x4c2>
 100f1ec:	9103      	str	r1, [sp, #12]
 100f1ee:	e5e9      	b.n	100edc4 <_svfiprintf_r+0xac>
 100f1f0:	f89a 3000 	ldrb.w	r3, [sl]
 100f1f4:	f046 0604 	orr.w	r6, r6, #4
 100f1f8:	e5e2      	b.n	100edc0 <_svfiprintf_r+0xa8>
 100f1fa:	06b1      	lsls	r1, r6, #26
 100f1fc:	f046 0310 	orr.w	r3, r6, #16
 100f200:	f100 814a 	bmi.w	100f498 <_svfiprintf_r+0x780>
 100f204:	9a07      	ldr	r2, [sp, #28]
 100f206:	3204      	adds	r2, #4
 100f208:	9907      	ldr	r1, [sp, #28]
 100f20a:	2500      	movs	r5, #0
 100f20c:	9207      	str	r2, [sp, #28]
 100f20e:	680c      	ldr	r4, [r1, #0]
 100f210:	e149      	b.n	100f4a6 <_svfiprintf_r+0x78e>
 100f212:	f046 0710 	orr.w	r7, r6, #16
 100f216:	06b6      	lsls	r6, r6, #26
 100f218:	f100 810d 	bmi.w	100f436 <_svfiprintf_r+0x71e>
 100f21c:	9b07      	ldr	r3, [sp, #28]
 100f21e:	1d1a      	adds	r2, r3, #4
 100f220:	9b07      	ldr	r3, [sp, #28]
 100f222:	9207      	str	r2, [sp, #28]
 100f224:	681c      	ldr	r4, [r3, #0]
 100f226:	17e5      	asrs	r5, r4, #31
 100f228:	4622      	mov	r2, r4
 100f22a:	2a00      	cmp	r2, #0
 100f22c:	462b      	mov	r3, r5
 100f22e:	f173 0300 	sbcs.w	r3, r3, #0
 100f232:	f280 810f 	bge.w	100f454 <_svfiprintf_r+0x73c>
 100f236:	4264      	negs	r4, r4
 100f238:	9903      	ldr	r1, [sp, #12]
 100f23a:	f04f 032d 	mov.w	r3, #45	; 0x2d
 100f23e:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 100f242:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 100f246:	1c4a      	adds	r2, r1, #1
 100f248:	f04f 0301 	mov.w	r3, #1
 100f24c:	f47f ae7e 	bne.w	100ef4c <_svfiprintf_r+0x234>
 100f250:	2b01      	cmp	r3, #1
 100f252:	f000 8281 	beq.w	100f758 <_svfiprintf_r+0xa40>
 100f256:	2b02      	cmp	r3, #2
 100f258:	bf18      	it	ne
 100f25a:	a946      	addne	r1, sp, #280	; 0x118
 100f25c:	f040 8128 	bne.w	100f4b0 <_svfiprintf_r+0x798>
 100f260:	ab46      	add	r3, sp, #280	; 0x118
 100f262:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 100f264:	461a      	mov	r2, r3
 100f266:	f004 010f 	and.w	r1, r4, #15
 100f26a:	0923      	lsrs	r3, r4, #4
 100f26c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
 100f270:	0928      	lsrs	r0, r5, #4
 100f272:	5c71      	ldrb	r1, [r6, r1]
 100f274:	461c      	mov	r4, r3
 100f276:	4605      	mov	r5, r0
 100f278:	ea54 0305 	orrs.w	r3, r4, r5
 100f27c:	f802 1d01 	strb.w	r1, [r2, #-1]!
 100f280:	d1f1      	bne.n	100f266 <_svfiprintf_r+0x54e>
 100f282:	ab46      	add	r3, sp, #280	; 0x118
 100f284:	920b      	str	r2, [sp, #44]	; 0x2c
 100f286:	1a9b      	subs	r3, r3, r2
 100f288:	463e      	mov	r6, r7
 100f28a:	9305      	str	r3, [sp, #20]
 100f28c:	e67c      	b.n	100ef88 <_svfiprintf_r+0x270>
 100f28e:	232b      	movs	r3, #43	; 0x2b
 100f290:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 100f294:	f89a 3000 	ldrb.w	r3, [sl]
 100f298:	e592      	b.n	100edc0 <_svfiprintf_r+0xa8>
 100f29a:	9b07      	ldr	r3, [sp, #28]
 100f29c:	f647 0230 	movw	r2, #30768	; 0x7830
 100f2a0:	f641 2184 	movw	r1, #6788	; 0x1a84
 100f2a4:	f046 0702 	orr.w	r7, r6, #2
 100f2a8:	f2c0 1101 	movt	r1, #257	; 0x101
 100f2ac:	f8ad 204c 	strh.w	r2, [sp, #76]	; 0x4c
 100f2b0:	f853 4b04 	ldr.w	r4, [r3], #4
 100f2b4:	2500      	movs	r5, #0
 100f2b6:	910c      	str	r1, [sp, #48]	; 0x30
 100f2b8:	9307      	str	r3, [sp, #28]
 100f2ba:	2302      	movs	r3, #2
 100f2bc:	e63f      	b.n	100ef3e <_svfiprintf_r+0x226>
 100f2be:	06b5      	lsls	r5, r6, #26
 100f2c0:	f100 80b8 	bmi.w	100f434 <_svfiprintf_r+0x71c>
 100f2c4:	9b07      	ldr	r3, [sp, #28]
 100f2c6:	06f4      	lsls	r4, r6, #27
 100f2c8:	f103 0204 	add.w	r2, r3, #4
 100f2cc:	f100 83d9 	bmi.w	100fa82 <_svfiprintf_r+0xd6a>
 100f2d0:	9b07      	ldr	r3, [sp, #28]
 100f2d2:	0670      	lsls	r0, r6, #25
 100f2d4:	bf48      	it	mi
 100f2d6:	f9b3 4000 	ldrshmi.w	r4, [r3]
 100f2da:	d404      	bmi.n	100f2e6 <_svfiprintf_r+0x5ce>
 100f2dc:	05b1      	lsls	r1, r6, #22
 100f2de:	f140 837a 	bpl.w	100f9d6 <_svfiprintf_r+0xcbe>
 100f2e2:	f993 4000 	ldrsb.w	r4, [r3]
 100f2e6:	17e5      	asrs	r5, r4, #31
 100f2e8:	9207      	str	r2, [sp, #28]
 100f2ea:	4637      	mov	r7, r6
 100f2ec:	4622      	mov	r2, r4
 100f2ee:	462b      	mov	r3, r5
 100f2f0:	e0ab      	b.n	100f44a <_svfiprintf_r+0x732>
 100f2f2:	06b4      	lsls	r4, r6, #26
 100f2f4:	f641 1234 	movw	r2, #6452	; 0x1934
 100f2f8:	f2c0 1201 	movt	r2, #257	; 0x101
 100f2fc:	920c      	str	r2, [sp, #48]	; 0x30
 100f2fe:	f53f ae0b 	bmi.w	100ef18 <_svfiprintf_r+0x200>
 100f302:	9a07      	ldr	r2, [sp, #28]
 100f304:	06f0      	lsls	r0, r6, #27
 100f306:	f852 4b04 	ldr.w	r4, [r2], #4
 100f30a:	9207      	str	r2, [sp, #28]
 100f30c:	d40b      	bmi.n	100f326 <_svfiprintf_r+0x60e>
 100f30e:	0671      	lsls	r1, r6, #25
 100f310:	bf44      	itt	mi
 100f312:	b2a4      	uxthmi	r4, r4
 100f314:	2500      	movmi	r5, #0
 100f316:	f53f ae06 	bmi.w	100ef26 <_svfiprintf_r+0x20e>
 100f31a:	05b2      	lsls	r2, r6, #22
 100f31c:	bf44      	itt	mi
 100f31e:	b2e4      	uxtbmi	r4, r4
 100f320:	2500      	movmi	r5, #0
 100f322:	f53f ae00 	bmi.w	100ef26 <_svfiprintf_r+0x20e>
 100f326:	2500      	movs	r5, #0
 100f328:	ea54 0205 	orrs.w	r2, r4, r5
 100f32c:	f006 0201 	and.w	r2, r6, #1
 100f330:	bf08      	it	eq
 100f332:	2200      	moveq	r2, #0
 100f334:	2a00      	cmp	r2, #0
 100f336:	f43f adff 	beq.w	100ef38 <_svfiprintf_r+0x220>
 100f33a:	f88d 304d 	strb.w	r3, [sp, #77]	; 0x4d
 100f33e:	f046 0602 	orr.w	r6, r6, #2
 100f342:	2330      	movs	r3, #48	; 0x30
 100f344:	f88d 304c 	strb.w	r3, [sp, #76]	; 0x4c
 100f348:	e5f6      	b.n	100ef38 <_svfiprintf_r+0x220>
 100f34a:	06b4      	lsls	r4, r6, #26
 100f34c:	f046 0710 	orr.w	r7, r6, #16
 100f350:	f100 8098 	bmi.w	100f484 <_svfiprintf_r+0x76c>
 100f354:	9b07      	ldr	r3, [sp, #28]
 100f356:	1d1a      	adds	r2, r3, #4
 100f358:	9b07      	ldr	r3, [sp, #28]
 100f35a:	2500      	movs	r5, #0
 100f35c:	9207      	str	r2, [sp, #28]
 100f35e:	681c      	ldr	r4, [r3, #0]
 100f360:	2301      	movs	r3, #1
 100f362:	e5ec      	b.n	100ef3e <_svfiprintf_r+0x226>
 100f364:	9d07      	ldr	r5, [sp, #28]
 100f366:	2200      	movs	r2, #0
 100f368:	f88d 204b 	strb.w	r2, [sp, #75]	; 0x4b
 100f36c:	f855 1b04 	ldr.w	r1, [r5], #4
 100f370:	910b      	str	r1, [sp, #44]	; 0x2c
 100f372:	2900      	cmp	r1, #0
 100f374:	f000 82f1 	beq.w	100f95a <_svfiprintf_r+0xc42>
 100f378:	2b53      	cmp	r3, #83	; 0x53
 100f37a:	f000 8231 	beq.w	100f7e0 <_svfiprintf_r+0xac8>
 100f37e:	f016 0410 	ands.w	r4, r6, #16
 100f382:	f040 822d 	bne.w	100f7e0 <_svfiprintf_r+0xac8>
 100f386:	9a03      	ldr	r2, [sp, #12]
 100f388:	1c53      	adds	r3, r2, #1
 100f38a:	f000 8343 	beq.w	100fa14 <_svfiprintf_r+0xcfc>
 100f38e:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 100f390:	4621      	mov	r1, r4
 100f392:	4638      	mov	r0, r7
 100f394:	f7fe fee4 	bl	100e160 <memchr>
 100f398:	9008      	str	r0, [sp, #32]
 100f39a:	2800      	cmp	r0, #0
 100f39c:	f000 8332 	beq.w	100fa04 <_svfiprintf_r+0xcec>
 100f3a0:	1bc3      	subs	r3, r0, r7
 100f3a2:	4622      	mov	r2, r4
 100f3a4:	9305      	str	r3, [sp, #20]
 100f3a6:	9403      	str	r4, [sp, #12]
 100f3a8:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100f3ac:	e9cd 5407 	strd	r5, r4, [sp, #28]
 100f3b0:	9302      	str	r3, [sp, #8]
 100f3b2:	e5f1      	b.n	100ef98 <_svfiprintf_r+0x280>
 100f3b4:	f89a 3000 	ldrb.w	r3, [sl]
 100f3b8:	2b6c      	cmp	r3, #108	; 0x6c
 100f3ba:	bf09      	itett	eq
 100f3bc:	f046 0620 	orreq.w	r6, r6, #32
 100f3c0:	f046 0610 	orrne.w	r6, r6, #16
 100f3c4:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
 100f3c8:	f10a 0a01 	addeq.w	sl, sl, #1
 100f3cc:	e4f8      	b.n	100edc0 <_svfiprintf_r+0xa8>
 100f3ce:	f89a 3000 	ldrb.w	r3, [sl]
 100f3d2:	2b68      	cmp	r3, #104	; 0x68
 100f3d4:	bf09      	itett	eq
 100f3d6:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 100f3da:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 100f3de:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
 100f3e2:	f10a 0a01 	addeq.w	sl, sl, #1
 100f3e6:	e4eb      	b.n	100edc0 <_svfiprintf_r+0xa8>
 100f3e8:	9a07      	ldr	r2, [sp, #28]
 100f3ea:	06b7      	lsls	r7, r6, #26
 100f3ec:	f102 0304 	add.w	r3, r2, #4
 100f3f0:	f100 81d2 	bmi.w	100f798 <_svfiprintf_r+0xa80>
 100f3f4:	06f5      	lsls	r5, r6, #27
 100f3f6:	f100 825d 	bmi.w	100f8b4 <_svfiprintf_r+0xb9c>
 100f3fa:	0674      	lsls	r4, r6, #25
 100f3fc:	f100 82e4 	bmi.w	100f9c8 <_svfiprintf_r+0xcb0>
 100f400:	05b0      	lsls	r0, r6, #22
 100f402:	f140 8257 	bpl.w	100f8b4 <_svfiprintf_r+0xb9c>
 100f406:	9a07      	ldr	r2, [sp, #28]
 100f408:	9307      	str	r3, [sp, #28]
 100f40a:	9b04      	ldr	r3, [sp, #16]
 100f40c:	6812      	ldr	r2, [r2, #0]
 100f40e:	7013      	strb	r3, [r2, #0]
 100f410:	e4a7      	b.n	100ed62 <_svfiprintf_r+0x4a>
 100f412:	2b00      	cmp	r3, #0
 100f414:	f43f ad5c 	beq.w	100eed0 <_svfiprintf_r+0x1b8>
 100f418:	2201      	movs	r2, #1
 100f41a:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 100f41e:	9202      	str	r2, [sp, #8]
 100f420:	2300      	movs	r3, #0
 100f422:	9205      	str	r2, [sp, #20]
 100f424:	f88d 304b 	strb.w	r3, [sp, #75]	; 0x4b
 100f428:	ab2d      	add	r3, sp, #180	; 0xb4
 100f42a:	930b      	str	r3, [sp, #44]	; 0x2c
 100f42c:	2300      	movs	r3, #0
 100f42e:	9308      	str	r3, [sp, #32]
 100f430:	9303      	str	r3, [sp, #12]
 100f432:	e5b7      	b.n	100efa4 <_svfiprintf_r+0x28c>
 100f434:	4637      	mov	r7, r6
 100f436:	9d07      	ldr	r5, [sp, #28]
 100f438:	3507      	adds	r5, #7
 100f43a:	f025 0307 	bic.w	r3, r5, #7
 100f43e:	4619      	mov	r1, r3
 100f440:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 100f444:	4614      	mov	r4, r2
 100f446:	461d      	mov	r5, r3
 100f448:	9107      	str	r1, [sp, #28]
 100f44a:	2a00      	cmp	r2, #0
 100f44c:	f173 0300 	sbcs.w	r3, r3, #0
 100f450:	f6ff aef1 	blt.w	100f236 <_svfiprintf_r+0x51e>
 100f454:	9b03      	ldr	r3, [sp, #12]
 100f456:	3301      	adds	r3, #1
 100f458:	f000 817e 	beq.w	100f758 <_svfiprintf_r+0xa40>
 100f45c:	ea54 0305 	orrs.w	r3, r4, r5
 100f460:	9a03      	ldr	r2, [sp, #12]
 100f462:	f027 0680 	bic.w	r6, r7, #128	; 0x80
 100f466:	bf14      	ite	ne
 100f468:	2301      	movne	r3, #1
 100f46a:	2300      	moveq	r3, #0
 100f46c:	2a00      	cmp	r2, #0
 100f46e:	bf18      	it	ne
 100f470:	2301      	movne	r3, #1
 100f472:	2b00      	cmp	r3, #0
 100f474:	f040 816f 	bne.w	100f756 <_svfiprintf_r+0xa3e>
 100f478:	aa46      	add	r2, sp, #280	; 0x118
 100f47a:	9303      	str	r3, [sp, #12]
 100f47c:	920b      	str	r2, [sp, #44]	; 0x2c
 100f47e:	9305      	str	r3, [sp, #20]
 100f480:	e582      	b.n	100ef88 <_svfiprintf_r+0x270>
 100f482:	4637      	mov	r7, r6
 100f484:	9d07      	ldr	r5, [sp, #28]
 100f486:	2301      	movs	r3, #1
 100f488:	3507      	adds	r5, #7
 100f48a:	f025 0207 	bic.w	r2, r5, #7
 100f48e:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100f492:	9207      	str	r2, [sp, #28]
 100f494:	e553      	b.n	100ef3e <_svfiprintf_r+0x226>
 100f496:	4633      	mov	r3, r6
 100f498:	9d07      	ldr	r5, [sp, #28]
 100f49a:	3507      	adds	r5, #7
 100f49c:	f025 0207 	bic.w	r2, r5, #7
 100f4a0:	e8f2 4502 	ldrd	r4, r5, [r2], #8
 100f4a4:	9207      	str	r2, [sp, #28]
 100f4a6:	f423 6780 	bic.w	r7, r3, #1024	; 0x400
 100f4aa:	2300      	movs	r3, #0
 100f4ac:	e547      	b.n	100ef3e <_svfiprintf_r+0x226>
 100f4ae:	4611      	mov	r1, r2
 100f4b0:	08e2      	lsrs	r2, r4, #3
 100f4b2:	08e8      	lsrs	r0, r5, #3
 100f4b4:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
 100f4b8:	f004 0307 	and.w	r3, r4, #7
 100f4bc:	4605      	mov	r5, r0
 100f4be:	3330      	adds	r3, #48	; 0x30
 100f4c0:	4614      	mov	r4, r2
 100f4c2:	ea54 0005 	orrs.w	r0, r4, r5
 100f4c6:	f801 3c01 	strb.w	r3, [r1, #-1]
 100f4ca:	f101 32ff 	add.w	r2, r1, #4294967295
 100f4ce:	d1ee      	bne.n	100f4ae <_svfiprintf_r+0x796>
 100f4d0:	2b30      	cmp	r3, #48	; 0x30
 100f4d2:	bf0c      	ite	eq
 100f4d4:	2300      	moveq	r3, #0
 100f4d6:	f007 0301 	andne.w	r3, r7, #1
 100f4da:	920b      	str	r2, [sp, #44]	; 0x2c
 100f4dc:	2b00      	cmp	r3, #0
 100f4de:	f040 81cd 	bne.w	100f87c <_svfiprintf_r+0xb64>
 100f4e2:	ab46      	add	r3, sp, #280	; 0x118
 100f4e4:	463e      	mov	r6, r7
 100f4e6:	1a9b      	subs	r3, r3, r2
 100f4e8:	9305      	str	r3, [sp, #20]
 100f4ea:	e54d      	b.n	100ef88 <_svfiprintf_r+0x270>
 100f4ec:	9b06      	ldr	r3, [sp, #24]
 100f4ee:	9c02      	ldr	r4, [sp, #8]
 100f4f0:	1b1c      	subs	r4, r3, r4
 100f4f2:	2c00      	cmp	r4, #0
 100f4f4:	f77f ad9b 	ble.w	100f02e <_svfiprintf_r+0x316>
 100f4f8:	2c10      	cmp	r4, #16
 100f4fa:	4db8      	ldr	r5, [pc, #736]	; (100f7dc <_svfiprintf_r+0xac4>)
 100f4fc:	f340 82aa 	ble.w	100fa54 <_svfiprintf_r+0xd3c>
 100f500:	960a      	str	r6, [sp, #40]	; 0x28
 100f502:	2710      	movs	r7, #16
 100f504:	462e      	mov	r6, r5
 100f506:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f508:	e002      	b.n	100f510 <_svfiprintf_r+0x7f8>
 100f50a:	3c10      	subs	r4, #16
 100f50c:	2c10      	cmp	r4, #16
 100f50e:	dd17      	ble.n	100f540 <_svfiprintf_r+0x828>
 100f510:	3101      	adds	r1, #1
 100f512:	3210      	adds	r2, #16
 100f514:	2907      	cmp	r1, #7
 100f516:	e9c8 6700 	strd	r6, r7, [r8]
 100f51a:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 100f51e:	f108 0808 	add.w	r8, r8, #8
 100f522:	ddf2      	ble.n	100f50a <_svfiprintf_r+0x7f2>
 100f524:	aa1a      	add	r2, sp, #104	; 0x68
 100f526:	4629      	mov	r1, r5
 100f528:	4658      	mov	r0, fp
 100f52a:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f52e:	f7ff fb77 	bl	100ec20 <__ssprint_r>
 100f532:	2800      	cmp	r0, #0
 100f534:	d165      	bne.n	100f602 <_svfiprintf_r+0x8ea>
 100f536:	3c10      	subs	r4, #16
 100f538:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 100f53c:	2c10      	cmp	r4, #16
 100f53e:	dce7      	bgt.n	100f510 <_svfiprintf_r+0x7f8>
 100f540:	4635      	mov	r5, r6
 100f542:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 100f544:	3101      	adds	r1, #1
 100f546:	f108 0308 	add.w	r3, r8, #8
 100f54a:	2907      	cmp	r1, #7
 100f54c:	4422      	add	r2, r4
 100f54e:	f8c8 5000 	str.w	r5, [r8]
 100f552:	921c      	str	r2, [sp, #112]	; 0x70
 100f554:	f8c8 4004 	str.w	r4, [r8, #4]
 100f558:	911b      	str	r1, [sp, #108]	; 0x6c
 100f55a:	f300 819b 	bgt.w	100f894 <_svfiprintf_r+0xb7c>
 100f55e:	f103 0708 	add.w	r7, r3, #8
 100f562:	4698      	mov	r8, r3
 100f564:	9c05      	ldr	r4, [sp, #20]
 100f566:	1c48      	adds	r0, r1, #1
 100f568:	9b03      	ldr	r3, [sp, #12]
 100f56a:	1b1c      	subs	r4, r3, r4
 100f56c:	2c00      	cmp	r4, #0
 100f56e:	f77f ad64 	ble.w	100f03a <_svfiprintf_r+0x322>
 100f572:	2c10      	cmp	r4, #16
 100f574:	4d99      	ldr	r5, [pc, #612]	; (100f7dc <_svfiprintf_r+0xac4>)
 100f576:	f340 8210 	ble.w	100f99a <_svfiprintf_r+0xc82>
 100f57a:	9603      	str	r6, [sp, #12]
 100f57c:	2710      	movs	r7, #16
 100f57e:	462e      	mov	r6, r5
 100f580:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f582:	e002      	b.n	100f58a <_svfiprintf_r+0x872>
 100f584:	3c10      	subs	r4, #16
 100f586:	2c10      	cmp	r4, #16
 100f588:	dd16      	ble.n	100f5b8 <_svfiprintf_r+0x8a0>
 100f58a:	3101      	adds	r1, #1
 100f58c:	3210      	adds	r2, #16
 100f58e:	2907      	cmp	r1, #7
 100f590:	e9c8 6700 	strd	r6, r7, [r8]
 100f594:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 100f598:	f108 0808 	add.w	r8, r8, #8
 100f59c:	ddf2      	ble.n	100f584 <_svfiprintf_r+0x86c>
 100f59e:	aa1a      	add	r2, sp, #104	; 0x68
 100f5a0:	4629      	mov	r1, r5
 100f5a2:	4658      	mov	r0, fp
 100f5a4:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f5a8:	f7ff fb3a 	bl	100ec20 <__ssprint_r>
 100f5ac:	bb48      	cbnz	r0, 100f602 <_svfiprintf_r+0x8ea>
 100f5ae:	3c10      	subs	r4, #16
 100f5b0:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 100f5b4:	2c10      	cmp	r4, #16
 100f5b6:	dce8      	bgt.n	100f58a <_svfiprintf_r+0x872>
 100f5b8:	4635      	mov	r5, r6
 100f5ba:	9e03      	ldr	r6, [sp, #12]
 100f5bc:	1c48      	adds	r0, r1, #1
 100f5be:	f108 0308 	add.w	r3, r8, #8
 100f5c2:	2807      	cmp	r0, #7
 100f5c4:	4422      	add	r2, r4
 100f5c6:	f8c8 5000 	str.w	r5, [r8]
 100f5ca:	921c      	str	r2, [sp, #112]	; 0x70
 100f5cc:	f8c8 4004 	str.w	r4, [r8, #4]
 100f5d0:	901b      	str	r0, [sp, #108]	; 0x6c
 100f5d2:	f300 80d0 	bgt.w	100f776 <_svfiprintf_r+0xa5e>
 100f5d6:	3001      	adds	r0, #1
 100f5d8:	f103 0708 	add.w	r7, r3, #8
 100f5dc:	4698      	mov	r8, r3
 100f5de:	e52c      	b.n	100f03a <_svfiprintf_r+0x322>
 100f5e0:	aa1a      	add	r2, sp, #104	; 0x68
 100f5e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f5e4:	4658      	mov	r0, fp
 100f5e6:	f7ff fb1b 	bl	100ec20 <__ssprint_r>
 100f5ea:	b950      	cbnz	r0, 100f602 <_svfiprintf_r+0x8ea>
 100f5ec:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100f5ee:	af1d      	add	r7, sp, #116	; 0x74
 100f5f0:	e52f      	b.n	100f052 <_svfiprintf_r+0x33a>
 100f5f2:	aa1a      	add	r2, sp, #104	; 0x68
 100f5f4:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f5f6:	4658      	mov	r0, fp
 100f5f8:	f7ff fb12 	bl	100ec20 <__ssprint_r>
 100f5fc:	2800      	cmp	r0, #0
 100f5fe:	f43f ad3b 	beq.w	100f078 <_svfiprintf_r+0x360>
 100f602:	9b08      	ldr	r3, [sp, #32]
 100f604:	2b00      	cmp	r3, #0
 100f606:	f43f ac67 	beq.w	100eed8 <_svfiprintf_r+0x1c0>
 100f60a:	9908      	ldr	r1, [sp, #32]
 100f60c:	4658      	mov	r0, fp
 100f60e:	f7fe fc3f 	bl	100de90 <_free_r>
 100f612:	e461      	b.n	100eed8 <_svfiprintf_r+0x1c0>
 100f614:	2c10      	cmp	r4, #16
 100f616:	f240 7550 	movw	r5, #1872	; 0x750
 100f61a:	f2c0 1501 	movt	r5, #257	; 0x101
 100f61e:	dd23      	ble.n	100f668 <_svfiprintf_r+0x950>
 100f620:	e9cd 3610 	strd	r3, r6, [sp, #64]	; 0x40
 100f624:	2710      	movs	r7, #16
 100f626:	462e      	mov	r6, r5
 100f628:	9d09      	ldr	r5, [sp, #36]	; 0x24
 100f62a:	e002      	b.n	100f632 <_svfiprintf_r+0x91a>
 100f62c:	3c10      	subs	r4, #16
 100f62e:	2c10      	cmp	r4, #16
 100f630:	dd17      	ble.n	100f662 <_svfiprintf_r+0x94a>
 100f632:	3101      	adds	r1, #1
 100f634:	3210      	adds	r2, #16
 100f636:	2907      	cmp	r1, #7
 100f638:	e9c8 6700 	strd	r6, r7, [r8]
 100f63c:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 100f640:	f108 0808 	add.w	r8, r8, #8
 100f644:	ddf2      	ble.n	100f62c <_svfiprintf_r+0x914>
 100f646:	aa1a      	add	r2, sp, #104	; 0x68
 100f648:	4629      	mov	r1, r5
 100f64a:	4658      	mov	r0, fp
 100f64c:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f650:	f7ff fae6 	bl	100ec20 <__ssprint_r>
 100f654:	2800      	cmp	r0, #0
 100f656:	d1d4      	bne.n	100f602 <_svfiprintf_r+0x8ea>
 100f658:	3c10      	subs	r4, #16
 100f65a:	e9dd 121b 	ldrd	r1, r2, [sp, #108]	; 0x6c
 100f65e:	2c10      	cmp	r4, #16
 100f660:	dce7      	bgt.n	100f632 <_svfiprintf_r+0x91a>
 100f662:	4635      	mov	r5, r6
 100f664:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100f666:	9e11      	ldr	r6, [sp, #68]	; 0x44
 100f668:	3101      	adds	r1, #1
 100f66a:	4422      	add	r2, r4
 100f66c:	2907      	cmp	r1, #7
 100f66e:	e9c8 5400 	strd	r5, r4, [r8]
 100f672:	e9cd 121b 	strd	r1, r2, [sp, #108]	; 0x6c
 100f676:	bfd8      	it	le
 100f678:	f108 0808 	addle.w	r8, r8, #8
 100f67c:	f77f aca4 	ble.w	100efc8 <_svfiprintf_r+0x2b0>
 100f680:	aa1a      	add	r2, sp, #104	; 0x68
 100f682:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f684:	4658      	mov	r0, fp
 100f686:	9310      	str	r3, [sp, #64]	; 0x40
 100f688:	f7ff faca 	bl	100ec20 <__ssprint_r>
 100f68c:	2800      	cmp	r0, #0
 100f68e:	d1b8      	bne.n	100f602 <_svfiprintf_r+0x8ea>
 100f690:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100f692:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f696:	991b      	ldr	r1, [sp, #108]	; 0x6c
 100f698:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100f69a:	e495      	b.n	100efc8 <_svfiprintf_r+0x2b0>
 100f69c:	aa1a      	add	r2, sp, #104	; 0x68
 100f69e:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f6a0:	4658      	mov	r0, fp
 100f6a2:	9310      	str	r3, [sp, #64]	; 0x40
 100f6a4:	f7ff fabc 	bl	100ec20 <__ssprint_r>
 100f6a8:	2800      	cmp	r0, #0
 100f6aa:	d1aa      	bne.n	100f602 <_svfiprintf_r+0x8ea>
 100f6ac:	991b      	ldr	r1, [sp, #108]	; 0x6c
 100f6ae:	af1f      	add	r7, sp, #124	; 0x7c
 100f6b0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100f6b2:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f6b6:	1c48      	adds	r0, r1, #1
 100f6b8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 100f6ba:	e4a1      	b.n	100f000 <_svfiprintf_r+0x2e8>
 100f6bc:	aa1a      	add	r2, sp, #104	; 0x68
 100f6be:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f6c0:	4658      	mov	r0, fp
 100f6c2:	f7ff faad 	bl	100ec20 <__ssprint_r>
 100f6c6:	2800      	cmp	r0, #0
 100f6c8:	d19b      	bne.n	100f602 <_svfiprintf_r+0x8ea>
 100f6ca:	991b      	ldr	r1, [sp, #108]	; 0x6c
 100f6cc:	af1f      	add	r7, sp, #124	; 0x7c
 100f6ce:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100f6d0:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f6d4:	1c48      	adds	r0, r1, #1
 100f6d6:	e4a6      	b.n	100f026 <_svfiprintf_r+0x30e>
 100f6d8:	2c10      	cmp	r4, #16
 100f6da:	f240 7550 	movw	r5, #1872	; 0x750
 100f6de:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 100f6e0:	f2c0 1501 	movt	r5, #257	; 0x101
 100f6e4:	bfc4      	itt	gt
 100f6e6:	2610      	movgt	r6, #16
 100f6e8:	f8dd 8024 	ldrgt.w	r8, [sp, #36]	; 0x24
 100f6ec:	dc03      	bgt.n	100f6f6 <_svfiprintf_r+0x9de>
 100f6ee:	e01a      	b.n	100f726 <_svfiprintf_r+0xa0e>
 100f6f0:	3c10      	subs	r4, #16
 100f6f2:	2c10      	cmp	r4, #16
 100f6f4:	dd17      	ble.n	100f726 <_svfiprintf_r+0xa0e>
 100f6f6:	3301      	adds	r3, #1
 100f6f8:	3210      	adds	r2, #16
 100f6fa:	2b07      	cmp	r3, #7
 100f6fc:	e9c7 5600 	strd	r5, r6, [r7]
 100f700:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 100f704:	f107 0708 	add.w	r7, r7, #8
 100f708:	ddf2      	ble.n	100f6f0 <_svfiprintf_r+0x9d8>
 100f70a:	aa1a      	add	r2, sp, #104	; 0x68
 100f70c:	4641      	mov	r1, r8
 100f70e:	4658      	mov	r0, fp
 100f710:	af1d      	add	r7, sp, #116	; 0x74
 100f712:	f7ff fa85 	bl	100ec20 <__ssprint_r>
 100f716:	2800      	cmp	r0, #0
 100f718:	f47f af73 	bne.w	100f602 <_svfiprintf_r+0x8ea>
 100f71c:	3c10      	subs	r4, #16
 100f71e:	e9dd 321b 	ldrd	r3, r2, [sp, #108]	; 0x6c
 100f722:	2c10      	cmp	r4, #16
 100f724:	dce7      	bgt.n	100f6f6 <_svfiprintf_r+0x9de>
 100f726:	3301      	adds	r3, #1
 100f728:	4422      	add	r2, r4
 100f72a:	2b07      	cmp	r3, #7
 100f72c:	e9cd 321b 	strd	r3, r2, [sp, #108]	; 0x6c
 100f730:	e9c7 5400 	strd	r5, r4, [r7]
 100f734:	f77f ac95 	ble.w	100f062 <_svfiprintf_r+0x34a>
 100f738:	aa1a      	add	r2, sp, #104	; 0x68
 100f73a:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f73c:	4658      	mov	r0, fp
 100f73e:	f7ff fa6f 	bl	100ec20 <__ssprint_r>
 100f742:	2800      	cmp	r0, #0
 100f744:	f47f af5d 	bne.w	100f602 <_svfiprintf_r+0x8ea>
 100f748:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100f74a:	e48a      	b.n	100f062 <_svfiprintf_r+0x34a>
 100f74c:	ab46      	add	r3, sp, #280	; 0x118
 100f74e:	9203      	str	r2, [sp, #12]
 100f750:	930b      	str	r3, [sp, #44]	; 0x2c
 100f752:	9205      	str	r2, [sp, #20]
 100f754:	e418      	b.n	100ef88 <_svfiprintf_r+0x270>
 100f756:	4637      	mov	r7, r6
 100f758:	2d00      	cmp	r5, #0
 100f75a:	bf08      	it	eq
 100f75c:	2c0a      	cmpeq	r4, #10
 100f75e:	f080 80b0 	bcs.w	100f8c2 <_svfiprintf_r+0xbaa>
 100f762:	2301      	movs	r3, #1
 100f764:	3430      	adds	r4, #48	; 0x30
 100f766:	9305      	str	r3, [sp, #20]
 100f768:	463e      	mov	r6, r7
 100f76a:	f20d 1317 	addw	r3, sp, #279	; 0x117
 100f76e:	f88d 4117 	strb.w	r4, [sp, #279]	; 0x117
 100f772:	930b      	str	r3, [sp, #44]	; 0x2c
 100f774:	e408      	b.n	100ef88 <_svfiprintf_r+0x270>
 100f776:	aa1a      	add	r2, sp, #104	; 0x68
 100f778:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f77a:	4658      	mov	r0, fp
 100f77c:	f7ff fa50 	bl	100ec20 <__ssprint_r>
 100f780:	2800      	cmp	r0, #0
 100f782:	f47f af3e 	bne.w	100f602 <_svfiprintf_r+0x8ea>
 100f786:	981b      	ldr	r0, [sp, #108]	; 0x6c
 100f788:	af1f      	add	r7, sp, #124	; 0x7c
 100f78a:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100f78c:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f790:	3001      	adds	r0, #1
 100f792:	e452      	b.n	100f03a <_svfiprintf_r+0x322>
 100f794:	4637      	mov	r7, r6
 100f796:	e55b      	b.n	100f250 <_svfiprintf_r+0x538>
 100f798:	9904      	ldr	r1, [sp, #16]
 100f79a:	6812      	ldr	r2, [r2, #0]
 100f79c:	9307      	str	r3, [sp, #28]
 100f79e:	17cd      	asrs	r5, r1, #31
 100f7a0:	4608      	mov	r0, r1
 100f7a2:	4629      	mov	r1, r5
 100f7a4:	e9c2 0100 	strd	r0, r1, [r2]
 100f7a8:	f7ff badb 	b.w	100ed62 <_svfiprintf_r+0x4a>
 100f7ac:	9b07      	ldr	r3, [sp, #28]
 100f7ae:	2201      	movs	r2, #1
 100f7b0:	ad2d      	add	r5, sp, #180	; 0xb4
 100f7b2:	9202      	str	r2, [sp, #8]
 100f7b4:	9205      	str	r2, [sp, #20]
 100f7b6:	681b      	ldr	r3, [r3, #0]
 100f7b8:	f88d 30b4 	strb.w	r3, [sp, #180]	; 0xb4
 100f7bc:	e492      	b.n	100f0e4 <_svfiprintf_r+0x3cc>
 100f7be:	2140      	movs	r1, #64	; 0x40
 100f7c0:	4658      	mov	r0, fp
 100f7c2:	f7f9 fe31 	bl	1009428 <_malloc_r>
 100f7c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 100f7c8:	6018      	str	r0, [r3, #0]
 100f7ca:	6118      	str	r0, [r3, #16]
 100f7cc:	2800      	cmp	r0, #0
 100f7ce:	f000 8160 	beq.w	100fa92 <_svfiprintf_r+0xd7a>
 100f7d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100f7d4:	2340      	movs	r3, #64	; 0x40
 100f7d6:	6153      	str	r3, [r2, #20]
 100f7d8:	f7ff bab2 	b.w	100ed40 <_svfiprintf_r+0x28>
 100f7dc:	01010760 	.word	0x01010760
 100f7e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100f7e2:	2208      	movs	r2, #8
 100f7e4:	2100      	movs	r1, #0
 100f7e6:	a818      	add	r0, sp, #96	; 0x60
 100f7e8:	9315      	str	r3, [sp, #84]	; 0x54
 100f7ea:	f7fa fe39 	bl	100a460 <memset>
 100f7ee:	9f03      	ldr	r7, [sp, #12]
 100f7f0:	1c7b      	adds	r3, r7, #1
 100f7f2:	f000 80d4 	beq.w	100f99e <_svfiprintf_r+0xc86>
 100f7f6:	2400      	movs	r4, #0
 100f7f8:	9602      	str	r6, [sp, #8]
 100f7fa:	9503      	str	r5, [sp, #12]
 100f7fc:	4626      	mov	r6, r4
 100f7fe:	e009      	b.n	100f814 <_svfiprintf_r+0xafc>
 100f800:	f7fd f9c6 	bl	100cb90 <_wcrtomb_r>
 100f804:	1833      	adds	r3, r6, r0
 100f806:	3001      	adds	r0, #1
 100f808:	f000 8127 	beq.w	100fa5a <_svfiprintf_r+0xd42>
 100f80c:	42bb      	cmp	r3, r7
 100f80e:	dc0a      	bgt.n	100f826 <_svfiprintf_r+0xb0e>
 100f810:	461e      	mov	r6, r3
 100f812:	d008      	beq.n	100f826 <_svfiprintf_r+0xb0e>
 100f814:	9a15      	ldr	r2, [sp, #84]	; 0x54
 100f816:	ab18      	add	r3, sp, #96	; 0x60
 100f818:	a92d      	add	r1, sp, #180	; 0xb4
 100f81a:	4658      	mov	r0, fp
 100f81c:	5915      	ldr	r5, [r2, r4]
 100f81e:	3404      	adds	r4, #4
 100f820:	462a      	mov	r2, r5
 100f822:	2d00      	cmp	r5, #0
 100f824:	d1ec      	bne.n	100f800 <_svfiprintf_r+0xae8>
 100f826:	9605      	str	r6, [sp, #20]
 100f828:	e9dd 6502 	ldrd	r6, r5, [sp, #8]
 100f82c:	9b05      	ldr	r3, [sp, #20]
 100f82e:	2b00      	cmp	r3, #0
 100f830:	f000 80c3 	beq.w	100f9ba <_svfiprintf_r+0xca2>
 100f834:	2b63      	cmp	r3, #99	; 0x63
 100f836:	f300 80dc 	bgt.w	100f9f2 <_svfiprintf_r+0xcda>
 100f83a:	2300      	movs	r3, #0
 100f83c:	9308      	str	r3, [sp, #32]
 100f83e:	ab2d      	add	r3, sp, #180	; 0xb4
 100f840:	930b      	str	r3, [sp, #44]	; 0x2c
 100f842:	2208      	movs	r2, #8
 100f844:	2100      	movs	r1, #0
 100f846:	a818      	add	r0, sp, #96	; 0x60
 100f848:	f7fa fe0a 	bl	100a460 <memset>
 100f84c:	9c05      	ldr	r4, [sp, #20]
 100f84e:	ab18      	add	r3, sp, #96	; 0x60
 100f850:	aa15      	add	r2, sp, #84	; 0x54
 100f852:	9300      	str	r3, [sp, #0]
 100f854:	4658      	mov	r0, fp
 100f856:	4623      	mov	r3, r4
 100f858:	990b      	ldr	r1, [sp, #44]	; 0x2c
 100f85a:	f7fd f9ef 	bl	100cc3c <_wcsrtombs_r>
 100f85e:	4284      	cmp	r4, r0
 100f860:	f040 811f 	bne.w	100faa2 <_svfiprintf_r+0xd8a>
 100f864:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100f866:	2400      	movs	r4, #0
 100f868:	9507      	str	r5, [sp, #28]
 100f86a:	9403      	str	r4, [sp, #12]
 100f86c:	4619      	mov	r1, r3
 100f86e:	9b05      	ldr	r3, [sp, #20]
 100f870:	54cc      	strb	r4, [r1, r3]
 100f872:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 100f876:	9302      	str	r3, [sp, #8]
 100f878:	f7ff bb8e 	b.w	100ef98 <_svfiprintf_r+0x280>
 100f87c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 100f87e:	3902      	subs	r1, #2
 100f880:	2330      	movs	r3, #48	; 0x30
 100f882:	463e      	mov	r6, r7
 100f884:	910b      	str	r1, [sp, #44]	; 0x2c
 100f886:	f802 3c01 	strb.w	r3, [r2, #-1]
 100f88a:	ab46      	add	r3, sp, #280	; 0x118
 100f88c:	1a5b      	subs	r3, r3, r1
 100f88e:	9305      	str	r3, [sp, #20]
 100f890:	f7ff bb7a 	b.w	100ef88 <_svfiprintf_r+0x270>
 100f894:	aa1a      	add	r2, sp, #104	; 0x68
 100f896:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f898:	4658      	mov	r0, fp
 100f89a:	f7ff f9c1 	bl	100ec20 <__ssprint_r>
 100f89e:	2800      	cmp	r0, #0
 100f8a0:	f47f aeaf 	bne.w	100f602 <_svfiprintf_r+0x8ea>
 100f8a4:	991b      	ldr	r1, [sp, #108]	; 0x6c
 100f8a6:	af1f      	add	r7, sp, #124	; 0x7c
 100f8a8:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 100f8aa:	f10d 0874 	add.w	r8, sp, #116	; 0x74
 100f8ae:	1c48      	adds	r0, r1, #1
 100f8b0:	f7ff bbbd 	b.w	100f02e <_svfiprintf_r+0x316>
 100f8b4:	9a07      	ldr	r2, [sp, #28]
 100f8b6:	6812      	ldr	r2, [r2, #0]
 100f8b8:	9307      	str	r3, [sp, #28]
 100f8ba:	9b04      	ldr	r3, [sp, #16]
 100f8bc:	6013      	str	r3, [r2, #0]
 100f8be:	f7ff ba50 	b.w	100ed62 <_svfiprintf_r+0x4a>
 100f8c2:	f407 6380 	and.w	r3, r7, #1024	; 0x400
 100f8c6:	2200      	movs	r2, #0
 100f8c8:	9702      	str	r7, [sp, #8]
 100f8ca:	ae46      	add	r6, sp, #280	; 0x118
 100f8cc:	f8cd a020 	str.w	sl, [sp, #32]
 100f8d0:	4617      	mov	r7, r2
 100f8d2:	f8cd 9028 	str.w	r9, [sp, #40]	; 0x28
 100f8d6:	4699      	mov	r9, r3
 100f8d8:	f8cd 8014 	str.w	r8, [sp, #20]
 100f8dc:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 100f8e0:	e008      	b.n	100f8f4 <_svfiprintf_r+0xbdc>
 100f8e2:	f7f8 ff6b 	bl	10087bc <__aeabi_uldivmod>
 100f8e6:	2d00      	cmp	r5, #0
 100f8e8:	bf08      	it	eq
 100f8ea:	2c0a      	cmpeq	r4, #10
 100f8ec:	d328      	bcc.n	100f940 <_svfiprintf_r+0xc28>
 100f8ee:	4604      	mov	r4, r0
 100f8f0:	4646      	mov	r6, r8
 100f8f2:	460d      	mov	r5, r1
 100f8f4:	220a      	movs	r2, #10
 100f8f6:	2300      	movs	r3, #0
 100f8f8:	4620      	mov	r0, r4
 100f8fa:	4629      	mov	r1, r5
 100f8fc:	f7f8 ff5e 	bl	10087bc <__aeabi_uldivmod>
 100f900:	3701      	adds	r7, #1
 100f902:	4620      	mov	r0, r4
 100f904:	4629      	mov	r1, r5
 100f906:	f106 38ff 	add.w	r8, r6, #4294967295
 100f90a:	2300      	movs	r3, #0
 100f90c:	f102 0c30 	add.w	ip, r2, #48	; 0x30
 100f910:	220a      	movs	r2, #10
 100f912:	f806 cc01 	strb.w	ip, [r6, #-1]
 100f916:	f1b9 0f00 	cmp.w	r9, #0
 100f91a:	d0e2      	beq.n	100f8e2 <_svfiprintf_r+0xbca>
 100f91c:	f89a 6000 	ldrb.w	r6, [sl]
 100f920:	f1b6 0cff 	subs.w	ip, r6, #255	; 0xff
 100f924:	bf18      	it	ne
 100f926:	f04f 0c01 	movne.w	ip, #1
 100f92a:	42be      	cmp	r6, r7
 100f92c:	bf18      	it	ne
 100f92e:	f04f 0c00 	movne.w	ip, #0
 100f932:	f1bc 0f00 	cmp.w	ip, #0
 100f936:	d0d4      	beq.n	100f8e2 <_svfiprintf_r+0xbca>
 100f938:	429d      	cmp	r5, r3
 100f93a:	bf08      	it	eq
 100f93c:	4294      	cmpeq	r4, r2
 100f93e:	d275      	bcs.n	100fa2c <_svfiprintf_r+0xd14>
 100f940:	4642      	mov	r2, r8
 100f942:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 100f946:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 100f94a:	9f02      	ldr	r7, [sp, #8]
 100f94c:	f8dd 8014 	ldr.w	r8, [sp, #20]
 100f950:	f8dd a020 	ldr.w	sl, [sp, #32]
 100f954:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
 100f958:	e5c3      	b.n	100f4e2 <_svfiprintf_r+0x7ca>
 100f95a:	9b03      	ldr	r3, [sp, #12]
 100f95c:	f641 2298 	movw	r2, #6808	; 0x1a98
 100f960:	9507      	str	r5, [sp, #28]
 100f962:	f2c0 1201 	movt	r2, #257	; 0x101
 100f966:	2b06      	cmp	r3, #6
 100f968:	920b      	str	r2, [sp, #44]	; 0x2c
 100f96a:	bf28      	it	cs
 100f96c:	2306      	movcs	r3, #6
 100f96e:	9305      	str	r3, [sp, #20]
 100f970:	9302      	str	r3, [sp, #8]
 100f972:	e55b      	b.n	100f42c <_svfiprintf_r+0x714>
 100f974:	05b5      	lsls	r5, r6, #22
 100f976:	bf45      	ittet	mi
 100f978:	9207      	strmi	r2, [sp, #28]
 100f97a:	b2e4      	uxtbmi	r4, r4
 100f97c:	9207      	strpl	r2, [sp, #28]
 100f97e:	4633      	movmi	r3, r6
 100f980:	bf4e      	itee	mi
 100f982:	2500      	movmi	r5, #0
 100f984:	2500      	movpl	r5, #0
 100f986:	4633      	movpl	r3, r6
 100f988:	e58d      	b.n	100f4a6 <_svfiprintf_r+0x78e>
 100f98a:	05b5      	lsls	r5, r6, #22
 100f98c:	f04f 0301 	mov.w	r3, #1
 100f990:	bf48      	it	mi
 100f992:	b2e4      	uxtbmi	r4, r4
 100f994:	2500      	movs	r5, #0
 100f996:	f7ff bad2 	b.w	100ef3e <_svfiprintf_r+0x226>
 100f99a:	463b      	mov	r3, r7
 100f99c:	e611      	b.n	100f5c2 <_svfiprintf_r+0x8aa>
 100f99e:	2300      	movs	r3, #0
 100f9a0:	aa18      	add	r2, sp, #96	; 0x60
 100f9a2:	4619      	mov	r1, r3
 100f9a4:	9200      	str	r2, [sp, #0]
 100f9a6:	4658      	mov	r0, fp
 100f9a8:	aa15      	add	r2, sp, #84	; 0x54
 100f9aa:	f7fd f947 	bl	100cc3c <_wcsrtombs_r>
 100f9ae:	1c43      	adds	r3, r0, #1
 100f9b0:	9005      	str	r0, [sp, #20]
 100f9b2:	d052      	beq.n	100fa5a <_svfiprintf_r+0xd42>
 100f9b4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100f9b6:	9315      	str	r3, [sp, #84]	; 0x54
 100f9b8:	e738      	b.n	100f82c <_svfiprintf_r+0xb14>
 100f9ba:	9b05      	ldr	r3, [sp, #20]
 100f9bc:	9507      	str	r5, [sp, #28]
 100f9be:	e9cd 3302 	strd	r3, r3, [sp, #8]
 100f9c2:	9308      	str	r3, [sp, #32]
 100f9c4:	f7ff bae8 	b.w	100ef98 <_svfiprintf_r+0x280>
 100f9c8:	9a07      	ldr	r2, [sp, #28]
 100f9ca:	9307      	str	r3, [sp, #28]
 100f9cc:	9b04      	ldr	r3, [sp, #16]
 100f9ce:	6812      	ldr	r2, [r2, #0]
 100f9d0:	8013      	strh	r3, [r2, #0]
 100f9d2:	f7ff b9c6 	b.w	100ed62 <_svfiprintf_r+0x4a>
 100f9d6:	681c      	ldr	r4, [r3, #0]
 100f9d8:	4637      	mov	r7, r6
 100f9da:	9207      	str	r2, [sp, #28]
 100f9dc:	17e5      	asrs	r5, r4, #31
 100f9de:	4622      	mov	r2, r4
 100f9e0:	462b      	mov	r3, r5
 100f9e2:	e532      	b.n	100f44a <_svfiprintf_r+0x732>
 100f9e4:	4658      	mov	r0, fp
 100f9e6:	aa1a      	add	r2, sp, #104	; 0x68
 100f9e8:	9909      	ldr	r1, [sp, #36]	; 0x24
 100f9ea:	f7ff f919 	bl	100ec20 <__ssprint_r>
 100f9ee:	f7ff ba73 	b.w	100eed8 <_svfiprintf_r+0x1c0>
 100f9f2:	1c59      	adds	r1, r3, #1
 100f9f4:	4658      	mov	r0, fp
 100f9f6:	f7f9 fd17 	bl	1009428 <_malloc_r>
 100f9fa:	900b      	str	r0, [sp, #44]	; 0x2c
 100f9fc:	b368      	cbz	r0, 100fa5a <_svfiprintf_r+0xd42>
 100f9fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 100fa00:	9308      	str	r3, [sp, #32]
 100fa02:	e71e      	b.n	100f842 <_svfiprintf_r+0xb2a>
 100fa04:	9b03      	ldr	r3, [sp, #12]
 100fa06:	9507      	str	r5, [sp, #28]
 100fa08:	9302      	str	r3, [sp, #8]
 100fa0a:	9305      	str	r3, [sp, #20]
 100fa0c:	9b08      	ldr	r3, [sp, #32]
 100fa0e:	9303      	str	r3, [sp, #12]
 100fa10:	f7ff bac2 	b.w	100ef98 <_svfiprintf_r+0x280>
 100fa14:	980b      	ldr	r0, [sp, #44]	; 0x2c
 100fa16:	9403      	str	r4, [sp, #12]
 100fa18:	f7fb f8d2 	bl	100abc0 <strlen>
 100fa1c:	9507      	str	r5, [sp, #28]
 100fa1e:	9408      	str	r4, [sp, #32]
 100fa20:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 100fa24:	9005      	str	r0, [sp, #20]
 100fa26:	9302      	str	r3, [sp, #8]
 100fa28:	f7ff bab6 	b.w	100ef98 <_svfiprintf_r+0x280>
 100fa2c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 100fa2e:	990f      	ldr	r1, [sp, #60]	; 0x3c
 100fa30:	eba8 0802 	sub.w	r8, r8, r2
 100fa34:	4640      	mov	r0, r8
 100fa36:	f7fb f9b1 	bl	100ad9c <strncpy>
 100fa3a:	f89a 3001 	ldrb.w	r3, [sl, #1]
 100fa3e:	b10b      	cbz	r3, 100fa44 <_svfiprintf_r+0xd2c>
 100fa40:	f10a 0a01 	add.w	sl, sl, #1
 100fa44:	4620      	mov	r0, r4
 100fa46:	4629      	mov	r1, r5
 100fa48:	220a      	movs	r2, #10
 100fa4a:	2300      	movs	r3, #0
 100fa4c:	f7f8 feb6 	bl	10087bc <__aeabi_uldivmod>
 100fa50:	2700      	movs	r7, #0
 100fa52:	e74c      	b.n	100f8ee <_svfiprintf_r+0xbd6>
 100fa54:	463b      	mov	r3, r7
 100fa56:	4601      	mov	r1, r0
 100fa58:	e577      	b.n	100f54a <_svfiprintf_r+0x832>
 100fa5a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100fa5c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 100fa60:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 100fa64:	8193      	strh	r3, [r2, #12]
 100fa66:	f7ff ba3a 	b.w	100eede <_svfiprintf_r+0x1c6>
 100fa6a:	9a07      	ldr	r2, [sp, #28]
 100fa6c:	f89a 3001 	ldrb.w	r3, [sl, #1]
 100fa70:	468a      	mov	sl, r1
 100fa72:	f852 0b04 	ldr.w	r0, [r2], #4
 100fa76:	ea40 71e0 	orr.w	r1, r0, r0, asr #31
 100fa7a:	9207      	str	r2, [sp, #28]
 100fa7c:	9103      	str	r1, [sp, #12]
 100fa7e:	f7ff b99f 	b.w	100edc0 <_svfiprintf_r+0xa8>
 100fa82:	4637      	mov	r7, r6
 100fa84:	f7ff bbcc 	b.w	100f220 <_svfiprintf_r+0x508>
 100fa88:	4633      	mov	r3, r6
 100fa8a:	f7ff bbbd 	b.w	100f208 <_svfiprintf_r+0x4f0>
 100fa8e:	4637      	mov	r7, r6
 100fa90:	e462      	b.n	100f358 <_svfiprintf_r+0x640>
 100fa92:	230c      	movs	r3, #12
 100fa94:	f04f 32ff 	mov.w	r2, #4294967295
 100fa98:	f8cb 3000 	str.w	r3, [fp]
 100fa9c:	9204      	str	r2, [sp, #16]
 100fa9e:	f7ff ba25 	b.w	100eeec <_svfiprintf_r+0x1d4>
 100faa2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 100faa4:	8993      	ldrh	r3, [r2, #12]
 100faa6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 100faaa:	8193      	strh	r3, [r2, #12]
 100faac:	e5a9      	b.n	100f602 <_svfiprintf_r+0x8ea>
 100faae:	bf00      	nop

0100fab0 <_wcsnrtombs_l>:
 100fab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100fab4:	b08b      	sub	sp, #44	; 0x2c
 100fab6:	e9dd 9414 	ldrd	r9, r4, [sp, #80]	; 0x50
 100faba:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 100fabe:	2c00      	cmp	r4, #0
 100fac0:	d058      	beq.n	100fb74 <_wcsnrtombs_l+0xc4>
 100fac2:	6816      	ldr	r6, [r2, #0]
 100fac4:	2900      	cmp	r1, #0
 100fac6:	d05a      	beq.n	100fb7e <_wcsnrtombs_l+0xce>
 100fac8:	f1b9 0f00 	cmp.w	r9, #0
 100facc:	d064      	beq.n	100fb98 <_wcsnrtombs_l+0xe8>
 100face:	1e5d      	subs	r5, r3, #1
 100fad0:	2b00      	cmp	r3, #0
 100fad2:	d063      	beq.n	100fb9c <_wcsnrtombs_l+0xec>
 100fad4:	9205      	str	r2, [sp, #20]
 100fad6:	3e04      	subs	r6, #4
 100fad8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 100fadc:	f04f 0800 	mov.w	r8, #0
 100fae0:	9104      	str	r1, [sp, #16]
 100fae2:	46cb      	mov	fp, r9
 100fae4:	e00a      	b.n	100fafc <_wcsnrtombs_l+0x4c>
 100fae6:	9b03      	ldr	r3, [sp, #12]
 100fae8:	bb13      	cbnz	r3, 100fb30 <_wcsnrtombs_l+0x80>
 100faea:	6833      	ldr	r3, [r6, #0]
 100faec:	2b00      	cmp	r3, #0
 100faee:	d035      	beq.n	100fb5c <_wcsnrtombs_l+0xac>
 100faf0:	4559      	cmp	r1, fp
 100faf2:	d255      	bcs.n	100fba0 <_wcsnrtombs_l+0xf0>
 100faf4:	3d01      	subs	r5, #1
 100faf6:	4688      	mov	r8, r1
 100faf8:	1c6b      	adds	r3, r5, #1
 100fafa:	d015      	beq.n	100fb28 <_wcsnrtombs_l+0x78>
 100fafc:	6827      	ldr	r7, [r4, #0]
 100fafe:	4623      	mov	r3, r4
 100fb00:	f856 2f04 	ldr.w	r2, [r6, #4]!
 100fb04:	a907      	add	r1, sp, #28
 100fb06:	9802      	ldr	r0, [sp, #8]
 100fb08:	9701      	str	r7, [sp, #4]
 100fb0a:	f8da 70e0 	ldr.w	r7, [sl, #224]	; 0xe0
 100fb0e:	f8d4 9004 	ldr.w	r9, [r4, #4]
 100fb12:	47b8      	blx	r7
 100fb14:	1c42      	adds	r2, r0, #1
 100fb16:	d035      	beq.n	100fb84 <_wcsnrtombs_l+0xd4>
 100fb18:	eb00 0108 	add.w	r1, r0, r8
 100fb1c:	4559      	cmp	r1, fp
 100fb1e:	d9e2      	bls.n	100fae6 <_wcsnrtombs_l+0x36>
 100fb20:	f8dd b004 	ldr.w	fp, [sp, #4]
 100fb24:	e9c4 b900 	strd	fp, r9, [r4]
 100fb28:	4640      	mov	r0, r8
 100fb2a:	b00b      	add	sp, #44	; 0x2c
 100fb2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100fb30:	2800      	cmp	r0, #0
 100fb32:	dd0c      	ble.n	100fb4e <_wcsnrtombs_l+0x9e>
 100fb34:	9b04      	ldr	r3, [sp, #16]
 100fb36:	aa07      	add	r2, sp, #28
 100fb38:	4418      	add	r0, r3
 100fb3a:	3b01      	subs	r3, #1
 100fb3c:	f100 3cff 	add.w	ip, r0, #4294967295
 100fb40:	f812 7b01 	ldrb.w	r7, [r2], #1
 100fb44:	f803 7f01 	strb.w	r7, [r3, #1]!
 100fb48:	4563      	cmp	r3, ip
 100fb4a:	d1f9      	bne.n	100fb40 <_wcsnrtombs_l+0x90>
 100fb4c:	9004      	str	r0, [sp, #16]
 100fb4e:	9a05      	ldr	r2, [sp, #20]
 100fb50:	6813      	ldr	r3, [r2, #0]
 100fb52:	3304      	adds	r3, #4
 100fb54:	6013      	str	r3, [r2, #0]
 100fb56:	6833      	ldr	r3, [r6, #0]
 100fb58:	2b00      	cmp	r3, #0
 100fb5a:	d1c9      	bne.n	100faf0 <_wcsnrtombs_l+0x40>
 100fb5c:	9a03      	ldr	r2, [sp, #12]
 100fb5e:	b10a      	cbz	r2, 100fb64 <_wcsnrtombs_l+0xb4>
 100fb60:	9a05      	ldr	r2, [sp, #20]
 100fb62:	6013      	str	r3, [r2, #0]
 100fb64:	f101 38ff 	add.w	r8, r1, #4294967295
 100fb68:	2300      	movs	r3, #0
 100fb6a:	6023      	str	r3, [r4, #0]
 100fb6c:	4640      	mov	r0, r8
 100fb6e:	b00b      	add	sp, #44	; 0x2c
 100fb70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100fb74:	f500 748e 	add.w	r4, r0, #284	; 0x11c
 100fb78:	6816      	ldr	r6, [r2, #0]
 100fb7a:	2900      	cmp	r1, #0
 100fb7c:	d1a4      	bne.n	100fac8 <_wcsnrtombs_l+0x18>
 100fb7e:	f04f 39ff 	mov.w	r9, #4294967295
 100fb82:	e7a4      	b.n	100face <_wcsnrtombs_l+0x1e>
 100fb84:	9902      	ldr	r1, [sp, #8]
 100fb86:	4680      	mov	r8, r0
 100fb88:	228a      	movs	r2, #138	; 0x8a
 100fb8a:	2300      	movs	r3, #0
 100fb8c:	4640      	mov	r0, r8
 100fb8e:	600a      	str	r2, [r1, #0]
 100fb90:	6023      	str	r3, [r4, #0]
 100fb92:	b00b      	add	sp, #44	; 0x2c
 100fb94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100fb98:	46c8      	mov	r8, r9
 100fb9a:	e7c5      	b.n	100fb28 <_wcsnrtombs_l+0x78>
 100fb9c:	4698      	mov	r8, r3
 100fb9e:	e7c3      	b.n	100fb28 <_wcsnrtombs_l+0x78>
 100fba0:	4688      	mov	r8, r1
 100fba2:	e7c1      	b.n	100fb28 <_wcsnrtombs_l+0x78>

0100fba4 <_wcsnrtombs_r>:
 100fba4:	f641 6088 	movw	r0, #7816	; 0x1e88
 100fba8:	f2c0 1001 	movt	r0, #257	; 0x101
 100fbac:	b5f0      	push	{r4, r5, r6, r7, lr}
 100fbae:	b085      	sub	sp, #20
 100fbb0:	6800      	ldr	r0, [r0, #0]
 100fbb2:	f242 25b8 	movw	r5, #8888	; 0x22b8
 100fbb6:	e9dd 760a 	ldrd	r7, r6, [sp, #40]	; 0x28
 100fbba:	f2c0 1501 	movt	r5, #257	; 0x101
 100fbbe:	6b44      	ldr	r4, [r0, #52]	; 0x34
 100fbc0:	9700      	str	r7, [sp, #0]
 100fbc2:	2c00      	cmp	r4, #0
 100fbc4:	bf08      	it	eq
 100fbc6:	462c      	moveq	r4, r5
 100fbc8:	e9cd 6401 	strd	r6, r4, [sp, #4]
 100fbcc:	f7ff ff70 	bl	100fab0 <_wcsnrtombs_l>
 100fbd0:	b005      	add	sp, #20
 100fbd2:	bdf0      	pop	{r4, r5, r6, r7, pc}

0100fbd4 <wcsnrtombs>:
 100fbd4:	b5f0      	push	{r4, r5, r6, r7, lr}
 100fbd6:	f641 6488 	movw	r4, #7816	; 0x1e88
 100fbda:	f2c0 1401 	movt	r4, #257	; 0x101
 100fbde:	b085      	sub	sp, #20
 100fbe0:	f242 25b8 	movw	r5, #8888	; 0x22b8
 100fbe4:	f2c0 1501 	movt	r5, #257	; 0x101
 100fbe8:	6827      	ldr	r7, [r4, #0]
 100fbea:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 100fbec:	6b7c      	ldr	r4, [r7, #52]	; 0x34
 100fbee:	9300      	str	r3, [sp, #0]
 100fbf0:	4613      	mov	r3, r2
 100fbf2:	2c00      	cmp	r4, #0
 100fbf4:	bf08      	it	eq
 100fbf6:	462c      	moveq	r4, r5
 100fbf8:	460a      	mov	r2, r1
 100fbfa:	9402      	str	r4, [sp, #8]
 100fbfc:	4601      	mov	r1, r0
 100fbfe:	9601      	str	r6, [sp, #4]
 100fc00:	4638      	mov	r0, r7
 100fc02:	f7ff ff55 	bl	100fab0 <_wcsnrtombs_l>
 100fc06:	b005      	add	sp, #20
 100fc08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 100fc0a:	bf00      	nop

0100fc0c <_calloc_r>:
 100fc0c:	b510      	push	{r4, lr}
 100fc0e:	fb02 f101 	mul.w	r1, r2, r1
 100fc12:	f7f9 fc09 	bl	1009428 <_malloc_r>
 100fc16:	4604      	mov	r4, r0
 100fc18:	b170      	cbz	r0, 100fc38 <_calloc_r+0x2c>
 100fc1a:	f850 2c04 	ldr.w	r2, [r0, #-4]
 100fc1e:	f022 0203 	bic.w	r2, r2, #3
 100fc22:	3a04      	subs	r2, #4
 100fc24:	2a24      	cmp	r2, #36	; 0x24
 100fc26:	d81d      	bhi.n	100fc64 <_calloc_r+0x58>
 100fc28:	2a13      	cmp	r2, #19
 100fc2a:	bf98      	it	ls
 100fc2c:	4602      	movls	r2, r0
 100fc2e:	d805      	bhi.n	100fc3c <_calloc_r+0x30>
 100fc30:	2300      	movs	r3, #0
 100fc32:	e9c2 3300 	strd	r3, r3, [r2]
 100fc36:	6093      	str	r3, [r2, #8]
 100fc38:	4620      	mov	r0, r4
 100fc3a:	bd10      	pop	{r4, pc}
 100fc3c:	2a1b      	cmp	r2, #27
 100fc3e:	f04f 0300 	mov.w	r3, #0
 100fc42:	bf98      	it	ls
 100fc44:	f100 0208 	addls.w	r2, r0, #8
 100fc48:	e9c0 3300 	strd	r3, r3, [r0]
 100fc4c:	d9f0      	bls.n	100fc30 <_calloc_r+0x24>
 100fc4e:	2a24      	cmp	r2, #36	; 0x24
 100fc50:	e9c0 3302 	strd	r3, r3, [r0, #8]
 100fc54:	bf11      	iteee	ne
 100fc56:	f100 0210 	addne.w	r2, r0, #16
 100fc5a:	6103      	streq	r3, [r0, #16]
 100fc5c:	f100 0218 	addeq.w	r2, r0, #24
 100fc60:	6143      	streq	r3, [r0, #20]
 100fc62:	e7e5      	b.n	100fc30 <_calloc_r+0x24>
 100fc64:	2100      	movs	r1, #0
 100fc66:	f7fa fbfb 	bl	100a460 <memset>
 100fc6a:	4620      	mov	r0, r4
 100fc6c:	bd10      	pop	{r4, pc}
 100fc6e:	bf00      	nop

0100fc70 <__env_lock>:
 100fc70:	4770      	bx	lr
 100fc72:	bf00      	nop

0100fc74 <__env_unlock>:
 100fc74:	4770      	bx	lr
 100fc76:	bf00      	nop

0100fc78 <memmove>:
 100fc78:	4288      	cmp	r0, r1
 100fc7a:	b4f0      	push	{r4, r5, r6, r7}
 100fc7c:	d90d      	bls.n	100fc9a <memmove+0x22>
 100fc7e:	188b      	adds	r3, r1, r2
 100fc80:	4283      	cmp	r3, r0
 100fc82:	d90a      	bls.n	100fc9a <memmove+0x22>
 100fc84:	1884      	adds	r4, r0, r2
 100fc86:	b132      	cbz	r2, 100fc96 <memmove+0x1e>
 100fc88:	4622      	mov	r2, r4
 100fc8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 100fc8e:	4299      	cmp	r1, r3
 100fc90:	f802 4d01 	strb.w	r4, [r2, #-1]!
 100fc94:	d1f9      	bne.n	100fc8a <memmove+0x12>
 100fc96:	bcf0      	pop	{r4, r5, r6, r7}
 100fc98:	4770      	bx	lr
 100fc9a:	2a0f      	cmp	r2, #15
 100fc9c:	d80e      	bhi.n	100fcbc <memmove+0x44>
 100fc9e:	4603      	mov	r3, r0
 100fca0:	1e54      	subs	r4, r2, #1
 100fca2:	2a00      	cmp	r2, #0
 100fca4:	d0f7      	beq.n	100fc96 <memmove+0x1e>
 100fca6:	3401      	adds	r4, #1
 100fca8:	3b01      	subs	r3, #1
 100fcaa:	440c      	add	r4, r1
 100fcac:	f811 2b01 	ldrb.w	r2, [r1], #1
 100fcb0:	42a1      	cmp	r1, r4
 100fcb2:	f803 2f01 	strb.w	r2, [r3, #1]!
 100fcb6:	d1f9      	bne.n	100fcac <memmove+0x34>
 100fcb8:	bcf0      	pop	{r4, r5, r6, r7}
 100fcba:	4770      	bx	lr
 100fcbc:	ea40 0301 	orr.w	r3, r0, r1
 100fcc0:	079b      	lsls	r3, r3, #30
 100fcc2:	d13d      	bne.n	100fd40 <memmove+0xc8>
 100fcc4:	f1a2 0510 	sub.w	r5, r2, #16
 100fcc8:	f101 0420 	add.w	r4, r1, #32
 100fccc:	f101 0610 	add.w	r6, r1, #16
 100fcd0:	f100 0710 	add.w	r7, r0, #16
 100fcd4:	092d      	lsrs	r5, r5, #4
 100fcd6:	eb04 1405 	add.w	r4, r4, r5, lsl #4
 100fcda:	f856 3c10 	ldr.w	r3, [r6, #-16]
 100fcde:	3610      	adds	r6, #16
 100fce0:	3710      	adds	r7, #16
 100fce2:	f847 3c20 	str.w	r3, [r7, #-32]
 100fce6:	f856 3c1c 	ldr.w	r3, [r6, #-28]
 100fcea:	f847 3c1c 	str.w	r3, [r7, #-28]
 100fcee:	f856 3c18 	ldr.w	r3, [r6, #-24]
 100fcf2:	f847 3c18 	str.w	r3, [r7, #-24]
 100fcf6:	f856 3c14 	ldr.w	r3, [r6, #-20]
 100fcfa:	42a6      	cmp	r6, r4
 100fcfc:	f847 3c14 	str.w	r3, [r7, #-20]
 100fd00:	d1eb      	bne.n	100fcda <memmove+0x62>
 100fd02:	1c6b      	adds	r3, r5, #1
 100fd04:	f012 0f0c 	tst.w	r2, #12
 100fd08:	f002 050f 	and.w	r5, r2, #15
 100fd0c:	ea4f 1303 	mov.w	r3, r3, lsl #4
 100fd10:	4419      	add	r1, r3
 100fd12:	bf08      	it	eq
 100fd14:	462a      	moveq	r2, r5
 100fd16:	4403      	add	r3, r0
 100fd18:	d0c2      	beq.n	100fca0 <memmove+0x28>
 100fd1a:	1f1f      	subs	r7, r3, #4
 100fd1c:	460e      	mov	r6, r1
 100fd1e:	f856 cb04 	ldr.w	ip, [r6], #4
 100fd22:	1bac      	subs	r4, r5, r6
 100fd24:	440c      	add	r4, r1
 100fd26:	f847 cf04 	str.w	ip, [r7, #4]!
 100fd2a:	2c03      	cmp	r4, #3
 100fd2c:	d8f7      	bhi.n	100fd1e <memmove+0xa6>
 100fd2e:	1f2c      	subs	r4, r5, #4
 100fd30:	f002 0203 	and.w	r2, r2, #3
 100fd34:	f024 0403 	bic.w	r4, r4, #3
 100fd38:	3404      	adds	r4, #4
 100fd3a:	4423      	add	r3, r4
 100fd3c:	4421      	add	r1, r4
 100fd3e:	e7af      	b.n	100fca0 <memmove+0x28>
 100fd40:	1e54      	subs	r4, r2, #1
 100fd42:	4603      	mov	r3, r0
 100fd44:	e7af      	b.n	100fca6 <memmove+0x2e>
 100fd46:	bf00      	nop

0100fd48 <_realloc_r>:
 100fd48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100fd4c:	4692      	mov	sl, r2
 100fd4e:	b083      	sub	sp, #12
 100fd50:	2900      	cmp	r1, #0
 100fd52:	f000 80df 	beq.w	100ff14 <_realloc_r+0x1cc>
 100fd56:	460d      	mov	r5, r1
 100fd58:	4680      	mov	r8, r0
 100fd5a:	f7fa fbd1 	bl	100a500 <__malloc_lock>
 100fd5e:	f10a 040b 	add.w	r4, sl, #11
 100fd62:	2c16      	cmp	r4, #22
 100fd64:	f855 1c04 	ldr.w	r1, [r5, #-4]
 100fd68:	bf88      	it	hi
 100fd6a:	f024 0407 	bichi.w	r4, r4, #7
 100fd6e:	f1a5 0708 	sub.w	r7, r5, #8
 100fd72:	bf99      	ittee	ls
 100fd74:	2210      	movls	r2, #16
 100fd76:	2300      	movls	r3, #0
 100fd78:	0fe3      	lsrhi	r3, r4, #31
 100fd7a:	4622      	movhi	r2, r4
 100fd7c:	f021 0603 	bic.w	r6, r1, #3
 100fd80:	bf98      	it	ls
 100fd82:	4614      	movls	r4, r2
 100fd84:	4554      	cmp	r4, sl
 100fd86:	bf38      	it	cc
 100fd88:	f043 0301 	orrcc.w	r3, r3, #1
 100fd8c:	2b00      	cmp	r3, #0
 100fd8e:	f040 80c7 	bne.w	100ff20 <_realloc_r+0x1d8>
 100fd92:	4296      	cmp	r6, r2
 100fd94:	eb07 0906 	add.w	r9, r7, r6
 100fd98:	f280 808b 	bge.w	100feb2 <_realloc_r+0x16a>
 100fd9c:	f242 4b44 	movw	fp, #9284	; 0x2444
 100fda0:	f2c0 1b01 	movt	fp, #257	; 0x101
 100fda4:	f8d9 0004 	ldr.w	r0, [r9, #4]
 100fda8:	f8db 3008 	ldr.w	r3, [fp, #8]
 100fdac:	454b      	cmp	r3, r9
 100fdae:	f000 80c0 	beq.w	100ff32 <_realloc_r+0x1ea>
 100fdb2:	f020 0301 	bic.w	r3, r0, #1
 100fdb6:	444b      	add	r3, r9
 100fdb8:	685b      	ldr	r3, [r3, #4]
 100fdba:	07db      	lsls	r3, r3, #31
 100fdbc:	f100 80a0 	bmi.w	100ff00 <_realloc_r+0x1b8>
 100fdc0:	f020 0003 	bic.w	r0, r0, #3
 100fdc4:	1833      	adds	r3, r6, r0
 100fdc6:	4293      	cmp	r3, r2
 100fdc8:	f280 810c 	bge.w	100ffe4 <_realloc_r+0x29c>
 100fdcc:	07c9      	lsls	r1, r1, #31
 100fdce:	d40f      	bmi.n	100fdf0 <_realloc_r+0xa8>
 100fdd0:	f855 3c08 	ldr.w	r3, [r5, #-8]
 100fdd4:	1afb      	subs	r3, r7, r3
 100fdd6:	6859      	ldr	r1, [r3, #4]
 100fdd8:	f021 0103 	bic.w	r1, r1, #3
 100fddc:	4408      	add	r0, r1
 100fdde:	eb00 0c06 	add.w	ip, r0, r6
 100fde2:	4594      	cmp	ip, r2
 100fde4:	f280 811f 	bge.w	1010026 <_realloc_r+0x2de>
 100fde8:	eb06 0c01 	add.w	ip, r6, r1
 100fdec:	4594      	cmp	ip, r2
 100fdee:	da2a      	bge.n	100fe46 <_realloc_r+0xfe>
 100fdf0:	4651      	mov	r1, sl
 100fdf2:	4640      	mov	r0, r8
 100fdf4:	f7f9 fb18 	bl	1009428 <_malloc_r>
 100fdf8:	4682      	mov	sl, r0
 100fdfa:	b1e8      	cbz	r0, 100fe38 <_realloc_r+0xf0>
 100fdfc:	f855 3c04 	ldr.w	r3, [r5, #-4]
 100fe00:	f1a0 0208 	sub.w	r2, r0, #8
 100fe04:	f023 0301 	bic.w	r3, r3, #1
 100fe08:	443b      	add	r3, r7
 100fe0a:	4293      	cmp	r3, r2
 100fe0c:	f000 80f4 	beq.w	100fff8 <_realloc_r+0x2b0>
 100fe10:	1f32      	subs	r2, r6, #4
 100fe12:	2a24      	cmp	r2, #36	; 0x24
 100fe14:	f200 8103 	bhi.w	101001e <_realloc_r+0x2d6>
 100fe18:	2a13      	cmp	r2, #19
 100fe1a:	6829      	ldr	r1, [r5, #0]
 100fe1c:	bf9c      	itt	ls
 100fe1e:	4603      	movls	r3, r0
 100fe20:	462a      	movls	r2, r5
 100fe22:	f200 80f1 	bhi.w	1010008 <_realloc_r+0x2c0>
 100fe26:	6019      	str	r1, [r3, #0]
 100fe28:	6851      	ldr	r1, [r2, #4]
 100fe2a:	6059      	str	r1, [r3, #4]
 100fe2c:	6892      	ldr	r2, [r2, #8]
 100fe2e:	609a      	str	r2, [r3, #8]
 100fe30:	4629      	mov	r1, r5
 100fe32:	4640      	mov	r0, r8
 100fe34:	f7fe f82c 	bl	100de90 <_free_r>
 100fe38:	4640      	mov	r0, r8
 100fe3a:	f7fa fb63 	bl	100a504 <__malloc_unlock>
 100fe3e:	4650      	mov	r0, sl
 100fe40:	b003      	add	sp, #12
 100fe42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100fe46:	469a      	mov	sl, r3
 100fe48:	68d9      	ldr	r1, [r3, #12]
 100fe4a:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 100fe4e:	1f32      	subs	r2, r6, #4
 100fe50:	2a24      	cmp	r2, #36	; 0x24
 100fe52:	eb03 090c 	add.w	r9, r3, ip
 100fe56:	60c1      	str	r1, [r0, #12]
 100fe58:	6088      	str	r0, [r1, #8]
 100fe5a:	f200 80f6 	bhi.w	101004a <_realloc_r+0x302>
 100fe5e:	2a13      	cmp	r2, #19
 100fe60:	6829      	ldr	r1, [r5, #0]
 100fe62:	bf98      	it	ls
 100fe64:	4652      	movls	r2, sl
 100fe66:	d91c      	bls.n	100fea2 <_realloc_r+0x15a>
 100fe68:	6099      	str	r1, [r3, #8]
 100fe6a:	2a1b      	cmp	r2, #27
 100fe6c:	6869      	ldr	r1, [r5, #4]
 100fe6e:	bf98      	it	ls
 100fe70:	f103 0210 	addls.w	r2, r3, #16
 100fe74:	60d9      	str	r1, [r3, #12]
 100fe76:	68a9      	ldr	r1, [r5, #8]
 100fe78:	bf98      	it	ls
 100fe7a:	3508      	addls	r5, #8
 100fe7c:	d911      	bls.n	100fea2 <_realloc_r+0x15a>
 100fe7e:	6119      	str	r1, [r3, #16]
 100fe80:	2a24      	cmp	r2, #36	; 0x24
 100fe82:	68e9      	ldr	r1, [r5, #12]
 100fe84:	bf14      	ite	ne
 100fe86:	f103 0218 	addne.w	r2, r3, #24
 100fe8a:	f103 0220 	addeq.w	r2, r3, #32
 100fe8e:	6159      	str	r1, [r3, #20]
 100fe90:	6929      	ldr	r1, [r5, #16]
 100fe92:	bf11      	iteee	ne
 100fe94:	3510      	addne	r5, #16
 100fe96:	6199      	streq	r1, [r3, #24]
 100fe98:	6969      	ldreq	r1, [r5, #20]
 100fe9a:	61d9      	streq	r1, [r3, #28]
 100fe9c:	bf04      	itt	eq
 100fe9e:	69a9      	ldreq	r1, [r5, #24]
 100fea0:	3518      	addeq	r5, #24
 100fea2:	6011      	str	r1, [r2, #0]
 100fea4:	461f      	mov	r7, r3
 100fea6:	6869      	ldr	r1, [r5, #4]
 100fea8:	4666      	mov	r6, ip
 100feaa:	6051      	str	r1, [r2, #4]
 100feac:	68ab      	ldr	r3, [r5, #8]
 100feae:	4655      	mov	r5, sl
 100feb0:	6093      	str	r3, [r2, #8]
 100feb2:	1b32      	subs	r2, r6, r4
 100feb4:	687b      	ldr	r3, [r7, #4]
 100feb6:	2a0f      	cmp	r2, #15
 100feb8:	f003 0301 	and.w	r3, r3, #1
 100febc:	d80f      	bhi.n	100fede <_realloc_r+0x196>
 100febe:	4333      	orrs	r3, r6
 100fec0:	607b      	str	r3, [r7, #4]
 100fec2:	f8d9 3004 	ldr.w	r3, [r9, #4]
 100fec6:	f043 0301 	orr.w	r3, r3, #1
 100feca:	f8c9 3004 	str.w	r3, [r9, #4]
 100fece:	4640      	mov	r0, r8
 100fed0:	46aa      	mov	sl, r5
 100fed2:	f7fa fb17 	bl	100a504 <__malloc_unlock>
 100fed6:	4650      	mov	r0, sl
 100fed8:	b003      	add	sp, #12
 100feda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100fede:	1939      	adds	r1, r7, r4
 100fee0:	4323      	orrs	r3, r4
 100fee2:	f042 0201 	orr.w	r2, r2, #1
 100fee6:	607b      	str	r3, [r7, #4]
 100fee8:	604a      	str	r2, [r1, #4]
 100feea:	4640      	mov	r0, r8
 100feec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 100fef0:	3108      	adds	r1, #8
 100fef2:	f043 0301 	orr.w	r3, r3, #1
 100fef6:	f8c9 3004 	str.w	r3, [r9, #4]
 100fefa:	f7fd ffc9 	bl	100de90 <_free_r>
 100fefe:	e7e6      	b.n	100fece <_realloc_r+0x186>
 100ff00:	07c8      	lsls	r0, r1, #31
 100ff02:	f53f af75 	bmi.w	100fdf0 <_realloc_r+0xa8>
 100ff06:	f855 3c08 	ldr.w	r3, [r5, #-8]
 100ff0a:	1afb      	subs	r3, r7, r3
 100ff0c:	6859      	ldr	r1, [r3, #4]
 100ff0e:	f021 0103 	bic.w	r1, r1, #3
 100ff12:	e769      	b.n	100fde8 <_realloc_r+0xa0>
 100ff14:	4611      	mov	r1, r2
 100ff16:	b003      	add	sp, #12
 100ff18:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 100ff1c:	f7f9 ba84 	b.w	1009428 <_malloc_r>
 100ff20:	f04f 0a00 	mov.w	sl, #0
 100ff24:	230c      	movs	r3, #12
 100ff26:	4650      	mov	r0, sl
 100ff28:	f8c8 3000 	str.w	r3, [r8]
 100ff2c:	b003      	add	sp, #12
 100ff2e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 100ff32:	f020 0003 	bic.w	r0, r0, #3
 100ff36:	f104 0c10 	add.w	ip, r4, #16
 100ff3a:	1833      	adds	r3, r6, r0
 100ff3c:	4563      	cmp	r3, ip
 100ff3e:	f280 8098 	bge.w	1010072 <_realloc_r+0x32a>
 100ff42:	07cb      	lsls	r3, r1, #31
 100ff44:	f53f af54 	bmi.w	100fdf0 <_realloc_r+0xa8>
 100ff48:	f855 3c08 	ldr.w	r3, [r5, #-8]
 100ff4c:	1afb      	subs	r3, r7, r3
 100ff4e:	6859      	ldr	r1, [r3, #4]
 100ff50:	f021 0103 	bic.w	r1, r1, #3
 100ff54:	4408      	add	r0, r1
 100ff56:	eb00 0906 	add.w	r9, r0, r6
 100ff5a:	45cc      	cmp	ip, r9
 100ff5c:	f73f af44 	bgt.w	100fde8 <_realloc_r+0xa0>
 100ff60:	469a      	mov	sl, r3
 100ff62:	68d9      	ldr	r1, [r3, #12]
 100ff64:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 100ff68:	1f32      	subs	r2, r6, #4
 100ff6a:	2a24      	cmp	r2, #36	; 0x24
 100ff6c:	60c1      	str	r1, [r0, #12]
 100ff6e:	6088      	str	r0, [r1, #8]
 100ff70:	f200 809c 	bhi.w	10100ac <_realloc_r+0x364>
 100ff74:	2a13      	cmp	r2, #19
 100ff76:	6829      	ldr	r1, [r5, #0]
 100ff78:	bf98      	it	ls
 100ff7a:	4652      	movls	r2, sl
 100ff7c:	d91c      	bls.n	100ffb8 <_realloc_r+0x270>
 100ff7e:	6099      	str	r1, [r3, #8]
 100ff80:	2a1b      	cmp	r2, #27
 100ff82:	6869      	ldr	r1, [r5, #4]
 100ff84:	bf98      	it	ls
 100ff86:	f103 0210 	addls.w	r2, r3, #16
 100ff8a:	60d9      	str	r1, [r3, #12]
 100ff8c:	68a9      	ldr	r1, [r5, #8]
 100ff8e:	bf98      	it	ls
 100ff90:	3508      	addls	r5, #8
 100ff92:	d911      	bls.n	100ffb8 <_realloc_r+0x270>
 100ff94:	6119      	str	r1, [r3, #16]
 100ff96:	2a24      	cmp	r2, #36	; 0x24
 100ff98:	68e9      	ldr	r1, [r5, #12]
 100ff9a:	bf14      	ite	ne
 100ff9c:	f103 0218 	addne.w	r2, r3, #24
 100ffa0:	f103 0220 	addeq.w	r2, r3, #32
 100ffa4:	6159      	str	r1, [r3, #20]
 100ffa6:	6929      	ldr	r1, [r5, #16]
 100ffa8:	bf11      	iteee	ne
 100ffaa:	3510      	addne	r5, #16
 100ffac:	6199      	streq	r1, [r3, #24]
 100ffae:	6969      	ldreq	r1, [r5, #20]
 100ffb0:	61d9      	streq	r1, [r3, #28]
 100ffb2:	bf04      	itt	eq
 100ffb4:	69a9      	ldreq	r1, [r5, #24]
 100ffb6:	3518      	addeq	r5, #24
 100ffb8:	6011      	str	r1, [r2, #0]
 100ffba:	6869      	ldr	r1, [r5, #4]
 100ffbc:	6051      	str	r1, [r2, #4]
 100ffbe:	68a9      	ldr	r1, [r5, #8]
 100ffc0:	6091      	str	r1, [r2, #8]
 100ffc2:	1919      	adds	r1, r3, r4
 100ffc4:	eba9 0204 	sub.w	r2, r9, r4
 100ffc8:	f8cb 1008 	str.w	r1, [fp, #8]
 100ffcc:	f042 0201 	orr.w	r2, r2, #1
 100ffd0:	604a      	str	r2, [r1, #4]
 100ffd2:	4640      	mov	r0, r8
 100ffd4:	685a      	ldr	r2, [r3, #4]
 100ffd6:	f002 0201 	and.w	r2, r2, #1
 100ffda:	4314      	orrs	r4, r2
 100ffdc:	605c      	str	r4, [r3, #4]
 100ffde:	f7fa fa91 	bl	100a504 <__malloc_unlock>
 100ffe2:	e778      	b.n	100fed6 <_realloc_r+0x18e>
 100ffe4:	f8d9 200c 	ldr.w	r2, [r9, #12]
 100ffe8:	461e      	mov	r6, r3
 100ffea:	f8d9 1008 	ldr.w	r1, [r9, #8]
 100ffee:	eb07 0903 	add.w	r9, r7, r3
 100fff2:	60ca      	str	r2, [r1, #12]
 100fff4:	6091      	str	r1, [r2, #8]
 100fff6:	e75c      	b.n	100feb2 <_realloc_r+0x16a>
 100fff8:	f850 3c04 	ldr.w	r3, [r0, #-4]
 100fffc:	f023 0303 	bic.w	r3, r3, #3
 1010000:	441e      	add	r6, r3
 1010002:	eb07 0906 	add.w	r9, r7, r6
 1010006:	e754      	b.n	100feb2 <_realloc_r+0x16a>
 1010008:	6001      	str	r1, [r0, #0]
 101000a:	2a1b      	cmp	r2, #27
 101000c:	686b      	ldr	r3, [r5, #4]
 101000e:	6043      	str	r3, [r0, #4]
 1010010:	d823      	bhi.n	101005a <_realloc_r+0x312>
 1010012:	f105 0208 	add.w	r2, r5, #8
 1010016:	f100 0308 	add.w	r3, r0, #8
 101001a:	68a9      	ldr	r1, [r5, #8]
 101001c:	e703      	b.n	100fe26 <_realloc_r+0xde>
 101001e:	4629      	mov	r1, r5
 1010020:	f7ff fe2a 	bl	100fc78 <memmove>
 1010024:	e704      	b.n	100fe30 <_realloc_r+0xe8>
 1010026:	f8d9 100c 	ldr.w	r1, [r9, #12]
 101002a:	469a      	mov	sl, r3
 101002c:	f8d9 0008 	ldr.w	r0, [r9, #8]
 1010030:	1f32      	subs	r2, r6, #4
 1010032:	2a24      	cmp	r2, #36	; 0x24
 1010034:	eb03 090c 	add.w	r9, r3, ip
 1010038:	60c1      	str	r1, [r0, #12]
 101003a:	6088      	str	r0, [r1, #8]
 101003c:	68d9      	ldr	r1, [r3, #12]
 101003e:	f85a 0f08 	ldr.w	r0, [sl, #8]!
 1010042:	60c1      	str	r1, [r0, #12]
 1010044:	6088      	str	r0, [r1, #8]
 1010046:	f67f af0a 	bls.w	100fe5e <_realloc_r+0x116>
 101004a:	4629      	mov	r1, r5
 101004c:	4650      	mov	r0, sl
 101004e:	4666      	mov	r6, ip
 1010050:	461f      	mov	r7, r3
 1010052:	4655      	mov	r5, sl
 1010054:	f7ff fe10 	bl	100fc78 <memmove>
 1010058:	e72b      	b.n	100feb2 <_realloc_r+0x16a>
 101005a:	68ab      	ldr	r3, [r5, #8]
 101005c:	2a24      	cmp	r2, #36	; 0x24
 101005e:	6083      	str	r3, [r0, #8]
 1010060:	68eb      	ldr	r3, [r5, #12]
 1010062:	60c3      	str	r3, [r0, #12]
 1010064:	d018      	beq.n	1010098 <_realloc_r+0x350>
 1010066:	f105 0210 	add.w	r2, r5, #16
 101006a:	f100 0310 	add.w	r3, r0, #16
 101006e:	6929      	ldr	r1, [r5, #16]
 1010070:	e6d9      	b.n	100fe26 <_realloc_r+0xde>
 1010072:	4427      	add	r7, r4
 1010074:	1b1b      	subs	r3, r3, r4
 1010076:	f8cb 7008 	str.w	r7, [fp, #8]
 101007a:	f043 0301 	orr.w	r3, r3, #1
 101007e:	607b      	str	r3, [r7, #4]
 1010080:	4640      	mov	r0, r8
 1010082:	f855 3c04 	ldr.w	r3, [r5, #-4]
 1010086:	46aa      	mov	sl, r5
 1010088:	f003 0301 	and.w	r3, r3, #1
 101008c:	431c      	orrs	r4, r3
 101008e:	f845 4c04 	str.w	r4, [r5, #-4]
 1010092:	f7fa fa37 	bl	100a504 <__malloc_unlock>
 1010096:	e71e      	b.n	100fed6 <_realloc_r+0x18e>
 1010098:	6929      	ldr	r1, [r5, #16]
 101009a:	f105 0218 	add.w	r2, r5, #24
 101009e:	f100 0318 	add.w	r3, r0, #24
 10100a2:	6101      	str	r1, [r0, #16]
 10100a4:	6969      	ldr	r1, [r5, #20]
 10100a6:	6141      	str	r1, [r0, #20]
 10100a8:	69a9      	ldr	r1, [r5, #24]
 10100aa:	e6bc      	b.n	100fe26 <_realloc_r+0xde>
 10100ac:	4629      	mov	r1, r5
 10100ae:	4650      	mov	r0, sl
 10100b0:	9301      	str	r3, [sp, #4]
 10100b2:	f7ff fde1 	bl	100fc78 <memmove>
 10100b6:	9b01      	ldr	r3, [sp, #4]
 10100b8:	e783      	b.n	100ffc2 <_realloc_r+0x27a>
 10100ba:	bf00      	nop

010100bc <_sbrk>:
  static u8 *heap = NULL;
  u8 *prev_heap;
  static u8 *HeapEndPtr = (u8 *)&_heap_end;
  caddr_t Status;

  if (heap == NULL) {
 10100bc:	e308231c 	movw	r2, #33564	; 0x831c
 10100c0:	e3402101 	movt	r2, #257	; 0x101
 10100c4:	e5923000 	ldr	r3, [r2]
 10100c8:	e3530000 	cmp	r3, #0
    heap = (u8 *)&_heap_start;
 10100cc:	03091c10 	movweq	r1, #39952	; 0x9c10
 10100d0:	03401101 	movteq	r1, #257	; 0x101
 10100d4:	01a03001 	moveq	r3, r1
 10100d8:	05821000 	streq	r1, [r2]
  }
  prev_heap = heap;

	if (((heap + incr) <= HeapEndPtr) && (prev_heap != NULL)) {
 10100dc:	e3091c10 	movw	r1, #39952	; 0x9c10
 10100e0:	e0830000 	add	r0, r3, r0
 10100e4:	e3401d01 	movt	r1, #3329	; 0xd01
 10100e8:	e1500001 	cmp	r0, r1
  heap += incr;
	  Status = (caddr_t) ((void *)prev_heap);
	} else {
	  Status = (caddr_t) -1;
 10100ec:	83e03000 	mvnhi	r3, #0
  heap += incr;
 10100f0:	95820000 	strls	r0, [r2]
  }

  return Status;
}
 10100f4:	e1a00003 	mov	r0, r3
 10100f8:	e12fff1e 	bx	lr

010100fc <_exit>:
*/
__attribute__((weak)) void _exit (sint32 status)
{
  (void)status;
  while (1) {
	;
 10100fc:	eafffffe 	b	10100fc <_exit>

01010100 <main>:

#include "hal.h"
#include "acquire.h"

int main()
{
 1010100:	e92d4070 	push	{r4, r5, r6, lr}
	int res, i;

	hal_init();
	acq_init();

	d_start_timing(0);
 1010104:	e30866a0 	movw	r6, #34464	; 0x86a0
	hal_init();
 1010108:	ebffc860 	bl	1002290 <hal_init>
	d_start_timing(0);
 101010c:	e3406001 	movt	r6, #1
	acq_init();
 1010110:	ebffc128 	bl	10005b8 <acq_init>
	d_start_timing(0);
 1010114:	e3a00000 	mov	r0, #0
 1010118:	ebffc999 	bl	1002784 <d_start_timing>

	for(i = 0; i < 100000; i++) {
		emio_fast_write(ACQ_EMIO_AXI_RUN, 1);
 101011c:	e3a01001 	mov	r1, #1
 1010120:	e3a00040 	mov	r0, #64	; 0x40
 1010124:	ebffca83 	bl	1002b38 <emio_fast_write>
		emio_fast_write(ACQ_EMIO_AXI_RUN, 0);
 1010128:	e3a01000 	mov	r1, #0
 101012c:	e3a00040 	mov	r0, #64	; 0x40
 1010130:	ebffca80 	bl	1002b38 <emio_fast_write>
		emio_fast_write(ACQ_EMIO_AXI_RUN, 1);
 1010134:	e3a01001 	mov	r1, #1
 1010138:	e3a00040 	mov	r0, #64	; 0x40
 101013c:	ebffca7d 	bl	1002b38 <emio_fast_write>
		emio_fast_write(ACQ_EMIO_AXI_RUN, 0);
 1010140:	e3a01000 	mov	r1, #0
 1010144:	e3a00040 	mov	r0, #64	; 0x40
 1010148:	ebffca7a 	bl	1002b38 <emio_fast_write>
	for(i = 0; i < 100000; i++) {
 101014c:	e2566001 	subs	r6, r6, #1
 1010150:	1afffff1 	bne	101011c <main+0x1c>
	}

	d_stop_timing(0);
 1010154:	e1a00006 	mov	r0, r6
	d_dump_timing("EMIO fast test", 0);

	d_start_timing(0);
 1010158:	e30856a0 	movw	r5, #34464	; 0x86a0
	d_stop_timing(0);
 101015c:	ebffc9a5 	bl	10027f8 <d_stop_timing>
	d_dump_timing("EMIO fast test", 0);
 1010160:	e30107cc 	movw	r0, #6092	; 0x17cc
 1010164:	e1a01006 	mov	r1, r6
 1010168:	e3400101 	movt	r0, #257	; 0x101

	for(i = 0; i < 100000; i++) {
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 101016c:	e59f4140 	ldr	r4, [pc, #320]	; 10102b4 <main+0x1b4>
	d_dump_timing("EMIO fast test", 0);
 1010170:	ebffc9f4 	bl	1002948 <d_dump_timing>
	d_start_timing(0);
 1010174:	e1a00006 	mov	r0, r6
 1010178:	e3405001 	movt	r5, #1
 101017c:	ebffc980 	bl	1002784 <d_start_timing>
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 1010180:	e3a02001 	mov	r2, #1
 1010184:	e3a01040 	mov	r1, #64	; 0x40
 1010188:	e1a00004 	mov	r0, r4
 101018c:	ebffd1fb 	bl	1004980 <XGpioPs_WritePin>
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);
 1010190:	e3a02000 	mov	r2, #0
 1010194:	e3a01040 	mov	r1, #64	; 0x40
 1010198:	e1a00004 	mov	r0, r4
 101019c:	ebffd1f7 	bl	1004980 <XGpioPs_WritePin>
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 1);
 10101a0:	e3a02001 	mov	r2, #1
 10101a4:	e3a01040 	mov	r1, #64	; 0x40
 10101a8:	e1a00004 	mov	r0, r4
 10101ac:	ebffd1f3 	bl	1004980 <XGpioPs_WritePin>
		XGpioPs_WritePin(&g_hal.xgpio_ps, ACQ_EMIO_AXI_RUN, 0);
 10101b0:	e3a02000 	mov	r2, #0
 10101b4:	e3a01040 	mov	r1, #64	; 0x40
 10101b8:	e1a00004 	mov	r0, r4
 10101bc:	ebffd1ef 	bl	1004980 <XGpioPs_WritePin>
	for(i = 0; i < 100000; i++) {
 10101c0:	e2555001 	subs	r5, r5, #1
 10101c4:	1affffed 	bne	1010180 <main+0x80>
	}

	d_stop_timing(0);
 10101c8:	e1a00005 	mov	r0, r5
 10101cc:	ebffc989 	bl	10027f8 <d_stop_timing>
	d_dump_timing("Xilinx GPIO test", 0);
 10101d0:	e30107dc 	movw	r0, #6108	; 0x17dc
 10101d4:	e1a01005 	mov	r1, r5
 10101d8:	e3400101 	movt	r0, #257	; 0x101
 10101dc:	ebffc9d9 	bl	1002948 <d_dump_timing>

	res = acq_prepare_triggered(ACQ_MODE_8BIT | ACQ_MODE_1CH, 0, 192, 100);
 10101e0:	e3a03064 	mov	r3, #100	; 0x64
 10101e4:	e1a01005 	mov	r1, r5
 10101e8:	e3a020c0 	mov	r2, #192	; 0xc0
 10101ec:	e3a00021 	mov	r0, #33	; 0x21
 10101f0:	ebffc234 	bl	1000ac8 <acq_prepare_triggered>
	d_printf(D_INFO, "acq_prepare_triggered = %d", res);
 10101f4:	e30117f0 	movw	r1, #6128	; 0x17f0
 10101f8:	e1a02000 	mov	r2, r0
 10101fc:	e3401101 	movt	r1, #257	; 0x101
 1010200:	e3a00002 	mov	r0, #2
 1010204:	ebffc7b1 	bl	10020d0 <d_printf>
	acq_debug_dump();
 1010208:	ebffc4bf 	bl	100150c <acq_debug_dump>
	acq_debug_dump_wavedata();
 101020c:	ebffc572 	bl	10017dc <acq_debug_dump_wavedata>

	d_printf(D_WARN, "Press key to start");
 1010210:	e301180c 	movw	r1, #6156	; 0x180c
 1010214:	e3a00003 	mov	r0, #3
 1010218:	e3401101 	movt	r1, #257	; 0x101
 101021c:	ebffc7ab 	bl	10020d0 <d_printf>
	d_waitkey();
 1010220:	ebffc946 	bl	1002740 <d_waitkey>

	d_printf(D_WARN, "Press key again");
 1010224:	e3011820 	movw	r1, #6176	; 0x1820
 1010228:	e3a00003 	mov	r0, #3
 101022c:	e3401101 	movt	r1, #257	; 0x101
 1010230:	ebffc7a6 	bl	10020d0 <d_printf>
	d_waitkey();
 1010234:	ebffc941 	bl	1002740 <d_waitkey>

	d_printf(D_WARN, "Press key again");
 1010238:	e3011820 	movw	r1, #6176	; 0x1820
 101023c:	e3a00003 	mov	r0, #3
 1010240:	e3401101 	movt	r1, #257	; 0x101
 1010244:	ebffc7a1 	bl	10020d0 <d_printf>
	d_waitkey();
 1010248:	ebffc93c 	bl	1002740 <d_waitkey>

	d_printf(D_INFO, "Starting acquisition");
 101024c:	e3011830 	movw	r1, #6192	; 0x1830
 1010250:	e3a00002 	mov	r0, #2
 1010254:	e3401101 	movt	r1, #257	; 0x101
 1010258:	ebffc79c 	bl	10020d0 <d_printf>
	res = acq_start();
 101025c:	ebffc2ea 	bl	1000e0c <acq_start>
	d_printf(D_INFO, "acq_start = %d", res);
 1010260:	e3011848 	movw	r1, #6216	; 0x1848
 1010264:	e1a02000 	mov	r2, r0
 1010268:	e3401101 	movt	r1, #257	; 0x101
 101026c:	e3a00002 	mov	r0, #2
 1010270:	ebffc796 	bl	10020d0 <d_printf>

	acq_debug_dump();
 1010274:	ebffc4a4 	bl	100150c <acq_debug_dump>
		//acq_debug_dump();
		bogo_delay(1000000);
	}
	*/

	d_printf(D_INFO, "Busy Wait...");
 1010278:	e3011858 	movw	r1, #6232	; 0x1858
 101027c:	e3a00002 	mov	r0, #2
 1010280:	e3401101 	movt	r1, #257	; 0x101
 1010284:	ebffc791 	bl	10020d0 <d_printf>
	bogo_delay(5000000);
 1010288:	e3040b40 	movw	r0, #19264	; 0x4b40
 101028c:	e340004c 	movt	r0, #76	; 0x4c
 1010290:	ebffc768 	bl	1002038 <bogo_delay>

	acq_debug_dump_wavedata();
 1010294:	ebffc550 	bl	10017dc <acq_debug_dump_wavedata>

	d_printf(D_INFO, "Done!");
 1010298:	e3011868 	movw	r1, #6248	; 0x1868
 101029c:	e3a00002 	mov	r0, #2
 10102a0:	e3401101 	movt	r1, #257	; 0x101
 10102a4:	ebffc789 	bl	10020d0 <d_printf>
	d_dump_timing("1000 alloc", 2);

	acq_debug_dump();
#endif

    cleanup_platform();
 10102a8:	ebffca4c 	bl	1002be0 <cleanup_platform>
}
 10102ac:	e1a00005 	mov	r0, r5
 10102b0:	e8bd8070 	pop	{r4, r5, r6, pc}
 10102b4:	01019abc 	.word	0x01019abc

Disassembly of section .init:

010102b8 <_init>:
 10102b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 10102ba:	bf00      	nop
 10102bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 10102be:	bc08      	pop	{r3}
 10102c0:	469e      	mov	lr, r3
 10102c2:	4770      	bx	lr

Disassembly of section .fini:

010102c4 <_fini>:
 10102c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 10102c6:	bf00      	nop
 10102c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 10102ca:	bc08      	pop	{r3}
 10102cc:	469e      	mov	lr, r3
 10102ce:	4770      	bx	lr
