{
  "id": "hardware-low-level-details/ice40-fpga/ice40-fpga-overview",
  "title": "ice40 FPGA Overview",
  "description": "The FREE-WiLi contains an FPGA between the RP2040 main processor and the IO drivers. The FPGA allows sophisticated high speed IO and state machines that can process IO and communicate to the RP2040 or communicate to the host directly using high speed USB.",
  "source": "@site/docs/hardware-low-level-details/ice40-fpga/ice40-fpga-overview.md",
  "sourceDirName": "hardware-low-level-details/ice40-fpga",
  "slug": "/hardware-low-level-details/ice40-fpga/ice40-fpga-overview",
  "permalink": "/hardware-low-level-details/ice40-fpga/ice40-fpga-overview",
  "draft": false,
  "unlisted": false,
  "editUrl": "https://github.com/freewili/FreeWili_WebDocs/blob/main/docs/hardware-low-level-details/ice40-fpga/ice40-fpga-overview.md",
  "tags": [],
  "version": "current",
  "sidebarPosition": 1,
  "frontMatter": {
    "sidebar_position": 1
  },
  "sidebar": "tutorialSidebar",
  "previous": {
    "title": "ICE40 FPGA",
    "permalink": "/hardware-low-level-details/ice40-fpga/"
  },
  "next": {
    "title": "FPGA Programming",
    "permalink": "/hardware-low-level-details/ice40-fpga/fpga-programming"
  }
}