0.6
2017.4
Jan 30 2018
15:48:17
C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder/adder.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder/adder.srcs/sim_1/new/tb_adder.v,1520295788,verilog,,,,tb_adder,,,,,,,,
C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder/adder.srcs/sources_1/new/adder.v,1520295180,verilog,,C:/Users/avach/Documents/GitHub/CmpE125/Lab4/adder/adder.srcs/sim_1/new/tb_adder.v,,adder,,,,,,,,
