// Copyright (c) 2015 Princeton University
// All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions are met:
//     * Redistributions of source code must retain the above copyright
//       notice, this list of conditions and the following disclaimer.
//     * Redistributions in binary form must reproduce the above copyright
//       notice, this list of conditions and the following disclaimer in the
//       documentation and/or other materials provided with the distribution.
//     * Neither the name of Princeton University nor the
//       names of its contributors may be used to endorse or promote products
//       derived from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY PRINCETON UNIVERSITY "AS IS" AND
// ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
// WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL PRINCETON UNIVERSITY BE LIABLE FOR ANY
// DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES
// (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;
// LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND
// ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS
// SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

// Filename: system.v
// Author: mmckeown
// Description: Top-level system module for a Piton chip and chipset.
//              This code is synthesizeable, and is used for both simulation
//              with different chipsets and for FPGA synthesis for
//              OpenPiton.

`include "define.tmp.h"
`include "piton_system.vh"
`ifdef PITONSYS_AXI4_MEM
`include "axi_defines.vh"
`endif

// Macros used in this file:
//  PITON_FPGA_SYNTH            set to remove any RTL that is ASIC specific,
//                              such as clock gating, latches, etc.  This also
//                              ties off any ASIC IP control signals that
//                              are not used in FPGA implementations
//  PITON_NO_CHIP_BRIDGE        This indicates no chip bridge should be used on
//                              off chip link.  The 3 NoCs are exposed as credit
//                              based interfaces directly.  This is mainly used for FPGA
//                              where there are no pin constraints. Cannot be used with
//                              PITONSYS_INC_PASSTHRU. Note that if PITON_NO_CHIP_BRIDGE
//                              is set, io_clk is not really used.
//  PITON_NO_JTAG               set to remove JTAG support from Piton chip.
//                              Usually used for FPGA implementations, as JTAG
//                              is not needed.
//  PITON_CLKS_CHIPSET          indicates Piton clocks are to be generated
//                              by the chipset. Requires
//                              PITON_CHIPSET_CLKS_GEN
//  PITON_CLKS_PASSTHRU         indicates Piton clocks are to be generated by
//                              the passthru FPGA. Requires PITONSYS_INC_PASSTHRU
//                              and PITON_PASSTHRU_CLKS_GEN
//  PITON_CLKS_SIM              Piton clocks should be driven by simulated
//                              clocks from simulation testbench (input to
//                              this module).  This is set by default
//  PITON_CHIPSET_DIFF_CLK      Some chipset boards use single ended clocks and some
//                              use differential clocks as input
//  PITON_CHIPSET_CLKS_GEN      If this is set, the chipset generates it own
//                              internal clocks.  Otherwise, clocks are
//                              simulated and are inputs to this module
//  PITON_FPGA_RST_ACT_HIGH     This indicates we need to invert input reset signal
//  VC707_BOARD GENESYS2_BOARD  Used to indicate which board this code is being synthesized for
//                              There are more than just these
//  PITONSYS_INC_PASSTHRU       Set this to include the passthrough FPGA
//                              (spartan6) for real chip Piton testing. Note
//                              this macro is not compatible with
//                              PITON_NO_CHIP_BRIDGE, as it does not make
//                              sense to have the passthru FPGA if there is no
//                              chip bridge.  The design will have compile
//                              errors if both are specified
//  PITON_PASSTHRU_CLKS_GEN     Set to have the passthrough generate its own
//                              internal clocks.  Otherwise they are simulated
//  PITONSYS_NO_MC              If set, no memory controller is used. This is used
//                              in the testing of the Piton system, where a small test
//                              can be run on the chip with DRAM
//                              emulated in BRAMs
//  PITON_FPGA_MC_DDR           Set to indicate an FPGA implementation will
//                              use a DDR2/3 memory controller.  If
//                              this is not set, a default "fake"
//                              simulated DRAM is used.

module system (
`ifndef PITON_FPGA_SYNTH
    // I/O settings
    input                                       chip_io_slew,
    input [1:0]                                 chip_io_impsel,
`endif // endif PITON_FPGA_SYNTH

    // Clocks and resets
`ifdef PITON_CLKS_SIM
    input                                       core_ref_clk,
    input                                       io_clk,
`endif // endif PITON_CLKS_SIM

`ifdef PITONSYS_INC_PASSTHRU
`ifdef PITON_PASSTHRU_CLKS_GEN
    input                                       passthru_clk_osc_p,
    input                                       passthru_clk_osc_n,
`else // ifndef PITON_PASSTHRU_CLKS_GEN
    input                                       passthru_chipset_clk_p,
    input                                       passthru_chipset_clk_n,
`endif // endif PITON_PASSTHRU_CLKS_GEN
`endif // endif PITON_SYS_INC_PASSTHRU

`ifndef F1_BOARD
`ifdef PITON_CHIPSET_CLKS_GEN
`ifdef PITON_CHIPSET_DIFF_CLK
    input                                       chipset_clk_osc_p,
    input                                       chipset_clk_osc_n,
`else // ifndef PITON_CHIPSET_DIFF_CLK
    input                                       chipset_clk_osc,
`endif // endif PITON_CHIPSET_DIFF_CLK

// 250MHz(VCU118) or 100 MHz(XUPP3R) diff input ref clock for DDR4 memory controller
`ifdef PITONSYS_DDR4
    input                                       mc_clk_p,
    input                                       mc_clk_n,
`endif // PITONSYS_DDR4

`else // ifndef PITON_CHIPSET_CLKS_GEN
    input                                       chipset_clk,
`ifndef PITONSYS_NO_MC
`ifdef PITON_FPGA_MC_DDR
    input                                       mc_clk,
`endif // endif PITON_FPGA_MC_DDR
`endif // endif PITONSYS_NO_MC
`ifdef PITONSYS_SPI
    input                                       sd_sys_clk,
`endif // endif PITONSYS_SPI
`ifdef PITONSYS_INC_PASSTHRU
    input                                       chipset_passthru_clk_p,
    input                                       chipset_passthru_clk_n,
`endif // endif PITONSYS_INC_PASSTHRU
`endif // endif PITON_CHIPSET_CLKS_GEN
`else //F1_BOARD
    input sys_clk,
`endif

    input                                       sys_rst_n,

`ifndef PITON_FPGA_SYNTH
    input                                       pll_rst_n,
`endif // endif PITON_FPGA_SYNTH

    // Chip-level clock enable
`ifndef PITON_FPGA_SYNTH
    input                                       clk_en,
`endif // endif PITON_FPGA_SYNTH

    // Chip PLL settings
`ifndef PITON_FPGA_SYNTH
    input                                       pll_bypass,
    input [4:0]                                 pll_rangea,
    output                                      pll_lock,
`endif // endif PITON_FPGA_SYNTH

    // Chip clock mux selection (bypass PLL or not)
`ifndef PITON_FPGA_SYNTH
    input [1:0]                                 clk_mux_sel,
`endif // endif PITON_FPGA_SYNTH

    // Chip JTAG
`ifndef PITON_NO_JTAG
    input                                       jtag_clk,
    input                                       jtag_rst_l,
    input                                       jtag_modesel,
    input                                       jtag_datain,
    output                                      jtag_dataout,
`endif  // endif PITON_NO_JTAG

`ifdef PITON_FPGA_SYNTH
`ifdef PITON_ARIANE
`ifndef VC707_BOARD
`ifndef VCU118_BOARD
`ifndef NEXYSVIDEO_BOARD
`ifndef XUPP3R_BOARD
`ifndef F1_BOARD
  input                                         tck_i,
  input                                         tms_i,
  input                                         trst_ni,
  input                                         td_i,
  output                                        td_o,
`endif //F1_BOARD
`endif//XUPP3R_BOARD
`endif //NEXYSVIDEO_BOARD
`endif //VCU118_BOARD
`endif  //VC707_BOARD
`endif //PITON_ARIANE
`endif //PITON_FPGA_SYNTH

    // Asynchronous FIFOs enable
    // for off-chip link (core<->io_clk)
`ifndef PITON_NO_CHIP_BRIDGE
`ifndef PITON_FPGA_SYNTH
    input                                       async_mux,
`endif // endif PITON_FPGA_SYNTH
`endif // endif PITON_NO_CHIP_BRIDGE

`ifdef PITON_MULTICHIP
   input [`NOC_CHIPID_WIDTH-1:0]                chipid, 
   output                                       processor_multichip_noc1_valid,
   output [`NOC_DATA_WIDTH-1:0]                 processor_multichip_noc1_data,
   input                                        processor_multichip_noc1_ready,
   output                                       processor_multichip_noc2_valid,
   output [`NOC_DATA_WIDTH-1:0]                 processor_multichip_noc2_data,
   input                                        processor_multichip_noc2_ready,
   output                                       processor_multichip_noc3_valid,
   output [`NOC_DATA_WIDTH-1:0]                 processor_multichip_noc3_data,
   input                                        processor_multichip_noc3_ready,

   input                                        multichip_processor_noc1_valid,
   input  [`NOC_DATA_WIDTH-1:0]                 multichip_processor_noc1_data,
   output                                       multichip_processor_noc1_ready,
   input                                        multichip_processor_noc2_valid,
   input  [`NOC_DATA_WIDTH-1:0]                 multichip_processor_noc2_data,
   output                                       multichip_processor_noc2_ready,
   input                                        multichip_processor_noc3_valid,
   input  [`NOC_DATA_WIDTH-1:0]                 multichip_processor_noc3_data,
   output                                       multichip_processor_noc3_ready,
`endif

`ifdef PITONSYS_PCIE
    input pcie_clk_n, 
    input pcie_clk_p, 
    input pcie_rst_n,
    output [15:0] pcie_txp,
    output [15:0] pcie_txn,
    input [15:0] pcie_rxp,
    input [15:0] pcie_rxn,
`endif // PITONSYS_PCIE

// DRAM and I/O interfaces
`ifndef PITONSYS_NO_MC
`ifdef PITON_FPGA_MC_DDR
`ifndef F1_BOARD
    // Generalized interface for any FPGA board we support.
    // Not all signals will be used for all FPGA boards (see constraints)
    `ifdef PITONSYS_DDR4
    output                                      ddr_act_n,
    output [`DDR_BG_WIDTH-1:0]                 ddr_bg,
    `else // PITONSYS_DDR4
    output                                      ddr_cas_n,
    output                                      ddr_ras_n,
    output                                      ddr_we_n,
    `endif

    output [`DDR_ADDR_WIDTH-1:0]               ddr_addr,
    output [`DDR_BA_WIDTH-1:0]                 ddr_ba,
    output [`DDR_CK_WIDTH-1:0]                 ddr_ck_n,
    output [`DDR_CK_WIDTH-1:0]                 ddr_ck_p,
    output [`DDR_CKE_WIDTH-1:0]                ddr_cke,
    output                                      ddr_reset_n,
    inout  [`DDR_DQ_WIDTH-1:0]                 ddr_dq,
    inout  [`DDR_DQS_WIDTH-1:0]                ddr_dqs_n,
    inout  [`DDR_DQS_WIDTH-1:0]                ddr_dqs_p,
    `ifndef NEXYSVIDEO_BOARD
        output [`DDR_CS_WIDTH-1:0]             ddr_cs_n,
    `endif // endif NEXYSVIDEO_BOARD
    `ifdef PITONSYS_DDR4
    `ifdef XUPP3R_BOARD
    output                                      ddr_parity,
    `else
    inout [`DDR_DM_WIDTH-1:0]                  ddr_dm,
    `endif // XUPP3R_BOARD
    `else // PITONSYS_DDR4
    output [`DDR_DM_WIDTH-1:0]                 ddr_dm,
    `endif // PITONSYS_DDR4
    output [`DDR_ODT_WIDTH-1:0]                ddr_odt,

`else //ifndef F1_BOARD 
    input                                    ddr_axi_clk,
    input                                    ddr_axi_resetn,
    output wire [`AXI4_ID_WIDTH     -1:0]    ddr_axi_awid,
    output wire [`AXI4_ADDR_WIDTH   -1:0]    ddr_axi_awaddr,
    output wire [`AXI4_LEN_WIDTH    -1:0]    ddr_axi_awlen,
    output wire [`AXI4_SIZE_WIDTH   -1:0]    ddr_axi_awsize,
    output wire [`AXI4_BURST_WIDTH  -1:0]    ddr_axi_awburst,
    output wire                              ddr_axi_awlock,
    output wire [`AXI4_CACHE_WIDTH  -1:0]    ddr_axi_awcache,
    output wire [`AXI4_PROT_WIDTH   -1:0]    ddr_axi_awprot,
    output wire [`AXI4_QOS_WIDTH    -1:0]    ddr_axi_awqos,
    output wire [`AXI4_REGION_WIDTH -1:0]    ddr_axi_awregion,
    output wire [`AXI4_USER_WIDTH   -1:0]    ddr_axi_awuser,
    output wire                              ddr_axi_awvalid,
    input  wire                              ddr_axi_awready,
    output wire  [`AXI4_ID_WIDTH     -1:0]    ddr_axi_wid,
    output wire  [`AXI4_DATA_WIDTH   -1:0]    ddr_axi_wdata,
    output wire  [`AXI4_STRB_WIDTH   -1:0]    ddr_axi_wstrb,
    output wire                               ddr_axi_wlast,
    output wire  [`AXI4_USER_WIDTH   -1:0]    ddr_axi_wuser,
    output wire                               ddr_axi_wvalid,
    input  wire                               ddr_axi_wready,
    output wire  [`AXI4_ID_WIDTH     -1:0]    ddr_axi_arid,
    output wire  [`AXI4_ADDR_WIDTH   -1:0]    ddr_axi_araddr,
    output wire  [`AXI4_LEN_WIDTH    -1:0]    ddr_axi_arlen,
    output wire  [`AXI4_SIZE_WIDTH   -1:0]    ddr_axi_arsize,
    output wire  [`AXI4_BURST_WIDTH  -1:0]    ddr_axi_arburst,
    output wire                               ddr_axi_arlock,
    output wire  [`AXI4_CACHE_WIDTH  -1:0]    ddr_axi_arcache,
    output wire  [`AXI4_PROT_WIDTH   -1:0]    ddr_axi_arprot,
    output wire  [`AXI4_QOS_WIDTH    -1:0]    ddr_axi_arqos,
    output wire  [`AXI4_REGION_WIDTH -1:0]    ddr_axi_arregion,
    output wire  [`AXI4_USER_WIDTH   -1:0]    ddr_axi_aruser,
    output wire                               ddr_axi_arvalid,
    input  wire                               ddr_axi_arready,
    input  wire  [`AXI4_ID_WIDTH     -1:0]    ddr_axi_rid,
    input  wire  [`AXI4_DATA_WIDTH   -1:0]    ddr_axi_rdata,
    input  wire  [`AXI4_RESP_WIDTH   -1:0]    ddr_axi_rresp,
    input  wire                               ddr_axi_rlast,
    input  wire  [`AXI4_USER_WIDTH   -1:0]    ddr_axi_ruser,
    input  wire                               ddr_axi_rvalid,
    output wire                               ddr_axi_rready,
    input  wire  [`AXI4_ID_WIDTH     -1:0]    ddr_axi_bid,
    input  wire  [`AXI4_RESP_WIDTH   -1:0]    ddr_axi_bresp,
    input  wire  [`AXI4_USER_WIDTH   -1:0]    ddr_axi_buser,
    input  wire                               ddr_axi_bvalid,
    output wire                               ddr_axi_bready,
    input  wire                               ddr_ready,
`ifdef PITONSYS_PCIE_DMA
    input                                pcie_dma_axi_clk,
    input                                pcie_dma_axi_resetn,
    input  [`AXI4_ID_WIDTH     -1:0]     pcie_dma_axi_awid,
    input  [`AXI4_ADDR_WIDTH   -1:0]     pcie_dma_axi_awaddr,
    input  [`AXI4_LEN_WIDTH    -1:0]     pcie_dma_axi_awlen,
    input  [`AXI4_SIZE_WIDTH   -1:0]     pcie_dma_axi_awsize,
    input  [`AXI4_BURST_WIDTH  -1:0]     pcie_dma_axi_awburst,
    input                                pcie_dma_axi_awlock,
    input  [`AXI4_CACHE_WIDTH  -1:0]     pcie_dma_axi_awcache,
    input  [`AXI4_PROT_WIDTH   -1:0]     pcie_dma_axi_awprot,
    input  [`AXI4_QOS_WIDTH    -1:0]     pcie_dma_axi_awqos,
    input  [`AXI4_REGION_WIDTH -1:0]     pcie_dma_axi_awregion,
    input  [`AXI4_USER_WIDTH   -1:0]     pcie_dma_axi_awuser,
    input                                pcie_dma_axi_awvalid,
    output                               pcie_dma_axi_awready,
    input   [`AXI4_ID_WIDTH     -1:0]    pcie_dma_axi_wid,
    input   [`AXI4_DATA_WIDTH   -1:0]    pcie_dma_axi_wdata,
    input   [`AXI4_STRB_WIDTH   -1:0]    pcie_dma_axi_wstrb,
    input                                pcie_dma_axi_wlast,
    input   [`AXI4_USER_WIDTH   -1:0]    pcie_dma_axi_wuser,
    input                                pcie_dma_axi_wvalid,
    output                               pcie_dma_axi_wready,
    input   [`AXI4_ID_WIDTH     -1:0]    pcie_dma_axi_arid,
    input   [`AXI4_ADDR_WIDTH   -1:0]    pcie_dma_axi_araddr,
    input   [`AXI4_LEN_WIDTH    -1:0]    pcie_dma_axi_arlen,
    input   [`AXI4_SIZE_WIDTH   -1:0]    pcie_dma_axi_arsize,
    input   [`AXI4_BURST_WIDTH  -1:0]    pcie_dma_axi_arburst,
    input                                pcie_dma_axi_arlock,
    input   [`AXI4_CACHE_WIDTH  -1:0]    pcie_dma_axi_arcache,
    input   [`AXI4_PROT_WIDTH   -1:0]    pcie_dma_axi_arprot,
    input   [`AXI4_QOS_WIDTH    -1:0]    pcie_dma_axi_arqos,
    input   [`AXI4_REGION_WIDTH -1:0]    pcie_dma_axi_arregion,
    input   [`AXI4_USER_WIDTH   -1:0]    pcie_dma_axi_aruser,
    input                                pcie_dma_axi_arvalid,
    output                               pcie_dma_axi_arready,
    output  [`AXI4_ID_WIDTH     -1:0]    pcie_dma_axi_rid,
    output  [`AXI4_DATA_WIDTH   -1:0]    pcie_dma_axi_rdata,
    output  [`AXI4_RESP_WIDTH   -1:0]    pcie_dma_axi_rresp,
    output                               pcie_dma_axi_rlast,
    output  [`AXI4_USER_WIDTH   -1:0]    pcie_dma_axi_ruser,
    output                               pcie_dma_axi_rvalid,
    input                                pcie_dma_axi_rready,
    output  [`AXI4_ID_WIDTH     -1:0]    pcie_dma_axi_bid,
    output  [`AXI4_RESP_WIDTH   -1:0]    pcie_dma_axi_bresp,
    output  [`AXI4_USER_WIDTH   -1:0]    pcie_dma_axi_buser,
    output                               pcie_dma_axi_bvalid,
    input                                pcie_dma_axi_bready,
`endif // PITONSYS_PCIE_DMA
`endif // endif F1_BOARD
`endif // endif PITON_FPGA_MC_DDR
`endif // endif PITONSYS_NO_MC

`ifdef PITONSYS_IOCTRL
`ifdef PITONSYS_UART
    output                                      uart_tx,
    input                                       uart_rx,
`ifdef PITONSYS_UART_CTS
    input                                       uart_ctsn,
    output                                      uart_rtsn,
`endif // ifdef PITONSYS_UART_CTS
`ifdef PITONSYS_UART2
    output                                      uart2_tx,
    input                                       uart2_rx,
`ifdef PITONSYS_UART_CTS
    input                                       uart2_ctsn,
    output                                      uart2_rtsn,
`endif // ifdef PITONSYS_UART_CTS
`endif // ifdef PITONSYS_UART2
`endif // endif PITONSYS_UART

`ifdef PITONSYS_SPI
    `ifndef VC707_BOARD
    input                                       sd_cd,
    `ifndef VCU118_BOARD
    output                                      sd_reset,
    `endif
    `endif
    output                                      sd_clk_out,
    inout                                       sd_cmd,
    inout   [3:0]                               sd_dat,
`endif // endif PITONSYS_SPI

`ifdef PITON_FPGA_ETHERNETLITE
    // Emaclite interface
    `ifdef GENESYS2_BOARD
        output                                          net_phy_txc,
        output                                          net_phy_txctl,
        output      [3:0]                               net_phy_txd,
        input                                           net_phy_rxc,
        input                                           net_phy_rxctl,
        input       [3:0]                               net_phy_rxd,
        output                                          net_phy_rst_n,
        inout                                           net_phy_mdio_io,
        output                                          net_phy_mdc,
    `elsif NEXYSVIDEO_BOARD
        output                                          net_phy_txc,
        output                                          net_phy_txctl,
        output      [3:0]                               net_phy_txd,
        input                                           net_phy_rxc,
        input                                           net_phy_rxctl,
        input       [3:0]                               net_phy_rxd,
        output                                          net_phy_rst_n,
        inout                                           net_phy_mdio_io,
        output                                          net_phy_mdc,
    `endif
`endif // PITON_FPGA_ETHERNETLITE
`endif // endif PITONSYS_IOCTRL

`ifdef GENESYS2_BOARD
    input                                       btnl,
    input                                       btnr,
    input                                       btnu,
    input                                       btnd,

    output                                      oled_sclk,
    output                                      oled_dc,
    output                                      oled_data,
    output                                      oled_vdd_n,
    output                                      oled_vbat_n,
    output                                      oled_rst_n,
`elsif NEXYSVIDEO_BOARD
    input                                       btnl,
    input                                       btnr,
    input                                       btnu,
    input                                       btnd,

    output                                      oled_sclk,
    output                                      oled_dc,
    output                                      oled_data,
    output                                      oled_vdd_n,
    output                                      oled_vbat_n,
    output                                      oled_rst_n,
`elsif VCU118_BOARD
    input                                       btnl,
    input                                       btnr,
    input                                       btnu,
    input                                       btnd,
    input                                       btnc,
`endif

`ifdef PITONSYS_SW_EXIST
    input  [`PITONSYS_SW_WIDTH-1:0]             sw,
`endif

    output [`PITONSYS_LEDS_WIDTH-1:0]           leds
);

///////////////////////
// Type declarations //
///////////////////////

`ifndef PITON_CLKS_SIM
// If these are not provided from
// simulation testbench, we need to connect
// them to chipset or passthru
wire                core_ref_clk;
wire                io_clk;
`endif // endif PITON_CLKS_SIM

// Loopback I/O clock for when the passthru FPGA
// is used to generate Piton clocks
wire                io_clk_loopback;

// Rectified sys_rst_n, some boards
// have inverted sense
reg                 sys_rst_n_rect;

// Chip resets derived from sys_rst_n and passthru output reset
reg                 chip_rst_n;

// JTAG and PLL resets derived from inputs and passthru output resets
reg                 jtag_rst_n_full;
reg                 pll_rst_n_full;

// Passthru module reset derived from sys_rst_n
reg                 passthru_rst_n;

// Passthru output clocks to chip
wire                passthru_chip_rst_n;
wire                passthru_jtag_rst_n;
wire                passthru_pll_rst_n;

// Chipset module reset derived from sys_rst_n
reg                 chipset_rst_n;

`ifdef PITON_FPGA_SYNTH
wire                pll_lock;
`endif // endif PITON_FPGA_SYNTH

// Signal from passthru to chipset to signal
// when Piton comes out of reset and is ready
wire                piton_prsnt_n;
wire                piton_ready_n;

// Chip interface signals with a chip bridge
wire [31:0]         intf_chip_data;
wire [1:0]          intf_chip_channel;
wire [2:0]          intf_chip_credit_back;
wire [31:0]         chip_intf_data;
wire [1:0]          chip_intf_channel;
wire [2:0]          chip_intf_credit_back;

// Chip interface signals without a chip bridge
// the three NoCs are not decoded. Optimization for FPGA
wire                         processor_offchip_noc1_valid;
wire [`NOC_DATA_WIDTH-1:0]   processor_offchip_noc1_data;
wire                         processor_offchip_noc1_yummy;
wire                         processor_offchip_noc2_valid;
wire [`NOC_DATA_WIDTH-1:0]   processor_offchip_noc2_data;
wire                         processor_offchip_noc2_yummy;
wire                         processor_offchip_noc3_valid;
wire [`NOC_DATA_WIDTH-1:0]   processor_offchip_noc3_data;
wire                         processor_offchip_noc3_yummy;

wire                         offchip_processor_noc1_valid;
wire [`NOC_DATA_WIDTH-1:0]   offchip_processor_noc1_data;
wire                         offchip_processor_noc1_yummy;
wire                         offchip_processor_noc2_valid;
wire [`NOC_DATA_WIDTH-1:0]   offchip_processor_noc2_data;
wire                         offchip_processor_noc2_yummy;
wire                         offchip_processor_noc3_valid;
wire [`NOC_DATA_WIDTH-1:0]   offchip_processor_noc3_data;
wire                         offchip_processor_noc3_yummy;

// Passthru<->chipset source synchronous differential clocks
`ifdef PITON_CHIPSET_CLKS_GEN
wire                chipset_passthru_clk_p;
wire                chipset_passthru_clk_n;
`endif // endif PITON_CHIPSET_CLKS_GEN
`ifdef PITON_PASSTHRU_CLKS_GEN
wire                passthru_chipset_clk_p;
wire                passthru_chipset_clk_n;
`endif // endif PITON_PASSTHRU_CLKS_GEN

// Passthru<->chipset source synchronous differential interface
wire [31:0]         chipset_passthru_data_p;
wire [31:0]         chipset_passthru_data_n;
wire [1:0]          chipset_passthru_channel_p;
wire [1:0]          chipset_passthru_channel_n;
wire [2:0]          chipset_passthru_credit_back_p;
wire [2:0]          chipset_passthru_credit_back_n;

wire [31:0]         passthru_chipset_data_p;
wire [31:0]         passthru_chipset_data_n;
wire [1:0]          passthru_chipset_channel_p;
wire [1:0]          passthru_chipset_channel_n;
wire [2:0]          passthru_chipset_credit_back_p;
wire [2:0]          passthru_chipset_credit_back_n;

`ifdef PITONSYS_UART_BOOT
wire                test_start;
`endif
`ifdef PITONSYS_UART_RESET
wire                uart_rst_out_n;
`endif
`ifdef PITONSYS_PCIE_CFG
wire                pcie_cfg_rst_out_n;
`endif // PITONSYS_PCIE_CFG

`ifdef PITON_ARIANE
// Debug
wire                     ndmreset;    // non-debug module reset
wire                     dmactive;    // debug module is active
wire  [`PITON_NUM_TILES-1:0]   debug_req;   // async debug request
wire  [`PITON_NUM_TILES-1:0]   unavailable; // communicate whether the hart is unavailable (e.g.: power down)
`ifdef PITON_RVIC
assign ndmreset = 1'b0;
assign dmactive = 1'b0;
assign debug_req = `PITON_NUM_TILES'b0;
assign unavailable = `PITON_NUM_TILES'b0;
`endif

// CLINT
wire                     rtc;         // Real-time clock in (usually 32.768 kHz)
wire  [`PITON_NUM_TILES-1:0]   timer_irq;   // Timer interrupts
wire  [`PITON_NUM_TILES-1:0]   ipi;         // software interrupt (a.k.a inter-process-interrupt)
// PLIC
wire  [`PITON_NUM_TILES*2-1:0] irq;         // level sensitive IR lines, mip & sip (async)

`endif

//////////////////////
// Sequential Logic //
//////////////////////

`ifdef PITON_ARIANE

 // no RTC at the moment, have to derive it from the system clock
 // divide by 128
reg [6:0] rtc_div;

always @(posedge core_ref_clk or negedge chip_rst_n) begin : p_rtc_div
  if(~chip_rst_n) begin
    rtc_div <= 7'h0;
  end else begin
    rtc_div <= rtc_div + 7'h1;
  end
end

assign rtc = rtc_div[6];

`endif


/////////////////////////
// Combinational Logic //
/////////////////////////

// Different reset active levels for different boards
always @ *
begin
`ifdef PITON_FPGA_RST_ACT_HIGH
    sys_rst_n_rect = ~sys_rst_n;
`else // ifndef PITON_FPGA_RST_ACT_HIGH
    sys_rst_n_rect = sys_rst_n;
`endif
end

// Resets combinational logic
// All modules have their own internal
// reset synchronization
always @ *
begin
    chip_rst_n = sys_rst_n_rect & passthru_chip_rst_n;
`ifdef PITONSYS_UART_BOOT
    chip_rst_n = chip_rst_n & test_start;
`endif
`ifdef PITONSYS_UART_RESET
    chip_rst_n = chip_rst_n & uart_rst_out_n;
`endif
`ifdef PITONSYS_PCIE_CFG
    chip_rst_n = chip_rst_n & pcie_cfg_rst_out_n;
`endif

`ifdef PITON_NO_JTAG
    jtag_rst_n_full = passthru_jtag_rst_n;
`else // ifndef PITON_NO_JTAG
    jtag_rst_n_full = jtag_rst_l & passthru_jtag_rst_n;
`endif // endif PITON_NO_JTAG
`ifdef PITON_FPGA_SYNTH
    pll_rst_n_full = passthru_pll_rst_n;
`else // ifnddef PITON_FPGA_SYNTH
    pll_rst_n_full = pll_rst_n & passthru_pll_rst_n;
`endif // endif PITON_FPGA_SYNTH
    // These should have their own internal
    // synchronization if needed
    passthru_rst_n = sys_rst_n_rect;
    // Chipset also has its own internal correction
    // for active high resets as it can be
    // intantiated alone on an FPGA board (not
    // part of system).  Current boards supported
    // for passthru only use active low, so it always
    // expects active low
    chipset_rst_n = sys_rst_n;
end

// If there is no passthru, we need to set the resets
// it controls
`ifndef PITONSYS_INC_PASSTHRU
assign passthru_chip_rst_n = 1'b1;
assign passthru_jtag_rst_n = 1'b1;
assign passthru_pll_rst_n = 1'b1;
`endif


`ifdef PITON_ARIANE
`ifndef PITON_FPGA_SYNTH
    wire tck_i, tms_i, trst_ni, td_i, td_o;
    assign tck_i   = 1'b0;
    assign tms_i   = 1'b0;
    assign trst_ni = 1'b0;
    assign td_i    = 1'b0;
`endif

// `ifdef VCU118_BOARD
//     wire tck_i, tms_i, trst_ni, td_i, td_o;

//     // hook the RISC-V JTAG TAP into the FPGA JTAG chain
//     BSCANE2 #(
//     .JTAG_CHAIN(3) // Value for USER command. Possible values: 1-4.
//     ) BSCANE2_inst (
//         .CAPTURE(), // 1-bit output: CAPTURE output from TAP controller.
//         .DRCK(), // 1-bit output: Gated TCK output. When SEL is asserted, DRCK toggles when CAPTURE or
//         // SHIFT are asserted.
//         .RESET(trst_ni), // 1-bit output: Reset output for TAP controller.
//         .RUNTEST(), // 1-bit output: Output asserted when TAP controller is in Run Test/Idle state.
//         .SEL(), // 1-bit output: USER instruction active output.
//         .SHIFT(), // 1-bit output: SHIFT output from TAP controller.
//         .TCK(tck_i), // 1-bit output: Test Clock output. Fabric connection to TAP Clock pin.
//         .TDI(td_i), // 1-bit output: Test Data Input (TDI) output from TAP controller.
//         .TMS(tms_i), // 1-bit output: Test Mode Select output. Fabric connection to TAP.
//         .UPDATE(), // 1-bit output: UPDATE output from TAP controller
//         .TDO(td_o) // 1-bit input: Test Data Output (TDO) input for USER function.
//     );
// `endif
`ifdef VC707_BOARD
    wire tck_i, tms_i, trst_ni, td_i, td_o;

    // hook the RISC-V JTAG TAP into the FPGA JTAG chain
    BSCANE2 #(
    .JTAG_CHAIN(3) // Value for USER command. Possible values: 1-4.
    ) BSCANE2_inst (
        .CAPTURE(), // 1-bit output: CAPTURE output from TAP controller.
        .DRCK(), // 1-bit output: Gated TCK output. When SEL is asserted, DRCK toggles when CAPTURE or
        // SHIFT are asserted.
        .RESET(trst_ni), // 1-bit output: Reset output for TAP controller.
        .RUNTEST(), // 1-bit output: Output asserted when TAP controller is in Run Test/Idle state.
        .SEL(), // 1-bit output: USER instruction active output.
        .SHIFT(), // 1-bit output: SHIFT output from TAP controller.
        .TCK(tck_i), // 1-bit output: Test Clock output. Fabric connection to TAP Clock pin.
        .TDI(td_i), // 1-bit output: Test Data Input (TDI) output from TAP controller.
        .TMS(tms_i), // 1-bit output: Test Mode Select output. Fabric connection to TAP.
        .UPDATE(), // 1-bit output: UPDATE output from TAP controller
        .TDO(td_o) // 1-bit input: Test Data Output (TDO) input for USER function.
    );
`endif
`ifdef XUPP3R_BOARD
    wire tck_i, tms_i, trst_ni, td_i, td_o;

    // hook the RISC-V JTAG TAP into the FPGA JTAG chain
    BSCANE2 #(
    .JTAG_CHAIN(3) // Value for USER command. Possible values: 1-4.
    ) BSCANE2_inst (
        .CAPTURE(), // 1-bit output: CAPTURE output from TAP controller.
        .DRCK(), // 1-bit output: Gated TCK output. When SEL is asserted, DRCK toggles when CAPTURE or
        // SHIFT are asserted.
        .RESET(trst_ni), // 1-bit output: Reset output for TAP controller.
        .RUNTEST(), // 1-bit output: Output asserted when TAP controller is in Run Test/Idle state.
        .SEL(), // 1-bit output: USER instruction active output.
        .SHIFT(), // 1-bit output: SHIFT output from TAP controller.
        .TCK(tck_i), // 1-bit output: Test Clock output. Fabric connection to TAP Clock pin.
        .TDI(td_i), // 1-bit output: Test Data Input (TDI) output from TAP controller.
        .TMS(tms_i), // 1-bit output: Test Mode Select output. Fabric connection to TAP.
        .UPDATE(), // 1-bit output: UPDATE output from TAP controller
        .TDO(td_o) // 1-bit input: Test Data Output (TDO) input for USER function.
    );
`endif
`ifdef NEXYSVIDEO_BOARD
    wire tck_i, tms_i, trst_ni, td_i, td_o;

    // hook the RISC-V JTAG TAP into the FPGA JTAG chain
    BSCANE2 #(
    .JTAG_CHAIN(3) // Value for USER command. Possible values: 1-4.
    ) BSCANE2_inst (
        .CAPTURE(), // 1-bit output: CAPTURE output from TAP controller.
        .DRCK(), // 1-bit output: Gated TCK output. When SEL is asserted, DRCK toggles when CAPTURE or
        // SHIFT are asserted.
        .RESET(trst_ni), // 1-bit output: Reset output for TAP controller.
        .RUNTEST(), // 1-bit output: Output asserted when TAP controller is in Run Test/Idle state.
        .SEL(), // 1-bit output: USER instruction active output.
        .SHIFT(), // 1-bit output: SHIFT output from TAP controller.
        .TCK(tck_i), // 1-bit output: Test Clock output. Fabric connection to TAP Clock pin.
        .TDI(td_i), // 1-bit output: Test Data Input (TDI) output from TAP controller.
        .TMS(tms_i), // 1-bit output: Test Mode Select output. Fabric connection to TAP.
        .UPDATE(), // 1-bit output: UPDATE output from TAP controller
        .TDO(td_o) // 1-bit input: Test Data Output (TDO) input for USER function.
    );
`endif
`endif



//////////////////////////
// Sub-module Instances //
//////////////////////////

// Piton chip
chip chip (
    // I/O settings
`ifdef PITON_FPGA_SYNTH
    // Tie these off if not used
    .slew (1'b1),
    .impsel1(1'b1),
    .impsel2(1'b1),
`else // ifndef PITON_FPGA_SYNTH
    .slew (chip_io_slew),
    .impsel1 (chip_io_impsel[0]),
    .impsel2 (chip_io_impsel[1]),
`endif // endif PITON_FPGA_SYNTH

    // Clocks and resets
    .core_ref_clk(core_ref_clk),
    .io_clk(io_clk),
    .rst_n(chip_rst_n),
    .pll_rst_n(pll_rst_n_full),

    // Chip-level clock enable
`ifdef PITON_FPGA_SYNTH
    // Tie off if unused
    .clk_en(1'b1),
`else // ifndef PITON_FPGA_SYNTH
    .clk_en(clk_en),
`endif

    // PLL settings
    .pll_lock (pll_lock),
`ifdef PITON_FPGA_SYNTH
    // Tie off when not used
    .pll_bypass (1'b1),
    .pll_rangea (5'b0),
`else // ifndef PITON_FPGA_SYNTH
    .pll_bypass (pll_bypass),
    .pll_rangea (pll_rangea),
`endif // endif PITON_FPGA_SYNTH

    // Clock mux selection (bypass PLL or not)
    // Double redundancy with PLL internal bypass
`ifdef PITON_FPGA_SYNTH
    // Tie off, not used
    .clk_mux_sel (2'b0),
`else // ifndef PITON_FPGA_SYNTH
    .clk_mux_sel (clk_mux_sel),
`endif // endif PITON_FPGA_SYNTH

    // JTAG
`ifdef PITON_NO_JTAG
    // Tie off when not used
    .jtag_clk(1'b0),
    .jtag_rst_l(1'b1),
    .jtag_modesel(1'b1),
    .jtag_datain(1'b0),
    .jtag_dataout(),
`else // ifndef PITON_NO_JTAG
    .jtag_clk(jtag_clk),
    .jtag_rst_l(jtag_rst_n_full),
    .jtag_modesel(jtag_modesel),
    .jtag_datain(jtag_datain),
    .jtag_dataout(jtag_dataout),
`endif // endif PITON_NO_JTAG

    // Asynchronous FIFOs enable
    // for off-chip link (core<->io_clk)
`ifdef PITON_NO_CHIP_BRIDGE
    // Not used
    .async_mux (1'b1),
`else // ifndef PITON_NO_CHIP_BRIDGE
`ifdef PITON_FPGA_SYNTH
    // Not used
    .async_mux (1'b1),
`else // ifndef PITON_FPGA_SYNTH
    .async_mux (async_mux),
`endif // endif PITON_FPGA_SYNTH
`endif // endif PITON_NO_CHIP_BRIDGE

`ifndef PITON_NO_CHIP_BRIDGE
    // Chipset (intf) to chip channel
    .intf_chip_data(intf_chip_data),
    .intf_chip_channel(intf_chip_channel),
    .intf_chip_credit_back(intf_chip_credit_back),

    // Chip to chipset (intf) channel
    .chip_intf_data(chip_intf_data),
    .chip_intf_channel(chip_intf_channel),
    .chip_intf_credit_back(chip_intf_credit_back)
`else // ifdef PITON_NO_CHIP_BRIDGE
    // NoCs are not decoded if there is no chip bridge.
    // This is mainly used for FPGA implementations
    // where the chip and memory controller, i/o, etc.
    // are both in the FPGA and are thus not pin limitted

    // Chip to offchip (chipset) channels
    .processor_offchip_noc1_valid   (processor_offchip_noc1_valid),
    .processor_offchip_noc1_data    (processor_offchip_noc1_data),
    .processor_offchip_noc1_yummy   (processor_offchip_noc1_yummy),
    .processor_offchip_noc2_valid   (processor_offchip_noc2_valid),
    .processor_offchip_noc2_data    (processor_offchip_noc2_data),
    .processor_offchip_noc2_yummy   (processor_offchip_noc2_yummy),
    .processor_offchip_noc3_valid   (processor_offchip_noc3_valid),
    .processor_offchip_noc3_data    (processor_offchip_noc3_data),
    .processor_offchip_noc3_yummy   (processor_offchip_noc3_yummy),

    // Offchip (chipset) channels
    .offchip_processor_noc1_valid   (offchip_processor_noc1_valid),
    .offchip_processor_noc1_data    (offchip_processor_noc1_data),
    .offchip_processor_noc1_yummy   (offchip_processor_noc1_yummy),
    .offchip_processor_noc2_valid   (offchip_processor_noc2_valid),
    .offchip_processor_noc2_data    (offchip_processor_noc2_data),
    .offchip_processor_noc2_yummy   (offchip_processor_noc2_yummy),
    .offchip_processor_noc3_valid   (offchip_processor_noc3_valid),
    .offchip_processor_noc3_data    (offchip_processor_noc3_data),
    .offchip_processor_noc3_yummy   (offchip_processor_noc3_yummy)
`endif // endif PITON_NO_CHIP_BRIDGE
`ifdef PITON_MULTICHIP
    ,
    .chipid                           (chipid),
    .processor_multichip_noc1_valid   (processor_multichip_noc1_valid),
    .processor_multichip_noc1_data    (processor_multichip_noc1_data),
    .processor_multichip_noc1_ready   (processor_multichip_noc1_ready),
    .processor_multichip_noc2_valid   (processor_multichip_noc2_valid),
    .processor_multichip_noc2_data    (processor_multichip_noc2_data),
    .processor_multichip_noc2_ready   (processor_multichip_noc2_ready),
    .processor_multichip_noc3_valid   (processor_multichip_noc3_valid),
    .processor_multichip_noc3_data    (processor_multichip_noc3_data),
    .processor_multichip_noc3_ready   (processor_multichip_noc3_ready),

    // Offchip (chipset) channels
    .multichip_processor_noc1_valid   (multichip_processor_noc1_valid),
    .multichip_processor_noc1_data    (multichip_processor_noc1_data),
    .multichip_processor_noc1_ready   (multichip_processor_noc1_ready),
    .multichip_processor_noc2_valid   (multichip_processor_noc2_valid),
    .multichip_processor_noc2_data    (multichip_processor_noc2_data),
    .multichip_processor_noc2_ready   (multichip_processor_noc2_ready),
    .multichip_processor_noc3_valid   (multichip_processor_noc3_valid),
    .multichip_processor_noc3_data    (multichip_processor_noc3_data),
    .multichip_processor_noc3_ready   (multichip_processor_noc3_ready)
`endif


`ifdef PITON_ARIANE
    ,
    // Debug
    .ndmreset_i                     ( ndmreset                   ), // non-debug module reset
    .debug_req_i                    ( debug_req                  )  // async debug request
`ifndef PITON_RVIC
    ,
    .unavailable_o                  ( unavailable                ), // communicate whether the hart is unavailable (e.g.: power down)
    //CLINT
    .timer_irq_i                    ( timer_irq                  ), // Timer interrupts
    .ipi_i                          ( ipi                        ), // software interrupt (a.k.a inter-process-interrupt)
    // PLIC
    .irq_i                          ( irq                        )  // level sensitive IR lines, mip & sip (async)
`endif
`endif
);


`ifdef PITONSYS_INC_PASSTHRU
// Pasthru FPGA, generally used in Piton ASIC test system
// for converting single ended signals from Piton ASIC
// to differential signals to transmit to chipset FPGA.
// Can be included or removed without any difference to
// the functionality
passthru passthru(
    // If PITON_PASSTHRU_CLKS_GEN is set
    // we need to generate chip clocks
    // from this input differential clock
`ifdef PITON_PASSTHRU_CLKS_GEN
    .clk_osc_p(passthru_clk_osc_p),
    .clk_osc_n(passthru_clk_osc_n),
`endif // endif PITON_PASSTHRU_CLKS_GEN

    // Need to generate these if specified.  Note
    // these may be inputs or outputs.  Outputs if
    // passthru is generating the piton clocks, inputs
    // if not
    .core_ref_clk(core_ref_clk),
`ifdef PITON_CLKS_PASSTHRU
    .io_clk(io_clk),
`endif // endif PITON_CLKS_PASSTHRU

`ifdef PITON_PASSTHRU_CLKS_GEN
    .io_clk_loobpack_out(io_clk_loopback),
    .io_clk_loopback_in(io_clk_loopback),
`else // ifndef PITON_PASSTHRU_CLKS_GEN
    .io_clk_loopback_out(),
    .io_clk_loopback_in(io_clk),
`endif // endif PITON_PASSTHRU_CLKS_GEN

    // Passthru reset input
    .rst_n(passthru_rst_n),

    // Passthru reset outputs to other modules
    .chip_rst_n(passthru_chip_rst_n),
    .jtag_rst_n(passthru_jtag_rst_n),
    .pll_rst_n(passthru_pll_rst_n),

    // PLL lock input
    .pll_lock(pll_lock),

    // Piton ready signal, used to signal to chipset
    // when Piton is out of reset and ready for action.
    .piton_prsnt_n(piton_prsnt_n),
    .piton_ready_n(piton_ready_n),

    // Chip<->passthru interface.  Synchronous to io_clk.
    // Note this is not compatible with PITON_NO_CHIP_BRIDGE
    // as having a passthru without a chip bridge does
    // not make much sense.
    .intf_chip_data(intf_chip_data),
    .intf_chip_channel(intf_chip_channel),
    .intf_chip_credit_back(intf_chip_credit_back),

    .chip_intf_data(chip_intf_data),
    .chip_intf_channel(chip_intf_channel),
    .chip_intf_credit_back(chip_intf_credit_back),

    // Source synchronous differential clocks
    // between chipset and passthrough
    // Note passthru_chipset_clk may be an input
    // in the case passthru is not generating clocks
    .chipset_passthru_clk_p(chipset_passthru_clk_p),
    .chipset_passthru_clk_n(chipset_passthru_clk_n),
    .passthru_chipset_clk_p(passthru_chipset_clk_p),
    .passthru_chipset_clk_n(passthru_chipset_clk_n),

    // Chipset<->passthru differential interface source
    // synchronous to above clocks.
    .chipset_passthru_data_p(chipset_passthru_data_p),
    .chipset_passthru_data_n(chipset_passthru_data_n),
    .chipset_passthru_channel_p(chipset_passthru_channel_p),
    .chipset_passthru_channel_n(chipset_passthru_channel_n),
    .chipset_passthru_credit_back_p(chipset_passthru_credit_back_p),
    .chipset_passthru_credit_back_n(chipset_passthru_credit_back_n),

    .passthru_chipset_data_p(passthru_chipset_data_p),
    .passthru_chipset_data_n(passthru_chipset_data_n),
    .passthru_chipset_channel_p(passthru_chipset_channel_p),
    .passthru_chipset_channel_n(passthru_chipset_channel_n),
    .passthru_chipset_credit_back_p(passthru_chipset_credit_back_p),
    .passthru_chipset_credit_back_n(passthru_chipset_credit_back_n)

    // Other board specific misc. I/Os in this module are left out as they currently
    // do not affect the functionality of the design as far as communicating
    // with the chip is concerned
);
`endif // endif PITONSYS_INC_PASSTHRU

// Piton chipset
chipset chipset(
    // Only need oscillator clock if
    // chipset is generating its own clocks
`ifdef F1_BOARD
    .sys_clk(sys_clk),
`else 

`ifdef PITON_CHIPSET_CLKS_GEN
`ifdef PITON_CHIPSET_DIFF_CLK
    .clk_osc_p(chipset_clk_osc_p),
    .clk_osc_n(chipset_clk_osc_n),
`else // ifndef PITON_CHIPSET_DIFF_CLK
    .clk_osc(chipset_clk_osc),
`endif // endif PITON_CHIPSET_DIFF_CLK

// 250MHz diff input ref clock for DDR4 memory controller
`ifdef PITONSYS_DDR4
    .mc_clk_p(mc_clk_p),
    .mc_clk_n(mc_clk_n),
`endif // PITONSYS_DDR4

`else // ifndef PITON_CHIPSET_CLKS_GEN
    .chipset_clk(chipset_clk),
`ifndef PITONSYS_NO_MC
`ifdef PITON_FPGA_MC_DDR
    .mc_clk(mc_clk),
`endif // endif PITON_FPGA_MC_DDR
`endif // endif PITONSYS_NO_MC
`ifdef PITONSYS_SPI
    .sd_sys_clk(sd_sys_clk),
`endif // endif PITONSYS_SPI
`endif // endif PITON_CHIPSET_CLKS_GEN
`endif // ifdef F1_BOARD

`ifdef PITON_CLKS_CHIPSET
    // Need to generate these clocks if specified
    .core_ref_clk(core_ref_clk),
    .io_clk(io_clk),
`else // ifndef PITON_CLKS_CHIPSET
`ifndef PITONSYS_INC_PASSTHRU
`ifndef PITON_NO_CHIP_BRIDGE
    .io_clk(io_clk),
`endif // endif PITON_NO_CHIP_BRIDGE
`endif // endif PITONSYS_INC_PASSTHRU
`endif // endif PITON_CLKS_CHIPSET

    // Chipset reset
    .rst_n(chipset_rst_n),

    // In the case of passthru, it should
    // tell us when Piton is ready since it
    // has control of chip resets and has a
    // separate reset from the chipset. Otherwise,
    // assume piton is always ready (same reset)
`ifdef PITONSYS_INC_PASSTHRU
    .piton_prsnt_n(piton_prsnt_n),
    .piton_ready_n(piton_ready_n),
`else // ifndef PITONSYS_INC_PASSTHRU
    .piton_prsnt_n(1'b0),
    .piton_ready_n(1'b0),
`endif // endif PITONSYS_INC_PASSTHRU
`ifdef PITON_MULTICHIP
    .chipid(chipid | 14'b10000000000000),
`endif

    // There are actually 3 options for how to
    // communicate to the chip: directly without a
    // chip bridge, through the passthrough, or directly
    // with a chip bridge
`ifdef PITON_NO_CHIP_BRIDGE
    // Synchronous with core_ref_clk (same as io_clk in this case) and no virtual channels
    .processor_offchip_noc1_valid   (processor_offchip_noc1_valid),
    .processor_offchip_noc1_data    (processor_offchip_noc1_data),
    .processor_offchip_noc1_yummy   (processor_offchip_noc1_yummy),
    .processor_offchip_noc2_valid   (processor_offchip_noc2_valid),
    .processor_offchip_noc2_data    (processor_offchip_noc2_data),
    .processor_offchip_noc2_yummy   (processor_offchip_noc2_yummy),
    .processor_offchip_noc3_valid   (processor_offchip_noc3_valid),
    .processor_offchip_noc3_data    (processor_offchip_noc3_data),
    .processor_offchip_noc3_yummy   (processor_offchip_noc3_yummy),

    .offchip_processor_noc1_valid   (offchip_processor_noc1_valid),
    .offchip_processor_noc1_data    (offchip_processor_noc1_data),
    .offchip_processor_noc1_yummy   (offchip_processor_noc1_yummy),
    .offchip_processor_noc2_valid   (offchip_processor_noc2_valid),
    .offchip_processor_noc2_data    (offchip_processor_noc2_data),
    .offchip_processor_noc2_yummy   (offchip_processor_noc2_yummy),
    .offchip_processor_noc3_valid   (offchip_processor_noc3_valid),
    .offchip_processor_noc3_data    (offchip_processor_noc3_data),
    .offchip_processor_noc3_yummy   (offchip_processor_noc3_yummy),
`elsif PITONSYS_INC_PASSTHRU
    // Source synchronous differential interface with virtual channels
    .chipset_passthru_clk_p(chipset_passthru_clk_p),
    .chipset_passthru_clk_n(chipset_passthru_clk_n),
    .passthru_chipset_clk_p(passthru_chipset_clk_p),
    .passthru_chipset_clk_n(passthru_chipset_clk_n),

    .chipset_passthru_data_p(chipset_passthru_data_p),
    .chipset_passthru_data_n(chipset_passthru_data_n),
    .chipset_passthru_channel_p(chipset_passthru_channel_p),
    .chipset_passthru_channel_n(chipset_passthru_channel_n),
    .chipset_passthru_credit_back_p(chipset_passthru_credit_back_p),
    .chipset_passthru_credit_back_n(chipset_passthru_credit_back_n),

    .passthru_chipset_data_p(passthru_chipset_data_p),
    .passthru_chipset_data_n(passthru_chipset_data_n),
    .passthru_chipset_channel_p(passthru_chipset_channel_p),
    .passthru_chipset_channel_n(passthru_chipset_channel_n),
    .passthru_chipset_credit_back_p(passthru_chipset_credit_back_p),
    .passthru_chipset_credit_back_n(passthru_chipset_credit_back_n),
`else // ifndef PITON_NO_CHIP_BRIDGE && ifndef PITON_SYS_INC_PASSTHRU
    // Credit interface synchronous to io_clk with virtual channels
    .intf_chip_data(intf_chip_data),
    .intf_chip_channel(intf_chip_channel),
    .intf_chip_credit_back(intf_chip_credit_back),

    .chip_intf_data(chip_intf_data),
    .chip_intf_channel(chip_intf_channel),
    .chip_intf_credit_back(chip_intf_credit_back),
`endif // endif PITON_NO_CHIP_BRIDGE PITON_SYS_INC_PASSTHRU

`ifdef PITONSYS_PCIE
    .pcie_clk_n(pcie_clk_n),
    .pcie_clk_p(pcie_clk_p), 
    .pcie_rst_n(pcie_rst_n),
    .pcie_txp(pcie_txp),
    .pcie_txn(pcie_txn),
    .pcie_rxp(pcie_rxp),
    .pcie_rxn(pcie_rxn),
`endif // PITONSYS_PCIE

`ifdef PITONSYS_PCIE_CFG
    .pcie_cfg_rst_out_n(pcie_cfg_rst_out_n),
`endif

    // DRAM and I/O interfaces
`ifndef PITONSYS_NO_MC
`ifdef PITON_FPGA_MC_DDR
`ifndef F1_BOARD
`ifdef PITONSYS_DDR4
    .ddr_act_n(ddr_act_n),
    .ddr_bg(ddr_bg),
`else // PITONSYS_DDR4
    .ddr_cas_n(ddr_cas_n),
    .ddr_ras_n(ddr_ras_n),
    .ddr_we_n(ddr_we_n),
`endif // PITONSYS_DDR4
    .ddr_addr(ddr_addr),
    .ddr_ba(ddr_ba),
    .ddr_ck_n(ddr_ck_n),
    .ddr_ck_p(ddr_ck_p),
    .ddr_cke(ddr_cke),
    .ddr_reset_n(ddr_reset_n),
    .ddr_dq(ddr_dq),
    .ddr_dqs_n(ddr_dqs_n),
    .ddr_dqs_p(ddr_dqs_p),
`ifndef NEXYSVIDEO_BOARD
    .ddr_cs_n(ddr_cs_n),
`endif // endif NEXYSVIDEO_BOARD
`ifdef XUPP3R_BOARD
    .ddr_parity(ddr_parity),
`else
    .ddr_dm(ddr_dm),
`endif
    .ddr_odt(ddr_odt),
`else //ifndef F1_BOARD
    .ddr_axi_clk(ddr_axi_clk),
    .ddr_axi_resetn(ddr_axi_resetn),
    .ddr_axi_awid(ddr_axi_awid),
    .ddr_axi_awaddr(ddr_axi_awaddr),
    .ddr_axi_awlen(ddr_axi_awlen),
    .ddr_axi_awsize(ddr_axi_awsize),
    .ddr_axi_awburst(ddr_axi_awburst),
    .ddr_axi_awlock(ddr_axi_awlock),
    .ddr_axi_awcache(ddr_axi_awcache),
    .ddr_axi_awprot(ddr_axi_awprot),
    .ddr_axi_awqos(ddr_axi_awqos),
    .ddr_axi_awregion(ddr_axi_awregion),
    .ddr_axi_awuser(ddr_axi_awuser),
    .ddr_axi_awvalid(ddr_axi_awvalid),
    .ddr_axi_awready(ddr_axi_awready),
    .ddr_axi_wid(ddr_axi_wid),
    .ddr_axi_wdata(ddr_axi_wdata),
    .ddr_axi_wstrb(ddr_axi_wstrb),
    .ddr_axi_wlast(ddr_axi_wlast),
    .ddr_axi_wuser(ddr_axi_wuser),
    .ddr_axi_wvalid(ddr_axi_wvalid),
    .ddr_axi_wready(ddr_axi_wready),
    .ddr_axi_arid(ddr_axi_arid),
    .ddr_axi_araddr(ddr_axi_araddr),
    .ddr_axi_arlen(ddr_axi_arlen),
    .ddr_axi_arsize(ddr_axi_arsize),
    .ddr_axi_arburst(ddr_axi_arburst),
    .ddr_axi_arlock(ddr_axi_arlock),
    .ddr_axi_arcache(ddr_axi_arcache),
    .ddr_axi_arprot(ddr_axi_arprot),
    .ddr_axi_arqos(ddr_axi_arqos),
    .ddr_axi_arregion(ddr_axi_arregion),
    .ddr_axi_aruser(ddr_axi_aruser),
    .ddr_axi_arvalid(ddr_axi_arvalid),
    .ddr_axi_arready(ddr_axi_arready),
    .ddr_axi_rid(ddr_axi_rid),
    .ddr_axi_rdata(ddr_axi_rdata),
    .ddr_axi_rresp(ddr_axi_rresp),
    .ddr_axi_rlast(ddr_axi_rlast),
    .ddr_axi_ruser(ddr_axi_ruser),
    .ddr_axi_rvalid(ddr_axi_rvalid),
    .ddr_axi_rready(ddr_axi_rready),
    .ddr_axi_bid(ddr_axi_bid),
    .ddr_axi_bresp(ddr_axi_bresp),
    .ddr_axi_buser(ddr_axi_buser),
    .ddr_axi_bvalid(ddr_axi_bvalid),
    .ddr_axi_bready(ddr_axi_bready), 
    .ddr_ready(ddr_ready),

`ifdef PITONSYS_PCIE_DMA
    .pcie_dma_axi_clk(pcie_dma_axi_clk), 
    .pcie_dma_axi_resetn(pcie_dma_axi_resetn), 
    .pcie_dma_axi_awid(pcie_dma_axi_awid),
    .pcie_dma_axi_awaddr(pcie_dma_axi_awaddr),
    .pcie_dma_axi_awlen(pcie_dma_axi_awlen),
    .pcie_dma_axi_awsize(pcie_dma_axi_awsize),
    .pcie_dma_axi_awburst(pcie_dma_axi_awburst),
    .pcie_dma_axi_awlock(pcie_dma_axi_awlock),
    .pcie_dma_axi_awcache(pcie_dma_axi_awcache),
    .pcie_dma_axi_awprot(pcie_dma_axi_awprot),
    .pcie_dma_axi_awqos(pcie_dma_axi_awqos),
    .pcie_dma_axi_awregion(pcie_dma_axi_awregion),
    .pcie_dma_axi_awuser(pcie_dma_axi_awuser),
    .pcie_dma_axi_awvalid(pcie_dma_axi_awvalid),
    .pcie_dma_axi_awready(pcie_dma_axi_awready),
    .pcie_dma_axi_wid(pcie_dma_axi_wid),
    .pcie_dma_axi_wdata(pcie_dma_axi_wdata),
    .pcie_dma_axi_wstrb(pcie_dma_axi_wstrb),
    .pcie_dma_axi_wlast(pcie_dma_axi_wlast),
    .pcie_dma_axi_wuser(pcie_dma_axi_wuser),
    .pcie_dma_axi_wvalid(pcie_dma_axi_wvalid),
    .pcie_dma_axi_wready(pcie_dma_axi_wready),
    .pcie_dma_axi_arid(pcie_dma_axi_arid),
    .pcie_dma_axi_araddr(pcie_dma_axi_araddr),
    .pcie_dma_axi_arlen(pcie_dma_axi_arlen),
    .pcie_dma_axi_arsize(pcie_dma_axi_arsize),
    .pcie_dma_axi_arburst(pcie_dma_axi_arburst),
    .pcie_dma_axi_arlock(pcie_dma_axi_arlock),
    .pcie_dma_axi_arcache(pcie_dma_axi_arcache),
    .pcie_dma_axi_arprot(pcie_dma_axi_arprot),
    .pcie_dma_axi_arqos(pcie_dma_axi_arqos),
    .pcie_dma_axi_arregion(pcie_dma_axi_arregion),
    .pcie_dma_axi_aruser(pcie_dma_axi_aruser),
    .pcie_dma_axi_arvalid(pcie_dma_axi_arvalid),
    .pcie_dma_axi_arready(pcie_dma_axi_arready),
    .pcie_dma_axi_rid(pcie_dma_axi_rid),
    .pcie_dma_axi_rdata(pcie_dma_axi_rdata),
    .pcie_dma_axi_rresp(pcie_dma_axi_rresp),
    .pcie_dma_axi_rlast(pcie_dma_axi_rlast),
    .pcie_dma_axi_ruser(pcie_dma_axi_ruser),
    .pcie_dma_axi_rvalid(pcie_dma_axi_rvalid),
    .pcie_dma_axi_rready(pcie_dma_axi_rready),
    .pcie_dma_axi_bid(pcie_dma_axi_bid),
    .pcie_dma_axi_bresp(pcie_dma_axi_bresp),
    .pcie_dma_axi_buser(pcie_dma_axi_buser),
    .pcie_dma_axi_bvalid(pcie_dma_axi_bvalid),
    .pcie_dma_axi_bready(pcie_dma_axi_bready),
`endif // PITONSYS_PCIE_DMA
`endif // ifndef F1_BOARD
`endif // PITON_FPGA_MC_DDR
`endif // endif PITONSYS_NO_MC

`ifdef PITONSYS_IOCTRL
`ifdef PITONSYS_UART
    .uart_tx(uart_tx),
    .uart_rx(uart_rx),
`ifdef PITONSYS_UART_CTS
    .uart_ctsn(uart_ctsn), 
    .uart_rtsn(uart_rtsn),
`endif
`ifdef PITONSYS_UART2
    .uart2_tx(uart2_tx),
    .uart2_rx(uart2_rx),
`ifdef PITONSYS_UART_CTS
    .uart2_ctsn(uart2_ctsn), 
    .uart2_rtsn(uart2_rtsn),
`endif
`endif // ifdef PITONSYS_UART2
`ifdef PITONSYS_UART_BOOT
    .test_start(test_start),
`endif // endif PITONSYS_UART_BOOT
`ifdef PITONSYS_UART_RESET
    .uart_rst_out_n(uart_rst_out_n),
`endif
`endif // endif PITONSYS_UART

`ifdef PITONSYS_SPI
    `ifndef VC707_BOARD
    .sd_cd(sd_cd),
    `ifndef VCU118_BOARD
    .sd_reset(sd_reset),
    `endif
    `endif
    .sd_clk_out(sd_clk_out),
    .sd_cmd(sd_cmd),
    .sd_dat(sd_dat),
`endif // endif PITONSYS_SPI
    `ifdef PITON_FPGA_ETHERNETLITE
        .net_phy_txc        (net_phy_txc),
        .net_phy_txctl      (net_phy_txctl),
        .net_phy_txd        (net_phy_txd),
        .net_phy_rxc        (net_phy_rxc),
        .net_phy_rxctl      (net_phy_rxctl),
        .net_phy_rxd        (net_phy_rxd),
        .net_phy_rst_n      (net_phy_rst_n),
        .net_phy_mdio_io    (net_phy_mdio_io),
        .net_phy_mdc        (net_phy_mdc),

    `endif // PITON_FPGA_ETHERNETLITE
`endif // endif PITONSYS_IOCTRL

`ifdef GENESYS2_BOARD
    .btnl(btnl),
    .btnr(btnr),
    .btnu(btnu),
    .btnd(btnd),

    .oled_sclk(oled_sclk),
    .oled_dc(oled_dc),
    .oled_data(oled_data),
    .oled_vdd_n(oled_vdd_n),
    .oled_vbat_n(oled_vbat_n),
    .oled_rst_n(oled_rst_n),
`elsif NEXYSVIDEO_BOARD
    .btnl(btnl),
    .btnr(btnr),
    .btnu(btnu),
    .btnd(btnd),

    .oled_sclk(oled_sclk),
    .oled_dc(oled_dc),
    .oled_data(oled_data),
    .oled_vdd_n(oled_vdd_n),
    .oled_vbat_n(oled_vbat_n),
    .oled_rst_n(oled_rst_n),
`elsif VCU118_BOARD
    .btnl(btnl),
    .btnr(btnr),
    .btnu(btnu),
    .btnd(btnd),
    .btnc(btnc),
`endif

`ifndef PITONSYS_PCIE_CFG
`ifdef PITONSYS_SW_EXIST
    .sw(sw),
`endif
`endif
    .leds(leds)

`ifdef PITON_ARIANE
`ifndef PITON_RVIC
    ,
    // Debug
    .ndmreset_o                     ( ndmreset                   ), // non-debug module reset
    .dmactive_o                     ( dmactive                   ), // debug module is active
    .debug_req_o                    ( debug_req                  ) // async debug request
`endif
    ,
    .unavailable_i                  ( unavailable                ), // communicate whether the hart is unavailable (e.g.: power down)
    // JTAG
    .tck_i                          ( tck_i                      ),
    .tms_i                          ( tms_i                      ),
    .trst_ni                        ( trst_ni                    ),
    .td_i                           ( td_i                       ),
    .td_o                           ( td_o                       ),
    .tdo_oe_o                       (                            )
`ifndef PITON_RVIC
    ,
    //CLINT
    .rtc_i                          ( rtc                        ), // Real-time clock in (usually 32.768 kHz)
    .timer_irq_o                    ( timer_irq                  ), // Timer interrupts
    .ipi_o                          ( ipi                        ), // software interrupt (a.k.a inter-process-interrupt)
    // PLIC
    .irq_o                          ( irq                        )  // level sensitive IR lines, mip & sip (async)
`endif
`endif

);

endmodule
