/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [6:0] _01_;
  wire [4:0] _02_;
  reg [6:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_15z;
  wire [18:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [13:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_7z;
  input [191:0] clkin_data;
  wire [191:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_3z & celloutsig_0_6z[0]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z & celloutsig_1_0z);
  assign celloutsig_1_10z = ~(_00_ & celloutsig_1_0z);
  assign celloutsig_1_2z = ~celloutsig_1_1z;
  assign celloutsig_1_14z = celloutsig_1_3z[0] | in_data[108];
  assign celloutsig_1_18z = celloutsig_1_17z[1] | celloutsig_1_14z;
  assign celloutsig_1_16z = ~(celloutsig_1_13z ^ celloutsig_1_2z);
  reg [13:0] _11_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _11_ <= 14'h0000;
    else _11_ <= celloutsig_1_17z;
  assign out_data[109:96] = _11_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _01_ <= 7'h00;
    else _01_ <= { celloutsig_0_6z, celloutsig_0_7z };
  reg [11:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _13_ <= 12'h000;
    else _13_ <= { celloutsig_0_1z[15:11], _01_ };
  assign out_data[11:0] = _13_;
  reg [4:0] _14_;
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _14_ <= 5'h00;
    else _14_ <= { celloutsig_1_4z[5:4], celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[4] };
  assign { _00_, _02_[3:0] } = _14_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[160])
    if (clkin_data[160]) _03_ <= 7'h00;
    else _03_ <= in_data[172:166];
  assign celloutsig_1_17z = in_data[118:105] % { 1'h1, celloutsig_1_7z[4:1], celloutsig_1_3z, celloutsig_1_16z };
  assign celloutsig_0_0z = in_data[35:28] != in_data[27:20];
  assign celloutsig_0_3z = { celloutsig_0_1z[7:1], celloutsig_0_2z } != celloutsig_0_1z[12:2];
  assign celloutsig_1_13z = { celloutsig_1_7z[4:3], celloutsig_1_0z } != celloutsig_1_12z[3:1];
  assign celloutsig_0_4z = celloutsig_0_1z[15:7] != { in_data[47:43], celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_1z[8:4], celloutsig_0_2z } != { celloutsig_0_1z[14:7], celloutsig_0_4z };
  assign celloutsig_0_2z = celloutsig_0_1z[11:8] << { in_data[43:42], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_6z = celloutsig_0_1z[17:12] <<< { in_data[7:3], celloutsig_0_4z };
  assign celloutsig_1_3z = { in_data[142:138], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } <<< { in_data[170:166], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_1z = in_data[27:9] ~^ { in_data[85:68], celloutsig_0_0z };
  assign celloutsig_1_7z = { celloutsig_1_3z[4:0], celloutsig_1_2z } ~^ { celloutsig_1_4z[5:4], celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[5] };
  assign celloutsig_1_12z = { _03_[4:0], celloutsig_1_10z } ~^ { celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[5], celloutsig_1_11z };
  assign celloutsig_1_0z = ~((in_data[105] & in_data[147]) | in_data[170]);
  assign celloutsig_1_11z = ~((celloutsig_1_2z & celloutsig_1_0z) | celloutsig_1_4z[4]);
  assign { celloutsig_1_4z[4], celloutsig_1_4z[5], celloutsig_1_4z[6] } = ~ { celloutsig_1_2z, celloutsig_1_1z, in_data[170] };
  assign _02_[4] = _00_;
  assign celloutsig_1_4z[3:0] = { celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[4], celloutsig_1_4z[5] };
  assign { out_data[128], out_data[32] } = { celloutsig_1_18z, celloutsig_0_15z };
endmodule
