StructDef
   Find_Ptr_Ref 0xDE , 0xED , 0xBE , 0xAF , 0x02

// $IafwSmipVersion  1 byte
SKIP              5 bytes
// SvBiosKnobs      8 bytes
SKIP              8 bytes

SKIP              6 bytes
SKIP              0x17C bytes

SKIP    0x23 bytes

SKIP 20 bytes

$Platform_override 4 bytes
SKIP              4 bytes
$Message_level_mask 4 bytes

// DRAM Config Platform 0: APL RVP1
$Platform0_Package          1 byte
$Platform0_Profile          1 byte
$Platform0_MemoryDown       1 byte
$Platform0_DDR3LPageSize    1 byte
$Platform0_DDR3LASR         1 byte
$Platform0_ScramblerSupport 1 byte
$Platform0_ChannelHashMask  2 bytes
$Platform0_SliceHashMask    2 bytes
$Platform0_InterleavedMode  1 byte
$Platform0_ChannelsSlicesEnable 1 byte
$Platform0_MinRefRate2xEnable   1 byte
$Platform0_DualRankSupportEnable  1 byte
$Platform0_DisableFastBoot  1 byte
$Platform0_RmtMode          1 byte
$Platform0_RmtCheckRun      1 byte
$Platform0_RmtMarginCheckScaleHighThreshold 2 bytes
$Platform0_MemorySizeLimit  2 bytes
$Platform0_LowMemoryMaxValue  2 bytes
$Platform0_HighMemoryMaxValue 2 bytes
$Platform0_DIMM0SPDAddress  1 byte
$Platform0_DIMM1SPDAddress  1 byte
$Platform0_Ch0_RankEnable   1 byte
$Platform0_Ch0_DeviceWidth  1 byte
$Platform0_Ch0_DramDensity  1 byte
$Platform0_Ch0_Option       1 byte
$Platform0_Ch0_OdtConfig     1 byte
$Platform0_Ch0_TristateClk1  1 byte
$Platform0_Ch0_Mode2N        1 byte
$Platform0_Ch0_OdtLevels     1 byte
$Platform0_Ch1_RankEnable   1 byte
$Platform0_Ch1_DeviceWidth  1 byte
$Platform0_Ch1_DramDensity  1 byte
$Platform0_Ch1_Option       1 byte
$Platform0_Ch1_OdtConfig     1 byte
$Platform0_Ch1_TristateClk1  1 byte
$Platform0_Ch1_Mode2N        1 byte
$Platform0_Ch1_OdtLevels     1 byte
$Platform0_Ch2_RankEnable   1 byte
$Platform0_Ch2_DeviceWidth  1 byte
$Platform0_Ch2_DramDensity  1 byte
$Platform0_Ch2_Option       1 byte
$Platform0_Ch2_OdtConfig     1 byte
$Platform0_Ch2_TristateClk1  1 byte
$Platform0_Ch2_Mode2N        1 byte
$Platform0_Ch2_OdtLevels     1 byte
$Platform0_Ch3_RankEnable   1 byte
$Platform0_Ch3_DeviceWidth  1 byte
$Platform0_Ch3_DramDensity  1 byte
$Platform0_Ch3_Option       1 byte
$Platform0_Ch3_OdtConfig     1 byte
$Platform0_Ch3_TristateClk1  1 byte
$Platform0_Ch3_Mode2N        1 byte
$Platform0_Ch3_OdtLevels     1 byte

// Ch0Dimm2DunitMapping 32 bytes
$Platform0_Ch0_Bit00_swizzling 1 byte
$Platform0_Ch0_Bit01_swizzling 1 byte
$Platform0_Ch0_Bit02_swizzling 1 byte
$Platform0_Ch0_Bit03_swizzling 1 byte
$Platform0_Ch0_Bit04_swizzling 1 byte
$Platform0_Ch0_Bit05_swizzling 1 byte
$Platform0_Ch0_Bit06_swizzling 1 byte
$Platform0_Ch0_Bit07_swizzling 1 byte
$Platform0_Ch0_Bit08_swizzling 1 byte
$Platform0_Ch0_Bit09_swizzling 1 byte
$Platform0_Ch0_Bit10_swizzling 1 byte
$Platform0_Ch0_Bit11_swizzling 1 byte
$Platform0_Ch0_Bit12_swizzling 1 byte
$Platform0_Ch0_Bit13_swizzling 1 byte
$Platform0_Ch0_Bit14_swizzling 1 byte
$Platform0_Ch0_Bit15_swizzling 1 byte
$Platform0_Ch0_Bit16_swizzling 1 byte
$Platform0_Ch0_Bit17_swizzling 1 byte
$Platform0_Ch0_Bit18_swizzling 1 byte
$Platform0_Ch0_Bit19_swizzling 1 byte
$Platform0_Ch0_Bit20_swizzling 1 byte
$Platform0_Ch0_Bit21_swizzling 1 byte
$Platform0_Ch0_Bit22_swizzling 1 byte
$Platform0_Ch0_Bit23_swizzling 1 byte
$Platform0_Ch0_Bit24_swizzling 1 byte
$Platform0_Ch0_Bit25_swizzling 1 byte
$Platform0_Ch0_Bit26_swizzling 1 byte
$Platform0_Ch0_Bit27_swizzling 1 byte
$Platform0_Ch0_Bit28_swizzling 1 byte
$Platform0_Ch0_Bit29_swizzling 1 byte
$Platform0_Ch0_Bit30_swizzling 1 byte
$Platform0_Ch0_Bit31_swizzling 1 byte

// Ch1Dimm2DunitMapping 32 bytes
$Platform0_Ch1_Bit00_swizzling 1 byte
$Platform0_Ch1_Bit01_swizzling 1 byte
$Platform0_Ch1_Bit02_swizzling 1 byte
$Platform0_Ch1_Bit03_swizzling 1 byte
$Platform0_Ch1_Bit04_swizzling 1 byte
$Platform0_Ch1_Bit05_swizzling 1 byte
$Platform0_Ch1_Bit06_swizzling 1 byte
$Platform0_Ch1_Bit07_swizzling 1 byte
$Platform0_Ch1_Bit08_swizzling 1 byte
$Platform0_Ch1_Bit09_swizzling 1 byte
$Platform0_Ch1_Bit10_swizzling 1 byte
$Platform0_Ch1_Bit11_swizzling 1 byte
$Platform0_Ch1_Bit12_swizzling 1 byte
$Platform0_Ch1_Bit13_swizzling 1 byte
$Platform0_Ch1_Bit14_swizzling 1 byte
$Platform0_Ch1_Bit15_swizzling 1 byte
$Platform0_Ch1_Bit16_swizzling 1 byte
$Platform0_Ch1_Bit17_swizzling 1 byte
$Platform0_Ch1_Bit18_swizzling 1 byte
$Platform0_Ch1_Bit19_swizzling 1 byte
$Platform0_Ch1_Bit20_swizzling 1 byte
$Platform0_Ch1_Bit21_swizzling 1 byte
$Platform0_Ch1_Bit22_swizzling 1 byte
$Platform0_Ch1_Bit23_swizzling 1 byte
$Platform0_Ch1_Bit24_swizzling 1 byte
$Platform0_Ch1_Bit25_swizzling 1 byte
$Platform0_Ch1_Bit26_swizzling 1 byte
$Platform0_Ch1_Bit27_swizzling 1 byte
$Platform0_Ch1_Bit28_swizzling 1 byte
$Platform0_Ch1_Bit29_swizzling 1 byte
$Platform0_Ch1_Bit30_swizzling 1 byte
$Platform0_Ch1_Bit31_swizzling 1 byte

// Ch2Dimm2DunitMapping 32 bytes
$Platform0_Ch2_Bit00_swizzling 1 byte
$Platform0_Ch2_Bit01_swizzling 1 byte
$Platform0_Ch2_Bit02_swizzling 1 byte
$Platform0_Ch2_Bit03_swizzling 1 byte
$Platform0_Ch2_Bit04_swizzling 1 byte
$Platform0_Ch2_Bit05_swizzling 1 byte
$Platform0_Ch2_Bit06_swizzling 1 byte
$Platform0_Ch2_Bit07_swizzling 1 byte
$Platform0_Ch2_Bit08_swizzling 1 byte
$Platform0_Ch2_Bit09_swizzling 1 byte
$Platform0_Ch2_Bit10_swizzling 1 byte
$Platform0_Ch2_Bit11_swizzling 1 byte
$Platform0_Ch2_Bit12_swizzling 1 byte
$Platform0_Ch2_Bit13_swizzling 1 byte
$Platform0_Ch2_Bit14_swizzling 1 byte
$Platform0_Ch2_Bit15_swizzling 1 byte
$Platform0_Ch2_Bit16_swizzling 1 byte
$Platform0_Ch2_Bit17_swizzling 1 byte
$Platform0_Ch2_Bit18_swizzling 1 byte
$Platform0_Ch2_Bit19_swizzling 1 byte
$Platform0_Ch2_Bit20_swizzling 1 byte
$Platform0_Ch2_Bit21_swizzling 1 byte
$Platform0_Ch2_Bit22_swizzling 1 byte
$Platform0_Ch2_Bit23_swizzling 1 byte
$Platform0_Ch2_Bit24_swizzling 1 byte
$Platform0_Ch2_Bit25_swizzling 1 byte
$Platform0_Ch2_Bit26_swizzling 1 byte
$Platform0_Ch2_Bit27_swizzling 1 byte
$Platform0_Ch2_Bit28_swizzling 1 byte
$Platform0_Ch2_Bit29_swizzling 1 byte
$Platform0_Ch2_Bit30_swizzling 1 byte
$Platform0_Ch2_Bit31_swizzling 1 byte

// Ch3Dimm2DunitMapping 32 bytes
$Platform0_Ch3_Bit00_swizzling 1 byte
$Platform0_Ch3_Bit01_swizzling 1 byte
$Platform0_Ch3_Bit02_swizzling 1 byte
$Platform0_Ch3_Bit03_swizzling 1 byte
$Platform0_Ch3_Bit04_swizzling 1 byte
$Platform0_Ch3_Bit05_swizzling 1 byte
$Platform0_Ch3_Bit06_swizzling 1 byte
$Platform0_Ch3_Bit07_swizzling 1 byte
$Platform0_Ch3_Bit08_swizzling 1 byte
$Platform0_Ch3_Bit09_swizzling 1 byte
$Platform0_Ch3_Bit10_swizzling 1 byte
$Platform0_Ch3_Bit11_swizzling 1 byte
$Platform0_Ch3_Bit12_swizzling 1 byte
$Platform0_Ch3_Bit13_swizzling 1 byte
$Platform0_Ch3_Bit14_swizzling 1 byte
$Platform0_Ch3_Bit15_swizzling 1 byte
$Platform0_Ch3_Bit16_swizzling 1 byte
$Platform0_Ch3_Bit17_swizzling 1 byte
$Platform0_Ch3_Bit18_swizzling 1 byte
$Platform0_Ch3_Bit19_swizzling 1 byte
$Platform0_Ch3_Bit20_swizzling 1 byte
$Platform0_Ch3_Bit21_swizzling 1 byte
$Platform0_Ch3_Bit22_swizzling 1 byte
$Platform0_Ch3_Bit23_swizzling 1 byte
$Platform0_Ch3_Bit24_swizzling 1 byte
$Platform0_Ch3_Bit25_swizzling 1 byte
$Platform0_Ch3_Bit26_swizzling 1 byte
$Platform0_Ch3_Bit27_swizzling 1 byte
$Platform0_Ch3_Bit28_swizzling 1 byte
$Platform0_Ch3_Bit29_swizzling 1 byte
$Platform0_Ch3_Bit30_swizzling 1 byte
$Platform0_Ch3_Bit31_swizzling 1 byte
SKIP 14 bytes

// DRAM Config Platform 1: APL RVP2 / Dual-purposed with RVV
$Platform1_Package          1 byte
$Platform1_Profile          1 byte
$Platform1_MemoryDown       1 byte
$Platform1_DDR3LPageSize    1 byte
$Platform1_DDR3LASR         1 byte
$Platform1_ScramblerSupport 1 byte
$Platform1_ChannelHashMask  2 bytes
$Platform1_SliceHashMask    2 bytes
$Platform1_InterleavedMode  1 byte
$Platform1_ChannelsSlicesEnable 1 byte
$Platform1_MinRefRate2xEnable   1 byte
$Platform1_DualRankSupportEnable  1 byte
$Platform1_DisableFastBoot  1 byte
$Platform1_RmtMode          1 byte
$Platform1_RmtCheckRun      1 byte
$Platform1_RmtMarginCheckScaleHighThreshold 2 bytes
$Platform1_MemorySizeLimit  2 bytes
$Platform1_LowMemoryMaxValue  2 bytes
$Platform1_HighMemoryMaxValue 2 bytes
$Platform1_DIMM0SPDAddress  1 byte
$Platform1_DIMM1SPDAddress  1 byte
$Platform1_Ch0_RankEnable   1 byte
$Platform1_Ch0_DeviceWidth  1 byte
$Platform1_Ch0_DramDensity  1 byte
$Platform1_Ch0_Option       1 byte
$Platform1_Ch0_OdtConfig     1 byte
$Platform1_Ch0_TristateClk1  1 byte
$Platform1_Ch0_Mode2N        1 byte
$Platform1_Ch0_OdtLevels     1 byte
$Platform1_Ch1_RankEnable   1 byte
$Platform1_Ch1_DeviceWidth  1 byte
$Platform1_Ch1_DramDensity  1 byte
$Platform1_Ch1_Option       1 byte
$Platform1_Ch1_OdtConfig     1 byte
$Platform1_Ch1_TristateClk1  1 byte
$Platform1_Ch1_Mode2N        1 byte
$Platform1_Ch1_OdtLevels     1 byte
$Platform1_Ch2_RankEnable   1 byte
$Platform1_Ch2_DeviceWidth  1 byte
$Platform1_Ch2_DramDensity  1 byte
$Platform1_Ch2_Option       1 byte
$Platform1_Ch2_OdtConfig     1 byte
$Platform1_Ch2_TristateClk1  1 byte
$Platform1_Ch2_Mode2N        1 byte
$Platform1_Ch2_OdtLevels     1 byte
$Platform1_Ch3_RankEnable   1 byte
$Platform1_Ch3_DeviceWidth  1 byte
$Platform1_Ch3_DramDensity  1 byte
$Platform1_Ch3_Option       1 byte
$Platform1_Ch3_OdtConfig     1 byte
$Platform1_Ch3_TristateClk1  1 byte
$Platform1_Ch3_Mode2N        1 byte
$Platform1_Ch3_OdtLevels     1 byte
// Ch0Dimm2DunitMapping 32 bytes
$Platform1_Ch0_Bit00_swizzling 1 byte
$Platform1_Ch0_Bit01_swizzling 1 byte
$Platform1_Ch0_Bit02_swizzling 1 byte
$Platform1_Ch0_Bit03_swizzling 1 byte
$Platform1_Ch0_Bit04_swizzling 1 byte
$Platform1_Ch0_Bit05_swizzling 1 byte
$Platform1_Ch0_Bit06_swizzling 1 byte
$Platform1_Ch0_Bit07_swizzling 1 byte
$Platform1_Ch0_Bit08_swizzling 1 byte
$Platform1_Ch0_Bit09_swizzling 1 byte
$Platform1_Ch0_Bit10_swizzling 1 byte
$Platform1_Ch0_Bit11_swizzling 1 byte
$Platform1_Ch0_Bit12_swizzling 1 byte
$Platform1_Ch0_Bit13_swizzling 1 byte
$Platform1_Ch0_Bit14_swizzling 1 byte
$Platform1_Ch0_Bit15_swizzling 1 byte
$Platform1_Ch0_Bit16_swizzling 1 byte
$Platform1_Ch0_Bit17_swizzling 1 byte
$Platform1_Ch0_Bit18_swizzling 1 byte
$Platform1_Ch0_Bit19_swizzling 1 byte
$Platform1_Ch0_Bit20_swizzling 1 byte
$Platform1_Ch0_Bit21_swizzling 1 byte
$Platform1_Ch0_Bit22_swizzling 1 byte
$Platform1_Ch0_Bit23_swizzling 1 byte
$Platform1_Ch0_Bit24_swizzling 1 byte
$Platform1_Ch0_Bit25_swizzling 1 byte
$Platform1_Ch0_Bit26_swizzling 1 byte
$Platform1_Ch0_Bit27_swizzling 1 byte
$Platform1_Ch0_Bit28_swizzling 1 byte
$Platform1_Ch0_Bit29_swizzling 1 byte
$Platform1_Ch0_Bit30_swizzling 1 byte
$Platform1_Ch0_Bit31_swizzling 1 byte

// Ch1Dimm2DunitMapping 32 bytes
$Platform1_Ch1_Bit00_swizzling 1 byte
$Platform1_Ch1_Bit01_swizzling 1 byte
$Platform1_Ch1_Bit02_swizzling 1 byte
$Platform1_Ch1_Bit03_swizzling 1 byte
$Platform1_Ch1_Bit04_swizzling 1 byte
$Platform1_Ch1_Bit05_swizzling 1 byte
$Platform1_Ch1_Bit06_swizzling 1 byte
$Platform1_Ch1_Bit07_swizzling 1 byte
$Platform1_Ch1_Bit08_swizzling 1 byte
$Platform1_Ch1_Bit09_swizzling 1 byte
$Platform1_Ch1_Bit10_swizzling 1 byte
$Platform1_Ch1_Bit11_swizzling 1 byte
$Platform1_Ch1_Bit12_swizzling 1 byte
$Platform1_Ch1_Bit13_swizzling 1 byte
$Platform1_Ch1_Bit14_swizzling 1 byte
$Platform1_Ch1_Bit15_swizzling 1 byte
$Platform1_Ch1_Bit16_swizzling 1 byte
$Platform1_Ch1_Bit17_swizzling 1 byte
$Platform1_Ch1_Bit18_swizzling 1 byte
$Platform1_Ch1_Bit19_swizzling 1 byte
$Platform1_Ch1_Bit20_swizzling 1 byte
$Platform1_Ch1_Bit21_swizzling 1 byte
$Platform1_Ch1_Bit22_swizzling 1 byte
$Platform1_Ch1_Bit23_swizzling 1 byte
$Platform1_Ch1_Bit24_swizzling 1 byte
$Platform1_Ch1_Bit25_swizzling 1 byte
$Platform1_Ch1_Bit26_swizzling 1 byte
$Platform1_Ch1_Bit27_swizzling 1 byte
$Platform1_Ch1_Bit28_swizzling 1 byte
$Platform1_Ch1_Bit29_swizzling 1 byte
$Platform1_Ch1_Bit30_swizzling 1 byte
$Platform1_Ch1_Bit31_swizzling 1 byte

// Ch2Dimm2DunitMapping 32 bytes
$Platform1_Ch2_Bit00_swizzling 1 byte
$Platform1_Ch2_Bit01_swizzling 1 byte
$Platform1_Ch2_Bit02_swizzling 1 byte
$Platform1_Ch2_Bit03_swizzling 1 byte
$Platform1_Ch2_Bit04_swizzling 1 byte
$Platform1_Ch2_Bit05_swizzling 1 byte
$Platform1_Ch2_Bit06_swizzling 1 byte
$Platform1_Ch2_Bit07_swizzling 1 byte
$Platform1_Ch2_Bit08_swizzling 1 byte
$Platform1_Ch2_Bit09_swizzling 1 byte
$Platform1_Ch2_Bit10_swizzling 1 byte
$Platform1_Ch2_Bit11_swizzling 1 byte
$Platform1_Ch2_Bit12_swizzling 1 byte
$Platform1_Ch2_Bit13_swizzling 1 byte
$Platform1_Ch2_Bit14_swizzling 1 byte
$Platform1_Ch2_Bit15_swizzling 1 byte
$Platform1_Ch2_Bit16_swizzling 1 byte
$Platform1_Ch2_Bit17_swizzling 1 byte
$Platform1_Ch2_Bit18_swizzling 1 byte
$Platform1_Ch2_Bit19_swizzling 1 byte
$Platform1_Ch2_Bit20_swizzling 1 byte
$Platform1_Ch2_Bit21_swizzling 1 byte
$Platform1_Ch2_Bit22_swizzling 1 byte
$Platform1_Ch2_Bit23_swizzling 1 byte
$Platform1_Ch2_Bit24_swizzling 1 byte
$Platform1_Ch2_Bit25_swizzling 1 byte
$Platform1_Ch2_Bit26_swizzling 1 byte
$Platform1_Ch2_Bit27_swizzling 1 byte
$Platform1_Ch2_Bit28_swizzling 1 byte
$Platform1_Ch2_Bit29_swizzling 1 byte
$Platform1_Ch2_Bit30_swizzling 1 byte
$Platform1_Ch2_Bit31_swizzling 1 byte

// Ch3Dimm2DunitMapping 32 bytes
$Platform1_Ch3_Bit00_swizzling 1 byte
$Platform1_Ch3_Bit01_swizzling 1 byte
$Platform1_Ch3_Bit02_swizzling 1 byte
$Platform1_Ch3_Bit03_swizzling 1 byte
$Platform1_Ch3_Bit04_swizzling 1 byte
$Platform1_Ch3_Bit05_swizzling 1 byte
$Platform1_Ch3_Bit06_swizzling 1 byte
$Platform1_Ch3_Bit07_swizzling 1 byte
$Platform1_Ch3_Bit08_swizzling 1 byte
$Platform1_Ch3_Bit09_swizzling 1 byte
$Platform1_Ch3_Bit10_swizzling 1 byte
$Platform1_Ch3_Bit11_swizzling 1 byte
$Platform1_Ch3_Bit12_swizzling 1 byte
$Platform1_Ch3_Bit13_swizzling 1 byte
$Platform1_Ch3_Bit14_swizzling 1 byte
$Platform1_Ch3_Bit15_swizzling 1 byte
$Platform1_Ch3_Bit16_swizzling 1 byte
$Platform1_Ch3_Bit17_swizzling 1 byte
$Platform1_Ch3_Bit18_swizzling 1 byte
$Platform1_Ch3_Bit19_swizzling 1 byte
$Platform1_Ch3_Bit20_swizzling 1 byte
$Platform1_Ch3_Bit21_swizzling 1 byte
$Platform1_Ch3_Bit22_swizzling 1 byte
$Platform1_Ch3_Bit23_swizzling 1 byte
$Platform1_Ch3_Bit24_swizzling 1 byte
$Platform1_Ch3_Bit25_swizzling 1 byte
$Platform1_Ch3_Bit26_swizzling 1 byte
$Platform1_Ch3_Bit27_swizzling 1 byte
$Platform1_Ch3_Bit28_swizzling 1 byte
$Platform1_Ch3_Bit29_swizzling 1 byte
$Platform1_Ch3_Bit30_swizzling 1 byte
$Platform1_Ch3_Bit31_swizzling 1 byte
SKIP 14 bytes

// DRAM Config Platform 2: BXTM or BXTB
$Platform2_Package          1 byte
$Platform2_Profile          1 byte
$Platform2_MemoryDown       1 byte
$Platform2_DDR3LPageSize    1 byte
$Platform2_DDR3LASR         1 byte
$Platform2_ScramblerSupport 1 byte
$Platform2_ChannelHashMask  2 bytes
$Platform2_SliceHashMask    2 bytes
$Platform2_InterleavedMode  1 byte
$Platform2_ChannelsSlicesEnable 1 byte
$Platform2_MinRefRate2xEnable   1 byte
$Platform2_DualRankSupportEnable  1 byte
$Platform2_DisableFastBoot  1 byte
$Platform2_RmtMode          1 byte
$Platform2_RmtCheckRun      1 byte
$Platform2_RmtMarginCheckScaleHighThreshold 2 bytes
$Platform2_MemorySizeLimit  2 bytes
$Platform2_LowMemoryMaxValue  2 bytes
$Platform2_HighMemoryMaxValue 2 bytes
$Platform2_DIMM0SPDAddress  1 byte
$Platform2_DIMM1SPDAddress  1 byte
$Platform2_Ch0_RankEnable   1 byte
$Platform2_Ch0_DeviceWidth  1 byte
$Platform2_Ch0_DramDensity  1 byte
$Platform2_Ch0_Option       1 byte
$Platform2_Ch0_OdtConfig     1 byte
$Platform2_Ch0_TristateClk1  1 byte
$Platform2_Ch0_Mode2N        1 byte
$Platform2_Ch0_OdtLevels     1 byte
$Platform2_Ch1_RankEnable   1 byte
$Platform2_Ch1_DeviceWidth  1 byte
$Platform2_Ch1_DramDensity  1 byte
$Platform2_Ch1_Option       1 byte
$Platform2_Ch1_OdtConfig     1 byte
$Platform2_Ch1_TristateClk1  1 byte
$Platform2_Ch1_Mode2N        1 byte
$Platform2_Ch1_OdtLevels     1 byte
$Platform2_Ch2_RankEnable   1 byte
$Platform2_Ch2_DeviceWidth  1 byte
$Platform2_Ch2_DramDensity  1 byte
$Platform2_Ch2_Option       1 byte
$Platform2_Ch2_OdtConfig     1 byte
$Platform2_Ch2_TristateClk1  1 byte
$Platform2_Ch2_Mode2N        1 byte
$Platform2_Ch2_OdtLevels     1 byte
$Platform2_Ch3_RankEnable   1 byte
$Platform2_Ch3_DeviceWidth  1 byte
$Platform2_Ch3_DramDensity  1 byte
$Platform2_Ch3_Option       1 byte
$Platform2_Ch3_OdtConfig     1 byte
$Platform2_Ch3_TristateClk1  1 byte
$Platform2_Ch3_Mode2N        1 byte
$Platform2_Ch3_OdtLevels     1 byte
// Ch0Dimm2DunitMapping 32 bytes
$Platform2_Ch0_Bit00_swizzling 1 byte
$Platform2_Ch0_Bit01_swizzling 1 byte
$Platform2_Ch0_Bit02_swizzling 1 byte
$Platform2_Ch0_Bit03_swizzling 1 byte
$Platform2_Ch0_Bit04_swizzling 1 byte
$Platform2_Ch0_Bit05_swizzling 1 byte
$Platform2_Ch0_Bit06_swizzling 1 byte
$Platform2_Ch0_Bit07_swizzling 1 byte
$Platform2_Ch0_Bit08_swizzling 1 byte
$Platform2_Ch0_Bit09_swizzling 1 byte
$Platform2_Ch0_Bit10_swizzling 1 byte
$Platform2_Ch0_Bit11_swizzling 1 byte
$Platform2_Ch0_Bit12_swizzling 1 byte
$Platform2_Ch0_Bit13_swizzling 1 byte
$Platform2_Ch0_Bit14_swizzling 1 byte
$Platform2_Ch0_Bit15_swizzling 1 byte
$Platform2_Ch0_Bit16_swizzling 1 byte
$Platform2_Ch0_Bit17_swizzling 1 byte
$Platform2_Ch0_Bit18_swizzling 1 byte
$Platform2_Ch0_Bit19_swizzling 1 byte
$Platform2_Ch0_Bit20_swizzling 1 byte
$Platform2_Ch0_Bit21_swizzling 1 byte
$Platform2_Ch0_Bit22_swizzling 1 byte
$Platform2_Ch0_Bit23_swizzling 1 byte
$Platform2_Ch0_Bit24_swizzling 1 byte
$Platform2_Ch0_Bit25_swizzling 1 byte
$Platform2_Ch0_Bit26_swizzling 1 byte
$Platform2_Ch0_Bit27_swizzling 1 byte
$Platform2_Ch0_Bit28_swizzling 1 byte
$Platform2_Ch0_Bit29_swizzling 1 byte
$Platform2_Ch0_Bit30_swizzling 1 byte
$Platform2_Ch0_Bit31_swizzling 1 byte

// Ch1Dimm2DunitMapping 32 bytes
$Platform2_Ch1_Bit00_swizzling 1 byte
$Platform2_Ch1_Bit01_swizzling 1 byte
$Platform2_Ch1_Bit02_swizzling 1 byte
$Platform2_Ch1_Bit03_swizzling 1 byte
$Platform2_Ch1_Bit04_swizzling 1 byte
$Platform2_Ch1_Bit05_swizzling 1 byte
$Platform2_Ch1_Bit06_swizzling 1 byte
$Platform2_Ch1_Bit07_swizzling 1 byte
$Platform2_Ch1_Bit08_swizzling 1 byte
$Platform2_Ch1_Bit09_swizzling 1 byte
$Platform2_Ch1_Bit10_swizzling 1 byte
$Platform2_Ch1_Bit11_swizzling 1 byte
$Platform2_Ch1_Bit12_swizzling 1 byte
$Platform2_Ch1_Bit13_swizzling 1 byte
$Platform2_Ch1_Bit14_swizzling 1 byte
$Platform2_Ch1_Bit15_swizzling 1 byte
$Platform2_Ch1_Bit16_swizzling 1 byte
$Platform2_Ch1_Bit17_swizzling 1 byte
$Platform2_Ch1_Bit18_swizzling 1 byte
$Platform2_Ch1_Bit19_swizzling 1 byte
$Platform2_Ch1_Bit20_swizzling 1 byte
$Platform2_Ch1_Bit21_swizzling 1 byte
$Platform2_Ch1_Bit22_swizzling 1 byte
$Platform2_Ch1_Bit23_swizzling 1 byte
$Platform2_Ch1_Bit24_swizzling 1 byte
$Platform2_Ch1_Bit25_swizzling 1 byte
$Platform2_Ch1_Bit26_swizzling 1 byte
$Platform2_Ch1_Bit27_swizzling 1 byte
$Platform2_Ch1_Bit28_swizzling 1 byte
$Platform2_Ch1_Bit29_swizzling 1 byte
$Platform2_Ch1_Bit30_swizzling 1 byte
$Platform2_Ch1_Bit31_swizzling 1 byte

// Ch2Dimm2DunitMapping 32 bytes
$Platform2_Ch2_Bit00_swizzling 1 byte
$Platform2_Ch2_Bit01_swizzling 1 byte
$Platform2_Ch2_Bit02_swizzling 1 byte
$Platform2_Ch2_Bit03_swizzling 1 byte
$Platform2_Ch2_Bit04_swizzling 1 byte
$Platform2_Ch2_Bit05_swizzling 1 byte
$Platform2_Ch2_Bit06_swizzling 1 byte
$Platform2_Ch2_Bit07_swizzling 1 byte
$Platform2_Ch2_Bit08_swizzling 1 byte
$Platform2_Ch2_Bit09_swizzling 1 byte
$Platform2_Ch2_Bit10_swizzling 1 byte
$Platform2_Ch2_Bit11_swizzling 1 byte
$Platform2_Ch2_Bit12_swizzling 1 byte
$Platform2_Ch2_Bit13_swizzling 1 byte
$Platform2_Ch2_Bit14_swizzling 1 byte
$Platform2_Ch2_Bit15_swizzling 1 byte
$Platform2_Ch2_Bit16_swizzling 1 byte
$Platform2_Ch2_Bit17_swizzling 1 byte
$Platform2_Ch2_Bit18_swizzling 1 byte
$Platform2_Ch2_Bit19_swizzling 1 byte
$Platform2_Ch2_Bit20_swizzling 1 byte
$Platform2_Ch2_Bit21_swizzling 1 byte
$Platform2_Ch2_Bit22_swizzling 1 byte
$Platform2_Ch2_Bit23_swizzling 1 byte
$Platform2_Ch2_Bit24_swizzling 1 byte
$Platform2_Ch2_Bit25_swizzling 1 byte
$Platform2_Ch2_Bit26_swizzling 1 byte
$Platform2_Ch2_Bit27_swizzling 1 byte
$Platform2_Ch2_Bit28_swizzling 1 byte
$Platform2_Ch2_Bit29_swizzling 1 byte
$Platform2_Ch2_Bit30_swizzling 1 byte
$Platform2_Ch2_Bit31_swizzling 1 byte

// Ch3Dimm2DunitMapping 32 bytes
$Platform2_Ch3_Bit00_swizzling 1 byte
$Platform2_Ch3_Bit01_swizzling 1 byte
$Platform2_Ch3_Bit02_swizzling 1 byte
$Platform2_Ch3_Bit03_swizzling 1 byte
$Platform2_Ch3_Bit04_swizzling 1 byte
$Platform2_Ch3_Bit05_swizzling 1 byte
$Platform2_Ch3_Bit06_swizzling 1 byte
$Platform2_Ch3_Bit07_swizzling 1 byte
$Platform2_Ch3_Bit08_swizzling 1 byte
$Platform2_Ch3_Bit09_swizzling 1 byte
$Platform2_Ch3_Bit10_swizzling 1 byte
$Platform2_Ch3_Bit11_swizzling 1 byte
$Platform2_Ch3_Bit12_swizzling 1 byte
$Platform2_Ch3_Bit13_swizzling 1 byte
$Platform2_Ch3_Bit14_swizzling 1 byte
$Platform2_Ch3_Bit15_swizzling 1 byte
$Platform2_Ch3_Bit16_swizzling 1 byte
$Platform2_Ch3_Bit17_swizzling 1 byte
$Platform2_Ch3_Bit18_swizzling 1 byte
$Platform2_Ch3_Bit19_swizzling 1 byte
$Platform2_Ch3_Bit20_swizzling 1 byte
$Platform2_Ch3_Bit21_swizzling 1 byte
$Platform2_Ch3_Bit22_swizzling 1 byte
$Platform2_Ch3_Bit23_swizzling 1 byte
$Platform2_Ch3_Bit24_swizzling 1 byte
$Platform2_Ch3_Bit25_swizzling 1 byte
$Platform2_Ch3_Bit26_swizzling 1 byte
$Platform2_Ch3_Bit27_swizzling 1 byte
$Platform2_Ch3_Bit28_swizzling 1 byte
$Platform2_Ch3_Bit29_swizzling 1 byte
$Platform2_Ch3_Bit30_swizzling 1 byte
$Platform2_Ch3_Bit31_swizzling 1 byte
SKIP 14 bytes

// DRAM Config Platform 3: IOTG ECC
$Platform3_Package          1 byte
$Platform3_Profile          1 byte
$Platform3_MemoryDown       1 byte
$Platform3_DDR3LPageSize    1 byte
$Platform3_DDR3LASR         1 byte
$Platform3_ScramblerSupport 1 byte
$Platform3_ChannelHashMask  2 bytes
$Platform3_SliceHashMask    2 bytes
$Platform3_InterleavedMode  1 byte
$Platform3_ChannelsSlicesEnable 1 byte
$Platform3_MinRefRate2xEnable   1 byte
$Platform3_DualRankSupportEnable  1 byte
$Platform3_DisableFastBoot  1 byte
$Platform3_RmtMode          1 byte
$Platform3_RmtCheckRun      1 byte
$Platform3_RmtMarginCheckScaleHighThreshold 2 bytes
$Platform3_MemorySizeLimit  2 bytes
$Platform3_LowMemoryMaxValue  2 bytes
$Platform3_HighMemoryMaxValue 2 bytes
$Platform3_DIMM0SPDAddress  1 byte
$Platform3_DIMM1SPDAddress  1 byte
$Platform3_Ch0_RankEnable   1 byte
$Platform3_Ch0_DeviceWidth  1 byte
$Platform3_Ch0_DramDensity  1 byte
$Platform3_Ch0_Option       1 byte
$Platform3_Ch0_OdtConfig     1 byte
$Platform3_Ch0_TristateClk1  1 byte
$Platform3_Ch0_Mode2N        1 byte
$Platform3_Ch0_OdtLevels     1 byte
$Platform3_Ch1_RankEnable   1 byte
$Platform3_Ch1_DeviceWidth  1 byte
$Platform3_Ch1_DramDensity  1 byte
$Platform3_Ch1_Option       1 byte
$Platform3_Ch1_OdtConfig     1 byte
$Platform3_Ch1_TristateClk1  1 byte
$Platform3_Ch1_Mode2N        1 byte
$Platform3_Ch1_OdtLevels     1 byte
$Platform3_Ch2_RankEnable   1 byte
$Platform3_Ch2_DeviceWidth  1 byte
$Platform3_Ch2_DramDensity  1 byte
$Platform3_Ch2_Option       1 byte
$Platform3_Ch2_OdtConfig     1 byte
$Platform3_Ch2_TristateClk1  1 byte
$Platform3_Ch2_Mode2N        1 byte
$Platform3_Ch2_OdtLevels     1 byte
$Platform3_Ch3_RankEnable   1 byte
$Platform3_Ch3_DeviceWidth  1 byte
$Platform3_Ch3_DramDensity  1 byte
$Platform3_Ch3_Option       1 byte
$Platform3_Ch3_OdtConfig     1 byte
$Platform3_Ch3_TristateClk1  1 byte
$Platform3_Ch3_Mode2N        1 byte
$Platform3_Ch3_OdtLevels     1 byte
// Ch0Dimm2DunitMapping 32 bytes
$Platform3_Ch0_Bit00_swizzling 1 byte
$Platform3_Ch0_Bit01_swizzling 1 byte
$Platform3_Ch0_Bit02_swizzling 1 byte
$Platform3_Ch0_Bit03_swizzling 1 byte
$Platform3_Ch0_Bit04_swizzling 1 byte
$Platform3_Ch0_Bit05_swizzling 1 byte
$Platform3_Ch0_Bit06_swizzling 1 byte
$Platform3_Ch0_Bit07_swizzling 1 byte
$Platform3_Ch0_Bit08_swizzling 1 byte
$Platform3_Ch0_Bit09_swizzling 1 byte
$Platform3_Ch0_Bit10_swizzling 1 byte
$Platform3_Ch0_Bit11_swizzling 1 byte
$Platform3_Ch0_Bit12_swizzling 1 byte
$Platform3_Ch0_Bit13_swizzling 1 byte
$Platform3_Ch0_Bit14_swizzling 1 byte
$Platform3_Ch0_Bit15_swizzling 1 byte
$Platform3_Ch0_Bit16_swizzling 1 byte
$Platform3_Ch0_Bit17_swizzling 1 byte
$Platform3_Ch0_Bit18_swizzling 1 byte
$Platform3_Ch0_Bit19_swizzling 1 byte
$Platform3_Ch0_Bit20_swizzling 1 byte
$Platform3_Ch0_Bit21_swizzling 1 byte
$Platform3_Ch0_Bit22_swizzling 1 byte
$Platform3_Ch0_Bit23_swizzling 1 byte
$Platform3_Ch0_Bit24_swizzling 1 byte
$Platform3_Ch0_Bit25_swizzling 1 byte
$Platform3_Ch0_Bit26_swizzling 1 byte
$Platform3_Ch0_Bit27_swizzling 1 byte
$Platform3_Ch0_Bit28_swizzling 1 byte
$Platform3_Ch0_Bit29_swizzling 1 byte
$Platform3_Ch0_Bit30_swizzling 1 byte
$Platform3_Ch0_Bit31_swizzling 1 byte

// Ch1Dimm2DunitMapping 32 bytes
$Platform3_Ch1_Bit00_swizzling 1 byte
$Platform3_Ch1_Bit01_swizzling 1 byte
$Platform3_Ch1_Bit02_swizzling 1 byte
$Platform3_Ch1_Bit03_swizzling 1 byte
$Platform3_Ch1_Bit04_swizzling 1 byte
$Platform3_Ch1_Bit05_swizzling 1 byte
$Platform3_Ch1_Bit06_swizzling 1 byte
$Platform3_Ch1_Bit07_swizzling 1 byte
$Platform3_Ch1_Bit08_swizzling 1 byte
$Platform3_Ch1_Bit09_swizzling 1 byte
$Platform3_Ch1_Bit10_swizzling 1 byte
$Platform3_Ch1_Bit11_swizzling 1 byte
$Platform3_Ch1_Bit12_swizzling 1 byte
$Platform3_Ch1_Bit13_swizzling 1 byte
$Platform3_Ch1_Bit14_swizzling 1 byte
$Platform3_Ch1_Bit15_swizzling 1 byte
$Platform3_Ch1_Bit16_swizzling 1 byte
$Platform3_Ch1_Bit17_swizzling 1 byte
$Platform3_Ch1_Bit18_swizzling 1 byte
$Platform3_Ch1_Bit19_swizzling 1 byte
$Platform3_Ch1_Bit20_swizzling 1 byte
$Platform3_Ch1_Bit21_swizzling 1 byte
$Platform3_Ch1_Bit22_swizzling 1 byte
$Platform3_Ch1_Bit23_swizzling 1 byte
$Platform3_Ch1_Bit24_swizzling 1 byte
$Platform3_Ch1_Bit25_swizzling 1 byte
$Platform3_Ch1_Bit26_swizzling 1 byte
$Platform3_Ch1_Bit27_swizzling 1 byte
$Platform3_Ch1_Bit28_swizzling 1 byte
$Platform3_Ch1_Bit29_swizzling 1 byte
$Platform3_Ch1_Bit30_swizzling 1 byte
$Platform3_Ch1_Bit31_swizzling 1 byte

// Ch2Dimm2DunitMapping 32 bytes
$Platform3_Ch2_Bit00_swizzling 1 byte
$Platform3_Ch2_Bit01_swizzling 1 byte
$Platform3_Ch2_Bit02_swizzling 1 byte
$Platform3_Ch2_Bit03_swizzling 1 byte
$Platform3_Ch2_Bit04_swizzling 1 byte
$Platform3_Ch2_Bit05_swizzling 1 byte
$Platform3_Ch2_Bit06_swizzling 1 byte
$Platform3_Ch2_Bit07_swizzling 1 byte
$Platform3_Ch2_Bit08_swizzling 1 byte
$Platform3_Ch2_Bit09_swizzling 1 byte
$Platform3_Ch2_Bit10_swizzling 1 byte
$Platform3_Ch2_Bit11_swizzling 1 byte
$Platform3_Ch2_Bit12_swizzling 1 byte
$Platform3_Ch2_Bit13_swizzling 1 byte
$Platform3_Ch2_Bit14_swizzling 1 byte
$Platform3_Ch2_Bit15_swizzling 1 byte
$Platform3_Ch2_Bit16_swizzling 1 byte
$Platform3_Ch2_Bit17_swizzling 1 byte
$Platform3_Ch2_Bit18_swizzling 1 byte
$Platform3_Ch2_Bit19_swizzling 1 byte
$Platform3_Ch2_Bit20_swizzling 1 byte
$Platform3_Ch2_Bit21_swizzling 1 byte
$Platform3_Ch2_Bit22_swizzling 1 byte
$Platform3_Ch2_Bit23_swizzling 1 byte
$Platform3_Ch2_Bit24_swizzling 1 byte
$Platform3_Ch2_Bit25_swizzling 1 byte
$Platform3_Ch2_Bit26_swizzling 1 byte
$Platform3_Ch2_Bit27_swizzling 1 byte
$Platform3_Ch2_Bit28_swizzling 1 byte
$Platform3_Ch2_Bit29_swizzling 1 byte
$Platform3_Ch2_Bit30_swizzling 1 byte
$Platform3_Ch2_Bit31_swizzling 1 byte

// Ch3Dimm2DunitMapping 32 bytes
$Platform3_Ch3_Bit00_swizzling 1 byte
$Platform3_Ch3_Bit01_swizzling 1 byte
$Platform3_Ch3_Bit02_swizzling 1 byte
$Platform3_Ch3_Bit03_swizzling 1 byte
$Platform3_Ch3_Bit04_swizzling 1 byte
$Platform3_Ch3_Bit05_swizzling 1 byte
$Platform3_Ch3_Bit06_swizzling 1 byte
$Platform3_Ch3_Bit07_swizzling 1 byte
$Platform3_Ch3_Bit08_swizzling 1 byte
$Platform3_Ch3_Bit09_swizzling 1 byte
$Platform3_Ch3_Bit10_swizzling 1 byte
$Platform3_Ch3_Bit11_swizzling 1 byte
$Platform3_Ch3_Bit12_swizzling 1 byte
$Platform3_Ch3_Bit13_swizzling 1 byte
$Platform3_Ch3_Bit14_swizzling 1 byte
$Platform3_Ch3_Bit15_swizzling 1 byte
$Platform3_Ch3_Bit16_swizzling 1 byte
$Platform3_Ch3_Bit17_swizzling 1 byte
$Platform3_Ch3_Bit18_swizzling 1 byte
$Platform3_Ch3_Bit19_swizzling 1 byte
$Platform3_Ch3_Bit20_swizzling 1 byte
$Platform3_Ch3_Bit21_swizzling 1 byte
$Platform3_Ch3_Bit22_swizzling 1 byte
$Platform3_Ch3_Bit23_swizzling 1 byte
$Platform3_Ch3_Bit24_swizzling 1 byte
$Platform3_Ch3_Bit25_swizzling 1 byte
$Platform3_Ch3_Bit26_swizzling 1 byte
$Platform3_Ch3_Bit27_swizzling 1 byte
$Platform3_Ch3_Bit28_swizzling 1 byte
$Platform3_Ch3_Bit29_swizzling 1 byte
$Platform3_Ch3_Bit30_swizzling 1 byte
$Platform3_Ch3_Bit31_swizzling 1 byte
SKIP 14 bytes

// DRAM Config Platform 4: IOTG LP4
$Platform4_Package          1 byte
$Platform4_Profile          1 byte
$Platform4_MemoryDown       1 byte
$Platform4_DDR3LPageSize    1 byte
$Platform4_DDR3LASR         1 byte
$Platform4_ScramblerSupport 1 byte
$Platform4_ChannelHashMask  2 bytes
$Platform4_SliceHashMask    2 bytes
$Platform4_InterleavedMode  1 byte
$Platform4_ChannelsSlicesEnable 1 byte
$Platform4_MinRefRate2xEnable   1 byte
$Platform4_DualRankSupportEnable  1 byte
$Platform4_DisableFastBoot  1 byte
$Platform4_RmtMode          1 byte
$Platform4_RmtCheckRun      1 byte
$Platform4_RmtMarginCheckScaleHighThreshold 2 bytes
$Platform4_MemorySizeLimit  2 bytes
$Platform4_LowMemoryMaxValue  2 bytes
$Platform4_HighMemoryMaxValue 2 bytes
$Platform4_DIMM0SPDAddress  1 byte
$Platform4_DIMM1SPDAddress  1 byte
$Platform4_Ch0_RankEnable   1 byte
$Platform4_Ch0_DeviceWidth  1 byte
$Platform4_Ch0_DramDensity  1 byte
$Platform4_Ch0_Option       1 byte
$Platform4_Ch0_OdtConfig     1 byte
$Platform4_Ch0_TristateClk1  1 byte
$Platform4_Ch0_Mode2N        1 byte
$Platform4_Ch0_OdtLevels     1 byte
$Platform4_Ch1_RankEnable   1 byte
$Platform4_Ch1_DeviceWidth  1 byte
$Platform4_Ch1_DramDensity  1 byte
$Platform4_Ch1_Option       1 byte
$Platform4_Ch1_OdtConfig     1 byte
$Platform4_Ch1_TristateClk1  1 byte
$Platform4_Ch1_Mode2N        1 byte
$Platform4_Ch1_OdtLevels     1 byte
$Platform4_Ch2_RankEnable   1 byte
$Platform4_Ch2_DeviceWidth  1 byte
$Platform4_Ch2_DramDensity  1 byte
$Platform4_Ch2_Option       1 byte
$Platform4_Ch2_OdtConfig     1 byte
$Platform4_Ch2_TristateClk1  1 byte
$Platform4_Ch2_Mode2N        1 byte
$Platform4_Ch2_OdtLevels     1 byte
$Platform4_Ch3_RankEnable   1 byte
$Platform4_Ch3_DeviceWidth  1 byte
$Platform4_Ch3_DramDensity  1 byte
$Platform4_Ch3_Option       1 byte
$Platform4_Ch3_OdtConfig     1 byte
$Platform4_Ch3_TristateClk1  1 byte
$Platform4_Ch3_Mode2N        1 byte
$Platform4_Ch3_OdtLevels     1 byte
// Ch0Dimm2DunitMapping 32 bytes
$Platform4_Ch0_Bit00_swizzling 1 byte
$Platform4_Ch0_Bit01_swizzling 1 byte
$Platform4_Ch0_Bit02_swizzling 1 byte
$Platform4_Ch0_Bit03_swizzling 1 byte
$Platform4_Ch0_Bit04_swizzling 1 byte
$Platform4_Ch0_Bit05_swizzling 1 byte
$Platform4_Ch0_Bit06_swizzling 1 byte
$Platform4_Ch0_Bit07_swizzling 1 byte
$Platform4_Ch0_Bit08_swizzling 1 byte
$Platform4_Ch0_Bit09_swizzling 1 byte
$Platform4_Ch0_Bit10_swizzling 1 byte
$Platform4_Ch0_Bit11_swizzling 1 byte
$Platform4_Ch0_Bit12_swizzling 1 byte
$Platform4_Ch0_Bit13_swizzling 1 byte
$Platform4_Ch0_Bit14_swizzling 1 byte
$Platform4_Ch0_Bit15_swizzling 1 byte
$Platform4_Ch0_Bit16_swizzling 1 byte
$Platform4_Ch0_Bit17_swizzling 1 byte
$Platform4_Ch0_Bit18_swizzling 1 byte
$Platform4_Ch0_Bit19_swizzling 1 byte
$Platform4_Ch0_Bit20_swizzling 1 byte
$Platform4_Ch0_Bit21_swizzling 1 byte
$Platform4_Ch0_Bit22_swizzling 1 byte
$Platform4_Ch0_Bit23_swizzling 1 byte
$Platform4_Ch0_Bit24_swizzling 1 byte
$Platform4_Ch0_Bit25_swizzling 1 byte
$Platform4_Ch0_Bit26_swizzling 1 byte
$Platform4_Ch0_Bit27_swizzling 1 byte
$Platform4_Ch0_Bit28_swizzling 1 byte
$Platform4_Ch0_Bit29_swizzling 1 byte
$Platform4_Ch0_Bit30_swizzling 1 byte
$Platform4_Ch0_Bit31_swizzling 1 byte

// Ch1Dimm2DunitMapping 32 bytes
$Platform4_Ch1_Bit00_swizzling 1 byte
$Platform4_Ch1_Bit01_swizzling 1 byte
$Platform4_Ch1_Bit02_swizzling 1 byte
$Platform4_Ch1_Bit03_swizzling 1 byte
$Platform4_Ch1_Bit04_swizzling 1 byte
$Platform4_Ch1_Bit05_swizzling 1 byte
$Platform4_Ch1_Bit06_swizzling 1 byte
$Platform4_Ch1_Bit07_swizzling 1 byte
$Platform4_Ch1_Bit08_swizzling 1 byte
$Platform4_Ch1_Bit09_swizzling 1 byte
$Platform4_Ch1_Bit10_swizzling 1 byte
$Platform4_Ch1_Bit11_swizzling 1 byte
$Platform4_Ch1_Bit12_swizzling 1 byte
$Platform4_Ch1_Bit13_swizzling 1 byte
$Platform4_Ch1_Bit14_swizzling 1 byte
$Platform4_Ch1_Bit15_swizzling 1 byte
$Platform4_Ch1_Bit16_swizzling 1 byte
$Platform4_Ch1_Bit17_swizzling 1 byte
$Platform4_Ch1_Bit18_swizzling 1 byte
$Platform4_Ch1_Bit19_swizzling 1 byte
$Platform4_Ch1_Bit20_swizzling 1 byte
$Platform4_Ch1_Bit21_swizzling 1 byte
$Platform4_Ch1_Bit22_swizzling 1 byte
$Platform4_Ch1_Bit23_swizzling 1 byte
$Platform4_Ch1_Bit24_swizzling 1 byte
$Platform4_Ch1_Bit25_swizzling 1 byte
$Platform4_Ch1_Bit26_swizzling 1 byte
$Platform4_Ch1_Bit27_swizzling 1 byte
$Platform4_Ch1_Bit28_swizzling 1 byte
$Platform4_Ch1_Bit29_swizzling 1 byte
$Platform4_Ch1_Bit30_swizzling 1 byte
$Platform4_Ch1_Bit31_swizzling 1 byte

// Ch2Dimm2DunitMapping 32 bytes
$Platform4_Ch2_Bit00_swizzling 1 byte
$Platform4_Ch2_Bit01_swizzling 1 byte
$Platform4_Ch2_Bit02_swizzling 1 byte
$Platform4_Ch2_Bit03_swizzling 1 byte
$Platform4_Ch2_Bit04_swizzling 1 byte
$Platform4_Ch2_Bit05_swizzling 1 byte
$Platform4_Ch2_Bit06_swizzling 1 byte
$Platform4_Ch2_Bit07_swizzling 1 byte
$Platform4_Ch2_Bit08_swizzling 1 byte
$Platform4_Ch2_Bit09_swizzling 1 byte
$Platform4_Ch2_Bit10_swizzling 1 byte
$Platform4_Ch2_Bit11_swizzling 1 byte
$Platform4_Ch2_Bit12_swizzling 1 byte
$Platform4_Ch2_Bit13_swizzling 1 byte
$Platform4_Ch2_Bit14_swizzling 1 byte
$Platform4_Ch2_Bit15_swizzling 1 byte
$Platform4_Ch2_Bit16_swizzling 1 byte
$Platform4_Ch2_Bit17_swizzling 1 byte
$Platform4_Ch2_Bit18_swizzling 1 byte
$Platform4_Ch2_Bit19_swizzling 1 byte
$Platform4_Ch2_Bit20_swizzling 1 byte
$Platform4_Ch2_Bit21_swizzling 1 byte
$Platform4_Ch2_Bit22_swizzling 1 byte
$Platform4_Ch2_Bit23_swizzling 1 byte
$Platform4_Ch2_Bit24_swizzling 1 byte
$Platform4_Ch2_Bit25_swizzling 1 byte
$Platform4_Ch2_Bit26_swizzling 1 byte
$Platform4_Ch2_Bit27_swizzling 1 byte
$Platform4_Ch2_Bit28_swizzling 1 byte
$Platform4_Ch2_Bit29_swizzling 1 byte
$Platform4_Ch2_Bit30_swizzling 1 byte
$Platform4_Ch2_Bit31_swizzling 1 byte

// Ch3Dimm2DunitMapping 32 bytes
$Platform4_Ch3_Bit00_swizzling 1 byte
$Platform4_Ch3_Bit01_swizzling 1 byte
$Platform4_Ch3_Bit02_swizzling 1 byte
$Platform4_Ch3_Bit03_swizzling 1 byte
$Platform4_Ch3_Bit04_swizzling 1 byte
$Platform4_Ch3_Bit05_swizzling 1 byte
$Platform4_Ch3_Bit06_swizzling 1 byte
$Platform4_Ch3_Bit07_swizzling 1 byte
$Platform4_Ch3_Bit08_swizzling 1 byte
$Platform4_Ch3_Bit09_swizzling 1 byte
$Platform4_Ch3_Bit10_swizzling 1 byte
$Platform4_Ch3_Bit11_swizzling 1 byte
$Platform4_Ch3_Bit12_swizzling 1 byte
$Platform4_Ch3_Bit13_swizzling 1 byte
$Platform4_Ch3_Bit14_swizzling 1 byte
$Platform4_Ch3_Bit15_swizzling 1 byte
$Platform4_Ch3_Bit16_swizzling 1 byte
$Platform4_Ch3_Bit17_swizzling 1 byte
$Platform4_Ch3_Bit18_swizzling 1 byte
$Platform4_Ch3_Bit19_swizzling 1 byte
$Platform4_Ch3_Bit20_swizzling 1 byte
$Platform4_Ch3_Bit21_swizzling 1 byte
$Platform4_Ch3_Bit22_swizzling 1 byte
$Platform4_Ch3_Bit23_swizzling 1 byte
$Platform4_Ch3_Bit24_swizzling 1 byte
$Platform4_Ch3_Bit25_swizzling 1 byte
$Platform4_Ch3_Bit26_swizzling 1 byte
$Platform4_Ch3_Bit27_swizzling 1 byte
$Platform4_Ch3_Bit28_swizzling 1 byte
$Platform4_Ch3_Bit29_swizzling 1 byte
$Platform4_Ch3_Bit30_swizzling 1 byte
$Platform4_Ch3_Bit31_swizzling 1 byte
SKIP 14 bytes

// DRAM Config Platform 5: APL RVP1
$Platform5_Package          1 byte
$Platform5_Profile          1 byte
$Platform5_MemoryDown       1 byte
$Platform5_DDR3LPageSize    1 byte
$Platform5_DDR3LASR         1 byte
$Platform5_ScramblerSupport 1 byte
$Platform5_ChannelHashMask  2 bytes
$Platform5_SliceHashMask    2 bytes
$Platform5_InterleavedMode  1 byte
$Platform5_ChannelsSlicesEnable 1 byte
$Platform5_MinRefRate2xEnable   1 byte
$Platform5_DualRankSupportEnable  1 byte
$Platform5_DisableFastBoot  1 byte
$Platform5_RmtMode          1 byte
$Platform5_RmtCheckRun      1 byte
$Platform5_RmtMarginCheckScaleHighThreshold 2 bytes
$Platform5_MemorySizeLimit  2 bytes
$Platform5_LowMemoryMaxValue  2 bytes
$Platform5_HighMemoryMaxValue 2 bytes
$Platform5_DIMM0SPDAddress  1 byte
$Platform5_DIMM1SPDAddress  1 byte
$Platform5_Ch0_RankEnable   1 byte
$Platform5_Ch0_DeviceWidth  1 byte
$Platform5_Ch0_DramDensity  1 byte
$Platform5_Ch0_Option       1 byte
$Platform5_Ch0_OdtConfig     1 byte
$Platform5_Ch0_TristateClk1  1 byte
$Platform5_Ch0_Mode2N        1 byte
$Platform5_Ch0_OdtLevels     1 byte
$Platform5_Ch1_RankEnable   1 byte
$Platform5_Ch1_DeviceWidth  1 byte
$Platform5_Ch1_DramDensity  1 byte
$Platform5_Ch1_Option       1 byte
$Platform5_Ch1_OdtConfig     1 byte
$Platform5_Ch1_TristateClk1  1 byte
$Platform5_Ch1_Mode2N        1 byte
$Platform5_Ch1_OdtLevels     1 byte
$Platform5_Ch2_RankEnable   1 byte
$Platform5_Ch2_DeviceWidth  1 byte
$Platform5_Ch2_DramDensity  1 byte
$Platform5_Ch2_Option       1 byte
$Platform5_Ch2_OdtConfig     1 byte
$Platform5_Ch2_TristateClk1  1 byte
$Platform5_Ch2_Mode2N        1 byte
$Platform5_Ch2_OdtLevels     1 byte
$Platform5_Ch3_RankEnable   1 byte
$Platform5_Ch3_DeviceWidth  1 byte
$Platform5_Ch3_DramDensity  1 byte
$Platform5_Ch3_Option       1 byte
$Platform5_Ch3_OdtConfig     1 byte
$Platform5_Ch3_TristateClk1  1 byte
$Platform5_Ch3_Mode2N        1 byte
$Platform5_Ch3_OdtLevels     1 byte
// Ch0Dimm2DunitMapping 32 bytes
$Platform5_Ch0_Bit00_swizzling 1 byte
$Platform5_Ch0_Bit01_swizzling 1 byte
$Platform5_Ch0_Bit02_swizzling 1 byte
$Platform5_Ch0_Bit03_swizzling 1 byte
$Platform5_Ch0_Bit04_swizzling 1 byte
$Platform5_Ch0_Bit05_swizzling 1 byte
$Platform5_Ch0_Bit06_swizzling 1 byte
$Platform5_Ch0_Bit07_swizzling 1 byte
$Platform5_Ch0_Bit08_swizzling 1 byte
$Platform5_Ch0_Bit09_swizzling 1 byte
$Platform5_Ch0_Bit10_swizzling 1 byte
$Platform5_Ch0_Bit11_swizzling 1 byte
$Platform5_Ch0_Bit12_swizzling 1 byte
$Platform5_Ch0_Bit13_swizzling 1 byte
$Platform5_Ch0_Bit14_swizzling 1 byte
$Platform5_Ch0_Bit15_swizzling 1 byte
$Platform5_Ch0_Bit16_swizzling 1 byte
$Platform5_Ch0_Bit17_swizzling 1 byte
$Platform5_Ch0_Bit18_swizzling 1 byte
$Platform5_Ch0_Bit19_swizzling 1 byte
$Platform5_Ch0_Bit20_swizzling 1 byte
$Platform5_Ch0_Bit21_swizzling 1 byte
$Platform5_Ch0_Bit22_swizzling 1 byte
$Platform5_Ch0_Bit23_swizzling 1 byte
$Platform5_Ch0_Bit24_swizzling 1 byte
$Platform5_Ch0_Bit25_swizzling 1 byte
$Platform5_Ch0_Bit26_swizzling 1 byte
$Platform5_Ch0_Bit27_swizzling 1 byte
$Platform5_Ch0_Bit28_swizzling 1 byte
$Platform5_Ch0_Bit29_swizzling 1 byte
$Platform5_Ch0_Bit30_swizzling 1 byte
$Platform5_Ch0_Bit31_swizzling 1 byte

// Ch1Dimm2DunitMapping 32 bytes
$Platform5_Ch1_Bit00_swizzling 1 byte
$Platform5_Ch1_Bit01_swizzling 1 byte
$Platform5_Ch1_Bit02_swizzling 1 byte
$Platform5_Ch1_Bit03_swizzling 1 byte
$Platform5_Ch1_Bit04_swizzling 1 byte
$Platform5_Ch1_Bit05_swizzling 1 byte
$Platform5_Ch1_Bit06_swizzling 1 byte
$Platform5_Ch1_Bit07_swizzling 1 byte
$Platform5_Ch1_Bit08_swizzling 1 byte
$Platform5_Ch1_Bit09_swizzling 1 byte
$Platform5_Ch1_Bit10_swizzling 1 byte
$Platform5_Ch1_Bit11_swizzling 1 byte
$Platform5_Ch1_Bit12_swizzling 1 byte
$Platform5_Ch1_Bit13_swizzling 1 byte
$Platform5_Ch1_Bit14_swizzling 1 byte
$Platform5_Ch1_Bit15_swizzling 1 byte
$Platform5_Ch1_Bit16_swizzling 1 byte
$Platform5_Ch1_Bit17_swizzling 1 byte
$Platform5_Ch1_Bit18_swizzling 1 byte
$Platform5_Ch1_Bit19_swizzling 1 byte
$Platform5_Ch1_Bit20_swizzling 1 byte
$Platform5_Ch1_Bit21_swizzling 1 byte
$Platform5_Ch1_Bit22_swizzling 1 byte
$Platform5_Ch1_Bit23_swizzling 1 byte
$Platform5_Ch1_Bit24_swizzling 1 byte
$Platform5_Ch1_Bit25_swizzling 1 byte
$Platform5_Ch1_Bit26_swizzling 1 byte
$Platform5_Ch1_Bit27_swizzling 1 byte
$Platform5_Ch1_Bit28_swizzling 1 byte
$Platform5_Ch1_Bit29_swizzling 1 byte
$Platform5_Ch1_Bit30_swizzling 1 byte
$Platform5_Ch1_Bit31_swizzling 1 byte

// Ch2Dimm2DunitMapping 32 bytes
$Platform5_Ch2_Bit00_swizzling 1 byte
$Platform5_Ch2_Bit01_swizzling 1 byte
$Platform5_Ch2_Bit02_swizzling 1 byte
$Platform5_Ch2_Bit03_swizzling 1 byte
$Platform5_Ch2_Bit04_swizzling 1 byte
$Platform5_Ch2_Bit05_swizzling 1 byte
$Platform5_Ch2_Bit06_swizzling 1 byte
$Platform5_Ch2_Bit07_swizzling 1 byte
$Platform5_Ch2_Bit08_swizzling 1 byte
$Platform5_Ch2_Bit09_swizzling 1 byte
$Platform5_Ch2_Bit10_swizzling 1 byte
$Platform5_Ch2_Bit11_swizzling 1 byte
$Platform5_Ch2_Bit12_swizzling 1 byte
$Platform5_Ch2_Bit13_swizzling 1 byte
$Platform5_Ch2_Bit14_swizzling 1 byte
$Platform5_Ch2_Bit15_swizzling 1 byte
$Platform5_Ch2_Bit16_swizzling 1 byte
$Platform5_Ch2_Bit17_swizzling 1 byte
$Platform5_Ch2_Bit18_swizzling 1 byte
$Platform5_Ch2_Bit19_swizzling 1 byte
$Platform5_Ch2_Bit20_swizzling 1 byte
$Platform5_Ch2_Bit21_swizzling 1 byte
$Platform5_Ch2_Bit22_swizzling 1 byte
$Platform5_Ch2_Bit23_swizzling 1 byte
$Platform5_Ch2_Bit24_swizzling 1 byte
$Platform5_Ch2_Bit25_swizzling 1 byte
$Platform5_Ch2_Bit26_swizzling 1 byte
$Platform5_Ch2_Bit27_swizzling 1 byte
$Platform5_Ch2_Bit28_swizzling 1 byte
$Platform5_Ch2_Bit29_swizzling 1 byte
$Platform5_Ch2_Bit30_swizzling 1 byte
$Platform5_Ch2_Bit31_swizzling 1 byte

// Ch3Dimm2DunitMapping 32 bytes
$Platform5_Ch3_Bit00_swizzling 1 byte
$Platform5_Ch3_Bit01_swizzling 1 byte
$Platform5_Ch3_Bit02_swizzling 1 byte
$Platform5_Ch3_Bit03_swizzling 1 byte
$Platform5_Ch3_Bit04_swizzling 1 byte
$Platform5_Ch3_Bit05_swizzling 1 byte
$Platform5_Ch3_Bit06_swizzling 1 byte
$Platform5_Ch3_Bit07_swizzling 1 byte
$Platform5_Ch3_Bit08_swizzling 1 byte
$Platform5_Ch3_Bit09_swizzling 1 byte
$Platform5_Ch3_Bit10_swizzling 1 byte
$Platform5_Ch3_Bit11_swizzling 1 byte
$Platform5_Ch3_Bit12_swizzling 1 byte
$Platform5_Ch3_Bit13_swizzling 1 byte
$Platform5_Ch3_Bit14_swizzling 1 byte
$Platform5_Ch3_Bit15_swizzling 1 byte
$Platform5_Ch3_Bit16_swizzling 1 byte
$Platform5_Ch3_Bit17_swizzling 1 byte
$Platform5_Ch3_Bit18_swizzling 1 byte
$Platform5_Ch3_Bit19_swizzling 1 byte
$Platform5_Ch3_Bit20_swizzling 1 byte
$Platform5_Ch3_Bit21_swizzling 1 byte
$Platform5_Ch3_Bit22_swizzling 1 byte
$Platform5_Ch3_Bit23_swizzling 1 byte
$Platform5_Ch3_Bit24_swizzling 1 byte
$Platform5_Ch3_Bit25_swizzling 1 byte
$Platform5_Ch3_Bit26_swizzling 1 byte
$Platform5_Ch3_Bit27_swizzling 1 byte
$Platform5_Ch3_Bit28_swizzling 1 byte
$Platform5_Ch3_Bit29_swizzling 1 byte
$Platform5_Ch3_Bit30_swizzling 1 byte
$Platform5_Ch3_Bit31_swizzling 1 byte
SKIP 14 bytes

SKIP              2 bytes

SKIP              3012 bytes
// IafwSmipFooter
SKIP              5 bytes
EndStruct

/**************************************************************************
	List definition section
**************************************************************************/
List &PackageList
	Selection 0 , "CA Mapping 0"
	Selection 1 , "CA Mapping 1"
	Selection 2 , "CA Mapping 2"
	Selection 3 , "CA Mapping 3"
EndList

List &MemoryDownList
	Selection 0 , "No Memory Down (SODIMM)"
	Selection 1 , "Memory Down on MB"
	Selection 2 , "CH0 = Memory Down; CH1 = SODIMM (For DDR3L Only)"
	Selection 3 , "CH0 = SODIMM; CH1 = Memory Down (For DDR3L Only)"
	Selection 4 , "1x32 LPDDR4 Config"
  Selection 5 , "ECC Memory down"
EndList

List &ProfileList
	Selection 0x4 , "LPDDR3_1333_10_12_12"
	Selection 0x5 , "LPDDR3_1600_12_15_15"
	Selection 0x6 , "LPDDR3_1866_14_17_17"
	Selection 0x9 , "LPDDR4_1600_14_15_15"
	Selection 0xA , "LPDDR4_2133_20_20_20"
	Selection 0xB , "LPDDR4_2400_24_22_22"
	Selection 0xC , "LPDDR4_2666_24_24_24"
	Selection 0xD , "LPDDR4_2933_28_27_27"
	Selection 0xE , "LPDDR4_3200_28_29_29"
	Selection 0x12, "DDR3_1333_7_7_7"
	Selection 0x13, "DDR3_1333_8_8_8,"
	Selection 0x14, "DDR3_1333_9_9_9"
	Selection 0x15, "DDR3_1333_10_10_10"
	Selection 0x16, "DDR3_1600_8_8_8"
	Selection 0x17, "DDR3_1600_9_9_9"
	Selection 0x18, "DDR3_1600_10_10_10"
	Selection 0x19, "DDR3_1600_11_11_11"
	Selection 0x1A, "DDR3_1866_10_10_10"
	Selection 0x1B, "DDR3_1866_11_11_11"
	Selection 0x1C, "DDR3_1866_12_12_12"
	Selection 0x1D, "DDR3_1866_13_13_13"
EndList

List &DDR3LPageSizeList
	Selection 1 , "1KB"
	Selection 2 , "2KB"
EndList

List &DDR3LASRList
	Selection 0 , "Not Supported"
	Selection 1 , "Supported"
EndList

List &Chx_DeviceWidthList
	Selection 0b0000 , "x8"
	Selection 0b0001 , "x16"
	Selection 0b0010 , "x32"
	Selection 0b0011 , "x64"
EndList

List &Chx_DramDensityList
	Selection 0b0000 , "4Gb"
	Selection 0b0001 , "6Gb"
	Selection 0b0010 , "8Gb"
	Selection 0b0011 , "12Gb"
	Selection 0b0100 , "16Gb"
EndList

List &ZeroOne
  Selection 0 , "0"
  Selection 1 , "1"
EndList

List &YesNoList
  Selection 0 , "No"
  Selection 1 , "Yes"
EndList

List &EnableDisableList
  Selection 0 , "Disabled"
  Selection 1 , "Enabled"
EndList

List &RmtModeList
  Selection 0 , "Disabled"
  Selection 3 , "Enabled"
EndList

List &EnableDisable
  Selection 0b00 , "Disabled"
  Selection 0b01 , "Enabled"
EndList


/***************************************************************************************
	BMP Info Block
***************************************************************************************/
BeginInfoBlock						//begginning of bmp info block
	PPVer "0.6"					//version
	Image 0 Thru EOF At EOF
EndInfoBlock						//end of bmp info block

/***************************************************************************************
	DRAM Configuration
***************************************************************************************/
Page "DRAM Configuration"
   Title "DRAM Configuration"
   EditNum $Platform_override , "Platform ID Override" , HEX , Help "8 bit value to override the actual Platform ID. 0xff means this is disabled/not used. Any other value than 0xff will be treated as real"
   EditNum $Message_level_mask , "Message Level Mask" , HEX , Help "Message Level Mask"
   
   Link "Platform/Profile 0" , "\DRAM Configuration\Profile 0"
   Link "Platform/Profile 1" , "\DRAM Configuration\Profile 1"
   Link "Platform/Profile 2" , "\DRAM Configuration\Profile 2"
   Link "Platform/Profile 3" , "\DRAM Configuration\Profile 3"
   Link "Platform/Profile 4" , "\DRAM Configuration\Profile 4"
   Link "Platform/Profile 5" , "\DRAM Configuration\Profile 5"
   
   Page "Profile 0"
  Title "DRAM Configuration Profile 0"
   Combo $Platform0_Package , "CA Connectivity Mapping" , &PackageList , Help "0 - uniDIMM/SODIMM \n1 - BGA (LP3 BGA PDG / LP3 BGA 2x2Rx32 / LP4 BGA 2x2Rx32) \n2 - BGA mirrored (LPDDR3 only)\n3 - uniDIMM/SODIMM/UDIMM with Rank 1 Mirrored (DDR3L) \n \n See IAFW Spec for detail"
   Combo $Platform0_Profile , "Profile" , &ProfileList , Help "NOTE: 1. Only for memory down or downgrade DDR3L frequency \n2. LPDDR3/DDR3_freq_X_Y_Z X : tCL; Y: tRCD; Z:tRP"
   Combo $Platform0_MemoryDown , "MemoryDown" , &MemoryDownList , Help "Memory Down"
   Combo $Platform0_DDR3LPageSize , "DDR3LPageSize" , &DDR3LPageSizeList , Help "NOTE: Only for memory down or downgrade DDR3L frequency"
   Combo $Platform0_DDR3LASR , "DDR3LASR" , &DDR3LASRList , Help "NOTE: Only for memory down"
   Combo $Platform0_ScramblerSupport , "Scrambler Support" , &EnableDisableList , Help "Scrambler Support"
 EditNum $Platform0_ChannelHashMask , "Channel Hash Mask" , HEX , Help "Channel Hash Mask"
 EditNum $Platform0_SliceHashMask , "Slice Hash Mask" , HEX , Help "Slice Hash Mask"
   Combo $Platform0_InterleavedMode , "Interleaved Mode" , &EnableDisableList , Help "Interleaved Mode"
   Combo $Platform0_ChannelsSlicesEnable , "Channels Slices Enable" , &EnableDisableList , Help "Channels Slices Enable"
   Combo $Platform0_MinRefRate2xEnable , "MinRefRate2xEnable" , &EnableDisableList , Help "Provided as a means to defend against Row-Hammer attacks"
   Combo $Platform0_DualRankSupportEnable , "Dual Rank Support Enable" , &EnableDisableList , Help "Dual Rank Support Enable"
   Combo $Platform0_DisableFastBoot , "Disable FastBoot" , &EnableDisableList , Help "00: Disabled; Used saved training data (if valid)\n01: Enabled; Full re-train of memory"
   Combo $Platform0_RmtMode , "RMT Mode" , &RmtModeList , Help "Rank Margin Tool Mode"
 EditNum $Platform0_RmtCheckRun , "RMT Check Run" , HEX , Help "Parameter used to determine whether to run the margin check.\nBit 0 is used for MINIMUM MARGIN CHECK \nBit 1 is used for DEGRADE MARGIN CHECK"
 EditNum $Platform0_RmtMarginCheckScaleHighThreshold , "RMT Margin Check Scale High Threshold" , HEX , Help "Percentage used to determine the margin tolerances over the failing margin."
 EditNum $Platform0_MemorySizeLimit , "Memory Size Limit" , HEX , Help "Memory Size Limit: This value is used to restrict the total amount of memory and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform0_LowMemoryMaxValue , "Low Memory Max Value" , HEX , Help "Low Memory Max Value: This value is used to restrict the amount of memory below 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform0_HighMemoryMaxValue , "High Memory Max Value" , HEX , Help "High Memory Max Value: This value is used to restrict the total amount of memory above 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform0_DIMM0SPDAddress , "DIMM0 SPD Address " , HEX , Help "DIMM0 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"
 EditNum $Platform0_DIMM1SPDAddress , "DIMM1 SPD Address " , HEX , Help "DIMM1 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"

 EditNum $Platform0_Ch0_RankEnable , "Ch0 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform0_Ch0_DeviceWidth , "Ch0 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform0_Ch0_DramDensity , "Ch0 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform0_Ch0_Option , "Ch0 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform0_Ch0_OdtConfig , "Ch0 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform0_Ch0_TristateClk1 , "Ch0 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform0_Ch0_Mode2N , "Ch0 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform0_Ch0_OdtLevels , "Ch0 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"
 EditNum $Platform0_Ch1_RankEnable , "Ch1 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform0_Ch1_DeviceWidth , "Ch1 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform0_Ch1_DramDensity , "Ch1 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform0_Ch1_Option , "Ch1 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform0_Ch1_OdtConfig , "Ch1 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform0_Ch1_TristateClk1 , "Ch1 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform0_Ch1_Mode2N , "Ch1 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform0_Ch1_OdtLevels , "Ch1 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform0_Ch2_RankEnable , "Ch2 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform0_Ch2_DeviceWidth , "Ch2 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform0_Ch2_DramDensity , "Ch2 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform0_Ch2_Option , "Ch2 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform0_Ch2_OdtConfig , "Ch2 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform0_Ch2_TristateClk1 , "Ch2 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform0_Ch2_Mode2N , "Ch2 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform0_Ch2_OdtLevels , "Ch2 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform0_Ch3_RankEnable , "Ch3 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform0_Ch3_DeviceWidth , "Ch3 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform0_Ch3_DramDensity , "Ch3 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform0_Ch3_Option , "Ch3 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform0_Ch3_OdtConfig , "Ch3 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform0_Ch3_TristateClk1 , "Ch3 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform0_Ch3_Mode2N , "Ch3 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform0_Ch3_OdtLevels , "Ch3 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

   Link "Platform0Ch0Dimm2DunitMapping" , "\DRAM Configuration\Profile 0\Platform0Ch0Dimm2DunitMapping"
   Link "Platform0Ch1Dimm2DunitMapping" , "\DRAM Configuration\Profile 0\Platform0Ch1Dimm2DunitMapping"
   Link "Platform0Ch2Dimm2DunitMapping" , "\DRAM Configuration\Profile 0\Platform0Ch2Dimm2DunitMapping"
   Link "Platform0Ch3Dimm2DunitMapping" , "\DRAM Configuration\Profile 0\Platform0Ch3Dimm2DunitMapping"

   Page "Platform0Ch0Dimm2DunitMapping"
   Title "Platform0 Channel0 DIMM2 DUnit Mapping"
     EditNum $Platform0_Ch0_Bit00_swizzling , "Ch0_Bit00_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit01_swizzling , "Ch0_Bit01_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit02_swizzling , "Ch0_Bit02_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit03_swizzling , "Ch0_Bit03_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit04_swizzling , "Ch0_Bit04_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit05_swizzling , "Ch0_Bit05_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit06_swizzling , "Ch0_Bit06_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit07_swizzling , "Ch0_Bit07_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit08_swizzling , "Ch0_Bit08_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit09_swizzling , "Ch0_Bit09_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit10_swizzling , "Ch0_Bit10_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit11_swizzling , "Ch0_Bit11_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit12_swizzling , "Ch0_Bit12_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit13_swizzling , "Ch0_Bit13_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit14_swizzling , "Ch0_Bit14_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit15_swizzling , "Ch0_Bit15_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit16_swizzling , "Ch0_Bit16_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit17_swizzling , "Ch0_Bit17_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit18_swizzling , "Ch0_Bit18_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit19_swizzling , "Ch0_Bit19_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit20_swizzling , "Ch0_Bit20_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit21_swizzling , "Ch0_Bit21_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit22_swizzling , "Ch0_Bit22_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit23_swizzling , "Ch0_Bit23_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit24_swizzling , "Ch0_Bit24_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit25_swizzling , "Ch0_Bit25_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit26_swizzling , "Ch0_Bit26_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit27_swizzling , "Ch0_Bit27_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit28_swizzling , "Ch0_Bit28_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit29_swizzling , "Ch0_Bit29_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit30_swizzling , "Ch0_Bit30_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch0_Bit31_swizzling , "Ch0_Bit31_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform0Ch1Dimm2DunitMapping"
   Title "Platform0 Channel1 DIMM2 DUnit Mapping"
     EditNum $Platform0_Ch1_Bit00_swizzling , "Ch1_Bit00_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit01_swizzling , "Ch1_Bit01_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit02_swizzling , "Ch1_Bit02_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit03_swizzling , "Ch1_Bit03_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit04_swizzling , "Ch1_Bit04_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit05_swizzling , "Ch1_Bit05_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit06_swizzling , "Ch1_Bit06_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit07_swizzling , "Ch1_Bit07_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit08_swizzling , "Ch1_Bit08_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit09_swizzling , "Ch1_Bit09_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit10_swizzling , "Ch1_Bit10_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit11_swizzling , "Ch1_Bit11_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit12_swizzling , "Ch1_Bit12_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit13_swizzling , "Ch1_Bit13_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit14_swizzling , "Ch1_Bit14_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit15_swizzling , "Ch1_Bit15_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit16_swizzling , "Ch1_Bit16_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit17_swizzling , "Ch1_Bit17_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit18_swizzling , "Ch1_Bit18_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit19_swizzling , "Ch1_Bit19_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit20_swizzling , "Ch1_Bit20_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit21_swizzling , "Ch1_Bit21_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit22_swizzling , "Ch1_Bit22_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit23_swizzling , "Ch1_Bit23_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit24_swizzling , "Ch1_Bit24_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit25_swizzling , "Ch1_Bit25_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit26_swizzling , "Ch1_Bit26_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit27_swizzling , "Ch1_Bit27_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit28_swizzling , "Ch1_Bit28_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit29_swizzling , "Ch1_Bit29_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit30_swizzling , "Ch1_Bit30_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch1_Bit31_swizzling , "Ch1_Bit31_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform0Ch2Dimm2DunitMapping"
   Title "Platform0 Channel2 DIMM2 DUnit Mapping"
     EditNum $Platform0_Ch2_Bit00_swizzling , "Ch2_Bit00_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit01_swizzling , "Ch2_Bit01_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit02_swizzling , "Ch2_Bit02_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit03_swizzling , "Ch2_Bit03_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit04_swizzling , "Ch2_Bit04_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit05_swizzling , "Ch2_Bit05_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit06_swizzling , "Ch2_Bit06_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit07_swizzling , "Ch2_Bit07_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit08_swizzling , "Ch2_Bit08_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit09_swizzling , "Ch2_Bit09_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit10_swizzling , "Ch2_Bit10_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit11_swizzling , "Ch2_Bit11_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit12_swizzling , "Ch2_Bit12_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit13_swizzling , "Ch2_Bit13_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit14_swizzling , "Ch2_Bit14_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit15_swizzling , "Ch2_Bit15_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit16_swizzling , "Ch2_Bit16_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit17_swizzling , "Ch2_Bit17_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit18_swizzling , "Ch2_Bit18_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit19_swizzling , "Ch2_Bit19_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit20_swizzling , "Ch2_Bit20_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit21_swizzling , "Ch2_Bit21_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit22_swizzling , "Ch2_Bit22_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit23_swizzling , "Ch2_Bit23_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit24_swizzling , "Ch2_Bit24_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit25_swizzling , "Ch2_Bit25_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit26_swizzling , "Ch2_Bit26_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit27_swizzling , "Ch2_Bit27_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit28_swizzling , "Ch2_Bit28_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit29_swizzling , "Ch2_Bit29_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit30_swizzling , "Ch2_Bit30_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch2_Bit31_swizzling , "Ch2_Bit31_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform0Ch3Dimm2DunitMapping"
   Title "Platform0 Channel3 DIMM2 DUnit Mapping"
     EditNum $Platform0_Ch3_Bit00_swizzling , "Ch3_Bit00_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit01_swizzling , "Ch3_Bit01_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit02_swizzling , "Ch3_Bit02_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit03_swizzling , "Ch3_Bit03_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit04_swizzling , "Ch3_Bit04_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit05_swizzling , "Ch3_Bit05_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit06_swizzling , "Ch3_Bit06_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit07_swizzling , "Ch3_Bit07_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit08_swizzling , "Ch3_Bit08_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit09_swizzling , "Ch3_Bit09_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit10_swizzling , "Ch3_Bit10_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit11_swizzling , "Ch3_Bit11_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit12_swizzling , "Ch3_Bit12_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit13_swizzling , "Ch3_Bit13_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit14_swizzling , "Ch3_Bit14_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit15_swizzling , "Ch3_Bit15_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit16_swizzling , "Ch3_Bit16_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit17_swizzling , "Ch3_Bit17_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit18_swizzling , "Ch3_Bit18_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit19_swizzling , "Ch3_Bit19_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit20_swizzling , "Ch3_Bit20_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit21_swizzling , "Ch3_Bit21_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit22_swizzling , "Ch3_Bit22_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit23_swizzling , "Ch3_Bit23_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit24_swizzling , "Ch3_Bit24_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit25_swizzling , "Ch3_Bit25_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit26_swizzling , "Ch3_Bit26_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit27_swizzling , "Ch3_Bit27_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit28_swizzling , "Ch3_Bit28_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit29_swizzling , "Ch3_Bit29_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit30_swizzling , "Ch3_Bit30_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform0_Ch3_Bit31_swizzling , "Ch3_Bit31_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
  EndPage
  Page "Profile 1"
  Title "DRAM Configuration Profile 1"
   Combo $Platform1_Package , "CA Connectivity Mapping" , &PackageList , Help "0 - uniDIMM/SODIMM \n1 - BGA (LP3 BGA PDG / LP3 BGA 2x2Rx32 / LP4 BGA 2x2Rx32) \n2 - BGA mirrored (LPDDR3 only)\n3 - uniDIMM/SODIMM/UDIMM with Rank 1 Mirrored (DDR3L) \n \n See IAFW Spec for detail"
   Combo $Platform1_Profile , "Profile" , &ProfileList , Help "NOTE: 1. Only for memory down or downgrade DDR3L frequency \n2. LPDDR3/DDR3_freq_X_Y_Z X : tCL; Y: tRCD; Z:tRP"
   Combo $Platform1_MemoryDown , "MemoryDown" , &MemoryDownList , Help "Memory Down"
   Combo $Platform1_DDR3LPageSize , "DDR3LPageSize" , &DDR3LPageSizeList , Help "NOTE: Only for memory down or downgrade DDR3L frequency"
   Combo $Platform1_DDR3LASR , "DDR3LASR" , &DDR3LASRList , Help "NOTE: Only for memory down"
   Combo $Platform1_ScramblerSupport , "Scrambler Support" , &EnableDisableList , Help "Scrambler Support"
 EditNum $Platform1_ChannelHashMask , "Channel Hash Mask" , HEX , Help "Channel Hash Mask"
 EditNum $Platform1_SliceHashMask , "Slice Hash Mask" , HEX , Help "Slice Hash Mask"
   Combo $Platform1_InterleavedMode , "Interleaved Mode" , &EnableDisableList , Help "Interleaved Mode"
   Combo $Platform1_ChannelsSlicesEnable , "Channels Slices Enable" , &EnableDisableList , Help "Channels Slices Enable"
   Combo $Platform1_MinRefRate2xEnable , "MinRefRate2xEnable" , &EnableDisableList , Help "Provided as a means to defend against Row-Hammer attacks"
   Combo $Platform1_DualRankSupportEnable , "Dual Rank Support Enable" , &EnableDisableList , Help "Dual Rank Support Enable"
   Combo $Platform1_DisableFastBoot , "Disable FastBoot" , &EnableDisableList , Help "00: Disabled; Used saved training data (if valid)\n01: Enabled; Full re-train of memory"
   Combo $Platform1_RmtMode , "Rmt Mode" , &RmtModeList , Help "Rank Margin Tool Mode"
 EditNum $Platform1_RmtCheckRun , "RMT Check Run" , HEX , Help "Parameter used to determine whether to run the margin check.\nBit 0 is used for MINIMUM MARGIN CHECK \nBit 1 is used for DEGRADE MARGIN CHECK"
 EditNum $Platform1_RmtMarginCheckScaleHighThreshold , "RMT Margin Check Scale High Threshold" , HEX , Help "Percentage used to determine the margin tolerances over the failing margin."
 EditNum $Platform1_MemorySizeLimit , "Memory Size Limit" , HEX , Help "Memory Size Limit: This value is used to restrict the total amount of memory and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform1_LowMemoryMaxValue , "Low Memory Max Value" , HEX , Help "Low Memory Max Value: This value is used to restrict the amount of memory below 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform1_HighMemoryMaxValue , "High Memory Max Value" , HEX , Help "High Memory Max Value: This value is used to restrict the total amount of memory above 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform1_DIMM0SPDAddress , "DIMM0 SPD Address " , HEX , Help "DIMM0 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"
 EditNum $Platform1_DIMM1SPDAddress , "DIMM1 SPD Address " , HEX , Help "DIMM1 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"

 EditNum $Platform1_Ch0_RankEnable , "Ch0 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform1_Ch0_DeviceWidth , "Ch0 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform1_Ch0_DramDensity , "Ch0 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform1_Ch0_Option , "Ch0 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform1_Ch0_OdtConfig , "Ch0 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform1_Ch0_TristateClk1 , "Ch0 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform1_Ch0_Mode2N , "Ch0 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform1_Ch0_OdtLevels , "Ch0 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform1_Ch1_RankEnable , "Ch1 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform1_Ch1_DeviceWidth , "Ch1 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform1_Ch1_DramDensity , "Ch1 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform1_Ch1_Option , "Ch1 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform1_Ch1_OdtConfig , "Ch1 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform1_Ch1_TristateClk1 , "Ch1 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform1_Ch1_Mode2N , "Ch1 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform1_Ch1_OdtLevels , "Ch1 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform1_Ch2_RankEnable , "Ch2 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform1_Ch2_DeviceWidth , "Ch2 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform1_Ch2_DramDensity , "Ch2 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform1_Ch2_Option , "Ch2 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform1_Ch2_OdtConfig , "Ch2 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform1_Ch2_TristateClk1 , "Ch2 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform1_Ch2_Mode2N , "Ch2 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform1_Ch2_OdtLevels , "Ch2 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform1_Ch3_RankEnable , "Ch3 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform1_Ch3_DeviceWidth , "Ch3 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform1_Ch3_DramDensity , "Ch3 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform1_Ch3_Option , "Ch3 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform1_Ch3_OdtConfig , "Ch3 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform1_Ch3_TristateClk1 , "Ch3 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform1_Ch3_Mode2N , "Ch3 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform1_Ch3_OdtLevels , "Ch3 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

   Link "Platform1Ch0Dimm2DunitMapping" , "\DRAM Configuration\Profile 1\Platform1Ch0Dimm2DunitMapping"
   Link "Platform1Ch1Dimm2DunitMapping" , "\DRAM Configuration\Profile 1\Platform1Ch1Dimm2DunitMapping"
   Link "Platform1Ch2Dimm2DunitMapping" , "\DRAM Configuration\Profile 1\Platform1Ch2Dimm2DunitMapping"
   Link "Platform1Ch3Dimm2DunitMapping" , "\DRAM Configuration\Profile 1\Platform1Ch3Dimm2DunitMapping"

   Page "Platform1Ch0Dimm2DunitMapping"
   Title "Platform1 Channel0 DIMM2 DUnit Mapping"
     EditNum $Platform1_Ch0_Bit00_swizzling , "Ch0_Bit00_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit01_swizzling , "Ch0_Bit01_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit02_swizzling , "Ch0_Bit02_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit03_swizzling , "Ch0_Bit03_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit04_swizzling , "Ch0_Bit04_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit05_swizzling , "Ch0_Bit05_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit06_swizzling , "Ch0_Bit06_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit07_swizzling , "Ch0_Bit07_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit08_swizzling , "Ch0_Bit08_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit09_swizzling , "Ch0_Bit09_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit10_swizzling , "Ch0_Bit10_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit11_swizzling , "Ch0_Bit11_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit12_swizzling , "Ch0_Bit12_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit13_swizzling , "Ch0_Bit13_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit14_swizzling , "Ch0_Bit14_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit15_swizzling , "Ch0_Bit15_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit16_swizzling , "Ch0_Bit16_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit17_swizzling , "Ch0_Bit17_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit18_swizzling , "Ch0_Bit18_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit19_swizzling , "Ch0_Bit19_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit20_swizzling , "Ch0_Bit20_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit21_swizzling , "Ch0_Bit21_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit22_swizzling , "Ch0_Bit22_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit23_swizzling , "Ch0_Bit23_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit24_swizzling , "Ch0_Bit24_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit25_swizzling , "Ch0_Bit25_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit26_swizzling , "Ch0_Bit26_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit27_swizzling , "Ch0_Bit27_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit28_swizzling , "Ch0_Bit28_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit29_swizzling , "Ch0_Bit29_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit30_swizzling , "Ch0_Bit30_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch0_Bit31_swizzling , "Ch0_Bit31_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform1Ch1Dimm2DunitMapping"
   Title "Platform1 Channel1 DIMM2 DUnit Mapping"
     EditNum $Platform1_Ch1_Bit00_swizzling , "Ch1_Bit00_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit01_swizzling , "Ch1_Bit01_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit02_swizzling , "Ch1_Bit02_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit03_swizzling , "Ch1_Bit03_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit04_swizzling , "Ch1_Bit04_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit05_swizzling , "Ch1_Bit05_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit06_swizzling , "Ch1_Bit06_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit07_swizzling , "Ch1_Bit07_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit08_swizzling , "Ch1_Bit08_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit09_swizzling , "Ch1_Bit09_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit10_swizzling , "Ch1_Bit10_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit11_swizzling , "Ch1_Bit11_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit12_swizzling , "Ch1_Bit12_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit13_swizzling , "Ch1_Bit13_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit14_swizzling , "Ch1_Bit14_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit15_swizzling , "Ch1_Bit15_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit16_swizzling , "Ch1_Bit16_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit17_swizzling , "Ch1_Bit17_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit18_swizzling , "Ch1_Bit18_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit19_swizzling , "Ch1_Bit19_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit20_swizzling , "Ch1_Bit20_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit21_swizzling , "Ch1_Bit21_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit22_swizzling , "Ch1_Bit22_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit23_swizzling , "Ch1_Bit23_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit24_swizzling , "Ch1_Bit24_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit25_swizzling , "Ch1_Bit25_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit26_swizzling , "Ch1_Bit26_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit27_swizzling , "Ch1_Bit27_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit28_swizzling , "Ch1_Bit28_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit29_swizzling , "Ch1_Bit29_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit30_swizzling , "Ch1_Bit30_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch1_Bit31_swizzling , "Ch1_Bit31_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform1Ch2Dimm2DunitMapping"
   Title "Platform1 Channel2 DIMM2 DUnit Mapping"
     EditNum $Platform1_Ch2_Bit00_swizzling , "Ch2_Bit00_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit01_swizzling , "Ch2_Bit01_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit02_swizzling , "Ch2_Bit02_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit03_swizzling , "Ch2_Bit03_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit04_swizzling , "Ch2_Bit04_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit05_swizzling , "Ch2_Bit05_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit06_swizzling , "Ch2_Bit06_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit07_swizzling , "Ch2_Bit07_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit08_swizzling , "Ch2_Bit08_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit09_swizzling , "Ch2_Bit09_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit10_swizzling , "Ch2_Bit10_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit11_swizzling , "Ch2_Bit11_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit12_swizzling , "Ch2_Bit12_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit13_swizzling , "Ch2_Bit13_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit14_swizzling , "Ch2_Bit14_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit15_swizzling , "Ch2_Bit15_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit16_swizzling , "Ch2_Bit16_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit17_swizzling , "Ch2_Bit17_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit18_swizzling , "Ch2_Bit18_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit19_swizzling , "Ch2_Bit19_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit20_swizzling , "Ch2_Bit20_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit21_swizzling , "Ch2_Bit21_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit22_swizzling , "Ch2_Bit22_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit23_swizzling , "Ch2_Bit23_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit24_swizzling , "Ch2_Bit24_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit25_swizzling , "Ch2_Bit25_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit26_swizzling , "Ch2_Bit26_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit27_swizzling , "Ch2_Bit27_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit28_swizzling , "Ch2_Bit28_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit29_swizzling , "Ch2_Bit29_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit30_swizzling , "Ch2_Bit30_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch2_Bit31_swizzling , "Ch2_Bit31_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform1Ch3Dimm2DunitMapping"
   Title "Platform1 Channel3 DIMM2 DUnit Mapping"
     EditNum $Platform1_Ch3_Bit00_swizzling , "Ch3_Bit00_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit01_swizzling , "Ch3_Bit01_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit02_swizzling , "Ch3_Bit02_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit03_swizzling , "Ch3_Bit03_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit04_swizzling , "Ch3_Bit04_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit05_swizzling , "Ch3_Bit05_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit06_swizzling , "Ch3_Bit06_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit07_swizzling , "Ch3_Bit07_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit08_swizzling , "Ch3_Bit08_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit09_swizzling , "Ch3_Bit09_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit10_swizzling , "Ch3_Bit10_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit11_swizzling , "Ch3_Bit11_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit12_swizzling , "Ch3_Bit12_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit13_swizzling , "Ch3_Bit13_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit14_swizzling , "Ch3_Bit14_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit15_swizzling , "Ch3_Bit15_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit16_swizzling , "Ch3_Bit16_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit17_swizzling , "Ch3_Bit17_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit18_swizzling , "Ch3_Bit18_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit19_swizzling , "Ch3_Bit19_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit20_swizzling , "Ch3_Bit20_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit21_swizzling , "Ch3_Bit21_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit22_swizzling , "Ch3_Bit22_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit23_swizzling , "Ch3_Bit23_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit24_swizzling , "Ch3_Bit24_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit25_swizzling , "Ch3_Bit25_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit26_swizzling , "Ch3_Bit26_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit27_swizzling , "Ch3_Bit27_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit28_swizzling , "Ch3_Bit28_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit29_swizzling , "Ch3_Bit29_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit30_swizzling , "Ch3_Bit30_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform1_Ch3_Bit31_swizzling , "Ch3_Bit31_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
  EndPage
  
  Page "Profile 2"
  Title "DRAM Configuration Profile 2"
   Combo $Platform2_Package , "CA Connectivity Mapping" , &PackageList , Help "0 - uniDIMM/SODIMM \n1 - BGA (LP3 BGA PDG / LP3 BGA 2x2Rx32 / LP4 BGA 2x2Rx32) \n2 - BGA mirrored (LPDDR3 only)\n3 - uniDIMM/SODIMM/UDIMM with Rank 1 Mirrored (DDR3L) \n \n See IAFW Spec for detail"
   Combo $Platform2_Profile , "Profile" , &ProfileList , Help "NOTE: 1. Only for memory down or downgrade DDR3L frequency \n2. LPDDR3/DDR3_freq_X_Y_Z X : tCL; Y: tRCD; Z:tRP"
   Combo $Platform2_MemoryDown , "MemoryDown" , &MemoryDownList , Help "Memory Down"
   Combo $Platform2_DDR3LPageSize , "DDR3LPageSize" , &DDR3LPageSizeList , Help "NOTE: Only for memory down or downgrade DDR3L frequency"
   Combo $Platform2_DDR3LASR , "DDR3LASR" , &DDR3LASRList , Help "NOTE: Only for memory down"
   Combo $Platform2_ScramblerSupport , "Scrambler Support" , &EnableDisableList , Help "Scrambler Support"
 EditNum $Platform2_ChannelHashMask , "Channel Hash Mask" , HEX , Help "Channel Hash Mask"
 EditNum $Platform2_SliceHashMask , "Slice Hash Mask" , HEX , Help "Slice Hash Mask"
   Combo $Platform2_InterleavedMode , "Interleaved Mode" , &EnableDisableList , Help "Interleaved Mode"
   Combo $Platform2_ChannelsSlicesEnable , "Channels Slices Enable" , &EnableDisableList , Help "Channels Slices Enable"
   Combo $Platform2_MinRefRate2xEnable , "MinRefRate2xEnable" , &EnableDisableList , Help "Provided as a means to defend against Row-Hammer attacks"
   Combo $Platform2_DualRankSupportEnable , "Dual Rank Support Enable" , &EnableDisableList , Help "Dual Rank Support Enable"
   Combo $Platform2_DisableFastBoot , "Disable FastBoot" , &EnableDisableList , Help "00: Disabled; Used saved training data (if valid)\n01: Enabled; Full re-train of memory"
   Combo $Platform2_RmtMode , "RMT Mode" , &RmtModeList , Help "Rank Margin Tool Mode"
 EditNum $Platform2_RmtCheckRun , "RMT Check Run" , HEX , Help "Parameter used to determine whether to run the margin check.\nBit 0 is used for MINIMUM MARGIN CHECK \nBit 1 is used for DEGRADE MARGIN CHECK"
 EditNum $Platform2_RmtMarginCheckScaleHighThreshold , "RMT Margin Check Scale High Threshold" , HEX , Help "Percentage used to determine the margin tolerances over the failing margin."
 EditNum $Platform2_MemorySizeLimit , "Memory Size Limit" , HEX , Help "Memory Size Limit: This value is used to restrict the total amount of memory and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform2_LowMemoryMaxValue , "Low Memory Max Value" , HEX , Help "Low Memory Max Value: This value is used to restrict the amount of memory below 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform2_HighMemoryMaxValue , "High Memory Max Value" , HEX , Help "High Memory Max Value: This value is used to restrict the total amount of memory above 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform2_DIMM0SPDAddress , "DIMM0 SPD Address " , HEX , Help "DIMM0 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"
 EditNum $Platform2_DIMM1SPDAddress , "DIMM1 SPD Address " , HEX , Help "DIMM1 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"

 EditNum $Platform2_Ch0_RankEnable , "Ch0 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform2_Ch0_DeviceWidth , "Ch0 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform2_Ch0_DramDensity , "Ch0 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform2_Ch0_Option , "Ch0 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform2_Ch0_OdtConfig , "Ch0 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform2_Ch0_TristateClk1 , "Ch0 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform2_Ch0_Mode2N , "Ch0 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform2_Ch0_OdtLevels , "Ch0 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform2_Ch1_RankEnable , "Ch1 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform2_Ch1_DeviceWidth , "Ch1 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform2_Ch1_DramDensity , "Ch1 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform2_Ch1_Option , "Ch1 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform2_Ch1_OdtConfig , "Ch1 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform2_Ch1_TristateClk1 , "Ch1 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform2_Ch1_Mode2N , "Ch1 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform2_Ch1_OdtLevels , "Ch1 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform2_Ch2_RankEnable , "Ch2 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform2_Ch2_DeviceWidth , "Ch2 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform2_Ch2_DramDensity , "Ch2 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform2_Ch2_Option , "Ch2 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform2_Ch2_OdtConfig , "Ch2 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform2_Ch2_TristateClk1 , "Ch2 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform2_Ch2_Mode2N , "Ch2 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform2_Ch2_OdtLevels , "Ch2 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform2_Ch3_RankEnable , "Ch3 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform2_Ch3_DeviceWidth , "Ch3 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform2_Ch3_DramDensity , "Ch3 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform2_Ch3_Option , "Ch3 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform2_Ch3_OdtConfig , "Ch3 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform2_Ch3_TristateClk1 , "Ch3 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform2_Ch3_Mode2N , "Ch3 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform2_Ch3_OdtLevels , "Ch3 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

   Link "Platform2Ch0Dimm2DunitMapping" , "\DRAM Configuration\Profile 2\Platform2Ch0Dimm2DunitMapping"
   Link "Platform2Ch1Dimm2DunitMapping" , "\DRAM Configuration\Profile 2\Platform2Ch1Dimm2DunitMapping"
   Link "Platform2Ch2Dimm2DunitMapping" , "\DRAM Configuration\Profile 2\Platform2Ch2Dimm2DunitMapping"
   Link "Platform2Ch3Dimm2DunitMapping" , "\DRAM Configuration\Profile 2\Platform2Ch3Dimm2DunitMapping"

   Page "Platform2Ch0Dimm2DunitMapping"
   Title "Platform2 Channel0 DIMM2 DUnit Mapping"
     EditNum $Platform2_Ch0_Bit00_swizzling , "Ch0_Bit00_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit01_swizzling , "Ch0_Bit01_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit02_swizzling , "Ch0_Bit02_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit03_swizzling , "Ch0_Bit03_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit04_swizzling , "Ch0_Bit04_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit05_swizzling , "Ch0_Bit05_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit06_swizzling , "Ch0_Bit06_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit07_swizzling , "Ch0_Bit07_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit08_swizzling , "Ch0_Bit08_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit09_swizzling , "Ch0_Bit09_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit10_swizzling , "Ch0_Bit10_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit11_swizzling , "Ch0_Bit11_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit12_swizzling , "Ch0_Bit12_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit13_swizzling , "Ch0_Bit13_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit14_swizzling , "Ch0_Bit14_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit15_swizzling , "Ch0_Bit15_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit16_swizzling , "Ch0_Bit16_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit17_swizzling , "Ch0_Bit17_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit18_swizzling , "Ch0_Bit18_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit19_swizzling , "Ch0_Bit19_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit20_swizzling , "Ch0_Bit20_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit21_swizzling , "Ch0_Bit21_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit22_swizzling , "Ch0_Bit22_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit23_swizzling , "Ch0_Bit23_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit24_swizzling , "Ch0_Bit24_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit25_swizzling , "Ch0_Bit25_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit26_swizzling , "Ch0_Bit26_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit27_swizzling , "Ch0_Bit27_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit28_swizzling , "Ch0_Bit28_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit29_swizzling , "Ch0_Bit29_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit30_swizzling , "Ch0_Bit30_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch0_Bit31_swizzling , "Ch0_Bit31_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform2Ch1Dimm2DunitMapping"
   Title "Platform2 Channel1 DIMM2 DUnit Mapping"
     EditNum $Platform2_Ch1_Bit00_swizzling , "Ch1_Bit00_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit01_swizzling , "Ch1_Bit01_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit02_swizzling , "Ch1_Bit02_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit03_swizzling , "Ch1_Bit03_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit04_swizzling , "Ch1_Bit04_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit05_swizzling , "Ch1_Bit05_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit06_swizzling , "Ch1_Bit06_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit07_swizzling , "Ch1_Bit07_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit08_swizzling , "Ch1_Bit08_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit09_swizzling , "Ch1_Bit09_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit10_swizzling , "Ch1_Bit10_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit11_swizzling , "Ch1_Bit11_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit12_swizzling , "Ch1_Bit12_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit13_swizzling , "Ch1_Bit13_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit14_swizzling , "Ch1_Bit14_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit15_swizzling , "Ch1_Bit15_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit16_swizzling , "Ch1_Bit16_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit17_swizzling , "Ch1_Bit17_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit18_swizzling , "Ch1_Bit18_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit19_swizzling , "Ch1_Bit19_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit20_swizzling , "Ch1_Bit20_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit21_swizzling , "Ch1_Bit21_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit22_swizzling , "Ch1_Bit22_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit23_swizzling , "Ch1_Bit23_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit24_swizzling , "Ch1_Bit24_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit25_swizzling , "Ch1_Bit25_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit26_swizzling , "Ch1_Bit26_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit27_swizzling , "Ch1_Bit27_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit28_swizzling , "Ch1_Bit28_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit29_swizzling , "Ch1_Bit29_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit30_swizzling , "Ch1_Bit30_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch1_Bit31_swizzling , "Ch1_Bit31_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform2Ch2Dimm2DunitMapping"
   Title "Platform2 Channel2 DIMM2 DUnit Mapping"
     EditNum $Platform2_Ch2_Bit00_swizzling , "Ch2_Bit00_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit01_swizzling , "Ch2_Bit01_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit02_swizzling , "Ch2_Bit02_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit03_swizzling , "Ch2_Bit03_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit04_swizzling , "Ch2_Bit04_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit05_swizzling , "Ch2_Bit05_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit06_swizzling , "Ch2_Bit06_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit07_swizzling , "Ch2_Bit07_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit08_swizzling , "Ch2_Bit08_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit09_swizzling , "Ch2_Bit09_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit10_swizzling , "Ch2_Bit10_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit11_swizzling , "Ch2_Bit11_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit12_swizzling , "Ch2_Bit12_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit13_swizzling , "Ch2_Bit13_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit14_swizzling , "Ch2_Bit14_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit15_swizzling , "Ch2_Bit15_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit16_swizzling , "Ch2_Bit16_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit17_swizzling , "Ch2_Bit17_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit18_swizzling , "Ch2_Bit18_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit19_swizzling , "Ch2_Bit19_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit20_swizzling , "Ch2_Bit20_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit21_swizzling , "Ch2_Bit21_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit22_swizzling , "Ch2_Bit22_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit23_swizzling , "Ch2_Bit23_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit24_swizzling , "Ch2_Bit24_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit25_swizzling , "Ch2_Bit25_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit26_swizzling , "Ch2_Bit26_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit27_swizzling , "Ch2_Bit27_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit28_swizzling , "Ch2_Bit28_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit29_swizzling , "Ch2_Bit29_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit30_swizzling , "Ch2_Bit30_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch2_Bit31_swizzling , "Ch2_Bit31_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform2Ch3Dimm2DunitMapping"
   Title "Platform2 Channel3 DIMM2 DUnit Mapping"
     EditNum $Platform2_Ch3_Bit00_swizzling , "Ch3_Bit00_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit01_swizzling , "Ch3_Bit01_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit02_swizzling , "Ch3_Bit02_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit03_swizzling , "Ch3_Bit03_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit04_swizzling , "Ch3_Bit04_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit05_swizzling , "Ch3_Bit05_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit06_swizzling , "Ch3_Bit06_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit07_swizzling , "Ch3_Bit07_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit08_swizzling , "Ch3_Bit08_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit09_swizzling , "Ch3_Bit09_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit10_swizzling , "Ch3_Bit10_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit11_swizzling , "Ch3_Bit11_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit12_swizzling , "Ch3_Bit12_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit13_swizzling , "Ch3_Bit13_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit14_swizzling , "Ch3_Bit14_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit15_swizzling , "Ch3_Bit15_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit16_swizzling , "Ch3_Bit16_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit17_swizzling , "Ch3_Bit17_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit18_swizzling , "Ch3_Bit18_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit19_swizzling , "Ch3_Bit19_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit20_swizzling , "Ch3_Bit20_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit21_swizzling , "Ch3_Bit21_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit22_swizzling , "Ch3_Bit22_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit23_swizzling , "Ch3_Bit23_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit24_swizzling , "Ch3_Bit24_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit25_swizzling , "Ch3_Bit25_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit26_swizzling , "Ch3_Bit26_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit27_swizzling , "Ch3_Bit27_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit28_swizzling , "Ch3_Bit28_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit29_swizzling , "Ch3_Bit29_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit30_swizzling , "Ch3_Bit30_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform2_Ch3_Bit31_swizzling , "Ch3_Bit31_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
  EndPage
  
  Page "Profile 3"
  Title "DRAM Configuration Profile 3"
   Combo $Platform3_Package , "CA Connectivity Mapping" , &PackageList , Help "0 - uniDIMM/SODIMM \n1 - BGA (LP3 BGA PDG / LP3 BGA 2x2Rx32 / LP4 BGA 2x2Rx32) \n2 - BGA mirrored (LPDDR3 only)\n3 - uniDIMM/SODIMM/UDIMM with Rank 1 Mirrored (DDR3L) \n \n See IAFW Spec for detail"
   Combo $Platform3_Profile , "Profile" , &ProfileList , Help "NOTE: 1. Only for memory down or downgrade DDR3L frequency \n2. LPDDR3/DDR3_freq_X_Y_Z X : tCL; Y: tRCD; Z:tRP"
   Combo $Platform3_MemoryDown , "MemoryDown" , &MemoryDownList , Help "Memory Down"
   Combo $Platform3_DDR3LPageSize , "DDR3LPageSize" , &DDR3LPageSizeList , Help "NOTE: Only for memory down or downgrade DDR3L frequency"
   Combo $Platform3_DDR3LASR , "DDR3LASR" , &DDR3LASRList , Help "NOTE: Only for memory down"
   Combo $Platform3_ScramblerSupport , "Scrambler Support" , &EnableDisableList , Help "Scrambler Support"
 EditNum $Platform3_ChannelHashMask , "Channel Hash Mask" , HEX , Help "Channel Hash Mask"
 EditNum $Platform3_SliceHashMask , "Slice Hash Mask" , HEX , Help "Slice Hash Mask"
   Combo $Platform3_InterleavedMode , "Interleaved Mode" , &EnableDisableList , Help "Interleaved Mode"
   Combo $Platform3_ChannelsSlicesEnable , "Channels Slices Enable" , &EnableDisableList , Help "Channels Slices Enable"
   Combo $Platform3_MinRefRate2xEnable , "MinRefRate2xEnable" , &EnableDisableList , Help "Provided as a means to defend against Row-Hammer attacks"
   Combo $Platform3_DualRankSupportEnable , "Dual Rank Support Enable" , &EnableDisableList , Help "Dual Rank Support Enable"
   Combo $Platform3_DisableFastBoot , "Disable FastBoot" , &EnableDisableList , Help "00: Disabled; Used saved training data (if valid)\n01: Enabled; Full re-train of memory"
   Combo $Platform3_RmtMode , "RMT Mode" , &RmtModeList , Help "Rank Margin Tool Mode"
 EditNum $Platform3_RmtCheckRun , "RMT Check Run" , HEX , Help "Parameter used to determine whether to run the margin check.\nBit 0 is used for MINIMUM MARGIN CHECK \nBit 1 is used for DEGRADE MARGIN CHECK"
 EditNum $Platform3_RmtMarginCheckScaleHighThreshold , "RMT Margin Check Scale High Threshold" , HEX , Help "Percentage used to determine the margin tolerances over the failing margin."
 EditNum $Platform3_MemorySizeLimit , "Memory Size Limit" , HEX , Help "Memory Size Limit: This value is used to restrict the total amount of memory and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform3_LowMemoryMaxValue , "Low Memory Max Value" , HEX , Help "Low Memory Max Value: This value is used to restrict the amount of memory below 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform3_HighMemoryMaxValue , "High Memory Max Value" , HEX , Help "High Memory Max Value: This value is used to restrict the total amount of memory above 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform3_DIMM0SPDAddress , "DIMM0 SPD Address " , HEX , Help "DIMM0 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"
 EditNum $Platform3_DIMM1SPDAddress , "DIMM1 SPD Address " , HEX , Help "DIMM1 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"

 EditNum $Platform3_Ch0_RankEnable , "Ch0 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform3_Ch0_DeviceWidth , "Ch0 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform3_Ch0_DramDensity , "Ch0 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform3_Ch0_Option , "Ch0 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform3_Ch0_OdtConfig , "Ch0 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform3_Ch0_TristateClk1 , "Ch0 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform3_Ch0_Mode2N , "Ch0 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform3_Ch0_OdtLevels , "Ch0 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"
 
 EditNum $Platform3_Ch1_RankEnable , "Ch1 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform3_Ch1_DeviceWidth , "Ch1 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform3_Ch1_DramDensity , "Ch1 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform3_Ch1_Option , "Ch1 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform3_Ch1_OdtConfig , "Ch1 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform3_Ch1_TristateClk1 , "Ch1 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform3_Ch1_Mode2N , "Ch1 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform3_Ch1_OdtLevels , "Ch1 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"
 
 EditNum $Platform3_Ch2_RankEnable , "Ch2 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform3_Ch2_DeviceWidth , "Ch2 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform3_Ch2_DramDensity , "Ch2 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform3_Ch2_Option , "Ch2 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform3_Ch2_OdtConfig , "Ch2 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform3_Ch2_TristateClk1 , "Ch2 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform3_Ch2_Mode2N , "Ch2 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform3_Ch2_OdtLevels , "Ch2 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"
 
 EditNum $Platform3_Ch3_RankEnable , "Ch3 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform3_Ch3_DeviceWidth , "Ch3 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform3_Ch3_DramDensity , "Ch3 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform3_Ch3_Option , "Ch3 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform3_Ch3_OdtConfig , "Ch3 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform3_Ch3_TristateClk1 , "Ch3 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform3_Ch3_Mode2N , "Ch3 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform3_Ch3_OdtLevels , "Ch3 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"
 
   Link "Platform3Ch0Dimm2DunitMapping" , "\DRAM Configuration\Profile 3\Platform3Ch0Dimm2DunitMapping"
   Link "Platform3Ch1Dimm2DunitMapping" , "\DRAM Configuration\Profile 3\Platform3Ch1Dimm2DunitMapping"
   Link "Platform3Ch2Dimm2DunitMapping" , "\DRAM Configuration\Profile 3\Platform3Ch2Dimm2DunitMapping"
   Link "Platform3Ch3Dimm2DunitMapping" , "\DRAM Configuration\Profile 3\Platform3Ch3Dimm2DunitMapping"

   Page "Platform3Ch0Dimm2DunitMapping"
   Title "Platform3 Channel0 DIMM2 DUnit Mapping"
     EditNum $Platform3_Ch0_Bit00_swizzling , "Ch0_Bit00_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit01_swizzling , "Ch0_Bit01_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit02_swizzling , "Ch0_Bit02_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit03_swizzling , "Ch0_Bit03_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit04_swizzling , "Ch0_Bit04_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit05_swizzling , "Ch0_Bit05_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit06_swizzling , "Ch0_Bit06_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit07_swizzling , "Ch0_Bit07_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit08_swizzling , "Ch0_Bit08_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit09_swizzling , "Ch0_Bit09_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit10_swizzling , "Ch0_Bit10_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit11_swizzling , "Ch0_Bit11_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit12_swizzling , "Ch0_Bit12_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit13_swizzling , "Ch0_Bit13_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit14_swizzling , "Ch0_Bit14_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit15_swizzling , "Ch0_Bit15_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit16_swizzling , "Ch0_Bit16_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit17_swizzling , "Ch0_Bit17_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit18_swizzling , "Ch0_Bit18_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit19_swizzling , "Ch0_Bit19_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit20_swizzling , "Ch0_Bit20_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit21_swizzling , "Ch0_Bit21_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit22_swizzling , "Ch0_Bit22_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit23_swizzling , "Ch0_Bit23_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit24_swizzling , "Ch0_Bit24_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit25_swizzling , "Ch0_Bit25_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit26_swizzling , "Ch0_Bit26_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit27_swizzling , "Ch0_Bit27_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit28_swizzling , "Ch0_Bit28_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit29_swizzling , "Ch0_Bit29_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit30_swizzling , "Ch0_Bit30_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch0_Bit31_swizzling , "Ch0_Bit31_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform3Ch1Dimm2DunitMapping"
   Title "Platform3 Channel1 DIMM2 DUnit Mapping"
     EditNum $Platform3_Ch1_Bit00_swizzling , "Ch1_Bit00_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit01_swizzling , "Ch1_Bit01_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit02_swizzling , "Ch1_Bit02_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit03_swizzling , "Ch1_Bit03_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit04_swizzling , "Ch1_Bit04_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit05_swizzling , "Ch1_Bit05_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit06_swizzling , "Ch1_Bit06_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit07_swizzling , "Ch1_Bit07_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit08_swizzling , "Ch1_Bit08_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit09_swizzling , "Ch1_Bit09_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit10_swizzling , "Ch1_Bit10_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit11_swizzling , "Ch1_Bit11_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit12_swizzling , "Ch1_Bit12_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit13_swizzling , "Ch1_Bit13_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit14_swizzling , "Ch1_Bit14_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit15_swizzling , "Ch1_Bit15_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit16_swizzling , "Ch1_Bit16_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit17_swizzling , "Ch1_Bit17_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit18_swizzling , "Ch1_Bit18_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit19_swizzling , "Ch1_Bit19_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit20_swizzling , "Ch1_Bit20_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit21_swizzling , "Ch1_Bit21_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit22_swizzling , "Ch1_Bit22_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit23_swizzling , "Ch1_Bit23_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit24_swizzling , "Ch1_Bit24_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit25_swizzling , "Ch1_Bit25_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit26_swizzling , "Ch1_Bit26_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit27_swizzling , "Ch1_Bit27_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit28_swizzling , "Ch1_Bit28_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit29_swizzling , "Ch1_Bit29_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit30_swizzling , "Ch1_Bit30_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch1_Bit31_swizzling , "Ch1_Bit31_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform3Ch2Dimm2DunitMapping"
   Title "Platform3 Channel2 DIMM2 DUnit Mapping"
     EditNum $Platform3_Ch2_Bit00_swizzling , "Ch2_Bit00_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit01_swizzling , "Ch2_Bit01_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit02_swizzling , "Ch2_Bit02_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit03_swizzling , "Ch2_Bit03_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit04_swizzling , "Ch2_Bit04_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit05_swizzling , "Ch2_Bit05_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit06_swizzling , "Ch2_Bit06_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit07_swizzling , "Ch2_Bit07_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit08_swizzling , "Ch2_Bit08_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit09_swizzling , "Ch2_Bit09_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit10_swizzling , "Ch2_Bit10_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit11_swizzling , "Ch2_Bit11_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit12_swizzling , "Ch2_Bit12_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit13_swizzling , "Ch2_Bit13_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit14_swizzling , "Ch2_Bit14_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit15_swizzling , "Ch2_Bit15_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit16_swizzling , "Ch2_Bit16_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit17_swizzling , "Ch2_Bit17_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit18_swizzling , "Ch2_Bit18_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit19_swizzling , "Ch2_Bit19_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit20_swizzling , "Ch2_Bit20_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit21_swizzling , "Ch2_Bit21_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit22_swizzling , "Ch2_Bit22_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit23_swizzling , "Ch2_Bit23_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit24_swizzling , "Ch2_Bit24_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit25_swizzling , "Ch2_Bit25_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit26_swizzling , "Ch2_Bit26_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit27_swizzling , "Ch2_Bit27_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit28_swizzling , "Ch2_Bit28_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit29_swizzling , "Ch2_Bit29_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit30_swizzling , "Ch2_Bit30_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch2_Bit31_swizzling , "Ch2_Bit31_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform3Ch3Dimm2DunitMapping"
   Title "Platform3 Channel3 DIMM2 DUnit Mapping"
     EditNum $Platform3_Ch3_Bit00_swizzling , "Ch3_Bit00_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit01_swizzling , "Ch3_Bit01_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit02_swizzling , "Ch3_Bit02_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit03_swizzling , "Ch3_Bit03_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit04_swizzling , "Ch3_Bit04_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit05_swizzling , "Ch3_Bit05_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit06_swizzling , "Ch3_Bit06_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit07_swizzling , "Ch3_Bit07_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit08_swizzling , "Ch3_Bit08_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit09_swizzling , "Ch3_Bit09_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit10_swizzling , "Ch3_Bit10_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit11_swizzling , "Ch3_Bit11_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit12_swizzling , "Ch3_Bit12_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit13_swizzling , "Ch3_Bit13_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit14_swizzling , "Ch3_Bit14_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit15_swizzling , "Ch3_Bit15_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit16_swizzling , "Ch3_Bit16_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit17_swizzling , "Ch3_Bit17_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit18_swizzling , "Ch3_Bit18_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit19_swizzling , "Ch3_Bit19_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit20_swizzling , "Ch3_Bit20_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit21_swizzling , "Ch3_Bit21_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit22_swizzling , "Ch3_Bit22_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit23_swizzling , "Ch3_Bit23_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit24_swizzling , "Ch3_Bit24_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit25_swizzling , "Ch3_Bit25_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit26_swizzling , "Ch3_Bit26_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit27_swizzling , "Ch3_Bit27_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit28_swizzling , "Ch3_Bit28_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit29_swizzling , "Ch3_Bit29_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit30_swizzling , "Ch3_Bit30_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform3_Ch3_Bit31_swizzling , "Ch3_Bit31_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
  EndPage
  
  Page "Profile 4"
  Title "DRAM Configuration Profile 4"
   Combo $Platform4_Package , "CA Connectivity Mapping" , &PackageList , Help "0 - uniDIMM/SODIMM \n1 - BGA (LP3 BGA PDG / LP3 BGA 2x2Rx32 / LP4 BGA 2x2Rx32) \n2 - BGA mirrored (LPDDR3 only)\n3 - uniDIMM/SODIMM/UDIMM with Rank 1 Mirrored (DDR3L)  \n \n See IAFW Spec for detail"
   Combo $Platform4_Profile , "Profile" , &ProfileList , Help "NOTE: 1. Only for memory down or downgrade DDR3L frequency \n2. LPDDR3/DDR3_freq_X_Y_Z X : tCL; Y: tRCD; Z:tRP"
   Combo $Platform4_MemoryDown , "MemoryDown" , &MemoryDownList , Help "Memory Down"
   Combo $Platform4_DDR3LPageSize , "DDR3LPageSize" , &DDR3LPageSizeList , Help "NOTE: Only for memory down or downgrade DDR3L frequency"
   Combo $Platform4_DDR3LASR , "DDR3LASR" , &DDR3LASRList , Help "NOTE: Only for memory down"
   Combo $Platform4_ScramblerSupport , "Scrambler Support" , &EnableDisableList , Help "Scrambler Support"
 EditNum $Platform4_ChannelHashMask , "Channel Hash Mask" , HEX , Help "Channel Hash Mask"
 EditNum $Platform4_SliceHashMask , "Slice Hash Mask" , HEX , Help "Slice Hash Mask"
   Combo $Platform4_InterleavedMode , "Interleaved Mode" , &EnableDisableList , Help "Interleaved Mode"
   Combo $Platform4_ChannelsSlicesEnable , "Channels Slices Enable" , &EnableDisableList , Help "Channels Slices Enable"
   Combo $Platform4_MinRefRate2xEnable , "MinRefRate2xEnable" , &EnableDisableList , Help "Provided as a means to defend against Row-Hammer attacks"
   Combo $Platform4_DualRankSupportEnable , "Dual Rank Support Enable" , &EnableDisableList , Help "Dual Rank Support Enable"
   Combo $Platform4_DisableFastBoot , "Disable FastBoot" , &EnableDisableList , Help "00: Disabled; Used saved training data (if valid)\n01: Enabled; Full re-train of memory"
   Combo $Platform4_RmtMode , "RMT Mode" , &RmtModeList , Help "Rank Margin Tool Mode"
 EditNum $Platform4_RmtCheckRun , "RMT Check Run" , HEX , Help "Parameter used to determine whether to run the margin check.\nBit 0 is used for MINIMUM MARGIN CHECK \nBit 1 is used for DEGRADE MARGIN CHECK"
 EditNum $Platform4_RmtMarginCheckScaleHighThreshold , "RMT Margin Check Scale High Threshold" , HEX , Help "Percentage used to determine the margin tolerances over the failing margin."
 EditNum $Platform4_MemorySizeLimit , "Memory Size Limit" , HEX , Help "Memory Size Limit: This value is used to restrict the total amount of memory and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform4_LowMemoryMaxValue , "Low Memory Max Value" , HEX , Help "Low Memory Max Value: This value is used to restrict the amount of memory below 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform4_HighMemoryMaxValue , "High Memory Max Value" , HEX , Help "High Memory Max Value: This value is used to restrict the total amount of memory above 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform4_DIMM0SPDAddress , "DIMM0 SPD Address " , HEX , Help "DIMM0 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"
 EditNum $Platform4_DIMM1SPDAddress , "DIMM1 SPD Address " , HEX , Help "DIMM1 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"

 EditNum $Platform4_Ch0_RankEnable , "Ch0 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform4_Ch0_DeviceWidth , "Ch0 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform4_Ch0_DramDensity , "Ch0 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform4_Ch0_Option , "Ch0 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform4_Ch0_OdtConfig , "Ch0 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform4_Ch0_TristateClk1 , "Ch0 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform4_Ch0_Mode2N , "Ch0 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform4_Ch0_OdtLevels , "Ch0 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"
    
 EditNum $Platform4_Ch1_RankEnable , "Ch1 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform4_Ch1_DeviceWidth , "Ch1 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform4_Ch1_DramDensity , "Ch1 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform4_Ch1_Option , "Ch1 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform4_Ch1_OdtConfig , "Ch1 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform4_Ch1_TristateClk1 , "Ch1 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform4_Ch1_Mode2N , "Ch1 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform4_Ch1_OdtLevels , "Ch1 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform4_Ch2_RankEnable , "Ch2 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform4_Ch2_DeviceWidth , "Ch2 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform4_Ch2_DramDensity , "Ch2 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform4_Ch2_Option , "Ch2 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform4_Ch2_OdtConfig , "Ch2 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform4_Ch2_TristateClk1 , "Ch2 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform4_Ch2_Mode2N , "Ch2 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform4_Ch2_OdtLevels , "Ch2 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform4_Ch3_RankEnable , "Ch3 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform4_Ch3_DeviceWidth , "Ch3 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform4_Ch3_DramDensity , "Ch3 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform4_Ch3_Option , "Ch3 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform4_Ch3_OdtConfig , "Ch3 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform4_Ch3_TristateClk1 , "Ch3 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform4_Ch3_Mode2N , "Ch3 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform4_Ch3_OdtLevels , "Ch3 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

   Link "Platform4Ch0Dimm2DunitMapping" , "\DRAM Configuration\Profile 4\Platform4Ch0Dimm2DunitMapping"
   Link "Platform4Ch1Dimm2DunitMapping" , "\DRAM Configuration\Profile 4\Platform4Ch1Dimm2DunitMapping"
   Link "Platform4Ch2Dimm2DunitMapping" , "\DRAM Configuration\Profile 4\Platform4Ch2Dimm2DunitMapping"
   Link "Platform4Ch3Dimm2DunitMapping" , "\DRAM Configuration\Profile 4\Platform4Ch3Dimm2DunitMapping"

   Page "Platform4Ch0Dimm2DunitMapping"
   Title "Platform4 Channel0 DIMM2 DUnit Mapping"
     EditNum $Platform4_Ch0_Bit00_swizzling , "Ch0_Bit00_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit01_swizzling , "Ch0_Bit01_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit02_swizzling , "Ch0_Bit02_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit03_swizzling , "Ch0_Bit03_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit04_swizzling , "Ch0_Bit04_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit05_swizzling , "Ch0_Bit05_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit06_swizzling , "Ch0_Bit06_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit07_swizzling , "Ch0_Bit07_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit08_swizzling , "Ch0_Bit08_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit09_swizzling , "Ch0_Bit09_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit10_swizzling , "Ch0_Bit10_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit11_swizzling , "Ch0_Bit11_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit12_swizzling , "Ch0_Bit12_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit13_swizzling , "Ch0_Bit13_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit14_swizzling , "Ch0_Bit14_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit15_swizzling , "Ch0_Bit15_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit16_swizzling , "Ch0_Bit16_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit17_swizzling , "Ch0_Bit17_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit18_swizzling , "Ch0_Bit18_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit19_swizzling , "Ch0_Bit19_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit20_swizzling , "Ch0_Bit20_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit21_swizzling , "Ch0_Bit21_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit22_swizzling , "Ch0_Bit22_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit23_swizzling , "Ch0_Bit23_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit24_swizzling , "Ch0_Bit24_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit25_swizzling , "Ch0_Bit25_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit26_swizzling , "Ch0_Bit26_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit27_swizzling , "Ch0_Bit27_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit28_swizzling , "Ch0_Bit28_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit29_swizzling , "Ch0_Bit29_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit30_swizzling , "Ch0_Bit30_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch0_Bit31_swizzling , "Ch0_Bit31_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform4Ch1Dimm2DunitMapping"
   Title "Platform4 Channel1 DIMM2 DUnit Mapping"
     EditNum $Platform4_Ch1_Bit00_swizzling , "Ch1_Bit00_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit01_swizzling , "Ch1_Bit01_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit02_swizzling , "Ch1_Bit02_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit03_swizzling , "Ch1_Bit03_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit04_swizzling , "Ch1_Bit04_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit05_swizzling , "Ch1_Bit05_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit06_swizzling , "Ch1_Bit06_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit07_swizzling , "Ch1_Bit07_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit08_swizzling , "Ch1_Bit08_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit09_swizzling , "Ch1_Bit09_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit10_swizzling , "Ch1_Bit10_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit11_swizzling , "Ch1_Bit11_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit12_swizzling , "Ch1_Bit12_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit13_swizzling , "Ch1_Bit13_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit14_swizzling , "Ch1_Bit14_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit15_swizzling , "Ch1_Bit15_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit16_swizzling , "Ch1_Bit16_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit17_swizzling , "Ch1_Bit17_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit18_swizzling , "Ch1_Bit18_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit19_swizzling , "Ch1_Bit19_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit20_swizzling , "Ch1_Bit20_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit21_swizzling , "Ch1_Bit21_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit22_swizzling , "Ch1_Bit22_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit23_swizzling , "Ch1_Bit23_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit24_swizzling , "Ch1_Bit24_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit25_swizzling , "Ch1_Bit25_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit26_swizzling , "Ch1_Bit26_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit27_swizzling , "Ch1_Bit27_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit28_swizzling , "Ch1_Bit28_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit29_swizzling , "Ch1_Bit29_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit30_swizzling , "Ch1_Bit30_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch1_Bit31_swizzling , "Ch1_Bit31_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform4Ch2Dimm2DunitMapping"
   Title "Platform4 Channel2 DIMM2 DUnit Mapping"
     EditNum $Platform4_Ch2_Bit00_swizzling , "Ch2_Bit00_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit01_swizzling , "Ch2_Bit01_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit02_swizzling , "Ch2_Bit02_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit03_swizzling , "Ch2_Bit03_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit04_swizzling , "Ch2_Bit04_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit05_swizzling , "Ch2_Bit05_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit06_swizzling , "Ch2_Bit06_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit07_swizzling , "Ch2_Bit07_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit08_swizzling , "Ch2_Bit08_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit09_swizzling , "Ch2_Bit09_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit10_swizzling , "Ch2_Bit10_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit11_swizzling , "Ch2_Bit11_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit12_swizzling , "Ch2_Bit12_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit13_swizzling , "Ch2_Bit13_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit14_swizzling , "Ch2_Bit14_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit15_swizzling , "Ch2_Bit15_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit16_swizzling , "Ch2_Bit16_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit17_swizzling , "Ch2_Bit17_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit18_swizzling , "Ch2_Bit18_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit19_swizzling , "Ch2_Bit19_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit20_swizzling , "Ch2_Bit20_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit21_swizzling , "Ch2_Bit21_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit22_swizzling , "Ch2_Bit22_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit23_swizzling , "Ch2_Bit23_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit24_swizzling , "Ch2_Bit24_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit25_swizzling , "Ch2_Bit25_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit26_swizzling , "Ch2_Bit26_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit27_swizzling , "Ch2_Bit27_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit28_swizzling , "Ch2_Bit28_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit29_swizzling , "Ch2_Bit29_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit30_swizzling , "Ch2_Bit30_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch2_Bit31_swizzling , "Ch2_Bit31_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform4Ch3Dimm2DunitMapping"
   Title "Platform4 Channel3 DIMM2 DUnit Mapping"
     EditNum $Platform4_Ch3_Bit00_swizzling , "Ch3_Bit00_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit01_swizzling , "Ch3_Bit01_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit02_swizzling , "Ch3_Bit02_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit03_swizzling , "Ch3_Bit03_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit04_swizzling , "Ch3_Bit04_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit05_swizzling , "Ch3_Bit05_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit06_swizzling , "Ch3_Bit06_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit07_swizzling , "Ch3_Bit07_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit08_swizzling , "Ch3_Bit08_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit09_swizzling , "Ch3_Bit09_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit10_swizzling , "Ch3_Bit10_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit11_swizzling , "Ch3_Bit11_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit12_swizzling , "Ch3_Bit12_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit13_swizzling , "Ch3_Bit13_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit14_swizzling , "Ch3_Bit14_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit15_swizzling , "Ch3_Bit15_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit16_swizzling , "Ch3_Bit16_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit17_swizzling , "Ch3_Bit17_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit18_swizzling , "Ch3_Bit18_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit19_swizzling , "Ch3_Bit19_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit20_swizzling , "Ch3_Bit20_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit21_swizzling , "Ch3_Bit21_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit22_swizzling , "Ch3_Bit22_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit23_swizzling , "Ch3_Bit23_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit24_swizzling , "Ch3_Bit24_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit25_swizzling , "Ch3_Bit25_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit26_swizzling , "Ch3_Bit26_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit27_swizzling , "Ch3_Bit27_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit28_swizzling , "Ch3_Bit28_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit29_swizzling , "Ch3_Bit29_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit30_swizzling , "Ch3_Bit30_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform4_Ch3_Bit31_swizzling , "Ch3_Bit31_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
  EndPage
    
  Page "Profile 5"
  Title "DRAM Configuration Profile 5"
   Combo $Platform5_Package , "CA Connectivity Mapping" , &PackageList , Help "0 - uniDIMM/SODIMM \n1 - BGA (LP3 BGA PDG / LP3 BGA 2x2Rx32 / LP4 BGA 2x2Rx32) \n2 - BGA mirrored (LPDDR3 only)\n3 - uniDIMM/SODIMM/UDIMM with Rank 1 Mirrored (DDR3L) \n \n See IAFW Spec for detail"
   Combo $Platform5_Profile , "Profile" , &ProfileList , Help "NOTE: 1. Only for memory down or downgrade DDR3L frequency \n2. LPDDR3/DDR3_freq_X_Y_Z X : tCL; Y: tRCD; Z:tRP"
   Combo $Platform5_MemoryDown , "MemoryDown" , &MemoryDownList , Help "Memory Down"
   Combo $Platform5_DDR3LPageSize , "DDR3LPageSize" , &DDR3LPageSizeList , Help "NOTE: Only for memory down or downgrade DDR3L frequency"
   Combo $Platform5_DDR3LASR , "DDR3LASR" , &DDR3LASRList , Help "NOTE: Only for memory down"
   Combo $Platform5_ScramblerSupport , "Scrambler Support" , &EnableDisableList , Help "Scrambler Support"
 EditNum $Platform5_ChannelHashMask , "Channel Hash Mask" , HEX , Help "Channel Hash Mask"
 EditNum $Platform5_SliceHashMask , "Slice Hash Mask" , HEX , Help "Slice Hash Mask"
   Combo $Platform5_InterleavedMode , "Interleaved Mode" , &EnableDisableList , Help "Interleaved Mode"
   Combo $Platform5_ChannelsSlicesEnable , "Channels Slices Enable" , &EnableDisableList , Help "Channels Slices Enable"
   Combo $Platform5_MinRefRate2xEnable , "MinRefRate2xEnable" , &EnableDisableList , Help "Provided as a means to defend against Row-Hammer attacks"
   Combo $Platform5_DualRankSupportEnable , "Dual Rank Support Enable" , &EnableDisableList , Help "Dual Rank Support Enable"
   Combo $Platform5_DisableFastBoot , "Disable FastBoot" , &EnableDisableList , Help "00: Disabled; Used saved training data (if valid)\n01: Enabled; Full re-train of memory"
   Combo $Platform5_RmtMode , "RMT Mode" , &RmtModeList , Help "Rank Margin Tool Mode"
 EditNum $Platform5_RmtCheckRun , "RMT Check Run" , HEX , Help "Parameter used to determine whether to run the margin check.\nBit 0 is used for MINIMUM MARGIN CHECK \nBit 1 is used for DEGRADE MARGIN CHECK"
 EditNum $Platform5_RmtMarginCheckScaleHighThreshold , "RMT Margin Check Scale High Threshold" , HEX , Help "Percentage used to determine the margin tolerances over the failing margin."
 EditNum $Platform5_MemorySizeLimit , "Memory Size Limit" , HEX , Help "Memory Size Limit: This value is used to restrict the total amount of memory and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform5_LowMemoryMaxValue , "Low Memory Max Value" , HEX , Help "Low Memory Max Value: This value is used to restrict the amount of memory below 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform5_HighMemoryMaxValue , "High Memory Max Value" , HEX , Help "High Memory Max Value: This value is used to restrict the total amount of memory above 4GB and the calculations based on it. Value is in MB\nExample encodings are: 0x400 = 1GB, 0x800 = 2GB, 0x1000 = 4GB, 0x2000 8GB"
 EditNum $Platform5_DIMM0SPDAddress , "DIMM0 SPD Address " , HEX , Help "DIMM0 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"
 EditNum $Platform5_DIMM1SPDAddress , "DIMM1 SPD Address " , HEX , Help "DIMM1 SPD Address (NOTE: Only for DDR3L. Please put 0 for MemoryDown.)"

 EditNum $Platform5_Ch0_RankEnable , "Ch0 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform5_Ch0_DeviceWidth , "Ch0 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform5_Ch0_DramDensity , "Ch0 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform5_Ch0_Option , "Ch0 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform5_Ch0_OdtConfig , "Ch0 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform5_Ch0_TristateClk1 , "Ch0 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform5_Ch0_Mode2N , "Ch0 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform5_Ch0_OdtLevels , "Ch0 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"
    
 EditNum $Platform5_Ch1_RankEnable , "Ch1 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform5_Ch1_DeviceWidth , "Ch1 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform5_Ch1_DramDensity , "Ch1 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform5_Ch1_Option , "Ch1 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform5_Ch1_OdtConfig , "Ch1 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform5_Ch1_TristateClk1 , "Ch1 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform5_Ch1_Mode2N , "Ch1 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform5_Ch1_OdtLevels , "Ch1 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform5_Ch2_RankEnable , "Ch2 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform5_Ch2_DeviceWidth , "Ch2 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform5_Ch2_DramDensity , "Ch2 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform5_Ch2_Option , "Ch2 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform5_Ch2_OdtConfig , "Ch2 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform5_Ch2_TristateClk1 , "Ch2 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform5_Ch2_Mode2N , "Ch2 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform5_Ch2_OdtLevels , "Ch2 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

 EditNum $Platform5_Ch3_RankEnable , "Ch3 RankEnable" , HEX , Help "NOTE: Only for memory down\n[0] Enable Rank 0:  Must be set to 1 to enable use of this rank.\n[1] Enable Rank 1:  Must be set to 1 to enable use of this rank."
   Combo $Platform5_Ch3_DeviceWidth , "Ch3 DeviceWidth" , &Chx_DeviceWidthList , Help "NOTE: Only for memory down\nDRAM Device Data Width populated on Ranks 0 and 1."
   Combo $Platform5_Ch3_DramDensity , "Ch3 DramDensity" , &Chx_DramDensityList , Help "NOTE: Only for memory down\nDRAM Device Density populated on Ranks 0 and 1."
 EditNum $Platform5_Ch3_Option , "Ch3 Option" , HEX , Help "[0] Rank Select Interleaving Enable.  See Address Mapping section for full description.\n0 - Rank Select Interleaving disabled\n1 - Rank Select Interleaving enabled\n[1] Bank Address Hashing Enable.  See Address Mapping section for full description.\n0 - Bank Address Hashing disabled\n1 - Bank Address Hashing enabled\n[3:2] Reserved\n[5:4] This register specifies the address mapping to be used:\n00 - 1KB (A)\n01 - 2KB (B)"
 EditNum $Platform5_Ch3_OdtConfig , "Ch3 Odt Config" , HEX , Help "0: WEAK_ODT_CONFIG\n1: STRONG_ODT_CONFIG"
 EditNum $Platform5_Ch3_TristateClk1 , "Ch3 Tristate Clk1" , HEX , Help "Parameter used to determine wether to tristate CLK1. Boolean value"
 EditNum $Platform5_Ch3_Mode2N , "Ch3 Mode2N" , HEX , Help "2N Mode. Boolean value"
 EditNum $Platform5_Ch3_OdtLevels , "Ch3 Odt Levels" , HEX , Help "Parameter used to determine if ODT will be held high or low\n0: Use MRC default\n1: ODT_AB_HIGH_HIGH\n3: ODT_AB_HIGH_LOW"

   Link "Platform4Ch0Dimm2DunitMapping" , "\DRAM Configuration\Profile 5\Platform5Ch0Dimm2DunitMapping"
   Link "Platform4Ch1Dimm2DunitMapping" , "\DRAM Configuration\Profile 5\Platform5Ch1Dimm2DunitMapping"
   Link "Platform4Ch2Dimm2DunitMapping" , "\DRAM Configuration\Profile 5\Platform5Ch2Dimm2DunitMapping"
   Link "Platform4Ch3Dimm2DunitMapping" , "\DRAM Configuration\Profile 5\Platform5Ch3Dimm2DunitMapping"

   Page "Platform5Ch0Dimm2DunitMapping"
   Title "Platform5 Channel0 DIMM2 DUnit Mapping"
     EditNum $Platform5_Ch0_Bit00_swizzling , "Ch0_Bit00_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit01_swizzling , "Ch0_Bit01_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit02_swizzling , "Ch0_Bit02_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit03_swizzling , "Ch0_Bit03_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit04_swizzling , "Ch0_Bit04_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit05_swizzling , "Ch0_Bit05_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit06_swizzling , "Ch0_Bit06_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit07_swizzling , "Ch0_Bit07_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit08_swizzling , "Ch0_Bit08_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit09_swizzling , "Ch0_Bit09_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit10_swizzling , "Ch0_Bit10_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit11_swizzling , "Ch0_Bit11_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit12_swizzling , "Ch0_Bit12_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit13_swizzling , "Ch0_Bit13_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit14_swizzling , "Ch0_Bit14_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit15_swizzling , "Ch0_Bit15_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit16_swizzling , "Ch0_Bit16_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit17_swizzling , "Ch0_Bit17_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit18_swizzling , "Ch0_Bit18_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit19_swizzling , "Ch0_Bit19_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit20_swizzling , "Ch0_Bit20_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit21_swizzling , "Ch0_Bit21_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit22_swizzling , "Ch0_Bit22_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit23_swizzling , "Ch0_Bit23_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit24_swizzling , "Ch0_Bit24_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit25_swizzling , "Ch0_Bit25_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit26_swizzling , "Ch0_Bit26_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit27_swizzling , "Ch0_Bit27_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit28_swizzling , "Ch0_Bit28_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit29_swizzling , "Ch0_Bit29_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit30_swizzling , "Ch0_Bit30_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch0_Bit31_swizzling , "Ch0_Bit31_swizzling" , HEX , Help "Channel 0 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform5Ch1Dimm2DunitMapping"
   Title "Platform5 Channel1 DIMM2 DUnit Mapping"
     EditNum $Platform5_Ch1_Bit00_swizzling , "Ch1_Bit00_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit01_swizzling , "Ch1_Bit01_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit02_swizzling , "Ch1_Bit02_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit03_swizzling , "Ch1_Bit03_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit04_swizzling , "Ch1_Bit04_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit05_swizzling , "Ch1_Bit05_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit06_swizzling , "Ch1_Bit06_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit07_swizzling , "Ch1_Bit07_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit08_swizzling , "Ch1_Bit08_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit09_swizzling , "Ch1_Bit09_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit10_swizzling , "Ch1_Bit10_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit11_swizzling , "Ch1_Bit11_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit12_swizzling , "Ch1_Bit12_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit13_swizzling , "Ch1_Bit13_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit14_swizzling , "Ch1_Bit14_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit15_swizzling , "Ch1_Bit15_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit16_swizzling , "Ch1_Bit16_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit17_swizzling , "Ch1_Bit17_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit18_swizzling , "Ch1_Bit18_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit19_swizzling , "Ch1_Bit19_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit20_swizzling , "Ch1_Bit20_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit21_swizzling , "Ch1_Bit21_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit22_swizzling , "Ch1_Bit22_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit23_swizzling , "Ch1_Bit23_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit24_swizzling , "Ch1_Bit24_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit25_swizzling , "Ch1_Bit25_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit26_swizzling , "Ch1_Bit26_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit27_swizzling , "Ch1_Bit27_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit28_swizzling , "Ch1_Bit28_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit29_swizzling , "Ch1_Bit29_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit30_swizzling , "Ch1_Bit30_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch1_Bit31_swizzling , "Ch1_Bit31_swizzling" , HEX , Help "Channel 1 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform5Ch2Dimm2DunitMapping"
   Title "Platform5 Channel2 DIMM2 DUnit Mapping"
     EditNum $Platform5_Ch2_Bit00_swizzling , "Ch2_Bit00_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit01_swizzling , "Ch2_Bit01_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit02_swizzling , "Ch2_Bit02_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit03_swizzling , "Ch2_Bit03_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit04_swizzling , "Ch2_Bit04_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit05_swizzling , "Ch2_Bit05_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit06_swizzling , "Ch2_Bit06_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit07_swizzling , "Ch2_Bit07_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit08_swizzling , "Ch2_Bit08_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit09_swizzling , "Ch2_Bit09_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit10_swizzling , "Ch2_Bit10_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit11_swizzling , "Ch2_Bit11_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit12_swizzling , "Ch2_Bit12_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit13_swizzling , "Ch2_Bit13_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit14_swizzling , "Ch2_Bit14_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit15_swizzling , "Ch2_Bit15_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit16_swizzling , "Ch2_Bit16_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit17_swizzling , "Ch2_Bit17_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit18_swizzling , "Ch2_Bit18_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit19_swizzling , "Ch2_Bit19_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit20_swizzling , "Ch2_Bit20_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit21_swizzling , "Ch2_Bit21_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit22_swizzling , "Ch2_Bit22_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit23_swizzling , "Ch2_Bit23_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit24_swizzling , "Ch2_Bit24_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit25_swizzling , "Ch2_Bit25_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit26_swizzling , "Ch2_Bit26_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit27_swizzling , "Ch2_Bit27_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit28_swizzling , "Ch2_Bit28_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit29_swizzling , "Ch2_Bit29_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit30_swizzling , "Ch2_Bit30_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch2_Bit31_swizzling , "Ch2_Bit31_swizzling" , HEX , Help "Channel 2 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
   Page "Platform5Ch3Dimm2DunitMapping"
   Title "Platform5 Channel3 DIMM2 DUnit Mapping"
     EditNum $Platform5_Ch3_Bit00_swizzling , "Ch3_Bit00_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit01_swizzling , "Ch3_Bit01_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit02_swizzling , "Ch3_Bit02_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit03_swizzling , "Ch3_Bit03_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit04_swizzling , "Ch3_Bit04_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit05_swizzling , "Ch3_Bit05_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit06_swizzling , "Ch3_Bit06_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit07_swizzling , "Ch3_Bit07_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit08_swizzling , "Ch3_Bit08_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit09_swizzling , "Ch3_Bit09_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit10_swizzling , "Ch3_Bit10_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit11_swizzling , "Ch3_Bit11_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit12_swizzling , "Ch3_Bit12_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit13_swizzling , "Ch3_Bit13_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit14_swizzling , "Ch3_Bit14_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit15_swizzling , "Ch3_Bit15_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit16_swizzling , "Ch3_Bit16_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit17_swizzling , "Ch3_Bit17_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit18_swizzling , "Ch3_Bit18_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit19_swizzling , "Ch3_Bit19_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit20_swizzling , "Ch3_Bit20_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit21_swizzling , "Ch3_Bit21_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit22_swizzling , "Ch3_Bit22_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit23_swizzling , "Ch3_Bit23_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit24_swizzling , "Ch3_Bit24_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit25_swizzling , "Ch3_Bit25_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit26_swizzling , "Ch3_Bit26_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit27_swizzling , "Ch3_Bit27_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit28_swizzling , "Ch3_Bit28_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit29_swizzling , "Ch3_Bit29_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit30_swizzling , "Ch3_Bit30_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
     EditNum $Platform5_Ch3_Bit31_swizzling , "Ch3_Bit31_swizzling" , HEX , Help "Channel 3 PHY to DUnit DQ mapping (only used if not 1-1 mapping)Range: 0-32"
   EndPage
  EndPage
EndPage								//end of page "DRAM Configuration"
