{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520594729775 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520594729776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 08:25:29 2018 " "Processing started: Fri Mar 09 08:25:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520594729776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520594729776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab05 -c lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520594729776 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1520594730133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sym_button.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sym_button.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sym_button-button " "Found design unit 1: sym_button-button" {  } { { "sym_button.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/sym_button.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730593 ""} { "Info" "ISGN_ENTITY_NAME" "1 sym_button " "Found entity 1: sym_button" {  } { { "sym_button.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/sym_button.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab05-main_fifo " "Found design unit 1: lab05-main_fifo" {  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730609 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab05 " "Found entity 1: lab05" {  } { { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logica_next.vhd 2 1 " "Found 2 design units, including 1 entities, in source file logica_next.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 in_reg-logic_in_reg " "Found design unit 1: in_reg-logic_in_reg" {  } { { "logica_next.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/logica_next.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730613 ""} { "Info" "ISGN_ENTITY_NAME" "1 in_reg " "Found entity 1: in_reg" {  } { { "logica_next.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/logica_next.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ffd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FFD-ckt " "Found design unit 1: FFD-ckt" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/FFD.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730616 ""} { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/FFD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_bit-soma_bit " "Found design unit 1: somador_bit-soma_bit" {  } { { "somador_bit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/somador_bit.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730621 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_bit " "Found entity 1: somador_bit" {  } { { "somador_bit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/somador_bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador4bits-sum " "Found design unit 1: somador4bits-sum" {  } { { "somador.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/somador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730626 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador4bits " "Found entity 1: somador4bits" {  } { { "somador.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/somador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_mux_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file select_mux_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_mux_rom-wr_rd_sum " "Found design unit 1: select_mux_rom-wr_rd_sum" {  } { { "select_mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/select_mux_rom.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730630 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_mux_rom " "Found entity 1: select_mux_rom" {  } { { "select_mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/select_mux_rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg13bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg13bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador-reg " "Found design unit 1: registrador-reg" {  } { { "reg13bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/reg13bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730633 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador " "Found entity 1: registrador" {  } { { "reg13bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/reg13bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg4bits-reg " "Found design unit 1: reg4bits-reg" {  } { { "reg4bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/reg4bits.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730637 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg4bits " "Found entity 1: reg4bits" {  } { { "reg4bits.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/reg4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_rom-mux " "Found design unit 1: mux_rom-mux" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730643 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_rom " "Found entity 1: mux_rom" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-seg7 " "Found design unit 1: display-seg7" {  } { { "display7seg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/display7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730647 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display7seg.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/display7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador6bits-counter " "Found design unit 1: contador6bits-counter" {  } { { "contador.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/contador.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730651 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador6bits " "Found entity 1: contador6bits" {  } { { "contador.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/contador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clkDiv-clock " "Found design unit 1: clkDiv-clock" {  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/clock.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730656 ""} { "Info" "ISGN_ENTITY_NAME" "1 clkDiv " "Found entity 1: clkDiv" {  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/clock.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd_4digit_conversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd_4digit_conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_conversor-conversor " "Found design unit 1: bcd_conversor-conversor" {  } { { "bin_bcd_4digit_conversor.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/bin_bcd_4digit_conversor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730661 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_conversor " "Found entity 1: bcd_conversor" {  } { { "bin_bcd_4digit_conversor.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/bin_bcd_4digit_conversor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_bcd_2digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_bcd_2digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd2_conversor-conversor2 " "Found design unit 1: bcd2_conversor-conversor2" {  } { { "bin_bcd_2digit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/bin_bcd_2digit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730664 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd2_conversor " "Found entity 1: bcd2_conversor" {  } { { "bin_bcd_2digit.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/bin_bcd_2digit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-fila " "Found design unit 1: fifo-fila" {  } { { "fifo.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/fifo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730669 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/fifo.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_memory-SYN " "Found design unit 1: rom_memory-SYN" {  } { { "rom_memory.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/rom_memory.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730673 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_memory " "Found entity 1: rom_memory" {  } { { "rom_memory.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/rom_memory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730673 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab05 " "Elaborating entity \"lab05\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1520594730718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkDiv clkDiv:CLOCK000 " "Elaborating entity \"clkDiv\" for hierarchy \"clkDiv:CLOCK000\"" {  } { { "main.vhd" "CLOCK000" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sym_button sym_button:BTS0 " "Elaborating entity \"sym_button\" for hierarchy \"sym_button:BTS0\"" {  } { { "main.vhd" "BTS0" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador6bits contador6bits:CONTADOR000 " "Elaborating entity \"contador6bits\" for hierarchy \"contador6bits:CONTADOR000\"" {  } { { "main.vhd" "CONTADOR000" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD contador6bits:CONTADOR000\|FFD:FFD0 " "Elaborating entity \"FFD\" for hierarchy \"contador6bits:CONTADOR000\|FFD:FFD0\"" {  } { { "contador.vhd" "FFD0" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/contador.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_memory rom_memory:ROM6413 " "Elaborating entity \"rom_memory\" for hierarchy \"rom_memory:ROM6413\"" {  } { { "main.vhd" "ROM6413" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom_memory:ROM6413\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom_memory:ROM6413\|altsyncram:altsyncram_component\"" {  } { { "rom_memory.vhd" "altsyncram_component" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/rom_memory.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_memory:ROM6413\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom_memory:ROM6413\|altsyncram:altsyncram_component\"" {  } { { "rom_memory.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/rom_memory.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_memory:ROM6413\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom_memory:ROM6413\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom_memory.mif " "Parameter \"init_file\" = \"rom_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730793 ""}  } { { "rom_memory.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/rom_memory.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1520594730793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8881.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8881.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8881 " "Found entity 1: altsyncram_8881" {  } { { "db/altsyncram_8881.tdf" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/db/altsyncram_8881.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1520594730847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1520594730847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8881 rom_memory:ROM6413\|altsyncram:altsyncram_component\|altsyncram_8881:auto_generated " "Elaborating entity \"altsyncram_8881\" for hierarchy \"rom_memory:ROM6413\|altsyncram:altsyncram_component\|altsyncram_8881:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo fifo:FIFOFIFO " "Elaborating entity \"fifo\" for hierarchy \"fifo:FIFOFIFO\"" {  } { { "main.vhd" "FIFOFIFO" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_mux_rom fifo:FIFOFIFO\|select_mux_rom:SELECT_WRRD " "Elaborating entity \"select_mux_rom\" for hierarchy \"fifo:FIFOFIFO\|select_mux_rom:SELECT_WRRD\"" {  } { { "fifo.vhd" "SELECT_WRRD" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/fifo.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730870 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[0\] select_mux_rom.vhd(29) " "Inferred latch for \"cont\[0\]\" at select_mux_rom.vhd(29)" {  } { { "select_mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/select_mux_rom.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730872 "|lab05|fifo:FIFOFIFO|select_mux_rom:SELECT_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[1\] select_mux_rom.vhd(29) " "Inferred latch for \"cont\[1\]\" at select_mux_rom.vhd(29)" {  } { { "select_mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/select_mux_rom.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730872 "|lab05|fifo:FIFOFIFO|select_mux_rom:SELECT_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[2\] select_mux_rom.vhd(29) " "Inferred latch for \"cont\[2\]\" at select_mux_rom.vhd(29)" {  } { { "select_mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/select_mux_rom.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730872 "|lab05|fifo:FIFOFIFO|select_mux_rom:SELECT_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cont\[3\] select_mux_rom.vhd(29) " "Inferred latch for \"cont\[3\]\" at select_mux_rom.vhd(29)" {  } { { "select_mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/select_mux_rom.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730872 "|lab05|fifo:FIFOFIFO|select_mux_rom:SELECT_WRRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador4bits fifo:FIFOFIFO\|select_mux_rom:SELECT_WRRD\|somador4bits:SOMA " "Elaborating entity \"somador4bits\" for hierarchy \"fifo:FIFOFIFO\|select_mux_rom:SELECT_WRRD\|somador4bits:SOMA\"" {  } { { "select_mux_rom.vhd" "SOMA" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/select_mux_rom.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_bit fifo:FIFOFIFO\|select_mux_rom:SELECT_WRRD\|somador4bits:SOMA\|somador_bit:SOMA1 " "Elaborating entity \"somador_bit\" for hierarchy \"fifo:FIFOFIFO\|select_mux_rom:SELECT_WRRD\|somador4bits:SOMA\|somador_bit:SOMA1\"" {  } { { "somador.vhd" "SOMA1" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/somador.vhd" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg4bits fifo:FIFOFIFO\|select_mux_rom:SELECT_WRRD\|reg4bits:SAVECONT " "Elaborating entity \"reg4bits\" for hierarchy \"fifo:FIFOFIFO\|select_mux_rom:SELECT_WRRD\|reg4bits:SAVECONT\"" {  } { { "select_mux_rom.vhd" "SAVECONT" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/select_mux_rom.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rom fifo:FIFOFIFO\|mux_rom:MUX_WRRD " "Elaborating entity \"mux_rom\" for hierarchy \"fifo:FIFOFIFO\|mux_rom:MUX_WRRD\"" {  } { { "fifo.vhd" "MUX_WRRD" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/fifo.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730893 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[0\] mux_rom.vhd(13) " "Inferred latch for \"selected\[0\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[1\] mux_rom.vhd(13) " "Inferred latch for \"selected\[1\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[2\] mux_rom.vhd(13) " "Inferred latch for \"selected\[2\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[3\] mux_rom.vhd(13) " "Inferred latch for \"selected\[3\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[4\] mux_rom.vhd(13) " "Inferred latch for \"selected\[4\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[5\] mux_rom.vhd(13) " "Inferred latch for \"selected\[5\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[6\] mux_rom.vhd(13) " "Inferred latch for \"selected\[6\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[7\] mux_rom.vhd(13) " "Inferred latch for \"selected\[7\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[8\] mux_rom.vhd(13) " "Inferred latch for \"selected\[8\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[9\] mux_rom.vhd(13) " "Inferred latch for \"selected\[9\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[10\] mux_rom.vhd(13) " "Inferred latch for \"selected\[10\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[11\] mux_rom.vhd(13) " "Inferred latch for \"selected\[11\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[12\] mux_rom.vhd(13) " "Inferred latch for \"selected\[12\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[13\] mux_rom.vhd(13) " "Inferred latch for \"selected\[13\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[14\] mux_rom.vhd(13) " "Inferred latch for \"selected\[14\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[15\] mux_rom.vhd(13) " "Inferred latch for \"selected\[15\]\" at mux_rom.vhd(13)" {  } { { "mux_rom.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/mux_rom.vhd" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1520594730895 "|lab05|fifo:FIFOFIFO|mux_rom:MUX_WRRD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "in_reg fifo:FIFOFIFO\|in_reg:LOGICA_REG0 " "Elaborating entity \"in_reg\" for hierarchy \"fifo:FIFOFIFO\|in_reg:LOGICA_REG0\"" {  } { { "fifo.vhd" "LOGICA_REG0" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/fifo.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador fifo:FIFOFIFO\|registrador:REG0 " "Elaborating entity \"registrador\" for hierarchy \"fifo:FIFOFIFO\|registrador:REG0\"" {  } { { "fifo.vhd" "REG0" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/fifo.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594730908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2_conversor bcd2_conversor:OUTCONTADOR0 " "Elaborating entity \"bcd2_conversor\" for hierarchy \"bcd2_conversor:OUTCONTADOR0\"" {  } { { "main.vhd" "OUTCONTADOR0" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594731207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_conversor bcd_conversor:RDATA0 " "Elaborating entity \"bcd_conversor\" for hierarchy \"bcd_conversor:RDATA0\"" {  } { { "main.vhd" "RDATA0" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594731224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:HEX00 " "Elaborating entity \"display\" for hierarchy \"display:HEX00\"" {  } { { "main.vhd" "HEX00" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1520594731225 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1520594739575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1520594740099 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1520594740099 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "695 " "Implemented 695 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1520594740269 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1520594740269 ""} { "Info" "ICUT_CUT_TM_LCELLS" "600 " "Implemented 600 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1520594740269 ""} { "Info" "ICUT_CUT_TM_RAMS" "13 " "Implemented 13 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1520594740269 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1520594740269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "575 " "Peak virtual memory: 575 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520594740373 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 08:25:40 2018 " "Processing ended: Fri Mar 09 08:25:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520594740373 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520594740373 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520594740373 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520594740373 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520594741848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520594741850 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 08:25:41 2018 " "Processing started: Fri Mar 09 08:25:41 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520594741850 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1520594741850 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab05 -c lab05 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off lab05 -c lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1520594741850 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1520594741986 ""}
{ "Info" "0" "" "Project  = lab05" {  } {  } 0 0 "Project  = lab05" 0 0 "Fitter" 0 0 1520594741987 ""}
{ "Info" "0" "" "Revision = lab05" {  } {  } 0 0 "Revision = lab05" 0 0 "Fitter" 0 0 1520594741987 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1520594742167 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab05 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"lab05\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1520594742184 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520594742206 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1520594742206 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1520594742527 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1520594742545 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520594743321 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1520594743321 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1520594743321 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 1460 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520594743341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 1461 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520594743341 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 1462 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1520594743341 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1520594743341 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1520594743351 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 82 " "No exact pin location assignment(s) for 34 pins of 82 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bts_rd " "Pin bts_rd not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bts_rd } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bts_rd } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 378 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "bts_wr " "Pin bts_wr not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { bts_wr } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { bts_wr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 379 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "contador_ROM\[0\] " "Pin contador_ROM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { contador_ROM[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_ROM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 342 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "contador_ROM\[1\] " "Pin contador_ROM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { contador_ROM[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_ROM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 343 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "contador_ROM\[2\] " "Pin contador_ROM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { contador_ROM[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_ROM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 344 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "contador_ROM\[3\] " "Pin contador_ROM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { contador_ROM[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_ROM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 345 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "contador_ROM\[4\] " "Pin contador_ROM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { contador_ROM[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_ROM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 346 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "contador_ROM\[5\] " "Pin contador_ROM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { contador_ROM[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { contador_ROM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 347 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[0\] " "Pin r_data_exibir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 348 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[1\] " "Pin r_data_exibir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 349 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[2\] " "Pin r_data_exibir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 350 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[3\] " "Pin r_data_exibir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 351 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[4\] " "Pin r_data_exibir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 352 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[5\] " "Pin r_data_exibir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 353 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[6\] " "Pin r_data_exibir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 354 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[7\] " "Pin r_data_exibir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 355 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[8\] " "Pin r_data_exibir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[8] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 356 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[9\] " "Pin r_data_exibir\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[9] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[10\] " "Pin r_data_exibir\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[10] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 358 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[11\] " "Pin r_data_exibir\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[11] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 359 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r_data_exibir\[12\] " "Pin r_data_exibir\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { r_data_exibir[12] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { r_data_exibir[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 360 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[0\] " "Pin w_data_exibir\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[0] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 361 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[1\] " "Pin w_data_exibir\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[1] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 362 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[2\] " "Pin w_data_exibir\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[2] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 363 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[3\] " "Pin w_data_exibir\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[3] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 364 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[4\] " "Pin w_data_exibir\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[4] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 365 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[5\] " "Pin w_data_exibir\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[5] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 366 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[6\] " "Pin w_data_exibir\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[6] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 367 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[7\] " "Pin w_data_exibir\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[7] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 368 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[8\] " "Pin w_data_exibir\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[8] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 369 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[9\] " "Pin w_data_exibir\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[9] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 370 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[10\] " "Pin w_data_exibir\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[10] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[11\] " "Pin w_data_exibir\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[11] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 372 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "w_data_exibir\[12\] " "Pin w_data_exibir\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { w_data_exibir[12] } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 10 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { w_data_exibir[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 373 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1520594743561 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1520594743561 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1520594743910 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab05.sdc " "Synopsys Design Constraints File file not found: 'lab05.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1520594743910 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1520594743918 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1520594743944 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Automatically promoted node clock_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520594743998 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clock_27 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clock_27" } } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clock_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 377 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520594743998 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clkDiv:CLOCK000\|ax  " "Automatically promoted node clkDiv:CLOCK000\|ax " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520594743999 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clkDiv:CLOCK000\|ax~0 " "Destination node clkDiv:CLOCK000\|ax~0" {  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/clock.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkDiv:CLOCK000|ax~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 1089 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1520594743999 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1520594743999 ""}  } { { "clock.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/clock.vhd" 16 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clkDiv:CLOCK000|ax } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520594743999 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "key3 (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#)) " "Automatically promoted node key3 (placed in PIN P23 (LVDS127p, DPCLK6/DQS1R/CQ1R#))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G5 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G5" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1520594743999 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { key3 } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "key3" } } } } { "main.vhd" "" { Text "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/main.vhd" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { key3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 0 { 0 ""} 0 376 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1520594743999 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1520594744215 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520594744215 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1520594744218 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520594744219 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1520594744221 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1520594744224 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1520594744226 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1520594744227 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1520594744256 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1520594744256 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1520594744256 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "34 unused 3.3V 0 34 0 " "Number of I/O pins in group: 34 (unused VREF, 3.3V VCCIO, 0 input, 34 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1520594744266 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1520594744266 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1520594744266 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 50 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520594744266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520594744266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 55 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  55 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520594744266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520594744266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 2 63 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520594744266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 23 36 " "I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 23 total pin(s) used --  36 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520594744266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 2 56 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520594744266 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 7 49 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1520594744266 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1520594744266 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1520594744266 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520594744321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1520594746549 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520594746929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1520594746949 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1520594748412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520594748412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1520594748543 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y0 X32_Y11 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11" {  } { { "loc" "" { Generic "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y0 to location X32_Y11"} 22 0 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1520594749825 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1520594749825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520594750318 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1520594750323 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1520594750323 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1520594750347 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520594750366 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "78 " "Found 78 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[0\] 0 " "Pin \"hex4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[1\] 0 " "Pin \"hex4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[2\] 0 " "Pin \"hex4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[3\] 0 " "Pin \"hex4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[4\] 0 " "Pin \"hex4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[5\] 0 " "Pin \"hex4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex4\[6\] 0 " "Pin \"hex4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[0\] 0 " "Pin \"hex5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[1\] 0 " "Pin \"hex5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[2\] 0 " "Pin \"hex5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[3\] 0 " "Pin \"hex5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[4\] 0 " "Pin \"hex5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[5\] 0 " "Pin \"hex5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex5\[6\] 0 " "Pin \"hex5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bts_rd 0 " "Pin \"bts_rd\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "bts_wr 0 " "Pin \"bts_wr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "contador_ROM\[0\] 0 " "Pin \"contador_ROM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "contador_ROM\[1\] 0 " "Pin \"contador_ROM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "contador_ROM\[2\] 0 " "Pin \"contador_ROM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "contador_ROM\[3\] 0 " "Pin \"contador_ROM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "contador_ROM\[4\] 0 " "Pin \"contador_ROM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "contador_ROM\[5\] 0 " "Pin \"contador_ROM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[0\] 0 " "Pin \"r_data_exibir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[1\] 0 " "Pin \"r_data_exibir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[2\] 0 " "Pin \"r_data_exibir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[3\] 0 " "Pin \"r_data_exibir\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[4\] 0 " "Pin \"r_data_exibir\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[5\] 0 " "Pin \"r_data_exibir\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[6\] 0 " "Pin \"r_data_exibir\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[7\] 0 " "Pin \"r_data_exibir\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[8\] 0 " "Pin \"r_data_exibir\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[9\] 0 " "Pin \"r_data_exibir\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[10\] 0 " "Pin \"r_data_exibir\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[11\] 0 " "Pin \"r_data_exibir\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "r_data_exibir\[12\] 0 " "Pin \"r_data_exibir\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[0\] 0 " "Pin \"w_data_exibir\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[1\] 0 " "Pin \"w_data_exibir\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[2\] 0 " "Pin \"w_data_exibir\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[3\] 0 " "Pin \"w_data_exibir\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[4\] 0 " "Pin \"w_data_exibir\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[5\] 0 " "Pin \"w_data_exibir\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[6\] 0 " "Pin \"w_data_exibir\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[7\] 0 " "Pin \"w_data_exibir\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[8\] 0 " "Pin \"w_data_exibir\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[9\] 0 " "Pin \"w_data_exibir\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[10\] 0 " "Pin \"w_data_exibir\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[11\] 0 " "Pin \"w_data_exibir\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "w_data_exibir\[12\] 0 " "Pin \"w_data_exibir\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr0 0 " "Pin \"ledr0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr1 0 " "Pin \"ledr1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1520594750394 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1520594750394 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520594750641 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1520594750677 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1520594750935 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1520594751258 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1520594751278 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1520594751411 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/output_files/lab05.fit.smsg " "Generated suppressed messages file C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/output_files/lab05.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1520594751597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "803 " "Peak virtual memory: 803 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520594752101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 08:25:52 2018 " "Processing ended: Fri Mar 09 08:25:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520594752101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520594752101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520594752101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1520594752101 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1520594753510 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520594753515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 08:25:53 2018 " "Processing started: Fri Mar 09 08:25:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520594753515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1520594753515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab05 -c lab05 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off lab05 -c lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1520594753515 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1520594755023 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1520594755091 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520594755873 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 08:25:55 2018 " "Processing ended: Fri Mar 09 08:25:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520594755873 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520594755873 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520594755873 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1520594755873 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1520594756539 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1520594757320 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 08:25:56 2018 " "Processing started: Fri Mar 09 08:25:56 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520594757321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520594757321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab05 -c lab05 " "Command: quartus_sta lab05 -c lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520594757321 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1520594757451 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1520594757642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1520594757669 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1520594757669 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "TimeQuest Timing Analyzer is analyzing 4 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1520594757798 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab05.sdc " "Synopsys Design Constraints File file not found: 'lab05.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1520594757856 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1520594757856 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clkDiv:CLOCK000\|ax clkDiv:CLOCK000\|ax " "create_clock -period 1.000 -name clkDiv:CLOCK000\|ax clkDiv:CLOCK000\|ax" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757860 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_27 clock_27 " "create_clock -period 1.000 -name clock_27 clock_27" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757860 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757860 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1520594757871 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1520594757894 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1520594757914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.500 " "Worst-case setup slack is -3.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.500      -730.634 clkDiv:CLOCK000\|ax  " "   -3.500      -730.634 clkDiv:CLOCK000\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.252         0.000 clock_27  " "    0.252         0.000 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520594757928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.502 " "Worst-case hold slack is -2.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.502        -2.502 clock_27  " "   -2.502        -2.502 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757941 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 clkDiv:CLOCK000\|ax  " "    0.391         0.000 clkDiv:CLOCK000\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757941 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520594757941 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520594757952 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520594757961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -252.076 clkDiv:CLOCK000\|ax  " "   -1.423      -252.076 clkDiv:CLOCK000\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -3.380 clock_27  " "   -1.380        -3.380 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594757969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520594757969 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1520594758100 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1520594758104 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1520594758120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.660 " "Worst-case setup slack is -1.660" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.660      -334.014 clkDiv:CLOCK000\|ax  " "   -1.660      -334.014 clkDiv:CLOCK000\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758144 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642         0.000 clock_27  " "    0.642         0.000 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758144 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520594758144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.550 " "Worst-case hold slack is -1.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.550        -1.550 clock_27  " "   -1.550        -1.550 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758156 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 clkDiv:CLOCK000\|ax  " "    0.215         0.000 clkDiv:CLOCK000\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758156 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520594758156 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520594758168 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1520594758244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -252.076 clkDiv:CLOCK000\|ax  " "   -1.423      -252.076 clkDiv:CLOCK000\|ax " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758260 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -3.380 clock_27  " "   -1.380        -3.380 clock_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1520594758260 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1520594758260 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1520594758430 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1520594758479 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1520594758481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "473 " "Peak virtual memory: 473 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520594758634 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 08:25:58 2018 " "Processing ended: Fri Mar 09 08:25:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520594758634 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520594758634 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520594758634 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520594758634 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1520594759694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1520594759694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 09 08:25:59 2018 " "Processing started: Fri Mar 09 08:25:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1520594759694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1520594759694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off lab05 -c lab05 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off lab05 -c lab05" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1520594759694 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "lab05.vo C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/simulation/modelsim/ simulation " "Generated file lab05.vo in folder \"C:/Users/Camila Barbosa/Documents/Sistemas Digitais/LAB05/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1520594760181 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "459 " "Peak virtual memory: 459 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1520594760253 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 09 08:26:00 2018 " "Processing ended: Fri Mar 09 08:26:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1520594760253 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1520594760253 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1520594760253 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520594760253 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus II Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1520594760944 ""}
