InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1204 1204
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1269 1269
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1321 1321
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 1 1347 1348
InceptionV4/Logits/Logits/weights CPU 1 1372 1373
InceptionV4/Logits/Logits/biases CPU 0 1513 1513
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 5656 838 6494
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 8152 6580 14732
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 19573 14732 34305
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 35784 34499 70283
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 3020 70360 73380
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 12597 70530 83127
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 53310 83127 136437
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3325 136555 139880
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1545 139880 141425
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8741 141500 150241
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 4556 141643 146199
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8121 146199 154320
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 28839 150273 179112
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 25427 154356 179783
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 27950 179146 207096
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 18108 207164 225272
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3000 225339 228339
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1737 228339 230076
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 2012 230151 232163
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4764 230289 235053
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61302 235053 296355
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2131 296474 298605
InceptionV4/InceptionV4/Mixed_5a/concat CPU 899 298605 299504
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7370 299568 306938
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2938 299678 302616
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4552 302616 307168
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5272 306968 312240
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7466 307198 314664
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5997 312360 318357
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3550 314692 318242
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5040 318242 323282
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8272 318376 326648
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6087 323311 329398
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2935 329501 332436
InceptionV4/InceptionV4/Mixed_5b/concat CPU 874 332436 333310
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7196 333390 340586
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2949 333536 336485
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4540 336485 341025
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5287 340609 345896
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7500 341080 348580
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5897 345946 351843
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3548 348609 352157
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4996 352157 357153
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8396 351871 360267
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6174 357184 363358
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2878 363462 366340
InceptionV4/InceptionV4/Mixed_5c/concat CPU 871 366340 367211
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7275 367287 374562
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3137 367431 370568
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4534 370568 375102
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5175 374590 379765
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7466 375127 382593
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6121 379807 385928
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3524 382622 386146
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4967 386146 391113
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8306 385961 394267
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6128 391146 397274
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2664 397292 399956
InceptionV4/InceptionV4/Mixed_5d/concat CPU 869 399956 400825
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5045 400965 406010
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3237 401039 404276
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6224 404276 410500
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5310 406037 411347
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3732 411376 415108
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3961 410542 414503
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4480 414503 418983
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7270 415134 422404
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6792 419020 425812
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7576 425827 433403
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2386 433418 435804
InceptionV4/InceptionV4/Mixed_5e/concat CPU 879 435804 436683
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 14051 436758 450809
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 27635 450847 478482
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 30739 478519 509258
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3257 436905 440162
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 69388 440162 509550
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1086 509291 510377
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1516 510411 511927
InceptionV4/InceptionV4/Mixed_6a/concat CPU 595 511927 512522
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2688 512695 515383
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8183 515383 523566
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17375 512570 529945
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13151 523643 536794
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10497 529985 540482
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15441 536843 552284
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16354 540519 556873
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17564 552318 569882
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23712 556906 580618
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2297 580653 582950
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7105 582986 590091
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20686 569911 590597
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1262 590614 591876
InceptionV4/InceptionV4/Mixed_6b/concat CPU 628 591876 592504
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2735 592652 595387
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8151 595387 603538
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17659 592553 610212
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13135 603587 616722
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10471 610253 620724
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15512 616771 632283
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16443 620760 637203
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18213 632319 650532
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23611 637244 660855
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2288 660887 663175
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7102 663213 670315
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19967 650552 670519
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1274 670537 671811
InceptionV4/InceptionV4/Mixed_6c/concat CPU 597 671811 672408
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2670 672584 675254
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8071 675254 683325
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17416 672448 689864
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13046 683366 696412
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10435 689903 700338
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15542 696447 711989
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16148 700376 716524
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17666 712025 729691
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23692 716546 740238
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2314 740274 742588
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19868 729733 749601
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7132 742610 749742
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 5111 749800 754911
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1435 754911 756346
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7785 756398 764183
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14602 764193 778795
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15651 778886 794537
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 22312 756393 778705
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17372 778705 796077
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17531 794602 812133
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21627 812147 833774
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 37556 796129 833685
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9774 833685 843459
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15351 843546 858897
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 22855 858975 881830
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2480 881910 884390
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2178 884390 886568
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6961 886653 893614
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1378 893680 895058
InceptionV4/InceptionV4/Mixed_6e/concat CPU 564 895058 895622
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2652 895802 898454
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8352 898454 906806
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17596 895682 913278
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13144 906850 919994
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10405 913322 923727
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15493 920031 935524
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16374 923767 940141
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18488 935566 954054
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23564 940183 963747
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2244 963791 966035
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7258 966072 973330
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19941 954079 974020
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1283 974040 975323
InceptionV4/InceptionV4/Mixed_6f/concat CPU 566 975323 975889
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2738 976070 978808
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8129 978808 986937
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17787 975948 993735
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14098 986980 1001078
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10303 993775 1004078
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15408 1001123 1016531
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16232 1004117 1020349
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17527 1016571 1034098
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23745 1020399 1044144
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2203 1044188 1046391
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7117 1046430 1053547
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19799 1034146 1053945
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1680 1053966 1055646
InceptionV4/InceptionV4/Mixed_6g/concat CPU 566 1055646 1056212
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2711 1056399 1059110
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8281 1059110 1067391
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17454 1056279 1073733
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13013 1067438 1080451
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10351 1073778 1084129
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15576 1080493 1096069
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16342 1084172 1100514
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17492 1096106 1113598
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23901 1100557 1124458
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2249 1124503 1126752
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19911 1113641 1133552
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7126 1126790 1133916
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1320 1133947 1135267
InceptionV4/InceptionV4/Mixed_6h/concat CPU 562 1135267 1135829
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 10494 1135892 1146386
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2545 1136010 1138555
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11214 1138555 1149769
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4825 1146420 1151245
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 620 1151263 1151883
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22342 1149817 1172159
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28512 1172185 1200697
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10428 1200713 1211141
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 2662 1211154 1213816
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 778 1213816 1214594
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4668 1214620 1219288
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6735 1219298 1226033
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11264 1214766 1226030
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5973 1226030 1232003
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8074 1226048 1234122
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5439 1234152 1239591
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4659 1239613 1244272
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1480 1244318 1245798
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7457 1232128 1239585
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7772 1239585 1247357
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3790 1247441 1251231
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3952 1251315 1255267
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 47 1255339 1255386
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1607 1255443 1257050
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 785 1257050 1257835
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5109 1257881 1262990
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 5983 1263178 1269161
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1271 1269161 1270432
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4566 1270481 1275047
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6886 1275058 1281944
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11461 1270480 1281941
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5897 1281941 1287838
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8027 1281961 1289988
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5463 1290015 1295478
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4418 1295501 1299919
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1464 1299959 1301423
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7565 1287906 1295471
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7791 1295471 1303262
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3843 1303348 1307191
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3797 1307274 1311071
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 61 1311154 1311215
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1625 1311228 1312853
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 772 1312853 1313625
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4990 1313688 1318678
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1010 1318743 1319753
InceptionV4/InceptionV4/Mixed_7c/concat CPU 190 1319753 1319943
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5487 1319996 1325483
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2127 1320087 1322214
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5050 1322214 1327264
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6019 1327308 1333327
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8328 1325527 1333855
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4401 1333896 1338297
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7887 1333371 1341258
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4406 1338344 1342750
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 54 1342792 1342846
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 778 1342856 1343634
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5197 1341298 1346495
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5501 1343656 1349157
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4502 1346536 1351038
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1327 1351070 1352397
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1038 1352417 1353455
InceptionV4/InceptionV4/Mixed_7d/concat CPU 188 1353455 1353643
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 197 1353675 1353872
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1353885 1353885
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1353894 1353894
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1353900 1353900
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 14 1353924 1353938
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1353946 1353949
InceptionV4/Logits/Logits/MatMul CPU 18846 1353957 1372803
InceptionV4/Logits/Logits/BiasAdd CPU 52 1372849 1372901
InceptionV4/Logits/Predictions CPU 23 1372911 1372934
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 870 870
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 949 949
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 989 989
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1022 1022
InceptionV4/Logits/Logits/weights CPU 0 1053 1053
InceptionV4/Logits/Logits/biases CPU 1 1086 1087
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 5605 293 5898
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 3457 5965 9422
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 16214 9422 25636
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 31031 25699 56730
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2641 56788 59429
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6064 56930 62994
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 53713 62994 116707
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3545 116739 120284
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1586 120284 121870
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8935 121944 130879
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 4484 122089 126573
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8160 126573 134733
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 28859 130904 159763
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 25513 134771 160284
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 27952 159792 187744
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 18205 187811 206016
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2935 206062 208997
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1713 208997 210710
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1840 210786 212626
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4665 210937 215602
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61294 215602 276896
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2635 276929 279564
InceptionV4/InceptionV4/Mixed_5a/concat CPU 860 279564 280424
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7325 280494 287819
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2925 280645 283570
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4561 283570 288131
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5377 287846 293223
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7363 288159 295522
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6142 293328 299470
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3892 295552 299444
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5048 299444 304492
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8307 299490 307797
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6110 304525 310635
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2673 310658 313331
InceptionV4/InceptionV4/Mixed_5b/concat CPU 867 313331 314198
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7293 314273 321566
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3292 314418 317710
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4407 317710 322117
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5372 321591 326963
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7505 322174 329679
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5971 327007 332978
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3562 329709 333271
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5944 333271 339215
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8355 333002 341357
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6098 339248 345346
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2663 345427 348090
InceptionV4/InceptionV4/Mixed_5c/concat CPU 869 348090 348959
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7213 349037 356250
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2900 349185 352085
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4569 352085 356654
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5155 356277 361432
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7514 356682 364196
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6050 361470 367520
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3620 364226 367846
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4960 367846 372806
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8310 367549 375859
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6107 372841 378948
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2672 378965 381637
InceptionV4/InceptionV4/Mixed_5d/concat CPU 870 381637 382507
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5058 382632 387690
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2986 382723 385709
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6227 385709 391936
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5590 387717 393307
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3755 393342 397097
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3481 391972 395453
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4600 395453 400053
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7234 397122 404356
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6934 400087 407021
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7656 407042 414698
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2552 414712 417264
InceptionV4/InceptionV4/Mixed_5e/concat CPU 872 417264 418136
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13940 418209 432149
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 27441 432186 459627
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 30687 459659 490346
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3095 418372 421467
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 69475 421467 490942
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1096 490373 491469
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1603 491500 493103
InceptionV4/InceptionV4/Mixed_6a/concat CPU 559 493103 493662
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2567 493846 496413
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8205 496413 504618
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17535 493716 511251
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13152 504683 517835
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10523 511287 521810
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15328 517866 533194
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16328 521844 538172
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17543 533226 550769
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23806 538204 562010
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2209 562049 564258
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20578 550802 571380
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7171 564290 571461
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1223 571480 572703
InceptionV4/InceptionV4/Mixed_6b/concat CPU 565 572703 573268
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2609 573444 576053
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8167 576053 584220
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17391 573322 590713
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13049 584264 597313
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10447 590751 601198
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15431 597349 612780
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16435 601236 617671
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18368 612814 631182
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23618 617710 641328
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2226 641362 643588
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7104 643623 650727
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19924 631212 651136
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1261 651156 652417
InceptionV4/InceptionV4/Mixed_6c/concat CPU 565 652417 652982
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2628 653159 655787
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8222 655787 664009
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17501 653031 670532
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13116 664050 677166
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10456 670573 681029
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15536 677211 692747
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16237 681064 697301
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17642 692780 710422
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23726 697332 721058
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2228 721093 723321
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19865 710459 730324
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7138 723352 730490
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 5006 730715 735721
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1435 735721 737156
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7782 737214 744996
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14669 745007 759676
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15633 759766 775399
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 22367 737218 759585
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17377 759585 776962
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17553 775438 792991
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21575 793012 814587
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 37487 777011 814498
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9773 814498 824271
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15407 824356 839763
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 22820 839840 862660
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2421 862765 865186
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2303 865186 867489
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6871 867566 874437
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1405 874511 875916
InceptionV4/InceptionV4/Mixed_6e/concat CPU 566 875916 876482
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2663 876661 879324
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8346 879324 887670
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17539 876542 894081
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13191 887711 900902
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10385 894117 904502
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15429 900951 916380
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16414 904540 920954
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18481 916419 934900
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23491 920994 944485
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2287 944524 946811
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7092 946848 953940
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19934 934950 954884
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1269 954911 956180
InceptionV4/InceptionV4/Mixed_6f/concat CPU 567 956180 956747
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2734 956926 959660
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8153 959660 967813
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17408 956807 974215
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14151 967871 982022
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10403 974259 984662
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15516 982060 997576
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16172 984701 1000873
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17497 997613 1015110
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23663 1000914 1024577
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2336 1024613 1026949
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7094 1026985 1034079
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19849 1015150 1034999
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1537 1035022 1036559
InceptionV4/InceptionV4/Mixed_6g/concat CPU 567 1036559 1037126
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2627 1037315 1039942
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8116 1039942 1048058
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17442 1037192 1054634
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13098 1048105 1061203
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10398 1054678 1065076
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15615 1061243 1076858
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16402 1065117 1081519
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17487 1076894 1094381
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23909 1081567 1105476
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2270 1105550 1107820
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19903 1094419 1114322
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7087 1107885 1114972
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1383 1115024 1116407
InceptionV4/InceptionV4/Mixed_6h/concat CPU 559 1116407 1116966
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 10475 1117026 1127501
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2525 1117148 1119673
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11227 1119673 1130900
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4837 1127542 1132379
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 614 1132413 1133027
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22254 1130946 1153200
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28503 1153230 1181733
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10503 1181755 1192258
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 3244 1192278 1195522
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1266 1195522 1196788
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4622 1196822 1201444
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6795 1201455 1208250
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11423 1196823 1208246
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6008 1208246 1214254
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8081 1208265 1216346
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5475 1216377 1221852
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4696 1221873 1226569
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1426 1226617 1228043
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7530 1214316 1221846
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7856 1221846 1229702
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3790 1229780 1233570
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4001 1233648 1237649
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 51 1237733 1237784
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1636 1237793 1239429
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 769 1239429 1240198
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5109 1240257 1245366
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 5982 1245555 1251537
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1271 1251537 1252808
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4574 1252849 1257423
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 7038 1257435 1264473
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11616 1252853 1264469
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5886 1264469 1270355
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8014 1264491 1272505
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5574 1272533 1278107
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4444 1278133 1282577
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1444 1282618 1284062
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7686 1270415 1278101
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7854 1278101 1285955
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3817 1286048 1289865
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3822 1289944 1293766
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 59 1293844 1293903
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1678 1293913 1295591
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 772 1295591 1296363
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4991 1296422 1301413
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1016 1301492 1302508
InceptionV4/InceptionV4/Mixed_7c/concat CPU 189 1302508 1302697
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5526 1302748 1308274
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2052 1302842 1304894
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4935 1304894 1309829
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 5856 1309877 1315733
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8474 1308321 1316795
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4447 1316846 1321293
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8008 1315779 1323787
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4387 1321343 1325730
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 53 1325774 1325827
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 790 1325837 1326627
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5050 1323828 1328878
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5479 1326651 1332130
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4682 1328921 1333603
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 581 1333633 1334214
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1171 1334233 1335404
InceptionV4/InceptionV4/Mixed_7d/concat CPU 185 1335404 1335589
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 209 1335621 1335830
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1335843 1335843
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1335852 1335852
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1335858 1335858
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1335866 1335870
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1335878 1335881
InceptionV4/Logits/Logits/MatMul CPU 13704 1335888 1349592
InceptionV4/Logits/Logits/BiasAdd CPU 34 1349637 1349671
InceptionV4/Logits/Predictions CPU 18 1349681 1349699
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 826 826
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 906 906
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 945 945
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 980 980
InceptionV4/Logits/Logits/weights CPU 0 1011 1011
InceptionV4/Logits/Logits/biases CPU 1 1042 1043
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 5687 277 5964
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 3493 5980 9473
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 16264 9473 25737
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 31621 25841 57462
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2665 57532 60197
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6100 57704 63804
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 53683 63804 117487
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3717 117517 121234
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1678 121234 122912
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8813 122979 131792
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 4642 123119 127761
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8230 127761 135991
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 28777 131819 160596
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 25648 136027 161675
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 28034 160626 188660
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 18286 188724 207010
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3090 207081 210171
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1772 210171 211943
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1843 212011 213854
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4691 212154 216845
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61413 216845 278258
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2705 278287 280992
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1015 280992 282007
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7518 282052 289570
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3395 282153 285548
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4659 285548 290207
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5334 289596 294930
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7570 290237 297807
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6006 295035 301041
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3874 297832 301706
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4959 301706 306665
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8270 301061 309331
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6105 306702 312807
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2699 312828 315527
InceptionV4/InceptionV4/Mixed_5b/concat CPU 868 315527 316395
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7252 316469 323721
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2911 316604 319515
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4499 319515 324014
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5238 323746 328984
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7350 324068 331418
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6009 329024 335033
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3617 331447 335064
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6216 335064 341280
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8300 335058 343358
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6179 341318 347497
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2843 347518 350361
InceptionV4/InceptionV4/Mixed_5c/concat CPU 871 350361 351232
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7244 351304 358548
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3033 351447 354480
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4659 354480 359139
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5283 358573 363856
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7638 359167 366805
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5982 363897 369879
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3579 366833 370412
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5016 370412 375428
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8377 369905 378282
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6144 375464 381608
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2882 381631 384513
InceptionV4/InceptionV4/Mixed_5d/concat CPU 872 384513 385385
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5014 385516 390530
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2919 385603 388522
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6369 388522 394891
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5540 390554 396094
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3652 396127 399779
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3642 394928 398570
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4651 398570 403221
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7321 399802 407123
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7010 403255 410265
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7763 410285 418048
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2696 418064 420760
InceptionV4/InceptionV4/Mixed_5e/concat CPU 954 420760 421714
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 14095 421777 435872
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 27701 435909 463610
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 30761 463639 494400
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3154 421875 425029
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 69523 425029 494552
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1095 494424 495519
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1500 495560 497060
InceptionV4/InceptionV4/Mixed_6a/concat CPU 553 497060 497613
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2795 497788 500583
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8132 500583 508715
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17513 497661 515174
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13122 508774 521896
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10506 515212 525718
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15400 521927 537327
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16358 525751 542109
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17509 537373 554882
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23767 542141 565908
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2250 565942 568192
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7110 568223 575333
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20723 554946 575669
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1296 575688 576984
InceptionV4/InceptionV4/Mixed_6b/concat CPU 566 576984 577550
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2733 577732 580465
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8211 580465 588676
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17513 577604 595117
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13028 588720 601748
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10377 595156 605533
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15390 601779 617169
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16392 605565 621957
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18410 617203 635613
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23600 621993 645593
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2235 645625 647860
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7185 647893 655078
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19962 635643 655605
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1265 655625 656890
InceptionV4/InceptionV4/Mixed_6c/concat CPU 565 656890 657455
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2618 657630 660248
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8189 660248 668437
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17502 657507 675009
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13174 668480 681654
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10383 675049 685432
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15545 681687 697232
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16154 685467 701621
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17624 697264 714888
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23719 701653 725372
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2261 725409 727670
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19829 714924 734753
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7205 727702 734907
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 5028 735096 740124
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1441 740124 741565
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7712 741604 749316
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14535 749325 763860
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15647 763938 779585
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 22247 741608 763855
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17201 763855 781056
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17546 779622 797168
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21550 797189 818739
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 37541 781108 818649
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9809 818649 828458
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15448 828548 843996
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 22812 844075 866887
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2430 866964 869394
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2381 869394 871775
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6887 871843 878730
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1355 878803 880158
InceptionV4/InceptionV4/Mixed_6e/concat CPU 560 880158 880718
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2980 880894 883874
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8203 883874 892077
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 18017 880772 898789
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13173 892126 905299
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10535 898827 909362
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15525 905334 920859
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16410 909399 925809
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18189 920897 939086
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23471 925854 949325
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2298 949362 951660
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7061 951699 958760
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19874 939121 958995
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1187 959018 960205
InceptionV4/InceptionV4/Mixed_6f/concat CPU 561 960205 960766
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2732 960943 963675
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8337 963675 972012
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17592 960823 978415
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13945 972083 986028
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10445 978463 988908
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15564 986070 1001634
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16182 988939 1005121
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17554 1001673 1019227
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23724 1005164 1028888
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2211 1028927 1031138
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7212 1031171 1038383
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19836 1019281 1039117
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1677 1039140 1040817
InceptionV4/InceptionV4/Mixed_6g/concat CPU 562 1040817 1041379
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2780 1041560 1044340
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8227 1044340 1052567
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17671 1041447 1059118
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13074 1052609 1065683
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10420 1059160 1069580
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15550 1065721 1081271
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16385 1069619 1086004
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17501 1081306 1098807
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23877 1086051 1109928
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2275 1109968 1112243
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19907 1098864 1118771
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7127 1112280 1119407
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1304 1119485 1120789
InceptionV4/InceptionV4/Mixed_6h/concat CPU 565 1120789 1121354
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 10583 1121412 1131995
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2589 1121528 1124117
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11216 1124117 1135333
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4852 1132034 1136886
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 605 1136917 1137522
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22305 1135379 1157684
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28609 1157712 1186321
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10424 1186338 1196762
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 4218 1196776 1200994
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1259 1200994 1202253
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4686 1202280 1206966
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6707 1206976 1213683
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11397 1202283 1213680
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5963 1213680 1219643
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8657 1213694 1222351
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5506 1222383 1227889
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4532 1227945 1232477
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1451 1232518 1233969
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8094 1219701 1227795
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7879 1227795 1235674
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3790 1235753 1239543
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3962 1239619 1243581
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 52 1243664 1243716
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1596 1243727 1245323
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 781 1245323 1246104
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5063 1246163 1251226
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 6011 1251427 1257438
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1274 1257438 1258712
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4507 1258753 1263260
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6871 1263270 1270141
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11379 1258759 1270138
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5910 1270138 1276048
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7962 1270155 1278117
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5503 1278145 1283648
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4438 1283675 1288113
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1435 1288152 1289587
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7534 1276108 1283642
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7687 1283642 1291329
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3891 1291412 1295303
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3826 1295381 1299207
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 59 1299285 1299344
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1613 1299355 1300968
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 802 1300968 1301770
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5010 1301827 1306837
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 984 1306916 1307900
InceptionV4/InceptionV4/Mixed_7c/concat CPU 190 1307900 1308090
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5544 1308138 1313682
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2110 1308235 1310345
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4966 1310345 1315311
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6043 1315355 1321398
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8458 1313725 1322183
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4389 1322224 1326613
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7859 1321442 1329301
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4326 1326663 1330989
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 55 1331029 1331084
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 833 1331093 1331926
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4650 1329341 1333991
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5512 1331956 1337468
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4509 1334031 1338540
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1306 1338612 1339918
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1054 1339936 1340990
InceptionV4/InceptionV4/Mixed_7d/concat CPU 186 1340990 1341176
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 197 1341207 1341404
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1341416 1341416
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1341425 1341425
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1341431 1341431
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1341439 1341444
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1341452 1341454
InceptionV4/Logits/Logits/MatMul CPU 13775 1341462 1355237
InceptionV4/Logits/Logits/BiasAdd CPU 34 1355283 1355317
InceptionV4/Logits/Predictions CPU 18 1355326 1355344
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 899 900
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 964 964
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1023 1023
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1057 1057
InceptionV4/Logits/Logits/weights CPU 0 1091 1091
InceptionV4/Logits/Logits/biases CPU 0 1234 1234
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 5492 298 5790
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 3352 5806 9158
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 16221 9158 25379
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 31161 25485 56646
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2681 56713 59394
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 5874 56893 62767
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 53453 62767 116220
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 2922 116344 119266
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1530 119266 120796
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8802 120876 129678
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 4528 121028 125556
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8087 125556 133643
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 28847 129706 158553
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 25304 133681 158985
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 27976 158588 186564
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 18261 186630 204891
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2871 204961 207832
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1722 207832 209554
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1832 209631 211463
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4569 209778 214347
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61252 214347 275599
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2372 275632 278004
InceptionV4/InceptionV4/Mixed_5a/concat CPU 882 278004 278886
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7382 278954 286336
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3010 279106 282116
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4520 282116 286636
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5447 286363 291810
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7287 286664 293951
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6180 291926 298106
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3551 293977 297528
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5162 297528 302690
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8196 298132 306328
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6116 302723 308839
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2826 308860 311686
InceptionV4/InceptionV4/Mixed_5b/concat CPU 972 311686 312658
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7214 312715 319929
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2972 312815 315787
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4575 315787 320362
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5321 319952 325273
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7544 320417 327961
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5952 325314 331266
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3575 327988 331563
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5085 331563 336648
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8374 331290 339664
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6041 336683 342724
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2816 342750 345566
InceptionV4/InceptionV4/Mixed_5c/concat CPU 864 345566 346430
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7223 346503 353726
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2925 346649 349574
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4605 349574 354179
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5172 353751 358923
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7563 354208 361771
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6066 358959 365025
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3666 361800 365466
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4995 365466 370461
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8365 365053 373418
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6192 370496 376688
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2821 376708 379529
InceptionV4/InceptionV4/Mixed_5d/concat CPU 865 379529 380394
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5005 380525 385530
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2899 380614 383513
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6337 383513 389850
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5422 385558 390980
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3680 391011 394691
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3618 389890 393508
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4650 393508 398158
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7263 394715 401978
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6973 398192 405165
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7730 405188 412918
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2675 412933 415608
InceptionV4/InceptionV4/Mixed_5e/concat CPU 873 415608 416481
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 14100 416554 430654
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 28071 430689 458760
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3225 416716 419941
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 69438 419941 489379
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 30689 458790 489479
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1123 489497 490620
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1493 490656 492149
InceptionV4/InceptionV4/Mixed_6a/concat CPU 622 492149 492771
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2803 492964 495767
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8197 495767 503964
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17589 492813 510402
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13212 504033 517245
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10444 510438 520882
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15378 517278 532656
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16383 520915 537298
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17632 532689 550321
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23721 537329 561050
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2388 561084 563472
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7053 563504 570557
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20666 550352 571018
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1379 571039 572418
InceptionV4/InceptionV4/Mixed_6b/concat CPU 588 572418 573006
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2675 573187 575862
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8275 575862 584137
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17415 573060 590475
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13187 584181 597368
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10430 590514 600944
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15336 597399 612735
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16438 600977 617415
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18581 612768 631349
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23622 617449 641071
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2352 641103 643455
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7143 643492 650635
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20013 631379 651392
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1359 651413 652772
InceptionV4/InceptionV4/Mixed_6c/concat CPU 561 652772 653333
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2571 653513 656084
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8214 656084 664298
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17403 653382 670785
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13214 664336 677550
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10414 670828 681242
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15567 677582 693149
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16202 681276 697478
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17581 693182 710763
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23652 697510 721162
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2281 721197 723478
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7175 723515 730690
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19959 710795 730754
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 6796 730777 737573
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1295 737573 738868
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7875 738908 746783
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14766 746793 761559
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15665 761649 777314
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 22556 738913 761469
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17237 761469 778706
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18114 777352 795466
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21735 795488 817223
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 38339 778790 817129
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9778 817129 826907
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15283 826992 842275
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 22870 842391 865261
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2533 865338 867871
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2177 867871 870048
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6965 870133 877098
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1428 877172 878600
InceptionV4/InceptionV4/Mixed_6e/concat CPU 562 878600 879162
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2695 879343 882038
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8213 882038 890251
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17782 879221 897003
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13105 890303 903408
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10460 897038 907498
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15487 903446 918933
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16502 907531 924033
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18318 918971 937289
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23506 924070 947576
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2239 947614 949853
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7199 949891 957090
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19951 937325 957276
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1250 957300 958550
InceptionV4/InceptionV4/Mixed_6f/concat CPU 559 958550 959109
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2676 959277 961953
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8133 961953 970086
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17573 959167 976740
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13364 970128 983492
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10326 976784 987110
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15463 983530 998993
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16426 987146 1003572
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17571 999029 1016600
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23700 1003616 1027316
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2222 1027352 1029574
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19803 1016642 1036445
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7167 1029608 1036775
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1290 1036819 1038109
InceptionV4/InceptionV4/Mixed_6g/concat CPU 566 1038109 1038675
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2675 1038852 1041527
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8170 1041527 1049697
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17522 1038733 1056255
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13026 1049747 1062773
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10430 1056297 1066727
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15606 1062843 1078449
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16413 1066767 1083180
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17511 1078485 1095996
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23902 1083229 1107131
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2243 1107204 1109447
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19914 1096035 1115949
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7143 1109483 1116626
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1320 1116677 1117997
InceptionV4/InceptionV4/Mixed_6h/concat CPU 561 1117997 1118558
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 10700 1118618 1129318
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2624 1118737 1121361
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11212 1121361 1132573
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4904 1129359 1134263
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 611 1134296 1134907
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22328 1132620 1154948
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28342 1154974 1183316
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10436 1183338 1193774
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 3460 1193787 1197247
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1260 1197247 1198507
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4692 1198534 1203226
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6867 1203235 1210102
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11563 1198536 1210099
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6036 1210099 1216135
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8001 1210114 1218115
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5469 1218143 1223612
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4648 1223634 1228282
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1452 1228326 1229778
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7410 1216197 1223607
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7746 1223607 1231353
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3843 1231431 1235274
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3844 1235353 1239197
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 49 1239275 1239324
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1631 1239335 1240966
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 780 1240966 1241746
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5133 1241806 1246939
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 5961 1247142 1253103
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1273 1253103 1254376
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4505 1254417 1258922
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6923 1258930 1265853
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11427 1254423 1265850
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5820 1265850 1271670
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7947 1265871 1273818
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5479 1273847 1279326
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4450 1279349 1283799
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1414 1283837 1285251
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7559 1271762 1279321
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7791 1279321 1287112
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3840 1287195 1291035
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3901 1291113 1295014
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 59 1295095 1295154
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1789 1295164 1296953
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 770 1296953 1297723
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5079 1297782 1302861
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1060 1302925 1303985
InceptionV4/InceptionV4/Mixed_7c/concat CPU 211 1303985 1304196
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5545 1304246 1309791
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1985 1304343 1306328
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4969 1306328 1311297
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6007 1311350 1317357
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8500 1309837 1318337
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4523 1318385 1322908
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7854 1317402 1325256
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4276 1322959 1327235
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 53 1327277 1327330
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 794 1327340 1328134
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4635 1325297 1329932
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5604 1328157 1333761
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4520 1329973 1334493
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 590 1334526 1335116
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1141 1335346 1336487
InceptionV4/InceptionV4/Mixed_7d/concat CPU 200 1336487 1336687
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 198 1336714 1336912
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1336924 1336924
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1336933 1336933
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1336939 1336939
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1336947 1336951
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1336959 1336961
InceptionV4/Logits/Logits/MatMul CPU 13653 1336969 1350622
InceptionV4/Logits/Logits/BiasAdd CPU 33 1350666 1350699
InceptionV4/Logits/Predictions CPU 19 1350710 1350729
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 893 893
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 939 939
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 975 975
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1023 1023
InceptionV4/Logits/Logits/weights CPU 0 1070 1070
InceptionV4/Logits/Logits/biases CPU 0 1105 1105
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 5619 302 5921
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 3540 6025 9565
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 16148 9565 25713
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 31184 25824 57008
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2733 57076 59809
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6062 57252 63314
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 52590 63314 115904
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3384 116035 119419
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1678 119419 121097
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10779 121160 131939
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 4607 121270 125877
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8141 125877 134018
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 25051 134056 159107
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 28619 131965 160584
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 27985 160631 188616
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 18131 188680 206811
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2976 206880 209856
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1734 209856 211590
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1811 211670 213481
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4644 211819 216463
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61281 216463 277744
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2332 277870 280202
InceptionV4/InceptionV4/Mixed_5a/concat CPU 861 280202 281063
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7323 281131 288454
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2897 281281 284178
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4532 284178 288710
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5234 288479 293713
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7374 288736 296110
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6150 293830 299980
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3615 296137 299752
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5081 299752 304833
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8293 299998 308291
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6092 304866 310958
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2899 311060 313959
InceptionV4/InceptionV4/Mixed_5b/concat CPU 870 313959 314829
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7278 314906 322184
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2917 315050 317967
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4511 317967 322478
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5235 322207 327442
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7446 322534 329980
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6058 327485 333543
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3745 330011 333756
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5808 333756 339564
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8373 333567 341940
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6065 339600 345665
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2948 345771 348719
InceptionV4/InceptionV4/Mixed_5c/concat CPU 868 348719 349587
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7165 349662 356827
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2900 349805 352705
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4497 352705 357202
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5248 356853 362101
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7392 357231 364623
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6130 362140 368270
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3645 364655 368300
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4895 368300 373195
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8262 368294 376556
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6016 373232 379248
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2749 379358 382107
InceptionV4/InceptionV4/Mixed_5d/concat CPU 875 382107 382982
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4992 383110 388102
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2902 383200 386102
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6354 386102 392456
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5457 388129 393586
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3624 393616 397240
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3634 392501 396135
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4653 396135 400788
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7299 397263 404562
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 7003 400821 407824
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7729 407845 415574
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2908 415676 418584
InceptionV4/InceptionV4/Mixed_5e/concat CPU 876 418584 419460
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 14010 419535 433545
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 27723 433581 461304
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 30756 461336 492092
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3273 419695 422968
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 69621 422968 492589
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1100 492124 493224
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1603 493256 494859
InceptionV4/InceptionV4/Mixed_6a/concat CPU 558 494859 495417
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2573 495595 498168
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8309 498168 506477
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17562 495474 513036
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13228 506534 519762
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10550 513072 523622
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15475 519793 535268
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16365 523655 540020
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17615 535303 552918
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23765 540049 563814
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2250 563848 566098
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7136 566129 573265
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20722 552950 573672
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1364 573775 575139
InceptionV4/InceptionV4/Mixed_6b/concat CPU 580 575139 575719
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2609 575894 578503
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8210 578503 586713
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17532 575773 593305
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13068 586758 599826
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10435 593348 603783
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15522 599873 615395
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16467 603816 620283
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18206 615431 633637
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23542 620323 643865
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2229 643894 646123
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7159 646160 653319
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19887 633666 653553
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1251 653662 654913
InceptionV4/InceptionV4/Mixed_6c/concat CPU 580 654913 655493
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2649 655659 658308
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8117 658308 666425
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17512 655545 673057
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13221 666469 679690
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10454 673096 683550
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15584 679723 695307
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16231 683585 699816
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17574 695339 712913
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23700 699848 723548
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2231 723584 725815
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19854 712946 732800
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7188 725845 733033
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 6715 733208 739923
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1292 739923 741215
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7780 741256 749036
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 15039 749046 764085
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15685 764170 779855
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 22657 741357 764014
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17158 764014 781172
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18155 779896 798051
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21879 798073 819952
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 38664 781221 819885
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9844 819885 829729
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15308 829818 845126
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 22958 845200 868158
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2568 868232 870800
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2329 870800 873129
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6962 873202 880164
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1497 880268 881765
InceptionV4/InceptionV4/Mixed_6e/concat CPU 562 881765 882327
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2794 882504 885298
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8168 885298 893466
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17641 882385 900026
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13153 893515 906668
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10434 900064 910498
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15492 906709 922201
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16369 910536 926905
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18466 922239 940705
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23606 926944 950550
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2242 950589 952831
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7127 952866 959993
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19963 940741 960704
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1409 960812 962221
InceptionV4/InceptionV4/Mixed_6f/concat CPU 569 962221 962790
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2733 962971 965704
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8256 965704 973960
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17644 962853 980497
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13786 974009 987795
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10292 980537 990829
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15461 987858 1003319
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16173 990866 1007039
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17486 1003357 1020843
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23745 1007083 1030828
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2226 1030869 1033095
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7149 1033129 1040278
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19812 1020900 1040712
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 2073 1040827 1042900
InceptionV4/InceptionV4/Mixed_6g/concat CPU 563 1042900 1043463
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2619 1043653 1046272
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8154 1046272 1054426
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17555 1043531 1061086
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13067 1054471 1067538
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10470 1061123 1071593
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15571 1067579 1083150
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16434 1071635 1088069
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17494 1083185 1100679
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23863 1088118 1111981
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2239 1112027 1114266
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19921 1100718 1120639
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7211 1114302 1121513
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1442 1121595 1123037
InceptionV4/InceptionV4/Mixed_6h/concat CPU 564 1123037 1123601
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 10712 1123680 1134392
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2515 1123797 1126312
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11184 1126312 1137496
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4922 1134433 1139355
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 613 1139392 1140005
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22261 1137542 1159803
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28526 1159831 1188357
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10417 1188375 1198792
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 3011 1198807 1201818
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 815 1201818 1202633
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4789 1202662 1207451
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6763 1207461 1214224
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11555 1202751 1214306
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6175 1214306 1220481
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8243 1214237 1222480
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5434 1222507 1227941
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4619 1227959 1232578
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1403 1232617 1234020
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7700 1220550 1228250
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7696 1228250 1235946
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3914 1236028 1239942
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3862 1240016 1243878
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 49 1243957 1244006
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1732 1244017 1245749
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 774 1245749 1246523
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5148 1246583 1251731
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 5961 1251933 1257894
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1276 1257894 1259170
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4506 1259212 1263718
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 7051 1263728 1270779
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11786 1259309 1271095
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5878 1271095 1276973
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8200 1270797 1278997
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5407 1279027 1284434
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4400 1284454 1288854
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1392 1288893 1290285
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7706 1277035 1284741
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7756 1284741 1292497
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3820 1292591 1296411
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3954 1296484 1300438
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 61 1300517 1300578
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1726 1300588 1302314
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 771 1302314 1303085
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5071 1303165 1308236
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1105 1308311 1309416
InceptionV4/InceptionV4/Mixed_7c/concat CPU 191 1309416 1309607
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5547 1309658 1315205
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2015 1309750 1311765
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4867 1311765 1316632
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6017 1316689 1322706
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8407 1315250 1323657
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4528 1323701 1328229
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8152 1322751 1330903
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4336 1328276 1332612
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 53 1332655 1332708
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 779 1332718 1333497
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4638 1330944 1335582
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5584 1333520 1339104
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4493 1335625 1340118
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1313 1340152 1341465
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1020 1341571 1342591
InceptionV4/InceptionV4/Mixed_7d/concat CPU 184 1342591 1342775
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 199 1342802 1343001
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1343013 1343013
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1343022 1343022
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1343028 1343028
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1343036 1343040
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1343048 1343051
InceptionV4/Logits/Logits/MatMul CPU 13658 1343059 1356717
InceptionV4/Logits/Logits/BiasAdd CPU 35 1356761 1356796
InceptionV4/Logits/Predictions CPU 18 1356806 1356824
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 1009 1010
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1054 1054
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1103 1103
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1135 1135
InceptionV4/Logits/Logits/weights CPU 1 1165 1166
InceptionV4/Logits/Logits/biases CPU 0 1197 1197
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 5518 307 5825
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 3502 5926 9428
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 16088 9428 25516
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 31060 25629 56689
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2867 56757 59624
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6218 56976 63194
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 53370 63194 116564
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3403 116682 120085
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1547 120085 121632
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8760 121706 130466
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 4453 121853 126306
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8122 126306 134428
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 28822 130488 159310
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 25454 134461 159915
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 28088 159342 187430
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 18135 187480 205615
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3027 205681 208708
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1713 208708 210421
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1842 210498 212340
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4623 210640 215263
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61278 215263 276541
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2785 276665 279450
InceptionV4/InceptionV4/Mixed_5a/concat CPU 873 279450 280323
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7329 280393 287722
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2882 280543 283425
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4499 283425 287924
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5447 287748 293195
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7281 287953 295234
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6041 293314 299355
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3775 295260 299035
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5252 299035 304287
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8300 299382 307682
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6087 304321 310408
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2985 310513 313498
InceptionV4/InceptionV4/Mixed_5b/concat CPU 872 313498 314370
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7242 314446 321688
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2916 314590 317506
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4528 317506 322034
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5397 321712 327109
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7401 322091 329492
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5964 327156 333120
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3528 329520 333048
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5960 333048 339008
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8284 333141 341425
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6142 339046 345188
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2888 345290 348178
InceptionV4/InceptionV4/Mixed_5c/concat CPU 870 348178 349048
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7168 349122 356290
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3118 349265 352383
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4412 352383 356795
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5230 356315 361545
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7528 356823 364351
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6125 361586 367711
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3519 364382 367901
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4986 367901 372887
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8241 367742 375983
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6120 372922 379042
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2848 379164 382012
InceptionV4/InceptionV4/Mixed_5d/concat CPU 868 382012 382880
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5089 383010 388099
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3084 383101 386185
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6214 386185 392399
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5518 388125 393643
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3681 393676 397357
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3465 392442 395907
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4568 395907 400475
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7258 397381 404639
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6916 400510 407426
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7637 407448 415085
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2775 415186 417961
InceptionV4/InceptionV4/Mixed_5e/concat CPU 873 417961 418834
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13917 418907 432824
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 27872 432865 460737
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 30701 460768 491469
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3151 419067 422218
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 69473 422218 491691
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1096 491497 492593
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1619 492633 494252
InceptionV4/InceptionV4/Mixed_6a/concat CPU 553 494252 494805
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2580 494974 497554
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8149 497554 505703
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17451 494853 512304
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13146 505763 518909
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10492 512344 522836
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15398 518940 534338
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16403 522873 539276
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17528 534371 551899
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23747 539307 563054
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2252 563089 565341
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7183 565372 572555
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20713 551931 572644
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1288 572725 574013
InceptionV4/InceptionV4/Mixed_6b/concat CPU 596 574013 574609
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2705 574785 577490
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8171 577490 585661
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17605 574663 592268
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13052 585704 598756
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10451 592309 602760
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15521 598790 614311
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16444 602794 619238
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18195 614343 632538
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23555 619279 642834
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2230 642863 645093
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7181 645126 652307
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19945 632567 652512
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1378 652619 653997
InceptionV4/InceptionV4/Mixed_6c/concat CPU 562 653997 654559
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2600 654732 657332
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8213 657332 665545
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17534 654610 672144
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13107 665585 678692
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10419 672187 682606
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15499 678726 694225
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16308 682641 698949
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17627 694257 711884
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23661 698983 722644
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2243 722680 724923
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19873 711916 731789
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7185 724952 732137
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 6683 732256 738939
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1283 738939 740222
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7669 740264 747933
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14610 747944 762554
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15583 762638 778221
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 22272 740363 762635
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17661 762635 780296
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18344 778256 796600
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21835 796623 818458
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 38029 780344 818373
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10149 818373 828522
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15376 828608 843984
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 22980 844058 867038
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2498 867089 869587
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2185 869587 871772
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6941 871858 878799
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1462 878904 880366
InceptionV4/InceptionV4/Mixed_6e/concat CPU 558 880366 880924
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2722 881097 883819
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8228 883819 892047
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17561 880982 898543
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13170 892092 905262
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10327 898584 908911
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15512 905297 920809
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16413 908947 925360
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17965 920850 938815
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23601 925400 949001
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2200 949038 951238
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7124 951274 958398
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19906 938850 958756
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1423 958865 960288
InceptionV4/InceptionV4/Mixed_6f/concat CPU 565 960288 960853
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2678 961036 963714
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8291 963714 972005
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17642 960918 978560
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13344 972047 985391
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10349 978608 988957
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15476 985430 1000906
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16132 988994 1005126
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17452 1000942 1018394
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 24014 1005167 1029181
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2244 1029220 1031464
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19910 1018431 1038341
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7132 1031498 1038630
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1423 1038670 1040093
InceptionV4/InceptionV4/Mixed_6g/concat CPU 564 1040093 1040657
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2583 1040831 1043414
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8230 1043414 1051644
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17442 1040714 1058156
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13024 1051687 1064711
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10316 1058202 1068518
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15542 1064748 1080290
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16376 1068562 1084938
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17445 1080326 1097771
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23868 1084985 1108853
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2276 1108894 1111170
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19909 1097826 1117735
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7178 1111204 1118382
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1452 1118464 1119916
InceptionV4/InceptionV4/Mixed_6h/concat CPU 563 1119916 1120479
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 10556 1120540 1131096
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2536 1120655 1123191
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11214 1123191 1134405
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4843 1131134 1135977
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 612 1136008 1136620
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22311 1134453 1156764
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28101 1156795 1184896
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10414 1184916 1195330
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 3383 1195345 1198728
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1259 1198728 1199987
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4613 1200015 1204628
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6897 1204652 1211549
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11527 1200104 1211631
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6035 1211631 1217666
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8132 1211560 1219692
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5803 1219728 1225531
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4606 1225563 1230169
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1444 1230213 1231657
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7713 1217725 1225438
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7926 1225438 1233364
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3844 1233445 1237289
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3858 1237355 1241213
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 49 1241291 1241340
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1733 1241351 1243084
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 773 1243084 1243857
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5097 1243919 1249016
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 5961 1249221 1255182
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1275 1255182 1256457
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4518 1256500 1261018
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 7022 1261029 1268051
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11539 1256596 1268135
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5904 1268135 1274039
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8145 1268065 1276210
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5784 1276240 1282024
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4507 1282058 1286565
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1334 1286611 1287945
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7833 1274098 1281931
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7881 1281931 1289812
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3827 1289897 1293724
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3927 1293801 1297728
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 61 1297803 1297864
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1717 1297903 1299620
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 765 1299620 1300385
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 4979 1300444 1305423
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1036 1305501 1306537
InceptionV4/InceptionV4/Mixed_7c/concat CPU 186 1306537 1306723
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5564 1306774 1312338
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1990 1306869 1308859
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4908 1308859 1313767
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6123 1313821 1319944
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8378 1312383 1320761
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4418 1320811 1325229
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7860 1319988 1327848
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4408 1325282 1329690
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 52 1329733 1329785
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 795 1329794 1330589
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4622 1327888 1332510
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5429 1330613 1336042
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4530 1332552 1337082
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 588 1337118 1337706
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1108 1337937 1339045
InceptionV4/InceptionV4/Mixed_7d/concat CPU 200 1339045 1339245
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 195 1339272 1339467
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1339479 1339479
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1339487 1339488
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1339494 1339494
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1339501 1339506
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1339514 1339517
InceptionV4/Logits/Logits/MatMul CPU 13683 1339525 1353208
InceptionV4/Logits/Logits/BiasAdd CPU 33 1353252 1353285
InceptionV4/Logits/Predictions CPU 19 1353295 1353314
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 977 977
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1040 1040
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 1 1081 1082
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1113 1113
InceptionV4/Logits/Logits/weights CPU 0 1143 1143
InceptionV4/Logits/Logits/biases CPU 1 1176 1177
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 5634 298 5932
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 3587 6040 9627
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 16200 9627 25827
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 31039 25937 56976
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2723 57044 59767
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6054 57218 63272
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 52617 63272 115889
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3754 116014 119768
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1542 119768 121310
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8822 121382 130204
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 4521 121531 126052
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8185 126052 134237
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 28838 130228 159066
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 25565 134274 159839
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 28037 159099 187136
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 18260 187199 205459
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2949 205526 208475
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1822 208475 210297
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1849 210366 212215
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4632 210509 215141
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61319 215141 276460
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2748 276586 279334
InceptionV4/InceptionV4/Mixed_5a/concat CPU 961 279334 280295
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7451 280349 287800
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3026 280454 283480
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4504 283480 287984
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5362 287826 293188
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7388 288018 295406
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5944 293305 299249
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3558 295432 298990
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5054 298990 304044
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8259 299272 307531
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6095 304077 310172
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2852 310277 313129
InceptionV4/InceptionV4/Mixed_5b/concat CPU 870 313129 313999
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7241 314076 321317
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2936 314218 317154
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4502 317154 321656
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5267 321341 326608
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7421 321714 329135
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6090 326649 332739
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3639 329163 332802
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5968 332802 338770
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8301 332763 341064
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6077 338805 344882
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2853 344997 347850
InceptionV4/InceptionV4/Mixed_5c/concat CPU 864 347850 348714
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7257 348787 356044
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3348 348932 352280
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4393 352280 356673
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5222 356069 361291
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7492 356704 364196
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6007 361330 367337
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3531 364227 367758
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4962 367758 372720
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8377 367363 375740
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6125 372755 378880
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2924 379000 381924
InceptionV4/InceptionV4/Mixed_5d/concat CPU 864 381924 382788
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5012 382917 387929
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3082 383009 386091
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6180 386091 392271
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5451 387951 393402
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3659 393433 397092
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3889 392309 396198
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4597 396198 400795
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7265 397113 404378
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6873 400830 407703
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7781 407723 415504
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2773 415607 418380
InceptionV4/InceptionV4/Mixed_5e/concat CPU 877 418380 419257
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 14090 419330 433420
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 27716 433458 461174
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 30790 461203 491993
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3221 419488 422709
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 69706 422709 492415
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1108 492023 493131
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1610 493169 494779
InceptionV4/InceptionV4/Mixed_6a/concat CPU 556 494779 495335
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2710 495505 498215
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8130 498215 506345
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17504 495384 512888
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13142 506407 519549
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10414 512929 523343
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15415 519582 534997
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16400 523377 539777
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17541 535030 552571
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23747 539808 563555
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2217 563590 565807
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7194 565838 573032
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20782 552604 573386
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1384 573490 574874
InceptionV4/InceptionV4/Mixed_6b/concat CPU 570 574874 575444
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2742 575621 578363
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8168 578363 586531
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17631 575497 593128
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13092 586571 599663
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10332 593170 603502
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15481 599744 615225
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16508 603535 620043
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18383 615259 633642
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23564 620078 643642
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2255 643675 645930
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7154 645963 653117
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19952 633673 653625
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1411 653733 655144
InceptionV4/InceptionV4/Mixed_6c/concat CPU 564 655144 655708
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2730 655890 658620
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8232 658620 666852
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17437 655769 673206
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13014 666892 679906
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10372 673250 683622
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15451 679938 695389
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16165 683658 699823
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17630 695421 713051
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23701 699855 723556
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2230 723590 725820
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19851 713086 732937
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7203 725853 733056
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 5067 733112 738179
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1432 738179 739611
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7817 739665 747482
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14823 747493 762316
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15622 762402 778024
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 22480 739764 762244
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17463 762244 779707
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17552 778064 795616
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21727 795636 817363
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 37523 779756 817279
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9970 817279 827249
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15497 827338 842835
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 22852 842910 865762
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2534 865840 868374
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2263 868374 870637
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6846 870697 877543
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1513 877619 879132
InceptionV4/InceptionV4/Mixed_6e/concat CPU 618 879132 879750
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2539 879873 882412
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8267 882412 890679
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17348 879830 897178
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13204 890722 903926
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10415 897223 907638
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15422 903977 919399
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16380 907675 924055
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18494 919438 937932
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23473 924094 947567
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2317 947606 949923
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7138 949960 957098
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19898 937982 957880
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1420 957989 959409
InceptionV4/InceptionV4/Mixed_6f/concat CPU 596 959409 960005
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2718 960182 962900
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8151 962900 971051
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17541 960066 977607
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13931 971105 985036
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10370 977648 988018
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15438 985080 1000518
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16206 988053 1004259
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17514 1000572 1018086
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23677 1004303 1027980
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2303 1028018 1030321
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7153 1030360 1037513
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19861 1018156 1038017
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1901 1038126 1040027
InceptionV4/InceptionV4/Mixed_6g/concat CPU 575 1040027 1040602
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2650 1040794 1043444
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8194 1043444 1051638
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17630 1040668 1058298
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13002 1051682 1064684
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10399 1058339 1068738
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15561 1064723 1080284
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16426 1068778 1085204
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17445 1080320 1097765
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23858 1085254 1109112
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2288 1109156 1111444
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19917 1097819 1117736
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7129 1111479 1118608
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1478 1118692 1120170
InceptionV4/InceptionV4/Mixed_6h/concat CPU 561 1120170 1120731
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 10519 1120813 1131332
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2545 1120906 1123451
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11230 1123451 1134681
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4829 1131370 1136199
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 607 1136234 1136841
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22301 1134727 1157028
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28685 1157056 1185741
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10409 1185758 1196167
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 4241 1196182 1200423
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1259 1200423 1201682
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4715 1201710 1206425
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6793 1206436 1213229
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11511 1201800 1213311
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5995 1213311 1219306
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8517 1213240 1221757
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5672 1221791 1227463
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4539 1227495 1232034
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1444 1232075 1233519
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7999 1219371 1227370
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7868 1227370 1235238
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3772 1235319 1239091
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3914 1239167 1243081
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 49 1243161 1243210
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1717 1243220 1244937
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 769 1244937 1245706
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5118 1245766 1250884
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 5971 1251076 1257047
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1273 1257047 1258320
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4508 1258362 1262870
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 7021 1262880 1269901
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11530 1258461 1269991
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5939 1269991 1275930
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8201 1269914 1278115
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5824 1278144 1283968
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4517 1284005 1288522
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1441 1288567 1290008
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7884 1275991 1283875
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7837 1283875 1291712
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3797 1291795 1295592
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3827 1295672 1299499
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 63 1299575 1299638
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1771 1299649 1301420
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 767 1301420 1302187
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5010 1302270 1307280
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1069 1307358 1308427
InceptionV4/InceptionV4/Mixed_7c/concat CPU 189 1308427 1308616
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5553 1308665 1314218
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1996 1308757 1310753
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4903 1310753 1315656
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6024 1315726 1321750
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8417 1314265 1322682
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4387 1322730 1327117
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7869 1321794 1329663
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4410 1327165 1331575
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 51 1331621 1331672
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 785 1331682 1332467
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4648 1329762 1334410
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5514 1332492 1338006
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4515 1334454 1338969
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1317 1339004 1340321
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 959 1340427 1341386
InceptionV4/InceptionV4/Mixed_7d/concat CPU 187 1341386 1341573
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 207 1341600 1341807
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1341818 1341818
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1341826 1341826
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1341833 1341833
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1341840 1341845
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1341853 1341856
InceptionV4/Logits/Logits/MatMul CPU 13618 1341863 1355481
InceptionV4/Logits/Logits/BiasAdd CPU 33 1355525 1355558
InceptionV4/Logits/Predictions CPU 19 1355568 1355587
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 1 1006 1007
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 1070 1070
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1110 1110
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1141 1141
InceptionV4/Logits/Logits/weights CPU 0 1172 1172
InceptionV4/Logits/Logits/biases CPU 0 1207 1207
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 5615 331 5946
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 3565 6058 9623
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 16286 9623 25909
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 30986 26019 57005
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2680 57074 59754
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6057 57247 63304
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 52702 63304 116006
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3716 116127 119843
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1571 119843 121414
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8676 121485 130161
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 4519 121634 126153
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8170 126153 134323
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 28892 130187 159079
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 25524 134360 159884
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 28008 159110 187118
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 18300 187181 205481
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 2984 205547 208531
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1789 208531 210320
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1844 210388 212232
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4669 210529 215198
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61314 215198 276512
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2797 276635 279432
InceptionV4/InceptionV4/Mixed_5a/concat CPU 932 279432 280364
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7503 280417 287920
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3422 280519 283941
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4483 283941 288424
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5361 287946 293307
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7416 288455 295871
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6137 293418 299555
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3553 295899 299452
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5063 299452 304515
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8261 299572 307833
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6040 304549 310589
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2963 310700 313663
InceptionV4/InceptionV4/Mixed_5b/concat CPU 870 313663 314533
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7216 314607 321823
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2931 314750 317681
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4530 317681 322211
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5208 321847 327055
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7449 322264 329713
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6042 327100 333142
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3619 329741 333360
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5932 333360 339292
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8315 333170 341485
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6060 339327 345387
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2856 345515 348371
InceptionV4/InceptionV4/Mixed_5c/concat CPU 871 348371 349242
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7229 349315 356544
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3185 349458 352643
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4408 352643 357051
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5241 356570 361811
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7508 357078 364586
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5960 361850 367810
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3559 364616 368175
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4973 368175 373148
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8363 367836 376199
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6144 373184 379328
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2863 379445 382308
InceptionV4/InceptionV4/Mixed_5d/concat CPU 869 382308 383177
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4993 383308 388301
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3089 383398 386487
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6214 386487 392701
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5562 388325 393887
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3631 393923 397554
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3480 392737 396217
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4480 396217 400697
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7305 397579 404884
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6914 400731 407645
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7655 407664 415319
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2817 415426 418243
InceptionV4/InceptionV4/Mixed_5e/concat CPU 869 418243 419112
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13999 419185 433184
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 27607 433222 460829
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 30677 460859 491536
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3200 419354 422554
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 69479 422554 492033
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1132 491563 492695
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1850 492726 494576
InceptionV4/InceptionV4/Mixed_6a/concat CPU 555 494576 495131
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2700 495315 498015
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8157 498015 506172
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17548 495187 512735
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13160 506231 519391
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10464 512776 523240
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15421 519422 534843
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16313 523276 539589
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17454 534874 552328
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23769 539618 563387
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2247 563420 565667
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7185 565697 572882
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20584 552379 572963
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1343 573036 574379
InceptionV4/InceptionV4/Mixed_6b/concat CPU 584 574379 574963
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2597 575138 577735
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8200 577735 585935
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17542 575017 592559
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12985 585980 598965
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10411 592596 603007
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15467 598998 614465
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16460 603037 619497
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18287 614499 632786
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23661 619535 643196
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2229 643225 645454
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7186 645489 652675
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19939 632815 652754
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1386 652878 654264
InceptionV4/InceptionV4/Mixed_6c/concat CPU 563 654264 654827
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2579 655008 657587
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8169 657587 665756
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17553 654884 672437
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13065 665798 678863
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10523 672472 682995
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15480 678896 694376
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16244 683025 699269
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17640 694409 712049
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23728 699303 723031
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2243 723069 725312
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19718 712087 731805
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7132 725341 732473
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 5024 732599 737623
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1431 737623 739054
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7643 739111 746754
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14958 746765 761723
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15647 761818 777465
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 22463 739192 761655
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17331 761655 778986
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17502 777505 795007
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21849 795029 816878
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 37727 779065 816792
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9845 816792 826637
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15350 826723 842073
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 22896 842148 865044
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2567 865123 867690
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2323 867690 870013
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6865 870092 876957
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1549 877032 878581
InceptionV4/InceptionV4/Mixed_6e/concat CPU 561 878581 879142
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2824 879314 882138
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8168 882138 890306
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17538 879198 896736
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13106 890353 903459
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10358 896775 907133
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15506 903508 919014
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16442 907170 923612
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17824 919054 936878
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23510 923652 947162
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2206 947197 949403
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7110 949439 956549
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19883 936912 956795
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1269 956907 958176
InceptionV4/InceptionV4/Mixed_6f/concat CPU 578 958176 958754
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2714 958930 961644
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8336 961644 969980
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17485 958811 976296
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13517 970026 983543
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10359 976337 986696
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15494 983582 999076
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16259 986734 1002993
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17593 999112 1016705
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23697 1003036 1026733
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2210 1026771 1028981
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7164 1029017 1036181
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19942 1016748 1036690
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1714 1036825 1038539
InceptionV4/InceptionV4/Mixed_6g/concat CPU 563 1038539 1039102
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2874 1039289 1042163
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8227 1042163 1050390
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17683 1039168 1056851
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13176 1050442 1063618
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10457 1056920 1067377
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15604 1063662 1079266
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16368 1067418 1083786
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17537 1079303 1096840
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 24329 1083833 1108162
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2563 1108206 1110769
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19915 1096882 1116797
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7846 1110812 1118658
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1527 1118753 1120280
InceptionV4/InceptionV4/Mixed_6h/concat CPU 598 1120280 1120878
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 10534 1120944 1131478
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2738 1121043 1123781
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11281 1123781 1135062
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4885 1131521 1136406
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 630 1136438 1137068
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22298 1135106 1157404
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28201 1157430 1185631
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10561 1185651 1196212
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 2957 1196226 1199183
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 913 1199183 1200096
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4807 1200124 1204931
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 7263 1204942 1212205
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11877 1200235 1212112
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5973 1212112 1218085
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8143 1212230 1220373
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5947 1220401 1226348
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4715 1226380 1231095
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 625 1231136 1231761
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8107 1218149 1226256
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7881 1226256 1234137
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3799 1234228 1238027
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3990 1238101 1242091
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 48 1242166 1242214
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1793 1242223 1244016
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 767 1244016 1244783
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5077 1244845 1249922
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 4125 1250119 1254244
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 926 1254244 1255170
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4734 1255214 1259948
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6779 1259957 1266736
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11701 1255314 1267015
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5986 1267015 1273001
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8000 1266753 1274753
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5358 1274783 1280141
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4437 1280162 1284599
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 752 1284636 1285388
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7358 1273103 1280461
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7712 1280461 1288173
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3951 1288265 1292216
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3819 1292294 1296113
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 58 1296190 1296248
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1802 1296259 1298061
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 769 1298061 1298830
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5105 1298890 1303995
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1033 1304074 1305107
InceptionV4/InceptionV4/Mixed_7c/concat CPU 191 1305107 1305298
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5558 1305349 1310907
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1861 1305442 1307303
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4937 1307303 1312240
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6016 1312295 1318311
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8307 1310953 1319260
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4535 1319304 1323839
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8013 1318353 1326366
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4364 1323891 1328255
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 53 1328297 1328350
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 789 1328359 1329148
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5088 1326405 1331493
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5590 1329173 1334763
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4613 1331538 1336151
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1312 1336182 1337494
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1146 1337598 1338744
InceptionV4/InceptionV4/Mixed_7d/concat CPU 200 1338744 1338944
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 196 1338973 1339169
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 1 1339180 1339181
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 1 1339189 1339190
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1339196 1339196
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1339203 1339207
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 2 1339216 1339218
InceptionV4/Logits/Logits/MatMul CPU 13704 1339226 1352930
InceptionV4/Logits/Logits/BiasAdd CPU 35 1352975 1353010
InceptionV4/Logits/Predictions CPU 18 1353020 1353038
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 1004 1004
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 1 1045 1046
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1087 1087
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1130 1130
InceptionV4/Logits/Logits/weights CPU 0 1163 1163
InceptionV4/Logits/Logits/biases CPU 0 1195 1195
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 5653 286 5939
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 3543 5961 9504
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 16249 9504 25753
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 31021 25858 56879
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2679 56948 59627
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6148 57126 63274
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 53677 63274 116951
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3726 117065 120791
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1535 120791 122326
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8721 122398 131119
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 4859 122545 127404
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8242 127404 135646
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 28806 131147 159953
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 25513 135681 161194
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 28076 159986 188062
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 18259 188124 206383
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3126 206451 209577
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1715 209577 211292
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1950 211372 213322
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4840 211512 216352
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61359 216352 277711
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2732 277849 280581
InceptionV4/InceptionV4/Mixed_5a/concat CPU 863 280581 281444
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7375 281513 288888
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3091 281660 284751
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4640 284751 289391
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5351 288916 294267
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7489 289420 296909
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6080 294378 300458
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3648 296935 300583
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5126 300583 305709
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8310 300477 308787
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6104 305741 311845
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 3058 311954 315012
InceptionV4/InceptionV4/Mixed_5b/concat CPU 869 315012 315881
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7166 315958 323124
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2957 316100 319057
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4608 319057 323665
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5292 323146 328438
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7568 323718 331286
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6086 328479 334565
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3602 331310 334912
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 6168 334912 341080
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8306 334590 342896
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6153 341117 347270
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 3022 347374 350396
InceptionV4/InceptionV4/Mixed_5c/concat CPU 870 350396 351266
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7205 351339 358544
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2934 351485 354419
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4637 354419 359056
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5300 358570 363870
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7578 359084 366662
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 5994 363907 369901
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3574 366690 370264
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5049 370264 375313
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8365 369927 378292
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6212 375349 381561
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 3067 381665 384732
InceptionV4/InceptionV4/Mixed_5d/concat CPU 879 384732 385611
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 4993 385745 390738
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 2895 385828 388723
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6339 388723 395062
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5646 390766 396412
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3631 396448 400079
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 3620 395104 398724
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4646 398724 403370
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7304 400104 407408
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6992 403403 410395
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7809 410415 418224
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2956 418286 421242
InceptionV4/InceptionV4/Mixed_5e/concat CPU 875 421242 422117
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 13996 422198 436194
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 27671 436233 463904
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 30727 463935 494662
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3282 422358 425640
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 69484 425640 495124
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1091 494692 495783
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1820 495818 497638
InceptionV4/InceptionV4/Mixed_6a/concat CPU 554 497638 498192
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2684 498372 501056
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8135 501056 509191
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17437 498248 515685
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13138 509267 522405
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10397 515724 526121
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15383 522450 537833
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16299 526156 542455
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17526 537879 555405
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 24481 542485 566966
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2256 567000 569256
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20734 555450 576184
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7322 569287 576609
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1561 576650 578211
InceptionV4/InceptionV4/Mixed_6b/concat CPU 623 578211 578834
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2974 578903 581877
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8227 581877 590104
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17763 578886 596649
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13128 590145 603273
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10800 596692 607492
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15582 603319 618901
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16506 607523 624029
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18464 618934 637398
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23607 624062 647669
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2250 647698 649948
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7115 649985 657100
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20036 637428 657464
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1420 657570 658990
InceptionV4/InceptionV4/Mixed_6c/concat CPU 559 658990 659549
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2603 659727 662330
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8285 662330 670615
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17429 659606 677035
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13205 670655 683860
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10403 677075 687478
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15489 683892 699381
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16180 687511 703691
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17589 699415 717004
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23669 703722 727391
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2219 727424 729643
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7187 729676 736863
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19994 717036 737030
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 6753 737060 743813
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1300 743813 745113
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7774 745154 752928
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 15075 752938 768013
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15515 768133 783648
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 22677 745249 767926
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17227 767926 785153
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17457 783686 801143
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21905 801168 823073
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 37801 785202 823003
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9786 823003 832789
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15418 832877 848295
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 22860 848369 871229
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2560 871308 873868
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2333 873868 876201
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 6890 876269 883159
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1334 883263 884597
InceptionV4/InceptionV4/Mixed_6e/concat CPU 580 884597 885177
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2652 885358 888010
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8266 888010 896276
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17518 885236 902754
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13166 896328 909494
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10471 902794 913265
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15560 909533 925093
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16381 913303 929684
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18473 925131 943604
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23566 929724 953290
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2233 953329 955562
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7049 955597 962646
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19773 943640 963413
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1307 963527 964834
InceptionV4/InceptionV4/Mixed_6f/concat CPU 584 964834 965418
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2640 965596 968236
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8137 968236 976373
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17624 965475 983099
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13418 976423 989841
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10457 983140 993597
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15468 989878 1005346
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16165 993635 1009800
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17516 1005381 1022897
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23722 1009841 1033563
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2232 1033600 1035832
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7053 1035866 1042919
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20014 1022937 1042951
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 1717 1043008 1044725
InceptionV4/InceptionV4/Mixed_6g/concat CPU 565 1044725 1045290
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2819 1045477 1048296
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8243 1048296 1056539
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17658 1045356 1063014
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13203 1056618 1069821
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10433 1063055 1073488
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15624 1069863 1085487
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16357 1073530 1089887
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17509 1085523 1103032
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23962 1089933 1113895
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2264 1113961 1116225
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20029 1103071 1123100
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7132 1116261 1123393
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1455 1123427 1124882
InceptionV4/InceptionV4/Mixed_6h/concat CPU 566 1124882 1125448
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 10574 1125509 1136083
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2762 1125631 1128393
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11272 1128393 1139665
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4920 1136126 1141046
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 623 1141078 1141701
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22300 1139711 1162011
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28159 1162038 1190197
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10514 1190216 1200730
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 3140 1200745 1203885
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1264 1203885 1205149
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4795 1205177 1209972
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 7199 1209983 1217182
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11838 1205268 1217106
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5838 1217106 1222944
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8139 1217206 1225345
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5846 1225375 1231221
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4783 1231249 1236032
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 607 1236075 1236682
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8134 1223011 1231145
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7957 1231145 1239102
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3781 1239193 1242974
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3887 1243051 1246938
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 49 1247018 1247067
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1788 1247078 1248866
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 766 1248866 1249632
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5144 1249693 1254837
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 4066 1255044 1259110
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 928 1259110 1260038
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4730 1260080 1264810
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 7346 1264821 1272167
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11894 1260179 1272073
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5910 1272073 1277983
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8103 1272224 1280327
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5869 1280355 1286224
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4516 1286256 1290772
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 614 1290818 1291432
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 8103 1278047 1286150
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7886 1286150 1294036
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3806 1294115 1297921
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3831 1298000 1301831
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 60 1301909 1301969
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1822 1301980 1303802
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 769 1303802 1304571
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5011 1304631 1309642
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1036 1309720 1310756
InceptionV4/InceptionV4/Mixed_7c/concat CPU 187 1310756 1310943
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5574 1310994 1316568
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 1840 1311092 1312932
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5059 1312932 1317991
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6181 1318044 1324225
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8483 1316615 1325098
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4388 1325141 1329529
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7952 1324267 1332219
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4417 1329579 1333996
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 60 1334044 1334104
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 785 1334113 1334898
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5040 1332259 1337299
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5462 1334920 1340382
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4489 1337348 1341837
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 461 1341869 1342330
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1154 1342477 1343631
InceptionV4/InceptionV4/Mixed_7d/concat CPU 186 1343631 1343817
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 197 1343845 1344042
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1344054 1344054
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1344062 1344062
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1344069 1344069
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 5 1344076 1344081
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1344089 1344092
InceptionV4/Logits/Logits/MatMul CPU 13654 1344099 1357753
InceptionV4/Logits/Logits/BiasAdd CPU 33 1357797 1357830
InceptionV4/Logits/Predictions CPU 19 1357840 1357859
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack CPU 0 893 893
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_1 CPU 0 934 934
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice/stack_2 CPU 0 1006 1006
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape/1 CPU 0 1040 1040
InceptionV4/Logits/Logits/weights CPU 0 1074 1074
InceptionV4/Logits/Logits/biases CPU 0 1106 1106
InceptionV4/InceptionV4/Conv2d_1a_3x3/Conv2D OpenCL 5671 286 5957
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D/Convert Convert 3549 6017 9566
InceptionV4/InceptionV4/Conv2d_2a_3x3/Conv2D CPU 16205 9566 25771
InceptionV4/InceptionV4/Conv2d_2b_3x3/Conv2D CPU 31125 26015 57140
InceptionV4/InceptionV4/Mixed_3a/Branch_0/MaxPool_0a_3x3/MaxPool CPU 2685 57216 59901
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D/Convert Convert 6057 57394 63451
InceptionV4/InceptionV4/Mixed_3a/Branch_1/Conv2d_0a_3x3/Conv2D OpenCL 53842 63451 117293
InceptionV4/InceptionV4/Mixed_3a/concat/Convert Convert 3752 117417 121169
InceptionV4/InceptionV4/Mixed_3a/concat CPU 1589 121169 122758
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8812 122834 131646
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 4536 122984 127520
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 8265 127520 135785
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0b_1x7/Conv2D CPU 28821 131675 160496
InceptionV4/InceptionV4/Mixed_4a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 25548 135822 161370
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_0c_7x1/Conv2D CPU 28023 160531 188554
InceptionV4/InceptionV4/Mixed_4a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 18270 188618 206888
InceptionV4/InceptionV4/Mixed_4a/concat/Convert Convert 3097 206956 210053
InceptionV4/InceptionV4/Mixed_4a/concat CPU 1821 210053 211874
InceptionV4/InceptionV4/Mixed_5a/Branch_1/MaxPool_1a_3x3/MaxPool CPU 1844 211943 213787
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 4682 212084 216766
InceptionV4/InceptionV4/Mixed_5a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 61384 216766 278150
InceptionV4/InceptionV4/Mixed_5a/concat/Convert Convert 2907 278195 281102
InceptionV4/InceptionV4/Mixed_5a/concat CPU 1050 281102 282152
InceptionV4/InceptionV4/Mixed_5b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7427 282196 289623
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3386 282288 285674
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4572 285674 290246
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5388 289650 295038
InceptionV4/InceptionV4/Mixed_5b/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7393 290274 297667
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6022 295147 301169
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3684 297696 301380
InceptionV4/InceptionV4/Mixed_5b/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4978 301380 306358
InceptionV4/InceptionV4/Mixed_5b/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8300 301188 309488
InceptionV4/InceptionV4/Mixed_5b/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6124 306391 312515
InceptionV4/InceptionV4/Mixed_5b/concat/Convert Convert 2841 312628 315469
InceptionV4/InceptionV4/Mixed_5b/concat CPU 860 315469 316329
InceptionV4/InceptionV4/Mixed_5c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7258 316407 323665
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3133 316547 319680
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4495 319680 324175
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5222 323688 328910
InceptionV4/InceptionV4/Mixed_5c/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7443 324231 331674
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6036 328950 334986
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3534 331699 335233
InceptionV4/InceptionV4/Mixed_5c/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 5944 335233 341177
InceptionV4/InceptionV4/Mixed_5c/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8341 335012 343353
InceptionV4/InceptionV4/Mixed_5c/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6107 341211 347318
InceptionV4/InceptionV4/Mixed_5c/concat/Convert Convert 2826 347437 350263
InceptionV4/InceptionV4/Mixed_5c/concat CPU 878 350263 351141
InceptionV4/InceptionV4/Mixed_5d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 7230 351212 358442
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 3106 351437 354543
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 4415 354543 358958
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0a_1x1/Conv2D CPU 5243 358467 363710
InceptionV4/InceptionV4/Mixed_5d/Branch_1/Conv2d_0b_3x3/Conv2D OpenCL 7487 358986 366473
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0b_3x3/Conv2D CPU 6033 363748 369781
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 3535 366501 370036
InceptionV4/InceptionV4/Mixed_5d/Branch_3/AvgPool_0a_3x3/AvgPool OpenCL 4999 370036 375035
InceptionV4/InceptionV4/Mixed_5d/Branch_2/Conv2d_0c_3x3/Conv2D CPU 8396 369808 378204
InceptionV4/InceptionV4/Mixed_5d/Branch_3/Conv2d_0b_1x1/Conv2D OpenCL 6138 375071 381209
InceptionV4/InceptionV4/Mixed_5d/concat/Convert Convert 2846 381328 384174
InceptionV4/InceptionV4/Mixed_5d/concat CPU 867 384174 385041
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 5010 385168 390178
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 3074 385250 388324
InceptionV4/InceptionV4/Mixed_5e/Branch_0/Conv2d_0a_1x1/Conv2D OpenCL 6096 388324 394420
InceptionV4/InceptionV4/Mixed_5e/Branch_1/Conv2d_0b_3x3/Conv2D CPU 5746 390202 395948
InceptionV4/InceptionV4/Mixed_5e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 3662 395980 399642
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 4238 394456 398694
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4582 398694 403276
InceptionV4/InceptionV4/Mixed_5e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 9588 399665 409253
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0b_3x3/Conv2D OpenCL 6938 403315 410253
InceptionV4/InceptionV4/Mixed_5e/Branch_2/Conv2d_0c_3x3/Conv2D OpenCL 7605 410272 417877
InceptionV4/InceptionV4/Mixed_5e/concat/Convert Convert 2781 417988 420769
InceptionV4/InceptionV4/Mixed_5e/concat CPU 911 420769 421680
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0a_1x1/Conv2D CPU 14144 421746 435890
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_0b_3x3/Conv2D CPU 28257 435932 464189
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D/Convert Convert 3159 421906 425065
InceptionV4/InceptionV4/Mixed_6a/Branch_0/Conv2d_1a_3x3/Conv2D OpenCL 69469 425065 494534
InceptionV4/InceptionV4/Mixed_6a/Branch_1/Conv2d_1a_3x3/Conv2D CPU 30834 464220 495054
InceptionV4/InceptionV4/Mixed_6a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 1061 495091 496152
InceptionV4/InceptionV4/Mixed_6a/concat/Convert Convert 1630 496195 497825
InceptionV4/InceptionV4/Mixed_6a/concat CPU 553 497825 498378
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2682 498552 501234
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8287 501234 509521
InceptionV4/InceptionV4/Mixed_6b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17534 498427 515961
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13138 509584 522722
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10456 515997 526453
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15506 522755 538261
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16458 526486 542944
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17522 538292 555814
InceptionV4/InceptionV4/Mixed_6b/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23770 542975 566745
InceptionV4/InceptionV4/Mixed_6b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2282 566778 569060
InceptionV4/InceptionV4/Mixed_6b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7186 569091 576277
InceptionV4/InceptionV4/Mixed_6b/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 20599 555847 576446
InceptionV4/InceptionV4/Mixed_6b/concat/Convert Convert 1354 576512 577866
InceptionV4/InceptionV4/Mixed_6b/concat CPU 557 577866 578423
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2626 578609 581235
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8090 581235 589325
InceptionV4/InceptionV4/Mixed_6c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17462 578484 595946
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 12985 589367 602352
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10418 595989 606407
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15393 602384 617777
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16494 606438 622932
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18359 617811 636170
InceptionV4/InceptionV4/Mixed_6c/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23888 622966 646854
InceptionV4/InceptionV4/Mixed_6c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2251 646887 649138
InceptionV4/InceptionV4/Mixed_6c/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19910 636199 656109
InceptionV4/InceptionV4/Mixed_6c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7158 649171 656329
InceptionV4/InceptionV4/Mixed_6c/concat/Convert Convert 1309 656358 657667
InceptionV4/InceptionV4/Mixed_6c/concat CPU 574 657667 658241
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2655 658414 661069
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8350 661069 669419
InceptionV4/InceptionV4/Mixed_6d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17451 658295 675746
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13203 669459 682662
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10328 675786 686114
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15556 682694 698250
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16161 686148 702309
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17584 698282 715866
InceptionV4/InceptionV4/Mixed_6d/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23594 702339 725933
InceptionV4/InceptionV4/Mixed_6d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2212 725974 728186
InceptionV4/InceptionV4/Mixed_6d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7260 728218 735478
InceptionV4/InceptionV4/Mixed_6d/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19923 715899 735822
InceptionV4/InceptionV4/Mixed_6d/concat/Convert Convert 6765 735864 742629
InceptionV4/InceptionV4/Mixed_6d/concat OpenCL 1292 742629 743921
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 7955 743961 751916
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 14990 751925 766915
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15599 767022 782621
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 22777 744053 766830
InceptionV4/InceptionV4/Mixed_6e/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17424 766830 784254
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18634 782663 801297
InceptionV4/InceptionV4/Mixed_6e/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 21785 801319 823104
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 38715 784302 823017
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0a_1x1/Conv2D CPU 9851 823017 832868
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0b_1x7/Conv2D CPU 15313 832954 848267
InceptionV4/InceptionV4/Mixed_6e/Branch_1/Conv2d_0c_7x1/Conv2D CPU 22893 848340 871233
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 2540 871363 873903
InceptionV4/InceptionV4/Mixed_6e/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2176 873903 876079
InceptionV4/InceptionV4/Mixed_6e/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7000 876166 883166
InceptionV4/InceptionV4/Mixed_6e/concat/Convert Convert 1480 883241 884721
InceptionV4/InceptionV4/Mixed_6e/concat CPU 561 884721 885282
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2673 885459 888132
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8201 888132 896333
InceptionV4/InceptionV4/Mixed_6f/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17617 885341 902958
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13088 896379 909467
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10304 903000 913304
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15520 909517 925037
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16380 913342 929722
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 18182 925075 943257
InceptionV4/InceptionV4/Mixed_6f/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23581 929763 953344
InceptionV4/InceptionV4/Mixed_6f/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2214 953385 955599
InceptionV4/InceptionV4/Mixed_6f/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7084 955635 962719
InceptionV4/InceptionV4/Mixed_6f/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19912 943293 963205
InceptionV4/InceptionV4/Mixed_6f/concat/Convert Convert 1379 963312 964691
InceptionV4/InceptionV4/Mixed_6f/concat CPU 566 964691 965257
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2604 965434 968038
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8175 968038 976213
InceptionV4/InceptionV4/Mixed_6g/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17567 965316 982883
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13816 976257 990073
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10301 982920 993221
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15488 990135 1005623
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16131 993258 1009389
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17468 1005660 1023128
InceptionV4/InceptionV4/Mixed_6g/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23676 1009436 1033112
InceptionV4/InceptionV4/Mixed_6g/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2238 1033152 1035390
InceptionV4/InceptionV4/Mixed_6g/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7188 1035423 1042611
InceptionV4/InceptionV4/Mixed_6g/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19799 1023167 1042966
InceptionV4/InceptionV4/Mixed_6g/concat/Convert Convert 2063 1043085 1045148
InceptionV4/InceptionV4/Mixed_6g/concat CPU 562 1045148 1045710
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2605 1045904 1048509
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 8157 1048509 1056666
InceptionV4/InceptionV4/Mixed_6h/Branch_0/Conv2d_0a_1x1/Conv2D CPU 17487 1045777 1063264
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0b_7x1/Conv2D OpenCL 13104 1056712 1069816
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0a_1x1/Conv2D CPU 10371 1063302 1073673
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0c_1x7/Conv2D OpenCL 15551 1069855 1085406
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0b_1x7/Conv2D CPU 16342 1073717 1090059
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0d_7x1/Conv2D OpenCL 17398 1085441 1102839
InceptionV4/InceptionV4/Mixed_6h/Branch_1/Conv2d_0c_7x1/Conv2D CPU 23888 1090109 1113997
InceptionV4/InceptionV4/Mixed_6h/Branch_3/AvgPool_0a_3x3/AvgPool CPU 2243 1114038 1116281
InceptionV4/InceptionV4/Mixed_6h/Branch_2/Conv2d_0e_1x7/Conv2D OpenCL 19866 1102880 1122746
InceptionV4/InceptionV4/Mixed_6h/Branch_3/Conv2d_0b_1x1/Conv2D CPU 7198 1116318 1123516
InceptionV4/InceptionV4/Mixed_6h/concat/Convert Convert 1444 1123594 1125038
InceptionV4/InceptionV4/Mixed_6h/concat CPU 574 1125038 1125612
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_0a_1x1/Conv2D CPU 10566 1125671 1136237
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 2586 1125836 1128422
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0a_1x1/Conv2D OpenCL 11199 1128422 1139621
InceptionV4/InceptionV4/Mixed_7a/Branch_0/Conv2d_1a_3x3/Conv2D CPU 4895 1136280 1141175
InceptionV4/InceptionV4/Mixed_7a/Branch_2/MaxPool_1a_3x3/MaxPool CPU 649 1141206 1141855
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0b_1x7/Conv2D OpenCL 22282 1139667 1161949
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_0c_7x1/Conv2D OpenCL 28596 1161978 1190574
InceptionV4/InceptionV4/Mixed_7a/Branch_1/Conv2d_1a_3x3/Conv2D OpenCL 10442 1190592 1201034
InceptionV4/InceptionV4/Mixed_7a/concat/Convert Convert 4256 1201048 1205304
InceptionV4/InceptionV4/Mixed_7a/concat OpenCL 1259 1205304 1206563
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4812 1206590 1211402
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6716 1211413 1218129
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11761 1206679 1218440
InceptionV4/InceptionV4/Mixed_7b/Branch_0/Conv2d_0a_1x1/Conv2D CPU 6131 1218440 1224571
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 8592 1218158 1226750
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5856 1226782 1232638
InceptionV4/InceptionV4/Mixed_7b/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4552 1232669 1237221
InceptionV4/InceptionV4/Mixed_7b/Branch_2/concat OpenCL 1452 1237266 1238718
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7909 1224635 1232544
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7846 1232544 1240390
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3821 1240472 1244293
InceptionV4/InceptionV4/Mixed_7b/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3853 1244370 1248223
InceptionV4/InceptionV4/Mixed_7b/Branch_1/concat CPU 49 1248300 1248349
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1731 1248359 1250090
InceptionV4/InceptionV4/Mixed_7b/Branch_3/AvgPool_0a_3x3/AvgPool CPU 772 1250090 1250862
InceptionV4/InceptionV4/Mixed_7b/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5370 1250922 1256292
InceptionV4/InceptionV4/Mixed_7b/concat/Convert Convert 4655 1256469 1261124
InceptionV4/InceptionV4/Mixed_7b/concat OpenCL 1048 1261124 1262172
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 4719 1262220 1266939
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 7077 1266949 1274026
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D/Convert Convert 11621 1262313 1273934
InceptionV4/InceptionV4/Mixed_7c/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5860 1273934 1279794
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7928 1274060 1281988
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 5835 1282018 1287853
InceptionV4/InceptionV4/Mixed_7c/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4504 1287886 1292390
InceptionV4/InceptionV4/Mixed_7c/Branch_2/concat OpenCL 1447 1292429 1293876
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D/Convert Convert 7898 1279862 1287760
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0a_1x1/Conv2D CPU 7902 1287760 1295662
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0b_1x3/Conv2D CPU 3841 1295746 1299587
InceptionV4/InceptionV4/Mixed_7c/Branch_1/Conv2d_0c_3x1/Conv2D CPU 3933 1299662 1303595
InceptionV4/InceptionV4/Mixed_7c/Branch_1/concat CPU 62 1303674 1303736
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool/Convert Convert 1738 1303745 1305483
InceptionV4/InceptionV4/Mixed_7c/Branch_3/AvgPool_0a_3x3/AvgPool CPU 769 1305483 1306252
InceptionV4/InceptionV4/Mixed_7c/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5074 1306312 1311386
InceptionV4/InceptionV4/Mixed_7c/concat/Convert Convert 1047 1311441 1312488
InceptionV4/InceptionV4/Mixed_7c/concat CPU 190 1312488 1312678
InceptionV4/InceptionV4/Mixed_7d/Branch_0/Conv2d_0a_1x1/Conv2D CPU 5491 1312726 1318217
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D/Convert Convert 2006 1312820 1314826
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0a_1x1/Conv2D OpenCL 5022 1314826 1319848
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0b_3x1/Conv2D OpenCL 6020 1319892 1325912
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0a_1x1/Conv2D CPU 8560 1318261 1326821
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0b_1x3/Conv2D CPU 4534 1326868 1331402
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0c_1x3/Conv2D OpenCL 7847 1325957 1333804
InceptionV4/InceptionV4/Mixed_7d/Branch_1/Conv2d_0c_3x1/Conv2D CPU 4325 1331455 1335780
InceptionV4/InceptionV4/Mixed_7d/Branch_1/concat CPU 54 1335822 1335876
InceptionV4/InceptionV4/Mixed_7d/Branch_3/AvgPool_0a_3x3/AvgPool CPU 796 1335919 1336715
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0d_1x3/Conv2D OpenCL 4619 1333858 1338477
InceptionV4/InceptionV4/Mixed_7d/Branch_3/Conv2d_0b_1x1/Conv2D CPU 5528 1336736 1342264
InceptionV4/InceptionV4/Mixed_7d/Branch_2/Conv2d_0e_3x1/Conv2D OpenCL 4517 1338520 1343037
InceptionV4/InceptionV4/Mixed_7d/Branch_2/concat OpenCL 1316 1343068 1344384
InceptionV4/InceptionV4/Mixed_7d/concat/Convert Convert 1123 1344489 1345612
InceptionV4/InceptionV4/Mixed_7d/concat CPU 196 1345612 1345808
InceptionV4/Logits/AvgPool_1a/AvgPool CPU 198 1345835 1346033
InceptionV4/Logits/PreLogitsFlatten/flatten/Shape CPU 0 1346044 1346044
InceptionV4/Logits/PreLogitsFlatten/flatten/strided_slice CPU 0 1346053 1346053
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape/shape CPU 0 1346059 1346059
InceptionV4/Logits/AvgPool_1a/AvgPool___tr4InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 4 1346066 1346070
InceptionV4/Logits/PreLogitsFlatten/flatten/Reshape CPU 3 1346078 1346081
InceptionV4/Logits/Logits/MatMul CPU 13677 1346089 1359766
InceptionV4/Logits/Logits/BiasAdd CPU 34 1359809 1359843
InceptionV4/Logits/Predictions CPU 18 1359854 1359872
