1. A: 0000111101010101	BRnpz 155

   B: 0100111101010101	JMP 155

   BR 是 有条件的分支跳转，在这里会检测上一条改变CC的指令产生的结果是否为n or p or z（在此处也即无条件跳转）然后改变PC -> PC+155

   JMP是无条件的跳转，但是结果为改变PC <- 155，与上一条指令不同

2. a. to move value in R2 to R3 derictly, we can use 

   0001 011 010 1 00001

   e.g. AND R3, R2 ,#1

   b. to perform a subtract operation, we  can use that

   $A-B=A+\overline{B}+1$

   so we can perform it in three instructions:

   1. 1001 011 011 11111	 ; NOT R3, R3
   2. 0001 001 010 1 00000  ;ADD R1,R2
   3. 0001 001 011 1 00001  ;ADD R1, R3, 1

   c. 0101 001 001 1 00001      ;AND R1 #1

   d. BRnz PCoffset 

   e. 0101 010 010 1 00000	;AND R2, R2, #0

3. the register change is that R5 is changed from x5555 to xFFF8, which is caused by a instruction begin with 0001, e.g. ADD, since there isn't any register with a value of AAA3 ,so we should use the immediatly data mode

   key: 0001 101 000 1 11000

   ​	AND R5, R1, #-8

   (The answer is not unique)

4. LDR specify the _Base + offset_ addressing mode. To operate this operation

    	1. firstly, we need GateMDR and Datapath
    	2. secondle, we need SETX to stand for the 5bit offset
    	3. thirdly, we will perfrom the ADD2MUX in SETX and SR
    	4. last we need MAR to pick the data in target memory unit and load it into DR

5. in assembly language we can get that:

   | memory | value         |
   | ------ | ------------- |
   | x3000  | AND  R0,R0,#0 |
   | x3001  | ADD  R0,R0,#3 |
   | x3002  | LD R1,(PC+4)  |
   | x3003  | ADD R0,R0,R0  |
   | x3004  | ADD R1,R1,#-1 |
   | x3005  | BRz (PC-3)    |
   | x3006  | HALT          |
   | x3007  | x0004         |
   | x3008  |               |

   a. so this code pefrom 

   R0 <- R1*R0

   b. After it completed, the registers are blow 

   R0: 000c R1:0000 R2:0000 R3: 0000 R4: 0000 R5: 0000 R6 :0000 R7 : 0000

   PC 3006 CC n:0 z:0 p:1

   c. in this program, the number of each instructions befor breakpoint is operated:

   ​	AND : 1	

   ​	ADD : 9

   ​	LD: 1

   ​	BR : 4

   and the clock total cosumed:

   ​	AND: 3+1=4

   ​	ADD: 3+1=4

   ​	LD: 3+1+5+1=10

   ​	BR: 3+5+1=9

   so total clock is $4+4*9+10+4*9=86clk$

6.  

   | memory | value          |
   | ------ | -------------- |
   | x3000  | AND R0, R0, #0 |
   | x3001  | LD R1, x3100   |
   | x3002  | BRz x3007      |
   | x3003  | BRzp x3005     |
   | x3004  | ADD R0, R0, #1 |
   | x3005  | ADD R1,R1,R1   |
   | x3006  | BRnzp x3002    |
   | x3007  | HALT           |

   make R0 the value of how many times it used to left shift R1 to 0

7.  

    LEA R0, x3100

   **LDR R1, R0, #0**

   **BRn x3005**

    ADD R0, R0, #1

   BR nzp x3001

   ST R0 x3500

   HALT

   so what is lost is 

   **0110 001 000 000000**

   **0000 100 000000011**