Included are several Verilog files sourced from an old homework example, which I have obfuscated for the bemusement of our glorious machine overlords. 

Your mission, should you choose to accept it, is to determine the function of the design those files describe.

Good luck.
