-- ==============================================================
-- Generated by Vitis HLS v2023.1.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    stream_in_24_TVALID : IN STD_LOGIC;
    stream_out_32_TREADY : IN STD_LOGIC;
    stream_out_32_TDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    stream_out_32_TVALID : OUT STD_LOGIC;
    stream_out_32_TKEEP : OUT STD_LOGIC_VECTOR (3 downto 0);
    stream_out_32_TSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    stream_out_32_TUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_out_32_TLAST : OUT STD_LOGIC_VECTOR (0 downto 0);
    stream_in_24_TDATA : IN STD_LOGIC_VECTOR (23 downto 0);
    stream_in_24_TREADY : OUT STD_LOGIC;
    stream_in_24_TKEEP : IN STD_LOGIC_VECTOR (2 downto 0);
    stream_in_24_TSTRB : IN STD_LOGIC_VECTOR (2 downto 0);
    stream_in_24_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    stream_in_24_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of pixel_pack_pixel_pack_Pipeline_VITIS_LOOP_62_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_phi_mux_delayed_last_phi_fu_112_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_last_4_phi_fu_124_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op26_read_state1 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal delayed_last_reg_109 : STD_LOGIC_VECTOR (0 downto 0);
    signal last_4_reg_120 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pixel_last_reg_298 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pixel_last_1_reg_314 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pixel_last_2_reg_335 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op49_read_state4 : BOOLEAN;
    signal ap_predicate_op60_write_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state4_io : BOOLEAN;
    signal stream_out_32_TDATA_blk_n : STD_LOGIC;
    signal stream_in_24_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal in_pixel_user_4_reg_292 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_196_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln72_fu_205_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln72_reg_302 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_fu_209_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_reg_308 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op33_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal user_2_fu_224_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal user_2_reg_318 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln72_1_fu_229_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln72_1_reg_324 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_1_fu_233_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op41_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal user_3_fu_247_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal user_3_reg_339 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln72_2_fu_252_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln72_2_reg_345 : STD_LOGIC_VECTOR (7 downto 0);
    signal data_2_fu_256_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_phi_mux_last_6_3861_phi_fu_183_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_0_phi_fu_135_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_3_fu_282_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_p_0_reg_132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_p_041_phi_fu_149_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal user_4_fu_272_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_p_041_reg_146 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_p_040_phi_fu_164_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln72_3_fu_278_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_344 : BOOLEAN;
    signal ap_condition_349 : BOOLEAN;
    signal ap_condition_355 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component pixel_pack_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component pixel_pack_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((ap_start_int = ap_const_logic_0) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_p_041_reg_146_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0))) then
                if ((ap_const_boolean_1 = ap_condition_355)) then 
                    ap_phi_reg_pp0_iter0_p_041_reg_146 <= user_3_fu_247_p2;
                elsif ((ap_const_boolean_1 = ap_condition_349)) then 
                    ap_phi_reg_pp0_iter0_p_041_reg_146 <= user_2_reg_318;
                elsif ((ap_const_boolean_1 = ap_condition_344)) then 
                    ap_phi_reg_pp0_iter0_p_041_reg_146 <= in_pixel_user_4_reg_292;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_p_0_reg_132_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0))) then
                if ((ap_const_boolean_1 = ap_condition_355)) then 
                    ap_phi_reg_pp0_iter0_p_0_reg_132 <= data_2_fu_256_p5;
                elsif ((ap_const_boolean_1 = ap_condition_349)) then 
                    ap_phi_reg_pp0_iter0_p_0_reg_132 <= data_1_fu_233_p5;
                elsif ((ap_const_boolean_1 = ap_condition_344)) then 
                    ap_phi_reg_pp0_iter0_p_0_reg_132 <= data_fu_209_p5;
                end if;
            end if; 
        end if;
    end process;

    delayed_last_reg_109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                delayed_last_reg_109 <= ap_const_lv1_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_predicate_op60_write_state4 = ap_const_boolean_1) and (stream_out_32_TREADY = ap_const_logic_0)) or ((ap_predicate_op49_read_state4 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (delayed_last_reg_109 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                delayed_last_reg_109 <= last_4_reg_120;
            end if; 
        end if;
    end process;

    last_4_reg_120_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
                last_4_reg_120 <= ap_const_lv1_0;
            elsif ((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_predicate_op60_write_state4 = ap_const_boolean_1) and (stream_out_32_TREADY = ap_const_logic_0)) or ((ap_predicate_op49_read_state4 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (delayed_last_reg_109 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                last_4_reg_120 <= ap_phi_mux_last_6_3861_phi_fu_183_p4;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op33_read_state2 = ap_const_boolean_1))) and (last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                data_reg_308 <= data_fu_209_p5;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op33_read_state2 = ap_const_boolean_1))) and (in_pixel_last_reg_298 = ap_const_lv1_0) and (last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                in_pixel_last_1_reg_314 <= stream_in_24_TLAST;
                trunc_ln72_1_reg_324 <= trunc_ln72_1_fu_229_p1;
                user_2_reg_318 <= user_2_fu_224_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op41_read_state3 = ap_const_boolean_1))) and (in_pixel_last_1_reg_314 = ap_const_lv1_0) and (in_pixel_last_reg_298 = ap_const_lv1_0) and (last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                in_pixel_last_2_reg_335 <= stream_in_24_TLAST;
                trunc_ln72_2_reg_345 <= trunc_ln72_2_fu_252_p1;
                user_3_reg_339 <= user_3_fu_247_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_start_int = ap_const_logic_0) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_phi_mux_last_4_phi_fu_124_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_phi_fu_112_p4 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                in_pixel_last_reg_298 <= stream_in_24_TLAST;
                in_pixel_user_4_reg_292 <= stream_in_24_TUSER;
                trunc_ln72_reg_302 <= trunc_ln72_fu_205_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, stream_in_24_TVALID, ap_phi_mux_delayed_last_phi_fu_112_p4, ap_predicate_op26_read_state1, ap_CS_fsm_state4, ap_predicate_op49_read_state4, stream_out_32_TREADY, ap_predicate_op60_write_state4, ap_block_state4_io, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_predicate_op33_read_state2, ap_predicate_op41_read_state3, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_start_int = ap_const_logic_0) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_phi_mux_delayed_last_phi_fu_112_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                elsif ((not(((ap_start_int = ap_const_logic_0) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op33_read_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op41_read_state3 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_predicate_op60_write_state4 = ap_const_boolean_1) and (stream_out_32_TREADY = ap_const_logic_0)) or ((ap_predicate_op49_read_state4 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(stream_in_24_TVALID, ap_predicate_op26_read_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(stream_in_24_TVALID, ap_predicate_op33_read_state2)
    begin
        if (((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op33_read_state2 = ap_const_boolean_1))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(stream_in_24_TVALID, ap_predicate_op41_read_state3)
    begin
        if (((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op41_read_state3 = ap_const_boolean_1))) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(stream_in_24_TVALID, ap_predicate_op49_read_state4, stream_out_32_TREADY, ap_predicate_op60_write_state4, ap_block_state4_io)
    begin
        if (((ap_const_boolean_1 = ap_block_state4_io) or ((ap_predicate_op60_write_state4 = ap_const_boolean_1) and (stream_out_32_TREADY = ap_const_logic_0)) or ((ap_predicate_op49_read_state4 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(stream_in_24_TVALID, ap_predicate_op26_read_state1, ap_start_int)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start_int = ap_const_logic_0) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage1_iter0_assign_proc : process(stream_in_24_TVALID, ap_predicate_op33_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op33_read_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(stream_in_24_TVALID, ap_predicate_op41_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op41_read_state3 = ap_const_boolean_1));
    end process;


    ap_block_state4_io_assign_proc : process(stream_out_32_TREADY, ap_predicate_op60_write_state4)
    begin
                ap_block_state4_io <= ((ap_predicate_op60_write_state4 = ap_const_boolean_1) and (stream_out_32_TREADY = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(stream_in_24_TVALID, ap_predicate_op49_read_state4, stream_out_32_TREADY, ap_predicate_op60_write_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= (((ap_predicate_op60_write_state4 = ap_const_boolean_1) and (stream_out_32_TREADY = ap_const_logic_0)) or ((ap_predicate_op49_read_state4 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)));
    end process;


    ap_condition_344_assign_proc : process(stream_in_24_TVALID, in_pixel_last_reg_298, ap_CS_fsm_state2, ap_predicate_op33_read_state2)
    begin
                ap_condition_344 <= (not(((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op33_read_state2 = ap_const_boolean_1))) and (in_pixel_last_reg_298 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2));
    end process;


    ap_condition_349_assign_proc : process(stream_in_24_TVALID, in_pixel_last_reg_298, in_pixel_last_1_reg_314, ap_CS_fsm_state3, ap_predicate_op41_read_state3)
    begin
                ap_condition_349 <= (not(((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op41_read_state3 = ap_const_boolean_1))) and (in_pixel_last_1_reg_314 = ap_const_lv1_1) and (in_pixel_last_reg_298 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3));
    end process;


    ap_condition_355_assign_proc : process(stream_in_24_TVALID, in_pixel_last_reg_298, in_pixel_last_1_reg_314, ap_CS_fsm_state3, grp_fu_196_p1, ap_predicate_op41_read_state3)
    begin
                ap_condition_355 <= (not(((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op41_read_state3 = ap_const_boolean_1))) and (in_pixel_last_1_reg_314 = ap_const_lv1_0) and (in_pixel_last_reg_298 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3) and (grp_fu_196_p1 = ap_const_lv1_1));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_state1, stream_in_24_TVALID, ap_phi_mux_delayed_last_phi_fu_112_p4, ap_predicate_op26_read_state1, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_phi_mux_delayed_last_phi_fu_112_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_state1, stream_in_24_TVALID, ap_predicate_op26_read_state1, ap_loop_exit_ready, ap_done_reg, ap_start_int)
    begin
        if ((not(((ap_start_int = ap_const_logic_0) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_loop_exit_ready = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_state1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_delayed_last_phi_fu_112_p4_assign_proc : process(ap_CS_fsm_state1, delayed_last_reg_109, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_delayed_last_phi_fu_112_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_delayed_last_phi_fu_112_p4 <= delayed_last_reg_109;
        end if; 
    end process;


    ap_phi_mux_last_4_phi_fu_124_p4_assign_proc : process(ap_CS_fsm_state1, last_4_reg_120, ap_loop_init)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_loop_init = ap_const_logic_1))) then 
            ap_phi_mux_last_4_phi_fu_124_p4 <= ap_const_lv1_0;
        else 
            ap_phi_mux_last_4_phi_fu_124_p4 <= last_4_reg_120;
        end if; 
    end process;


    ap_phi_mux_last_6_3861_phi_fu_183_p4_assign_proc : process(delayed_last_reg_109, last_4_reg_120, ap_phi_mux_p_040_phi_fu_164_p8)
    begin
        if (((last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0))) then 
            ap_phi_mux_last_6_3861_phi_fu_183_p4 <= ap_phi_mux_p_040_phi_fu_164_p8;
        else 
            ap_phi_mux_last_6_3861_phi_fu_183_p4 <= ap_const_lv1_1;
        end if; 
    end process;


    ap_phi_mux_p_040_phi_fu_164_p8_assign_proc : process(delayed_last_reg_109, last_4_reg_120, in_pixel_last_reg_298, in_pixel_last_1_reg_314, in_pixel_last_2_reg_335, stream_in_24_TLAST)
    begin
        if (((in_pixel_last_2_reg_335 = ap_const_lv1_0) and (in_pixel_last_1_reg_314 = ap_const_lv1_0) and (in_pixel_last_reg_298 = ap_const_lv1_0) and (last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0))) then 
            ap_phi_mux_p_040_phi_fu_164_p8 <= stream_in_24_TLAST;
        else 
            ap_phi_mux_p_040_phi_fu_164_p8 <= ap_const_lv1_1;
        end if; 
    end process;


    ap_phi_mux_p_041_phi_fu_149_p8_assign_proc : process(delayed_last_reg_109, last_4_reg_120, in_pixel_last_reg_298, in_pixel_last_1_reg_314, in_pixel_last_2_reg_335, user_4_fu_272_p2, ap_phi_reg_pp0_iter0_p_041_reg_146)
    begin
        if (((in_pixel_last_2_reg_335 = ap_const_lv1_0) and (in_pixel_last_1_reg_314 = ap_const_lv1_0) and (in_pixel_last_reg_298 = ap_const_lv1_0) and (last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0))) then 
            ap_phi_mux_p_041_phi_fu_149_p8 <= user_4_fu_272_p2;
        else 
            ap_phi_mux_p_041_phi_fu_149_p8 <= ap_phi_reg_pp0_iter0_p_041_reg_146;
        end if; 
    end process;


    ap_phi_mux_p_0_phi_fu_135_p8_assign_proc : process(delayed_last_reg_109, last_4_reg_120, in_pixel_last_reg_298, in_pixel_last_1_reg_314, in_pixel_last_2_reg_335, data_3_fu_282_p5, ap_phi_reg_pp0_iter0_p_0_reg_132)
    begin
        if (((in_pixel_last_2_reg_335 = ap_const_lv1_0) and (in_pixel_last_1_reg_314 = ap_const_lv1_0) and (in_pixel_last_reg_298 = ap_const_lv1_0) and (last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0))) then 
            ap_phi_mux_p_0_phi_fu_135_p8 <= data_3_fu_282_p5;
        else 
            ap_phi_mux_p_0_phi_fu_135_p8 <= ap_phi_reg_pp0_iter0_p_0_reg_132;
        end if; 
    end process;


    ap_predicate_op26_read_state1_assign_proc : process(ap_phi_mux_delayed_last_phi_fu_112_p4, ap_phi_mux_last_4_phi_fu_124_p4)
    begin
                ap_predicate_op26_read_state1 <= ((ap_phi_mux_last_4_phi_fu_124_p4 = ap_const_lv1_0) and (ap_phi_mux_delayed_last_phi_fu_112_p4 = ap_const_lv1_0));
    end process;


    ap_predicate_op33_read_state2_assign_proc : process(delayed_last_reg_109, last_4_reg_120, in_pixel_last_reg_298)
    begin
                ap_predicate_op33_read_state2 <= ((in_pixel_last_reg_298 = ap_const_lv1_0) and (last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0));
    end process;


    ap_predicate_op41_read_state3_assign_proc : process(delayed_last_reg_109, last_4_reg_120, in_pixel_last_reg_298, in_pixel_last_1_reg_314)
    begin
                ap_predicate_op41_read_state3 <= ((in_pixel_last_1_reg_314 = ap_const_lv1_0) and (in_pixel_last_reg_298 = ap_const_lv1_0) and (last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0));
    end process;


    ap_predicate_op49_read_state4_assign_proc : process(delayed_last_reg_109, last_4_reg_120, in_pixel_last_reg_298, in_pixel_last_1_reg_314, in_pixel_last_2_reg_335)
    begin
                ap_predicate_op49_read_state4 <= ((in_pixel_last_2_reg_335 = ap_const_lv1_0) and (in_pixel_last_1_reg_314 = ap_const_lv1_0) and (in_pixel_last_reg_298 = ap_const_lv1_0) and (last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0));
    end process;


    ap_predicate_op60_write_state4_assign_proc : process(delayed_last_reg_109, last_4_reg_120)
    begin
                ap_predicate_op60_write_state4 <= ((last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(stream_in_24_TVALID, ap_CS_fsm_state4, ap_predicate_op49_read_state4, stream_out_32_TREADY, ap_predicate_op60_write_state4, ap_block_state4_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_predicate_op60_write_state4 = ap_const_boolean_1) and (stream_out_32_TREADY = ap_const_logic_0)) or ((ap_predicate_op49_read_state4 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    data_1_fu_233_p5 <= (data_reg_308(31 downto 16) & trunc_ln72_1_reg_324 & data_reg_308(7 downto 0));
    data_2_fu_256_p5 <= (data_1_fu_233_p5(31 downto 24) & trunc_ln72_2_fu_252_p1 & data_1_fu_233_p5(15 downto 0));
    data_3_fu_282_p5 <= (((trunc_ln72_3_fu_278_p1 & trunc_ln72_2_reg_345) & trunc_ln72_1_reg_324) & trunc_ln72_reg_302);
    data_fu_209_p5 <= (ap_const_lv32_0(31 downto 8) & trunc_ln72_reg_302);
    grp_fu_196_p1 <= stream_in_24_TLAST;

    stream_in_24_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, stream_in_24_TVALID, ap_predicate_op26_read_state1, ap_CS_fsm_state4, delayed_last_reg_109, last_4_reg_120, in_pixel_last_reg_298, in_pixel_last_1_reg_314, ap_predicate_op49_read_state4, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_start_int)
    begin
        if ((((ap_predicate_op49_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((in_pixel_last_1_reg_314 = ap_const_lv1_0) and (in_pixel_last_reg_298 = ap_const_lv1_0) and (last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((in_pixel_last_reg_298 = ap_const_lv1_0) and (last_4_reg_120 = ap_const_lv1_0) and (delayed_last_reg_109 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2)) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            stream_in_24_TDATA_blk_n <= stream_in_24_TVALID;
        else 
            stream_in_24_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    stream_in_24_TREADY_assign_proc : process(ap_CS_fsm_state1, stream_in_24_TVALID, ap_predicate_op26_read_state1, ap_CS_fsm_state4, ap_predicate_op49_read_state4, stream_out_32_TREADY, ap_predicate_op60_write_state4, ap_block_state4_io, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_predicate_op33_read_state2, ap_predicate_op41_read_state3, ap_start_int)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_predicate_op60_write_state4 = ap_const_boolean_1) and (stream_out_32_TREADY = ap_const_logic_0)) or ((ap_predicate_op49_read_state4 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_predicate_op49_read_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((ap_start_int = ap_const_logic_0) or ((ap_predicate_op26_read_state1 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_predicate_op26_read_state1 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state1)) or (not(((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op41_read_state3 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state3) and (ap_predicate_op41_read_state3 = ap_const_boolean_1)) or (not(((stream_in_24_TVALID = ap_const_logic_0) and (ap_predicate_op33_read_state2 = ap_const_boolean_1))) and (ap_const_logic_1 = ap_CS_fsm_state2) and (ap_predicate_op33_read_state2 = ap_const_boolean_1)))) then 
            stream_in_24_TREADY <= ap_const_logic_1;
        else 
            stream_in_24_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    stream_out_32_TDATA <= ap_phi_mux_p_0_phi_fu_135_p8;

    stream_out_32_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state4, stream_out_32_TREADY, ap_predicate_op60_write_state4)
    begin
        if (((ap_predicate_op60_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            stream_out_32_TDATA_blk_n <= stream_out_32_TREADY;
        else 
            stream_out_32_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    stream_out_32_TKEEP <= ap_const_lv4_0;
    stream_out_32_TLAST <= ap_phi_mux_p_040_phi_fu_164_p8;
    stream_out_32_TSTRB <= ap_const_lv4_0;
    stream_out_32_TUSER <= ap_phi_mux_p_041_phi_fu_149_p8;

    stream_out_32_TVALID_assign_proc : process(stream_in_24_TVALID, ap_CS_fsm_state4, ap_predicate_op49_read_state4, stream_out_32_TREADY, ap_predicate_op60_write_state4, ap_block_state4_io)
    begin
        if ((not(((ap_const_boolean_1 = ap_block_state4_io) or ((ap_predicate_op60_write_state4 = ap_const_boolean_1) and (stream_out_32_TREADY = ap_const_logic_0)) or ((ap_predicate_op49_read_state4 = ap_const_boolean_1) and (stream_in_24_TVALID = ap_const_logic_0)))) and (ap_predicate_op60_write_state4 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            stream_out_32_TVALID <= ap_const_logic_1;
        else 
            stream_out_32_TVALID <= ap_const_logic_0;
        end if; 
    end process;

    trunc_ln72_1_fu_229_p1 <= stream_in_24_TDATA(8 - 1 downto 0);
    trunc_ln72_2_fu_252_p1 <= stream_in_24_TDATA(8 - 1 downto 0);
    trunc_ln72_3_fu_278_p1 <= stream_in_24_TDATA(8 - 1 downto 0);
    trunc_ln72_fu_205_p1 <= stream_in_24_TDATA(8 - 1 downto 0);
    user_2_fu_224_p2 <= (stream_in_24_TUSER or in_pixel_user_4_reg_292);
    user_3_fu_247_p2 <= (user_2_reg_318 or stream_in_24_TUSER);
    user_4_fu_272_p2 <= (user_3_reg_339 or stream_in_24_TUSER);
end behav;
