<inh f='llvm/llvm/include/llvm/ADT/MapVector.h' l='37' c='llvm::MapVector'/>
<def f='llvm/llvm/lib/CodeGen/ScheduleDAGInstrs.cpp' l='589' ll='642'/>
<size>64</size>
<mbr r='llvm::ScheduleDAGInstrs::Value2SUsMap::NumNodes' o='448' t='unsigned int'/>
<mbr r='llvm::ScheduleDAGInstrs::Value2SUsMap::TrueMemOrderLatency' o='480' t='unsigned int'/>
<fun r='_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapC1Ej'/>
<fun r='_ZN4llvm17ScheduleDAGInstrs12Value2SUsMapixERKNSt7__cxx114listIPNS_5SUnitESaIS5_EEE'/>
<fun r='_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap6insertEPNS_5SUnitENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE'/>
<fun r='_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap9clearListENS_12PointerUnionIJPKNS_5ValueEPKNS_17PseudoSourceValueEEEE'/>
<fun r='_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap5clearEv'/>
<fun r='_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap4sizeEv'/>
<fun r='_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap13reComputeSizeEv'/>
<fun r='_ZNK4llvm17ScheduleDAGInstrs12Value2SUsMap22getTrueMemOrderLatencyEv'/>
<fun r='_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv'/>
<fun r='_ZN4llvm17ScheduleDAGInstrs12Value2SUsMap4dumpEv'/>
