Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Thu Jan 11 15:56:05 2018
| Host         : Lenovo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file sopc_timing_summary_routed.rpt -warn_on_violation -rpx sopc_timing_summary_routed.rpx
| Design       : sopc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 72 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/FSM_sequential_cur_status_reg[0]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/FSM_sequential_cur_status_reg[1]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/FSM_sequential_cur_status_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/cur_disp_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/cur_disp_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/cur_disp_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/recv_buffer/buffer_size_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/recv_buffer/buffer_size_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/recv_buffer/buffer_size_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/recv_buffer/buffer_size_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/send_buffer/buffer_size_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/send_buffer/buffer_size_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/send_buffer/buffer_size_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: risc32i0/cache0/uart0/send_buffer/buffer_size_reg[3]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc32i0/ex_mem0/memfunct_o_reg[0]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc32i0/ex_mem0/memfunct_o_reg[1]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: risc32i0/ex_mem0/memfunct_o_reg[2]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: risc32i0/ex_mem0/memop_o_reg[0]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: risc32i0/ex_mem0/memop_o_reg[1]/Q (HIGH)

 There are 76 register/latch pins with no clock driven by root clock pin: rst_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 160 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.758        0.000                      0                 2293        0.075        0.000                      0                 2293        3.000        0.000                       0                   701  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
EXclk                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
EXclk                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0        1.122        0.000                      0                 2048        0.075        0.000                      0                 2048        3.750        0.000                       0                   697  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          ----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**   clk_out1_clk_wiz_0  clk_out1_clk_wiz_0        0.758        0.000                      0                  245        1.255        0.000                      0                  245  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  EXclk
  To Clock:  EXclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         EXclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.122ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 risc32i0/id_ex0/jump_type_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc32i0/if_id0/id_pc_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.247ns  (logic 1.338ns (16.224%)  route 6.909ns (83.776%))
  Logic Levels:           6  (LUT2=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.559ns = ( 8.441 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.948ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         1.564    -0.948    risc32i0/id_ex0/clk_out1
    SLICE_X36Y41         FDRE                                         r  risc32i0/id_ex0/jump_type_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.419    -0.529 r  risc32i0/id_ex0/jump_type_o_reg[0]/Q
                         net (fo=117, routed)         1.384     0.856    risc32i0/id_ex0/Q[0]
    SLICE_X38Y57         LUT2 (Prop_lut2_I0_O)        0.299     1.155 f  risc32i0/id_ex0/regs_reg_r1_0_31_0_5_i_11/O
                         net (fo=20, routed)          1.153     2.307    risc32i0/if_id0/jump_type_o_reg[0]
    SLICE_X35Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.431 f  risc32i0/if_id0/regs_reg_r2_0_31_0_5_i_1/O
                         net (fo=39, routed)          1.066     3.497    risc32i0/if_id0/id_reg2_addr[4]
    SLICE_X33Y46         LUT5 (Prop_lut5_I1_O)        0.124     3.621 r  risc32i0/if_id0/ex_reg2[31]_i_6/O
                         net (fo=34, routed)          0.997     4.618    risc32i0/if_id0/ex_reg2[31]_i_6_n_1
    SLICE_X34Y43         LUT6 (Prop_lut6_I1_O)        0.124     4.742 r  risc32i0/if_id0/jump_type_o_reg[0]_i_2/O
                         net (fo=3, routed)           0.588     5.329    risc32i0/if_id0/jump_type_o_reg[0]_i_2_n_1
    SLICE_X33Y41         LUT5 (Prop_lut5_I2_O)        0.124     5.453 r  risc32i0/if_id0/pc[31]_i_3/O
                         net (fo=98, routed)          0.772     6.225    risc32i0/id_ex0/rst_reg
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     6.349 r  risc32i0/id_ex0/id_pc[31]_i_1/O
                         net (fo=32, routed)          0.951     7.300    risc32i0/if_id0/SR[0]
    SLICE_X43Y55         FDRE                                         r  risc32i0/if_id0/id_pc_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXclk (IN)
                         net (fo=0)                   0.000    10.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         1.437     8.441    risc32i0/if_id0/clk_out1
    SLICE_X43Y55         FDRE                                         r  risc32i0/if_id0/id_pc_reg[20]/C
                         clock pessimism              0.484     8.925    
                         clock uncertainty           -0.074     8.850    
    SLICE_X43Y55         FDRE (Setup_fdre_C_R)       -0.429     8.421    risc32i0/if_id0/id_pc_reg[20]
  -------------------------------------------------------------------
                         required time                          8.421    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  1.122    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 risc32i0/mem_wb/wb_wd_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc32i0/regfile0/regs_reg_r1_0_31_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.141ns (33.733%)  route 0.277ns (66.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         0.563    -0.618    risc32i0/mem_wb/clk_out1
    SLICE_X32Y45         FDRE                                         r  risc32i0/mem_wb/wb_wd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  risc32i0/mem_wb/wb_wd_reg[1]/Q
                         net (fo=99, routed)          0.277    -0.200    risc32i0/regfile0/regs_reg_r1_0_31_0_5/ADDRD1
    SLICE_X34Y45         RAMD32                                       r  risc32i0/regfile0/regs_reg_r1_0_31_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         0.831    -0.859    risc32i0/regfile0/regs_reg_r1_0_31_0_5/WCLK
    SLICE_X34Y45         RAMD32                                       r  risc32i0/regfile0/regs_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.274    -0.584    
    SLICE_X34Y45         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.275    risc32i0/regfile0/regs_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.075    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    clk0/inst/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y45     risc32i0/regfile0/regs_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y50     risc32i0/regfile0/regs_reg_r2_0_31_12_17/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk0/inst/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk0/inst/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.758ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc32i0/cache0/uart0/send_buffer/buffer_reg[3][0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 fall@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.625ns  (logic 0.552ns (15.227%)  route 3.073ns (84.773%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.564ns = ( 3.436 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.940ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         1.572    -0.940    clk
    SLICE_X53Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDPE (Prop_fdpe_C_Q)         0.456    -0.484 f  rst_reg/Q
                         net (fo=286, routed)         1.314     0.830    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.926 f  rst_BUFG_inst/O
                         net (fo=611, routed)         1.759     2.686    risc32i0/cache0/uart0/send_buffer/rst_BUFG
    SLICE_X36Y61         FDCE                                         f  risc32i0/cache0/uart0/send_buffer/buffer_reg[3][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  EXclk (IN)
                         net (fo=0)                   0.000     5.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.550    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     0.332 f  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     1.914    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.005 f  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         1.432     3.436    risc32i0/cache0/uart0/send_buffer/clk_out1
    SLICE_X36Y61         FDCE                                         r  risc32i0/cache0/uart0/send_buffer/buffer_reg[3][0]/C  (IS_INVERTED)
                         clock pessimism              0.484     3.920    
                         clock uncertainty           -0.074     3.845    
    SLICE_X36Y61         FDCE (Recov_fdce_C_CLR)     -0.402     3.443    risc32i0/cache0/uart0/send_buffer/buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                          3.443    
                         arrival time                          -2.686    
  -------------------------------------------------------------------
                         slack                                  0.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.255ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            risc32i0/cache0/uart0/recv_counter_reg[23]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.445ns  (logic 0.167ns (11.557%)  route 1.278ns (88.443%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         0.567    -0.614    clk
    SLICE_X53Y48         FDPE                                         r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDPE (Prop_fdpe_C_Q)         0.141    -0.473 f  rst_reg/Q
                         net (fo=286, routed)         0.657     0.184    rst
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.210 f  rst_BUFG_inst/O
                         net (fo=611, routed)         0.621     0.831    risc32i0/cache0/uart0/rst_BUFG
    SLICE_X34Y38         FDCE                                         f  risc32i0/cache0/uart0/recv_counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXclk (IN)
                         net (fo=0)                   0.000     0.000    clk0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk0/inst/clkout1_buf/O
                         net (fo=695, routed)         0.829    -0.861    risc32i0/cache0/uart0/clk_out1
    SLICE_X34Y38         FDCE                                         r  risc32i0/cache0/uart0/recv_counter_reg[23]/C
                         clock pessimism              0.503    -0.357    
    SLICE_X34Y38         FDCE (Remov_fdce_C_CLR)     -0.067    -0.424    risc32i0/cache0/uart0/recv_counter_reg[23]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  1.255    





