|xillydemo
clk_50 => clk_50.IN2
pcie_perstn => pcie_perstn.IN1
pcie_refclk => pcie_refclk.IN1
pcie_rx => pcie_rx.IN1
user_buttons[0] => _.IN1
user_buttons[1] => _.IN1
pcie_tx <= xillybus:xillybus_ins.pcie_tx
user_led[0] <= xillybus:xillybus_ins.user_led
user_led[1] <= xillybus:xillybus_ins.user_led
user_led[2] <= xillybus:xillybus_ins.user_led
user_led[3] <= xillybus:xillybus_ins.user_led
our_led[0] <= noCounter[0].DB_MAX_OUTPUT_PORT_TYPE
our_led[1] <= noCounter[1].DB_MAX_OUTPUT_PORT_TYPE
our_led[2] <= noCounter[2].DB_MAX_OUTPUT_PORT_TYPE
our_led[3] <= noCounter[3].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|altpll:clkpll
inclk[0] => pll_altpll:auto_generated.inclk[0]
inclk[1] => pll_altpll:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
clk[6] <= clk[6].DB_MAX_OUTPUT_PORT_TYPE
clk[7] <= clk[7].DB_MAX_OUTPUT_PORT_TYPE
clk[8] <= clk[8].DB_MAX_OUTPUT_PORT_TYPE
clk[9] <= clk[9].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll_altpll:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|xillydemo|altpll:clkpll|pll_altpll:auto_generated
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
clk[6] <= <GND>
clk[7] <= <GND>
clk[8] <= <GND>
clk[9] <= <GND>
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|xillydemo|xillybus:xillybus_ins
clk_125 => fixedclk_serdes.IN1
clk_50 => reconfig_clk.IN3
pcie_perstn => pcie_perstn.IN2
pcie_refclk => pcie_refclk.IN1
pcie_rx => pcie_rx.IN1
pcie_tx <= pcie_c4_1x:pcie.tx_out0
bus_clk <= pld_clk.DB_MAX_OUTPUT_PORT_TYPE
quiesce <= xillybus_core:xillybus_core_ins.quiesce_w
user_led[0] <= xillybus_core:xillybus_core_ins.user_led_w
user_led[1] <= xillybus_core:xillybus_core_ins.user_led_w
user_led[2] <= xillybus_core:xillybus_core_ins.user_led_w
user_led[3] <= xillybus_core:xillybus_core_ins.user_led_w
user_r_read_32_rden <= xillybus_core:xillybus_core_ins.user_r_read_32_rden_w
user_r_read_32_data[0] => user_r_read_32_data[0].IN1
user_r_read_32_data[1] => user_r_read_32_data[1].IN1
user_r_read_32_data[2] => user_r_read_32_data[2].IN1
user_r_read_32_data[3] => user_r_read_32_data[3].IN1
user_r_read_32_data[4] => user_r_read_32_data[4].IN1
user_r_read_32_data[5] => user_r_read_32_data[5].IN1
user_r_read_32_data[6] => user_r_read_32_data[6].IN1
user_r_read_32_data[7] => user_r_read_32_data[7].IN1
user_r_read_32_data[8] => user_r_read_32_data[8].IN1
user_r_read_32_data[9] => user_r_read_32_data[9].IN1
user_r_read_32_data[10] => user_r_read_32_data[10].IN1
user_r_read_32_data[11] => user_r_read_32_data[11].IN1
user_r_read_32_data[12] => user_r_read_32_data[12].IN1
user_r_read_32_data[13] => user_r_read_32_data[13].IN1
user_r_read_32_data[14] => user_r_read_32_data[14].IN1
user_r_read_32_data[15] => user_r_read_32_data[15].IN1
user_r_read_32_data[16] => user_r_read_32_data[16].IN1
user_r_read_32_data[17] => user_r_read_32_data[17].IN1
user_r_read_32_data[18] => user_r_read_32_data[18].IN1
user_r_read_32_data[19] => user_r_read_32_data[19].IN1
user_r_read_32_data[20] => user_r_read_32_data[20].IN1
user_r_read_32_data[21] => user_r_read_32_data[21].IN1
user_r_read_32_data[22] => user_r_read_32_data[22].IN1
user_r_read_32_data[23] => user_r_read_32_data[23].IN1
user_r_read_32_data[24] => user_r_read_32_data[24].IN1
user_r_read_32_data[25] => user_r_read_32_data[25].IN1
user_r_read_32_data[26] => user_r_read_32_data[26].IN1
user_r_read_32_data[27] => user_r_read_32_data[27].IN1
user_r_read_32_data[28] => user_r_read_32_data[28].IN1
user_r_read_32_data[29] => user_r_read_32_data[29].IN1
user_r_read_32_data[30] => user_r_read_32_data[30].IN1
user_r_read_32_data[31] => user_r_read_32_data[31].IN1
user_r_read_32_empty => user_r_read_32_empty.IN1
user_r_read_32_eof => user_r_read_32_eof.IN1
user_r_read_32_open <= xillybus_core:xillybus_core_ins.user_r_read_32_open_w
user_w_write_32_wren <= xillybus_core:xillybus_core_ins.user_w_write_32_wren_w
user_w_write_32_data[0] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[1] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[2] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[3] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[4] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[5] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[6] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[7] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[8] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[9] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[10] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[11] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[12] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[13] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[14] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[15] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[16] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[17] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[18] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[19] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[20] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[21] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[22] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[23] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[24] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[25] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[26] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[27] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[28] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[29] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[30] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_data[31] <= xillybus_core:xillybus_core_ins.user_w_write_32_data_w
user_w_write_32_full => user_w_write_32_full.IN1
user_w_write_32_open <= xillybus_core:xillybus_core_ins.user_w_write_32_open_w
user_r_read_8_rden <= xillybus_core:xillybus_core_ins.user_r_read_8_rden_w
user_r_read_8_data[0] => user_r_read_8_data[0].IN1
user_r_read_8_data[1] => user_r_read_8_data[1].IN1
user_r_read_8_data[2] => user_r_read_8_data[2].IN1
user_r_read_8_data[3] => user_r_read_8_data[3].IN1
user_r_read_8_data[4] => user_r_read_8_data[4].IN1
user_r_read_8_data[5] => user_r_read_8_data[5].IN1
user_r_read_8_data[6] => user_r_read_8_data[6].IN1
user_r_read_8_data[7] => user_r_read_8_data[7].IN1
user_r_read_8_empty => user_r_read_8_empty.IN1
user_r_read_8_eof => user_r_read_8_eof.IN1
user_r_read_8_open <= xillybus_core:xillybus_core_ins.user_r_read_8_open_w
user_w_write_8_wren <= xillybus_core:xillybus_core_ins.user_w_write_8_wren_w
user_w_write_8_data[0] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[1] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[2] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[3] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[4] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[5] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[6] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_data[7] <= xillybus_core:xillybus_core_ins.user_w_write_8_data_w
user_w_write_8_full => user_w_write_8_full.IN1
user_w_write_8_open <= xillybus_core:xillybus_core_ins.user_w_write_8_open_w
user_r_mem_8_rden <= xillybus_core:xillybus_core_ins.user_r_mem_8_rden_w
user_r_mem_8_data[0] => user_r_mem_8_data[0].IN1
user_r_mem_8_data[1] => user_r_mem_8_data[1].IN1
user_r_mem_8_data[2] => user_r_mem_8_data[2].IN1
user_r_mem_8_data[3] => user_r_mem_8_data[3].IN1
user_r_mem_8_data[4] => user_r_mem_8_data[4].IN1
user_r_mem_8_data[5] => user_r_mem_8_data[5].IN1
user_r_mem_8_data[6] => user_r_mem_8_data[6].IN1
user_r_mem_8_data[7] => user_r_mem_8_data[7].IN1
user_r_mem_8_empty => user_r_mem_8_empty.IN1
user_r_mem_8_eof => user_r_mem_8_eof.IN1
user_r_mem_8_open <= xillybus_core:xillybus_core_ins.user_r_mem_8_open_w
user_w_mem_8_wren <= xillybus_core:xillybus_core_ins.user_w_mem_8_wren_w
user_w_mem_8_data[0] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[1] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[2] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[3] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[4] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[5] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[6] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_data[7] <= xillybus_core:xillybus_core_ins.user_w_mem_8_data_w
user_w_mem_8_full => user_w_mem_8_full.IN1
user_w_mem_8_open <= xillybus_core:xillybus_core_ins.user_w_mem_8_open_w
user_mem_8_addr[0] <= xillybus_core:xillybus_core_ins.user_mem_8_addr_w
user_mem_8_addr[1] <= xillybus_core:xillybus_core_ins.user_mem_8_addr_w
user_mem_8_addr[2] <= xillybus_core:xillybus_core_ins.user_mem_8_addr_w
user_mem_8_addr[3] <= xillybus_core:xillybus_core_ins.user_mem_8_addr_w
user_mem_8_addr[4] <= xillybus_core:xillybus_core_ins.user_mem_8_addr_w
user_mem_8_addr_update <= xillybus_core:xillybus_core_ins.user_mem_8_addr_update_w


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie
app_int_sts => app_int_sts.IN1
app_msi_num[0] => app_msi_num[0].IN1
app_msi_num[1] => app_msi_num[1].IN1
app_msi_num[2] => app_msi_num[2].IN1
app_msi_num[3] => app_msi_num[3].IN1
app_msi_num[4] => app_msi_num[4].IN1
app_msi_req => app_msi_req.IN1
app_msi_tc[0] => app_msi_tc[0].IN1
app_msi_tc[1] => app_msi_tc[1].IN1
app_msi_tc[2] => app_msi_tc[2].IN1
busy_altgxb_reconfig => busy_altgxb_reconfig.IN1
cal_blk_clk => cal_blk_clk.IN1
cpl_err[0] => cpl_err[0].IN1
cpl_err[1] => cpl_err[1].IN1
cpl_err[2] => cpl_err[2].IN1
cpl_err[3] => cpl_err[3].IN1
cpl_err[4] => cpl_err[4].IN1
cpl_err[5] => cpl_err[5].IN1
cpl_err[6] => cpl_err[6].IN1
cpl_pending => cpl_pending.IN1
crst => crst.IN1
fixedclk_serdes => fixedclk_serdes.IN1
gxb_powerdown => gxb_powerdown_int.IN1
hpg_ctrler[0] => hpg_ctrler[0].IN1
hpg_ctrler[1] => hpg_ctrler[1].IN1
hpg_ctrler[2] => hpg_ctrler[2].IN1
hpg_ctrler[3] => hpg_ctrler[3].IN1
hpg_ctrler[4] => hpg_ctrler[4].IN1
lmi_addr[0] => lmi_addr[0].IN1
lmi_addr[1] => lmi_addr[1].IN1
lmi_addr[2] => lmi_addr[2].IN1
lmi_addr[3] => lmi_addr[3].IN1
lmi_addr[4] => lmi_addr[4].IN1
lmi_addr[5] => lmi_addr[5].IN1
lmi_addr[6] => lmi_addr[6].IN1
lmi_addr[7] => lmi_addr[7].IN1
lmi_addr[8] => lmi_addr[8].IN1
lmi_addr[9] => lmi_addr[9].IN1
lmi_addr[10] => lmi_addr[10].IN1
lmi_addr[11] => lmi_addr[11].IN1
lmi_din[0] => lmi_din[0].IN1
lmi_din[1] => lmi_din[1].IN1
lmi_din[2] => lmi_din[2].IN1
lmi_din[3] => lmi_din[3].IN1
lmi_din[4] => lmi_din[4].IN1
lmi_din[5] => lmi_din[5].IN1
lmi_din[6] => lmi_din[6].IN1
lmi_din[7] => lmi_din[7].IN1
lmi_din[8] => lmi_din[8].IN1
lmi_din[9] => lmi_din[9].IN1
lmi_din[10] => lmi_din[10].IN1
lmi_din[11] => lmi_din[11].IN1
lmi_din[12] => lmi_din[12].IN1
lmi_din[13] => lmi_din[13].IN1
lmi_din[14] => lmi_din[14].IN1
lmi_din[15] => lmi_din[15].IN1
lmi_din[16] => lmi_din[16].IN1
lmi_din[17] => lmi_din[17].IN1
lmi_din[18] => lmi_din[18].IN1
lmi_din[19] => lmi_din[19].IN1
lmi_din[20] => lmi_din[20].IN1
lmi_din[21] => lmi_din[21].IN1
lmi_din[22] => lmi_din[22].IN1
lmi_din[23] => lmi_din[23].IN1
lmi_din[24] => lmi_din[24].IN1
lmi_din[25] => lmi_din[25].IN1
lmi_din[26] => lmi_din[26].IN1
lmi_din[27] => lmi_din[27].IN1
lmi_din[28] => lmi_din[28].IN1
lmi_din[29] => lmi_din[29].IN1
lmi_din[30] => lmi_din[30].IN1
lmi_din[31] => lmi_din[31].IN1
lmi_rden => lmi_rden.IN1
lmi_wren => lmi_wren.IN1
npor => npor.IN2
pclk_in => ~NO_FANOUT~
pex_msi_num[0] => pex_msi_num[0].IN1
pex_msi_num[1] => pex_msi_num[1].IN1
pex_msi_num[2] => pex_msi_num[2].IN1
pex_msi_num[3] => pex_msi_num[3].IN1
pex_msi_num[4] => pex_msi_num[4].IN1
phystatus_ext => ~NO_FANOUT~
pipe_mode => ~NO_FANOUT~
pld_clk => pld_clk.IN2
pll_powerdown => pll_powerdown_int.IN1
pm_auxpwr => pm_auxpwr.IN1
pm_data[0] => pm_data[0].IN1
pm_data[1] => pm_data[1].IN1
pm_data[2] => pm_data[2].IN1
pm_data[3] => pm_data[3].IN1
pm_data[4] => pm_data[4].IN1
pm_data[5] => pm_data[5].IN1
pm_data[6] => pm_data[6].IN1
pm_data[7] => pm_data[7].IN1
pm_data[8] => pm_data[8].IN1
pm_data[9] => pm_data[9].IN1
pm_event => pm_event.IN1
pme_to_cr => pme_to_cr.IN1
reconfig_clk => reconfig_clk.IN1
reconfig_togxb[0] => reconfig_togxb[0].IN1
reconfig_togxb[1] => reconfig_togxb[1].IN1
reconfig_togxb[2] => reconfig_togxb[2].IN1
reconfig_togxb[3] => reconfig_togxb[3].IN1
refclk => refclk.IN1
rx_in0 => rx_in.IN1
rx_st_mask0 => rx_st_mask0.IN1
rx_st_ready0 => rx_st_ready0.IN1
rxdata0_ext[0] => ~NO_FANOUT~
rxdata0_ext[1] => ~NO_FANOUT~
rxdata0_ext[2] => ~NO_FANOUT~
rxdata0_ext[3] => ~NO_FANOUT~
rxdata0_ext[4] => ~NO_FANOUT~
rxdata0_ext[5] => ~NO_FANOUT~
rxdata0_ext[6] => ~NO_FANOUT~
rxdata0_ext[7] => ~NO_FANOUT~
rxdatak0_ext => ~NO_FANOUT~
rxelecidle0_ext => ~NO_FANOUT~
rxstatus0_ext[0] => ~NO_FANOUT~
rxstatus0_ext[1] => ~NO_FANOUT~
rxstatus0_ext[2] => ~NO_FANOUT~
rxvalid0_ext => ~NO_FANOUT~
srst => srst.IN1
test_in[0] => test_in[0].IN2
test_in[1] => test_in[1].IN2
test_in[2] => test_in[2].IN2
test_in[3] => test_in[3].IN2
test_in[4] => test_in[4].IN2
test_in[5] => test_in[5].IN2
test_in[6] => test_in[6].IN2
test_in[7] => test_in[7].IN2
test_in[8] => test_in[8].IN2
test_in[9] => test_in[9].IN2
test_in[10] => test_in[10].IN2
test_in[11] => test_in[11].IN2
test_in[12] => test_in[12].IN2
test_in[13] => test_in[13].IN2
test_in[14] => test_in[14].IN2
test_in[15] => test_in[15].IN2
test_in[16] => test_in[16].IN2
test_in[17] => test_in[17].IN2
test_in[18] => test_in[18].IN2
test_in[19] => test_in[19].IN2
test_in[20] => test_in[20].IN2
test_in[21] => test_in[21].IN2
test_in[22] => test_in[22].IN2
test_in[23] => test_in[23].IN2
test_in[24] => test_in[24].IN2
test_in[25] => test_in[25].IN2
test_in[26] => test_in[26].IN2
test_in[27] => test_in[27].IN2
test_in[28] => test_in[28].IN2
test_in[29] => test_in[29].IN2
test_in[30] => test_in[30].IN2
test_in[31] => test_in[31].IN2
test_in[32] => test_in[32].IN2
test_in[33] => test_in[33].IN2
test_in[34] => test_in[34].IN2
test_in[35] => test_in[35].IN2
test_in[36] => test_in[36].IN2
test_in[37] => test_in[37].IN2
test_in[38] => test_in[38].IN2
test_in[39] => test_in[39].IN2
tx_st_data0[0] => tx_st_data0[0].IN1
tx_st_data0[1] => tx_st_data0[1].IN1
tx_st_data0[2] => tx_st_data0[2].IN1
tx_st_data0[3] => tx_st_data0[3].IN1
tx_st_data0[4] => tx_st_data0[4].IN1
tx_st_data0[5] => tx_st_data0[5].IN1
tx_st_data0[6] => tx_st_data0[6].IN1
tx_st_data0[7] => tx_st_data0[7].IN1
tx_st_data0[8] => tx_st_data0[8].IN1
tx_st_data0[9] => tx_st_data0[9].IN1
tx_st_data0[10] => tx_st_data0[10].IN1
tx_st_data0[11] => tx_st_data0[11].IN1
tx_st_data0[12] => tx_st_data0[12].IN1
tx_st_data0[13] => tx_st_data0[13].IN1
tx_st_data0[14] => tx_st_data0[14].IN1
tx_st_data0[15] => tx_st_data0[15].IN1
tx_st_data0[16] => tx_st_data0[16].IN1
tx_st_data0[17] => tx_st_data0[17].IN1
tx_st_data0[18] => tx_st_data0[18].IN1
tx_st_data0[19] => tx_st_data0[19].IN1
tx_st_data0[20] => tx_st_data0[20].IN1
tx_st_data0[21] => tx_st_data0[21].IN1
tx_st_data0[22] => tx_st_data0[22].IN1
tx_st_data0[23] => tx_st_data0[23].IN1
tx_st_data0[24] => tx_st_data0[24].IN1
tx_st_data0[25] => tx_st_data0[25].IN1
tx_st_data0[26] => tx_st_data0[26].IN1
tx_st_data0[27] => tx_st_data0[27].IN1
tx_st_data0[28] => tx_st_data0[28].IN1
tx_st_data0[29] => tx_st_data0[29].IN1
tx_st_data0[30] => tx_st_data0[30].IN1
tx_st_data0[31] => tx_st_data0[31].IN1
tx_st_data0[32] => tx_st_data0[32].IN1
tx_st_data0[33] => tx_st_data0[33].IN1
tx_st_data0[34] => tx_st_data0[34].IN1
tx_st_data0[35] => tx_st_data0[35].IN1
tx_st_data0[36] => tx_st_data0[36].IN1
tx_st_data0[37] => tx_st_data0[37].IN1
tx_st_data0[38] => tx_st_data0[38].IN1
tx_st_data0[39] => tx_st_data0[39].IN1
tx_st_data0[40] => tx_st_data0[40].IN1
tx_st_data0[41] => tx_st_data0[41].IN1
tx_st_data0[42] => tx_st_data0[42].IN1
tx_st_data0[43] => tx_st_data0[43].IN1
tx_st_data0[44] => tx_st_data0[44].IN1
tx_st_data0[45] => tx_st_data0[45].IN1
tx_st_data0[46] => tx_st_data0[46].IN1
tx_st_data0[47] => tx_st_data0[47].IN1
tx_st_data0[48] => tx_st_data0[48].IN1
tx_st_data0[49] => tx_st_data0[49].IN1
tx_st_data0[50] => tx_st_data0[50].IN1
tx_st_data0[51] => tx_st_data0[51].IN1
tx_st_data0[52] => tx_st_data0[52].IN1
tx_st_data0[53] => tx_st_data0[53].IN1
tx_st_data0[54] => tx_st_data0[54].IN1
tx_st_data0[55] => tx_st_data0[55].IN1
tx_st_data0[56] => tx_st_data0[56].IN1
tx_st_data0[57] => tx_st_data0[57].IN1
tx_st_data0[58] => tx_st_data0[58].IN1
tx_st_data0[59] => tx_st_data0[59].IN1
tx_st_data0[60] => tx_st_data0[60].IN1
tx_st_data0[61] => tx_st_data0[61].IN1
tx_st_data0[62] => tx_st_data0[62].IN1
tx_st_data0[63] => tx_st_data0[63].IN1
tx_st_eop0 => tx_st_eop0.IN1
tx_st_err0 => tx_st_err0.IN1
tx_st_sop0 => tx_st_sop0.IN1
tx_st_valid0 => tx_st_valid0.IN1
app_clk <= pld_clk.DB_MAX_OUTPUT_PORT_TYPE
app_int_ack <= pcie_c4_1x_core:wrapper.app_int_ack
app_msi_ack <= pcie_c4_1x_core:wrapper.app_msi_ack
clk250_out <= <GND>
clk500_out <= <GND>
core_clk_out <= pcie_c4_1x_core:wrapper.core_clk_out
derr_cor_ext_rcv0 <= pcie_c4_1x_core:wrapper.derr_cor_ext_rcv0
derr_cor_ext_rpl <= pcie_c4_1x_core:wrapper.derr_cor_ext_rpl
derr_rpl <= pcie_c4_1x_core:wrapper.derr_rpl
dlup_exit <= pcie_c4_1x_core:wrapper.dlup_exit
hotrst_exit <= pcie_c4_1x_core:wrapper.hotrst_exit
ko_cpl_spc_vc0[0] <= <GND>
ko_cpl_spc_vc0[1] <= <GND>
ko_cpl_spc_vc0[2] <= <VCC>
ko_cpl_spc_vc0[3] <= <VCC>
ko_cpl_spc_vc0[4] <= <VCC>
ko_cpl_spc_vc0[5] <= <GND>
ko_cpl_spc_vc0[6] <= <GND>
ko_cpl_spc_vc0[7] <= <GND>
ko_cpl_spc_vc0[8] <= <GND>
ko_cpl_spc_vc0[9] <= <GND>
ko_cpl_spc_vc0[10] <= <GND>
ko_cpl_spc_vc0[11] <= <GND>
ko_cpl_spc_vc0[12] <= <VCC>
ko_cpl_spc_vc0[13] <= <VCC>
ko_cpl_spc_vc0[14] <= <VCC>
ko_cpl_spc_vc0[15] <= <GND>
ko_cpl_spc_vc0[16] <= <GND>
ko_cpl_spc_vc0[17] <= <GND>
ko_cpl_spc_vc0[18] <= <GND>
ko_cpl_spc_vc0[19] <= <GND>
l2_exit <= pcie_c4_1x_core:wrapper.l2_exit
lane_act[0] <= pcie_c4_1x_core:wrapper.lane_act
lane_act[1] <= pcie_c4_1x_core:wrapper.lane_act
lane_act[2] <= pcie_c4_1x_core:wrapper.lane_act
lane_act[3] <= pcie_c4_1x_core:wrapper.lane_act
lmi_ack <= pcie_c4_1x_core:wrapper.lmi_ack
lmi_dout[0] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[1] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[2] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[3] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[4] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[5] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[6] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[7] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[8] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[9] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[10] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[11] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[12] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[13] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[14] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[15] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[16] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[17] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[18] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[19] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[20] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[21] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[22] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[23] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[24] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[25] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[26] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[27] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[28] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[29] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[30] <= pcie_c4_1x_core:wrapper.lmi_dout
lmi_dout[31] <= pcie_c4_1x_core:wrapper.lmi_dout
ltssm[0] <= ltssm[0].DB_MAX_OUTPUT_PORT_TYPE
ltssm[1] <= ltssm[1].DB_MAX_OUTPUT_PORT_TYPE
ltssm[2] <= ltssm[2].DB_MAX_OUTPUT_PORT_TYPE
ltssm[3] <= ltssm[3].DB_MAX_OUTPUT_PORT_TYPE
ltssm[4] <= ltssm[4].DB_MAX_OUTPUT_PORT_TYPE
pme_to_sr <= pcie_c4_1x_core:wrapper.pme_to_sr
powerdown_ext[0] <= <GND>
powerdown_ext[1] <= <GND>
r2c_err0 <= pcie_c4_1x_core:wrapper.r2c_err0
rate_ext <= <GND>
rc_pll_locked <= rc_pll_locked.DB_MAX_OUTPUT_PORT_TYPE
rc_rx_digitalreset <= pcie_c4_1x_core:wrapper.rc_rx_digitalreset
reconfig_fromgxb[0] <= pcie_c4_1x_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[1] <= pcie_c4_1x_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[2] <= pcie_c4_1x_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[3] <= pcie_c4_1x_serdes:serdes.reconfig_fromgxb
reconfig_fromgxb[4] <= pcie_c4_1x_serdes:serdes.reconfig_fromgxb
reset_status <= pcie_c4_1x_core:wrapper.reset_status
rx_fifo_empty0 <= pcie_c4_1x_core:wrapper.rx_fifo_empty0
rx_fifo_full0 <= pcie_c4_1x_core:wrapper.rx_fifo_full0
rx_st_bardec0[0] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[1] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[2] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[3] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[4] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[5] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[6] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_bardec0[7] <= pcie_c4_1x_core:wrapper.rx_st_bardec0
rx_st_be0[0] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[1] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[2] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[3] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[4] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[5] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[6] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_be0[7] <= pcie_c4_1x_core:wrapper.rx_st_be0
rx_st_data0[0] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[1] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[2] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[3] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[4] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[5] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[6] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[7] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[8] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[9] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[10] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[11] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[12] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[13] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[14] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[15] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[16] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[17] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[18] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[19] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[20] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[21] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[22] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[23] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[24] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[25] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[26] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[27] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[28] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[29] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[30] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[31] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[32] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[33] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[34] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[35] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[36] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[37] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[38] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[39] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[40] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[41] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[42] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[43] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[44] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[45] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[46] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[47] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[48] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[49] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[50] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[51] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[52] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[53] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[54] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[55] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[56] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[57] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[58] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[59] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[60] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[61] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[62] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_data0[63] <= pcie_c4_1x_core:wrapper.rx_st_data0
rx_st_eop0 <= pcie_c4_1x_core:wrapper.rx_st_eop0
rx_st_err0 <= pcie_c4_1x_core:wrapper.rx_st_err0
rx_st_sop0 <= pcie_c4_1x_core:wrapper.rx_st_sop0
rx_st_valid0 <= pcie_c4_1x_core:wrapper.rx_st_valid0
rxpolarity0_ext <= <GND>
suc_spd_neg <= pcie_c4_1x_core:wrapper.suc_spd_neg
tl_cfg_add[0] <= pcie_c4_1x_core:wrapper.tl_cfg_add
tl_cfg_add[1] <= pcie_c4_1x_core:wrapper.tl_cfg_add
tl_cfg_add[2] <= pcie_c4_1x_core:wrapper.tl_cfg_add
tl_cfg_add[3] <= pcie_c4_1x_core:wrapper.tl_cfg_add
tl_cfg_ctl[0] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[1] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[2] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[3] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[4] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[5] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[6] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[7] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[8] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[9] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[10] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[11] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[12] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[13] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[14] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[15] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[16] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[17] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[18] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[19] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[20] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[21] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[22] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[23] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[24] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[25] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[26] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[27] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[28] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[29] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[30] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl[31] <= pcie_c4_1x_core:wrapper.tl_cfg_ctl
tl_cfg_ctl_wr <= pcie_c4_1x_core:wrapper.tl_cfg_ctl_wr
tl_cfg_sts[0] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[1] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[2] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[3] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[4] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[5] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[6] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[7] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[8] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[9] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[10] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[11] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[12] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[13] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[14] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[15] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[16] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[17] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[18] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[19] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[20] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[21] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[22] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[23] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[24] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[25] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[26] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[27] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[28] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[29] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[30] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[31] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[32] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[33] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[34] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[35] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[36] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[37] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[38] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[39] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[40] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[41] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[42] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[43] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[44] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[45] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[46] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[47] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[48] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[49] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[50] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[51] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts[52] <= pcie_c4_1x_core:wrapper.tl_cfg_sts
tl_cfg_sts_wr <= pcie_c4_1x_core:wrapper.tl_cfg_sts_wr
tx_cred0[0] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[1] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[2] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[3] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[4] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[5] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[6] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[7] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[8] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[9] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[10] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[11] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[12] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[13] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[14] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[15] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[16] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[17] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[18] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[19] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[20] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[21] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[22] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[23] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[24] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[25] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[26] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[27] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[28] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[29] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[30] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[31] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[32] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[33] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[34] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_cred0[35] <= pcie_c4_1x_core:wrapper.tx_cred0
tx_fifo_empty0 <= pcie_c4_1x_core:wrapper.tx_fifo_empty0
tx_fifo_full0 <= pcie_c4_1x_core:wrapper.tx_fifo_full0
tx_fifo_rdptr0[0] <= pcie_c4_1x_core:wrapper.tx_fifo_rdptr0
tx_fifo_rdptr0[1] <= pcie_c4_1x_core:wrapper.tx_fifo_rdptr0
tx_fifo_rdptr0[2] <= pcie_c4_1x_core:wrapper.tx_fifo_rdptr0
tx_fifo_rdptr0[3] <= pcie_c4_1x_core:wrapper.tx_fifo_rdptr0
tx_fifo_wrptr0[0] <= pcie_c4_1x_core:wrapper.tx_fifo_wrptr0
tx_fifo_wrptr0[1] <= pcie_c4_1x_core:wrapper.tx_fifo_wrptr0
tx_fifo_wrptr0[2] <= pcie_c4_1x_core:wrapper.tx_fifo_wrptr0
tx_fifo_wrptr0[3] <= pcie_c4_1x_core:wrapper.tx_fifo_wrptr0
tx_out0 <= pcie_c4_1x_serdes:serdes.tx_dataout
tx_st_ready0 <= pcie_c4_1x_core:wrapper.tx_st_ready0
txcompl0_ext <= <GND>
txdata0_ext[0] <= <GND>
txdata0_ext[1] <= <GND>
txdata0_ext[2] <= <GND>
txdata0_ext[3] <= <GND>
txdata0_ext[4] <= <GND>
txdata0_ext[5] <= <GND>
txdata0_ext[6] <= <GND>
txdata0_ext[7] <= <GND>
txdatak0_ext <= <GND>
txdetectrx_ext <= <GND>
txelecidle0_ext <= <GND>


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes
cal_blk_clk => cal_blk_clk.IN1
fixedclk => fixedclk.IN1
gxb_powerdown[0] => gxb_powerdown[0].IN1
pipe8b10binvpolarity[0] => pipe8b10binvpolarity[0].IN1
pll_areset[0] => pll_areset[0].IN1
pll_inclk[0] => pll_inclk[0].IN1
powerdn[0] => powerdn[0].IN1
powerdn[1] => powerdn[1].IN1
reconfig_clk => reconfig_clk.IN1
reconfig_togxb[0] => reconfig_togxb[0].IN1
reconfig_togxb[1] => reconfig_togxb[1].IN1
reconfig_togxb[2] => reconfig_togxb[2].IN1
reconfig_togxb[3] => reconfig_togxb[3].IN1
rx_analogreset[0] => rx_analogreset[0].IN1
rx_datain[0] => rx_datain[0].IN1
rx_digitalreset[0] => rx_digitalreset[0].IN1
rx_elecidleinfersel[0] => rx_elecidleinfersel[0].IN1
rx_elecidleinfersel[1] => rx_elecidleinfersel[1].IN1
rx_elecidleinfersel[2] => rx_elecidleinfersel[2].IN1
tx_ctrlenable[0] => tx_ctrlenable[0].IN1
tx_datain[0] => tx_datain[0].IN1
tx_datain[1] => tx_datain[1].IN1
tx_datain[2] => tx_datain[2].IN1
tx_datain[3] => tx_datain[3].IN1
tx_datain[4] => tx_datain[4].IN1
tx_datain[5] => tx_datain[5].IN1
tx_datain[6] => tx_datain[6].IN1
tx_datain[7] => tx_datain[7].IN1
tx_detectrxloop[0] => tx_detectrxloop[0].IN1
tx_digitalreset[0] => tx_digitalreset[0].IN1
tx_forcedispcompliance[0] => tx_forcedispcompliance[0].IN1
tx_forceelecidle[0] => tx_forceelecidle[0].IN1
hip_tx_clkout[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.hip_tx_clkout
pipedatavalid[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipedatavalid
pipeelecidle[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipeelecidle
pipephydonestatus[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipephydonestatus
pipestatus[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipestatus
pipestatus[1] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipestatus
pipestatus[2] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pipestatus
pll_locked[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.pll_locked
reconfig_fromgxb[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.reconfig_fromgxb
reconfig_fromgxb[1] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.reconfig_fromgxb
reconfig_fromgxb[2] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.reconfig_fromgxb
reconfig_fromgxb[3] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.reconfig_fromgxb
reconfig_fromgxb[4] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.reconfig_fromgxb
rx_ctrldetect[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_ctrldetect
rx_dataout[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[1] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[2] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[3] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[4] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[5] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[6] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_dataout[7] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_dataout
rx_freqlocked[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_freqlocked
rx_patterndetect[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_patterndetect
rx_syncstatus[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.rx_syncstatus
tx_clkout[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.tx_clkout
tx_dataout[0] <= pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component.tx_dataout


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component
cal_blk_clk => cal_blk0.CLK
fixedclk => fixedclk_to_cmu.IN1
fixedclk => fixedclk_div[0].CLK
fixedclk => reconfig_togxb_busy_reg[0].CLK
fixedclk => reconfig_togxb_busy_reg[1].CLK
gxb_powerdown[0] => cent_unit0.QUADRESET
hip_tx_clkout[0] <= transmit_pcs0.HIP_CLKOUT
pipe8b10binvpolarity[0] => receive_pcs0.HIP_8B10B_INV_POLARITY
pipedatavalid[0] <= receive_pcs0.HIP_DATA_VALID
pipeelecidle[0] <= receive_pcs0.HIP_ELEC_IDLE
pipephydonestatus[0] <= receive_pcs0.HIP_PHY_DONE_STATUS
pipestatus[0] <= receive_pcs0.HIP_STATUS
pipestatus[1] <= receive_pcs0.HIP_STATUS1
pipestatus[2] <= receive_pcs0.HIP_STATUS2
pll_areset[0] => pll_areset[0].IN1
pll_inclk[0] => pll_inclk[0].IN1
pll_locked[0] <= altpll:pll0.locked
powerdn[0] => receive_pcs0.HIP_POWER_DOWN
powerdn[0] => transmit_pcs0.HIP_POWERN_DN
powerdn[1] => receive_pcs0.HIP_POWER_DOWN1
powerdn[1] => transmit_pcs0.HIP_POWERN_DN1
reconfig_clk => cent_unit0.DPRIOCLK
reconfig_fromgxb[0] <= cent_unit0.DPRIOOUT
reconfig_fromgxb[1] <= <GND>
reconfig_fromgxb[2] <= <GND>
reconfig_fromgxb[3] <= <GND>
reconfig_fromgxb[4] <= <GND>
reconfig_togxb[0] => cent_unit0.DPRIOIN
reconfig_togxb[1] => cent_unit0.DPRIODISABLE
reconfig_togxb[2] => cent_unit0.DPRIOLOAD
reconfig_togxb[3] => reconfig_togxb_busy_reg[0].DATAIN
reconfig_togxb[3] => rx_analogreset_in[0].IN0
rx_analogreset[0] => rx_analogreset_in[0].IN1
rx_analogreset[0] => rx_freqlocked.IN0
rx_ctrldetect[0] <= receive_pcs0.HIP_DATA_OUT8
rx_datain[0] => receive_pma0.DATAIN
rx_dataout[0] <= receive_pcs0.HIP_DATA_OUT
rx_dataout[1] <= receive_pcs0.HIP_DATA_OUT1
rx_dataout[2] <= receive_pcs0.HIP_DATA_OUT2
rx_dataout[3] <= receive_pcs0.HIP_DATA_OUT3
rx_dataout[4] <= receive_pcs0.HIP_DATA_OUT4
rx_dataout[5] <= receive_pcs0.HIP_DATA_OUT5
rx_dataout[6] <= receive_pcs0.HIP_DATA_OUT6
rx_dataout[7] <= receive_pcs0.HIP_DATA_OUT7
rx_digitalreset[0] => cent_unit0.RXDIGITALRESET
rx_elecidleinfersel[0] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL
rx_elecidleinfersel[1] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL1
rx_elecidleinfersel[2] => transmit_pcs0.HIP_ELEC_IDLE_INFER_SEL2
rx_freqlocked[0] <= rx_freqlocked.DB_MAX_OUTPUT_PORT_TYPE
rx_patterndetect[0] <= <GND>
rx_syncstatus[0] <= <GND>
tx_clkout[0] <= transmit_pcs0.CLK
tx_ctrlenable[0] => transmit_pcs0.HIP_DATA_IN8
tx_datain[0] => transmit_pcs0.HIP_DATA_IN
tx_datain[1] => transmit_pcs0.HIP_DATA_IN1
tx_datain[2] => transmit_pcs0.HIP_DATA_IN2
tx_datain[3] => transmit_pcs0.HIP_DATA_IN3
tx_datain[4] => transmit_pcs0.HIP_DATA_IN4
tx_datain[5] => transmit_pcs0.HIP_DATA_IN5
tx_datain[6] => transmit_pcs0.HIP_DATA_IN6
tx_datain[7] => transmit_pcs0.HIP_DATA_IN7
tx_dataout[0] <= transmit_pma0.DATAOUT
tx_detectrxloop[0] => transmit_pcs0.HIP_DETECT_RX_LOOP
tx_digitalreset[0] => cent_unit0.TXDIGITALRESET
tx_forcedispcompliance[0] => transmit_pcs0.HIP_DATA_IN9
tx_forceelecidle[0] => transmit_pcs0.HIP_FORCE_ELEC_IDLE


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0
inclk[0] => altpll_nn81:auto_generated.inclk[0]
inclk[1] => altpll_nn81:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => altpll_nn81:auto_generated.areset
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= altpll_nn81:auto_generated.locked
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= altpll_nn81:auto_generated.fref
icdrclk <= altpll_nn81:auto_generated.icdrclk


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_serdes:serdes|pcie_c4_1x_serdes_alt_c3gxb_7cf8:pcie_c4_1x_serdes_alt_c3gxb_7cf8_component|altpll:pll0|altpll_nn81:auto_generated
areset => pll1.ARESET
clk[0] <= pll1.CLK
clk[1] <= pll1.CLK1
clk[2] <= pll1.CLK2
clk[3] <= pll1.CLK3
clk[4] <= pll1.CLK4
clk[5] <= <GND>
fref <= pll1.O_PFD_CLOCK
icdrclk <= pll1.O_VCO_POST_SCALE_CLOCK
inclk[0] => pll1.CLK
inclk[1] => pll1.CLK1
locked <= pll1.LOCKED


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|altpcie_rs_serdes:rs_serdes
pld_clk => sd_state[0].CLK
pld_clk => sd_state[1].CLK
pld_clk => rx_sd_idl_cnt[0].CLK
pld_clk => rx_sd_idl_cnt[1].CLK
pld_clk => rx_sd_idl_cnt[2].CLK
pld_clk => rx_sd_idl_cnt[3].CLK
pld_clk => rx_sd_idl_cnt[4].CLK
pld_clk => rx_sd_idl_cnt[5].CLK
pld_clk => rx_sd_idl_cnt[6].CLK
pld_clk => rx_sd_idl_cnt[7].CLK
pld_clk => rx_sd_idl_cnt[8].CLK
pld_clk => rx_sd_idl_cnt[9].CLK
pld_clk => rx_sd_idl_cnt[10].CLK
pld_clk => rx_sd_idl_cnt[11].CLK
pld_clk => rx_sd_idl_cnt[12].CLK
pld_clk => rx_sd_idl_cnt[13].CLK
pld_clk => rx_sd_idl_cnt[14].CLK
pld_clk => rx_sd_idl_cnt[15].CLK
pld_clk => rx_sd_idl_cnt[16].CLK
pld_clk => rx_sd_idl_cnt[17].CLK
pld_clk => rx_sd_idl_cnt[18].CLK
pld_clk => rx_sd_idl_cnt[19].CLK
pld_clk => rx_sd_strb1[0].CLK
pld_clk => rx_sd_strb1[1].CLK
pld_clk => rx_sd_strb1[2].CLK
pld_clk => rx_sd_strb1[3].CLK
pld_clk => rx_sd_strb1[4].CLK
pld_clk => rx_sd_strb1[5].CLK
pld_clk => rx_sd_strb1[6].CLK
pld_clk => rx_sd_strb1[7].CLK
pld_clk => rx_sd_strb0[0].CLK
pld_clk => rx_sd_strb0[1].CLK
pld_clk => rx_sd_strb0[2].CLK
pld_clk => rx_sd_strb0[3].CLK
pld_clk => rx_sd_strb0[4].CLK
pld_clk => rx_sd_strb0[5].CLK
pld_clk => rx_sd_strb0[6].CLK
pld_clk => rx_sd_strb0[7].CLK
pld_clk => ltssm_detect.CLK
pld_clk => pll_locked_stable.CLK
pld_clk => pll_locked_cnt[0].CLK
pld_clk => pll_locked_cnt[1].CLK
pld_clk => pll_locked_cnt[2].CLK
pld_clk => pll_locked_cnt[3].CLK
pld_clk => pll_locked_cnt[4].CLK
pld_clk => pll_locked_cnt[5].CLK
pld_clk => pll_locked_cnt[6].CLK
pld_clk => busy_altgxb_reconfig_r[0].CLK
pld_clk => busy_altgxb_reconfig_r[1].CLK
pld_clk => rx_pll_locked_sync_r[0].CLK
pld_clk => rx_pll_locked_sync_r[1].CLK
pld_clk => rx_pll_locked_sync_r[2].CLK
pld_clk => rx_pll_locked_sync_r[3].CLK
pld_clk => rx_pll_locked_sync_r[4].CLK
pld_clk => rx_pll_locked_sync_r[5].CLK
pld_clk => rx_pll_locked_sync_r[6].CLK
pld_clk => rx_pll_locked_sync_r[7].CLK
pld_clk => rx_pll_freq_locked_sync_r.CLK
pld_clk => rx_pll_freq_locked_cnt[0].CLK
pld_clk => rx_pll_freq_locked_cnt[1].CLK
pld_clk => rx_pll_freq_locked_cnt[2].CLK
pld_clk => ld_ws_tmr_short.CLK
pld_clk => ld_ws_tmr.CLK
pld_clk => ws_tmr_eq_0.CLK
pld_clk => waitstate_timer[0].CLK
pld_clk => waitstate_timer[1].CLK
pld_clk => waitstate_timer[2].CLK
pld_clk => waitstate_timer[3].CLK
pld_clk => waitstate_timer[4].CLK
pld_clk => waitstate_timer[5].CLK
pld_clk => waitstate_timer[6].CLK
pld_clk => waitstate_timer[7].CLK
pld_clk => waitstate_timer[8].CLK
pld_clk => waitstate_timer[9].CLK
pld_clk => waitstate_timer[10].CLK
pld_clk => waitstate_timer[11].CLK
pld_clk => waitstate_timer[12].CLK
pld_clk => waitstate_timer[13].CLK
pld_clk => waitstate_timer[14].CLK
pld_clk => waitstate_timer[15].CLK
pld_clk => waitstate_timer[16].CLK
pld_clk => waitstate_timer[17].CLK
pld_clk => waitstate_timer[18].CLK
pld_clk => waitstate_timer[19].CLK
pld_clk => rxdigitalreset_r.CLK
pld_clk => rxanalogreset_r.CLK
pld_clk => txdigitalreset_r.CLK
pld_clk => rx_signaldetect_rrr[7].CLK
pld_clk => rx_signaldetect_rr[7].CLK
pld_clk => rx_signaldetect_r[7].CLK
pld_clk => rx_pll_locked_rrr[7].CLK
pld_clk => rx_pll_locked_rr[7].CLK
pld_clk => rx_pll_locked_r[7].CLK
pld_clk => rx_signaldetect_rrr[6].CLK
pld_clk => rx_signaldetect_rr[6].CLK
pld_clk => rx_signaldetect_r[6].CLK
pld_clk => rx_pll_locked_rrr[6].CLK
pld_clk => rx_pll_locked_rr[6].CLK
pld_clk => rx_pll_locked_r[6].CLK
pld_clk => rx_signaldetect_rrr[5].CLK
pld_clk => rx_signaldetect_rr[5].CLK
pld_clk => rx_signaldetect_r[5].CLK
pld_clk => rx_pll_locked_rrr[5].CLK
pld_clk => rx_pll_locked_rr[5].CLK
pld_clk => rx_pll_locked_r[5].CLK
pld_clk => rx_signaldetect_rrr[4].CLK
pld_clk => rx_signaldetect_rr[4].CLK
pld_clk => rx_signaldetect_r[4].CLK
pld_clk => rx_pll_locked_rrr[4].CLK
pld_clk => rx_pll_locked_rr[4].CLK
pld_clk => rx_pll_locked_r[4].CLK
pld_clk => rx_signaldetect_rrr[3].CLK
pld_clk => rx_signaldetect_rr[3].CLK
pld_clk => rx_signaldetect_r[3].CLK
pld_clk => rx_pll_locked_rrr[3].CLK
pld_clk => rx_pll_locked_rr[3].CLK
pld_clk => rx_pll_locked_r[3].CLK
pld_clk => rx_signaldetect_rrr[2].CLK
pld_clk => rx_signaldetect_rr[2].CLK
pld_clk => rx_signaldetect_r[2].CLK
pld_clk => rx_pll_locked_rrr[2].CLK
pld_clk => rx_pll_locked_rr[2].CLK
pld_clk => rx_pll_locked_r[2].CLK
pld_clk => rx_signaldetect_rrr[1].CLK
pld_clk => rx_signaldetect_rr[1].CLK
pld_clk => rx_signaldetect_r[1].CLK
pld_clk => rx_pll_locked_rrr[1].CLK
pld_clk => rx_pll_locked_rr[1].CLK
pld_clk => rx_pll_locked_r[1].CLK
pld_clk => rx_signaldetect_rrr[0].CLK
pld_clk => rx_signaldetect_rr[0].CLK
pld_clk => rx_signaldetect_r[0].CLK
pld_clk => rx_pll_locked_rrr[0].CLK
pld_clk => rx_pll_locked_rr[0].CLK
pld_clk => rx_pll_locked_r[0].CLK
pld_clk => ltssm_r[0].CLK
pld_clk => ltssm_r[1].CLK
pld_clk => ltssm_r[2].CLK
pld_clk => ltssm_r[3].CLK
pld_clk => ltssm_r[4].CLK
pld_clk => rx_pll_freq_locked_r[0].CLK
pld_clk => rx_pll_freq_locked_r[1].CLK
pld_clk => rx_pll_freq_locked_r[2].CLK
pld_clk => pll_locked_r[0].CLK
pld_clk => pll_locked_r[1].CLK
pld_clk => pll_locked_r[2].CLK
pld_clk => arst_r[0].CLK
pld_clk => arst_r[1].CLK
pld_clk => arst_r[2].CLK
pld_clk => serdes_rst_state~1.DATAIN
test_in[0] => waitstate_timer.OUTPUTSELECT
test_in[0] => waitstate_timer.OUTPUTSELECT
test_in[0] => always12.IN1
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[0] => waitstate_timer.DATAB
test_in[1] => ~NO_FANOUT~
test_in[2] => ~NO_FANOUT~
test_in[3] => ~NO_FANOUT~
test_in[4] => ~NO_FANOUT~
test_in[5] => ~NO_FANOUT~
test_in[6] => ~NO_FANOUT~
test_in[7] => ~NO_FANOUT~
test_in[8] => ~NO_FANOUT~
test_in[9] => ~NO_FANOUT~
test_in[10] => ~NO_FANOUT~
test_in[11] => ~NO_FANOUT~
test_in[12] => ~NO_FANOUT~
test_in[13] => ~NO_FANOUT~
test_in[14] => ~NO_FANOUT~
test_in[15] => ~NO_FANOUT~
test_in[16] => ~NO_FANOUT~
test_in[17] => ~NO_FANOUT~
test_in[18] => ~NO_FANOUT~
test_in[19] => ~NO_FANOUT~
test_in[20] => ~NO_FANOUT~
test_in[21] => ~NO_FANOUT~
test_in[22] => ~NO_FANOUT~
test_in[23] => ~NO_FANOUT~
test_in[24] => ~NO_FANOUT~
test_in[25] => ~NO_FANOUT~
test_in[26] => ~NO_FANOUT~
test_in[27] => ~NO_FANOUT~
test_in[28] => ~NO_FANOUT~
test_in[29] => ~NO_FANOUT~
test_in[30] => ~NO_FANOUT~
test_in[31] => ~NO_FANOUT~
test_in[32] => rst_rxpcs_sd.IN0
test_in[33] => ~NO_FANOUT~
test_in[34] => ~NO_FANOUT~
test_in[35] => ~NO_FANOUT~
test_in[36] => ~NO_FANOUT~
test_in[37] => ~NO_FANOUT~
test_in[38] => ~NO_FANOUT~
test_in[39] => ~NO_FANOUT~
ltssm[0] => ltssm_r[0].DATAIN
ltssm[1] => ltssm_r[1].DATAIN
ltssm[2] => ltssm_r[2].DATAIN
ltssm[3] => ltssm_r[3].DATAIN
ltssm[4] => ltssm_r[4].DATAIN
npor => arst_r[0].PRESET
npor => arst_r[1].PRESET
npor => arst_r[2].PRESET
pll_locked => pll_locked_r[0].DATAIN
busy_altgxb_reconfig => busy_altgxb_reconfig_r[0].DATAIN
rx_pll_locked[0] => rx_pll_locked_r[0].DATAIN
rx_pll_locked[1] => rx_pll_locked_r[1].DATAIN
rx_pll_locked[2] => rx_pll_locked_r[2].DATAIN
rx_pll_locked[3] => rx_pll_locked_r[3].DATAIN
rx_pll_locked[4] => rx_pll_locked_r[4].DATAIN
rx_pll_locked[5] => rx_pll_locked_r[5].DATAIN
rx_pll_locked[6] => rx_pll_locked_r[6].DATAIN
rx_pll_locked[7] => rx_pll_locked_r[7].DATAIN
rx_freqlocked[0] => rx_pll_freq_locked.IN1
rx_freqlocked[1] => rx_pll_freq_locked.IN1
rx_freqlocked[2] => rx_pll_freq_locked.IN1
rx_freqlocked[3] => rx_pll_freq_locked.IN1
rx_freqlocked[4] => rx_pll_freq_locked.IN1
rx_freqlocked[5] => rx_pll_freq_locked.IN1
rx_freqlocked[6] => rx_pll_freq_locked.IN1
rx_freqlocked[7] => rx_pll_freq_locked.IN1
rx_signaldetect[0] => rx_signaldetect_r[0].DATAIN
rx_signaldetect[1] => rx_signaldetect_r[1].DATAIN
rx_signaldetect[2] => rx_signaldetect_r[2].DATAIN
rx_signaldetect[3] => rx_signaldetect_r[3].DATAIN
rx_signaldetect[4] => rx_signaldetect_r[4].DATAIN
rx_signaldetect[5] => rx_signaldetect_r[5].DATAIN
rx_signaldetect[6] => rx_signaldetect_r[6].DATAIN
rx_signaldetect[7] => rx_signaldetect_r[7].DATAIN
use_c4gx_serdes => rxanalogreset.OUTPUTSELECT
use_c4gx_serdes => rst_rxpcs_sd.IN1
fifo_err => serdes_rst_state.DATAB
fifo_err => serdes_rst_state.DATAB
rc_inclk_eq_125mhz => waitstate_timer.DATAA
rc_inclk_eq_125mhz => waitstate_timer.DATAA
detect_mask_rxdrst => rxdigitalreset.OUTPUTSELECT
txdigitalreset <= txdigitalreset_r.DB_MAX_OUTPUT_PORT_TYPE
rxanalogreset <= rxanalogreset.DB_MAX_OUTPUT_PORT_TYPE
rxdigitalreset <= rxdigitalreset.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper
AvlClk_i => AvlClk_i.IN1
CraAddress_i[0] => CraAddress_i[0].IN1
CraAddress_i[1] => CraAddress_i[1].IN1
CraAddress_i[2] => CraAddress_i[2].IN1
CraAddress_i[3] => CraAddress_i[3].IN1
CraAddress_i[4] => CraAddress_i[4].IN1
CraAddress_i[5] => CraAddress_i[5].IN1
CraAddress_i[6] => CraAddress_i[6].IN1
CraAddress_i[7] => CraAddress_i[7].IN1
CraAddress_i[8] => CraAddress_i[8].IN1
CraAddress_i[9] => CraAddress_i[9].IN1
CraAddress_i[10] => CraAddress_i[10].IN1
CraAddress_i[11] => CraAddress_i[11].IN1
CraByteEnable_i[0] => CraByteEnable_i[0].IN1
CraByteEnable_i[1] => CraByteEnable_i[1].IN1
CraByteEnable_i[2] => CraByteEnable_i[2].IN1
CraByteEnable_i[3] => CraByteEnable_i[3].IN1
CraChipSelect_i => CraChipSelect_i.IN1
CraRead => CraRead.IN1
CraWrite => CraWrite.IN1
CraWriteData_i[0] => CraWriteData_i[0].IN1
CraWriteData_i[1] => CraWriteData_i[1].IN1
CraWriteData_i[2] => CraWriteData_i[2].IN1
CraWriteData_i[3] => CraWriteData_i[3].IN1
CraWriteData_i[4] => CraWriteData_i[4].IN1
CraWriteData_i[5] => CraWriteData_i[5].IN1
CraWriteData_i[6] => CraWriteData_i[6].IN1
CraWriteData_i[7] => CraWriteData_i[7].IN1
CraWriteData_i[8] => CraWriteData_i[8].IN1
CraWriteData_i[9] => CraWriteData_i[9].IN1
CraWriteData_i[10] => CraWriteData_i[10].IN1
CraWriteData_i[11] => CraWriteData_i[11].IN1
CraWriteData_i[12] => CraWriteData_i[12].IN1
CraWriteData_i[13] => CraWriteData_i[13].IN1
CraWriteData_i[14] => CraWriteData_i[14].IN1
CraWriteData_i[15] => CraWriteData_i[15].IN1
CraWriteData_i[16] => CraWriteData_i[16].IN1
CraWriteData_i[17] => CraWriteData_i[17].IN1
CraWriteData_i[18] => CraWriteData_i[18].IN1
CraWriteData_i[19] => CraWriteData_i[19].IN1
CraWriteData_i[20] => CraWriteData_i[20].IN1
CraWriteData_i[21] => CraWriteData_i[21].IN1
CraWriteData_i[22] => CraWriteData_i[22].IN1
CraWriteData_i[23] => CraWriteData_i[23].IN1
CraWriteData_i[24] => CraWriteData_i[24].IN1
CraWriteData_i[25] => CraWriteData_i[25].IN1
CraWriteData_i[26] => CraWriteData_i[26].IN1
CraWriteData_i[27] => CraWriteData_i[27].IN1
CraWriteData_i[28] => CraWriteData_i[28].IN1
CraWriteData_i[29] => CraWriteData_i[29].IN1
CraWriteData_i[30] => CraWriteData_i[30].IN1
CraWriteData_i[31] => CraWriteData_i[31].IN1
Rstn_i => Rstn_i.IN1
RxmIrqNum_i[0] => RxmIrqNum_i[0].IN1
RxmIrqNum_i[1] => RxmIrqNum_i[1].IN1
RxmIrqNum_i[2] => RxmIrqNum_i[2].IN1
RxmIrqNum_i[3] => RxmIrqNum_i[3].IN1
RxmIrqNum_i[4] => RxmIrqNum_i[4].IN1
RxmIrqNum_i[5] => RxmIrqNum_i[5].IN1
RxmIrq_i => RxmIrq_i.IN1
RxmReadDataValid_i => RxmReadDataValid_i.IN1
RxmReadData_i[0] => RxmReadData_i[0].IN1
RxmReadData_i[1] => RxmReadData_i[1].IN1
RxmReadData_i[2] => RxmReadData_i[2].IN1
RxmReadData_i[3] => RxmReadData_i[3].IN1
RxmReadData_i[4] => RxmReadData_i[4].IN1
RxmReadData_i[5] => RxmReadData_i[5].IN1
RxmReadData_i[6] => RxmReadData_i[6].IN1
RxmReadData_i[7] => RxmReadData_i[7].IN1
RxmReadData_i[8] => RxmReadData_i[8].IN1
RxmReadData_i[9] => RxmReadData_i[9].IN1
RxmReadData_i[10] => RxmReadData_i[10].IN1
RxmReadData_i[11] => RxmReadData_i[11].IN1
RxmReadData_i[12] => RxmReadData_i[12].IN1
RxmReadData_i[13] => RxmReadData_i[13].IN1
RxmReadData_i[14] => RxmReadData_i[14].IN1
RxmReadData_i[15] => RxmReadData_i[15].IN1
RxmReadData_i[16] => RxmReadData_i[16].IN1
RxmReadData_i[17] => RxmReadData_i[17].IN1
RxmReadData_i[18] => RxmReadData_i[18].IN1
RxmReadData_i[19] => RxmReadData_i[19].IN1
RxmReadData_i[20] => RxmReadData_i[20].IN1
RxmReadData_i[21] => RxmReadData_i[21].IN1
RxmReadData_i[22] => RxmReadData_i[22].IN1
RxmReadData_i[23] => RxmReadData_i[23].IN1
RxmReadData_i[24] => RxmReadData_i[24].IN1
RxmReadData_i[25] => RxmReadData_i[25].IN1
RxmReadData_i[26] => RxmReadData_i[26].IN1
RxmReadData_i[27] => RxmReadData_i[27].IN1
RxmReadData_i[28] => RxmReadData_i[28].IN1
RxmReadData_i[29] => RxmReadData_i[29].IN1
RxmReadData_i[30] => RxmReadData_i[30].IN1
RxmReadData_i[31] => RxmReadData_i[31].IN1
RxmReadData_i[32] => RxmReadData_i[32].IN1
RxmReadData_i[33] => RxmReadData_i[33].IN1
RxmReadData_i[34] => RxmReadData_i[34].IN1
RxmReadData_i[35] => RxmReadData_i[35].IN1
RxmReadData_i[36] => RxmReadData_i[36].IN1
RxmReadData_i[37] => RxmReadData_i[37].IN1
RxmReadData_i[38] => RxmReadData_i[38].IN1
RxmReadData_i[39] => RxmReadData_i[39].IN1
RxmReadData_i[40] => RxmReadData_i[40].IN1
RxmReadData_i[41] => RxmReadData_i[41].IN1
RxmReadData_i[42] => RxmReadData_i[42].IN1
RxmReadData_i[43] => RxmReadData_i[43].IN1
RxmReadData_i[44] => RxmReadData_i[44].IN1
RxmReadData_i[45] => RxmReadData_i[45].IN1
RxmReadData_i[46] => RxmReadData_i[46].IN1
RxmReadData_i[47] => RxmReadData_i[47].IN1
RxmReadData_i[48] => RxmReadData_i[48].IN1
RxmReadData_i[49] => RxmReadData_i[49].IN1
RxmReadData_i[50] => RxmReadData_i[50].IN1
RxmReadData_i[51] => RxmReadData_i[51].IN1
RxmReadData_i[52] => RxmReadData_i[52].IN1
RxmReadData_i[53] => RxmReadData_i[53].IN1
RxmReadData_i[54] => RxmReadData_i[54].IN1
RxmReadData_i[55] => RxmReadData_i[55].IN1
RxmReadData_i[56] => RxmReadData_i[56].IN1
RxmReadData_i[57] => RxmReadData_i[57].IN1
RxmReadData_i[58] => RxmReadData_i[58].IN1
RxmReadData_i[59] => RxmReadData_i[59].IN1
RxmReadData_i[60] => RxmReadData_i[60].IN1
RxmReadData_i[61] => RxmReadData_i[61].IN1
RxmReadData_i[62] => RxmReadData_i[62].IN1
RxmReadData_i[63] => RxmReadData_i[63].IN1
RxmWaitRequest_i => RxmWaitRequest_i.IN1
TxsAddress_i[0] => TxsAddress_i[0].IN1
TxsAddress_i[1] => TxsAddress_i[1].IN1
TxsAddress_i[2] => TxsAddress_i[2].IN1
TxsAddress_i[3] => TxsAddress_i[3].IN1
TxsAddress_i[4] => TxsAddress_i[4].IN1
TxsAddress_i[5] => TxsAddress_i[5].IN1
TxsAddress_i[6] => TxsAddress_i[6].IN1
TxsAddress_i[7] => TxsAddress_i[7].IN1
TxsAddress_i[8] => TxsAddress_i[8].IN1
TxsAddress_i[9] => TxsAddress_i[9].IN1
TxsAddress_i[10] => TxsAddress_i[10].IN1
TxsAddress_i[11] => TxsAddress_i[11].IN1
TxsAddress_i[12] => TxsAddress_i[12].IN1
TxsAddress_i[13] => TxsAddress_i[13].IN1
TxsAddress_i[14] => TxsAddress_i[14].IN1
TxsAddress_i[15] => TxsAddress_i[15].IN1
TxsAddress_i[16] => TxsAddress_i[16].IN1
TxsBurstCount_i[0] => TxsBurstCount_i[0].IN1
TxsBurstCount_i[1] => TxsBurstCount_i[1].IN1
TxsBurstCount_i[2] => TxsBurstCount_i[2].IN1
TxsBurstCount_i[3] => TxsBurstCount_i[3].IN1
TxsBurstCount_i[4] => TxsBurstCount_i[4].IN1
TxsBurstCount_i[5] => TxsBurstCount_i[5].IN1
TxsBurstCount_i[6] => TxsBurstCount_i[6].IN1
TxsBurstCount_i[7] => TxsBurstCount_i[7].IN1
TxsBurstCount_i[8] => TxsBurstCount_i[8].IN1
TxsBurstCount_i[9] => TxsBurstCount_i[9].IN1
TxsByteEnable_i[0] => TxsByteEnable_i[0].IN1
TxsByteEnable_i[1] => TxsByteEnable_i[1].IN1
TxsByteEnable_i[2] => TxsByteEnable_i[2].IN1
TxsByteEnable_i[3] => TxsByteEnable_i[3].IN1
TxsByteEnable_i[4] => TxsByteEnable_i[4].IN1
TxsByteEnable_i[5] => TxsByteEnable_i[5].IN1
TxsByteEnable_i[6] => TxsByteEnable_i[6].IN1
TxsByteEnable_i[7] => TxsByteEnable_i[7].IN1
TxsChipSelect_i => TxsChipSelect_i.IN1
TxsRead_i => TxsRead_i.IN1
TxsWriteData_i[0] => TxsWriteData_i[0].IN1
TxsWriteData_i[1] => TxsWriteData_i[1].IN1
TxsWriteData_i[2] => TxsWriteData_i[2].IN1
TxsWriteData_i[3] => TxsWriteData_i[3].IN1
TxsWriteData_i[4] => TxsWriteData_i[4].IN1
TxsWriteData_i[5] => TxsWriteData_i[5].IN1
TxsWriteData_i[6] => TxsWriteData_i[6].IN1
TxsWriteData_i[7] => TxsWriteData_i[7].IN1
TxsWriteData_i[8] => TxsWriteData_i[8].IN1
TxsWriteData_i[9] => TxsWriteData_i[9].IN1
TxsWriteData_i[10] => TxsWriteData_i[10].IN1
TxsWriteData_i[11] => TxsWriteData_i[11].IN1
TxsWriteData_i[12] => TxsWriteData_i[12].IN1
TxsWriteData_i[13] => TxsWriteData_i[13].IN1
TxsWriteData_i[14] => TxsWriteData_i[14].IN1
TxsWriteData_i[15] => TxsWriteData_i[15].IN1
TxsWriteData_i[16] => TxsWriteData_i[16].IN1
TxsWriteData_i[17] => TxsWriteData_i[17].IN1
TxsWriteData_i[18] => TxsWriteData_i[18].IN1
TxsWriteData_i[19] => TxsWriteData_i[19].IN1
TxsWriteData_i[20] => TxsWriteData_i[20].IN1
TxsWriteData_i[21] => TxsWriteData_i[21].IN1
TxsWriteData_i[22] => TxsWriteData_i[22].IN1
TxsWriteData_i[23] => TxsWriteData_i[23].IN1
TxsWriteData_i[24] => TxsWriteData_i[24].IN1
TxsWriteData_i[25] => TxsWriteData_i[25].IN1
TxsWriteData_i[26] => TxsWriteData_i[26].IN1
TxsWriteData_i[27] => TxsWriteData_i[27].IN1
TxsWriteData_i[28] => TxsWriteData_i[28].IN1
TxsWriteData_i[29] => TxsWriteData_i[29].IN1
TxsWriteData_i[30] => TxsWriteData_i[30].IN1
TxsWriteData_i[31] => TxsWriteData_i[31].IN1
TxsWriteData_i[32] => TxsWriteData_i[32].IN1
TxsWriteData_i[33] => TxsWriteData_i[33].IN1
TxsWriteData_i[34] => TxsWriteData_i[34].IN1
TxsWriteData_i[35] => TxsWriteData_i[35].IN1
TxsWriteData_i[36] => TxsWriteData_i[36].IN1
TxsWriteData_i[37] => TxsWriteData_i[37].IN1
TxsWriteData_i[38] => TxsWriteData_i[38].IN1
TxsWriteData_i[39] => TxsWriteData_i[39].IN1
TxsWriteData_i[40] => TxsWriteData_i[40].IN1
TxsWriteData_i[41] => TxsWriteData_i[41].IN1
TxsWriteData_i[42] => TxsWriteData_i[42].IN1
TxsWriteData_i[43] => TxsWriteData_i[43].IN1
TxsWriteData_i[44] => TxsWriteData_i[44].IN1
TxsWriteData_i[45] => TxsWriteData_i[45].IN1
TxsWriteData_i[46] => TxsWriteData_i[46].IN1
TxsWriteData_i[47] => TxsWriteData_i[47].IN1
TxsWriteData_i[48] => TxsWriteData_i[48].IN1
TxsWriteData_i[49] => TxsWriteData_i[49].IN1
TxsWriteData_i[50] => TxsWriteData_i[50].IN1
TxsWriteData_i[51] => TxsWriteData_i[51].IN1
TxsWriteData_i[52] => TxsWriteData_i[52].IN1
TxsWriteData_i[53] => TxsWriteData_i[53].IN1
TxsWriteData_i[54] => TxsWriteData_i[54].IN1
TxsWriteData_i[55] => TxsWriteData_i[55].IN1
TxsWriteData_i[56] => TxsWriteData_i[56].IN1
TxsWriteData_i[57] => TxsWriteData_i[57].IN1
TxsWriteData_i[58] => TxsWriteData_i[58].IN1
TxsWriteData_i[59] => TxsWriteData_i[59].IN1
TxsWriteData_i[60] => TxsWriteData_i[60].IN1
TxsWriteData_i[61] => TxsWriteData_i[61].IN1
TxsWriteData_i[62] => TxsWriteData_i[62].IN1
TxsWriteData_i[63] => TxsWriteData_i[63].IN1
TxsWrite_i => TxsWrite_i.IN1
aer_msi_num[0] => aer_msi_num[0].IN1
aer_msi_num[1] => aer_msi_num[1].IN1
aer_msi_num[2] => aer_msi_num[2].IN1
aer_msi_num[3] => aer_msi_num[3].IN1
aer_msi_num[4] => aer_msi_num[4].IN1
app_int_sts => app_int_sts.IN1
app_msi_num[0] => app_msi_num[0].IN1
app_msi_num[1] => app_msi_num[1].IN1
app_msi_num[2] => app_msi_num[2].IN1
app_msi_num[3] => app_msi_num[3].IN1
app_msi_num[4] => app_msi_num[4].IN1
app_msi_req => app_msi_req.IN1
app_msi_tc[0] => app_msi_tc[0].IN1
app_msi_tc[1] => app_msi_tc[1].IN1
app_msi_tc[2] => app_msi_tc[2].IN1
core_clk_in => core_clk_in.IN1
cpl_err[0] => cpl_err[0].IN1
cpl_err[1] => cpl_err[1].IN1
cpl_err[2] => cpl_err[2].IN1
cpl_err[3] => cpl_err[3].IN1
cpl_err[4] => cpl_err[4].IN1
cpl_err[5] => cpl_err[5].IN1
cpl_err[6] => cpl_err[6].IN1
cpl_pending => cpl_pending.IN1
crst => crst.IN1
hpg_ctrler[0] => hpg_ctrler[0].IN1
hpg_ctrler[1] => hpg_ctrler[1].IN1
hpg_ctrler[2] => hpg_ctrler[2].IN1
hpg_ctrler[3] => hpg_ctrler[3].IN1
hpg_ctrler[4] => hpg_ctrler[4].IN1
lmi_addr[0] => lmi_addr[0].IN1
lmi_addr[1] => lmi_addr[1].IN1
lmi_addr[2] => lmi_addr[2].IN1
lmi_addr[3] => lmi_addr[3].IN1
lmi_addr[4] => lmi_addr[4].IN1
lmi_addr[5] => lmi_addr[5].IN1
lmi_addr[6] => lmi_addr[6].IN1
lmi_addr[7] => lmi_addr[7].IN1
lmi_addr[8] => lmi_addr[8].IN1
lmi_addr[9] => lmi_addr[9].IN1
lmi_addr[10] => lmi_addr[10].IN1
lmi_addr[11] => lmi_addr[11].IN1
lmi_din[0] => lmi_din[0].IN1
lmi_din[1] => lmi_din[1].IN1
lmi_din[2] => lmi_din[2].IN1
lmi_din[3] => lmi_din[3].IN1
lmi_din[4] => lmi_din[4].IN1
lmi_din[5] => lmi_din[5].IN1
lmi_din[6] => lmi_din[6].IN1
lmi_din[7] => lmi_din[7].IN1
lmi_din[8] => lmi_din[8].IN1
lmi_din[9] => lmi_din[9].IN1
lmi_din[10] => lmi_din[10].IN1
lmi_din[11] => lmi_din[11].IN1
lmi_din[12] => lmi_din[12].IN1
lmi_din[13] => lmi_din[13].IN1
lmi_din[14] => lmi_din[14].IN1
lmi_din[15] => lmi_din[15].IN1
lmi_din[16] => lmi_din[16].IN1
lmi_din[17] => lmi_din[17].IN1
lmi_din[18] => lmi_din[18].IN1
lmi_din[19] => lmi_din[19].IN1
lmi_din[20] => lmi_din[20].IN1
lmi_din[21] => lmi_din[21].IN1
lmi_din[22] => lmi_din[22].IN1
lmi_din[23] => lmi_din[23].IN1
lmi_din[24] => lmi_din[24].IN1
lmi_din[25] => lmi_din[25].IN1
lmi_din[26] => lmi_din[26].IN1
lmi_din[27] => lmi_din[27].IN1
lmi_din[28] => lmi_din[28].IN1
lmi_din[29] => lmi_din[29].IN1
lmi_din[30] => lmi_din[30].IN1
lmi_din[31] => lmi_din[31].IN1
lmi_rden => lmi_rden.IN1
lmi_wren => lmi_wren.IN1
npor => npor.IN1
pclk_central => pclk_central.IN1
pclk_ch0 => pclk_ch0.IN1
pex_msi_num[0] => pex_msi_num[0].IN1
pex_msi_num[1] => pex_msi_num[1].IN1
pex_msi_num[2] => pex_msi_num[2].IN1
pex_msi_num[3] => pex_msi_num[3].IN1
pex_msi_num[4] => pex_msi_num[4].IN1
pld_clk => pld_clk.IN1
pll_fixed_clk => pll_fixed_clk.IN1
pm_auxpwr => pm_auxpwr.IN1
pm_data[0] => pm_data[0].IN1
pm_data[1] => pm_data[1].IN1
pm_data[2] => pm_data[2].IN1
pm_data[3] => pm_data[3].IN1
pm_data[4] => pm_data[4].IN1
pm_data[5] => pm_data[5].IN1
pm_data[6] => pm_data[6].IN1
pm_data[7] => pm_data[7].IN1
pm_data[8] => pm_data[8].IN1
pm_data[9] => pm_data[9].IN1
pm_event => pm_event.IN1
pme_to_cr => pme_to_cr.IN1
rc_areset => rc_areset.IN1
rc_inclk_eq_125mhz => rc_inclk_eq_125mhz.IN1
rc_pll_locked => rc_pll_locked.IN1
rc_rx_pll_locked_one => rc_rx_pll_locked_one.IN1
rx_st_mask0 => rx_st_mask0.IN1
rx_st_ready0 => rx_st_ready0.IN1
srst => srst.IN1
test_in[0] => test_in[0].IN1
test_in[1] => test_in[1].IN1
test_in[2] => test_in[2].IN1
test_in[3] => test_in[3].IN1
test_in[4] => test_in[4].IN1
test_in[5] => test_in[5].IN1
test_in[6] => test_in[6].IN1
test_in[7] => test_in[7].IN1
test_in[8] => test_in[8].IN1
test_in[9] => test_in[9].IN1
test_in[10] => test_in[10].IN1
test_in[11] => test_in[11].IN1
test_in[12] => test_in[12].IN1
test_in[13] => test_in[13].IN1
test_in[14] => test_in[14].IN1
test_in[15] => test_in[15].IN1
test_in[16] => test_in[16].IN1
test_in[17] => test_in[17].IN1
test_in[18] => test_in[18].IN1
test_in[19] => test_in[19].IN1
test_in[20] => test_in[20].IN1
test_in[21] => test_in[21].IN1
test_in[22] => test_in[22].IN1
test_in[23] => test_in[23].IN1
test_in[24] => test_in[24].IN1
test_in[25] => test_in[25].IN1
test_in[26] => test_in[26].IN1
test_in[27] => test_in[27].IN1
test_in[28] => test_in[28].IN1
test_in[29] => test_in[29].IN1
test_in[30] => test_in[30].IN1
test_in[31] => test_in[31].IN1
test_in[32] => test_in[32].IN1
test_in[33] => test_in[33].IN1
test_in[34] => test_in[34].IN1
test_in[35] => test_in[35].IN1
test_in[36] => test_in[36].IN1
test_in[37] => test_in[37].IN1
test_in[38] => test_in[38].IN1
test_in[39] => test_in[39].IN1
tx_st_data0[0] => tx_st_data0[0].IN1
tx_st_data0[1] => tx_st_data0[1].IN1
tx_st_data0[2] => tx_st_data0[2].IN1
tx_st_data0[3] => tx_st_data0[3].IN1
tx_st_data0[4] => tx_st_data0[4].IN1
tx_st_data0[5] => tx_st_data0[5].IN1
tx_st_data0[6] => tx_st_data0[6].IN1
tx_st_data0[7] => tx_st_data0[7].IN1
tx_st_data0[8] => tx_st_data0[8].IN1
tx_st_data0[9] => tx_st_data0[9].IN1
tx_st_data0[10] => tx_st_data0[10].IN1
tx_st_data0[11] => tx_st_data0[11].IN1
tx_st_data0[12] => tx_st_data0[12].IN1
tx_st_data0[13] => tx_st_data0[13].IN1
tx_st_data0[14] => tx_st_data0[14].IN1
tx_st_data0[15] => tx_st_data0[15].IN1
tx_st_data0[16] => tx_st_data0[16].IN1
tx_st_data0[17] => tx_st_data0[17].IN1
tx_st_data0[18] => tx_st_data0[18].IN1
tx_st_data0[19] => tx_st_data0[19].IN1
tx_st_data0[20] => tx_st_data0[20].IN1
tx_st_data0[21] => tx_st_data0[21].IN1
tx_st_data0[22] => tx_st_data0[22].IN1
tx_st_data0[23] => tx_st_data0[23].IN1
tx_st_data0[24] => tx_st_data0[24].IN1
tx_st_data0[25] => tx_st_data0[25].IN1
tx_st_data0[26] => tx_st_data0[26].IN1
tx_st_data0[27] => tx_st_data0[27].IN1
tx_st_data0[28] => tx_st_data0[28].IN1
tx_st_data0[29] => tx_st_data0[29].IN1
tx_st_data0[30] => tx_st_data0[30].IN1
tx_st_data0[31] => tx_st_data0[31].IN1
tx_st_data0[32] => tx_st_data0[32].IN1
tx_st_data0[33] => tx_st_data0[33].IN1
tx_st_data0[34] => tx_st_data0[34].IN1
tx_st_data0[35] => tx_st_data0[35].IN1
tx_st_data0[36] => tx_st_data0[36].IN1
tx_st_data0[37] => tx_st_data0[37].IN1
tx_st_data0[38] => tx_st_data0[38].IN1
tx_st_data0[39] => tx_st_data0[39].IN1
tx_st_data0[40] => tx_st_data0[40].IN1
tx_st_data0[41] => tx_st_data0[41].IN1
tx_st_data0[42] => tx_st_data0[42].IN1
tx_st_data0[43] => tx_st_data0[43].IN1
tx_st_data0[44] => tx_st_data0[44].IN1
tx_st_data0[45] => tx_st_data0[45].IN1
tx_st_data0[46] => tx_st_data0[46].IN1
tx_st_data0[47] => tx_st_data0[47].IN1
tx_st_data0[48] => tx_st_data0[48].IN1
tx_st_data0[49] => tx_st_data0[49].IN1
tx_st_data0[50] => tx_st_data0[50].IN1
tx_st_data0[51] => tx_st_data0[51].IN1
tx_st_data0[52] => tx_st_data0[52].IN1
tx_st_data0[53] => tx_st_data0[53].IN1
tx_st_data0[54] => tx_st_data0[54].IN1
tx_st_data0[55] => tx_st_data0[55].IN1
tx_st_data0[56] => tx_st_data0[56].IN1
tx_st_data0[57] => tx_st_data0[57].IN1
tx_st_data0[58] => tx_st_data0[58].IN1
tx_st_data0[59] => tx_st_data0[59].IN1
tx_st_data0[60] => tx_st_data0[60].IN1
tx_st_data0[61] => tx_st_data0[61].IN1
tx_st_data0[62] => tx_st_data0[62].IN1
tx_st_data0[63] => tx_st_data0[63].IN1
tx_st_data0_p1[0] => tx_st_data0_p1[0].IN1
tx_st_data0_p1[1] => tx_st_data0_p1[1].IN1
tx_st_data0_p1[2] => tx_st_data0_p1[2].IN1
tx_st_data0_p1[3] => tx_st_data0_p1[3].IN1
tx_st_data0_p1[4] => tx_st_data0_p1[4].IN1
tx_st_data0_p1[5] => tx_st_data0_p1[5].IN1
tx_st_data0_p1[6] => tx_st_data0_p1[6].IN1
tx_st_data0_p1[7] => tx_st_data0_p1[7].IN1
tx_st_data0_p1[8] => tx_st_data0_p1[8].IN1
tx_st_data0_p1[9] => tx_st_data0_p1[9].IN1
tx_st_data0_p1[10] => tx_st_data0_p1[10].IN1
tx_st_data0_p1[11] => tx_st_data0_p1[11].IN1
tx_st_data0_p1[12] => tx_st_data0_p1[12].IN1
tx_st_data0_p1[13] => tx_st_data0_p1[13].IN1
tx_st_data0_p1[14] => tx_st_data0_p1[14].IN1
tx_st_data0_p1[15] => tx_st_data0_p1[15].IN1
tx_st_data0_p1[16] => tx_st_data0_p1[16].IN1
tx_st_data0_p1[17] => tx_st_data0_p1[17].IN1
tx_st_data0_p1[18] => tx_st_data0_p1[18].IN1
tx_st_data0_p1[19] => tx_st_data0_p1[19].IN1
tx_st_data0_p1[20] => tx_st_data0_p1[20].IN1
tx_st_data0_p1[21] => tx_st_data0_p1[21].IN1
tx_st_data0_p1[22] => tx_st_data0_p1[22].IN1
tx_st_data0_p1[23] => tx_st_data0_p1[23].IN1
tx_st_data0_p1[24] => tx_st_data0_p1[24].IN1
tx_st_data0_p1[25] => tx_st_data0_p1[25].IN1
tx_st_data0_p1[26] => tx_st_data0_p1[26].IN1
tx_st_data0_p1[27] => tx_st_data0_p1[27].IN1
tx_st_data0_p1[28] => tx_st_data0_p1[28].IN1
tx_st_data0_p1[29] => tx_st_data0_p1[29].IN1
tx_st_data0_p1[30] => tx_st_data0_p1[30].IN1
tx_st_data0_p1[31] => tx_st_data0_p1[31].IN1
tx_st_data0_p1[32] => tx_st_data0_p1[32].IN1
tx_st_data0_p1[33] => tx_st_data0_p1[33].IN1
tx_st_data0_p1[34] => tx_st_data0_p1[34].IN1
tx_st_data0_p1[35] => tx_st_data0_p1[35].IN1
tx_st_data0_p1[36] => tx_st_data0_p1[36].IN1
tx_st_data0_p1[37] => tx_st_data0_p1[37].IN1
tx_st_data0_p1[38] => tx_st_data0_p1[38].IN1
tx_st_data0_p1[39] => tx_st_data0_p1[39].IN1
tx_st_data0_p1[40] => tx_st_data0_p1[40].IN1
tx_st_data0_p1[41] => tx_st_data0_p1[41].IN1
tx_st_data0_p1[42] => tx_st_data0_p1[42].IN1
tx_st_data0_p1[43] => tx_st_data0_p1[43].IN1
tx_st_data0_p1[44] => tx_st_data0_p1[44].IN1
tx_st_data0_p1[45] => tx_st_data0_p1[45].IN1
tx_st_data0_p1[46] => tx_st_data0_p1[46].IN1
tx_st_data0_p1[47] => tx_st_data0_p1[47].IN1
tx_st_data0_p1[48] => tx_st_data0_p1[48].IN1
tx_st_data0_p1[49] => tx_st_data0_p1[49].IN1
tx_st_data0_p1[50] => tx_st_data0_p1[50].IN1
tx_st_data0_p1[51] => tx_st_data0_p1[51].IN1
tx_st_data0_p1[52] => tx_st_data0_p1[52].IN1
tx_st_data0_p1[53] => tx_st_data0_p1[53].IN1
tx_st_data0_p1[54] => tx_st_data0_p1[54].IN1
tx_st_data0_p1[55] => tx_st_data0_p1[55].IN1
tx_st_data0_p1[56] => tx_st_data0_p1[56].IN1
tx_st_data0_p1[57] => tx_st_data0_p1[57].IN1
tx_st_data0_p1[58] => tx_st_data0_p1[58].IN1
tx_st_data0_p1[59] => tx_st_data0_p1[59].IN1
tx_st_data0_p1[60] => tx_st_data0_p1[60].IN1
tx_st_data0_p1[61] => tx_st_data0_p1[61].IN1
tx_st_data0_p1[62] => tx_st_data0_p1[62].IN1
tx_st_data0_p1[63] => tx_st_data0_p1[63].IN1
tx_st_eop0 => tx_st_eop0.IN1
tx_st_eop0_p1 => tx_st_eop0_p1.IN1
tx_st_err0 => tx_st_err0.IN1
tx_st_sop0 => tx_st_sop0.IN1
tx_st_sop0_p1 => tx_st_sop0_p1.IN1
tx_st_valid0 => tx_st_valid0.IN1
phystatus0_ext => phystatus0_ext.IN1
rxdata0_ext[0] => rxdata0_ext[0].IN1
rxdata0_ext[1] => rxdata0_ext[1].IN1
rxdata0_ext[2] => rxdata0_ext[2].IN1
rxdata0_ext[3] => rxdata0_ext[3].IN1
rxdata0_ext[4] => rxdata0_ext[4].IN1
rxdata0_ext[5] => rxdata0_ext[5].IN1
rxdata0_ext[6] => rxdata0_ext[6].IN1
rxdata0_ext[7] => rxdata0_ext[7].IN1
rxdatak0_ext => rxdatak0_ext.IN1
rxelecidle0_ext => rxelecidle0_ext.IN1
rxstatus0_ext[0] => rxstatus0_ext[0].IN1
rxstatus0_ext[1] => rxstatus0_ext[1].IN1
rxstatus0_ext[2] => rxstatus0_ext[2].IN1
rxvalid0_ext => rxvalid0_ext.IN1
CraIrq_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraIrq_o
CraReadData_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraReadData_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraReadData_o
CraWaitRequest_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.CraWaitRequest_o
RxmAddress_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmAddress_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmAddress_o
RxmBurstCount_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmBurstCount_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmBurstCount_o
RxmByteEnable_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmByteEnable_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmByteEnable_o
RxmRead_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmRead_o
RxmWriteData_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWriteData_o[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWriteData_o
RxmWrite_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.RxmWrite_o
TxsReadDataValid_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadDataValid_o
TxsReadData_o[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsReadData_o[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsReadData_o
TxsWaitRequest_o <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.TxsWaitRequest_o
app_int_ack <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.app_int_ack
app_msi_ack <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.app_msi_ack
avs_pcie_reconfig_readdata[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdatavalid <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_readdatavalid
avs_pcie_reconfig_waitrequest <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.avs_pcie_reconfig_waitrequest
core_clk_out <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.core_clk_out
derr_cor_ext_rcv0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.derr_cor_ext_rcv0
derr_cor_ext_rpl <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.derr_cor_ext_rpl
derr_rpl <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.derr_rpl
dl_ltssm[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dl_ltssm[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dl_ltssm
dlup_exit <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.dlup_exit
eidle_infer_sel[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
eidle_infer_sel[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.eidle_infer_sel
ev_128ns <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.ev_128ns
ev_1us <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.ev_1us
hip_extraclkout[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.hip_extraclkout
hip_extraclkout[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.hip_extraclkout
hotrst_exit <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.hotrst_exit
int_status[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
int_status[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
int_status[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
int_status[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.int_status
l2_exit <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.l2_exit
lane_act[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lane_act[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lane_act[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lane_act[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lane_act
lmi_ack <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_ack
lmi_dout[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
lmi_dout[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.lmi_dout
npd_alloc_1cred_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.npd_alloc_1cred_vc0
npd_cred_vio_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.npd_cred_vio_vc0
nph_alloc_1cred_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.nph_alloc_1cred_vc0
nph_cred_vio_vc0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.nph_cred_vio_vc0
pme_to_sr <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.pme_to_sr
r2c_err0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.r2c_err0
rate_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rate_ext
rc_gxb_powerdown <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_gxb_powerdown
rc_rx_analogreset <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_rx_analogreset
rc_rx_digitalreset <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_rx_digitalreset
rc_tx_digitalreset <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rc_tx_digitalreset
reset_status <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.reset_status
rx_fifo_empty0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_fifo_empty0
rx_fifo_full0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_fifo_full0
rx_st_bardec0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_bardec0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_bardec0
rx_st_be0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0
rx_st_be0_p1[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_be0_p1[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_be0_p1
rx_st_data0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0
rx_st_data0_p1[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_data0_p1[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_data0_p1
rx_st_eop0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_eop0
rx_st_eop0_p1 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_eop0_p1
rx_st_err0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_err0
rx_st_sop0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_sop0
rx_st_sop0_p1 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_sop0_p1
rx_st_valid0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rx_st_valid0
serr_out <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.serr_out
suc_spd_neg <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.suc_spd_neg
swdn_wake <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.swdn_wake
swup_hotrst <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.swup_hotrst
test_out[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[53] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[54] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[55] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[56] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[57] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[58] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[59] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[60] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[61] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[62] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
test_out[63] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.test_out
tl_cfg_add[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_add[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_add[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_add[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_add
tl_cfg_ctl[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl
tl_cfg_ctl_wr <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_ctl_wr
tl_cfg_sts[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[36] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[37] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[38] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[39] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[40] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[41] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[42] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[43] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[44] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[45] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[46] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[47] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[48] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[49] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[50] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[51] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts[52] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts
tl_cfg_sts_wr <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tl_cfg_sts_wr
tx_cred0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[24] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[25] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[26] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[27] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[28] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[29] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[30] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[31] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[32] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[33] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[34] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_cred0[35] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_cred0
tx_deemph[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_deemph[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_deemph
tx_fifo_empty0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_empty0
tx_fifo_full0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_full0
tx_fifo_rdptr0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_rdptr0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_rdptr0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_rdptr0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_rdptr0
tx_fifo_wrptr0[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_fifo_wrptr0[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_fifo_wrptr0[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_fifo_wrptr0[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_fifo_wrptr0
tx_margin[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[8] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[9] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[10] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[11] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[12] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[13] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[14] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[15] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[16] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[17] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[18] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[19] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[20] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[21] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[22] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_margin[23] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_margin
tx_st_ready0 <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.tx_st_ready0
use_pcie_reconfig <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.use_pcie_reconfig
wake_oen <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.wake_oen
powerdown0_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown0_ext
powerdown0_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.powerdown0_ext
rxpolarity0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.rxpolarity0_ext
txcompl0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txcompl0_ext
txdata0_ext[0] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[1] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[2] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[3] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[4] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[5] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[6] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdata0_ext[7] <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdata0_ext
txdatak0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdatak0_ext
txdetectrx0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txdetectrx0_ext
txelecidle0_ext <= altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst.txelecidle0_ext


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst
CraIrq_o <= <GND>
CraReadData_o[0] <= <GND>
CraReadData_o[1] <= <GND>
CraReadData_o[2] <= <GND>
CraReadData_o[3] <= <GND>
CraReadData_o[4] <= <GND>
CraReadData_o[5] <= <GND>
CraReadData_o[6] <= <GND>
CraReadData_o[7] <= <GND>
CraReadData_o[8] <= <GND>
CraReadData_o[9] <= <GND>
CraReadData_o[10] <= <GND>
CraReadData_o[11] <= <GND>
CraReadData_o[12] <= <GND>
CraReadData_o[13] <= <GND>
CraReadData_o[14] <= <GND>
CraReadData_o[15] <= <GND>
CraReadData_o[16] <= <GND>
CraReadData_o[17] <= <GND>
CraReadData_o[18] <= <GND>
CraReadData_o[19] <= <GND>
CraReadData_o[20] <= <GND>
CraReadData_o[21] <= <GND>
CraReadData_o[22] <= <GND>
CraReadData_o[23] <= <GND>
CraReadData_o[24] <= <GND>
CraReadData_o[25] <= <GND>
CraReadData_o[26] <= <GND>
CraReadData_o[27] <= <GND>
CraReadData_o[28] <= <GND>
CraReadData_o[29] <= <GND>
CraReadData_o[30] <= <GND>
CraReadData_o[31] <= <GND>
CraWaitRequest_o <= <GND>
RxmAddress_o[0] <= <GND>
RxmAddress_o[1] <= <GND>
RxmAddress_o[2] <= <GND>
RxmAddress_o[3] <= <GND>
RxmAddress_o[4] <= <GND>
RxmAddress_o[5] <= <GND>
RxmAddress_o[6] <= <GND>
RxmAddress_o[7] <= <GND>
RxmAddress_o[8] <= <GND>
RxmAddress_o[9] <= <GND>
RxmAddress_o[10] <= <GND>
RxmAddress_o[11] <= <GND>
RxmAddress_o[12] <= <GND>
RxmAddress_o[13] <= <GND>
RxmAddress_o[14] <= <GND>
RxmAddress_o[15] <= <GND>
RxmAddress_o[16] <= <GND>
RxmAddress_o[17] <= <GND>
RxmAddress_o[18] <= <GND>
RxmAddress_o[19] <= <GND>
RxmAddress_o[20] <= <GND>
RxmAddress_o[21] <= <GND>
RxmAddress_o[22] <= <GND>
RxmAddress_o[23] <= <GND>
RxmAddress_o[24] <= <GND>
RxmAddress_o[25] <= <GND>
RxmAddress_o[26] <= <GND>
RxmAddress_o[27] <= <GND>
RxmAddress_o[28] <= <GND>
RxmAddress_o[29] <= <GND>
RxmAddress_o[30] <= <GND>
RxmAddress_o[31] <= <GND>
RxmBurstCount_o[0] <= <GND>
RxmBurstCount_o[1] <= <GND>
RxmBurstCount_o[2] <= <GND>
RxmBurstCount_o[3] <= <GND>
RxmBurstCount_o[4] <= <GND>
RxmBurstCount_o[5] <= <GND>
RxmBurstCount_o[6] <= <GND>
RxmBurstCount_o[7] <= <GND>
RxmBurstCount_o[8] <= <GND>
RxmBurstCount_o[9] <= <GND>
RxmByteEnable_o[0] <= <GND>
RxmByteEnable_o[1] <= <GND>
RxmByteEnable_o[2] <= <GND>
RxmByteEnable_o[3] <= <GND>
RxmByteEnable_o[4] <= <GND>
RxmByteEnable_o[5] <= <GND>
RxmByteEnable_o[6] <= <GND>
RxmByteEnable_o[7] <= <GND>
RxmRead_o <= <GND>
RxmWriteData_o[0] <= <GND>
RxmWriteData_o[1] <= <GND>
RxmWriteData_o[2] <= <GND>
RxmWriteData_o[3] <= <GND>
RxmWriteData_o[4] <= <GND>
RxmWriteData_o[5] <= <GND>
RxmWriteData_o[6] <= <GND>
RxmWriteData_o[7] <= <GND>
RxmWriteData_o[8] <= <GND>
RxmWriteData_o[9] <= <GND>
RxmWriteData_o[10] <= <GND>
RxmWriteData_o[11] <= <GND>
RxmWriteData_o[12] <= <GND>
RxmWriteData_o[13] <= <GND>
RxmWriteData_o[14] <= <GND>
RxmWriteData_o[15] <= <GND>
RxmWriteData_o[16] <= <GND>
RxmWriteData_o[17] <= <GND>
RxmWriteData_o[18] <= <GND>
RxmWriteData_o[19] <= <GND>
RxmWriteData_o[20] <= <GND>
RxmWriteData_o[21] <= <GND>
RxmWriteData_o[22] <= <GND>
RxmWriteData_o[23] <= <GND>
RxmWriteData_o[24] <= <GND>
RxmWriteData_o[25] <= <GND>
RxmWriteData_o[26] <= <GND>
RxmWriteData_o[27] <= <GND>
RxmWriteData_o[28] <= <GND>
RxmWriteData_o[29] <= <GND>
RxmWriteData_o[30] <= <GND>
RxmWriteData_o[31] <= <GND>
RxmWriteData_o[32] <= <GND>
RxmWriteData_o[33] <= <GND>
RxmWriteData_o[34] <= <GND>
RxmWriteData_o[35] <= <GND>
RxmWriteData_o[36] <= <GND>
RxmWriteData_o[37] <= <GND>
RxmWriteData_o[38] <= <GND>
RxmWriteData_o[39] <= <GND>
RxmWriteData_o[40] <= <GND>
RxmWriteData_o[41] <= <GND>
RxmWriteData_o[42] <= <GND>
RxmWriteData_o[43] <= <GND>
RxmWriteData_o[44] <= <GND>
RxmWriteData_o[45] <= <GND>
RxmWriteData_o[46] <= <GND>
RxmWriteData_o[47] <= <GND>
RxmWriteData_o[48] <= <GND>
RxmWriteData_o[49] <= <GND>
RxmWriteData_o[50] <= <GND>
RxmWriteData_o[51] <= <GND>
RxmWriteData_o[52] <= <GND>
RxmWriteData_o[53] <= <GND>
RxmWriteData_o[54] <= <GND>
RxmWriteData_o[55] <= <GND>
RxmWriteData_o[56] <= <GND>
RxmWriteData_o[57] <= <GND>
RxmWriteData_o[58] <= <GND>
RxmWriteData_o[59] <= <GND>
RxmWriteData_o[60] <= <GND>
RxmWriteData_o[61] <= <GND>
RxmWriteData_o[62] <= <GND>
RxmWriteData_o[63] <= <GND>
RxmWrite_o <= <GND>
TxsReadDataValid_o <= <GND>
TxsReadData_o[0] <= <GND>
TxsReadData_o[1] <= <GND>
TxsReadData_o[2] <= <GND>
TxsReadData_o[3] <= <GND>
TxsReadData_o[4] <= <GND>
TxsReadData_o[5] <= <GND>
TxsReadData_o[6] <= <GND>
TxsReadData_o[7] <= <GND>
TxsReadData_o[8] <= <GND>
TxsReadData_o[9] <= <GND>
TxsReadData_o[10] <= <GND>
TxsReadData_o[11] <= <GND>
TxsReadData_o[12] <= <GND>
TxsReadData_o[13] <= <GND>
TxsReadData_o[14] <= <GND>
TxsReadData_o[15] <= <GND>
TxsReadData_o[16] <= <GND>
TxsReadData_o[17] <= <GND>
TxsReadData_o[18] <= <GND>
TxsReadData_o[19] <= <GND>
TxsReadData_o[20] <= <GND>
TxsReadData_o[21] <= <GND>
TxsReadData_o[22] <= <GND>
TxsReadData_o[23] <= <GND>
TxsReadData_o[24] <= <GND>
TxsReadData_o[25] <= <GND>
TxsReadData_o[26] <= <GND>
TxsReadData_o[27] <= <GND>
TxsReadData_o[28] <= <GND>
TxsReadData_o[29] <= <GND>
TxsReadData_o[30] <= <GND>
TxsReadData_o[31] <= <GND>
TxsReadData_o[32] <= <GND>
TxsReadData_o[33] <= <GND>
TxsReadData_o[34] <= <GND>
TxsReadData_o[35] <= <GND>
TxsReadData_o[36] <= <GND>
TxsReadData_o[37] <= <GND>
TxsReadData_o[38] <= <GND>
TxsReadData_o[39] <= <GND>
TxsReadData_o[40] <= <GND>
TxsReadData_o[41] <= <GND>
TxsReadData_o[42] <= <GND>
TxsReadData_o[43] <= <GND>
TxsReadData_o[44] <= <GND>
TxsReadData_o[45] <= <GND>
TxsReadData_o[46] <= <GND>
TxsReadData_o[47] <= <GND>
TxsReadData_o[48] <= <GND>
TxsReadData_o[49] <= <GND>
TxsReadData_o[50] <= <GND>
TxsReadData_o[51] <= <GND>
TxsReadData_o[52] <= <GND>
TxsReadData_o[53] <= <GND>
TxsReadData_o[54] <= <GND>
TxsReadData_o[55] <= <GND>
TxsReadData_o[56] <= <GND>
TxsReadData_o[57] <= <GND>
TxsReadData_o[58] <= <GND>
TxsReadData_o[59] <= <GND>
TxsReadData_o[60] <= <GND>
TxsReadData_o[61] <= <GND>
TxsReadData_o[62] <= <GND>
TxsReadData_o[63] <= <GND>
TxsWaitRequest_o <= <GND>
app_int_ack <= cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPINTAACK
app_msi_ack <= cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSIACK
avs_pcie_reconfig_readdata[0] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[1] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[2] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[3] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[4] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[5] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[6] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[7] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[8] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[9] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[10] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[11] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[12] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[13] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[14] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdata[15] <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdata
avs_pcie_reconfig_readdatavalid <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_readdatavalid
avs_pcie_reconfig_waitrequest <= altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0.avs_pcie_reconfig_waitrequest
core_clk_out <= cyclone_iii.cycloneiv_hssi_pcie_hip.CORE_CLK_OUT
derr_cor_ext_rcv0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_COR_EXT_RCV0
derr_cor_ext_rcv1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_COR_EXT_RCV1
derr_cor_ext_rpl <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_COR_EXT_RPL
derr_rpl <= cyclone_iii.cycloneiv_hssi_pcie_hip.DERR_RPL
dl_ltssm[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM
dl_ltssm[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM1
dl_ltssm[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM2
dl_ltssm[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM3
dl_ltssm[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_LTSSM4
dlup_exit <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLUPEXIT
eidle_infer_sel[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL
eidle_infer_sel[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL1
eidle_infer_sel[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL2
eidle_infer_sel[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL3
eidle_infer_sel[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL4
eidle_infer_sel[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL5
eidle_infer_sel[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL6
eidle_infer_sel[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL7
eidle_infer_sel[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL8
eidle_infer_sel[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL9
eidle_infer_sel[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL10
eidle_infer_sel[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL11
eidle_infer_sel[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL12
eidle_infer_sel[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL13
eidle_infer_sel[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL14
eidle_infer_sel[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL15
eidle_infer_sel[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL16
eidle_infer_sel[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL17
eidle_infer_sel[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL18
eidle_infer_sel[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL19
eidle_infer_sel[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL20
eidle_infer_sel[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL21
eidle_infer_sel[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL22
eidle_infer_sel[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.EIDLEINFERSEL23
ev_128ns <= cyclone_iii.cycloneiv_hssi_pcie_hip.EV_128NS
ev_1us <= cyclone_iii.cycloneiv_hssi_pcie_hip.EV1US
hip_extraclkout[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_EXTRA_CLK_OUT
hip_extraclkout[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_EXTRA_CLK_OUT1
hotrst_exit <= cyclone_iii.cycloneiv_hssi_pcie_hip.HOTRSTEXIT
int_status[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS
int_status[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS1
int_status[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS2
int_status[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.INT_STATUS3
l2_exit <= cyclone_iii.cycloneiv_hssi_pcie_hip.L2EXIT
lane_act[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT
lane_act[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT1
lane_act[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT2
lane_act[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LANEACT3
lmi_ack <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIACK
lmi_dout[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT
lmi_dout[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT1
lmi_dout[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT2
lmi_dout[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT3
lmi_dout[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT4
lmi_dout[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT5
lmi_dout[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT6
lmi_dout[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT7
lmi_dout[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT8
lmi_dout[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT9
lmi_dout[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT10
lmi_dout[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT11
lmi_dout[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT12
lmi_dout[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT13
lmi_dout[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT14
lmi_dout[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT15
lmi_dout[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT16
lmi_dout[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT17
lmi_dout[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT18
lmi_dout[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT19
lmi_dout[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT20
lmi_dout[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT21
lmi_dout[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT22
lmi_dout[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT23
lmi_dout[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT24
lmi_dout[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT25
lmi_dout[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT26
lmi_dout[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT27
lmi_dout[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT28
lmi_dout[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT29
lmi_dout[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT30
lmi_dout[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDOUT31
npd_alloc_1cred_vc0 <= altpcie_txcred_patch:txcred_patch0.npd_alloc_1cred
npd_alloc_1cred_vc1 <= altpcie_txcred_patch:txcred_patch1.npd_alloc_1cred
npd_cred_vio_vc0 <= altpcie_txcred_patch:txcred_patch0.npd_cred_viol
npd_cred_vio_vc1 <= altpcie_txcred_patch:txcred_patch1.npd_cred_viol
nph_alloc_1cred_vc0 <= altpcie_txcred_patch:txcred_patch0.nph_alloc_1cred
nph_alloc_1cred_vc1 <= altpcie_txcred_patch:txcred_patch1.nph_alloc_1cred
nph_cred_vio_vc0 <= altpcie_txcred_patch:txcred_patch0.nph_cred_viol
nph_cred_vio_vc1 <= altpcie_txcred_patch:txcred_patch1.nph_cred_viol
pme_to_sr <= cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMETOSR
powerdown0_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN
powerdown0_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN1
powerdown1_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN2
powerdown1_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN3
powerdown2_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN4
powerdown2_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN5
powerdown3_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN6
powerdown3_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN7
powerdown4_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN8
powerdown4_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN9
powerdown5_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN10
powerdown5_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN11
powerdown6_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN12
powerdown6_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN13
powerdown7_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN14
powerdown7_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.POWERDOWN15
r2c_err0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_R2C_ERR0_EXT
r2c_err1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.EXTRA_OUT2
rate_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RATE
rc_gxb_powerdown <= <GND>
rc_rx_analogreset <= <GND>
rc_rx_digitalreset <= <GND>
rc_tx_digitalreset <= <GND>
reset_status <= cyclone_iii.cycloneiv_hssi_pcie_hip.RESETSTATUS
rx_fifo_empty0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOEMPTYVC0
rx_fifo_empty1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOEMPTYVC1
rx_fifo_full0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOFULLVC0
rx_fifo_full1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXFIFOFULLVC1
rx_st_bardec0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC0
rx_st_bardec0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC01
rx_st_bardec0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC02
rx_st_bardec0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC03
rx_st_bardec0[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC04
rx_st_bardec0[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC05
rx_st_bardec0[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC06
rx_st_bardec0[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC07
rx_st_bardec1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC1
rx_st_bardec1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC11
rx_st_bardec1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC12
rx_st_bardec1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC13
rx_st_bardec1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC14
rx_st_bardec1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC15
rx_st_bardec1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC16
rx_st_bardec1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBARDECVC17
rx_st_be0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC00
rx_st_be0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC001
rx_st_be0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC002
rx_st_be0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC003
rx_st_be0[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC004
rx_st_be0[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC005
rx_st_be0[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC006
rx_st_be0[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC007
rx_st_be0_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC01
rx_st_be0_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC011
rx_st_be0_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC012
rx_st_be0_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC013
rx_st_be0_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC014
rx_st_be0_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC015
rx_st_be0_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC016
rx_st_be0_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC017
rx_st_be1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC10
rx_st_be1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC101
rx_st_be1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC102
rx_st_be1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC103
rx_st_be1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC104
rx_st_be1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC105
rx_st_be1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC106
rx_st_be1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC107
rx_st_be1_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC11
rx_st_be1_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC111
rx_st_be1_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC112
rx_st_be1_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC113
rx_st_be1_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC114
rx_st_be1_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC115
rx_st_be1_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC116
rx_st_be1_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXBEVC117
rx_st_data0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC00
rx_st_data0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC001
rx_st_data0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC002
rx_st_data0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC003
rx_st_data0[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC004
rx_st_data0[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC005
rx_st_data0[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC006
rx_st_data0[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC007
rx_st_data0[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC008
rx_st_data0[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC009
rx_st_data0[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0010
rx_st_data0[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0011
rx_st_data0[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0012
rx_st_data0[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0013
rx_st_data0[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0014
rx_st_data0[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0015
rx_st_data0[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0016
rx_st_data0[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0017
rx_st_data0[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0018
rx_st_data0[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0019
rx_st_data0[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0020
rx_st_data0[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0021
rx_st_data0[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0022
rx_st_data0[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0023
rx_st_data0[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0024
rx_st_data0[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0025
rx_st_data0[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0026
rx_st_data0[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0027
rx_st_data0[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0028
rx_st_data0[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0029
rx_st_data0[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0030
rx_st_data0[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0031
rx_st_data0[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0032
rx_st_data0[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0033
rx_st_data0[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0034
rx_st_data0[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0035
rx_st_data0[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0036
rx_st_data0[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0037
rx_st_data0[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0038
rx_st_data0[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0039
rx_st_data0[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0040
rx_st_data0[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0041
rx_st_data0[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0042
rx_st_data0[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0043
rx_st_data0[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0044
rx_st_data0[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0045
rx_st_data0[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0046
rx_st_data0[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0047
rx_st_data0[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0048
rx_st_data0[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0049
rx_st_data0[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0050
rx_st_data0[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0051
rx_st_data0[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0052
rx_st_data0[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0053
rx_st_data0[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0054
rx_st_data0[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0055
rx_st_data0[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0056
rx_st_data0[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0057
rx_st_data0[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0058
rx_st_data0[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0059
rx_st_data0[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0060
rx_st_data0[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0061
rx_st_data0[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0062
rx_st_data0[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0063
rx_st_data0_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC01
rx_st_data0_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC011
rx_st_data0_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC012
rx_st_data0_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC013
rx_st_data0_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC014
rx_st_data0_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC015
rx_st_data0_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC016
rx_st_data0_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC017
rx_st_data0_p1[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC018
rx_st_data0_p1[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC019
rx_st_data0_p1[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0110
rx_st_data0_p1[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0111
rx_st_data0_p1[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0112
rx_st_data0_p1[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0113
rx_st_data0_p1[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0114
rx_st_data0_p1[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0115
rx_st_data0_p1[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0116
rx_st_data0_p1[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0117
rx_st_data0_p1[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0118
rx_st_data0_p1[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0119
rx_st_data0_p1[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0120
rx_st_data0_p1[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0121
rx_st_data0_p1[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0122
rx_st_data0_p1[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0123
rx_st_data0_p1[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0124
rx_st_data0_p1[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0125
rx_st_data0_p1[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0126
rx_st_data0_p1[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0127
rx_st_data0_p1[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0128
rx_st_data0_p1[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0129
rx_st_data0_p1[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0130
rx_st_data0_p1[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0131
rx_st_data0_p1[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0132
rx_st_data0_p1[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0133
rx_st_data0_p1[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0134
rx_st_data0_p1[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0135
rx_st_data0_p1[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0136
rx_st_data0_p1[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0137
rx_st_data0_p1[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0138
rx_st_data0_p1[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0139
rx_st_data0_p1[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0140
rx_st_data0_p1[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0141
rx_st_data0_p1[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0142
rx_st_data0_p1[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0143
rx_st_data0_p1[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0144
rx_st_data0_p1[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0145
rx_st_data0_p1[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0146
rx_st_data0_p1[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0147
rx_st_data0_p1[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0148
rx_st_data0_p1[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0149
rx_st_data0_p1[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0150
rx_st_data0_p1[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0151
rx_st_data0_p1[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0152
rx_st_data0_p1[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0153
rx_st_data0_p1[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0154
rx_st_data0_p1[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0155
rx_st_data0_p1[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0156
rx_st_data0_p1[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0157
rx_st_data0_p1[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0158
rx_st_data0_p1[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0159
rx_st_data0_p1[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0160
rx_st_data0_p1[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0161
rx_st_data0_p1[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0162
rx_st_data0_p1[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC0163
rx_st_data1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC10
rx_st_data1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC101
rx_st_data1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC102
rx_st_data1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC103
rx_st_data1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC104
rx_st_data1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC105
rx_st_data1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC106
rx_st_data1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC107
rx_st_data1[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC108
rx_st_data1[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC109
rx_st_data1[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1010
rx_st_data1[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1011
rx_st_data1[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1012
rx_st_data1[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1013
rx_st_data1[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1014
rx_st_data1[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1015
rx_st_data1[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1016
rx_st_data1[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1017
rx_st_data1[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1018
rx_st_data1[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1019
rx_st_data1[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1020
rx_st_data1[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1021
rx_st_data1[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1022
rx_st_data1[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1023
rx_st_data1[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1024
rx_st_data1[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1025
rx_st_data1[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1026
rx_st_data1[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1027
rx_st_data1[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1028
rx_st_data1[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1029
rx_st_data1[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1030
rx_st_data1[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1031
rx_st_data1[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1032
rx_st_data1[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1033
rx_st_data1[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1034
rx_st_data1[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1035
rx_st_data1[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1036
rx_st_data1[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1037
rx_st_data1[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1038
rx_st_data1[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1039
rx_st_data1[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1040
rx_st_data1[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1041
rx_st_data1[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1042
rx_st_data1[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1043
rx_st_data1[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1044
rx_st_data1[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1045
rx_st_data1[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1046
rx_st_data1[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1047
rx_st_data1[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1048
rx_st_data1[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1049
rx_st_data1[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1050
rx_st_data1[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1051
rx_st_data1[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1052
rx_st_data1[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1053
rx_st_data1[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1054
rx_st_data1[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1055
rx_st_data1[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1056
rx_st_data1[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1057
rx_st_data1[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1058
rx_st_data1[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1059
rx_st_data1[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1060
rx_st_data1[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1061
rx_st_data1[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1062
rx_st_data1[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1063
rx_st_data1_p1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC11
rx_st_data1_p1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC111
rx_st_data1_p1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC112
rx_st_data1_p1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC113
rx_st_data1_p1[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC114
rx_st_data1_p1[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC115
rx_st_data1_p1[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC116
rx_st_data1_p1[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC117
rx_st_data1_p1[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC118
rx_st_data1_p1[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC119
rx_st_data1_p1[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1110
rx_st_data1_p1[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1111
rx_st_data1_p1[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1112
rx_st_data1_p1[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1113
rx_st_data1_p1[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1114
rx_st_data1_p1[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1115
rx_st_data1_p1[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1116
rx_st_data1_p1[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1117
rx_st_data1_p1[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1118
rx_st_data1_p1[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1119
rx_st_data1_p1[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1120
rx_st_data1_p1[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1121
rx_st_data1_p1[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1122
rx_st_data1_p1[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1123
rx_st_data1_p1[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1124
rx_st_data1_p1[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1125
rx_st_data1_p1[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1126
rx_st_data1_p1[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1127
rx_st_data1_p1[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1128
rx_st_data1_p1[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1129
rx_st_data1_p1[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1130
rx_st_data1_p1[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1131
rx_st_data1_p1[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1132
rx_st_data1_p1[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1133
rx_st_data1_p1[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1134
rx_st_data1_p1[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1135
rx_st_data1_p1[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1136
rx_st_data1_p1[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1137
rx_st_data1_p1[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1138
rx_st_data1_p1[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1139
rx_st_data1_p1[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1140
rx_st_data1_p1[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1141
rx_st_data1_p1[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1142
rx_st_data1_p1[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1143
rx_st_data1_p1[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1144
rx_st_data1_p1[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1145
rx_st_data1_p1[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1146
rx_st_data1_p1[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1147
rx_st_data1_p1[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1148
rx_st_data1_p1[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1149
rx_st_data1_p1[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1150
rx_st_data1_p1[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1151
rx_st_data1_p1[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1152
rx_st_data1_p1[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1153
rx_st_data1_p1[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1154
rx_st_data1_p1[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1155
rx_st_data1_p1[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1156
rx_st_data1_p1[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1157
rx_st_data1_p1[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1158
rx_st_data1_p1[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1159
rx_st_data1_p1[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1160
rx_st_data1_p1[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1161
rx_st_data1_p1[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1162
rx_st_data1_p1[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAVC1163
rx_st_eop0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXEOPVC00
rx_st_eop0_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXEOPVC01
rx_st_eop1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXEOPVC10
rx_st_eop1_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXEOPVC11
rx_st_err0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXERRVC0
rx_st_err1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXERRVC1
rx_st_sop0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXSOPVC00
rx_st_sop0_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXSOPVC01
rx_st_sop1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXSOPVC10
rx_st_sop1_p1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXSOPVC11
rx_st_valid0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALIDVC0
rx_st_valid1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALIDVC1
rxpolarity0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY
rxpolarity1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY1
rxpolarity2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY2
rxpolarity3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY3
rxpolarity4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY4
rxpolarity5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY5
rxpolarity6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY6
rxpolarity7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.RXPOLARITY7
serr_out <= cyclone_iii.cycloneiv_hssi_pcie_hip.SERROUT
suc_spd_neg <= cyclone_iii.cycloneiv_hssi_pcie_hip.O_SUCCESS_SPEED_NEGO_INT
swdn_wake <= cyclone_iii.cycloneiv_hssi_pcie_hip.SWDN_WAKE
swup_hotrst <= cyclone_iii.cycloneiv_hssi_pcie_hip.SWUP_HOTRST
test_out[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP
test_out[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP1
test_out[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP2
test_out[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP3
test_out[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP4
test_out[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP5
test_out[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP6
test_out[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP7
test_out[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP8
test_out[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP9
test_out[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP10
test_out[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP11
test_out[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP12
test_out[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP13
test_out[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP14
test_out[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP15
test_out[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP16
test_out[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP17
test_out[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP18
test_out[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP19
test_out[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP20
test_out[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP21
test_out[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP22
test_out[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP23
test_out[24] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP24
test_out[25] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP25
test_out[26] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP26
test_out[27] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP27
test_out[28] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP28
test_out[29] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP29
test_out[30] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP30
test_out[31] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP31
test_out[32] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP32
test_out[33] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP33
test_out[34] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP34
test_out[35] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP35
test_out[36] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP36
test_out[37] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP37
test_out[38] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP38
test_out[39] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP39
test_out[40] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP40
test_out[41] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP41
test_out[42] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP42
test_out[43] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP43
test_out[44] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP44
test_out[45] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP45
test_out[46] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP46
test_out[47] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP47
test_out[48] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP48
test_out[49] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP49
test_out[50] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP50
test_out[51] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP51
test_out[52] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP52
test_out[53] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP53
test_out[54] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP54
test_out[55] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP55
test_out[56] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP56
test_out[57] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP57
test_out[58] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP58
test_out[59] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP59
test_out[60] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP60
test_out[61] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP61
test_out[62] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP62
test_out[63] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TESTOUTHIP63
tl_cfg_add[0] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_add[1] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_add[2] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_add[3] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_add
tl_cfg_ctl[0] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[1] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[2] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[3] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[4] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[5] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[6] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[7] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[8] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[9] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[10] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[11] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[12] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[13] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[14] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[15] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[16] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[17] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[18] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[19] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[20] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[21] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[22] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[23] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[24] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[25] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[26] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[27] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[28] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[29] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[30] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl[31] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl
tl_cfg_ctl_wr <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_ctl_wr
tl_cfg_sts[0] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[1] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[2] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[3] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[4] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[5] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[6] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[7] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[8] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[9] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[10] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[11] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[12] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[13] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[14] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[15] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[16] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[17] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[18] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[19] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[20] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[21] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[22] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[23] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[24] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[25] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[26] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[27] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[28] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[29] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[30] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[31] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[32] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[33] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[34] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[35] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[36] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[37] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[38] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[39] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[40] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[41] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[42] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[43] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[44] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[45] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[46] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[47] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[48] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[49] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[50] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[51] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts[52] <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts
tl_cfg_sts_wr <= altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst.o_tl_cfg_sts_wr
tlbp_dl_ack_phypm[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLACKPHYPM
tlbp_dl_ack_phypm[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLACKPHYPM1
tlbp_dl_ack_requpfc <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_ACK_REQ_UPFC
tlbp_dl_ack_sndupfc <= cyclone_iii.cycloneiv_hssi_pcie_hip.DL_ACK_SND_UPFC
tlbp_dl_current_deemp <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLCURRENTDEEMP
tlbp_dl_currentspeed[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLCURRENTSPEED
tlbp_dl_currentspeed[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLCURRENTSPEED1
tlbp_dl_dll_req <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLDLLREQ
tlbp_dl_err_dll[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL
tlbp_dl_err_dll[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL1
tlbp_dl_err_dll[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL2
tlbp_dl_err_dll[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL3
tlbp_dl_err_dll[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRDLL4
tlbp_dl_errphy <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLERRPHY
tlbp_dl_link_autobdw_status <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLLINKAUTOBDWSTATUS
tlbp_dl_link_bdwmng_status <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLLINKBDWMNGSTATUS
tlbp_dl_rpbuf_emp <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRPBUFEMP
tlbp_dl_rst_enter_comp_bit <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRSTENTERCOMPBIT
tlbp_dl_rst_tx_margin_field <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRSTTXMARGINFIELD
tlbp_dl_rx_typ_pm[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXTYPPM
tlbp_dl_rx_typ_pm[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXTYPPM1
tlbp_dl_rx_typ_pm[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXTYPPM2
tlbp_dl_rx_valpm <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLRXVALPM
tlbp_dl_tx_ackpm <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLTXACKPM
tlbp_dl_up <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLUP
tlbp_dl_vc_status[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS
tlbp_dl_vc_status[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS1
tlbp_dl_vc_status[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS2
tlbp_dl_vc_status[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS3
tlbp_dl_vc_status[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS4
tlbp_dl_vc_status[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS5
tlbp_dl_vc_status[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS6
tlbp_dl_vc_status[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.DLVCSTATUS7
tlbp_link_up <= cyclone_iii.cycloneiv_hssi_pcie_hip.LINKUP
tx_cred0[0] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[1] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[2] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[3] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[4] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[5] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[6] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[7] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[8] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[9] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[10] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[11] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[12] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[13] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[14] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[15] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[16] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[17] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[18] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[19] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[20] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[21] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[22] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[23] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[24] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[25] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[26] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[27] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[28] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[29] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[30] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[31] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[32] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[33] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[34] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred0[35] <= altpcie_txcred_patch:txcred_patch0.tx_cred
tx_cred1[0] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[1] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[2] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[3] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[4] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[5] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[6] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[7] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[8] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[9] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[10] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[11] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[12] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[13] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[14] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[15] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[16] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[17] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[18] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[19] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[20] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[21] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[22] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[23] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[24] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[25] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[26] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[27] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[28] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[29] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[30] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[31] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[32] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[33] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[34] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_cred1[35] <= altpcie_txcred_patch:txcred_patch1.tx_cred
tx_deemph[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH
tx_deemph[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH1
tx_deemph[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH2
tx_deemph[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH3
tx_deemph[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH4
tx_deemph[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH5
tx_deemph[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH6
tx_deemph[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDEEMPH7
tx_fifo_empty0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOEMPTYVC0
tx_fifo_empty1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOEMPTYVC1
tx_fifo_full0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOFULLVC0
tx_fifo_full1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOFULLVC1
tx_fifo_rdptr0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC0
tx_fifo_rdptr0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC01
tx_fifo_rdptr0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC02
tx_fifo_rdptr0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC03
tx_fifo_rdptr1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC1
tx_fifo_rdptr1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC11
tx_fifo_rdptr1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC12
tx_fifo_rdptr1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFORDPVC13
tx_fifo_wrptr0[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC0
tx_fifo_wrptr0[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC01
tx_fifo_wrptr0[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC02
tx_fifo_wrptr0[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC03
tx_fifo_wrptr1[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC1
tx_fifo_wrptr1[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC11
tx_fifo_wrptr1[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC12
tx_fifo_wrptr1[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXFIFOWRPVC13
tx_margin[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN
tx_margin[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN1
tx_margin[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN2
tx_margin[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN3
tx_margin[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN4
tx_margin[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN5
tx_margin[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN6
tx_margin[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN7
tx_margin[8] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN8
tx_margin[9] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN9
tx_margin[10] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN10
tx_margin[11] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN11
tx_margin[12] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN12
tx_margin[13] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN13
tx_margin[14] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN14
tx_margin[15] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN15
tx_margin[16] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN16
tx_margin[17] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN17
tx_margin[18] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN18
tx_margin[19] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN19
tx_margin[20] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN20
tx_margin[21] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN21
tx_margin[22] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN22
tx_margin[23] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXMARGIN23
tx_st_ready0 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXREADYVC0
tx_st_ready1 <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXREADYVC1
txcompl0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL
txcompl1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL1
txcompl2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL2
txcompl3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL3
txcompl4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL4
txcompl5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL5
txcompl6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL6
txcompl7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXCOMPL7
txdata0_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA
txdata0_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA1
txdata0_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA2
txdata0_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA3
txdata0_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA4
txdata0_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA5
txdata0_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA6
txdata0_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA7
txdata1_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA8
txdata1_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA9
txdata1_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA10
txdata1_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA11
txdata1_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA12
txdata1_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA13
txdata1_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA14
txdata1_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA15
txdata2_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA16
txdata2_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA17
txdata2_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA18
txdata2_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA19
txdata2_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA20
txdata2_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA21
txdata2_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA22
txdata2_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA23
txdata3_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA24
txdata3_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA25
txdata3_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA26
txdata3_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA27
txdata3_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA28
txdata3_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA29
txdata3_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA30
txdata3_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA31
txdata4_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA32
txdata4_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA33
txdata4_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA34
txdata4_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA35
txdata4_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA36
txdata4_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA37
txdata4_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA38
txdata4_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA39
txdata5_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA40
txdata5_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA41
txdata5_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA42
txdata5_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA43
txdata5_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA44
txdata5_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA45
txdata5_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA46
txdata5_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA47
txdata6_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA48
txdata6_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA49
txdata6_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA50
txdata6_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA51
txdata6_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA52
txdata6_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA53
txdata6_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA54
txdata6_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA55
txdata7_ext[0] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA56
txdata7_ext[1] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA57
txdata7_ext[2] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA58
txdata7_ext[3] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA59
txdata7_ext[4] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA60
txdata7_ext[5] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA61
txdata7_ext[6] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA62
txdata7_ext[7] <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATA63
txdatak0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK
txdatak1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK1
txdatak2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK2
txdatak3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK3
txdatak4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK4
txdatak5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK5
txdatak6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK6
txdatak7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAK7
txdetectrx0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX
txdetectrx1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX1
txdetectrx2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX2
txdetectrx3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX3
txdetectrx4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX4
txdetectrx5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX5
txdetectrx6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX6
txdetectrx7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXDETECTRX7
txelecidle0_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE
txelecidle1_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE1
txelecidle2_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE2
txelecidle3_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE3
txelecidle4_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE4
txelecidle5_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE5
txelecidle6_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE6
txelecidle7_ext <= cyclone_iii.cycloneiv_hssi_pcie_hip.TXELECIDLE7
use_pcie_reconfig <= <GND>
wake_oen <= cyclone_iii.cycloneiv_hssi_pcie_hip.WAKEOEN
AvlClk_i => ~NO_FANOUT~
CraAddress_i[0] => ~NO_FANOUT~
CraAddress_i[1] => ~NO_FANOUT~
CraAddress_i[2] => ~NO_FANOUT~
CraAddress_i[3] => ~NO_FANOUT~
CraAddress_i[4] => ~NO_FANOUT~
CraAddress_i[5] => ~NO_FANOUT~
CraAddress_i[6] => ~NO_FANOUT~
CraAddress_i[7] => ~NO_FANOUT~
CraAddress_i[8] => ~NO_FANOUT~
CraAddress_i[9] => ~NO_FANOUT~
CraAddress_i[10] => ~NO_FANOUT~
CraAddress_i[11] => ~NO_FANOUT~
CraByteEnable_i[0] => ~NO_FANOUT~
CraByteEnable_i[1] => ~NO_FANOUT~
CraByteEnable_i[2] => ~NO_FANOUT~
CraByteEnable_i[3] => ~NO_FANOUT~
CraChipSelect_i => ~NO_FANOUT~
CraRead => ~NO_FANOUT~
CraWrite => ~NO_FANOUT~
CraWriteData_i[0] => ~NO_FANOUT~
CraWriteData_i[1] => ~NO_FANOUT~
CraWriteData_i[2] => ~NO_FANOUT~
CraWriteData_i[3] => ~NO_FANOUT~
CraWriteData_i[4] => ~NO_FANOUT~
CraWriteData_i[5] => ~NO_FANOUT~
CraWriteData_i[6] => ~NO_FANOUT~
CraWriteData_i[7] => ~NO_FANOUT~
CraWriteData_i[8] => ~NO_FANOUT~
CraWriteData_i[9] => ~NO_FANOUT~
CraWriteData_i[10] => ~NO_FANOUT~
CraWriteData_i[11] => ~NO_FANOUT~
CraWriteData_i[12] => ~NO_FANOUT~
CraWriteData_i[13] => ~NO_FANOUT~
CraWriteData_i[14] => ~NO_FANOUT~
CraWriteData_i[15] => ~NO_FANOUT~
CraWriteData_i[16] => ~NO_FANOUT~
CraWriteData_i[17] => ~NO_FANOUT~
CraWriteData_i[18] => ~NO_FANOUT~
CraWriteData_i[19] => ~NO_FANOUT~
CraWriteData_i[20] => ~NO_FANOUT~
CraWriteData_i[21] => ~NO_FANOUT~
CraWriteData_i[22] => ~NO_FANOUT~
CraWriteData_i[23] => ~NO_FANOUT~
CraWriteData_i[24] => ~NO_FANOUT~
CraWriteData_i[25] => ~NO_FANOUT~
CraWriteData_i[26] => ~NO_FANOUT~
CraWriteData_i[27] => ~NO_FANOUT~
CraWriteData_i[28] => ~NO_FANOUT~
CraWriteData_i[29] => ~NO_FANOUT~
CraWriteData_i[30] => ~NO_FANOUT~
CraWriteData_i[31] => ~NO_FANOUT~
Rstn_i => ~NO_FANOUT~
RxmIrqNum_i[0] => ~NO_FANOUT~
RxmIrqNum_i[1] => ~NO_FANOUT~
RxmIrqNum_i[2] => ~NO_FANOUT~
RxmIrqNum_i[3] => ~NO_FANOUT~
RxmIrqNum_i[4] => ~NO_FANOUT~
RxmIrqNum_i[5] => ~NO_FANOUT~
RxmIrq_i[0] => ~NO_FANOUT~
RxmReadDataValid_i => ~NO_FANOUT~
RxmReadData_i[0] => ~NO_FANOUT~
RxmReadData_i[1] => ~NO_FANOUT~
RxmReadData_i[2] => ~NO_FANOUT~
RxmReadData_i[3] => ~NO_FANOUT~
RxmReadData_i[4] => ~NO_FANOUT~
RxmReadData_i[5] => ~NO_FANOUT~
RxmReadData_i[6] => ~NO_FANOUT~
RxmReadData_i[7] => ~NO_FANOUT~
RxmReadData_i[8] => ~NO_FANOUT~
RxmReadData_i[9] => ~NO_FANOUT~
RxmReadData_i[10] => ~NO_FANOUT~
RxmReadData_i[11] => ~NO_FANOUT~
RxmReadData_i[12] => ~NO_FANOUT~
RxmReadData_i[13] => ~NO_FANOUT~
RxmReadData_i[14] => ~NO_FANOUT~
RxmReadData_i[15] => ~NO_FANOUT~
RxmReadData_i[16] => ~NO_FANOUT~
RxmReadData_i[17] => ~NO_FANOUT~
RxmReadData_i[18] => ~NO_FANOUT~
RxmReadData_i[19] => ~NO_FANOUT~
RxmReadData_i[20] => ~NO_FANOUT~
RxmReadData_i[21] => ~NO_FANOUT~
RxmReadData_i[22] => ~NO_FANOUT~
RxmReadData_i[23] => ~NO_FANOUT~
RxmReadData_i[24] => ~NO_FANOUT~
RxmReadData_i[25] => ~NO_FANOUT~
RxmReadData_i[26] => ~NO_FANOUT~
RxmReadData_i[27] => ~NO_FANOUT~
RxmReadData_i[28] => ~NO_FANOUT~
RxmReadData_i[29] => ~NO_FANOUT~
RxmReadData_i[30] => ~NO_FANOUT~
RxmReadData_i[31] => ~NO_FANOUT~
RxmReadData_i[32] => ~NO_FANOUT~
RxmReadData_i[33] => ~NO_FANOUT~
RxmReadData_i[34] => ~NO_FANOUT~
RxmReadData_i[35] => ~NO_FANOUT~
RxmReadData_i[36] => ~NO_FANOUT~
RxmReadData_i[37] => ~NO_FANOUT~
RxmReadData_i[38] => ~NO_FANOUT~
RxmReadData_i[39] => ~NO_FANOUT~
RxmReadData_i[40] => ~NO_FANOUT~
RxmReadData_i[41] => ~NO_FANOUT~
RxmReadData_i[42] => ~NO_FANOUT~
RxmReadData_i[43] => ~NO_FANOUT~
RxmReadData_i[44] => ~NO_FANOUT~
RxmReadData_i[45] => ~NO_FANOUT~
RxmReadData_i[46] => ~NO_FANOUT~
RxmReadData_i[47] => ~NO_FANOUT~
RxmReadData_i[48] => ~NO_FANOUT~
RxmReadData_i[49] => ~NO_FANOUT~
RxmReadData_i[50] => ~NO_FANOUT~
RxmReadData_i[51] => ~NO_FANOUT~
RxmReadData_i[52] => ~NO_FANOUT~
RxmReadData_i[53] => ~NO_FANOUT~
RxmReadData_i[54] => ~NO_FANOUT~
RxmReadData_i[55] => ~NO_FANOUT~
RxmReadData_i[56] => ~NO_FANOUT~
RxmReadData_i[57] => ~NO_FANOUT~
RxmReadData_i[58] => ~NO_FANOUT~
RxmReadData_i[59] => ~NO_FANOUT~
RxmReadData_i[60] => ~NO_FANOUT~
RxmReadData_i[61] => ~NO_FANOUT~
RxmReadData_i[62] => ~NO_FANOUT~
RxmReadData_i[63] => ~NO_FANOUT~
RxmWaitRequest_i => ~NO_FANOUT~
TxsAddress_i[0] => ~NO_FANOUT~
TxsAddress_i[1] => ~NO_FANOUT~
TxsAddress_i[2] => ~NO_FANOUT~
TxsAddress_i[3] => ~NO_FANOUT~
TxsAddress_i[4] => ~NO_FANOUT~
TxsAddress_i[5] => ~NO_FANOUT~
TxsAddress_i[6] => ~NO_FANOUT~
TxsAddress_i[7] => ~NO_FANOUT~
TxsAddress_i[8] => ~NO_FANOUT~
TxsAddress_i[9] => ~NO_FANOUT~
TxsAddress_i[10] => ~NO_FANOUT~
TxsAddress_i[11] => ~NO_FANOUT~
TxsAddress_i[12] => ~NO_FANOUT~
TxsAddress_i[13] => ~NO_FANOUT~
TxsAddress_i[14] => ~NO_FANOUT~
TxsAddress_i[15] => ~NO_FANOUT~
TxsAddress_i[16] => ~NO_FANOUT~
TxsAddress_i[17] => ~NO_FANOUT~
TxsAddress_i[18] => ~NO_FANOUT~
TxsAddress_i[19] => ~NO_FANOUT~
TxsAddress_i[20] => ~NO_FANOUT~
TxsBurstCount_i[0] => ~NO_FANOUT~
TxsBurstCount_i[1] => ~NO_FANOUT~
TxsBurstCount_i[2] => ~NO_FANOUT~
TxsBurstCount_i[3] => ~NO_FANOUT~
TxsBurstCount_i[4] => ~NO_FANOUT~
TxsBurstCount_i[5] => ~NO_FANOUT~
TxsBurstCount_i[6] => ~NO_FANOUT~
TxsBurstCount_i[7] => ~NO_FANOUT~
TxsBurstCount_i[8] => ~NO_FANOUT~
TxsBurstCount_i[9] => ~NO_FANOUT~
TxsByteEnable_i[0] => ~NO_FANOUT~
TxsByteEnable_i[1] => ~NO_FANOUT~
TxsByteEnable_i[2] => ~NO_FANOUT~
TxsByteEnable_i[3] => ~NO_FANOUT~
TxsByteEnable_i[4] => ~NO_FANOUT~
TxsByteEnable_i[5] => ~NO_FANOUT~
TxsByteEnable_i[6] => ~NO_FANOUT~
TxsByteEnable_i[7] => ~NO_FANOUT~
TxsChipSelect_i => ~NO_FANOUT~
TxsRead_i => ~NO_FANOUT~
TxsWriteData_i[0] => ~NO_FANOUT~
TxsWriteData_i[1] => ~NO_FANOUT~
TxsWriteData_i[2] => ~NO_FANOUT~
TxsWriteData_i[3] => ~NO_FANOUT~
TxsWriteData_i[4] => ~NO_FANOUT~
TxsWriteData_i[5] => ~NO_FANOUT~
TxsWriteData_i[6] => ~NO_FANOUT~
TxsWriteData_i[7] => ~NO_FANOUT~
TxsWriteData_i[8] => ~NO_FANOUT~
TxsWriteData_i[9] => ~NO_FANOUT~
TxsWriteData_i[10] => ~NO_FANOUT~
TxsWriteData_i[11] => ~NO_FANOUT~
TxsWriteData_i[12] => ~NO_FANOUT~
TxsWriteData_i[13] => ~NO_FANOUT~
TxsWriteData_i[14] => ~NO_FANOUT~
TxsWriteData_i[15] => ~NO_FANOUT~
TxsWriteData_i[16] => ~NO_FANOUT~
TxsWriteData_i[17] => ~NO_FANOUT~
TxsWriteData_i[18] => ~NO_FANOUT~
TxsWriteData_i[19] => ~NO_FANOUT~
TxsWriteData_i[20] => ~NO_FANOUT~
TxsWriteData_i[21] => ~NO_FANOUT~
TxsWriteData_i[22] => ~NO_FANOUT~
TxsWriteData_i[23] => ~NO_FANOUT~
TxsWriteData_i[24] => ~NO_FANOUT~
TxsWriteData_i[25] => ~NO_FANOUT~
TxsWriteData_i[26] => ~NO_FANOUT~
TxsWriteData_i[27] => ~NO_FANOUT~
TxsWriteData_i[28] => ~NO_FANOUT~
TxsWriteData_i[29] => ~NO_FANOUT~
TxsWriteData_i[30] => ~NO_FANOUT~
TxsWriteData_i[31] => ~NO_FANOUT~
TxsWriteData_i[32] => ~NO_FANOUT~
TxsWriteData_i[33] => ~NO_FANOUT~
TxsWriteData_i[34] => ~NO_FANOUT~
TxsWriteData_i[35] => ~NO_FANOUT~
TxsWriteData_i[36] => ~NO_FANOUT~
TxsWriteData_i[37] => ~NO_FANOUT~
TxsWriteData_i[38] => ~NO_FANOUT~
TxsWriteData_i[39] => ~NO_FANOUT~
TxsWriteData_i[40] => ~NO_FANOUT~
TxsWriteData_i[41] => ~NO_FANOUT~
TxsWriteData_i[42] => ~NO_FANOUT~
TxsWriteData_i[43] => ~NO_FANOUT~
TxsWriteData_i[44] => ~NO_FANOUT~
TxsWriteData_i[45] => ~NO_FANOUT~
TxsWriteData_i[46] => ~NO_FANOUT~
TxsWriteData_i[47] => ~NO_FANOUT~
TxsWriteData_i[48] => ~NO_FANOUT~
TxsWriteData_i[49] => ~NO_FANOUT~
TxsWriteData_i[50] => ~NO_FANOUT~
TxsWriteData_i[51] => ~NO_FANOUT~
TxsWriteData_i[52] => ~NO_FANOUT~
TxsWriteData_i[53] => ~NO_FANOUT~
TxsWriteData_i[54] => ~NO_FANOUT~
TxsWriteData_i[55] => ~NO_FANOUT~
TxsWriteData_i[56] => ~NO_FANOUT~
TxsWriteData_i[57] => ~NO_FANOUT~
TxsWriteData_i[58] => ~NO_FANOUT~
TxsWriteData_i[59] => ~NO_FANOUT~
TxsWriteData_i[60] => ~NO_FANOUT~
TxsWriteData_i[61] => ~NO_FANOUT~
TxsWriteData_i[62] => ~NO_FANOUT~
TxsWriteData_i[63] => ~NO_FANOUT~
TxsWrite_i => ~NO_FANOUT~
aer_msi_num[0] => aer_msi_num_int[0].DATAA
aer_msi_num[1] => aer_msi_num_int[1].DATAA
aer_msi_num[2] => aer_msi_num_int[2].DATAA
aer_msi_num[3] => aer_msi_num_int[3].DATAA
aer_msi_num[4] => aer_msi_num_int[4].DATAA
app_int_sts => app_int_sts_int.DATAA
app_msi_num[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM
app_msi_num[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM1
app_msi_num[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM2
app_msi_num[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM3
app_msi_num[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLAPPMSINUM4
app_msi_req => app_msi_req_int.DATAA
app_msi_tc[0] => app_msi_tc_int[0].DATAA
app_msi_tc[1] => app_msi_tc_int[1].DATAA
app_msi_tc[2] => app_msi_tc_int[2].DATAA
avs_pcie_reconfig_address[0] => avs_pcie_reconfig_address[0].IN1
avs_pcie_reconfig_address[1] => avs_pcie_reconfig_address[1].IN1
avs_pcie_reconfig_address[2] => avs_pcie_reconfig_address[2].IN1
avs_pcie_reconfig_address[3] => avs_pcie_reconfig_address[3].IN1
avs_pcie_reconfig_address[4] => avs_pcie_reconfig_address[4].IN1
avs_pcie_reconfig_address[5] => avs_pcie_reconfig_address[5].IN1
avs_pcie_reconfig_address[6] => avs_pcie_reconfig_address[6].IN1
avs_pcie_reconfig_address[7] => avs_pcie_reconfig_address[7].IN1
avs_pcie_reconfig_chipselect => avs_pcie_reconfig_chipselect.IN1
avs_pcie_reconfig_clk => avs_pcie_reconfig_clk.IN1
avs_pcie_reconfig_read => avs_pcie_reconfig_read.IN1
avs_pcie_reconfig_rstn => ~NO_FANOUT~
avs_pcie_reconfig_write => avs_pcie_reconfig_write.IN1
avs_pcie_reconfig_writedata[0] => avs_pcie_reconfig_writedata[0].IN1
avs_pcie_reconfig_writedata[1] => avs_pcie_reconfig_writedata[1].IN1
avs_pcie_reconfig_writedata[2] => avs_pcie_reconfig_writedata[2].IN1
avs_pcie_reconfig_writedata[3] => avs_pcie_reconfig_writedata[3].IN1
avs_pcie_reconfig_writedata[4] => avs_pcie_reconfig_writedata[4].IN1
avs_pcie_reconfig_writedata[5] => avs_pcie_reconfig_writedata[5].IN1
avs_pcie_reconfig_writedata[6] => avs_pcie_reconfig_writedata[6].IN1
avs_pcie_reconfig_writedata[7] => avs_pcie_reconfig_writedata[7].IN1
avs_pcie_reconfig_writedata[8] => avs_pcie_reconfig_writedata[8].IN1
avs_pcie_reconfig_writedata[9] => avs_pcie_reconfig_writedata[9].IN1
avs_pcie_reconfig_writedata[10] => avs_pcie_reconfig_writedata[10].IN1
avs_pcie_reconfig_writedata[11] => avs_pcie_reconfig_writedata[11].IN1
avs_pcie_reconfig_writedata[12] => avs_pcie_reconfig_writedata[12].IN1
avs_pcie_reconfig_writedata[13] => avs_pcie_reconfig_writedata[13].IN1
avs_pcie_reconfig_writedata[14] => avs_pcie_reconfig_writedata[14].IN1
avs_pcie_reconfig_writedata[15] => avs_pcie_reconfig_writedata[15].IN1
core_clk_in => cyclone_iii.cycloneiv_hssi_pcie_hip.CORE_CLK_IN
cpl_err[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR
cpl_err[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR1
cpl_err[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR2
cpl_err[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR3
cpl_err[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR4
cpl_err[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR5
cpl_err[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.CPLERR6
cpl_pending => cpl_pending_int.DATAA
crst => cyclone_iii.cycloneiv_hssi_pcie_hip.CORECRST
dbg_pipex1_rx[0] => ~NO_FANOUT~
dbg_pipex1_rx[1] => ~NO_FANOUT~
dbg_pipex1_rx[2] => ~NO_FANOUT~
dbg_pipex1_rx[3] => ~NO_FANOUT~
dbg_pipex1_rx[4] => ~NO_FANOUT~
dbg_pipex1_rx[5] => ~NO_FANOUT~
dbg_pipex1_rx[6] => ~NO_FANOUT~
dbg_pipex1_rx[7] => ~NO_FANOUT~
dbg_pipex1_rx[8] => ~NO_FANOUT~
dbg_pipex1_rx[9] => ~NO_FANOUT~
dbg_pipex1_rx[10] => ~NO_FANOUT~
dbg_pipex1_rx[11] => ~NO_FANOUT~
dbg_pipex1_rx[12] => ~NO_FANOUT~
dbg_pipex1_rx[13] => ~NO_FANOUT~
dbg_pipex1_rx[14] => ~NO_FANOUT~
hpg_ctrler[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER
hpg_ctrler[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER1
hpg_ctrler[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER2
hpg_ctrler[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER3
hpg_ctrler[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLHPGCTRLER4
lmi_addr[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR
lmi_addr[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR1
lmi_addr[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR2
lmi_addr[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR3
lmi_addr[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR4
lmi_addr[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR5
lmi_addr[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR6
lmi_addr[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR7
lmi_addr[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR8
lmi_addr[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR9
lmi_addr[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR10
lmi_addr[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIADDR11
lmi_din[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN
lmi_din[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN1
lmi_din[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN2
lmi_din[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN3
lmi_din[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN4
lmi_din[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN5
lmi_din[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN6
lmi_din[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN7
lmi_din[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN8
lmi_din[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN9
lmi_din[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN10
lmi_din[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN11
lmi_din[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN12
lmi_din[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN13
lmi_din[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN14
lmi_din[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN15
lmi_din[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN16
lmi_din[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN17
lmi_din[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN18
lmi_din[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN19
lmi_din[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN20
lmi_din[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN21
lmi_din[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN22
lmi_din[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN23
lmi_din[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN24
lmi_din[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN25
lmi_din[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN26
lmi_din[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN27
lmi_din[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN28
lmi_din[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN29
lmi_din[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN30
lmi_din[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIDIN31
lmi_rden => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIRDEN
lmi_wren => cyclone_iii.cycloneiv_hssi_pcie_hip.LMIWREN
mode[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.MODE
mode[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.MODE1
npor => npor.IN2
pclk_central => cyclone_iii.cycloneiv_hssi_pcie_hip.PCLK_CENTRAL
pclk_ch0 => cyclone_iii.cycloneiv_hssi_pcie_hip.PCLK_CH0
pex_msi_num[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM
pex_msi_num[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM1
pex_msi_num[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM2
pex_msi_num[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM3
pex_msi_num[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPEXMSINUM4
phystatus0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS
phystatus1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS1
phystatus2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS2
phystatus3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS3
phystatus4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS4
phystatus5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS5
phystatus6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS6
phystatus7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.PHYSTATUS7
pld_clk => pld_clk.IN3
pll_fixed_clk => cyclone_iii.cycloneiv_hssi_pcie_hip.PLL_FIXED_CLK
pm_auxpwr => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMAUXPWR
pm_data[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA
pm_data[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA1
pm_data[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA2
pm_data[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA3
pm_data[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA4
pm_data[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA5
pm_data[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA6
pm_data[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA7
pm_data[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA8
pm_data[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TLPMDATA9
pm_event => pm_event_int.DATAA
pme_to_cr => pme_to_cr_int.DATAA
rc_areset => ~NO_FANOUT~
rc_inclk_eq_125mhz => ~NO_FANOUT~
rc_pll_locked => ~NO_FANOUT~
rc_rx_pll_locked_one => ~NO_FANOUT~
rx_st_mask0 => rx_st_mask0_int.DATAA
rx_st_mask1 => cyclone_iii.cycloneiv_hssi_pcie_hip.RXMASKVC1
rx_st_ready0 => rx_st_ready0_int.DATAA
rx_st_ready1 => cyclone_iii.cycloneiv_hssi_pcie_hip.RXREADYVC1
rxdata0_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA
rxdata0_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA1
rxdata0_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA2
rxdata0_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA3
rxdata0_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA4
rxdata0_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA5
rxdata0_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA6
rxdata0_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA7
rxdata1_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA8
rxdata1_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA9
rxdata1_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA10
rxdata1_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA11
rxdata1_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA12
rxdata1_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA13
rxdata1_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA14
rxdata1_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA15
rxdata2_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA16
rxdata2_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA17
rxdata2_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA18
rxdata2_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA19
rxdata2_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA20
rxdata2_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA21
rxdata2_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA22
rxdata2_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA23
rxdata3_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA24
rxdata3_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA25
rxdata3_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA26
rxdata3_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA27
rxdata3_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA28
rxdata3_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA29
rxdata3_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA30
rxdata3_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA31
rxdata4_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA32
rxdata4_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA33
rxdata4_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA34
rxdata4_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA35
rxdata4_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA36
rxdata4_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA37
rxdata4_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA38
rxdata4_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA39
rxdata5_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA40
rxdata5_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA41
rxdata5_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA42
rxdata5_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA43
rxdata5_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA44
rxdata5_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA45
rxdata5_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA46
rxdata5_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA47
rxdata6_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA48
rxdata6_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA49
rxdata6_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA50
rxdata6_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA51
rxdata6_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA52
rxdata6_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA53
rxdata6_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA54
rxdata6_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA55
rxdata7_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA56
rxdata7_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA57
rxdata7_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA58
rxdata7_ext[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA59
rxdata7_ext[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA60
rxdata7_ext[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA61
rxdata7_ext[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA62
rxdata7_ext[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATA63
rxdatak0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK
rxdatak1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK1
rxdatak2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK2
rxdatak3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK3
rxdatak4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK4
rxdatak5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK5
rxdatak6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK6
rxdatak7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXDATAK7
rxelecidle0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE
rxelecidle1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE1
rxelecidle2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE2
rxelecidle3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE3
rxelecidle4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE4
rxelecidle5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE5
rxelecidle6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE6
rxelecidle7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXELECIDLE7
rxstatus0_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS
rxstatus0_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS1
rxstatus0_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS2
rxstatus1_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS3
rxstatus1_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS4
rxstatus1_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS5
rxstatus2_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS6
rxstatus2_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS7
rxstatus2_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS8
rxstatus3_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS9
rxstatus3_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS10
rxstatus3_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS11
rxstatus4_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS12
rxstatus4_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS13
rxstatus4_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS14
rxstatus5_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS15
rxstatus5_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS16
rxstatus5_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS17
rxstatus6_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS18
rxstatus6_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS19
rxstatus6_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS20
rxstatus7_ext[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS21
rxstatus7_ext[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS22
rxstatus7_ext[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.RXSTATUS23
rxvalid0_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID
rxvalid1_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID1
rxvalid2_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID2
rxvalid3_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID3
rxvalid4_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID4
rxvalid5_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID5
rxvalid6_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID6
rxvalid7_ext => cyclone_iii.cycloneiv_hssi_pcie_hip.RXVALID7
srst => srst.IN3
swdn_in[0] => swdn_in_int[0].DATAA
swdn_in[1] => swdn_in_int[1].DATAA
swdn_in[2] => swdn_in_int[2].DATAA
swup_in[0] => swup_in_int[0].DATAA
swup_in[1] => swup_in_int[1].DATAA
swup_in[2] => swup_in_int[2].DATAA
swup_in[3] => swup_in_int[3].DATAA
swup_in[4] => swup_in_int[4].DATAA
swup_in[5] => swup_in_int[5].DATAA
swup_in[6] => swup_in_int[6].DATAA
test_in[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP
test_in[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP1
test_in[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP2
test_in[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP3
test_in[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP4
test_in[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP5
test_in[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP6
test_in[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP7
test_in[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP8
test_in[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP9
test_in[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP10
test_in[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP11
test_in[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP12
test_in[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP13
test_in[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP14
test_in[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP15
test_in[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP16
test_in[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP17
test_in[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP18
test_in[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP19
test_in[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP20
test_in[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP21
test_in[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP22
test_in[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP23
test_in[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP24
test_in[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP25
test_in[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP26
test_in[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP27
test_in[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP28
test_in[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP29
test_in[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP30
test_in[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP31
test_in[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP32
test_in[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP33
test_in[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP34
test_in[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP35
test_in[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP36
test_in[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP37
test_in[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP38
test_in[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TESTINHIP39
tl_slotclk_cfg => cyclone_iii.cycloneiv_hssi_pcie_hip.TLSLOTCLKCFG
tlbp_dl_aspm_cr0 => cyclone_iii.cycloneiv_hssi_pcie_hip.DL_ASPM_CR0
tlbp_dl_comclk_reg => cyclone_iii.cycloneiv_hssi_pcie_hip.DL_COMCLK_REG
tlbp_dl_ctrl_link2[0] => dlctrllink2[0].DATAA
tlbp_dl_ctrl_link2[1] => dlctrllink2[1].DATAA
tlbp_dl_ctrl_link2[2] => dlctrllink2[2].DATAA
tlbp_dl_ctrl_link2[3] => dlctrllink2[3].DATAA
tlbp_dl_ctrl_link2[4] => dlctrllink2[4].DATAA
tlbp_dl_ctrl_link2[5] => dlctrllink2[5].DATAA
tlbp_dl_ctrl_link2[6] => dlctrllink2[6].DATAA
tlbp_dl_ctrl_link2[7] => dlctrllink2[7].DATAA
tlbp_dl_ctrl_link2[8] => dlctrllink2[8].DATAA
tlbp_dl_ctrl_link2[9] => dlctrllink2[9].DATAA
tlbp_dl_ctrl_link2[10] => dlctrllink2[10].DATAA
tlbp_dl_ctrl_link2[11] => dlctrllink2[11].DATAA
tlbp_dl_ctrl_link2[12] => dlctrllink2[12].DATAA
tlbp_dl_data_upfc[0] => dldataupfc[0].DATAA
tlbp_dl_data_upfc[1] => dldataupfc[1].DATAA
tlbp_dl_data_upfc[2] => dldataupfc[2].DATAA
tlbp_dl_data_upfc[3] => dldataupfc[3].DATAA
tlbp_dl_data_upfc[4] => dldataupfc[4].DATAA
tlbp_dl_data_upfc[5] => dldataupfc[5].DATAA
tlbp_dl_data_upfc[6] => dldataupfc[6].DATAA
tlbp_dl_data_upfc[7] => dldataupfc[7].DATAA
tlbp_dl_data_upfc[8] => dldataupfc[8].DATAA
tlbp_dl_data_upfc[9] => dldataupfc[9].DATAA
tlbp_dl_data_upfc[10] => dldataupfc[10].DATAA
tlbp_dl_data_upfc[11] => dldataupfc[11].DATAA
tlbp_dl_hdr_upfc[0] => dlhdrupfc[0].DATAA
tlbp_dl_hdr_upfc[1] => dlhdrupfc[1].DATAA
tlbp_dl_hdr_upfc[2] => dlhdrupfc[2].DATAA
tlbp_dl_hdr_upfc[3] => dlhdrupfc[3].DATAA
tlbp_dl_hdr_upfc[4] => dlhdrupfc[4].DATAA
tlbp_dl_hdr_upfc[5] => dlhdrupfc[5].DATAA
tlbp_dl_hdr_upfc[6] => dlhdrupfc[6].DATAA
tlbp_dl_hdr_upfc[7] => dlhdrupfc[7].DATAA
tlbp_dl_inh_dllp => dlinhdllp.DATAA
tlbp_dl_maxpload_dcr[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.DLMAXPLOADDCR
tlbp_dl_maxpload_dcr[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.DLMAXPLOADDCR1
tlbp_dl_maxpload_dcr[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.DLMAXPLOADDCR2
tlbp_dl_req_phycfg[0] => dlreqphycfg[0].DATAA
tlbp_dl_req_phycfg[1] => dlreqphycfg[1].DATAA
tlbp_dl_req_phycfg[2] => dlreqphycfg[2].DATAA
tlbp_dl_req_phycfg[3] => dlreqphycfg[3].DATAA
tlbp_dl_req_phypm[0] => dlreqphypm[0].DATAA
tlbp_dl_req_phypm[1] => dlreqphypm[1].DATAA
tlbp_dl_req_phypm[2] => dlreqphypm[2].DATAA
tlbp_dl_req_phypm[3] => dlreqphypm[3].DATAA
tlbp_dl_req_upfc => dlrequpfc.DATAA
tlbp_dl_req_wake => dlreqwake.DATAA
tlbp_dl_rx_ecrcchk => dlrxecrcchk.DATAA
tlbp_dl_snd_upfc => dlsndupfc.DATAA
tlbp_dl_tx_reqpm => dltxreqpm.DATAA
tlbp_dl_tx_typpm[0] => dltxtyppm[0].DATAA
tlbp_dl_tx_typpm[1] => dltxtyppm[1].DATAA
tlbp_dl_tx_typpm[2] => dltxtyppm[2].DATAA
tlbp_dl_txcfg_extsy => dltxcfgextsy.DATAA
tlbp_dl_typ_upfc[0] => dltypupfc[0].DATAA
tlbp_dl_typ_upfc[1] => dltypupfc[1].DATAA
tlbp_dl_vc_ctrl[0] => dlvcctrl[0].DATAA
tlbp_dl_vc_ctrl[1] => dlvcctrl[1].DATAA
tlbp_dl_vc_ctrl[2] => dlvcctrl[2].DATAA
tlbp_dl_vc_ctrl[3] => dlvcctrl[3].DATAA
tlbp_dl_vc_ctrl[4] => dlvcctrl[4].DATAA
tlbp_dl_vc_ctrl[5] => dlvcctrl[5].DATAA
tlbp_dl_vc_ctrl[6] => dlvcctrl[6].DATAA
tlbp_dl_vc_ctrl[7] => dlvcctrl[7].DATAA
tlbp_dl_vcid_map[0] => dlvcidmap[0].DATAA
tlbp_dl_vcid_map[1] => dlvcidmap[1].DATAA
tlbp_dl_vcid_map[2] => dlvcidmap[2].DATAA
tlbp_dl_vcid_map[3] => dlvcidmap[3].DATAA
tlbp_dl_vcid_map[4] => dlvcidmap[4].DATAA
tlbp_dl_vcid_map[5] => dlvcidmap[5].DATAA
tlbp_dl_vcid_map[6] => dlvcidmap[6].DATAA
tlbp_dl_vcid_map[7] => dlvcidmap[7].DATAA
tlbp_dl_vcid_map[8] => dlvcidmap[8].DATAA
tlbp_dl_vcid_map[9] => dlvcidmap[9].DATAA
tlbp_dl_vcid_map[10] => dlvcidmap[10].DATAA
tlbp_dl_vcid_map[11] => dlvcidmap[11].DATAA
tlbp_dl_vcid_map[12] => dlvcidmap[12].DATAA
tlbp_dl_vcid_map[13] => dlvcidmap[13].DATAA
tlbp_dl_vcid_map[14] => dlvcidmap[14].DATAA
tlbp_dl_vcid_map[15] => dlvcidmap[15].DATAA
tlbp_dl_vcid_map[16] => dlvcidmap[16].DATAA
tlbp_dl_vcid_map[17] => dlvcidmap[17].DATAA
tlbp_dl_vcid_map[18] => dlvcidmap[18].DATAA
tlbp_dl_vcid_map[19] => dlvcidmap[19].DATAA
tlbp_dl_vcid_map[20] => dlvcidmap[20].DATAA
tlbp_dl_vcid_map[21] => dlvcidmap[21].DATAA
tlbp_dl_vcid_map[22] => dlvcidmap[22].DATAA
tlbp_dl_vcid_map[23] => dlvcidmap[23].DATAA
tlbp_dl_vcid_upfc[0] => dlvcidupfc[0].DATAA
tlbp_dl_vcid_upfc[1] => dlvcidupfc[1].DATAA
tlbp_dl_vcid_upfc[2] => dlvcidupfc[2].DATAA
tx_st_data0[0] => tx_st_data0_int.DATAA
tx_st_data0[1] => tx_st_data0_int.DATAA
tx_st_data0[2] => tx_st_data0_int.DATAA
tx_st_data0[3] => tx_st_data0_int.DATAA
tx_st_data0[4] => tx_st_data0_int.DATAA
tx_st_data0[5] => tx_st_data0_int.DATAA
tx_st_data0[6] => tx_st_data0_int.DATAA
tx_st_data0[7] => tx_st_data0_int.DATAA
tx_st_data0[8] => tx_st_data0_int.DATAA
tx_st_data0[9] => tx_st_data0_int.DATAA
tx_st_data0[10] => tx_st_data0_int.DATAA
tx_st_data0[11] => tx_st_data0_int.DATAA
tx_st_data0[12] => tx_st_data0_int.DATAA
tx_st_data0[13] => tx_st_data0_int.DATAA
tx_st_data0[14] => tx_st_data0_int.DATAA
tx_st_data0[15] => tx_st_data0_int.DATAA
tx_st_data0[16] => tx_st_data0_int.DATAA
tx_st_data0[17] => tx_st_data0_int.DATAA
tx_st_data0[18] => tx_st_data0_int.DATAA
tx_st_data0[19] => tx_st_data0_int.DATAA
tx_st_data0[20] => tx_st_data0_int.DATAA
tx_st_data0[21] => tx_st_data0_int.DATAA
tx_st_data0[22] => tx_st_data0_int.DATAA
tx_st_data0[23] => tx_st_data0_int.DATAA
tx_st_data0[24] => tx_st_data0_int.DATAA
tx_st_data0[25] => tx_st_data0_int.DATAA
tx_st_data0[26] => tx_st_data0_int.DATAA
tx_st_data0[27] => tx_st_data0_int.DATAA
tx_st_data0[28] => tx_st_data0_int.DATAA
tx_st_data0[29] => tx_st_data0_int.DATAA
tx_st_data0[30] => tx_st_data0_int.DATAA
tx_st_data0[31] => tx_st_data0_int.DATAA
tx_st_data0[32] => tx_st_data0_int[32].DATAA
tx_st_data0[33] => tx_st_data0_int[33].DATAA
tx_st_data0[34] => tx_st_data0_int[34].DATAA
tx_st_data0[35] => tx_st_data0_int[35].DATAA
tx_st_data0[36] => tx_st_data0_int[36].DATAA
tx_st_data0[37] => tx_st_data0_int[37].DATAA
tx_st_data0[38] => tx_st_data0_int[38].DATAA
tx_st_data0[39] => tx_st_data0_int[39].DATAA
tx_st_data0[40] => tx_st_data0_int[40].DATAA
tx_st_data0[41] => tx_st_data0_int[41].DATAA
tx_st_data0[42] => tx_st_data0_int[42].DATAA
tx_st_data0[43] => tx_st_data0_int[43].DATAA
tx_st_data0[44] => tx_st_data0_int[44].DATAA
tx_st_data0[45] => tx_st_data0_int[45].DATAA
tx_st_data0[46] => tx_st_data0_int[46].DATAA
tx_st_data0[47] => tx_st_data0_int[47].DATAA
tx_st_data0[48] => tx_st_data0_int[48].DATAA
tx_st_data0[49] => tx_st_data0_int[49].DATAA
tx_st_data0[50] => tx_st_data0_int[50].DATAA
tx_st_data0[51] => tx_st_data0_int[51].DATAA
tx_st_data0[52] => tx_st_data0_int[52].DATAA
tx_st_data0[53] => tx_st_data0_int[53].DATAA
tx_st_data0[54] => tx_st_data0_int[54].DATAA
tx_st_data0[55] => tx_st_data0_int[55].DATAA
tx_st_data0[56] => tx_st_data0_int[56].DATAA
tx_st_data0[57] => tx_st_data0_int[57].DATAA
tx_st_data0[58] => tx_st_data0_int[58].DATAA
tx_st_data0[59] => tx_st_data0_int[59].DATAA
tx_st_data0[60] => tx_st_data0_int[60].DATAA
tx_st_data0[61] => tx_st_data0_int[61].DATAA
tx_st_data0[62] => tx_st_data0_int[62].DATAA
tx_st_data0[63] => tx_st_data0_int[63].DATAA
tx_st_data0_p1[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC01
tx_st_data0_p1[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC011
tx_st_data0_p1[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC012
tx_st_data0_p1[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC013
tx_st_data0_p1[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC014
tx_st_data0_p1[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC015
tx_st_data0_p1[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC016
tx_st_data0_p1[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC017
tx_st_data0_p1[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC018
tx_st_data0_p1[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC019
tx_st_data0_p1[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0110
tx_st_data0_p1[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0111
tx_st_data0_p1[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0112
tx_st_data0_p1[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0113
tx_st_data0_p1[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0114
tx_st_data0_p1[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0115
tx_st_data0_p1[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0116
tx_st_data0_p1[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0117
tx_st_data0_p1[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0118
tx_st_data0_p1[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0119
tx_st_data0_p1[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0120
tx_st_data0_p1[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0121
tx_st_data0_p1[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0122
tx_st_data0_p1[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0123
tx_st_data0_p1[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0124
tx_st_data0_p1[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0125
tx_st_data0_p1[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0126
tx_st_data0_p1[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0127
tx_st_data0_p1[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0128
tx_st_data0_p1[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0129
tx_st_data0_p1[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0130
tx_st_data0_p1[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0131
tx_st_data0_p1[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0132
tx_st_data0_p1[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0133
tx_st_data0_p1[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0134
tx_st_data0_p1[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0135
tx_st_data0_p1[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0136
tx_st_data0_p1[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0137
tx_st_data0_p1[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0138
tx_st_data0_p1[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0139
tx_st_data0_p1[40] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0140
tx_st_data0_p1[41] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0141
tx_st_data0_p1[42] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0142
tx_st_data0_p1[43] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0143
tx_st_data0_p1[44] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0144
tx_st_data0_p1[45] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0145
tx_st_data0_p1[46] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0146
tx_st_data0_p1[47] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0147
tx_st_data0_p1[48] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0148
tx_st_data0_p1[49] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0149
tx_st_data0_p1[50] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0150
tx_st_data0_p1[51] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0151
tx_st_data0_p1[52] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0152
tx_st_data0_p1[53] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0153
tx_st_data0_p1[54] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0154
tx_st_data0_p1[55] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0155
tx_st_data0_p1[56] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0156
tx_st_data0_p1[57] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0157
tx_st_data0_p1[58] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0158
tx_st_data0_p1[59] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0159
tx_st_data0_p1[60] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0160
tx_st_data0_p1[61] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0161
tx_st_data0_p1[62] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0162
tx_st_data0_p1[63] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC0163
tx_st_data1[0] => tx_st_data1_int[0].IN1
tx_st_data1[1] => tx_st_data1_int[1].IN1
tx_st_data1[2] => tx_st_data1_int[2].IN1
tx_st_data1[3] => tx_st_data1_int[3].IN1
tx_st_data1[4] => tx_st_data1_int[4].IN1
tx_st_data1[5] => tx_st_data1_int[5].IN1
tx_st_data1[6] => tx_st_data1_int[6].IN1
tx_st_data1[7] => tx_st_data1_int[7].IN1
tx_st_data1[8] => tx_st_data1_int[8].IN1
tx_st_data1[9] => tx_st_data1_int[9].IN1
tx_st_data1[10] => tx_st_data1_int[10].IN1
tx_st_data1[11] => tx_st_data1_int[11].IN1
tx_st_data1[12] => tx_st_data1_int[12].IN1
tx_st_data1[13] => tx_st_data1_int[13].IN1
tx_st_data1[14] => tx_st_data1_int[14].IN1
tx_st_data1[15] => tx_st_data1_int[15].IN1
tx_st_data1[16] => tx_st_data1_int[16].IN1
tx_st_data1[17] => tx_st_data1_int[17].IN1
tx_st_data1[18] => tx_st_data1_int[18].IN1
tx_st_data1[19] => tx_st_data1_int[19].IN1
tx_st_data1[20] => tx_st_data1_int[20].IN1
tx_st_data1[21] => tx_st_data1_int[21].IN1
tx_st_data1[22] => tx_st_data1_int[22].IN1
tx_st_data1[23] => tx_st_data1_int[23].IN1
tx_st_data1[24] => tx_st_data1_int[24].IN1
tx_st_data1[25] => tx_st_data1_int[25].IN1
tx_st_data1[26] => tx_st_data1_int[26].IN1
tx_st_data1[27] => tx_st_data1_int[27].IN1
tx_st_data1[28] => tx_st_data1_int[28].IN1
tx_st_data1[29] => tx_st_data1_int[29].IN1
tx_st_data1[30] => tx_st_data1_int[30].IN1
tx_st_data1[31] => tx_st_data1_int[31].IN1
tx_st_data1[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1032
tx_st_data1[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1033
tx_st_data1[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1034
tx_st_data1[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1035
tx_st_data1[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1036
tx_st_data1[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1037
tx_st_data1[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1038
tx_st_data1[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1039
tx_st_data1[40] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1040
tx_st_data1[41] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1041
tx_st_data1[42] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1042
tx_st_data1[43] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1043
tx_st_data1[44] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1044
tx_st_data1[45] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1045
tx_st_data1[46] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1046
tx_st_data1[47] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1047
tx_st_data1[48] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1048
tx_st_data1[49] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1049
tx_st_data1[50] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1050
tx_st_data1[51] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1051
tx_st_data1[52] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1052
tx_st_data1[53] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1053
tx_st_data1[54] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1054
tx_st_data1[55] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1055
tx_st_data1[56] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1056
tx_st_data1[57] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1057
tx_st_data1[58] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1058
tx_st_data1[59] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1059
tx_st_data1[60] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1060
tx_st_data1[61] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1061
tx_st_data1[62] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1062
tx_st_data1[63] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1063
tx_st_data1_p1[0] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC11
tx_st_data1_p1[1] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC111
tx_st_data1_p1[2] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC112
tx_st_data1_p1[3] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC113
tx_st_data1_p1[4] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC114
tx_st_data1_p1[5] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC115
tx_st_data1_p1[6] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC116
tx_st_data1_p1[7] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC117
tx_st_data1_p1[8] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC118
tx_st_data1_p1[9] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC119
tx_st_data1_p1[10] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1110
tx_st_data1_p1[11] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1111
tx_st_data1_p1[12] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1112
tx_st_data1_p1[13] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1113
tx_st_data1_p1[14] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1114
tx_st_data1_p1[15] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1115
tx_st_data1_p1[16] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1116
tx_st_data1_p1[17] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1117
tx_st_data1_p1[18] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1118
tx_st_data1_p1[19] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1119
tx_st_data1_p1[20] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1120
tx_st_data1_p1[21] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1121
tx_st_data1_p1[22] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1122
tx_st_data1_p1[23] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1123
tx_st_data1_p1[24] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1124
tx_st_data1_p1[25] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1125
tx_st_data1_p1[26] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1126
tx_st_data1_p1[27] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1127
tx_st_data1_p1[28] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1128
tx_st_data1_p1[29] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1129
tx_st_data1_p1[30] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1130
tx_st_data1_p1[31] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1131
tx_st_data1_p1[32] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1132
tx_st_data1_p1[33] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1133
tx_st_data1_p1[34] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1134
tx_st_data1_p1[35] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1135
tx_st_data1_p1[36] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1136
tx_st_data1_p1[37] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1137
tx_st_data1_p1[38] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1138
tx_st_data1_p1[39] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1139
tx_st_data1_p1[40] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1140
tx_st_data1_p1[41] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1141
tx_st_data1_p1[42] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1142
tx_st_data1_p1[43] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1143
tx_st_data1_p1[44] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1144
tx_st_data1_p1[45] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1145
tx_st_data1_p1[46] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1146
tx_st_data1_p1[47] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1147
tx_st_data1_p1[48] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1148
tx_st_data1_p1[49] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1149
tx_st_data1_p1[50] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1150
tx_st_data1_p1[51] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1151
tx_st_data1_p1[52] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1152
tx_st_data1_p1[53] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1153
tx_st_data1_p1[54] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1154
tx_st_data1_p1[55] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1155
tx_st_data1_p1[56] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1156
tx_st_data1_p1[57] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1157
tx_st_data1_p1[58] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1158
tx_st_data1_p1[59] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1159
tx_st_data1_p1[60] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1160
tx_st_data1_p1[61] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1161
tx_st_data1_p1[62] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1162
tx_st_data1_p1[63] => cyclone_iii.cycloneiv_hssi_pcie_hip.TXDATAVC1163
tx_st_eop0 => tx_st_eop0_int.DATAA
tx_st_eop0_p1 => tx_st_eop0_p1.IN1
tx_st_eop1 => tx_st_eop1.IN1
tx_st_eop1_p1 => tx_st_eop1_p1.IN1
tx_st_err0 => tx_st_err0_int.DATAA
tx_st_err1 => tx_st_err1.IN1
tx_st_sop0 => tx_st_sop0_int.DATAA
tx_st_sop0_p1 => cyclone_iii.cycloneiv_hssi_pcie_hip.TXSOPVC01
tx_st_sop1 => tx_st_sop1_int.IN1
tx_st_sop1_p1 => cyclone_iii.cycloneiv_hssi_pcie_hip.TXSOPVC11
tx_st_valid0 => tx_st_valid0_int.DATAA
tx_st_valid1 => tx_st_valid1_int.IN1


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_pcie_reconfig_bridge:altpcie_pcie_reconfig_bridge0
avs_pcie_reconfig_address[0] => shift_dprioin.DATAB
avs_pcie_reconfig_address[0] => Decoder0.IN6
avs_pcie_reconfig_address[0] => LessThan1.IN14
avs_pcie_reconfig_address[0] => LessThan2.IN14
avs_pcie_reconfig_address[0] => LessThan3.IN14
avs_pcie_reconfig_address[0] => LessThan4.IN14
avs_pcie_reconfig_address[0] => LessThan5.IN14
avs_pcie_reconfig_address[0] => Equal2.IN6
avs_pcie_reconfig_address[0] => Equal3.IN1
avs_pcie_reconfig_address[0] => Equal5.IN0
avs_pcie_reconfig_address[0] => Equal6.IN6
avs_pcie_reconfig_address[1] => shift_dprioin.DATAB
avs_pcie_reconfig_address[1] => Decoder0.IN5
avs_pcie_reconfig_address[1] => LessThan1.IN13
avs_pcie_reconfig_address[1] => LessThan2.IN13
avs_pcie_reconfig_address[1] => LessThan3.IN13
avs_pcie_reconfig_address[1] => LessThan4.IN13
avs_pcie_reconfig_address[1] => LessThan5.IN13
avs_pcie_reconfig_address[1] => Equal2.IN5
avs_pcie_reconfig_address[1] => Equal3.IN0
avs_pcie_reconfig_address[1] => Equal5.IN6
avs_pcie_reconfig_address[1] => Equal6.IN0
avs_pcie_reconfig_address[2] => shift_dprioin.DATAB
avs_pcie_reconfig_address[2] => Decoder0.IN4
avs_pcie_reconfig_address[2] => LessThan1.IN12
avs_pcie_reconfig_address[2] => LessThan2.IN12
avs_pcie_reconfig_address[2] => LessThan3.IN12
avs_pcie_reconfig_address[2] => LessThan4.IN12
avs_pcie_reconfig_address[2] => LessThan5.IN12
avs_pcie_reconfig_address[2] => Equal2.IN4
avs_pcie_reconfig_address[2] => Equal3.IN6
avs_pcie_reconfig_address[2] => Equal5.IN5
avs_pcie_reconfig_address[2] => Equal6.IN5
avs_pcie_reconfig_address[3] => shift_dprioin.DATAB
avs_pcie_reconfig_address[3] => Decoder0.IN3
avs_pcie_reconfig_address[3] => LessThan1.IN11
avs_pcie_reconfig_address[3] => LessThan2.IN11
avs_pcie_reconfig_address[3] => LessThan3.IN11
avs_pcie_reconfig_address[3] => LessThan4.IN11
avs_pcie_reconfig_address[3] => LessThan5.IN11
avs_pcie_reconfig_address[3] => Equal2.IN3
avs_pcie_reconfig_address[3] => Equal3.IN5
avs_pcie_reconfig_address[3] => Equal5.IN4
avs_pcie_reconfig_address[3] => Equal6.IN4
avs_pcie_reconfig_address[4] => shift_dprioin.DATAB
avs_pcie_reconfig_address[4] => Decoder0.IN2
avs_pcie_reconfig_address[4] => LessThan1.IN10
avs_pcie_reconfig_address[4] => LessThan2.IN10
avs_pcie_reconfig_address[4] => LessThan3.IN10
avs_pcie_reconfig_address[4] => LessThan4.IN10
avs_pcie_reconfig_address[4] => LessThan5.IN10
avs_pcie_reconfig_address[4] => Equal2.IN2
avs_pcie_reconfig_address[4] => Equal3.IN4
avs_pcie_reconfig_address[4] => Equal5.IN3
avs_pcie_reconfig_address[4] => Equal6.IN3
avs_pcie_reconfig_address[5] => shift_dprioin.DATAB
avs_pcie_reconfig_address[5] => Decoder0.IN1
avs_pcie_reconfig_address[5] => LessThan1.IN9
avs_pcie_reconfig_address[5] => LessThan2.IN9
avs_pcie_reconfig_address[5] => LessThan3.IN9
avs_pcie_reconfig_address[5] => LessThan4.IN9
avs_pcie_reconfig_address[5] => LessThan5.IN9
avs_pcie_reconfig_address[5] => Equal2.IN1
avs_pcie_reconfig_address[5] => Equal3.IN3
avs_pcie_reconfig_address[5] => Equal5.IN2
avs_pcie_reconfig_address[5] => Equal6.IN2
avs_pcie_reconfig_address[6] => shift_dprioin.DATAB
avs_pcie_reconfig_address[6] => Decoder0.IN0
avs_pcie_reconfig_address[6] => LessThan1.IN8
avs_pcie_reconfig_address[6] => LessThan2.IN8
avs_pcie_reconfig_address[6] => LessThan3.IN8
avs_pcie_reconfig_address[6] => LessThan4.IN8
avs_pcie_reconfig_address[6] => LessThan5.IN8
avs_pcie_reconfig_address[6] => Equal2.IN0
avs_pcie_reconfig_address[6] => Equal3.IN2
avs_pcie_reconfig_address[6] => Equal5.IN1
avs_pcie_reconfig_address[6] => Equal6.IN1
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.OUTPUTSELECT
avs_pcie_reconfig_address[7] => nstate.DATAA
avs_pcie_reconfig_address[7] => valid_addrreg.OUTPUTSELECT
avs_pcie_reconfig_chipselect => always0.IN1
avs_pcie_reconfig_chipselect => always14.IN0
avs_pcie_reconfig_write => write_cycle.DATAIN
avs_pcie_reconfig_writedata[0] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[0] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[0] => Equal4.IN15
avs_pcie_reconfig_writedata[0] => dpriodisable~reg0.DATAIN
avs_pcie_reconfig_writedata[0] => dprioload~reg0.DATAIN
avs_pcie_reconfig_writedata[0] => hip_dev_addr[0].DATAIN
avs_pcie_reconfig_writedata[0] => hip_base_addr[0].DATAIN
avs_pcie_reconfig_writedata[1] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[1] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[1] => Equal4.IN14
avs_pcie_reconfig_writedata[1] => hip_dev_addr[1].DATAIN
avs_pcie_reconfig_writedata[1] => hip_base_addr[1].DATAIN
avs_pcie_reconfig_writedata[2] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[2] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[2] => error_status.DATAB
avs_pcie_reconfig_writedata[2] => Equal4.IN13
avs_pcie_reconfig_writedata[2] => hip_dev_addr[2].DATAIN
avs_pcie_reconfig_writedata[2] => hip_base_addr[2].DATAIN
avs_pcie_reconfig_writedata[3] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[3] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[3] => error_status.DATAB
avs_pcie_reconfig_writedata[3] => Equal4.IN12
avs_pcie_reconfig_writedata[3] => hip_dev_addr[3].DATAIN
avs_pcie_reconfig_writedata[3] => hip_base_addr[3].DATAIN
avs_pcie_reconfig_writedata[4] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[4] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[4] => Equal4.IN6
avs_pcie_reconfig_writedata[4] => hip_dev_addr[4].DATAIN
avs_pcie_reconfig_writedata[4] => hip_base_addr[4].DATAIN
avs_pcie_reconfig_writedata[5] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[5] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[5] => Equal4.IN11
avs_pcie_reconfig_writedata[5] => hip_port_addr[0].DATAIN
avs_pcie_reconfig_writedata[5] => hip_base_addr[5].DATAIN
avs_pcie_reconfig_writedata[6] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[6] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[6] => Equal4.IN10
avs_pcie_reconfig_writedata[6] => hip_port_addr[1].DATAIN
avs_pcie_reconfig_writedata[6] => hip_base_addr[6].DATAIN
avs_pcie_reconfig_writedata[7] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[7] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[7] => Equal4.IN9
avs_pcie_reconfig_writedata[7] => hip_port_addr[2].DATAIN
avs_pcie_reconfig_writedata[7] => hip_base_addr[7].DATAIN
avs_pcie_reconfig_writedata[8] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[8] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[8] => Equal4.IN5
avs_pcie_reconfig_writedata[8] => hip_port_addr[3].DATAIN
avs_pcie_reconfig_writedata[9] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[9] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[9] => Equal4.IN8
avs_pcie_reconfig_writedata[9] => hip_port_addr[4].DATAIN
avs_pcie_reconfig_writedata[10] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[10] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[10] => Equal4.IN4
avs_pcie_reconfig_writedata[11] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[11] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[11] => Equal4.IN3
avs_pcie_reconfig_writedata[12] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[12] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[12] => Equal4.IN7
avs_pcie_reconfig_writedata[13] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[13] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[13] => Equal4.IN2
avs_pcie_reconfig_writedata[14] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[14] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[14] => Equal4.IN1
avs_pcie_reconfig_writedata[15] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[15] => shift_dprioin.DATAB
avs_pcie_reconfig_writedata[15] => Equal4.IN0
avs_pcie_reconfig_waitrequest <= avs_pcie_reconfig_waitrequest~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_read => read_cycle.DATAIN
avs_pcie_reconfig_readdata[0] <= avs_pcie_reconfig_readdata[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[1] <= avs_pcie_reconfig_readdata[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[2] <= avs_pcie_reconfig_readdata[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[3] <= avs_pcie_reconfig_readdata[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[4] <= avs_pcie_reconfig_readdata[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[5] <= avs_pcie_reconfig_readdata[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[6] <= avs_pcie_reconfig_readdata[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[7] <= avs_pcie_reconfig_readdata[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[8] <= avs_pcie_reconfig_readdata[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[9] <= avs_pcie_reconfig_readdata[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[10] <= avs_pcie_reconfig_readdata[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[11] <= avs_pcie_reconfig_readdata[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[12] <= avs_pcie_reconfig_readdata[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[13] <= avs_pcie_reconfig_readdata[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[14] <= avs_pcie_reconfig_readdata[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdata[15] <= avs_pcie_reconfig_readdata[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_readdatavalid <= avs_pcie_reconfig_readdatavalid~reg0.DB_MAX_OUTPUT_PORT_TYPE
avs_pcie_reconfig_clk => valid_addrreg.CLK
avs_pcie_reconfig_clk => write_cycle.CLK
avs_pcie_reconfig_clk => read_cycle.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdatavalid~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[0]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[1]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[2]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[3]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[4]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[5]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[6]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[7]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[8]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[9]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[10]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[11]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[12]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[13]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[14]~reg0.CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_readdata[15]~reg0.CLK
avs_pcie_reconfig_clk => hip_base_addr[0].CLK
avs_pcie_reconfig_clk => hip_base_addr[1].CLK
avs_pcie_reconfig_clk => hip_base_addr[2].CLK
avs_pcie_reconfig_clk => hip_base_addr[3].CLK
avs_pcie_reconfig_clk => hip_base_addr[4].CLK
avs_pcie_reconfig_clk => hip_base_addr[5].CLK
avs_pcie_reconfig_clk => hip_base_addr[6].CLK
avs_pcie_reconfig_clk => hip_base_addr[7].CLK
avs_pcie_reconfig_clk => hip_port_addr[0].CLK
avs_pcie_reconfig_clk => hip_port_addr[1].CLK
avs_pcie_reconfig_clk => hip_port_addr[2].CLK
avs_pcie_reconfig_clk => hip_port_addr[3].CLK
avs_pcie_reconfig_clk => hip_port_addr[4].CLK
avs_pcie_reconfig_clk => hip_dev_addr[0].CLK
avs_pcie_reconfig_clk => hip_dev_addr[1].CLK
avs_pcie_reconfig_clk => hip_dev_addr[2].CLK
avs_pcie_reconfig_clk => hip_dev_addr[3].CLK
avs_pcie_reconfig_clk => hip_dev_addr[4].CLK
avs_pcie_reconfig_clk => error_status[0].CLK
avs_pcie_reconfig_clk => error_status[1].CLK
avs_pcie_reconfig_clk => avs_pcie_reconfig_waitrequest~reg0.CLK
avs_pcie_reconfig_clk => extended_dprio_access.CLK
avs_pcie_reconfig_clk => dprioload~reg0.CLK
avs_pcie_reconfig_clk => dpriodisable~reg0.CLK
avs_pcie_reconfig_clk => shift_dprioout[0].CLK
avs_pcie_reconfig_clk => shift_dprioout[1].CLK
avs_pcie_reconfig_clk => shift_dprioout[2].CLK
avs_pcie_reconfig_clk => shift_dprioout[3].CLK
avs_pcie_reconfig_clk => shift_dprioout[4].CLK
avs_pcie_reconfig_clk => shift_dprioout[5].CLK
avs_pcie_reconfig_clk => shift_dprioout[6].CLK
avs_pcie_reconfig_clk => shift_dprioout[7].CLK
avs_pcie_reconfig_clk => shift_dprioout[8].CLK
avs_pcie_reconfig_clk => shift_dprioout[9].CLK
avs_pcie_reconfig_clk => shift_dprioout[10].CLK
avs_pcie_reconfig_clk => shift_dprioout[11].CLK
avs_pcie_reconfig_clk => shift_dprioout[12].CLK
avs_pcie_reconfig_clk => shift_dprioout[13].CLK
avs_pcie_reconfig_clk => shift_dprioout[14].CLK
avs_pcie_reconfig_clk => shift_dprioout[15].CLK
avs_pcie_reconfig_clk => dprioin~reg0.CLK
avs_pcie_reconfig_clk => shift_dprioin[0].CLK
avs_pcie_reconfig_clk => shift_dprioin[1].CLK
avs_pcie_reconfig_clk => shift_dprioin[2].CLK
avs_pcie_reconfig_clk => shift_dprioin[3].CLK
avs_pcie_reconfig_clk => shift_dprioin[4].CLK
avs_pcie_reconfig_clk => shift_dprioin[5].CLK
avs_pcie_reconfig_clk => shift_dprioin[6].CLK
avs_pcie_reconfig_clk => shift_dprioin[7].CLK
avs_pcie_reconfig_clk => shift_dprioin[8].CLK
avs_pcie_reconfig_clk => shift_dprioin[9].CLK
avs_pcie_reconfig_clk => shift_dprioin[10].CLK
avs_pcie_reconfig_clk => shift_dprioin[11].CLK
avs_pcie_reconfig_clk => shift_dprioin[12].CLK
avs_pcie_reconfig_clk => shift_dprioin[13].CLK
avs_pcie_reconfig_clk => shift_dprioin[14].CLK
avs_pcie_reconfig_clk => shift_dprioin[15].CLK
avs_pcie_reconfig_clk => shift_dprioin[16].CLK
avs_pcie_reconfig_clk => shift_dprioin[17].CLK
avs_pcie_reconfig_clk => shift_dprioin[18].CLK
avs_pcie_reconfig_clk => shift_dprioin[19].CLK
avs_pcie_reconfig_clk => shift_dprioin[20].CLK
avs_pcie_reconfig_clk => shift_dprioin[21].CLK
avs_pcie_reconfig_clk => shift_dprioin[22].CLK
avs_pcie_reconfig_clk => shift_dprioin[23].CLK
avs_pcie_reconfig_clk => shift_dprioin[24].CLK
avs_pcie_reconfig_clk => shift_dprioin[25].CLK
avs_pcie_reconfig_clk => shift_dprioin[26].CLK
avs_pcie_reconfig_clk => shift_dprioin[27].CLK
avs_pcie_reconfig_clk => shift_dprioin[28].CLK
avs_pcie_reconfig_clk => shift_dprioin[29].CLK
avs_pcie_reconfig_clk => shift_dprioin[30].CLK
avs_pcie_reconfig_clk => shift_dprioin[31].CLK
avs_pcie_reconfig_clk => count_mdio_st[0].CLK
avs_pcie_reconfig_clk => count_mdio_st[1].CLK
avs_pcie_reconfig_clk => count_mdio_st[2].CLK
avs_pcie_reconfig_clk => count_mdio_st[3].CLK
avs_pcie_reconfig_clk => count_mdio_st[4].CLK
avs_pcie_reconfig_clk => count_mdio_st[5].CLK
avs_pcie_reconfig_clk => count_mdio_st[6].CLK
avs_pcie_reconfig_clk => dpclk.DATAIN
avs_pcie_reconfig_clk => mdio_cycle~2.DATAIN
avs_pcie_reconfig_clk => cstate~1.DATAIN
avs_pcie_reconfig_rstn => shift_dprioin[0].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[1].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[2].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[3].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[4].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[5].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[6].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[7].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[8].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[9].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[10].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[11].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[12].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[13].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[14].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[15].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[16].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[17].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[18].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[19].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[20].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[21].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[22].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[23].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[24].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[25].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[26].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[27].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[28].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[29].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[30].ACLR
avs_pcie_reconfig_rstn => shift_dprioin[31].ACLR
avs_pcie_reconfig_rstn => extended_dprio_access.ACLR
avs_pcie_reconfig_rstn => dprioload~reg0.ACLR
avs_pcie_reconfig_rstn => dpriodisable~reg0.PRESET
avs_pcie_reconfig_rstn => avs_pcie_reconfig_waitrequest~reg0.PRESET
avs_pcie_reconfig_rstn => dprioin~reg0.ACLR
avs_pcie_reconfig_rstn => count_mdio_st[0].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[1].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[2].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[3].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[4].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[5].ACLR
avs_pcie_reconfig_rstn => count_mdio_st[6].ACLR
avs_pcie_reconfig_rstn => valid_addrreg.PRESET
avs_pcie_reconfig_rstn => shift_dprioout[0].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[1].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[2].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[3].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[4].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[5].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[6].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[7].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[8].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[9].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[10].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[11].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[12].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[13].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[14].ACLR
avs_pcie_reconfig_rstn => shift_dprioout[15].ACLR
avs_pcie_reconfig_rstn => error_status[0].ACLR
avs_pcie_reconfig_rstn => error_status[1].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_port_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_dev_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[0].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[1].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[2].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[3].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[4].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[5].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[6].ACLR
avs_pcie_reconfig_rstn => hip_base_addr[7].ACLR
avs_pcie_reconfig_rstn => write_cycle.ACLR
avs_pcie_reconfig_rstn => read_cycle.ACLR
avs_pcie_reconfig_rstn => mdio_cycle~4.DATAIN
avs_pcie_reconfig_rstn => cstate~3.DATAIN
dpriodisable <= dpriodisable~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprioin <= dprioin~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprioload <= dprioload~reg0.DB_MAX_OUTPUT_PORT_TYPE
dpclk <= avs_pcie_reconfig_clk.DB_MAX_OUTPUT_PORT_TYPE
dprioout => shift_dprioout[0].DATAIN


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch0
clk => has_payld_hold.CLK
clk => non_posted_hold.CLK
clk => npd_cred_viol~reg0.CLK
clk => nph_cred_viol~reg0.CLK
clk => npd_alloc_1cred~reg0.CLK
clk => nph_alloc_1cred~reg0.CLK
clk => npd_unitialized.CLK
clk => nph_unitialized.CLK
clk => npd_cred_cons[0].CLK
clk => npd_cred_cons[1].CLK
clk => npd_cred_cons[2].CLK
clk => npd_cred_cons[3].CLK
clk => npd_cred_cons[4].CLK
clk => npd_cred_cons[5].CLK
clk => npd_cred_cons[6].CLK
clk => npd_cred_cons[7].CLK
clk => npd_cred_cons[8].CLK
clk => npd_cred_cons[9].CLK
clk => npd_cred_cons[10].CLK
clk => npd_cred_cons[11].CLK
clk => npd_sent_pipe[0].CLK
clk => nph_cred_cons[0].CLK
clk => nph_cred_cons[1].CLK
clk => nph_cred_cons[2].CLK
clk => nph_cred_cons[3].CLK
clk => nph_cred_cons[4].CLK
clk => nph_cred_cons[5].CLK
clk => nph_cred_cons[6].CLK
clk => nph_cred_cons[7].CLK
clk => nph_sent_pipe[0].CLK
clk => rstn_rr.CLK
clk => rstn_r.CLK
rstn => rstn_rr.ACLR
rstn => rstn_r.ACLR
srst => nph_sent_pipe.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => npd_sent_pipe.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => nph_unitialized.OUTPUTSELECT
srst => npd_unitialized.OUTPUTSELECT
srst => nph_alloc_1cred.OUTPUTSELECT
srst => npd_alloc_1cred.OUTPUTSELECT
srst => nph_cred_viol.OUTPUTSELECT
srst => npd_cred_viol.OUTPUTSELECT
srst => non_posted_hold.OUTPUTSELECT
srst => has_payld_hold.OUTPUTSELECT
tx_cred_int[0] => tx_cred[0].DATAIN
tx_cred_int[1] => tx_cred[1].DATAIN
tx_cred_int[2] => tx_cred[2].DATAIN
tx_cred_int[3] => tx_cred[3].DATAIN
tx_cred_int[4] => tx_cred[4].DATAIN
tx_cred_int[5] => tx_cred[5].DATAIN
tx_cred_int[6] => tx_cred[6].DATAIN
tx_cred_int[7] => tx_cred[7].DATAIN
tx_cred_int[8] => tx_cred[8].DATAIN
tx_cred_int[9] => tx_cred[9].DATAIN
tx_cred_int[10] => tx_cred[10].DATAIN
tx_cred_int[11] => tx_cred[11].DATAIN
tx_cred_int[12] => tx_cred[12].DATAIN
tx_cred_int[13] => tx_cred[13].DATAIN
tx_cred_int[14] => tx_cred[14].DATAIN
tx_cred_int[15] => LessThan0.IN6
tx_cred_int[15] => LessThan4.IN6
tx_cred_int[15] => Add3.IN6
tx_cred_int[15] => tx_cred[15].DATAIN
tx_cred_int[15] => Equal4.IN0
tx_cred_int[15] => Equal8.IN2
tx_cred_int[16] => LessThan0.IN5
tx_cred_int[16] => LessThan4.IN5
tx_cred_int[16] => Add3.IN5
tx_cred_int[16] => tx_cred[16].DATAIN
tx_cred_int[16] => Equal4.IN7
tx_cred_int[16] => Equal8.IN1
tx_cred_int[17] => LessThan0.IN4
tx_cred_int[17] => LessThan4.IN4
tx_cred_int[17] => Add3.IN4
tx_cred_int[17] => tx_cred[17].DATAIN
tx_cred_int[17] => Equal4.IN6
tx_cred_int[17] => Equal8.IN0
tx_cred_int[18] => LessThan1.IN6
tx_cred_int[18] => LessThan5.IN6
tx_cred_int[18] => Add5.IN6
tx_cred_int[18] => tx_cred[18].DATAIN
tx_cred_int[18] => Equal5.IN0
tx_cred_int[18] => Equal9.IN2
tx_cred_int[19] => LessThan1.IN5
tx_cred_int[19] => LessThan5.IN5
tx_cred_int[19] => Add5.IN5
tx_cred_int[19] => tx_cred[19].DATAIN
tx_cred_int[19] => Equal5.IN7
tx_cred_int[19] => Equal9.IN1
tx_cred_int[20] => LessThan1.IN4
tx_cred_int[20] => LessThan5.IN4
tx_cred_int[20] => Add5.IN4
tx_cred_int[20] => tx_cred[20].DATAIN
tx_cred_int[20] => Equal5.IN6
tx_cred_int[20] => Equal9.IN0
tx_cred_int[21] => tx_cred[21].DATAIN
tx_cred_int[22] => tx_cred[22].DATAIN
tx_cred_int[23] => tx_cred[23].DATAIN
tx_cred_int[24] => tx_cred[24].DATAIN
tx_cred_int[25] => tx_cred[25].DATAIN
tx_cred_int[26] => tx_cred[26].DATAIN
tx_cred_int[27] => tx_cred[27].DATAIN
tx_cred_int[28] => tx_cred[28].DATAIN
tx_cred_int[29] => tx_cred[29].DATAIN
tx_cred_int[30] => tx_cred[30].DATAIN
tx_cred_int[31] => tx_cred[31].DATAIN
tx_cred_int[32] => tx_cred[32].DATAIN
tx_cred_int[33] => tx_cred[33].DATAIN
tx_cred_int[34] => tx_cred[34].DATAIN
tx_cred_int[35] => tx_cred[35].DATAIN
tx_stream_valid => has_payld.IN0
tx_stream_valid => nph_sent.IN1
tx_stream_valid => always1.IN0
tx_st_sop => has_payld.IN1
tx_st_eop[0] => WideOr0.IN1
tx_st_eop[0] => tx_eop_int[0].IN0
tx_st_eop[1] => tx_eop_int[0].IN1
tx_st_err => always1.IN1
tx_st_err => nph_sent.IN1
tx_st_data[0] => ~NO_FANOUT~
tx_st_data[1] => ~NO_FANOUT~
tx_st_data[2] => ~NO_FANOUT~
tx_st_data[3] => ~NO_FANOUT~
tx_st_data[4] => ~NO_FANOUT~
tx_st_data[5] => ~NO_FANOUT~
tx_st_data[6] => ~NO_FANOUT~
tx_st_data[7] => ~NO_FANOUT~
tx_st_data[8] => ~NO_FANOUT~
tx_st_data[9] => ~NO_FANOUT~
tx_st_data[10] => ~NO_FANOUT~
tx_st_data[11] => ~NO_FANOUT~
tx_st_data[12] => ~NO_FANOUT~
tx_st_data[13] => ~NO_FANOUT~
tx_st_data[14] => ~NO_FANOUT~
tx_st_data[15] => ~NO_FANOUT~
tx_st_data[16] => ~NO_FANOUT~
tx_st_data[17] => ~NO_FANOUT~
tx_st_data[18] => ~NO_FANOUT~
tx_st_data[19] => ~NO_FANOUT~
tx_st_data[20] => ~NO_FANOUT~
tx_st_data[21] => ~NO_FANOUT~
tx_st_data[22] => ~NO_FANOUT~
tx_st_data[23] => ~NO_FANOUT~
tx_st_data[24] => Equal0.IN5
tx_st_data[24] => Equal2.IN2
tx_st_data[25] => Equal0.IN4
tx_st_data[25] => Equal2.IN1
tx_st_data[26] => Equal0.IN0
tx_st_data[26] => Equal2.IN0
tx_st_data[27] => Equal0.IN3
tx_st_data[27] => Equal3.IN1
tx_st_data[28] => Equal0.IN2
tx_st_data[28] => Equal3.IN0
tx_st_data[29] => Equal0.IN1
tx_st_data[29] => Equal1.IN1
tx_st_data[30] => has_payld.IN1
tx_st_data[30] => non_posted.IN1
tx_st_data[30] => Equal1.IN0
tx_st_data[31] => ~NO_FANOUT~
nph_alloc_1cred <= nph_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_alloc_1cred <= npd_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
nph_cred_viol <= nph_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_cred_viol <= npd_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_cred[0] <= tx_cred_int[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[1] <= tx_cred_int[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[2] <= tx_cred_int[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[3] <= tx_cred_int[3].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[4] <= tx_cred_int[4].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[5] <= tx_cred_int[5].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[6] <= tx_cred_int[6].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[7] <= tx_cred_int[7].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[8] <= tx_cred_int[8].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[9] <= tx_cred_int[9].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[10] <= tx_cred_int[10].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[11] <= tx_cred_int[11].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[12] <= tx_cred_int[12].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[13] <= tx_cred_int[13].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[14] <= tx_cred_int[14].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[15] <= tx_cred_int[15].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[16] <= tx_cred_int[16].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[17] <= tx_cred_int[17].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[18] <= tx_cred_int[18].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[19] <= tx_cred_int[19].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[20] <= tx_cred_int[20].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[21] <= tx_cred_int[21].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[22] <= tx_cred_int[22].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[23] <= tx_cred_int[23].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[24] <= tx_cred_int[24].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[25] <= tx_cred_int[25].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[26] <= tx_cred_int[26].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[27] <= tx_cred_int[27].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[28] <= tx_cred_int[28].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[29] <= tx_cred_int[29].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[30] <= tx_cred_int[30].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[31] <= tx_cred_int[31].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[32] <= tx_cred_int[32].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[33] <= tx_cred_int[33].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[34] <= tx_cred_int[34].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[35] <= tx_cred_int[35].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_txcred_patch:txcred_patch1
clk => has_payld_hold.CLK
clk => non_posted_hold.CLK
clk => npd_cred_viol~reg0.CLK
clk => nph_cred_viol~reg0.CLK
clk => npd_alloc_1cred~reg0.CLK
clk => nph_alloc_1cred~reg0.CLK
clk => npd_unitialized.CLK
clk => nph_unitialized.CLK
clk => npd_cred_cons[0].CLK
clk => npd_cred_cons[1].CLK
clk => npd_cred_cons[2].CLK
clk => npd_cred_cons[3].CLK
clk => npd_cred_cons[4].CLK
clk => npd_cred_cons[5].CLK
clk => npd_cred_cons[6].CLK
clk => npd_cred_cons[7].CLK
clk => npd_cred_cons[8].CLK
clk => npd_cred_cons[9].CLK
clk => npd_cred_cons[10].CLK
clk => npd_cred_cons[11].CLK
clk => npd_sent_pipe[0].CLK
clk => nph_cred_cons[0].CLK
clk => nph_cred_cons[1].CLK
clk => nph_cred_cons[2].CLK
clk => nph_cred_cons[3].CLK
clk => nph_cred_cons[4].CLK
clk => nph_cred_cons[5].CLK
clk => nph_cred_cons[6].CLK
clk => nph_cred_cons[7].CLK
clk => nph_sent_pipe[0].CLK
clk => rstn_rr.CLK
clk => rstn_r.CLK
rstn => rstn_rr.ACLR
rstn => rstn_r.ACLR
srst => nph_sent_pipe.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => nph_cred_cons.OUTPUTSELECT
srst => npd_sent_pipe.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => npd_cred_cons.OUTPUTSELECT
srst => nph_unitialized.OUTPUTSELECT
srst => npd_unitialized.OUTPUTSELECT
srst => nph_alloc_1cred.OUTPUTSELECT
srst => npd_alloc_1cred.OUTPUTSELECT
srst => nph_cred_viol.OUTPUTSELECT
srst => npd_cred_viol.OUTPUTSELECT
srst => non_posted_hold.OUTPUTSELECT
srst => has_payld_hold.OUTPUTSELECT
tx_cred_int[0] => tx_cred[0].DATAIN
tx_cred_int[1] => tx_cred[1].DATAIN
tx_cred_int[2] => tx_cred[2].DATAIN
tx_cred_int[3] => tx_cred[3].DATAIN
tx_cred_int[4] => tx_cred[4].DATAIN
tx_cred_int[5] => tx_cred[5].DATAIN
tx_cred_int[6] => tx_cred[6].DATAIN
tx_cred_int[7] => tx_cred[7].DATAIN
tx_cred_int[8] => tx_cred[8].DATAIN
tx_cred_int[9] => tx_cred[9].DATAIN
tx_cred_int[10] => tx_cred[10].DATAIN
tx_cred_int[11] => tx_cred[11].DATAIN
tx_cred_int[12] => tx_cred[12].DATAIN
tx_cred_int[13] => tx_cred[13].DATAIN
tx_cred_int[14] => tx_cred[14].DATAIN
tx_cred_int[15] => LessThan0.IN6
tx_cred_int[15] => LessThan4.IN6
tx_cred_int[15] => Add3.IN6
tx_cred_int[15] => tx_cred[15].DATAIN
tx_cred_int[15] => Equal4.IN0
tx_cred_int[15] => Equal8.IN2
tx_cred_int[16] => LessThan0.IN5
tx_cred_int[16] => LessThan4.IN5
tx_cred_int[16] => Add3.IN5
tx_cred_int[16] => tx_cred[16].DATAIN
tx_cred_int[16] => Equal4.IN7
tx_cred_int[16] => Equal8.IN1
tx_cred_int[17] => LessThan0.IN4
tx_cred_int[17] => LessThan4.IN4
tx_cred_int[17] => Add3.IN4
tx_cred_int[17] => tx_cred[17].DATAIN
tx_cred_int[17] => Equal4.IN6
tx_cred_int[17] => Equal8.IN0
tx_cred_int[18] => LessThan1.IN6
tx_cred_int[18] => LessThan5.IN6
tx_cred_int[18] => Add5.IN6
tx_cred_int[18] => tx_cred[18].DATAIN
tx_cred_int[18] => Equal5.IN0
tx_cred_int[18] => Equal9.IN2
tx_cred_int[19] => LessThan1.IN5
tx_cred_int[19] => LessThan5.IN5
tx_cred_int[19] => Add5.IN5
tx_cred_int[19] => tx_cred[19].DATAIN
tx_cred_int[19] => Equal5.IN7
tx_cred_int[19] => Equal9.IN1
tx_cred_int[20] => LessThan1.IN4
tx_cred_int[20] => LessThan5.IN4
tx_cred_int[20] => Add5.IN4
tx_cred_int[20] => tx_cred[20].DATAIN
tx_cred_int[20] => Equal5.IN6
tx_cred_int[20] => Equal9.IN0
tx_cred_int[21] => tx_cred[21].DATAIN
tx_cred_int[22] => tx_cred[22].DATAIN
tx_cred_int[23] => tx_cred[23].DATAIN
tx_cred_int[24] => tx_cred[24].DATAIN
tx_cred_int[25] => tx_cred[25].DATAIN
tx_cred_int[26] => tx_cred[26].DATAIN
tx_cred_int[27] => tx_cred[27].DATAIN
tx_cred_int[28] => tx_cred[28].DATAIN
tx_cred_int[29] => tx_cred[29].DATAIN
tx_cred_int[30] => tx_cred[30].DATAIN
tx_cred_int[31] => tx_cred[31].DATAIN
tx_cred_int[32] => tx_cred[32].DATAIN
tx_cred_int[33] => tx_cred[33].DATAIN
tx_cred_int[34] => tx_cred[34].DATAIN
tx_cred_int[35] => tx_cred[35].DATAIN
tx_stream_valid => has_payld.IN0
tx_stream_valid => nph_sent.IN1
tx_stream_valid => always1.IN0
tx_st_sop => has_payld.IN1
tx_st_eop[0] => WideOr0.IN1
tx_st_eop[0] => tx_eop_int[0].IN0
tx_st_eop[1] => tx_eop_int[0].IN1
tx_st_err => always1.IN1
tx_st_err => nph_sent.IN1
tx_st_data[0] => ~NO_FANOUT~
tx_st_data[1] => ~NO_FANOUT~
tx_st_data[2] => ~NO_FANOUT~
tx_st_data[3] => ~NO_FANOUT~
tx_st_data[4] => ~NO_FANOUT~
tx_st_data[5] => ~NO_FANOUT~
tx_st_data[6] => ~NO_FANOUT~
tx_st_data[7] => ~NO_FANOUT~
tx_st_data[8] => ~NO_FANOUT~
tx_st_data[9] => ~NO_FANOUT~
tx_st_data[10] => ~NO_FANOUT~
tx_st_data[11] => ~NO_FANOUT~
tx_st_data[12] => ~NO_FANOUT~
tx_st_data[13] => ~NO_FANOUT~
tx_st_data[14] => ~NO_FANOUT~
tx_st_data[15] => ~NO_FANOUT~
tx_st_data[16] => ~NO_FANOUT~
tx_st_data[17] => ~NO_FANOUT~
tx_st_data[18] => ~NO_FANOUT~
tx_st_data[19] => ~NO_FANOUT~
tx_st_data[20] => ~NO_FANOUT~
tx_st_data[21] => ~NO_FANOUT~
tx_st_data[22] => ~NO_FANOUT~
tx_st_data[23] => ~NO_FANOUT~
tx_st_data[24] => Equal0.IN5
tx_st_data[24] => Equal2.IN2
tx_st_data[25] => Equal0.IN4
tx_st_data[25] => Equal2.IN1
tx_st_data[26] => Equal0.IN0
tx_st_data[26] => Equal2.IN0
tx_st_data[27] => Equal0.IN3
tx_st_data[27] => Equal3.IN1
tx_st_data[28] => Equal0.IN2
tx_st_data[28] => Equal3.IN0
tx_st_data[29] => Equal0.IN1
tx_st_data[29] => Equal1.IN1
tx_st_data[30] => has_payld.IN1
tx_st_data[30] => non_posted.IN1
tx_st_data[30] => Equal1.IN0
tx_st_data[31] => ~NO_FANOUT~
nph_alloc_1cred <= nph_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_alloc_1cred <= npd_alloc_1cred~reg0.DB_MAX_OUTPUT_PORT_TYPE
nph_cred_viol <= nph_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
npd_cred_viol <= npd_cred_viol~reg0.DB_MAX_OUTPUT_PORT_TYPE
tx_cred[0] <= tx_cred_int[0].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[1] <= tx_cred_int[1].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[2] <= tx_cred_int[2].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[3] <= tx_cred_int[3].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[4] <= tx_cred_int[4].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[5] <= tx_cred_int[5].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[6] <= tx_cred_int[6].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[7] <= tx_cred_int[7].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[8] <= tx_cred_int[8].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[9] <= tx_cred_int[9].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[10] <= tx_cred_int[10].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[11] <= tx_cred_int[11].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[12] <= tx_cred_int[12].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[13] <= tx_cred_int[13].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[14] <= tx_cred_int[14].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[15] <= tx_cred_int[15].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[16] <= tx_cred_int[16].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[17] <= tx_cred_int[17].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[18] <= tx_cred_int[18].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[19] <= tx_cred_int[19].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[20] <= tx_cred_int[20].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[21] <= tx_cred_int[21].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[22] <= tx_cred_int[22].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[23] <= tx_cred_int[23].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[24] <= tx_cred_int[24].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[25] <= tx_cred_int[25].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[26] <= tx_cred_int[26].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[27] <= tx_cred_int[27].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[28] <= tx_cred_int[28].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[29] <= tx_cred_int[29].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[30] <= tx_cred_int[30].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[31] <= tx_cred_int[31].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[32] <= tx_cred_int[32].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[33] <= tx_cred_int[33].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[34] <= tx_cred_int[34].DB_MAX_OUTPUT_PORT_TYPE
tx_cred[35] <= tx_cred_int[35].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x:pcie|pcie_c4_1x_core:wrapper|altpcie_hip_pipen1b:altpcie_hip_pipen1b_inst|altpcie_tl_cfg_pipe:altpcie_tl_cfg_pipe_inst
clk => ctl_wr_rr.CLK
clk => ctl_wr_r.CLK
clk => sts_wr_rr.CLK
clk => sts_wr_r.CLK
clk => o_tl_cfg_sts_wr~reg0.CLK
clk => o_tl_cfg_sts[0]~reg0.CLK
clk => o_tl_cfg_sts[1]~reg0.CLK
clk => o_tl_cfg_sts[2]~reg0.CLK
clk => o_tl_cfg_sts[3]~reg0.CLK
clk => o_tl_cfg_sts[4]~reg0.CLK
clk => o_tl_cfg_sts[5]~reg0.CLK
clk => o_tl_cfg_sts[6]~reg0.CLK
clk => o_tl_cfg_sts[7]~reg0.CLK
clk => o_tl_cfg_sts[8]~reg0.CLK
clk => o_tl_cfg_sts[9]~reg0.CLK
clk => o_tl_cfg_sts[10]~reg0.CLK
clk => o_tl_cfg_sts[11]~reg0.CLK
clk => o_tl_cfg_sts[12]~reg0.CLK
clk => o_tl_cfg_sts[13]~reg0.CLK
clk => o_tl_cfg_sts[14]~reg0.CLK
clk => o_tl_cfg_sts[15]~reg0.CLK
clk => o_tl_cfg_sts[16]~reg0.CLK
clk => o_tl_cfg_sts[17]~reg0.CLK
clk => o_tl_cfg_sts[18]~reg0.CLK
clk => o_tl_cfg_sts[19]~reg0.CLK
clk => o_tl_cfg_sts[20]~reg0.CLK
clk => o_tl_cfg_sts[21]~reg0.CLK
clk => o_tl_cfg_sts[22]~reg0.CLK
clk => o_tl_cfg_sts[23]~reg0.CLK
clk => o_tl_cfg_sts[24]~reg0.CLK
clk => o_tl_cfg_sts[25]~reg0.CLK
clk => o_tl_cfg_sts[26]~reg0.CLK
clk => o_tl_cfg_sts[27]~reg0.CLK
clk => o_tl_cfg_sts[28]~reg0.CLK
clk => o_tl_cfg_sts[29]~reg0.CLK
clk => o_tl_cfg_sts[30]~reg0.CLK
clk => o_tl_cfg_sts[31]~reg0.CLK
clk => o_tl_cfg_sts[32]~reg0.CLK
clk => o_tl_cfg_sts[33]~reg0.CLK
clk => o_tl_cfg_sts[34]~reg0.CLK
clk => o_tl_cfg_sts[35]~reg0.CLK
clk => o_tl_cfg_sts[36]~reg0.CLK
clk => o_tl_cfg_sts[37]~reg0.CLK
clk => o_tl_cfg_sts[38]~reg0.CLK
clk => o_tl_cfg_sts[39]~reg0.CLK
clk => o_tl_cfg_sts[40]~reg0.CLK
clk => o_tl_cfg_sts[41]~reg0.CLK
clk => o_tl_cfg_sts[42]~reg0.CLK
clk => o_tl_cfg_sts[43]~reg0.CLK
clk => o_tl_cfg_sts[44]~reg0.CLK
clk => o_tl_cfg_sts[45]~reg0.CLK
clk => o_tl_cfg_sts[46]~reg0.CLK
clk => o_tl_cfg_sts[47]~reg0.CLK
clk => o_tl_cfg_sts[48]~reg0.CLK
clk => o_tl_cfg_sts[49]~reg0.CLK
clk => o_tl_cfg_sts[50]~reg0.CLK
clk => o_tl_cfg_sts[51]~reg0.CLK
clk => o_tl_cfg_sts[52]~reg0.CLK
clk => o_tl_cfg_ctl_wr~reg0.CLK
clk => o_tl_cfg_ctl[0]~reg0.CLK
clk => o_tl_cfg_ctl[1]~reg0.CLK
clk => o_tl_cfg_ctl[2]~reg0.CLK
clk => o_tl_cfg_ctl[3]~reg0.CLK
clk => o_tl_cfg_ctl[4]~reg0.CLK
clk => o_tl_cfg_ctl[5]~reg0.CLK
clk => o_tl_cfg_ctl[6]~reg0.CLK
clk => o_tl_cfg_ctl[7]~reg0.CLK
clk => o_tl_cfg_ctl[8]~reg0.CLK
clk => o_tl_cfg_ctl[9]~reg0.CLK
clk => o_tl_cfg_ctl[10]~reg0.CLK
clk => o_tl_cfg_ctl[11]~reg0.CLK
clk => o_tl_cfg_ctl[12]~reg0.CLK
clk => o_tl_cfg_ctl[13]~reg0.CLK
clk => o_tl_cfg_ctl[14]~reg0.CLK
clk => o_tl_cfg_ctl[15]~reg0.CLK
clk => o_tl_cfg_ctl[16]~reg0.CLK
clk => o_tl_cfg_ctl[17]~reg0.CLK
clk => o_tl_cfg_ctl[18]~reg0.CLK
clk => o_tl_cfg_ctl[19]~reg0.CLK
clk => o_tl_cfg_ctl[20]~reg0.CLK
clk => o_tl_cfg_ctl[21]~reg0.CLK
clk => o_tl_cfg_ctl[22]~reg0.CLK
clk => o_tl_cfg_ctl[23]~reg0.CLK
clk => o_tl_cfg_ctl[24]~reg0.CLK
clk => o_tl_cfg_ctl[25]~reg0.CLK
clk => o_tl_cfg_ctl[26]~reg0.CLK
clk => o_tl_cfg_ctl[27]~reg0.CLK
clk => o_tl_cfg_ctl[28]~reg0.CLK
clk => o_tl_cfg_ctl[29]~reg0.CLK
clk => o_tl_cfg_ctl[30]~reg0.CLK
clk => o_tl_cfg_ctl[31]~reg0.CLK
clk => o_tl_cfg_add[0]~reg0.CLK
clk => o_tl_cfg_add[1]~reg0.CLK
clk => o_tl_cfg_add[2]~reg0.CLK
clk => o_tl_cfg_add[3]~reg0.CLK
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_add.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl.OUTPUTSELECT
srst => o_tl_cfg_ctl_wr.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts.OUTPUTSELECT
srst => o_tl_cfg_sts_wr.OUTPUTSELECT
srst => ctl_wr_rr.ENA
srst => ctl_wr_r.ENA
srst => sts_wr_rr.ENA
srst => sts_wr_r.ENA
o_tl_cfg_add[0] <= o_tl_cfg_add[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[1] <= o_tl_cfg_add[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[2] <= o_tl_cfg_add[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_add[3] <= o_tl_cfg_add[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[0] <= o_tl_cfg_ctl[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[1] <= o_tl_cfg_ctl[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[2] <= o_tl_cfg_ctl[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[3] <= o_tl_cfg_ctl[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[4] <= o_tl_cfg_ctl[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[5] <= o_tl_cfg_ctl[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[6] <= o_tl_cfg_ctl[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[7] <= o_tl_cfg_ctl[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[8] <= o_tl_cfg_ctl[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[9] <= o_tl_cfg_ctl[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[10] <= o_tl_cfg_ctl[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[11] <= o_tl_cfg_ctl[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[12] <= o_tl_cfg_ctl[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[13] <= o_tl_cfg_ctl[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[14] <= o_tl_cfg_ctl[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[15] <= o_tl_cfg_ctl[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[16] <= o_tl_cfg_ctl[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[17] <= o_tl_cfg_ctl[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[18] <= o_tl_cfg_ctl[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[19] <= o_tl_cfg_ctl[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[20] <= o_tl_cfg_ctl[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[21] <= o_tl_cfg_ctl[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[22] <= o_tl_cfg_ctl[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[23] <= o_tl_cfg_ctl[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[24] <= o_tl_cfg_ctl[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[25] <= o_tl_cfg_ctl[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[26] <= o_tl_cfg_ctl[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[27] <= o_tl_cfg_ctl[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[28] <= o_tl_cfg_ctl[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[29] <= o_tl_cfg_ctl[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[30] <= o_tl_cfg_ctl[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl[31] <= o_tl_cfg_ctl[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_ctl_wr <= o_tl_cfg_ctl_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[0] <= o_tl_cfg_sts[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[1] <= o_tl_cfg_sts[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[2] <= o_tl_cfg_sts[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[3] <= o_tl_cfg_sts[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[4] <= o_tl_cfg_sts[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[5] <= o_tl_cfg_sts[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[6] <= o_tl_cfg_sts[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[7] <= o_tl_cfg_sts[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[8] <= o_tl_cfg_sts[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[9] <= o_tl_cfg_sts[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[10] <= o_tl_cfg_sts[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[11] <= o_tl_cfg_sts[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[12] <= o_tl_cfg_sts[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[13] <= o_tl_cfg_sts[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[14] <= o_tl_cfg_sts[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[15] <= o_tl_cfg_sts[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[16] <= o_tl_cfg_sts[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[17] <= o_tl_cfg_sts[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[18] <= o_tl_cfg_sts[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[19] <= o_tl_cfg_sts[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[20] <= o_tl_cfg_sts[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[21] <= o_tl_cfg_sts[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[22] <= o_tl_cfg_sts[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[23] <= o_tl_cfg_sts[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[24] <= o_tl_cfg_sts[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[25] <= o_tl_cfg_sts[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[26] <= o_tl_cfg_sts[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[27] <= o_tl_cfg_sts[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[28] <= o_tl_cfg_sts[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[29] <= o_tl_cfg_sts[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[30] <= o_tl_cfg_sts[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[31] <= o_tl_cfg_sts[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[32] <= o_tl_cfg_sts[32]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[33] <= o_tl_cfg_sts[33]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[34] <= o_tl_cfg_sts[34]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[35] <= o_tl_cfg_sts[35]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[36] <= o_tl_cfg_sts[36]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[37] <= o_tl_cfg_sts[37]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[38] <= o_tl_cfg_sts[38]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[39] <= o_tl_cfg_sts[39]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[40] <= o_tl_cfg_sts[40]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[41] <= o_tl_cfg_sts[41]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[42] <= o_tl_cfg_sts[42]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[43] <= o_tl_cfg_sts[43]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[44] <= o_tl_cfg_sts[44]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[45] <= o_tl_cfg_sts[45]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[46] <= o_tl_cfg_sts[46]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[47] <= o_tl_cfg_sts[47]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[48] <= o_tl_cfg_sts[48]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[49] <= o_tl_cfg_sts[49]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[50] <= o_tl_cfg_sts[50]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[51] <= o_tl_cfg_sts[51]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts[52] <= o_tl_cfg_sts[52]~reg0.DB_MAX_OUTPUT_PORT_TYPE
o_tl_cfg_sts_wr <= o_tl_cfg_sts_wr~reg0.DB_MAX_OUTPUT_PORT_TYPE
i_tl_cfg_add[0] => o_tl_cfg_add.DATAB
i_tl_cfg_add[1] => o_tl_cfg_add.DATAB
i_tl_cfg_add[2] => o_tl_cfg_add.DATAB
i_tl_cfg_add[3] => o_tl_cfg_add.DATAB
i_tl_cfg_ctl[0] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[1] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[2] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[3] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[4] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[5] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[6] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[7] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[8] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[9] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[10] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[11] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[12] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[13] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[14] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[15] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[16] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[17] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[18] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[19] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[20] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[21] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[22] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[23] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[24] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[25] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[26] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[27] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[28] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[29] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[30] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl[31] => o_tl_cfg_ctl.DATAB
i_tl_cfg_ctl_wr => ctl_wr_r.DATAIN
i_tl_cfg_sts[0] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[1] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[2] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[3] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[4] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[5] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[6] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[7] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[8] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[9] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[10] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[11] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[12] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[13] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[14] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[15] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[16] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[17] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[18] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[19] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[20] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[21] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[22] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[23] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[24] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[25] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[26] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[27] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[28] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[29] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[30] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[31] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[32] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[33] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[34] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[35] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[36] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[37] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[38] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[39] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[40] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[41] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[42] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[43] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[44] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[45] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[46] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[47] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[48] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[49] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[50] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[51] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts[52] => o_tl_cfg_sts.DATAB
i_tl_cfg_sts_wr => sts_wr_r.DATAIN


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig
offset_cancellation_reset => offset_cancellation_reset.IN1
reconfig_clk => reconfig_clk.IN1
reconfig_fromgxb[0] => reconfig_fromgxb[0].IN1
reconfig_fromgxb[1] => reconfig_fromgxb[1].IN1
reconfig_fromgxb[2] => reconfig_fromgxb[2].IN1
reconfig_fromgxb[3] => reconfig_fromgxb[3].IN1
reconfig_fromgxb[4] => reconfig_fromgxb[4].IN1
busy <= altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component.busy
reconfig_togxb[0] <= altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component.reconfig_togxb
reconfig_togxb[1] <= altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component.reconfig_togxb
reconfig_togxb[2] <= altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component.reconfig_togxb
reconfig_togxb[3] <= altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component.reconfig_togxb


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component
busy <= alt_cal_c3gxb:calibration_c3gxb.busy
offset_cancellation_reset => comb.IN0
reconfig_clk => reconfig_clk.IN2
reconfig_fromgxb[0] => cal_dprioout_wire[0].IN1
reconfig_fromgxb[1] => cal_testbuses[0].IN1
reconfig_fromgxb[2] => cal_testbuses[1].IN1
reconfig_fromgxb[3] => cal_testbuses[2].IN1
reconfig_fromgxb[4] => cal_testbuses[3].IN1
reconfig_togxb[0] <= altpcie_reconfig_3cgx_alt_dprio_v5k:dprio.dprioin
reconfig_togxb[1] <= altpcie_reconfig_3cgx_alt_dprio_v5k:dprio.dpriodisable
reconfig_togxb[2] <= altpcie_reconfig_3cgx_alt_dprio_v5k:dprio.dprioload
reconfig_togxb[3] <= alt_cal_c3gxb:calibration_c3gxb.busy


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb
clock => done.CLK
clock => dprio_reuse.CLK
clock => dprio_save[0].CLK
clock => dprio_save[1].CLK
clock => dprio_save[2].CLK
clock => dprio_save[3].CLK
clock => dprio_save[4].CLK
clock => dprio_save[5].CLK
clock => dprio_save[6].CLK
clock => dprio_save[7].CLK
clock => counter[0].CLK
clock => counter[1].CLK
clock => counter[2].CLK
clock => counter[3].CLK
clock => counter[4].CLK
clock => counter[5].CLK
clock => counter[6].CLK
clock => counter[7].CLK
clock => rx_inc.CLK
clock => rx_done.CLK
clock => cal_rx_lr_l[0].CLK
clock => cal_rx_lr_l[1].CLK
clock => cal_rx_lr_l[2].CLK
clock => cal_rx_lr_l[3].CLK
clock => cal_rx_lr_l[4].CLK
clock => cal_rx_lr[0].CLK
clock => cal_rx_lr[1].CLK
clock => cal_rx_lr[2].CLK
clock => cal_rx_lr[3].CLK
clock => cal_rx_lr[4].CLK
clock => cal_en.CLK
clock => channel[0].CLK
clock => channel[1].CLK
clock => channel[2].CLK
clock => channel[3].CLK
clock => channel[4].CLK
clock => channel[5].CLK
clock => channel[6].CLK
clock => channel[7].CLK
clock => channel[8].CLK
clock => channel[9].CLK
clock => did_dprio.CLK
clock => read.CLK
clock => write_reg.CLK
clock => dataout[0].CLK
clock => dataout[1].CLK
clock => dataout[2].CLK
clock => dataout[3].CLK
clock => dataout[4].CLK
clock => dataout[5].CLK
clock => dataout[6].CLK
clock => dataout[7].CLK
clock => dataout[8].CLK
clock => dataout[9].CLK
clock => dataout[10].CLK
clock => dataout[11].CLK
clock => dataout[12].CLK
clock => dataout[13].CLK
clock => dataout[14].CLK
clock => dataout[15].CLK
clock => address[0].CLK
clock => address[1].CLK
clock => address[2].CLK
clock => address[3].CLK
clock => address[4].CLK
clock => address[5].CLK
clock => address[6].CLK
clock => address[7].CLK
clock => address[8].CLK
clock => address[9].CLK
clock => address[10].CLK
clock => address[11].CLK
clock => busy~reg0.CLK
clock => p0addr.CLK
clock => ret_state~1.DATAIN
clock => state~7.DATAIN
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => ret_state.OUTPUTSELECT
reset => busy.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => address.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => dataout.OUTPUTSELECT
reset => write_reg.OUTPUTSELECT
reset => read.OUTPUTSELECT
reset => did_dprio.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => channel.OUTPUTSELECT
reset => cal_en.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => cal_rx_lr_l.OUTPUTSELECT
reset => rx_done.OUTPUTSELECT
reset => rx_inc.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_save.OUTPUTSELECT
reset => dprio_reuse.OUTPUTSELECT
reset => done.ENA
start => always0.IN1
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[0] <= address[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[1] <= address[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[2] <= address[2].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[3] <= address[3].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[4] <= address[4].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[5] <= address[5].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[6] <= address[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[7] <= address[7].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[8] <= address[8].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[9] <= address[9].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[10] <= address[10].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[11] <= address[11].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[12] <= channel[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[13] <= channel[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_addr[14] <= <GND>
dprio_addr[15] <= <GND>
quad_addr[0] <= channel[2].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[1] <= channel[3].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[2] <= channel[4].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[3] <= channel[5].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[4] <= channel[6].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[5] <= channel[7].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[6] <= channel[8].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[7] <= channel[9].DB_MAX_OUTPUT_PORT_TYPE
quad_addr[8] <= <GND>
dprio_dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[9] <= dataout[9].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[10] <= dataout[10].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[11] <= dataout[11].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[12] <= dataout[12].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[13] <= dataout[13].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[14] <= dataout[14].DB_MAX_OUTPUT_PORT_TYPE
dprio_dataout[15] <= dataout[15].DB_MAX_OUTPUT_PORT_TYPE
dprio_datain[0] => dprio_save.DATAB
dprio_datain[0] => Selector67.IN1
dprio_datain[1] => dprio_save.DATAB
dprio_datain[1] => Selector66.IN1
dprio_datain[2] => dprio_save.DATAB
dprio_datain[2] => Selector65.IN1
dprio_datain[2] => cal_en.OUTPUTSELECT
dprio_datain[2] => Selector21.IN4
dprio_datain[2] => Selector19.IN2
dprio_datain[3] => Selector64.IN1
dprio_datain[4] => Selector63.IN1
dprio_datain[5] => Selector62.IN1
dprio_datain[6] => ~NO_FANOUT~
dprio_datain[7] => Selector60.IN1
dprio_datain[8] => Selector59.IN1
dprio_datain[9] => Selector58.IN1
dprio_datain[10] => Selector57.IN1
dprio_datain[11] => dprio_save.DATAB
dprio_datain[11] => Selector56.IN1
dprio_datain[12] => dprio_save.DATAB
dprio_datain[12] => Selector55.IN1
dprio_datain[13] => dprio_save.DATAB
dprio_datain[13] => Selector54.IN1
dprio_datain[14] => dprio_save.DATAB
dprio_datain[14] => Selector53.IN1
dprio_datain[15] => dprio_save.DATAB
dprio_datain[15] => Selector52.IN1
dprio_wren <= write_reg.DB_MAX_OUTPUT_PORT_TYPE
dprio_rden <= read.DB_MAX_OUTPUT_PORT_TYPE
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => dprio_save.OUTPUTSELECT
dprio_busy => read.OUTPUTSELECT
dprio_busy => did_dprio.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => state.OUTPUTSELECT
dprio_busy => write_reg.OUTPUTSELECT
retain_addr <= <GND>
remap_addr[0] => Equal0.IN11
remap_addr[1] => Equal0.IN10
remap_addr[2] => Equal0.IN9
remap_addr[3] => Equal0.IN8
remap_addr[4] => Equal0.IN7
remap_addr[5] => Equal0.IN6
remap_addr[6] => Equal0.IN5
remap_addr[7] => Equal0.IN4
remap_addr[8] => Equal0.IN3
remap_addr[9] => Equal0.IN2
remap_addr[10] => Equal0.IN1
remap_addr[11] => Equal0.IN0
testbuses[0] => testbuses[0].IN1
testbuses[1] => testbuses[1].IN1
testbuses[2] => testbuses[2].IN1
testbuses[3] => testbuses[3].IN1
cal_error[0] <= <GND>
cal_error[1] <= <GND>
cal_error[2] <= <GND>
cal_error[3] <= <GND>


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|lpm_mux:alt_cal_mux_gen.testbus_mux
data[0][0] => mux_4vc:auto_generated.data[0]
data[1][0] => mux_4vc:auto_generated.data[1]
data[2][0] => mux_4vc:auto_generated.data[2]
data[3][0] => mux_4vc:auto_generated.data[3]
sel[0] => mux_4vc:auto_generated.sel[0]
sel[1] => mux_4vc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4vc:auto_generated.result[0]


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|alt_cal_c3gxb:calibration_c3gxb|lpm_mux:alt_cal_mux_gen.testbus_mux|mux_4vc:auto_generated
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[2] => _.IN1
data[2] => _.IN1
data[3] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio
address[0] => addr_shift_reg.DATAB
address[1] => addr_shift_reg.DATAB
address[2] => addr_shift_reg.DATAB
address[3] => addr_shift_reg.DATAB
address[4] => addr_shift_reg.DATAB
address[5] => addr_shift_reg.DATAB
address[6] => addr_shift_reg.DATAB
address[7] => addr_shift_reg.DATAB
address[8] => addr_shift_reg.DATAB
address[9] => addr_shift_reg.DATAB
address[10] => addr_shift_reg.DATAB
address[11] => addr_shift_reg.DATAB
address[12] => addr_shift_reg.DATAB
address[13] => addr_shift_reg.DATAB
address[14] => addr_shift_reg.DATAB
address[15] => addr_shift_reg.DATAB
busy <= busy_state.DB_MAX_OUTPUT_PORT_TYPE
datain[0] => wr_out_data_shift_reg.DATAB
datain[1] => wr_out_data_shift_reg.DATAB
datain[2] => wr_out_data_shift_reg.DATAB
datain[3] => wr_out_data_shift_reg.DATAB
datain[4] => wr_out_data_shift_reg.DATAB
datain[5] => wr_out_data_shift_reg.DATAB
datain[6] => wr_out_data_shift_reg.DATAB
datain[7] => wr_out_data_shift_reg.DATAB
datain[8] => wr_out_data_shift_reg.DATAB
datain[9] => wr_out_data_shift_reg.DATAB
datain[10] => wr_out_data_shift_reg.DATAB
datain[11] => wr_out_data_shift_reg.DATAB
datain[12] => wr_out_data_shift_reg.DATAB
datain[13] => wr_out_data_shift_reg.DATAB
datain[14] => wr_out_data_shift_reg.DATAB
datain[15] => wr_out_data_shift_reg.DATAB
dataout[0] <= dataout[0].DB_MAX_OUTPUT_PORT_TYPE
dataout[1] <= dataout[1].DB_MAX_OUTPUT_PORT_TYPE
dataout[2] <= dataout[2].DB_MAX_OUTPUT_PORT_TYPE
dataout[3] <= dataout[3].DB_MAX_OUTPUT_PORT_TYPE
dataout[4] <= dataout[4].DB_MAX_OUTPUT_PORT_TYPE
dataout[5] <= dataout[5].DB_MAX_OUTPUT_PORT_TYPE
dataout[6] <= dataout[6].DB_MAX_OUTPUT_PORT_TYPE
dataout[7] <= dataout[7].DB_MAX_OUTPUT_PORT_TYPE
dataout[8] <= dataout[8].DB_MAX_OUTPUT_PORT_TYPE
dataout[9] <= dataout[9].DB_MAX_OUTPUT_PORT_TYPE
dataout[10] <= dataout[10].DB_MAX_OUTPUT_PORT_TYPE
dataout[11] <= dataout[11].DB_MAX_OUTPUT_PORT_TYPE
dataout[12] <= dataout[12].DB_MAX_OUTPUT_PORT_TYPE
dataout[13] <= dataout[13].DB_MAX_OUTPUT_PORT_TYPE
dataout[14] <= dataout[14].DB_MAX_OUTPUT_PORT_TYPE
dataout[15] <= dataout[15].DB_MAX_OUTPUT_PORT_TYPE
dpclk => dpclk.IN1
dpriodisable <= dpriodisable.DB_MAX_OUTPUT_PORT_TYPE
dprioin <= comb.DB_MAX_OUTPUT_PORT_TYPE
dprioload <= dprioload.DB_MAX_OUTPUT_PORT_TYPE
dprioout => in_data_shift_reg[0].DATAIN
quad_address[0] => addr_shift_reg.DATAB
quad_address[0] => rd_out_data_shift_reg.DATAB
quad_address[0] => wr_out_data_shift_reg.DATAB
quad_address[1] => addr_shift_reg.DATAB
quad_address[1] => rd_out_data_shift_reg.DATAB
quad_address[1] => wr_out_data_shift_reg.DATAB
quad_address[2] => addr_shift_reg.DATAB
quad_address[2] => rd_out_data_shift_reg.DATAB
quad_address[2] => wr_out_data_shift_reg.DATAB
quad_address[3] => addr_shift_reg.DATAB
quad_address[3] => rd_out_data_shift_reg.DATAB
quad_address[3] => wr_out_data_shift_reg.DATAB
quad_address[4] => addr_shift_reg.DATAB
quad_address[4] => rd_out_data_shift_reg.DATAB
quad_address[4] => wr_out_data_shift_reg.DATAB
quad_address[5] => addr_shift_reg.DATAB
quad_address[5] => rd_out_data_shift_reg.DATAB
quad_address[5] => wr_out_data_shift_reg.DATAB
quad_address[6] => addr_shift_reg.DATAB
quad_address[6] => rd_out_data_shift_reg.DATAB
quad_address[6] => wr_out_data_shift_reg.DATAB
quad_address[7] => addr_shift_reg.DATAB
quad_address[7] => rd_out_data_shift_reg.DATAB
quad_address[7] => wr_out_data_shift_reg.DATAB
quad_address[8] => addr_shift_reg.DATAB
quad_address[8] => rd_out_data_shift_reg.DATAB
quad_address[8] => wr_out_data_shift_reg.DATAB
rden => wire_startup_cntr_ena.IN0
rden => s0_to_1.IN0
rden => s2_to_1.IN1
reset => reset.IN1
wren => wire_startup_cntr_ena.IN1
wren => s0_to_1.IN1
wren => s1_to_0.IN1
wren => s2_to_0.IN0
wren => s2_to_1.IN0
wren => s1_to_1.IN0
wren => s0_to_1.IN1
wren_data => s0_to_1.IN1
wren_data => s2_to_0.IN1
wren_data => s1_to_1.IN1
wren_data => s2_to_1.IN1


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr
dataa[0] => cmpr_87e:auto_generated.dataa[0]
dataa[1] => cmpr_87e:auto_generated.dataa[1]
dataa[2] => cmpr_87e:auto_generated.dataa[2]
dataa[3] => cmpr_87e:auto_generated.dataa[3]
dataa[4] => cmpr_87e:auto_generated.dataa[4]
dataa[5] => cmpr_87e:auto_generated.dataa[5]
datab[0] => cmpr_87e:auto_generated.datab[0]
datab[1] => cmpr_87e:auto_generated.datab[1]
datab[2] => cmpr_87e:auto_generated.datab[2]
datab[3] => cmpr_87e:auto_generated.datab[3]
datab[4] => cmpr_87e:auto_generated.datab[4]
datab[5] => cmpr_87e:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_87e:auto_generated.aeb
agb <= cmpr_87e:auto_generated.agb
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:pre_amble_cmpr|cmpr_87e:auto_generated
aeb <= aeb_int.DB_MAX_OUTPUT_PORT_TYPE
agb <= agb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => _.IN0
dataa[0] => op_1.IN12
dataa[1] => _.IN0
dataa[1] => op_1.IN10
dataa[2] => _.IN0
dataa[2] => op_1.IN8
dataa[3] => _.IN0
dataa[3] => op_1.IN6
dataa[4] => _.IN0
dataa[4] => op_1.IN4
dataa[5] => _.IN0
dataa[5] => op_1.IN2
datab[0] => _.IN1
datab[0] => op_1.IN11
datab[1] => _.IN1
datab[1] => op_1.IN9
datab[2] => _.IN1
datab[2] => op_1.IN7
datab[3] => _.IN1
datab[3] => op_1.IN5
datab[4] => _.IN1
datab[4] => op_1.IN3
datab[5] => _.IN1
datab[5] => op_1.IN1


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr
dataa[0] => cmpr_kae:auto_generated.dataa[0]
dataa[1] => cmpr_kae:auto_generated.dataa[1]
dataa[2] => cmpr_kae:auto_generated.dataa[2]
dataa[3] => cmpr_kae:auto_generated.dataa[3]
dataa[4] => cmpr_kae:auto_generated.dataa[4]
dataa[5] => cmpr_kae:auto_generated.dataa[5]
datab[0] => cmpr_kae:auto_generated.datab[0]
datab[1] => cmpr_kae:auto_generated.datab[1]
datab[2] => cmpr_kae:auto_generated.datab[2]
datab[3] => cmpr_kae:auto_generated.datab[3]
datab[4] => cmpr_kae:auto_generated.datab[4]
datab[5] => cmpr_kae:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= cmpr_kae:auto_generated.alb
aeb <= <GND>
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= cmpr_kae:auto_generated.ageb


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:rd_data_output_cmpr|cmpr_kae:auto_generated
ageb <= ageb.DB_MAX_OUTPUT_PORT_TYPE
alb <= alb_int.DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => op_1.IN11
dataa[1] => op_1.IN9
dataa[2] => op_1.IN7
dataa[3] => op_1.IN5
dataa[4] => op_1.IN3
dataa[5] => op_1.IN1
datab[0] => op_1.IN12
datab[1] => op_1.IN10
datab[2] => op_1.IN8
datab[3] => op_1.IN6
datab[4] => op_1.IN4
datab[5] => op_1.IN2


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr
dataa[0] => cmpr_usd:auto_generated.dataa[0]
dataa[1] => cmpr_usd:auto_generated.dataa[1]
dataa[2] => cmpr_usd:auto_generated.dataa[2]
dataa[3] => cmpr_usd:auto_generated.dataa[3]
dataa[4] => cmpr_usd:auto_generated.dataa[4]
dataa[5] => cmpr_usd:auto_generated.dataa[5]
datab[0] => cmpr_usd:auto_generated.datab[0]
datab[1] => cmpr_usd:auto_generated.datab[1]
datab[2] => cmpr_usd:auto_generated.datab[2]
datab[3] => cmpr_usd:auto_generated.datab[3]
datab[4] => cmpr_usd:auto_generated.datab[4]
datab[5] => cmpr_usd:auto_generated.datab[5]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_usd:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_compare:state_mc_cmpr|cmpr_usd:auto_generated
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
dataa[4] => data_wire[2].IN0
dataa[5] => data_wire[2].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1
datab[4] => data_wire[2].IN1
datab[5] => data_wire[2].IN1


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter
clock => cntr_29h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_29h:auto_generated.cnt_en
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_29h:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_29h:auto_generated.q[0]
q[1] <= cntr_29h:auto_generated.q[1]
q[2] <= cntr_29h:auto_generated.q[2]
q[3] <= cntr_29h:auto_generated.q[3]
q[4] <= cntr_29h:auto_generated.q[4]
q[5] <= cntr_29h:auto_generated.q[5]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_counter:state_mc_counter|cntr_29h:auto_generated
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode
data[0] => decode_8ff:auto_generated.data[0]
data[1] => decode_8ff:auto_generated.data[1]
data[2] => decode_8ff:auto_generated.data[2]
enable => ~NO_FANOUT~
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
eq[0] <= decode_8ff:auto_generated.eq[0]
eq[1] <= decode_8ff:auto_generated.eq[1]
eq[2] <= decode_8ff:auto_generated.eq[2]
eq[3] <= decode_8ff:auto_generated.eq[3]
eq[4] <= decode_8ff:auto_generated.eq[4]
eq[5] <= decode_8ff:auto_generated.eq[5]
eq[6] <= decode_8ff:auto_generated.eq[6]
eq[7] <= decode_8ff:auto_generated.eq[7]


|xillydemo|xillybus:xillybus_ins|altpcie_reconfig_3cgx:reconfig|altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp:altpcie_reconfig_3cgx_alt_c3gxb_reconfig_ffp_component|altpcie_reconfig_3cgx_alt_dprio_v5k:dprio|lpm_decode:state_mc_decode|decode_8ff:auto_generated
data[0] => w_anode19w[1].IN1
data[0] => w_anode1w[1].IN0
data[0] => w_anode30w[1].IN0
data[0] => w_anode41w[1].IN1
data[0] => w_anode52w[1].IN0
data[0] => w_anode63w[1].IN1
data[0] => w_anode74w[1].IN0
data[0] => w_anode85w[1].IN1
data[1] => w_anode19w[2].IN0
data[1] => w_anode1w[2].IN0
data[1] => w_anode30w[2].IN1
data[1] => w_anode41w[2].IN1
data[1] => w_anode52w[2].IN0
data[1] => w_anode63w[2].IN0
data[1] => w_anode74w[2].IN1
data[1] => w_anode85w[2].IN1
data[2] => w_anode19w[3].IN0
data[2] => w_anode1w[3].IN0
data[2] => w_anode30w[3].IN0
data[2] => w_anode41w[3].IN0
data[2] => w_anode52w[3].IN1
data[2] => w_anode63w[3].IN1
data[2] => w_anode74w[3].IN1
data[2] => w_anode85w[3].IN1
eq[0] <= w_anode1w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode19w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode30w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode41w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[4] <= w_anode52w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[5] <= w_anode63w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[6] <= w_anode74w[3].DB_MAX_OUTPUT_PORT_TYPE
eq[7] <= w_anode85w[3].DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|xillybus:xillybus_ins|pcie_c4_1x_rs_hip:rs_hip
dlup_exit => dlup_exit_r.DATAIN
hotrst_exit => hotrst_exit_r.DATAIN
l2_exit => l2_exit_r.DATAIN
ltssm[0] => dl_ltssm_r[0].DATAIN
ltssm[1] => dl_ltssm_r[1].DATAIN
ltssm[2] => dl_ltssm_r[2].DATAIN
ltssm[3] => dl_ltssm_r[3].DATAIN
ltssm[4] => dl_ltssm_r[4].DATAIN
npor => any_rstn_rr.ACLR
npor => any_rstn_r.ACLR
pld_clk => crst~reg0.CLK
pld_clk => srst~reg0.CLK
pld_clk => app_rstn~reg0.CLK
pld_clk => crst0.CLK
pld_clk => srst0.CLK
pld_clk => app_rstn0.CLK
pld_clk => rsnt_cntn[0].CLK
pld_clk => rsnt_cntn[1].CLK
pld_clk => rsnt_cntn[2].CLK
pld_clk => rsnt_cntn[3].CLK
pld_clk => rsnt_cntn[4].CLK
pld_clk => rsnt_cntn[5].CLK
pld_clk => rsnt_cntn[6].CLK
pld_clk => rsnt_cntn[7].CLK
pld_clk => rsnt_cntn[8].CLK
pld_clk => rsnt_cntn[9].CLK
pld_clk => rsnt_cntn[10].CLK
pld_clk => any_rstn_rr.CLK
pld_clk => any_rstn_r.CLK
pld_clk => dl_ltssm_r[0].CLK
pld_clk => dl_ltssm_r[1].CLK
pld_clk => dl_ltssm_r[2].CLK
pld_clk => dl_ltssm_r[3].CLK
pld_clk => dl_ltssm_r[4].CLK
pld_clk => exits_r.CLK
pld_clk => l2_exit_r.CLK
pld_clk => hotrst_exit_r.CLK
pld_clk => dlup_exit_r.CLK
test_sim => ~NO_FANOUT~
app_rstn <= app_rstn~reg0.DB_MAX_OUTPUT_PORT_TYPE
crst <= crst~reg0.DB_MAX_OUTPUT_PORT_TYPE
srst <= srst~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xillydemo|xillybus:xillybus_ins|xillybus_core:xillybus_core_ins
user_led_w[0] <= <GND>
user_led_w[1] <= <GND>
user_led_w[2] <= <GND>
user_led_w[3] <= <GND>
user_mem_8_addr_w[0] <= <GND>
user_mem_8_addr_w[1] <= <GND>
user_mem_8_addr_w[2] <= <GND>
user_mem_8_addr_w[3] <= <GND>
user_mem_8_addr_w[4] <= <GND>
user_mem_8_addr_update_w <= <GND>
tx_cred0_w[0] => ~NO_FANOUT~
tx_cred0_w[1] => ~NO_FANOUT~
tx_cred0_w[2] => ~NO_FANOUT~
tx_cred0_w[3] => ~NO_FANOUT~
tx_cred0_w[4] => ~NO_FANOUT~
tx_cred0_w[5] => ~NO_FANOUT~
tx_cred0_w[6] => ~NO_FANOUT~
tx_cred0_w[7] => ~NO_FANOUT~
tx_cred0_w[8] => ~NO_FANOUT~
tx_cred0_w[9] => ~NO_FANOUT~
tx_cred0_w[10] => ~NO_FANOUT~
tx_cred0_w[11] => ~NO_FANOUT~
tx_cred0_w[12] => ~NO_FANOUT~
tx_cred0_w[13] => ~NO_FANOUT~
tx_cred0_w[14] => ~NO_FANOUT~
tx_cred0_w[15] => ~NO_FANOUT~
tx_cred0_w[16] => ~NO_FANOUT~
tx_cred0_w[17] => ~NO_FANOUT~
tx_cred0_w[18] => ~NO_FANOUT~
tx_cred0_w[19] => ~NO_FANOUT~
tx_cred0_w[20] => ~NO_FANOUT~
tx_cred0_w[21] => ~NO_FANOUT~
tx_cred0_w[22] => ~NO_FANOUT~
tx_cred0_w[23] => ~NO_FANOUT~
tx_cred0_w[24] => ~NO_FANOUT~
tx_cred0_w[25] => ~NO_FANOUT~
tx_cred0_w[26] => ~NO_FANOUT~
tx_cred0_w[27] => ~NO_FANOUT~
tx_cred0_w[28] => ~NO_FANOUT~
tx_cred0_w[29] => ~NO_FANOUT~
tx_cred0_w[30] => ~NO_FANOUT~
tx_cred0_w[31] => ~NO_FANOUT~
tx_cred0_w[32] => ~NO_FANOUT~
tx_cred0_w[33] => ~NO_FANOUT~
tx_cred0_w[34] => ~NO_FANOUT~
tx_cred0_w[35] => ~NO_FANOUT~
tx_fifo_empty0_w => ~NO_FANOUT~
tx_st_ready0_w => ~NO_FANOUT~
tx_st_data0_w[0] <= <GND>
tx_st_data0_w[1] <= <GND>
tx_st_data0_w[2] <= <GND>
tx_st_data0_w[3] <= <GND>
tx_st_data0_w[4] <= <GND>
tx_st_data0_w[5] <= <GND>
tx_st_data0_w[6] <= <GND>
tx_st_data0_w[7] <= <GND>
tx_st_data0_w[8] <= <GND>
tx_st_data0_w[9] <= <GND>
tx_st_data0_w[10] <= <GND>
tx_st_data0_w[11] <= <GND>
tx_st_data0_w[12] <= <GND>
tx_st_data0_w[13] <= <GND>
tx_st_data0_w[14] <= <GND>
tx_st_data0_w[15] <= <GND>
tx_st_data0_w[16] <= <GND>
tx_st_data0_w[17] <= <GND>
tx_st_data0_w[18] <= <GND>
tx_st_data0_w[19] <= <GND>
tx_st_data0_w[20] <= <GND>
tx_st_data0_w[21] <= <GND>
tx_st_data0_w[22] <= <GND>
tx_st_data0_w[23] <= <GND>
tx_st_data0_w[24] <= <GND>
tx_st_data0_w[25] <= <GND>
tx_st_data0_w[26] <= <GND>
tx_st_data0_w[27] <= <GND>
tx_st_data0_w[28] <= <GND>
tx_st_data0_w[29] <= <GND>
tx_st_data0_w[30] <= <GND>
tx_st_data0_w[31] <= <GND>
tx_st_data0_w[32] <= <GND>
tx_st_data0_w[33] <= <GND>
tx_st_data0_w[34] <= <GND>
tx_st_data0_w[35] <= <GND>
tx_st_data0_w[36] <= <GND>
tx_st_data0_w[37] <= <GND>
tx_st_data0_w[38] <= <GND>
tx_st_data0_w[39] <= <GND>
tx_st_data0_w[40] <= <GND>
tx_st_data0_w[41] <= <GND>
tx_st_data0_w[42] <= <GND>
tx_st_data0_w[43] <= <GND>
tx_st_data0_w[44] <= <GND>
tx_st_data0_w[45] <= <GND>
tx_st_data0_w[46] <= <GND>
tx_st_data0_w[47] <= <GND>
tx_st_data0_w[48] <= <GND>
tx_st_data0_w[49] <= <GND>
tx_st_data0_w[50] <= <GND>
tx_st_data0_w[51] <= <GND>
tx_st_data0_w[52] <= <GND>
tx_st_data0_w[53] <= <GND>
tx_st_data0_w[54] <= <GND>
tx_st_data0_w[55] <= <GND>
tx_st_data0_w[56] <= <GND>
tx_st_data0_w[57] <= <GND>
tx_st_data0_w[58] <= <GND>
tx_st_data0_w[59] <= <GND>
tx_st_data0_w[60] <= <GND>
tx_st_data0_w[61] <= <GND>
tx_st_data0_w[62] <= <GND>
tx_st_data0_w[63] <= <GND>
tx_st_eop0_w <= <GND>
tx_st_err0_w <= <GND>
tx_st_sop0_w <= <GND>
tx_st_valid0_w <= <GND>
rx_fifo_empty0_w => ~NO_FANOUT~
rx_st_bardec0_w[0] => ~NO_FANOUT~
rx_st_bardec0_w[1] => ~NO_FANOUT~
rx_st_bardec0_w[2] => ~NO_FANOUT~
rx_st_bardec0_w[3] => ~NO_FANOUT~
rx_st_bardec0_w[4] => ~NO_FANOUT~
rx_st_bardec0_w[5] => ~NO_FANOUT~
rx_st_bardec0_w[6] => ~NO_FANOUT~
rx_st_bardec0_w[7] => ~NO_FANOUT~
rx_st_be0_w[0] => ~NO_FANOUT~
rx_st_be0_w[1] => ~NO_FANOUT~
rx_st_be0_w[2] => ~NO_FANOUT~
rx_st_be0_w[3] => ~NO_FANOUT~
rx_st_be0_w[4] => ~NO_FANOUT~
rx_st_be0_w[5] => ~NO_FANOUT~
rx_st_be0_w[6] => ~NO_FANOUT~
rx_st_be0_w[7] => ~NO_FANOUT~
rx_st_data0_w[0] => ~NO_FANOUT~
rx_st_data0_w[1] => ~NO_FANOUT~
rx_st_data0_w[2] => ~NO_FANOUT~
rx_st_data0_w[3] => ~NO_FANOUT~
rx_st_data0_w[4] => ~NO_FANOUT~
rx_st_data0_w[5] => ~NO_FANOUT~
rx_st_data0_w[6] => ~NO_FANOUT~
rx_st_data0_w[7] => ~NO_FANOUT~
rx_st_data0_w[8] => ~NO_FANOUT~
rx_st_data0_w[9] => ~NO_FANOUT~
rx_st_data0_w[10] => ~NO_FANOUT~
rx_st_data0_w[11] => ~NO_FANOUT~
rx_st_data0_w[12] => ~NO_FANOUT~
rx_st_data0_w[13] => ~NO_FANOUT~
rx_st_data0_w[14] => ~NO_FANOUT~
rx_st_data0_w[15] => ~NO_FANOUT~
rx_st_data0_w[16] => ~NO_FANOUT~
rx_st_data0_w[17] => ~NO_FANOUT~
rx_st_data0_w[18] => ~NO_FANOUT~
rx_st_data0_w[19] => ~NO_FANOUT~
rx_st_data0_w[20] => ~NO_FANOUT~
rx_st_data0_w[21] => ~NO_FANOUT~
rx_st_data0_w[22] => ~NO_FANOUT~
rx_st_data0_w[23] => ~NO_FANOUT~
rx_st_data0_w[24] => ~NO_FANOUT~
rx_st_data0_w[25] => ~NO_FANOUT~
rx_st_data0_w[26] => ~NO_FANOUT~
rx_st_data0_w[27] => ~NO_FANOUT~
rx_st_data0_w[28] => ~NO_FANOUT~
rx_st_data0_w[29] => ~NO_FANOUT~
rx_st_data0_w[30] => ~NO_FANOUT~
rx_st_data0_w[31] => ~NO_FANOUT~
rx_st_data0_w[32] => ~NO_FANOUT~
rx_st_data0_w[33] => ~NO_FANOUT~
rx_st_data0_w[34] => ~NO_FANOUT~
rx_st_data0_w[35] => ~NO_FANOUT~
rx_st_data0_w[36] => ~NO_FANOUT~
rx_st_data0_w[37] => ~NO_FANOUT~
rx_st_data0_w[38] => ~NO_FANOUT~
rx_st_data0_w[39] => ~NO_FANOUT~
rx_st_data0_w[40] => ~NO_FANOUT~
rx_st_data0_w[41] => ~NO_FANOUT~
rx_st_data0_w[42] => ~NO_FANOUT~
rx_st_data0_w[43] => ~NO_FANOUT~
rx_st_data0_w[44] => ~NO_FANOUT~
rx_st_data0_w[45] => ~NO_FANOUT~
rx_st_data0_w[46] => ~NO_FANOUT~
rx_st_data0_w[47] => ~NO_FANOUT~
rx_st_data0_w[48] => ~NO_FANOUT~
rx_st_data0_w[49] => ~NO_FANOUT~
rx_st_data0_w[50] => ~NO_FANOUT~
rx_st_data0_w[51] => ~NO_FANOUT~
rx_st_data0_w[52] => ~NO_FANOUT~
rx_st_data0_w[53] => ~NO_FANOUT~
rx_st_data0_w[54] => ~NO_FANOUT~
rx_st_data0_w[55] => ~NO_FANOUT~
rx_st_data0_w[56] => ~NO_FANOUT~
rx_st_data0_w[57] => ~NO_FANOUT~
rx_st_data0_w[58] => ~NO_FANOUT~
rx_st_data0_w[59] => ~NO_FANOUT~
rx_st_data0_w[60] => ~NO_FANOUT~
rx_st_data0_w[61] => ~NO_FANOUT~
rx_st_data0_w[62] => ~NO_FANOUT~
rx_st_data0_w[63] => ~NO_FANOUT~
rx_st_eop0_w => ~NO_FANOUT~
rx_st_err0_w => ~NO_FANOUT~
rx_st_sop0_w => ~NO_FANOUT~
rx_st_valid0_w => ~NO_FANOUT~
rx_st_ready0_w <= <GND>
rx_st_mask0_w <= <GND>
tx_fifo_rdptr0_w[0] => ~NO_FANOUT~
tx_fifo_rdptr0_w[1] => ~NO_FANOUT~
tx_fifo_rdptr0_w[2] => ~NO_FANOUT~
tx_fifo_rdptr0_w[3] => ~NO_FANOUT~
tx_fifo_wrptr0_w[0] => ~NO_FANOUT~
tx_fifo_wrptr0_w[1] => ~NO_FANOUT~
tx_fifo_wrptr0_w[2] => ~NO_FANOUT~
tx_fifo_wrptr0_w[3] => ~NO_FANOUT~
trn_terr_drop_n_w => ~NO_FANOUT~
app_msi_ack_w => ~NO_FANOUT~
app_msi_req_w <= <GND>
tl_cfg_add_w[0] => ~NO_FANOUT~
tl_cfg_add_w[1] => ~NO_FANOUT~
tl_cfg_add_w[2] => ~NO_FANOUT~
tl_cfg_add_w[3] => ~NO_FANOUT~
tl_cfg_ctl_w[0] => ~NO_FANOUT~
tl_cfg_ctl_w[1] => ~NO_FANOUT~
tl_cfg_ctl_w[2] => ~NO_FANOUT~
tl_cfg_ctl_w[3] => ~NO_FANOUT~
tl_cfg_ctl_w[4] => ~NO_FANOUT~
tl_cfg_ctl_w[5] => ~NO_FANOUT~
tl_cfg_ctl_w[6] => ~NO_FANOUT~
tl_cfg_ctl_w[7] => ~NO_FANOUT~
tl_cfg_ctl_w[8] => ~NO_FANOUT~
tl_cfg_ctl_w[9] => ~NO_FANOUT~
tl_cfg_ctl_w[10] => ~NO_FANOUT~
tl_cfg_ctl_w[11] => ~NO_FANOUT~
tl_cfg_ctl_w[12] => ~NO_FANOUT~
tl_cfg_ctl_w[13] => ~NO_FANOUT~
tl_cfg_ctl_w[14] => ~NO_FANOUT~
tl_cfg_ctl_w[15] => ~NO_FANOUT~
tl_cfg_ctl_w[16] => ~NO_FANOUT~
tl_cfg_ctl_w[17] => ~NO_FANOUT~
tl_cfg_ctl_w[18] => ~NO_FANOUT~
tl_cfg_ctl_w[19] => ~NO_FANOUT~
tl_cfg_ctl_w[20] => ~NO_FANOUT~
tl_cfg_ctl_w[21] => ~NO_FANOUT~
tl_cfg_ctl_w[22] => ~NO_FANOUT~
tl_cfg_ctl_w[23] => ~NO_FANOUT~
tl_cfg_ctl_w[24] => ~NO_FANOUT~
tl_cfg_ctl_w[25] => ~NO_FANOUT~
tl_cfg_ctl_w[26] => ~NO_FANOUT~
tl_cfg_ctl_w[27] => ~NO_FANOUT~
tl_cfg_ctl_w[28] => ~NO_FANOUT~
tl_cfg_ctl_w[29] => ~NO_FANOUT~
tl_cfg_ctl_w[30] => ~NO_FANOUT~
tl_cfg_ctl_w[31] => ~NO_FANOUT~
tl_cfg_ctl_wr_w => ~NO_FANOUT~
tl_cfg_sts_w[0] => ~NO_FANOUT~
tl_cfg_sts_w[1] => ~NO_FANOUT~
tl_cfg_sts_w[2] => ~NO_FANOUT~
tl_cfg_sts_w[3] => ~NO_FANOUT~
tl_cfg_sts_w[4] => ~NO_FANOUT~
tl_cfg_sts_w[5] => ~NO_FANOUT~
tl_cfg_sts_w[6] => ~NO_FANOUT~
tl_cfg_sts_w[7] => ~NO_FANOUT~
tl_cfg_sts_w[8] => ~NO_FANOUT~
tl_cfg_sts_w[9] => ~NO_FANOUT~
tl_cfg_sts_w[10] => ~NO_FANOUT~
tl_cfg_sts_w[11] => ~NO_FANOUT~
tl_cfg_sts_w[12] => ~NO_FANOUT~
tl_cfg_sts_w[13] => ~NO_FANOUT~
tl_cfg_sts_w[14] => ~NO_FANOUT~
tl_cfg_sts_w[15] => ~NO_FANOUT~
tl_cfg_sts_w[16] => ~NO_FANOUT~
tl_cfg_sts_w[17] => ~NO_FANOUT~
tl_cfg_sts_w[18] => ~NO_FANOUT~
tl_cfg_sts_w[19] => ~NO_FANOUT~
tl_cfg_sts_w[20] => ~NO_FANOUT~
tl_cfg_sts_w[21] => ~NO_FANOUT~
tl_cfg_sts_w[22] => ~NO_FANOUT~
tl_cfg_sts_w[23] => ~NO_FANOUT~
tl_cfg_sts_w[24] => ~NO_FANOUT~
tl_cfg_sts_w[25] => ~NO_FANOUT~
tl_cfg_sts_w[26] => ~NO_FANOUT~
tl_cfg_sts_w[27] => ~NO_FANOUT~
tl_cfg_sts_w[28] => ~NO_FANOUT~
tl_cfg_sts_w[29] => ~NO_FANOUT~
tl_cfg_sts_w[30] => ~NO_FANOUT~
tl_cfg_sts_w[31] => ~NO_FANOUT~
tl_cfg_sts_w[32] => ~NO_FANOUT~
tl_cfg_sts_w[33] => ~NO_FANOUT~
tl_cfg_sts_w[34] => ~NO_FANOUT~
tl_cfg_sts_w[35] => ~NO_FANOUT~
tl_cfg_sts_w[36] => ~NO_FANOUT~
tl_cfg_sts_w[37] => ~NO_FANOUT~
tl_cfg_sts_w[38] => ~NO_FANOUT~
tl_cfg_sts_w[39] => ~NO_FANOUT~
tl_cfg_sts_w[40] => ~NO_FANOUT~
tl_cfg_sts_w[41] => ~NO_FANOUT~
tl_cfg_sts_w[42] => ~NO_FANOUT~
tl_cfg_sts_w[43] => ~NO_FANOUT~
tl_cfg_sts_w[44] => ~NO_FANOUT~
tl_cfg_sts_w[45] => ~NO_FANOUT~
tl_cfg_sts_w[46] => ~NO_FANOUT~
tl_cfg_sts_w[47] => ~NO_FANOUT~
tl_cfg_sts_w[48] => ~NO_FANOUT~
tl_cfg_sts_w[49] => ~NO_FANOUT~
tl_cfg_sts_w[50] => ~NO_FANOUT~
tl_cfg_sts_w[51] => ~NO_FANOUT~
tl_cfg_sts_w[52] => ~NO_FANOUT~
tl_cfg_sts_wr_w => ~NO_FANOUT~
recv_dma_idle_w <= <GND>
pcie_perstn_w => ~NO_FANOUT~
user_r_read_32_rden_w <= <GND>
user_r_read_32_data_w[0] => ~NO_FANOUT~
user_r_read_32_data_w[1] => ~NO_FANOUT~
user_r_read_32_data_w[2] => ~NO_FANOUT~
user_r_read_32_data_w[3] => ~NO_FANOUT~
user_r_read_32_data_w[4] => ~NO_FANOUT~
user_r_read_32_data_w[5] => ~NO_FANOUT~
user_r_read_32_data_w[6] => ~NO_FANOUT~
user_r_read_32_data_w[7] => ~NO_FANOUT~
user_r_read_32_data_w[8] => ~NO_FANOUT~
user_r_read_32_data_w[9] => ~NO_FANOUT~
user_r_read_32_data_w[10] => ~NO_FANOUT~
user_r_read_32_data_w[11] => ~NO_FANOUT~
user_r_read_32_data_w[12] => ~NO_FANOUT~
user_r_read_32_data_w[13] => ~NO_FANOUT~
user_r_read_32_data_w[14] => ~NO_FANOUT~
user_r_read_32_data_w[15] => ~NO_FANOUT~
user_r_read_32_data_w[16] => ~NO_FANOUT~
user_r_read_32_data_w[17] => ~NO_FANOUT~
user_r_read_32_data_w[18] => ~NO_FANOUT~
user_r_read_32_data_w[19] => ~NO_FANOUT~
user_r_read_32_data_w[20] => ~NO_FANOUT~
user_r_read_32_data_w[21] => ~NO_FANOUT~
user_r_read_32_data_w[22] => ~NO_FANOUT~
user_r_read_32_data_w[23] => ~NO_FANOUT~
user_r_read_32_data_w[24] => ~NO_FANOUT~
user_r_read_32_data_w[25] => ~NO_FANOUT~
user_r_read_32_data_w[26] => ~NO_FANOUT~
user_r_read_32_data_w[27] => ~NO_FANOUT~
user_r_read_32_data_w[28] => ~NO_FANOUT~
user_r_read_32_data_w[29] => ~NO_FANOUT~
user_r_read_32_data_w[30] => ~NO_FANOUT~
user_r_read_32_data_w[31] => ~NO_FANOUT~
user_r_read_32_empty_w => ~NO_FANOUT~
user_r_read_32_eof_w => ~NO_FANOUT~
user_r_read_32_open_w <= <GND>
user_w_write_32_wren_w <= <GND>
user_w_write_32_data_w[0] <= <GND>
user_w_write_32_data_w[1] <= <GND>
user_w_write_32_data_w[2] <= <GND>
user_w_write_32_data_w[3] <= <GND>
user_w_write_32_data_w[4] <= <GND>
user_w_write_32_data_w[5] <= <GND>
user_w_write_32_data_w[6] <= <GND>
user_w_write_32_data_w[7] <= <GND>
user_w_write_32_data_w[8] <= <GND>
user_w_write_32_data_w[9] <= <GND>
user_w_write_32_data_w[10] <= <GND>
user_w_write_32_data_w[11] <= <GND>
user_w_write_32_data_w[12] <= <GND>
user_w_write_32_data_w[13] <= <GND>
user_w_write_32_data_w[14] <= <GND>
user_w_write_32_data_w[15] <= <GND>
user_w_write_32_data_w[16] <= <GND>
user_w_write_32_data_w[17] <= <GND>
user_w_write_32_data_w[18] <= <GND>
user_w_write_32_data_w[19] <= <GND>
user_w_write_32_data_w[20] <= <GND>
user_w_write_32_data_w[21] <= <GND>
user_w_write_32_data_w[22] <= <GND>
user_w_write_32_data_w[23] <= <GND>
user_w_write_32_data_w[24] <= <GND>
user_w_write_32_data_w[25] <= <GND>
user_w_write_32_data_w[26] <= <GND>
user_w_write_32_data_w[27] <= <GND>
user_w_write_32_data_w[28] <= <GND>
user_w_write_32_data_w[29] <= <GND>
user_w_write_32_data_w[30] <= <GND>
user_w_write_32_data_w[31] <= <GND>
user_w_write_32_full_w => ~NO_FANOUT~
user_w_write_32_open_w <= <GND>
user_r_read_8_rden_w <= <GND>
user_r_read_8_data_w[0] => ~NO_FANOUT~
user_r_read_8_data_w[1] => ~NO_FANOUT~
user_r_read_8_data_w[2] => ~NO_FANOUT~
user_r_read_8_data_w[3] => ~NO_FANOUT~
user_r_read_8_data_w[4] => ~NO_FANOUT~
user_r_read_8_data_w[5] => ~NO_FANOUT~
user_r_read_8_data_w[6] => ~NO_FANOUT~
user_r_read_8_data_w[7] => ~NO_FANOUT~
user_r_read_8_empty_w => ~NO_FANOUT~
user_r_read_8_eof_w => ~NO_FANOUT~
user_r_read_8_open_w <= <GND>
bus_clk_w => ~NO_FANOUT~
user_w_write_8_wren_w <= <GND>
user_w_write_8_data_w[0] <= <GND>
user_w_write_8_data_w[1] <= <GND>
user_w_write_8_data_w[2] <= <GND>
user_w_write_8_data_w[3] <= <GND>
user_w_write_8_data_w[4] <= <GND>
user_w_write_8_data_w[5] <= <GND>
user_w_write_8_data_w[6] <= <GND>
user_w_write_8_data_w[7] <= <GND>
user_w_write_8_full_w => ~NO_FANOUT~
user_w_write_8_open_w <= <GND>
user_r_mem_8_rden_w <= <GND>
quiesce_w <= <GND>
user_r_mem_8_data_w[0] => ~NO_FANOUT~
user_r_mem_8_data_w[1] => ~NO_FANOUT~
user_r_mem_8_data_w[2] => ~NO_FANOUT~
user_r_mem_8_data_w[3] => ~NO_FANOUT~
user_r_mem_8_data_w[4] => ~NO_FANOUT~
user_r_mem_8_data_w[5] => ~NO_FANOUT~
user_r_mem_8_data_w[6] => ~NO_FANOUT~
user_r_mem_8_data_w[7] => ~NO_FANOUT~
user_r_mem_8_empty_w => ~NO_FANOUT~
user_r_mem_8_eof_w => ~NO_FANOUT~
user_r_mem_8_open_w <= <GND>
user_w_mem_8_wren_w <= <GND>
user_w_mem_8_data_w[0] <= <GND>
user_w_mem_8_data_w[1] <= <GND>
user_w_mem_8_data_w[2] <= <GND>
user_w_mem_8_data_w[3] <= <GND>
user_w_mem_8_data_w[4] <= <GND>
user_w_mem_8_data_w[5] <= <GND>
user_w_mem_8_data_w[6] <= <GND>
user_w_mem_8_data_w[7] <= <GND>
user_w_mem_8_full_w => ~NO_FANOUT~
user_w_mem_8_open_w <= <GND>


|xillydemo|debouncer:d1
pressed <= pressed.DB_MAX_OUTPUT_PORT_TYPE
held <= button_debounced.DB_MAX_OUTPUT_PORT_TYPE
button => always0.IN1
button => button_sample.DATAB
button => button_debounced.DATAA
clk => button_debounced_d.CLK
clk => button_debounced.CLK
clk => button_sample.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => button_sample.OUTPUTSELECT
reset => button_debounced.OUTPUTSELECT
reset => button_debounced_d.ENA


|xillydemo|debouncer:d2
pressed <= pressed.DB_MAX_OUTPUT_PORT_TYPE
held <= button_debounced.DB_MAX_OUTPUT_PORT_TYPE
button => always0.IN1
button => button_sample.DATAB
button => button_debounced.DATAA
clk => button_debounced_d.CLK
clk => button_debounced.CLK
clk => button_sample.CLK
clk => timer[0].CLK
clk => timer[1].CLK
clk => timer[2].CLK
clk => timer[3].CLK
clk => timer[4].CLK
clk => timer[5].CLK
clk => timer[6].CLK
clk => timer[7].CLK
clk => timer[8].CLK
clk => timer[9].CLK
clk => timer[10].CLK
clk => timer[11].CLK
clk => timer[12].CLK
clk => timer[13].CLK
clk => timer[14].CLK
clk => timer[15].CLK
clk => timer[16].CLK
clk => timer[17].CLK
clk => timer[18].CLK
clk => timer[19].CLK
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => timer.OUTPUTSELECT
reset => button_sample.OUTPUTSELECT
reset => button_debounced.OUTPUTSELECT
reset => button_debounced_d.ENA


|xillydemo|dummy_svr:CSI
svr_pixel[0] <= color.DB_MAX_OUTPUT_PORT_TYPE
svr_pixel[1] <= color.DB_MAX_OUTPUT_PORT_TYPE
svr_pixel[2] <= color.DB_MAX_OUTPUT_PORT_TYPE
svr_pixel[3] <= color.DB_MAX_OUTPUT_PORT_TYPE
svr_pixel[4] <= color.DB_MAX_OUTPUT_PORT_TYPE
svr_pixel[5] <= color.DB_MAX_OUTPUT_PORT_TYPE
svr_pixel[6] <= color.DB_MAX_OUTPUT_PORT_TYPE
svr_pixel[7] <= color.DB_MAX_OUTPUT_PORT_TYPE
svr_pixel[8] <= color.DB_MAX_OUTPUT_PORT_TYPE
svr_pixel[9] <= color.DB_MAX_OUTPUT_PORT_TYPE
svr_pixel_valid <= svr_pixel_valid.DB_MAX_OUTPUT_PORT_TYPE
svr_channel_id[0] <= <GND>
svr_channel_id[1] <= <GND>
svr_fs <= svr_fs.DB_MAX_OUTPUT_PORT_TYPE
svr_fe <= svr_fe.DB_MAX_OUTPUT_PORT_TYPE
svr_ls <= svr_ls.DB_MAX_OUTPUT_PORT_TYPE
svr_le <= svr_le.DB_MAX_OUTPUT_PORT_TYPE
svr_data_type[0] <= <VCC>
svr_data_type[1] <= <VCC>
svr_data_type[2] <= <GND>
svr_data_type[3] <= <VCC>
svr_data_type[4] <= <GND>
svr_data_type[5] <= <VCC>
svr_cpu_int <= <GND>
readdata[0] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[1] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[2] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[3] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[4] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[5] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[6] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[7] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[8] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[9] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[10] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[11] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[12] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[13] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[14] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[15] <= readdata.DB_MAX_OUTPUT_PORT_TYPE
readdata[16] <= <GND>
readdata[17] <= <GND>
readdata[18] <= <GND>
readdata[19] <= <GND>
readdata[20] <= <GND>
readdata[21] <= <GND>
readdata[22] <= <GND>
readdata[23] <= <GND>
readdata[24] <= <GND>
readdata[25] <= <GND>
readdata[26] <= <GND>
readdata[27] <= <GND>
readdata[28] <= <GND>
readdata[29] <= <GND>
readdata[30] <= <GND>
readdata[31] <= <GND>
fclk => frame_counter[0].CLK
fclk => frame_counter[1].CLK
fclk => frame_counter[2].CLK
fclk => frame_counter[3].CLK
fclk => frame_counter[4].CLK
fclk => row_counter[0].CLK
fclk => row_counter[1].CLK
fclk => row_counter[2].CLK
fclk => row_counter[3].CLK
fclk => row_counter[4].CLK
fclk => row_counter[5].CLK
fclk => row_counter[6].CLK
fclk => row_counter[7].CLK
fclk => row_counter[8].CLK
fclk => row_counter[9].CLK
fclk => row_counter[10].CLK
fclk => row_counter[11].CLK
fclk => col_counter[0].CLK
fclk => col_counter[1].CLK
fclk => col_counter[2].CLK
fclk => col_counter[3].CLK
fclk => col_counter[4].CLK
fclk => col_counter[5].CLK
fclk => col_counter[6].CLK
fclk => col_counter[7].CLK
fclk => col_counter[8].CLK
fclk => col_counter[9].CLK
fclk => col_counter[10].CLK
fclk => col_counter[11].CLK
pclk => columns[0].CLK
pclk => columns[1].CLK
pclk => columns[2].CLK
pclk => columns[3].CLK
pclk => columns[4].CLK
pclk => columns[5].CLK
pclk => columns[6].CLK
pclk => columns[7].CLK
pclk => columns[8].CLK
pclk => columns[9].CLK
pclk => columns[10].CLK
pclk => columns[11].CLK
pclk => columns[12].CLK
pclk => columns[13].CLK
pclk => columns[14].CLK
pclk => columns[15].CLK
pclk => rows[0].CLK
pclk => rows[1].CLK
pclk => rows[2].CLK
pclk => rows[3].CLK
pclk => rows[4].CLK
pclk => rows[5].CLK
pclk => rows[6].CLK
pclk => rows[7].CLK
pclk => rows[8].CLK
pclk => rows[9].CLK
pclk => rows[10].CLK
pclk => rows[11].CLK
pclk => rows[12].CLK
pclk => rows[13].CLK
pclk => rows[14].CLK
pclk => rows[15].CLK
pclk => enable.CLK
reset_n => rows[0].ACLR
reset_n => rows[1].ACLR
reset_n => rows[2].ACLR
reset_n => rows[3].PRESET
reset_n => rows[4].PRESET
reset_n => rows[5].PRESET
reset_n => rows[6].ACLR
reset_n => rows[7].ACLR
reset_n => rows[8].ACLR
reset_n => rows[9].ACLR
reset_n => rows[10].PRESET
reset_n => rows[11].ACLR
reset_n => rows[12].ACLR
reset_n => rows[13].ACLR
reset_n => rows[14].ACLR
reset_n => rows[15].ACLR
reset_n => enable.ACLR
reset_n => columns[0].ACLR
reset_n => columns[1].ACLR
reset_n => columns[2].ACLR
reset_n => columns[3].ACLR
reset_n => columns[4].ACLR
reset_n => columns[5].ACLR
reset_n => columns[6].ACLR
reset_n => columns[7].PRESET
reset_n => columns[8].PRESET
reset_n => columns[9].PRESET
reset_n => columns[10].PRESET
reset_n => columns[11].ACLR
reset_n => columns[12].ACLR
reset_n => columns[13].ACLR
reset_n => columns[14].ACLR
reset_n => columns[15].ACLR
reset_n => col_counter[0].ACLR
reset_n => col_counter[1].ACLR
reset_n => col_counter[2].ACLR
reset_n => col_counter[3].ACLR
reset_n => col_counter[4].ACLR
reset_n => col_counter[5].ACLR
reset_n => col_counter[6].ACLR
reset_n => col_counter[7].ACLR
reset_n => col_counter[8].ACLR
reset_n => col_counter[9].ACLR
reset_n => col_counter[10].ACLR
reset_n => col_counter[11].ACLR
reset_n => row_counter[0].ACLR
reset_n => row_counter[1].ACLR
reset_n => row_counter[2].ACLR
reset_n => row_counter[3].ACLR
reset_n => row_counter[4].ACLR
reset_n => row_counter[5].ACLR
reset_n => row_counter[6].ACLR
reset_n => row_counter[7].ACLR
reset_n => row_counter[8].ACLR
reset_n => row_counter[9].ACLR
reset_n => row_counter[10].ACLR
reset_n => row_counter[11].ACLR
reset_n => frame_counter[0].ACLR
reset_n => frame_counter[1].ACLR
reset_n => frame_counter[2].ACLR
reset_n => frame_counter[3].ACLR
reset_n => frame_counter[4].ACLR
address[0] => Equal0.IN6
address[0] => Equal1.IN0
address[0] => Equal2.IN6
address[1] => Equal0.IN5
address[1] => Equal1.IN6
address[1] => Equal2.IN0
address[2] => Equal0.IN4
address[2] => Equal1.IN5
address[2] => Equal2.IN5
address[3] => Equal0.IN3
address[3] => Equal1.IN4
address[3] => Equal2.IN4
address[4] => Equal0.IN2
address[4] => Equal1.IN3
address[4] => Equal2.IN3
address[5] => Equal0.IN1
address[5] => Equal1.IN2
address[5] => Equal2.IN2
writedata[0] => enable.DATAIN
writedata[0] => rows[0].DATAIN
writedata[0] => columns[0].DATAIN
writedata[1] => rows[1].DATAIN
writedata[1] => columns[1].DATAIN
writedata[2] => rows[2].DATAIN
writedata[2] => columns[2].DATAIN
writedata[3] => rows[3].DATAIN
writedata[3] => columns[3].DATAIN
writedata[4] => rows[4].DATAIN
writedata[4] => columns[4].DATAIN
writedata[5] => rows[5].DATAIN
writedata[5] => columns[5].DATAIN
writedata[6] => rows[6].DATAIN
writedata[6] => columns[6].DATAIN
writedata[7] => rows[7].DATAIN
writedata[7] => columns[7].DATAIN
writedata[8] => rows[8].DATAIN
writedata[8] => columns[8].DATAIN
writedata[9] => rows[9].DATAIN
writedata[9] => columns[9].DATAIN
writedata[10] => rows[10].DATAIN
writedata[10] => columns[10].DATAIN
writedata[11] => rows[11].DATAIN
writedata[11] => columns[11].DATAIN
writedata[12] => rows[12].DATAIN
writedata[12] => columns[12].DATAIN
writedata[13] => rows[13].DATAIN
writedata[13] => columns[13].DATAIN
writedata[14] => rows[14].DATAIN
writedata[14] => columns[14].DATAIN
writedata[15] => rows[15].DATAIN
writedata[15] => columns[15].DATAIN
writedata[16] => ~NO_FANOUT~
writedata[17] => ~NO_FANOUT~
writedata[18] => ~NO_FANOUT~
writedata[19] => ~NO_FANOUT~
writedata[20] => ~NO_FANOUT~
writedata[21] => ~NO_FANOUT~
writedata[22] => ~NO_FANOUT~
writedata[23] => ~NO_FANOUT~
writedata[24] => ~NO_FANOUT~
writedata[25] => ~NO_FANOUT~
writedata[26] => ~NO_FANOUT~
writedata[27] => ~NO_FANOUT~
writedata[28] => ~NO_FANOUT~
writedata[29] => ~NO_FANOUT~
writedata[30] => ~NO_FANOUT~
writedata[31] => ~NO_FANOUT~
write => always0.IN1
write => always1.IN1
write => always2.IN1
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
read => readdata.OUTPUTSELECT
lpck_p => ~NO_FANOUT~
lpck_n => ~NO_FANOUT~
lpd1_p => ~NO_FANOUT~
lpd1_n => ~NO_FANOUT~
hs_clk => ~NO_FANOUT~
hs_d1 => ~NO_FANOUT~
hs_d2 => ~NO_FANOUT~
lpd2_p => ~NO_FANOUT~
lpd2_n => ~NO_FANOUT~


|xillydemo|scfifo:fifo_32
data[0] => scfifo_hd11:auto_generated.data[0]
data[1] => scfifo_hd11:auto_generated.data[1]
data[2] => scfifo_hd11:auto_generated.data[2]
data[3] => scfifo_hd11:auto_generated.data[3]
data[4] => scfifo_hd11:auto_generated.data[4]
data[5] => scfifo_hd11:auto_generated.data[5]
data[6] => scfifo_hd11:auto_generated.data[6]
data[7] => scfifo_hd11:auto_generated.data[7]
data[8] => scfifo_hd11:auto_generated.data[8]
data[9] => scfifo_hd11:auto_generated.data[9]
data[10] => scfifo_hd11:auto_generated.data[10]
data[11] => scfifo_hd11:auto_generated.data[11]
data[12] => scfifo_hd11:auto_generated.data[12]
data[13] => scfifo_hd11:auto_generated.data[13]
data[14] => scfifo_hd11:auto_generated.data[14]
data[15] => scfifo_hd11:auto_generated.data[15]
data[16] => scfifo_hd11:auto_generated.data[16]
data[17] => scfifo_hd11:auto_generated.data[17]
data[18] => scfifo_hd11:auto_generated.data[18]
data[19] => scfifo_hd11:auto_generated.data[19]
data[20] => scfifo_hd11:auto_generated.data[20]
data[21] => scfifo_hd11:auto_generated.data[21]
data[22] => scfifo_hd11:auto_generated.data[22]
data[23] => scfifo_hd11:auto_generated.data[23]
data[24] => scfifo_hd11:auto_generated.data[24]
data[25] => scfifo_hd11:auto_generated.data[25]
data[26] => scfifo_hd11:auto_generated.data[26]
data[27] => scfifo_hd11:auto_generated.data[27]
data[28] => scfifo_hd11:auto_generated.data[28]
data[29] => scfifo_hd11:auto_generated.data[29]
data[30] => scfifo_hd11:auto_generated.data[30]
data[31] => scfifo_hd11:auto_generated.data[31]
q[0] <= scfifo_hd11:auto_generated.q[0]
q[1] <= scfifo_hd11:auto_generated.q[1]
q[2] <= scfifo_hd11:auto_generated.q[2]
q[3] <= scfifo_hd11:auto_generated.q[3]
q[4] <= scfifo_hd11:auto_generated.q[4]
q[5] <= scfifo_hd11:auto_generated.q[5]
q[6] <= scfifo_hd11:auto_generated.q[6]
q[7] <= scfifo_hd11:auto_generated.q[7]
q[8] <= scfifo_hd11:auto_generated.q[8]
q[9] <= scfifo_hd11:auto_generated.q[9]
q[10] <= scfifo_hd11:auto_generated.q[10]
q[11] <= scfifo_hd11:auto_generated.q[11]
q[12] <= scfifo_hd11:auto_generated.q[12]
q[13] <= scfifo_hd11:auto_generated.q[13]
q[14] <= scfifo_hd11:auto_generated.q[14]
q[15] <= scfifo_hd11:auto_generated.q[15]
q[16] <= scfifo_hd11:auto_generated.q[16]
q[17] <= scfifo_hd11:auto_generated.q[17]
q[18] <= scfifo_hd11:auto_generated.q[18]
q[19] <= scfifo_hd11:auto_generated.q[19]
q[20] <= scfifo_hd11:auto_generated.q[20]
q[21] <= scfifo_hd11:auto_generated.q[21]
q[22] <= scfifo_hd11:auto_generated.q[22]
q[23] <= scfifo_hd11:auto_generated.q[23]
q[24] <= scfifo_hd11:auto_generated.q[24]
q[25] <= scfifo_hd11:auto_generated.q[25]
q[26] <= scfifo_hd11:auto_generated.q[26]
q[27] <= scfifo_hd11:auto_generated.q[27]
q[28] <= scfifo_hd11:auto_generated.q[28]
q[29] <= scfifo_hd11:auto_generated.q[29]
q[30] <= scfifo_hd11:auto_generated.q[30]
q[31] <= scfifo_hd11:auto_generated.q[31]
wrreq => scfifo_hd11:auto_generated.wrreq
rdreq => scfifo_hd11:auto_generated.rdreq
clock => scfifo_hd11:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_hd11:auto_generated.sclr
empty <= scfifo_hd11:auto_generated.empty
full <= scfifo_hd11:auto_generated.full
almost_full <= scfifo_hd11:auto_generated.almost_full
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>


|xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated
almost_full <= <VCC>
clock => a_dpfifo_2vv:dpfifo.clock
data[0] => a_dpfifo_2vv:dpfifo.data[0]
data[1] => a_dpfifo_2vv:dpfifo.data[1]
data[2] => a_dpfifo_2vv:dpfifo.data[2]
data[3] => a_dpfifo_2vv:dpfifo.data[3]
data[4] => a_dpfifo_2vv:dpfifo.data[4]
data[5] => a_dpfifo_2vv:dpfifo.data[5]
data[6] => a_dpfifo_2vv:dpfifo.data[6]
data[7] => a_dpfifo_2vv:dpfifo.data[7]
data[8] => a_dpfifo_2vv:dpfifo.data[8]
data[9] => a_dpfifo_2vv:dpfifo.data[9]
data[10] => a_dpfifo_2vv:dpfifo.data[10]
data[11] => a_dpfifo_2vv:dpfifo.data[11]
data[12] => a_dpfifo_2vv:dpfifo.data[12]
data[13] => a_dpfifo_2vv:dpfifo.data[13]
data[14] => a_dpfifo_2vv:dpfifo.data[14]
data[15] => a_dpfifo_2vv:dpfifo.data[15]
data[16] => a_dpfifo_2vv:dpfifo.data[16]
data[17] => a_dpfifo_2vv:dpfifo.data[17]
data[18] => a_dpfifo_2vv:dpfifo.data[18]
data[19] => a_dpfifo_2vv:dpfifo.data[19]
data[20] => a_dpfifo_2vv:dpfifo.data[20]
data[21] => a_dpfifo_2vv:dpfifo.data[21]
data[22] => a_dpfifo_2vv:dpfifo.data[22]
data[23] => a_dpfifo_2vv:dpfifo.data[23]
data[24] => a_dpfifo_2vv:dpfifo.data[24]
data[25] => a_dpfifo_2vv:dpfifo.data[25]
data[26] => a_dpfifo_2vv:dpfifo.data[26]
data[27] => a_dpfifo_2vv:dpfifo.data[27]
data[28] => a_dpfifo_2vv:dpfifo.data[28]
data[29] => a_dpfifo_2vv:dpfifo.data[29]
data[30] => a_dpfifo_2vv:dpfifo.data[30]
data[31] => a_dpfifo_2vv:dpfifo.data[31]
empty <= a_dpfifo_2vv:dpfifo.empty
full <= a_dpfifo_2vv:dpfifo.full
q[0] <= a_dpfifo_2vv:dpfifo.q[0]
q[1] <= a_dpfifo_2vv:dpfifo.q[1]
q[2] <= a_dpfifo_2vv:dpfifo.q[2]
q[3] <= a_dpfifo_2vv:dpfifo.q[3]
q[4] <= a_dpfifo_2vv:dpfifo.q[4]
q[5] <= a_dpfifo_2vv:dpfifo.q[5]
q[6] <= a_dpfifo_2vv:dpfifo.q[6]
q[7] <= a_dpfifo_2vv:dpfifo.q[7]
q[8] <= a_dpfifo_2vv:dpfifo.q[8]
q[9] <= a_dpfifo_2vv:dpfifo.q[9]
q[10] <= a_dpfifo_2vv:dpfifo.q[10]
q[11] <= a_dpfifo_2vv:dpfifo.q[11]
q[12] <= a_dpfifo_2vv:dpfifo.q[12]
q[13] <= a_dpfifo_2vv:dpfifo.q[13]
q[14] <= a_dpfifo_2vv:dpfifo.q[14]
q[15] <= a_dpfifo_2vv:dpfifo.q[15]
q[16] <= a_dpfifo_2vv:dpfifo.q[16]
q[17] <= a_dpfifo_2vv:dpfifo.q[17]
q[18] <= a_dpfifo_2vv:dpfifo.q[18]
q[19] <= a_dpfifo_2vv:dpfifo.q[19]
q[20] <= a_dpfifo_2vv:dpfifo.q[20]
q[21] <= a_dpfifo_2vv:dpfifo.q[21]
q[22] <= a_dpfifo_2vv:dpfifo.q[22]
q[23] <= a_dpfifo_2vv:dpfifo.q[23]
q[24] <= a_dpfifo_2vv:dpfifo.q[24]
q[25] <= a_dpfifo_2vv:dpfifo.q[25]
q[26] <= a_dpfifo_2vv:dpfifo.q[26]
q[27] <= a_dpfifo_2vv:dpfifo.q[27]
q[28] <= a_dpfifo_2vv:dpfifo.q[28]
q[29] <= a_dpfifo_2vv:dpfifo.q[29]
q[30] <= a_dpfifo_2vv:dpfifo.q[30]
q[31] <= a_dpfifo_2vv:dpfifo.q[31]
rdreq => a_dpfifo_2vv:dpfifo.rreq
sclr => a_dpfifo_2vv:dpfifo.sclr
wrreq => a_dpfifo_2vv:dpfifo.wreq


|xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo
clock => a_fefifo_t7e:fifo_state.clock
clock => dpram_vrt:FIFOram.inclock
clock => dpram_vrt:FIFOram.outclock
clock => cntr_urb:rd_ptr_count.clock
clock => cntr_urb:wr_ptr.clock
data[0] => dpram_vrt:FIFOram.data[0]
data[1] => dpram_vrt:FIFOram.data[1]
data[2] => dpram_vrt:FIFOram.data[2]
data[3] => dpram_vrt:FIFOram.data[3]
data[4] => dpram_vrt:FIFOram.data[4]
data[5] => dpram_vrt:FIFOram.data[5]
data[6] => dpram_vrt:FIFOram.data[6]
data[7] => dpram_vrt:FIFOram.data[7]
data[8] => dpram_vrt:FIFOram.data[8]
data[9] => dpram_vrt:FIFOram.data[9]
data[10] => dpram_vrt:FIFOram.data[10]
data[11] => dpram_vrt:FIFOram.data[11]
data[12] => dpram_vrt:FIFOram.data[12]
data[13] => dpram_vrt:FIFOram.data[13]
data[14] => dpram_vrt:FIFOram.data[14]
data[15] => dpram_vrt:FIFOram.data[15]
data[16] => dpram_vrt:FIFOram.data[16]
data[17] => dpram_vrt:FIFOram.data[17]
data[18] => dpram_vrt:FIFOram.data[18]
data[19] => dpram_vrt:FIFOram.data[19]
data[20] => dpram_vrt:FIFOram.data[20]
data[21] => dpram_vrt:FIFOram.data[21]
data[22] => dpram_vrt:FIFOram.data[22]
data[23] => dpram_vrt:FIFOram.data[23]
data[24] => dpram_vrt:FIFOram.data[24]
data[25] => dpram_vrt:FIFOram.data[25]
data[26] => dpram_vrt:FIFOram.data[26]
data[27] => dpram_vrt:FIFOram.data[27]
data[28] => dpram_vrt:FIFOram.data[28]
data[29] => dpram_vrt:FIFOram.data[29]
data[30] => dpram_vrt:FIFOram.data[30]
data[31] => dpram_vrt:FIFOram.data[31]
empty <= a_fefifo_t7e:fifo_state.empty
full <= a_fefifo_t7e:fifo_state.full
q[0] <= dpram_vrt:FIFOram.q[0]
q[1] <= dpram_vrt:FIFOram.q[1]
q[2] <= dpram_vrt:FIFOram.q[2]
q[3] <= dpram_vrt:FIFOram.q[3]
q[4] <= dpram_vrt:FIFOram.q[4]
q[5] <= dpram_vrt:FIFOram.q[5]
q[6] <= dpram_vrt:FIFOram.q[6]
q[7] <= dpram_vrt:FIFOram.q[7]
q[8] <= dpram_vrt:FIFOram.q[8]
q[9] <= dpram_vrt:FIFOram.q[9]
q[10] <= dpram_vrt:FIFOram.q[10]
q[11] <= dpram_vrt:FIFOram.q[11]
q[12] <= dpram_vrt:FIFOram.q[12]
q[13] <= dpram_vrt:FIFOram.q[13]
q[14] <= dpram_vrt:FIFOram.q[14]
q[15] <= dpram_vrt:FIFOram.q[15]
q[16] <= dpram_vrt:FIFOram.q[16]
q[17] <= dpram_vrt:FIFOram.q[17]
q[18] <= dpram_vrt:FIFOram.q[18]
q[19] <= dpram_vrt:FIFOram.q[19]
q[20] <= dpram_vrt:FIFOram.q[20]
q[21] <= dpram_vrt:FIFOram.q[21]
q[22] <= dpram_vrt:FIFOram.q[22]
q[23] <= dpram_vrt:FIFOram.q[23]
q[24] <= dpram_vrt:FIFOram.q[24]
q[25] <= dpram_vrt:FIFOram.q[25]
q[26] <= dpram_vrt:FIFOram.q[26]
q[27] <= dpram_vrt:FIFOram.q[27]
q[28] <= dpram_vrt:FIFOram.q[28]
q[29] <= dpram_vrt:FIFOram.q[29]
q[30] <= dpram_vrt:FIFOram.q[30]
q[31] <= dpram_vrt:FIFOram.q[31]
rreq => a_fefifo_t7e:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_t7e:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_urb:rd_ptr_count.sclr
sclr => cntr_urb:wr_ptr.sclr
wreq => a_fefifo_t7e:fifo_state.wreq
wreq => valid_wreq.IN0


|xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_as7:count_usedw.aclr
clock => cntr_as7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_as7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|a_fefifo_t7e:fifo_state|cntr_as7:count_usedw
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB


|xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram
data[0] => altsyncram_m7k1:altsyncram1.data_a[0]
data[1] => altsyncram_m7k1:altsyncram1.data_a[1]
data[2] => altsyncram_m7k1:altsyncram1.data_a[2]
data[3] => altsyncram_m7k1:altsyncram1.data_a[3]
data[4] => altsyncram_m7k1:altsyncram1.data_a[4]
data[5] => altsyncram_m7k1:altsyncram1.data_a[5]
data[6] => altsyncram_m7k1:altsyncram1.data_a[6]
data[7] => altsyncram_m7k1:altsyncram1.data_a[7]
data[8] => altsyncram_m7k1:altsyncram1.data_a[8]
data[9] => altsyncram_m7k1:altsyncram1.data_a[9]
data[10] => altsyncram_m7k1:altsyncram1.data_a[10]
data[11] => altsyncram_m7k1:altsyncram1.data_a[11]
data[12] => altsyncram_m7k1:altsyncram1.data_a[12]
data[13] => altsyncram_m7k1:altsyncram1.data_a[13]
data[14] => altsyncram_m7k1:altsyncram1.data_a[14]
data[15] => altsyncram_m7k1:altsyncram1.data_a[15]
data[16] => altsyncram_m7k1:altsyncram1.data_a[16]
data[17] => altsyncram_m7k1:altsyncram1.data_a[17]
data[18] => altsyncram_m7k1:altsyncram1.data_a[18]
data[19] => altsyncram_m7k1:altsyncram1.data_a[19]
data[20] => altsyncram_m7k1:altsyncram1.data_a[20]
data[21] => altsyncram_m7k1:altsyncram1.data_a[21]
data[22] => altsyncram_m7k1:altsyncram1.data_a[22]
data[23] => altsyncram_m7k1:altsyncram1.data_a[23]
data[24] => altsyncram_m7k1:altsyncram1.data_a[24]
data[25] => altsyncram_m7k1:altsyncram1.data_a[25]
data[26] => altsyncram_m7k1:altsyncram1.data_a[26]
data[27] => altsyncram_m7k1:altsyncram1.data_a[27]
data[28] => altsyncram_m7k1:altsyncram1.data_a[28]
data[29] => altsyncram_m7k1:altsyncram1.data_a[29]
data[30] => altsyncram_m7k1:altsyncram1.data_a[30]
data[31] => altsyncram_m7k1:altsyncram1.data_a[31]
inclock => altsyncram_m7k1:altsyncram1.clock0
outclock => altsyncram_m7k1:altsyncram1.clock1
outclocken => altsyncram_m7k1:altsyncram1.clocken1
q[0] <= altsyncram_m7k1:altsyncram1.q_b[0]
q[1] <= altsyncram_m7k1:altsyncram1.q_b[1]
q[2] <= altsyncram_m7k1:altsyncram1.q_b[2]
q[3] <= altsyncram_m7k1:altsyncram1.q_b[3]
q[4] <= altsyncram_m7k1:altsyncram1.q_b[4]
q[5] <= altsyncram_m7k1:altsyncram1.q_b[5]
q[6] <= altsyncram_m7k1:altsyncram1.q_b[6]
q[7] <= altsyncram_m7k1:altsyncram1.q_b[7]
q[8] <= altsyncram_m7k1:altsyncram1.q_b[8]
q[9] <= altsyncram_m7k1:altsyncram1.q_b[9]
q[10] <= altsyncram_m7k1:altsyncram1.q_b[10]
q[11] <= altsyncram_m7k1:altsyncram1.q_b[11]
q[12] <= altsyncram_m7k1:altsyncram1.q_b[12]
q[13] <= altsyncram_m7k1:altsyncram1.q_b[13]
q[14] <= altsyncram_m7k1:altsyncram1.q_b[14]
q[15] <= altsyncram_m7k1:altsyncram1.q_b[15]
q[16] <= altsyncram_m7k1:altsyncram1.q_b[16]
q[17] <= altsyncram_m7k1:altsyncram1.q_b[17]
q[18] <= altsyncram_m7k1:altsyncram1.q_b[18]
q[19] <= altsyncram_m7k1:altsyncram1.q_b[19]
q[20] <= altsyncram_m7k1:altsyncram1.q_b[20]
q[21] <= altsyncram_m7k1:altsyncram1.q_b[21]
q[22] <= altsyncram_m7k1:altsyncram1.q_b[22]
q[23] <= altsyncram_m7k1:altsyncram1.q_b[23]
q[24] <= altsyncram_m7k1:altsyncram1.q_b[24]
q[25] <= altsyncram_m7k1:altsyncram1.q_b[25]
q[26] <= altsyncram_m7k1:altsyncram1.q_b[26]
q[27] <= altsyncram_m7k1:altsyncram1.q_b[27]
q[28] <= altsyncram_m7k1:altsyncram1.q_b[28]
q[29] <= altsyncram_m7k1:altsyncram1.q_b[29]
q[30] <= altsyncram_m7k1:altsyncram1.q_b[30]
q[31] <= altsyncram_m7k1:altsyncram1.q_b[31]
rdaddress[0] => altsyncram_m7k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_m7k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_m7k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_m7k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_m7k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_m7k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_m7k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_m7k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_m7k1:altsyncram1.address_b[8]
wraddress[0] => altsyncram_m7k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_m7k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_m7k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_m7k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_m7k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_m7k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_m7k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_m7k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_m7k1:altsyncram1.address_a[8]
wren => altsyncram_m7k1:altsyncram1.wren_a


|xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|dpram_vrt:FIFOram|altsyncram_m7k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[0] => ram_block2a30.PORTAADDR
address_a[0] => ram_block2a31.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[1] => ram_block2a30.PORTAADDR1
address_a[1] => ram_block2a31.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[2] => ram_block2a30.PORTAADDR2
address_a[2] => ram_block2a31.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[3] => ram_block2a30.PORTAADDR3
address_a[3] => ram_block2a31.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[4] => ram_block2a30.PORTAADDR4
address_a[4] => ram_block2a31.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[5] => ram_block2a30.PORTAADDR5
address_a[5] => ram_block2a31.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[6] => ram_block2a30.PORTAADDR6
address_a[6] => ram_block2a31.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[7] => ram_block2a30.PORTAADDR7
address_a[7] => ram_block2a31.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[8] => ram_block2a30.PORTAADDR8
address_a[8] => ram_block2a31.PORTAADDR8
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[0] => ram_block2a30.PORTBADDR
address_b[0] => ram_block2a31.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[1] => ram_block2a30.PORTBADDR1
address_b[1] => ram_block2a31.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[2] => ram_block2a30.PORTBADDR2
address_b[2] => ram_block2a31.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[3] => ram_block2a30.PORTBADDR3
address_b[3] => ram_block2a31.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[4] => ram_block2a30.PORTBADDR4
address_b[4] => ram_block2a31.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[5] => ram_block2a30.PORTBADDR5
address_b[5] => ram_block2a31.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[6] => ram_block2a30.PORTBADDR6
address_b[6] => ram_block2a31.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[7] => ram_block2a30.PORTBADDR7
address_b[7] => ram_block2a31.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[8] => ram_block2a30.PORTBADDR8
address_b[8] => ram_block2a31.PORTBADDR8
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => ram_block2a30.CLK0
clock0 => ram_block2a31.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => ram_block2a30.CLK1
clock1 => ram_block2a31.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
clocken1 => ram_block2a13.ENA1
clocken1 => ram_block2a14.ENA1
clocken1 => ram_block2a15.ENA1
clocken1 => ram_block2a16.ENA1
clocken1 => ram_block2a17.ENA1
clocken1 => ram_block2a18.ENA1
clocken1 => ram_block2a19.ENA1
clocken1 => ram_block2a20.ENA1
clocken1 => ram_block2a21.ENA1
clocken1 => ram_block2a22.ENA1
clocken1 => ram_block2a23.ENA1
clocken1 => ram_block2a24.ENA1
clocken1 => ram_block2a25.ENA1
clocken1 => ram_block2a26.ENA1
clocken1 => ram_block2a27.ENA1
clocken1 => ram_block2a28.ENA1
clocken1 => ram_block2a29.ENA1
clocken1 => ram_block2a30.ENA1
clocken1 => ram_block2a31.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_a[13] => ram_block2a13.PORTADATAIN
data_a[14] => ram_block2a14.PORTADATAIN
data_a[15] => ram_block2a15.PORTADATAIN
data_a[16] => ram_block2a16.PORTADATAIN
data_a[17] => ram_block2a17.PORTADATAIN
data_a[18] => ram_block2a18.PORTADATAIN
data_a[19] => ram_block2a19.PORTADATAIN
data_a[20] => ram_block2a20.PORTADATAIN
data_a[21] => ram_block2a21.PORTADATAIN
data_a[22] => ram_block2a22.PORTADATAIN
data_a[23] => ram_block2a23.PORTADATAIN
data_a[24] => ram_block2a24.PORTADATAIN
data_a[25] => ram_block2a25.PORTADATAIN
data_a[26] => ram_block2a26.PORTADATAIN
data_a[27] => ram_block2a27.PORTADATAIN
data_a[28] => ram_block2a28.PORTADATAIN
data_a[29] => ram_block2a29.PORTADATAIN
data_a[30] => ram_block2a30.PORTADATAIN
data_a[31] => ram_block2a31.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
q_b[13] <= ram_block2a13.PORTBDATAOUT
q_b[14] <= ram_block2a14.PORTBDATAOUT
q_b[15] <= ram_block2a15.PORTBDATAOUT
q_b[16] <= ram_block2a16.PORTBDATAOUT
q_b[17] <= ram_block2a17.PORTBDATAOUT
q_b[18] <= ram_block2a18.PORTBDATAOUT
q_b[19] <= ram_block2a19.PORTBDATAOUT
q_b[20] <= ram_block2a20.PORTBDATAOUT
q_b[21] <= ram_block2a21.PORTBDATAOUT
q_b[22] <= ram_block2a22.PORTBDATAOUT
q_b[23] <= ram_block2a23.PORTBDATAOUT
q_b[24] <= ram_block2a24.PORTBDATAOUT
q_b[25] <= ram_block2a25.PORTBDATAOUT
q_b[26] <= ram_block2a26.PORTBDATAOUT
q_b[27] <= ram_block2a27.PORTBDATAOUT
q_b[28] <= ram_block2a28.PORTBDATAOUT
q_b[29] <= ram_block2a29.PORTBDATAOUT
q_b[30] <= ram_block2a30.PORTBDATAOUT
q_b[31] <= ram_block2a31.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a8.ENA0
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a9.ENA0
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a10.ENA0
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a11.ENA0
wren_a => ram_block2a12.PORTAWE
wren_a => ram_block2a12.ENA0
wren_a => ram_block2a13.PORTAWE
wren_a => ram_block2a13.ENA0
wren_a => ram_block2a14.PORTAWE
wren_a => ram_block2a14.ENA0
wren_a => ram_block2a15.PORTAWE
wren_a => ram_block2a15.ENA0
wren_a => ram_block2a16.PORTAWE
wren_a => ram_block2a16.ENA0
wren_a => ram_block2a17.PORTAWE
wren_a => ram_block2a17.ENA0
wren_a => ram_block2a18.PORTAWE
wren_a => ram_block2a18.ENA0
wren_a => ram_block2a19.PORTAWE
wren_a => ram_block2a19.ENA0
wren_a => ram_block2a20.PORTAWE
wren_a => ram_block2a20.ENA0
wren_a => ram_block2a21.PORTAWE
wren_a => ram_block2a21.ENA0
wren_a => ram_block2a22.PORTAWE
wren_a => ram_block2a22.ENA0
wren_a => ram_block2a23.PORTAWE
wren_a => ram_block2a23.ENA0
wren_a => ram_block2a24.PORTAWE
wren_a => ram_block2a24.ENA0
wren_a => ram_block2a25.PORTAWE
wren_a => ram_block2a25.ENA0
wren_a => ram_block2a26.PORTAWE
wren_a => ram_block2a26.ENA0
wren_a => ram_block2a27.PORTAWE
wren_a => ram_block2a27.ENA0
wren_a => ram_block2a28.PORTAWE
wren_a => ram_block2a28.ENA0
wren_a => ram_block2a29.PORTAWE
wren_a => ram_block2a29.ENA0
wren_a => ram_block2a30.PORTAWE
wren_a => ram_block2a30.ENA0
wren_a => ram_block2a31.PORTAWE
wren_a => ram_block2a31.ENA0


|xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:rd_ptr_count
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|xillydemo|scfifo:fifo_32|scfifo_hd11:auto_generated|a_dpfifo_2vv:dpfifo|cntr_urb:wr_ptr
aclr => counter_reg_bit[8].IN0
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|xillydemo|scfifo:fifo_8
data[0] => scfifo_1901:auto_generated.data[0]
data[1] => scfifo_1901:auto_generated.data[1]
data[2] => scfifo_1901:auto_generated.data[2]
data[3] => scfifo_1901:auto_generated.data[3]
data[4] => scfifo_1901:auto_generated.data[4]
data[5] => scfifo_1901:auto_generated.data[5]
data[6] => scfifo_1901:auto_generated.data[6]
data[7] => scfifo_1901:auto_generated.data[7]
q[0] <= scfifo_1901:auto_generated.q[0]
q[1] <= scfifo_1901:auto_generated.q[1]
q[2] <= scfifo_1901:auto_generated.q[2]
q[3] <= scfifo_1901:auto_generated.q[3]
q[4] <= scfifo_1901:auto_generated.q[4]
q[5] <= scfifo_1901:auto_generated.q[5]
q[6] <= scfifo_1901:auto_generated.q[6]
q[7] <= scfifo_1901:auto_generated.q[7]
wrreq => scfifo_1901:auto_generated.wrreq
rdreq => scfifo_1901:auto_generated.rdreq
clock => scfifo_1901:auto_generated.clock
aclr => ~NO_FANOUT~
sclr => scfifo_1901:auto_generated.sclr
empty <= scfifo_1901:auto_generated.empty
full <= scfifo_1901:auto_generated.full
almost_full <= <GND>
almost_empty <= <GND>
usedw[0] <= <GND>
usedw[1] <= <GND>
usedw[2] <= <GND>
usedw[3] <= <GND>
usedw[4] <= <GND>
usedw[5] <= <GND>
usedw[6] <= <GND>
usedw[7] <= <GND>
usedw[8] <= <GND>
usedw[9] <= <GND>
usedw[10] <= <GND>


|xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated
clock => a_dpfifo_k001:dpfifo.clock
data[0] => a_dpfifo_k001:dpfifo.data[0]
data[1] => a_dpfifo_k001:dpfifo.data[1]
data[2] => a_dpfifo_k001:dpfifo.data[2]
data[3] => a_dpfifo_k001:dpfifo.data[3]
data[4] => a_dpfifo_k001:dpfifo.data[4]
data[5] => a_dpfifo_k001:dpfifo.data[5]
data[6] => a_dpfifo_k001:dpfifo.data[6]
data[7] => a_dpfifo_k001:dpfifo.data[7]
empty <= a_dpfifo_k001:dpfifo.empty
full <= a_dpfifo_k001:dpfifo.full
q[0] <= a_dpfifo_k001:dpfifo.q[0]
q[1] <= a_dpfifo_k001:dpfifo.q[1]
q[2] <= a_dpfifo_k001:dpfifo.q[2]
q[3] <= a_dpfifo_k001:dpfifo.q[3]
q[4] <= a_dpfifo_k001:dpfifo.q[4]
q[5] <= a_dpfifo_k001:dpfifo.q[5]
q[6] <= a_dpfifo_k001:dpfifo.q[6]
q[7] <= a_dpfifo_k001:dpfifo.q[7]
rdreq => a_dpfifo_k001:dpfifo.rreq
sclr => a_dpfifo_k001:dpfifo.sclr
wrreq => a_dpfifo_k001:dpfifo.wreq


|xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo
clock => a_fefifo_sae:fifo_state.clock
clock => dpram_rrt:FIFOram.inclock
clock => dpram_rrt:FIFOram.outclock
clock => cntr_7tb:rd_ptr_count.clock
clock => cntr_7tb:wr_ptr.clock
data[0] => dpram_rrt:FIFOram.data[0]
data[1] => dpram_rrt:FIFOram.data[1]
data[2] => dpram_rrt:FIFOram.data[2]
data[3] => dpram_rrt:FIFOram.data[3]
data[4] => dpram_rrt:FIFOram.data[4]
data[5] => dpram_rrt:FIFOram.data[5]
data[6] => dpram_rrt:FIFOram.data[6]
data[7] => dpram_rrt:FIFOram.data[7]
empty <= a_fefifo_sae:fifo_state.empty
full <= a_fefifo_sae:fifo_state.full
q[0] <= dpram_rrt:FIFOram.q[0]
q[1] <= dpram_rrt:FIFOram.q[1]
q[2] <= dpram_rrt:FIFOram.q[2]
q[3] <= dpram_rrt:FIFOram.q[3]
q[4] <= dpram_rrt:FIFOram.q[4]
q[5] <= dpram_rrt:FIFOram.q[5]
q[6] <= dpram_rrt:FIFOram.q[6]
q[7] <= dpram_rrt:FIFOram.q[7]
rreq => a_fefifo_sae:fifo_state.rreq
rreq => valid_rreq.IN0
sclr => a_fefifo_sae:fifo_state.sclr
sclr => _.IN1
sclr => _.IN0
sclr => cntr_7tb:rd_ptr_count.sclr
sclr => cntr_7tb:wr_ptr.sclr
wreq => a_fefifo_sae:fifo_state.wreq
wreq => valid_wreq.IN0


|xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state
aclr => b_full.IN0
aclr => b_non_empty.IN0
aclr => cntr_jt7:count_usedw.aclr
clock => cntr_jt7:count_usedw.clock
clock => b_full.CLK
clock => b_non_empty.CLK
empty <= empty.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
rreq => _.IN1
rreq => _.IN0
rreq => _.IN1
rreq => valid_rreq.IN0
sclr => _.IN0
sclr => _.IN0
sclr => _.IN1
sclr => _.IN0
sclr => _.IN0
sclr => cntr_jt7:count_usedw.sclr
wreq => _.IN1
wreq => _.IN1
wreq => _.IN0
wreq => valid_wreq.IN0


|xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|a_fefifo_sae:fifo_state|cntr_jt7:count_usedw
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB
updown => counter_comb_bita3.DATAB
updown => counter_comb_bita4.DATAB
updown => counter_comb_bita5.DATAB
updown => counter_comb_bita6.DATAB
updown => counter_comb_bita7.DATAB
updown => counter_comb_bita8.DATAB
updown => counter_comb_bita9.DATAB
updown => counter_comb_bita10.DATAB


|xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram
data[0] => altsyncram_87k1:altsyncram1.data_a[0]
data[1] => altsyncram_87k1:altsyncram1.data_a[1]
data[2] => altsyncram_87k1:altsyncram1.data_a[2]
data[3] => altsyncram_87k1:altsyncram1.data_a[3]
data[4] => altsyncram_87k1:altsyncram1.data_a[4]
data[5] => altsyncram_87k1:altsyncram1.data_a[5]
data[6] => altsyncram_87k1:altsyncram1.data_a[6]
data[7] => altsyncram_87k1:altsyncram1.data_a[7]
inclock => altsyncram_87k1:altsyncram1.clock0
outclock => altsyncram_87k1:altsyncram1.clock1
outclocken => altsyncram_87k1:altsyncram1.clocken1
q[0] <= altsyncram_87k1:altsyncram1.q_b[0]
q[1] <= altsyncram_87k1:altsyncram1.q_b[1]
q[2] <= altsyncram_87k1:altsyncram1.q_b[2]
q[3] <= altsyncram_87k1:altsyncram1.q_b[3]
q[4] <= altsyncram_87k1:altsyncram1.q_b[4]
q[5] <= altsyncram_87k1:altsyncram1.q_b[5]
q[6] <= altsyncram_87k1:altsyncram1.q_b[6]
q[7] <= altsyncram_87k1:altsyncram1.q_b[7]
rdaddress[0] => altsyncram_87k1:altsyncram1.address_b[0]
rdaddress[1] => altsyncram_87k1:altsyncram1.address_b[1]
rdaddress[2] => altsyncram_87k1:altsyncram1.address_b[2]
rdaddress[3] => altsyncram_87k1:altsyncram1.address_b[3]
rdaddress[4] => altsyncram_87k1:altsyncram1.address_b[4]
rdaddress[5] => altsyncram_87k1:altsyncram1.address_b[5]
rdaddress[6] => altsyncram_87k1:altsyncram1.address_b[6]
rdaddress[7] => altsyncram_87k1:altsyncram1.address_b[7]
rdaddress[8] => altsyncram_87k1:altsyncram1.address_b[8]
rdaddress[9] => altsyncram_87k1:altsyncram1.address_b[9]
rdaddress[10] => altsyncram_87k1:altsyncram1.address_b[10]
wraddress[0] => altsyncram_87k1:altsyncram1.address_a[0]
wraddress[1] => altsyncram_87k1:altsyncram1.address_a[1]
wraddress[2] => altsyncram_87k1:altsyncram1.address_a[2]
wraddress[3] => altsyncram_87k1:altsyncram1.address_a[3]
wraddress[4] => altsyncram_87k1:altsyncram1.address_a[4]
wraddress[5] => altsyncram_87k1:altsyncram1.address_a[5]
wraddress[6] => altsyncram_87k1:altsyncram1.address_a[6]
wraddress[7] => altsyncram_87k1:altsyncram1.address_a[7]
wraddress[8] => altsyncram_87k1:altsyncram1.address_a[8]
wraddress[9] => altsyncram_87k1:altsyncram1.address_a[9]
wraddress[10] => altsyncram_87k1:altsyncram1.address_a[10]
wren => altsyncram_87k1:altsyncram1.wren_a


|xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|dpram_rrt:FIFOram|altsyncram_87k1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a0.ENA0
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a1.ENA0
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a2.ENA0
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a3.ENA0
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a4.ENA0
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a5.ENA0
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a6.ENA0
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a7.ENA0


|xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:rd_ptr_count
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


|xillydemo|scfifo:fifo_8|scfifo_1901:auto_generated|a_dpfifo_k001:dpfifo|cntr_7tb:wr_ptr
aclr => counter_reg_bit[10].IN0
clock => counter_reg_bit[10].CLK
clock => counter_reg_bit[9].CLK
clock => counter_reg_bit[8].CLK
clock => counter_reg_bit[7].CLK
clock => counter_reg_bit[6].CLK
clock => counter_reg_bit[5].CLK
clock => counter_reg_bit[4].CLK
clock => counter_reg_bit[3].CLK
clock => counter_reg_bit[2].CLK
clock => counter_reg_bit[1].CLK
clock => counter_reg_bit[0].CLK
cnt_en => _.IN1
q[0] <= counter_reg_bit[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter_reg_bit[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter_reg_bit[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter_reg_bit[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter_reg_bit[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter_reg_bit[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter_reg_bit[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= counter_reg_bit[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= counter_reg_bit[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= counter_reg_bit[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= counter_reg_bit[10].DB_MAX_OUTPUT_PORT_TYPE
sclr => _.IN0
sclr => _.IN0
sclr => _.IN0


