# 1 "arch/arm/boot/dts/tegra20-whistler.dts"
# 1 "<command-line>"
# 1 "arch/arm/boot/dts/tegra20-whistler.dts"
/dts-v1/;

# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/input/input.h" 1
# 4 "arch/arm/boot/dts/tegra20-whistler.dts" 2
# 1 "arch/arm/boot/dts/tegra20.dtsi" 1
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/clock/tegra20-car.h" 1
# 2 "arch/arm/boot/dts/tegra20.dtsi" 2
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/gpio/tegra-gpio.h" 1
# 13 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/gpio/tegra-gpio.h"
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/gpio/gpio.h" 1
# 14 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/gpio/tegra-gpio.h" 2
# 3 "arch/arm/boot/dts/tegra20.dtsi" 2
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/pinctrl/pinctrl-tegra.h" 1
# 4 "arch/arm/boot/dts/tegra20.dtsi" 2
# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 1







# 1 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/irq.h" 1
# 9 "/home/jtreep/LINUX/gitc/armv7-multiplatform/KERNEL/arch/arm/boot/dts/include/dt-bindings/interrupt-controller/arm-gic.h" 2
# 5 "arch/arm/boot/dts/tegra20.dtsi" 2

# 1 "arch/arm/boot/dts/skeleton.dtsi" 1






/ {
 #address-cells = <1>;
 #size-cells = <1>;
 chosen { };
 aliases { };
 memory { device_type = "memory"; reg = <0 0>; };
};
# 7 "arch/arm/boot/dts/tegra20.dtsi" 2

/ {
 compatible = "nvidia,tegra20";
 interrupt-parent = <&intc>;

 aliases {
  serial0 = &uarta;
  serial1 = &uartb;
  serial2 = &uartc;
  serial3 = &uartd;
  serial4 = &uarte;
 };

 host1x@50000000 {
  compatible = "nvidia,tegra20-host1x", "simple-bus";
  reg = <0x50000000 0x00024000>;
  interrupts = <0 65 4>,
        <0 67 4>;
  clocks = <&tegra_car 28>;
  resets = <&tegra_car 28>;
  reset-names = "host1x";

  #address-cells = <1>;
  #size-cells = <1>;

  ranges = <0x54000000 0x54000000 0x04000000>;

  mpe@54040000 {
   compatible = "nvidia,tegra20-mpe";
   reg = <0x54040000 0x00040000>;
   interrupts = <0 68 4>;
   clocks = <&tegra_car 60>;
   resets = <&tegra_car 60>;
   reset-names = "mpe";
  };

  vi@54080000 {
   compatible = "nvidia,tegra20-vi";
   reg = <0x54080000 0x00040000>;
   interrupts = <0 69 4>;
   clocks = <&tegra_car 100>;
   resets = <&tegra_car 20>;
   reset-names = "vi";
  };

  epp@540c0000 {
   compatible = "nvidia,tegra20-epp";
   reg = <0x540c0000 0x00040000>;
   interrupts = <0 70 4>;
   clocks = <&tegra_car 19>;
   resets = <&tegra_car 19>;
   reset-names = "epp";
  };

  isp@54100000 {
   compatible = "nvidia,tegra20-isp";
   reg = <0x54100000 0x00040000>;
   interrupts = <0 71 4>;
   clocks = <&tegra_car 23>;
   resets = <&tegra_car 23>;
   reset-names = "isp";
  };

  gr2d@54140000 {
   compatible = "nvidia,tegra20-gr2d";
   reg = <0x54140000 0x00040000>;
   interrupts = <0 72 4>;
   clocks = <&tegra_car 21>;
   resets = <&tegra_car 21>;
   reset-names = "2d";
  };

  gr3d@54140000 {
   compatible = "nvidia,tegra20-gr3d";
   reg = <0x54140000 0x00040000>;
   clocks = <&tegra_car 24>;
   resets = <&tegra_car 24>;
   reset-names = "3d";
  };

  dc@54200000 {
   compatible = "nvidia,tegra20-dc";
   reg = <0x54200000 0x00040000>;
   interrupts = <0 73 4>;
   clocks = <&tegra_car 27>,
     <&tegra_car 121>;
   clock-names = "dc", "parent";
   resets = <&tegra_car 27>;
   reset-names = "dc";

   nvidia,head = <0>;

   rgb {
    status = "disabled";
   };
  };

  dc@54240000 {
   compatible = "nvidia,tegra20-dc";
   reg = <0x54240000 0x00040000>;
   interrupts = <0 74 4>;
   clocks = <&tegra_car 26>,
     <&tegra_car 121>;
   clock-names = "dc", "parent";
   resets = <&tegra_car 26>;
   reset-names = "dc";

   nvidia,head = <1>;

   rgb {
    status = "disabled";
   };
  };

  hdmi@54280000 {
   compatible = "nvidia,tegra20-hdmi";
   reg = <0x54280000 0x00040000>;
   interrupts = <0 75 4>;
   clocks = <&tegra_car 51>,
     <&tegra_car 117>;
   clock-names = "hdmi", "parent";
   resets = <&tegra_car 51>;
   reset-names = "hdmi";
   status = "disabled";
  };

  tvo@542c0000 {
   compatible = "nvidia,tegra20-tvo";
   reg = <0x542c0000 0x00040000>;
   interrupts = <0 76 4>;
   clocks = <&tegra_car 102>;
   status = "disabled";
  };

  dsi@542c0000 {
   compatible = "nvidia,tegra20-dsi";
   reg = <0x542c0000 0x00040000>;
   clocks = <&tegra_car 48>;
   resets = <&tegra_car 48>;
   reset-names = "dsi";
   status = "disabled";
  };
 };

 timer@50004600 {
  compatible = "arm,cortex-a9-twd-timer";
  reg = <0x50040600 0x20>;
  interrupts = <1 13
   ((((1 << (2)) - 1) << 8) | 4)>;
  clocks = <&tegra_car 132>;
 };

 intc: interrupt-controller@50041000 {
  compatible = "arm,cortex-a9-gic";
  reg = <0x50041000 0x1000
         0x50040100 0x0100>;
  interrupt-controller;
  #interrupt-cells = <3>;
 };

 cache-controller@50043000 {
  compatible = "arm,pl310-cache";
  reg = <0x50043000 0x1000>;
  arm,data-latency = <5 5 2>;
  arm,tag-latency = <4 4 2>;
  cache-unified;
  cache-level = <2>;
 };

 timer@60005000 {
  compatible = "nvidia,tegra20-timer";
  reg = <0x60005000 0x60>;
  interrupts = <0 0 4>,
        <0 1 4>,
        <0 41 4>,
        <0 42 4>;
  clocks = <&tegra_car 5>;
 };

 tegra_car: clock@60006000 {
  compatible = "nvidia,tegra20-car";
  reg = <0x60006000 0x1000>;
  #clock-cells = <1>;
  #reset-cells = <1>;
 };

 apbdma: dma@6000a000 {
  compatible = "nvidia,tegra20-apbdma";
  reg = <0x6000a000 0x1200>;
  interrupts = <0 104 4>,
        <0 105 4>,
        <0 106 4>,
        <0 107 4>,
        <0 108 4>,
        <0 109 4>,
        <0 110 4>,
        <0 111 4>,
        <0 112 4>,
        <0 113 4>,
        <0 114 4>,
        <0 115 4>,
        <0 116 4>,
        <0 117 4>,
        <0 118 4>,
        <0 119 4>;
  clocks = <&tegra_car 34>;
  resets = <&tegra_car 34>;
  reset-names = "dma";
  #dma-cells = <1>;
 };

 ahb@6000c004 {
  compatible = "nvidia,tegra20-ahb";
  reg = <0x6000c004 0x10c>;
 };

 gpio: gpio@6000d000 {
  compatible = "nvidia,tegra20-gpio";
  reg = <0x6000d000 0x1000>;
  interrupts = <0 32 4>,
        <0 33 4>,
        <0 34 4>,
        <0 35 4>,
        <0 55 4>,
        <0 87 4>,
        <0 89 4>;
  #gpio-cells = <2>;
  gpio-controller;
  #interrupt-cells = <2>;
  interrupt-controller;
 };

 pinmux: pinmux@70000014 {
  compatible = "nvidia,tegra20-pinmux";
  reg = <0x70000014 0x10
         0x70000080 0x20
         0x700000a0 0x14
         0x70000868 0xa8>;
 };

 das@70000c00 {
  compatible = "nvidia,tegra20-das";
  reg = <0x70000c00 0x80>;
 };

 tegra_ac97: ac97@70002000 {
  compatible = "nvidia,tegra20-ac97";
  reg = <0x70002000 0x200>;
  interrupts = <0 81 4>;
  clocks = <&tegra_car 3>;
  resets = <&tegra_car 3>;
  reset-names = "ac97";
  dmas = <&apbdma 12>, <&apbdma 12>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 tegra_i2s1: i2s@70002800 {
  compatible = "nvidia,tegra20-i2s";
  reg = <0x70002800 0x200>;
  interrupts = <0 13 4>;
  clocks = <&tegra_car 11>;
  resets = <&tegra_car 11>;
  reset-names = "i2s";
  dmas = <&apbdma 2>, <&apbdma 2>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 tegra_i2s2: i2s@70002a00 {
  compatible = "nvidia,tegra20-i2s";
  reg = <0x70002a00 0x200>;
  interrupts = <0 3 4>;
  clocks = <&tegra_car 18>;
  resets = <&tegra_car 18>;
  reset-names = "i2s";
  dmas = <&apbdma 1>, <&apbdma 1>;
  dma-names = "rx", "tx";
  status = "disabled";
 };
# 295 "arch/arm/boot/dts/tegra20.dtsi"
 uarta: serial@70006000 {
  compatible = "nvidia,tegra20-uart";
  reg = <0x70006000 0x40>;
  reg-shift = <2>;
  interrupts = <0 36 4>;
  clocks = <&tegra_car 6>;
  resets = <&tegra_car 6>;
  reset-names = "serial";
  dmas = <&apbdma 8>, <&apbdma 8>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 uartb: serial@70006040 {
  compatible = "nvidia,tegra20-uart";
  reg = <0x70006040 0x40>;
  reg-shift = <2>;
  interrupts = <0 37 4>;
  clocks = <&tegra_car 96>;
  resets = <&tegra_car 7>;
  reset-names = "serial";
  dmas = <&apbdma 9>, <&apbdma 9>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 uartc: serial@70006200 {
  compatible = "nvidia,tegra20-uart";
  reg = <0x70006200 0x100>;
  reg-shift = <2>;
  interrupts = <0 46 4>;
  clocks = <&tegra_car 55>;
  resets = <&tegra_car 55>;
  reset-names = "serial";
  dmas = <&apbdma 10>, <&apbdma 10>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 uartd: serial@70006300 {
  compatible = "nvidia,tegra20-uart";
  reg = <0x70006300 0x100>;
  reg-shift = <2>;
  interrupts = <0 90 4>;
  clocks = <&tegra_car 65>;
  resets = <&tegra_car 65>;
  reset-names = "serial";
  dmas = <&apbdma 19>, <&apbdma 19>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 uarte: serial@70006400 {
  compatible = "nvidia,tegra20-uart";
  reg = <0x70006400 0x100>;
  reg-shift = <2>;
  interrupts = <0 91 4>;
  clocks = <&tegra_car 66>;
  resets = <&tegra_car 66>;
  reset-names = "serial";
  dmas = <&apbdma 20>, <&apbdma 20>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 pwm: pwm@7000a000 {
  compatible = "nvidia,tegra20-pwm";
  reg = <0x7000a000 0x100>;
  #pwm-cells = <2>;
  clocks = <&tegra_car 17>;
  resets = <&tegra_car 17>;
  reset-names = "pwm";
  status = "disabled";
 };

 rtc@7000e000 {
  compatible = "nvidia,tegra20-rtc";
  reg = <0x7000e000 0x100>;
  interrupts = <0 2 4>;
  clocks = <&tegra_car 4>;
 };

 i2c@7000c000 {
  compatible = "nvidia,tegra20-i2c";
  reg = <0x7000c000 0x100>;
  interrupts = <0 38 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 12>,
    <&tegra_car 124>;
  clock-names = "div-clk", "fast-clk";
  resets = <&tegra_car 12>;
  reset-names = "i2c";
  dmas = <&apbdma 21>, <&apbdma 21>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 spi@7000c380 {
  compatible = "nvidia,tegra20-sflash";
  reg = <0x7000c380 0x80>;
  interrupts = <0 39 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 43>;
  resets = <&tegra_car 43>;
  reset-names = "spi";
  dmas = <&apbdma 11>, <&apbdma 11>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 i2c@7000c400 {
  compatible = "nvidia,tegra20-i2c";
  reg = <0x7000c400 0x100>;
  interrupts = <0 84 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 54>,
    <&tegra_car 124>;
  clock-names = "div-clk", "fast-clk";
  resets = <&tegra_car 54>;
  reset-names = "i2c";
  dmas = <&apbdma 22>, <&apbdma 22>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 i2c@7000c500 {
  compatible = "nvidia,tegra20-i2c";
  reg = <0x7000c500 0x100>;
  interrupts = <0 92 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 67>,
    <&tegra_car 124>;
  clock-names = "div-clk", "fast-clk";
  resets = <&tegra_car 67>;
  reset-names = "i2c";
  dmas = <&apbdma 23>, <&apbdma 23>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 i2c@7000d000 {
  compatible = "nvidia,tegra20-i2c-dvc";
  reg = <0x7000d000 0x200>;
  interrupts = <0 53 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 47>,
    <&tegra_car 124>;
  clock-names = "div-clk", "fast-clk";
  resets = <&tegra_car 47>;
  reset-names = "i2c";
  dmas = <&apbdma 24>, <&apbdma 24>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 spi@7000d400 {
  compatible = "nvidia,tegra20-slink";
  reg = <0x7000d400 0x200>;
  interrupts = <0 59 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 41>;
  resets = <&tegra_car 41>;
  reset-names = "spi";
  dmas = <&apbdma 15>, <&apbdma 15>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 spi@7000d600 {
  compatible = "nvidia,tegra20-slink";
  reg = <0x7000d600 0x200>;
  interrupts = <0 82 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 44>;
  resets = <&tegra_car 44>;
  reset-names = "spi";
  dmas = <&apbdma 16>, <&apbdma 16>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 spi@7000d800 {
  compatible = "nvidia,tegra20-slink";
  reg = <0x7000d800 0x200>;
  interrupts = <0 83 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 46>;
  resets = <&tegra_car 46>;
  reset-names = "spi";
  dmas = <&apbdma 17>, <&apbdma 17>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 spi@7000da00 {
  compatible = "nvidia,tegra20-slink";
  reg = <0x7000da00 0x200>;
  interrupts = <0 93 4>;
  #address-cells = <1>;
  #size-cells = <0>;
  clocks = <&tegra_car 68>;
  resets = <&tegra_car 68>;
  reset-names = "spi";
  dmas = <&apbdma 18>, <&apbdma 18>;
  dma-names = "rx", "tx";
  status = "disabled";
 };

 kbc@7000e200 {
  compatible = "nvidia,tegra20-kbc";
  reg = <0x7000e200 0x100>;
  interrupts = <0 85 4>;
  clocks = <&tegra_car 36>;
  resets = <&tegra_car 36>;
  reset-names = "kbc";
  status = "disabled";
 };

 pmc@7000e400 {
  compatible = "nvidia,tegra20-pmc";
  reg = <0x7000e400 0x400>;
  clocks = <&tegra_car 110>, <&clk32k_in>;
  clock-names = "pclk", "clk32k_in";
 };

 memory-controller@7000f000 {
  compatible = "nvidia,tegra20-mc";
  reg = <0x7000f000 0x024
         0x7000f03c 0x3c4>;
  interrupts = <0 77 4>;
 };

 iommu@7000f024 {
  compatible = "nvidia,tegra20-gart";
  reg = <0x7000f024 0x00000018
         0x58000000 0x02000000>;
 };

 memory-controller@7000f400 {
  compatible = "nvidia,tegra20-emc";
  reg = <0x7000f400 0x200>;
  #address-cells = <1>;
  #size-cells = <0>;
 };

 pcie-controller@80003000 {
  compatible = "nvidia,tegra20-pcie";
  device_type = "pci";
  reg = <0x80003000 0x00000800
         0x80003800 0x00000200
         0x90000000 0x10000000>;
  reg-names = "pads", "afi", "cs";
  interrupts = <0 98 4
         0 99 4>;
  interrupt-names = "intr", "msi";

  #interrupt-cells = <1>;
  interrupt-map-mask = <0 0 0 0>;
  interrupt-map = <0 0 0 0 &intc 0 98 4>;

  bus-range = <0x00 0xff>;
  #address-cells = <3>;
  #size-cells = <2>;

  ranges = <0x82000000 0 0x80000000 0x80000000 0 0x00001000
     0x82000000 0 0x80001000 0x80001000 0 0x00001000
     0x81000000 0 0 0x82000000 0 0x00010000
     0x82000000 0 0xa0000000 0xa0000000 0 0x08000000
     0xc2000000 0 0xa8000000 0xa8000000 0 0x18000000>;

  clocks = <&tegra_car 70>,
    <&tegra_car 72>,
    <&tegra_car 118>;
  clock-names = "pex", "afi", "pll_e";
  resets = <&tegra_car 70>,
           <&tegra_car 72>,
           <&tegra_car 74>;
  reset-names = "pex", "afi", "pcie_x";
  status = "disabled";

  pci@1,0 {
   device_type = "pci";
   assigned-addresses = <0x82000800 0 0x80000000 0 0x1000>;
   reg = <0x000800 0 0 0 0>;
   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   ranges;

   nvidia,num-lanes = <2>;
  };

  pci@2,0 {
   device_type = "pci";
   assigned-addresses = <0x82001000 0 0x80001000 0 0x1000>;
   reg = <0x001000 0 0 0 0>;
   status = "disabled";

   #address-cells = <3>;
   #size-cells = <2>;
   ranges;

   nvidia,num-lanes = <2>;
  };
 };

 usb@c5000000 {
  compatible = "nvidia,tegra20-ehci", "usb-ehci";
  reg = <0xc5000000 0x4000>;
  interrupts = <0 20 4>;
  phy_type = "utmi";
  nvidia,has-legacy-mode;
  clocks = <&tegra_car 22>;
  resets = <&tegra_car 22>;
  reset-names = "usb";
  nvidia,needs-double-reset;
  nvidia,phy = <&phy1>;
  status = "disabled";
 };

 phy1: usb-phy@c5000000 {
  compatible = "nvidia,tegra20-usb-phy";
  reg = <0xc5000000 0x4000 0xc5000000 0x4000>;
  phy_type = "utmi";
  clocks = <&tegra_car 22>,
    <&tegra_car 127>,
    <&tegra_car 106>,
    <&tegra_car 22>;
  clock-names = "reg", "pll_u", "timer", "utmi-pads";
  nvidia,has-legacy-mode;
  nvidia,hssync-start-delay = <9>;
  nvidia,idle-wait-delay = <17>;
  nvidia,elastic-limit = <16>;
  nvidia,term-range-adj = <6>;
  nvidia,xcvr-setup = <9>;
  nvidia,xcvr-lsfslew = <1>;
  nvidia,xcvr-lsrslew = <1>;
  status = "disabled";
 };

 usb@c5004000 {
  compatible = "nvidia,tegra20-ehci", "usb-ehci";
  reg = <0xc5004000 0x4000>;
  interrupts = <0 21 4>;
  phy_type = "ulpi";
  clocks = <&tegra_car 58>;
  resets = <&tegra_car 58>;
  reset-names = "usb";
  nvidia,phy = <&phy2>;
  status = "disabled";
 };

 phy2: usb-phy@c5004000 {
  compatible = "nvidia,tegra20-usb-phy";
  reg = <0xc5004000 0x4000>;
  phy_type = "ulpi";
  clocks = <&tegra_car 58>,
    <&tegra_car 127>,
    <&tegra_car 93>;
  clock-names = "reg", "pll_u", "ulpi-link";
  status = "disabled";
 };

 usb@c5008000 {
  compatible = "nvidia,tegra20-ehci", "usb-ehci";
  reg = <0xc5008000 0x4000>;
  interrupts = <0 97 4>;
  phy_type = "utmi";
  clocks = <&tegra_car 59>;
  resets = <&tegra_car 59>;
  reset-names = "usb";
  nvidia,phy = <&phy3>;
  status = "disabled";
 };

 phy3: usb-phy@c5008000 {
  compatible = "nvidia,tegra20-usb-phy";
  reg = <0xc5008000 0x4000 0xc5000000 0x4000>;
  phy_type = "utmi";
  clocks = <&tegra_car 59>,
    <&tegra_car 127>,
    <&tegra_car 106>,
    <&tegra_car 22>;
  clock-names = "reg", "pll_u", "timer", "utmi-pads";
  nvidia,hssync-start-delay = <9>;
  nvidia,idle-wait-delay = <17>;
  nvidia,elastic-limit = <16>;
  nvidia,term-range-adj = <6>;
  nvidia,xcvr-setup = <9>;
  nvidia,xcvr-lsfslew = <2>;
  nvidia,xcvr-lsrslew = <2>;
  status = "disabled";
 };

 sdhci@c8000000 {
  compatible = "nvidia,tegra20-sdhci";
  reg = <0xc8000000 0x200>;
  interrupts = <0 14 4>;
  clocks = <&tegra_car 14>;
  resets = <&tegra_car 14>;
  reset-names = "sdhci";
  status = "disabled";
 };

 sdhci@c8000200 {
  compatible = "nvidia,tegra20-sdhci";
  reg = <0xc8000200 0x200>;
  interrupts = <0 15 4>;
  clocks = <&tegra_car 9>;
  resets = <&tegra_car 9>;
  reset-names = "sdhci";
  status = "disabled";
 };

 sdhci@c8000400 {
  compatible = "nvidia,tegra20-sdhci";
  reg = <0xc8000400 0x200>;
  interrupts = <0 19 4>;
  clocks = <&tegra_car 69>;
  resets = <&tegra_car 69>;
  reset-names = "sdhci";
  status = "disabled";
 };

 sdhci@c8000600 {
  compatible = "nvidia,tegra20-sdhci";
  reg = <0xc8000600 0x200>;
  interrupts = <0 31 4>;
  clocks = <&tegra_car 15>;
  resets = <&tegra_car 15>;
  reset-names = "sdhci";
  status = "disabled";
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;

  cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <0>;
  };

  cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a9";
   reg = <1>;
  };
 };

 pmu {
  compatible = "arm,cortex-a9-pmu";
  interrupts = <0 56 4>,
        <0 57 4>;
 };
};
# 5 "arch/arm/boot/dts/tegra20-whistler.dts" 2

/ {
 model = "NVIDIA Tegra20 Whistler evaluation board";
 compatible = "nvidia,whistler", "nvidia,tegra20";

 aliases {
  rtc0 = "/i2c@7000d000/max8907@3c";
  rtc1 = "/rtc@7000e000";
 };

 memory {
  reg = <0x00000000 0x20000000>;
 };

 host1x@50000000 {
  hdmi@54280000 {
   status = "okay";

   vdd-supply = <&hdmi_vdd_reg>;
   pll-supply = <&hdmi_pll_reg>;

   nvidia,ddc-i2c-bus = <&hdmi_ddc>;
   nvidia,hpd-gpio = <&gpio ((13 * 8) + 7)
    0>;
  };
 };

 pinmux@70000014 {
  pinctrl-names = "default";
  pinctrl-0 = <&state_default>;

  state_default: pinmux {
   ata {
    nvidia,pins = "ata", "atb", "ate", "gma", "gmb",
     "gmc", "gmd", "gpu";
    nvidia,function = "gmi";
   };
   atc {
    nvidia,pins = "atc", "atd";
    nvidia,function = "sdio4";
   };
   cdev1 {
    nvidia,pins = "cdev1";
    nvidia,function = "plla_out";
   };
   cdev2 {
    nvidia,pins = "cdev2";
    nvidia,function = "osc";
   };
   crtp {
    nvidia,pins = "crtp";
    nvidia,function = "crt";
   };
   csus {
    nvidia,pins = "csus";
    nvidia,function = "vi_sensor_clk";
   };
   dap1 {
    nvidia,pins = "dap1";
    nvidia,function = "dap1";
   };
   dap2 {
    nvidia,pins = "dap2";
    nvidia,function = "dap2";
   };
   dap3 {
    nvidia,pins = "dap3";
    nvidia,function = "dap3";
   };
   dap4 {
    nvidia,pins = "dap4";
    nvidia,function = "dap4";
   };
   ddc {
    nvidia,pins = "ddc";
    nvidia,function = "i2c2";
   };
   dta {
    nvidia,pins = "dta", "dtb", "dtc", "dtd";
    nvidia,function = "vi";
   };
   dte {
    nvidia,pins = "dte";
    nvidia,function = "rsvd1";
   };
   dtf {
    nvidia,pins = "dtf";
    nvidia,function = "i2c3";
   };
   gme {
    nvidia,pins = "gme";
    nvidia,function = "dap5";
   };
   gpu7 {
    nvidia,pins = "gpu7";
    nvidia,function = "rtck";
   };
   gpv {
    nvidia,pins = "gpv";
    nvidia,function = "pcie";
   };
   hdint {
    nvidia,pins = "hdint", "pta";
    nvidia,function = "hdmi";
   };
   i2cp {
    nvidia,pins = "i2cp";
    nvidia,function = "i2cp";
   };
   irrx {
    nvidia,pins = "irrx", "irtx";
    nvidia,function = "uartb";
   };
   kbca {
    nvidia,pins = "kbca", "kbcc", "kbce", "kbcf";
    nvidia,function = "kbc";
   };
   kbcb {
    nvidia,pins = "kbcb", "kbcd";
    nvidia,function = "sdio2";
   };
   lcsn {
    nvidia,pins = "lcsn", "lsck", "lsda", "lsdi",
     "spia", "spib", "spic";
    nvidia,function = "spi3";
   };
   ld0 {
    nvidia,pins = "ld0", "ld1", "ld2", "ld3", "ld4",
     "ld5", "ld6", "ld7", "ld8", "ld9",
     "ld10", "ld11", "ld12", "ld13", "ld14",
     "ld15", "ld16", "ld17", "ldc", "ldi",
     "lhp0", "lhp1", "lhp2", "lhs", "lm0",
     "lm1", "lpp", "lpw0", "lpw1", "lpw2",
     "lsc0", "lsc1", "lspi", "lvp0", "lvp1",
     "lvs";
    nvidia,function = "displaya";
   };
   owc {
    nvidia,pins = "owc", "uac";
    nvidia,function = "owr";
   };
   pmc {
    nvidia,pins = "pmc";
    nvidia,function = "pwr_on";
   };
   rm {
    nvidia,pins = "rm";
    nvidia,function = "i2c1";
   };
   sdb {
    nvidia,pins = "sdb", "sdc", "sdd", "slxa",
     "slxc", "slxd", "slxk";
    nvidia,function = "sdio3";
   };
   sdio1 {
    nvidia,pins = "sdio1";
    nvidia,function = "sdio1";
   };
   spdi {
    nvidia,pins = "spdi", "spdo";
    nvidia,function = "rsvd2";
   };
   spid {
    nvidia,pins = "spid", "spie", "spig", "spih";
    nvidia,function = "spi2_alt";
   };
   spif {
    nvidia,pins = "spif";
    nvidia,function = "spi2";
   };
   uaa {
    nvidia,pins = "uaa", "uab";
    nvidia,function = "uarta";
   };
   uad {
    nvidia,pins = "uad";
    nvidia,function = "irda";
   };
   uca {
    nvidia,pins = "uca", "ucb";
    nvidia,function = "uartc";
   };
   uda {
    nvidia,pins = "uda";
    nvidia,function = "spi1";
   };
   conf_ata {
    nvidia,pins = "ata", "atb", "atc", "ddc", "gma",
     "gmb", "gmc", "gmd", "irrx", "irtx",
     "kbca", "kbcb", "kbcc", "kbcd", "kbce",
     "kbcf", "sdc", "sdd", "spie", "spig",
     "spih", "uaa", "uab", "uad", "uca",
     "ucb";
    nvidia,pull = <2>;
    nvidia,tristate = <0>;
   };
   conf_atd {
    nvidia,pins = "atd", "ate", "cdev1", "csus",
     "dap1", "dap2", "dap3", "dap4", "dte",
     "dtf", "gpu", "gpu7", "gpv", "i2cp",
     "rm", "sdio1", "slxa", "slxc", "slxd",
     "slxk", "spdi", "spdo", "uac", "uda";
    nvidia,pull = <0>;
    nvidia,tristate = <0>;
   };
   conf_cdev2 {
    nvidia,pins = "cdev2", "spia", "spib";
    nvidia,pull = <1>;
    nvidia,tristate = <1>;
   };
   conf_ck32 {
    nvidia,pins = "ck32", "ddrc", "lc", "pmca",
     "pmcb", "pmcc", "pmcd", "xm2c",
     "xm2d";
    nvidia,pull = <0>;
   };
   conf_crtp {
    nvidia,pins = "crtp";
    nvidia,pull = <0>;
    nvidia,tristate = <1>;
   };
   conf_dta {
    nvidia,pins = "dta", "dtb", "dtc", "dtd",
     "spid", "spif";
    nvidia,pull = <1>;
    nvidia,tristate = <0>;
   };
   conf_gme {
    nvidia,pins = "gme", "owc", "pta", "spic";
    nvidia,pull = <2>;
    nvidia,tristate = <1>;
   };
   conf_ld17_0 {
    nvidia,pins = "ld17_0", "ld19_18", "ld21_20",
     "ld23_22";
    nvidia,pull = <1>;
   };
   conf_ls {
    nvidia,pins = "ls", "pmce";
    nvidia,pull = <2>;
   };
   drive_dap1 {
    nvidia,pins = "drive_dap1";
    nvidia,high-speed-mode = <0>;
    nvidia,schmitt = <1>;
    nvidia,low-power-mode = <0>;
    nvidia,pull-down-strength = <0>;
    nvidia,pull-up-strength = <0>;
    nvidia,slew-rate-rising = <0>;
    nvidia,slew-rate-falling = <0>;
   };
  };
 };

 i2s@70002800 {
  status = "okay";
 };

 serial@70006000 {
  status = "okay";
 };

 hdmi_ddc: i2c@7000c400 {
  status = "okay";
  clock-frequency = <100000>;
 };

 i2c@7000d000 {
  status = "okay";
  clock-frequency = <100000>;

  codec: codec@1a {
   compatible = "wlf,wm8753";
   reg = <0x1a>;
  };

  tca6416: gpio@20 {
   compatible = "ti,tca6416";
   reg = <0x20>;
   gpio-controller;
   #gpio-cells = <2>;
  };

  max8907@3c {
   compatible = "maxim,max8907";
   reg = <0x3c>;
   interrupts = <0 86 4>;

   maxim,system-power-controller;

   mbatt-supply = <&usb0_vbus_reg>;
   in-v1-supply = <&mbatt_reg>;
   in-v2-supply = <&mbatt_reg>;
   in-v3-supply = <&mbatt_reg>;
   in1-supply = <&mbatt_reg>;
   in2-supply = <&nvvdd_sv3_reg>;
   in3-supply = <&mbatt_reg>;
   in4-supply = <&mbatt_reg>;
   in5-supply = <&mbatt_reg>;
   in6-supply = <&mbatt_reg>;
   in7-supply = <&mbatt_reg>;
   in8-supply = <&mbatt_reg>;
   in9-supply = <&mbatt_reg>;
   in10-supply = <&mbatt_reg>;
   in11-supply = <&mbatt_reg>;
   in12-supply = <&mbatt_reg>;
   in13-supply = <&mbatt_reg>;
   in14-supply = <&mbatt_reg>;
   in15-supply = <&mbatt_reg>;
   in16-supply = <&mbatt_reg>;
   in17-supply = <&nvvdd_sv3_reg>;
   in18-supply = <&nvvdd_sv3_reg>;
   in19-supply = <&mbatt_reg>;
   in20-supply = <&mbatt_reg>;

   regulators {
    mbatt_reg: mbatt {
     regulator-name = "vbat_pmu";
     regulator-always-on;
    };

    sd1 {
     regulator-name = "nvvdd_sv1,vdd_cpu_pmu";
     regulator-min-microvolt = <1000000>;
     regulator-max-microvolt = <1000000>;
     regulator-always-on;
    };

    sd2 {
     regulator-name = "nvvdd_sv2,vdd_core";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
     regulator-always-on;
    };

    nvvdd_sv3_reg: sd3 {
     regulator-name = "nvvdd_sv3";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
    };

    ldo1 {
     regulator-name = "nvvdd_ldo1,vddio_rx_ddr,vcore_acc";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
     regulator-always-on;
    };

    ldo2 {
     regulator-name = "nvvdd_ldo2,avdd_pll*";
     regulator-min-microvolt = <1100000>;
     regulator-max-microvolt = <1100000>;
     regulator-always-on;
    };

    ldo3 {
     regulator-name = "nvvdd_ldo3,vcom_1v8b";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
     regulator-always-on;
    };

    ldo4 {
     regulator-name = "nvvdd_ldo4,avdd_usb*";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
     regulator-always-on;
    };

    ldo5 {
     regulator-name = "nvvdd_ldo5,vcore_mmc,avdd_lcd1,vddio_1wire";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
     regulator-always-on;
    };

    hdmi_pll_reg: ldo6 {
     regulator-name = "nvvdd_ldo6,avdd_hdmi_pll";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    ldo7 {
     regulator-name = "nvvdd_ldo7,avddio_audio";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
     regulator-always-on;
    };

    ldo8 {
     regulator-name = "nvvdd_ldo8,vcom_3v0,vcore_cmps";
     regulator-min-microvolt = <3000000>;
     regulator-max-microvolt = <3000000>;
    };

    ldo9 {
     regulator-name = "nvvdd_ldo9,avdd_cam*";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    ldo10 {
     regulator-name = "nvvdd_ldo10,avdd_usb_ic_3v0";
     regulator-min-microvolt = <3000000>;
     regulator-max-microvolt = <3000000>;
     regulator-always-on;
    };

    hdmi_vdd_reg: ldo11 {
     regulator-name = "nvvdd_ldo11,vddio_pex_clk,vcom_33,avdd_hdmi";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
    };

    ldo12 {
     regulator-name = "nvvdd_ldo12,vddio_sdio";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
     regulator-always-on;
    };

    ldo13 {
     regulator-name = "nvvdd_ldo13,vcore_phtn,vdd_af";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    ldo14 {
     regulator-name = "nvvdd_ldo14,avdd_vdac";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    ldo15 {
     regulator-name = "nvvdd_ldo15,vcore_temp,vddio_hdcp";
     regulator-min-microvolt = <3300000>;
     regulator-max-microvolt = <3300000>;
    };

    ldo16 {
     regulator-name = "nvvdd_ldo16,vdd_dbrtr";
     regulator-min-microvolt = <1300000>;
     regulator-max-microvolt = <1300000>;
    };

    ldo17 {
     regulator-name = "nvvdd_ldo17,vddio_mipi";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
    };

    ldo18 {
     regulator-name = "nvvdd_ldo18,vddio_vi,vcore_cam*";
     regulator-min-microvolt = <1800000>;
     regulator-max-microvolt = <1800000>;
    };

    ldo19 {
     regulator-name = "nvvdd_ldo19,avdd_lcd2,vddio_lx";
     regulator-min-microvolt = <2800000>;
     regulator-max-microvolt = <2800000>;
    };

    ldo20 {
     regulator-name = "nvvdd_ldo20,vddio_ddr_1v2,vddio_hsic,vcom_1v2";
     regulator-min-microvolt = <1200000>;
     regulator-max-microvolt = <1200000>;
     regulator-always-on;
    };

    out5v {
     regulator-name = "usb0_vbus_reg";
    };

    out33v {
     regulator-name = "pmu_out3v3";
    };

    bbat {
     regulator-name = "pmu_bbat";
     regulator-min-microvolt = <2400000>;
     regulator-max-microvolt = <2400000>;
     regulator-always-on;
    };

    sdby {
     regulator-name = "vdd_aon";
     regulator-always-on;
    };

    vrtc {
     regulator-name = "vrtc,pmu_vccadc";
     regulator-always-on;
    };
   };
  };
 };

 kbc@7000e200 {
  status = "okay";
  nvidia,debounce-delay-ms = <20>;
  nvidia,repeat-delay-ms = <160>;
  nvidia,kbc-row-pins = <0 1 2>;
  nvidia,kbc-col-pins = <16 17>;
  nvidia,wakeup-source;
  linux,keymap = <((((0x00) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((116) & 0xFFFF))
    ((((0x01) & 0xFF) << 24) | (((0x00) & 0xFF) << 16) | ((102) & 0xFFFF))
    ((((0x01) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((158) & 0xFFFF))
    ((((0x02) & 0xFF) << 24) | (((0x01) & 0xFF) << 16) | ((139) & 0xFFFF))>;
 };

 pmc@7000e400 {
  nvidia,invert-interrupt;
  nvidia,suspend-mode = <1>;
  nvidia,cpu-pwr-good-time = <2000>;
  nvidia,cpu-pwr-off-time = <1000>;
  nvidia,core-pwr-good-time = <0 3845>;
  nvidia,core-pwr-off-time = <93727>;
  nvidia,core-power-req-active-high;
  nvidia,sys-clock-req-active-high;
  nvidia,combined-power-req;
 };

 usb@c5000000 {
  status = "okay";
 };

 usb-phy@c5000000 {
  status = "okay";
  vbus-supply = <&vbus1_reg>;
 };

 usb@c5008000 {
  status = "okay";
 };

 usb-phy@c5008000 {
  status = "okay";
  vbus-supply = <&vbus3_reg>;
 };

 sdhci@c8000400 {
  status = "okay";
  cd-gpios = <&gpio ((8 * 8) + 5) 1>;
  wp-gpios = <&gpio ((21 * 8) + 5) 0>;
  bus-width = <8>;
 };

 sdhci@c8000600 {
  status = "okay";
  bus-width = <8>;
  non-removable;
 };

 clocks {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  clk32k_in: clock@0 {
   compatible = "fixed-clock";
   reg=<0>;
   #clock-cells = <0>;
   clock-frequency = <32768>;
  };
 };

 regulators {
  compatible = "simple-bus";
  #address-cells = <1>;
  #size-cells = <0>;

  usb0_vbus_reg: regulator@0 {
   compatible = "regulator-fixed";
   reg = <0>;
   regulator-name = "usb0_vbus";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   regulator-always-on;
  };

  vbus1_reg: regulator@2 {
   compatible = "regulator-fixed";
   reg = <2>;
   regulator-name = "vbus1";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   enable-active-high;
   gpio = <&tca6416 0 0>;
   regulator-always-on;
   regulator-boot-on;
  };

  vbus3_reg: regulator@3 {
   compatible = "regulator-fixed";
   reg = <3>;
   regulator-name = "vbus3";
   regulator-min-microvolt = <5000000>;
   regulator-max-microvolt = <5000000>;
   enable-active-high;
   gpio = <&tca6416 1 0>;
   regulator-always-on;
   regulator-boot-on;
  };
 };

 sound {
  compatible = "nvidia,tegra-audio-wm8753-whistler",
        "nvidia,tegra-audio-wm8753";
  nvidia,model = "NVIDIA Tegra Whistler";

  nvidia,audio-routing =
   "Headphone Jack", "LOUT1",
   "Headphone Jack", "ROUT1",
   "MIC2", "Mic Jack",
   "MIC2N", "Mic Jack";

  nvidia,i2s-controller = <&tegra_i2s1>;
  nvidia,audio-codec = <&codec>;

  clocks = <&tegra_car 112>,
    <&tegra_car 113>,
    <&tegra_car 94>;
  clock-names = "pll_a", "pll_a_out0", "mclk";
 };
};
