// Seed: 575702880
module module_0 (
    input tri id_0,
    input tri1 id_1,
    input supply0 id_2,
    output wor id_3
    , id_26,
    input tri1 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output uwire id_7,
    input wand id_8,
    output uwire id_9,
    input supply0 id_10,
    output wire id_11,
    output tri0 id_12,
    output tri id_13,
    output wand id_14,
    output tri0 id_15,
    output uwire id_16,
    output tri0 id_17,
    output supply1 id_18,
    input tri1 id_19,
    input tri1 id_20,
    input tri id_21,
    input supply0 id_22,
    output tri0 id_23,
    output supply1 id_24
);
  wire id_27;
  static logic id_28;
  assign id_26 = (1);
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1
);
  logic id_3;
  wire  id_4;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.type_29 = 0;
endmodule
