

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_267_1_proc'
================================================================
* Date:           Thu Nov  5 11:57:47 2020

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        dilation
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.556 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11| 0.110 us | 0.110 us |   11|   11|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_267_1_VITIS_LOOP_269_2  |        9|        9|         1|          1|          1|     9|    yes   |
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 4 [1/1] (0.75ns)   --->   "%br_ln0 = br void"   --->   Operation 4 'br' 'br_ln0' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 3.55>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i4, void %newFuncRoot, i4 %add_ln267, void %.split4.i.i46" [source/dilation.cpp:267]   --->   Operation 5 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%i = phi i2, void %newFuncRoot, i2 %select_ln267, void %.split4.i.i46" [source/dilation.cpp:271]   --->   Operation 6 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%j_1 = phi i2, void %newFuncRoot, i2 %add_ln269, void %.split4.i.i46" [source/dilation.cpp:269]   --->   Operation 7 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.88ns)   --->   "%icmp_ln267 = icmp_eq  i4 %indvar_flatten, i4" [source/dilation.cpp:267]   --->   Operation 9 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.86ns)   --->   "%add_ln267 = add i4 %indvar_flatten, i4" [source/dilation.cpp:267]   --->   Operation 10 'add' 'add_ln267' <Predicate = true> <Delay = 0.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln267 = br i1 %icmp_ln267, void %.reset, void %_ZN2xf2cv6ScalarILi3E7ap_uintILi24EEEC2Ev.exit.i21.exitStub" [source/dilation.cpp:267]   --->   Operation 11 'br' 'br_ln267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_267_1_VITIS_LOOP_269_2_str"   --->   Operation 12 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.51ns)   --->   "%icmp_ln269 = icmp_eq  i2 %j_1, i2" [source/dilation.cpp:269]   --->   Operation 14 'icmp' 'icmp_ln269' <Predicate = (!icmp_ln267)> <Delay = 0.51> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.26ns)   --->   "%select_ln266 = select i1 %icmp_ln269, i2, i2 %j_1" [source/dilation.cpp:266]   --->   Operation 15 'select' 'select_ln266' <Predicate = (!icmp_ln267)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.62ns)   --->   "%add_ln267_1 = add i2 %i, i2" [source/dilation.cpp:267]   --->   Operation 17 'add' 'add_ln267_1' <Predicate = (!icmp_ln267)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.26ns)   --->   "%select_ln267 = select i1 %icmp_ln269, i2 %add_ln267_1, i2 %i" [source/dilation.cpp:267]   --->   Operation 18 'select' 'select_ln267' <Predicate = (!icmp_ln267)> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j_1_cast = zext i2 %select_ln266" [source/dilation.cpp:266]   --->   Operation 19 'zext' 'j_1_cast' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln266 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [source/dilation.cpp:266]   --->   Operation 20 'specloopname' 'specloopname_ln266' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_0_addr = getelementptr i1 %kernel_0, i64, i64 %j_1_cast" [source/dilation.cpp:271]   --->   Operation 21 'getelementptr' 'kernel_0_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%kernel_1_addr = getelementptr i1 %kernel_1, i64, i64 %j_1_cast" [source/dilation.cpp:271]   --->   Operation 22 'getelementptr' 'kernel_1_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_2_addr = getelementptr i1 %kernel_2, i64, i64 %j_1_cast" [source/dilation.cpp:271]   --->   Operation 23 'getelementptr' 'kernel_2_addr' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.69ns)   --->   "%switch_ln271 = switch i2 %select_ln267, void %branch2, i2, void %branch0, i2, void %branch1" [source/dilation.cpp:271]   --->   Operation 24 'switch' 'switch_ln271' <Predicate = (!icmp_ln267)> <Delay = 0.69>
ST_2 : Operation 25 [1/1] (0.79ns)   --->   "%store_ln271 = store i1, i2 %kernel_1_addr" [source/dilation.cpp:271]   --->   Operation 25 'store' 'store_ln271' <Predicate = (!icmp_ln267 & select_ln267 == 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln271 = br void %.split4.i.i46" [source/dilation.cpp:271]   --->   Operation 26 'br' 'br_ln271' <Predicate = (!icmp_ln267 & select_ln267 == 1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.79ns)   --->   "%store_ln271 = store i1, i2 %kernel_0_addr" [source/dilation.cpp:271]   --->   Operation 27 'store' 'store_ln271' <Predicate = (!icmp_ln267 & select_ln267 == 0)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln271 = br void %.split4.i.i46" [source/dilation.cpp:271]   --->   Operation 28 'br' 'br_ln271' <Predicate = (!icmp_ln267 & select_ln267 == 0)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.79ns)   --->   "%store_ln271 = store i1, i2 %kernel_2_addr" [source/dilation.cpp:271]   --->   Operation 29 'store' 'store_ln271' <Predicate = (!icmp_ln267 & select_ln267 != 0 & select_ln267 != 1)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 3> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln271 = br void %.split4.i.i46" [source/dilation.cpp:271]   --->   Operation 30 'br' 'br_ln271' <Predicate = (!icmp_ln267 & select_ln267 != 0 & select_ln267 != 1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.62ns)   --->   "%add_ln269 = add i2 %select_ln266, i2" [source/dilation.cpp:269]   --->   Operation 31 'add' 'add_ln269' <Predicate = (!icmp_ln267)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 32 'br' 'br_ln0' <Predicate = (!icmp_ln267)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', source/dilation.cpp:267) with incoming values : ('add_ln267', source/dilation.cpp:267) [6]  (0.755 ns)

 <State 2>: 3.56ns
The critical path consists of the following:
	'phi' operation ('i', source/dilation.cpp:271) with incoming values : ('select_ln267', source/dilation.cpp:267) [7]  (0 ns)
	'add' operation ('add_ln267_1', source/dilation.cpp:267) [19]  (0.625 ns)
	'select' operation ('select_ln267', source/dilation.cpp:267) [20]  (0.264 ns)
	blocking operation 2.67 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
