#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar 21 16:08:36 2022
# Process ID: 13224
# Current directory: D:/data/logic_design_lab/labs/lab3/lab3_pre2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9472 D:\data\logic_design_lab\labs\lab3\lab3_pre2\lab3_pre2.xpr
# Log file: D:/data/logic_design_lab/labs/lab3/lab3_pre2/vivado.log
# Journal file: D:/data/logic_design_lab/labs/lab3/lab3_pre2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/data/logic_design_lab/labs/lab3/lab3_pre2/lab3_pre2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 875.164 ; gain = 233.699
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/data/logic_design_lab/labs/lab3/lab3_pre2/lab3_pre2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'shift_register_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/data/logic_design_lab/labs/lab3/lab3_pre2/lab3_pre2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj shift_register_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_pre2/lab3_pre2.srcs/sources_1/new/frequency_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frequency_divider
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_pre2/lab3_pre2.srcs/sim_1/new/shift_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_pre2/lab3_pre2.srcs/sources_1/new/shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/data/logic_design_lab/labs/lab3/lab3_pre2/lab3_pre2.srcs/sim_1/new/shift_register_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_register_test
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/data/logic_design_lab/labs/lab3/lab3_pre2/lab3_pre2.sim/sim_1/behav/xsim'
"xelab -wto 29bf70df0c2842b4ad2b3fa341e8ecb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_test_behav xil_defaultlib.shift_register_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 29bf70df0c2842b4ad2b3fa341e8ecb0 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot shift_register_test_behav xil_defaultlib.shift_register_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.frequency_divider
Compiling module xil_defaultlib.shifter
Compiling module xil_defaultlib.shift_register
Compiling module xil_defaultlib.shift_register_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot shift_register_test_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/data/logic_design_lab/labs/lab3/lab3_pre2/lab3_pre2.sim/sim_1/behav/xsim/xsim.dir/shift_register_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/data/logic_design_lab/labs/lab3/lab3_pre2/lab3_pre2.sim/sim_1/behav/xsim/xsim.dir/shift_register_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Mar 21 16:10:30 2022. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 110.113 ; gain = 23.434
INFO: [Common 17-206] Exiting Webtalk at Mon Mar 21 16:10:30 2022...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:17 . Memory (MB): peak = 944.352 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/data/logic_design_lab/labs/lab3/lab3_pre2/lab3_pre2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "shift_register_test_behav -key {Behavioral:sim_1:Functional:shift_register_test} -tclbatch {shift_register_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source shift_register_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 944.352 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'shift_register_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 944.352 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 954.344 ; gain = 9.992
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 21 16:15:19 2022...
