** Name: SymmetricalOpAmp60

.MACRO SymmetricalOpAmp60 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias sourceNmos sourceNmos nmos4 L=9e-6 W=28e-6
mDiodeTransistorNmos2 inOutputStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=5e-6 W=16e-6
mDiodeTransistorPmos3 inTransconductanceComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=21e-6
mDiodeTransistorPmos4 outFirstStage outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=21e-6
mDiodeTransistorPmos5 outVoltageBiasXXpXX0 outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=3e-6 W=49e-6
mNormalTransistorNmos6 inSourceStageBiasComplementarySecondStage inOutputStageBiasComplementarySecondStage StageBiasComplementarySecondStageYinner StageBiasComplementarySecondStageYinner nmos4 L=5e-6 W=82e-6
mNormalTransistorNmos7 inTransconductanceComplementarySecondStage in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=2e-6 W=69e-6
mNormalTransistorNmos8 out inOutputStageBiasComplementarySecondStage SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=5e-6 W=106e-6
mNormalTransistorNmos9 outFirstStage in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=2e-6 W=69e-6
mNormalTransistorNmos10 outVoltageBiasXXpXX0 ibias sourceNmos sourceNmos nmos4 L=9e-6 W=471e-6
mNormalTransistorNmos11 FirstStageYinnerStageBias ibias sourceNmos sourceNmos nmos4 L=9e-6 W=373e-6
mNormalTransistorNmos12 FirstStageYsourceTransconductance inOutputStageBiasComplementarySecondStage FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=5e-6 W=65e-6
mNormalTransistorNmos13 SecondStageYinnerStageBias inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=5e-6 W=514e-6
mNormalTransistorNmos14 StageBiasComplementarySecondStageYinner inSourceStageBiasComplementarySecondStage sourceNmos sourceNmos nmos4 L=5e-6 W=514e-6
mNormalTransistorPmos15 inOutputStageBiasComplementarySecondStage outVoltageBiasXXpXX0 sourcePmos sourcePmos pmos4 L=3e-6 W=24e-6
mNormalTransistorPmos16 inSourceStageBiasComplementarySecondStage inTransconductanceComplementarySecondStage sourcePmos sourcePmos pmos4 L=1e-6 W=65e-6
mNormalTransistorPmos17 out outFirstStage sourcePmos sourcePmos pmos4 L=1e-6 W=65e-6
Capacitor1 out sourceNmos 10e-12
.EOM SymmetricalOpAmp60

** Expected Performance Values: 
** Gain: 53 dB
** Power consumption: 4.00001 mW
** Area: 15000 (mu_m)^2
** Transit frequency: 43.0031 MHz
** Transit frequency with error factor: 43.0033 MHz
** Slew rate: 41.2428 V/mu_s
** Phase margin: 60.1606Â°
** CMRR: 99 dB
** negPSRR: 96 dB
** posPSRR: 53 dB
** VoutMax: 4.58001 V
** VoutMin: 0.490001 V
** VcmMax: 4.42001 V
** VcmMin: 1.5 V


** Expected Currents: 
** NormalTransistorNmos: 165.079 muA
** NormalTransistorPmos: -79.4919 muA
** DiodeTransistorPmos: -65.7109 muA
** DiodeTransistorPmos: -65.7109 muA
** NormalTransistorNmos: 131.42 muA
** NormalTransistorNmos: 131.419 muA
** NormalTransistorNmos: 65.7101 muA
** NormalTransistorNmos: 65.7101 muA
** NormalTransistorNmos: 206.967 muA
** NormalTransistorNmos: 206.966 muA
** NormalTransistorPmos: -206.966 muA
** NormalTransistorNmos: 206.967 muA
** NormalTransistorNmos: 206.966 muA
** NormalTransistorPmos: -206.966 muA
** DiodeTransistorNmos: 79.4911 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorPmos: -165.078 muA


** Expected Voltages: 
** ibias: 0.599001  V
** in1: 2.5  V
** in2: 2.5  V
** inOutputStageBiasComplementarySecondStage: 0.944001  V
** inSourceStageBiasComplementarySecondStage: 0.559001  V
** inTransconductanceComplementarySecondStage: 4.01601  V
** out: 2.5  V
** outFirstStage: 4.01601  V
** outVoltageBiasXXpXX0: 3.68701  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerStageBias: 0.194001  V
** sourceTransconductance: 1.94501  V
** innerStageBias: 0.198001  V
** inner: 0.154001  V


.END