
. Module name, SLE, CFG, ARI1, BUFFER, MACC_PA, RAM1K20, RAM64X12, GLOBAL, IO
. MPFS_ICICLE_KIT_BASE_DESIGN, 4013, 9668, 3911, 0, 16, 0, 107, 6, 148
.	. CLOCKS_AND_RESETS, 16, 1, 0, 0, 0, 0, 0, 5, 0
.	.	. CORERESET, 16, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	. CORERESET_CORERESET_0_CORERESET_PF, 16, 1, 0, 0, 0, 0, 0, 0, 0
.	.	. INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	. INIT_MONITOR_INIT_MONITOR_0_PFSOC_INIT_MONITOR, 0, 0, 0, 0, 0, 0, 0, 0, 0
.	.	. PF_CCC_C0, 0, 0, 0, 0, 0, 0, 0, 4, 0
.	.	.	. PF_CCC_C0_PF_CCC_C0_0_PF_CCC, 0, 0, 0, 0, 0, 0, 0, 4, 0
.	. FIC_0_PERIPHERALS, 3997, 9662, 3911, 0, 16, 0, 107, 1, 0
.	.	. Core_Poly_Z3, 2045, 7264, 3584, 0, 16, 0, 100, 0, 0
.	.	.	. address_generator_shuffling, 76, 2068, 109, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_2s_3s_Core_Poly_Z3, 6, 1, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_2s_4s, 8, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_2s_4s_0, 8, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_8s_3s, 24, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. shuffle_rom, 0, 197, 26, 0, 0, 0, 0, 0, 0
.	.	.	. conflict_free_memory_map, 28, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	. poly_mul, 925, 3811, 2022, 0, 16, 0, 0, 0, 0
.	.	.	.	. add_rd, 0, 815, 75, 0, 0, 0, 0, 0, 0
.	.	.	.	. add_rd_0, 0, 117, 47, 0, 0, 0, 0, 0, 0
.	.	.	.	. add_rd_1, 0, 118, 47, 0, 0, 0, 0, 0, 0
.	.	.	.	. add_rd_2, 0, 1284, 53, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_2s_1s, 2, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_2s_3s_poly_mul, 6, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. mult_half_3, 0, 0, 22, 0, 0, 0, 0, 0, 0
.	.	.	.	. mult_half_4, 0, 0, 22, 0, 0, 0, 0, 0, 0
.	.	.	.	. mult_half_5, 0, 0, 22, 0, 0, 0, 0, 0, 0
.	.	.	.	. mult_half_6, 0, 0, 22, 0, 0, 0, 0, 0, 0
.	.	.	.	. mult_rd, 28, 120, 220, 0, 4, 0, 0, 0, 0
.	.	.	.	. mult_rd_0, 28, 120, 220, 0, 4, 0, 0, 0, 0
.	.	.	.	. mult_rd_1, 28, 120, 220, 0, 4, 0, 0, 0, 0
.	.	.	.	. mult_rd_2, 28, 120, 220, 0, 4, 0, 0, 0, 0
.	.	.	.	. sub_rd, 0, 23, 46, 0, 0, 0, 0, 0, 0
.	.	.	.	. sub_rd_0, 0, 23, 46, 0, 0, 0, 0, 0, 0
.	.	.	.	. sub_rd_1, 0, 23, 46, 0, 0, 0, 0, 0, 0
.	.	.	.	. sub_rd_2, 0, 122, 58, 0, 0, 0, 0, 0, 0
.	.	.	.	. tf0_ROM, 23, 157, 46, 0, 0, 0, 0, 0, 0
.	.	.	.	. tf1_ROM, 46, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. tf2_ROM, 92, 376, 114, 0, 0, 0, 0, 0, 0
.	.	.	. poly_ram_5s_32s_46s_Core_Poly_Z3_1, 129, 608, 408, 0, 0, 0, 18, 0, 0
.	.	.	.	. arbiter, 0, 20, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_3s_Z2, 60, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_4s_Z1, 2, 2, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. network_bank_in_5s_1, 0, 40, 40, 0, 0, 0, 0, 0, 0
.	.	.	.	. network_bf_in_46s_1, 8, 528, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. network_bf_out_46s_1, 56, 16, 368, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. delay_8s_3s_0, 24, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. delay_8s_4s, 32, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. poly_bank_5s_32s_46s, 0, 0, 0, 0, 0, 0, 4, 0, 0
.	.	.	.	. poly_bank_5s_32s_46s_0, 0, 0, 0, 0, 0, 0, 4, 0, 0
.	.	.	.	. poly_bank_5s_32s_46s_1, 0, 0, 0, 0, 0, 0, 4, 0, 0
.	.	.	.	. poly_bank_5s_32s_46s_2, 0, 0, 0, 0, 0, 0, 4, 0, 0
.	.	.	. poly_ram_5s_32s_46s_Core_Poly_Z3_1_0, 62, 524, 408, 0, 0, 0, 18, 0, 0
.	.	.	.	. delay_3s_Z2_0, 60, 0, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. delay_4s_Z1_0, 2, 2, 0, 0, 0, 0, 2, 0, 0
.	.	.	.	. network_bank_in_5s_1_0, 0, 40, 40, 0, 0, 0, 0, 0, 0
.	.	.	.	. network_bf_in_46s_1_0, 0, 466, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. network_bf_out_46s_1_0, 0, 16, 368, 0, 0, 0, 0, 0, 0
.	.	.	.	. poly_bank_5s_32s_46s_3, 0, 0, 0, 0, 0, 0, 4, 0, 0
.	.	.	.	. poly_bank_5s_32s_46s_4, 0, 0, 0, 0, 0, 0, 4, 0, 0
.	.	.	.	. poly_bank_5s_32s_46s_5, 0, 0, 0, 0, 0, 0, 4, 0, 0
.	.	.	.	. poly_bank_5s_32s_46s_6, 0, 0, 0, 0, 0, 0, 4, 0, 0
.	.	.	. polyvec_ram_9s_512s_23s, 0, 64, 460, 0, 0, 0, 64, 0, 0
.	.	. FIC0_INITIATOR, 1952, 2398, 327, 0, 0, 0, 7, 1, 0
.	.	.	. COREAXI4INTERCONNECT_Z5, 1952, 2398, 327, 0, 0, 0, 7, 1, 0
.	.	.	.	. caxi4interconnect_MasterConvertor_Z8, 504, 267, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_1_8s_38s_64s_0s_1s, 504, 267, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_11s_0_1_3_2, 18, 12, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_76s_0_1_3_2, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_0, 120, 63, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_2, 120, 63, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_82s_0_1_3_2, 98, 52, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	. caxi4interconnect_ResetSycnc, 2, 0, 0, 0, 0, 0, 0, 1, 0
.	.	.	.	. caxi4interconnect_SlaveConvertor_Z13, 1446, 2131, 327, 0, 0, 0, 7, 0, 0
.	.	.	.	.	. caxi4interconnect_RegisterSlice_1_1_1_1_9s_38s_64s_0s_1s_0, 484, 262, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_12s_0_1_3_0, 18, 11, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_77s_0_1_3_1, 148, 77, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_0, 112, 62, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_78s_0_1_3_2, 108, 57, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	. caxi4interconnect_RegSliceFull_83s_0_1_3_0, 98, 55, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	. caxi4interconnect_SlvDataWidthConverter_Z9, 962, 1869, 327, 0, 0, 0, 7, 0, 0
.	.	.	.	.	.	. caxi4interconnect_DownConverter_16s_64s_32s_38s_9s_1s_8s_4s_0, 962, 1869, 327, 0, 0, 0, 7, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_readWidthConv_32s_16s_46s_64s_38s_9s_1s_0_1s, 496, 975, 158, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_1s_0_1, 148, 349, 92, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_Hold_Reg_Rd_46s_9s, 65, 45, 6, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_1, 1, 2, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_0_3s_7s_1s, 116, 172, 31, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_2, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_widthConvrd_46s_1s_9s_32s_64s_1s, 151, 369, 29, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_1, 16, 40, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_1, 16, 40, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_1, 0, 0, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_writeWidthConv_Z10, 466, 894, 169, 0, 0, 0, 4, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_CmdFifoWriteCtrl_38s_9s_1s_64s_32s_46s_0_512s_0_1, 150, 416, 92, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_Hold_Reg_Wr_46s_9s, 46, 27, 8, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl, 1, 3, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_preCalcCmdFifoWrCtrl_32s_64s_38s_1s_9s_1_3s_7s_1s, 105, 189, 36, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_Hold_Reg_Ctrl_0, 1, 4, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_DownConv_widthConvwr_64s_32s_1s_46s_8s_4s_9s, 123, 174, 33, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_DWC_brespCtrl_1s_9s, 10, 8, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_10s_10s_15s_128s_16s_4s_128s_15s, 16, 40, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13_0, 16, 40, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_10s_0s, 0, 0, 0, 0, 0, 0, 1, 0, 0
.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_16s_46s_46s_15s_128s_16s_4s_128s_15s_0, 16, 40, 0, 0, 0, 0, 3, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_FIFO_CTRL_16s_15s_128s_4s_16s_0s_caxi4interconnect_SlaveConvertor_Z13, 16, 40, 0, 0, 0, 0, 0, 0, 0
.	.	.	.	.	.	.	.	.	. caxi4interconnect_RAM_BLOCK_16s_4s_46s_0s_0, 0, 0, 0, 0, 0, 0, 3, 0, 0
.	. MSS_WRAPPER, 0, 2, 0, 0, 0, 0, 0, 0, 114
.	.	. ICICLE_MSS, 0, 2, 0, 0, 0, 0, 0, 0, 93