// Seed: 721705402
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  inout wire id_24;
  inout wire id_23;
  output wire id_22;
  inout wire id_21;
  output wire id_20;
  input wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  inout wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_3 = 1;
  assign module_1.type_15 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output wand id_3,
    output supply1 id_4,
    output tri1 id_5,
    input uwire id_6,
    input supply1 id_7,
    input wor id_8,
    input tri1 id_9,
    input tri id_10,
    input tri1 id_11,
    input tri0 id_12,
    output wor id_13,
    output wor id_14,
    output supply1 id_15,
    input tri0 id_16,
    output uwire id_17,
    output wand id_18,
    output tri id_19,
    input wor id_20,
    output wand id_21,
    input tri0 id_22,
    output tri id_23,
    input tri0 id_24,
    input tri1 id_25
);
  wire id_27;
  wire id_28;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_27,
      id_27,
      id_27,
      id_28,
      id_28,
      id_28,
      id_28,
      id_27,
      id_27,
      id_27,
      id_28,
      id_27,
      id_28,
      id_27,
      id_28,
      id_28,
      id_28,
      id_27,
      id_27,
      id_27,
      id_27,
      id_27
  );
  supply0 id_29 = 1, id_30;
  assign id_3 = id_12;
endmodule
