* c:\users\91809\esim-workspace\10bit_dac\10bit_dac.cir

.include 9bit_DAC.sub
.include switch.sub
x1 vrefh net-_x1-pad2_ d0 d1 d2 d3 d4 d5 d6 d7 d8 vdd net-_x1-pad13_ 9bit_DAC
x2 net-_x1-pad2_ vrefl d0 d1 d2 d3 d4 d5 d6 d7 d8 vdd net-_x2-pad13_ 9bit_DAC
x3 d9 vdd net-_x1-pad13_ net-_x2-pad13_ vout switch
* u1  /vrefh /vrefl /d0 /d1 /d2 /d3 /d4 /d5 /d6 /d7 /d8 /d9 /vdd /vout port


Vdd vdd 0 3.3
Vd0 d0 0 pulse(0 1.8 0ns 0 0 5us 10us)
Vd1 d1 0 pulse(0 1.8 0ns 0 0 10us 20us)
Vd2 d2 0 pulse(0 1.8 0ns 0 0 20us 40us)
Vd3 d3 0 pulse(0 1.8 0ns 0 0 40us 80us)
Vd4 d4 0 pulse(0 1.8 0ns 0 0 80us 160us)
Vd5 d5 0 pulse(0 1.8 0ns 0 0 160us 320us)
Vd6 d6 0 pulse(0 1.8 0ns 0 0 320us 640us)
Vd7 d7 0 pulse(0 1.8 0ns 0 0 640us 1280us)
Vd8 d8 0 pulse(0 1.8 0ns 0 0 1280us 2560us)
Vd9 d9 0 pulse(0 1.8 0ns 0 0 2560us 5120us)
Vrefh vrefh 0 3.3
Vrefl vrefl 0 0

.tran 50us 5120us

* Control Statements 
.control
run
plot vout
.endc
.end
