MPL_D1__SHIFT 0x1
#define MC_SEQ_STATUS_M__CMD_RDY_D0_MASK 0x4
#define MC_SEQ_STATUS_M__CMD_RDY_D0__SHIFT 0x2
#define MC_SEQ_STATUS_M__CMD_RDY_D1_MASK 0x8
#define MC_SEQ_STATUS_M__CMD_RDY_D1__SHIFT 0x3
#define MC_SEQ_STATUS_M__SLF_D0_MASK 0x10
#define MC_SEQ_STATUS_M__SLF_D0__SHIFT 0x4
#define MC_SEQ_STATUS_M__SLF_D1_MASK 0x20
#define MC_SEQ_STATUS_M__SLF_D1__SHIFT 0x5
#define MC_SEQ_STATUS_M__SS_SLF_D0_MASK 0x40
#define MC_SEQ_STATUS_M__SS_SLF_D0__SHIFT 0x6
#define MC_SEQ_STATUS_M__SS_SLF_D1_MASK 0x80
#define MC_SEQ_STATUS_M__SS_SLF_D1__SHIFT 0x7
#define MC_SEQ_STATUS_M__SEQ0_ARB_CMD_FIFO_EMPTY_MASK 0x100
#define MC_SEQ_STATUS_M__SEQ0_ARB_CMD_FIFO_EMPTY__SHIFT 0x8
#define MC_SEQ_STATUS_M__SEQ1_ARB_CMD_FIFO_EMPTY_MASK 0x200
#define MC_SEQ_STATUS_M__SEQ1_ARB_CMD_FIFO_EMPTY__SHIFT 0x9
#define MC_SEQ_STATUS_M__SEQ0_RS_DATA_FIFO_FULL_MASK 0x1000
#define MC_SEQ_STATUS_M__SEQ0_RS_DATA_FIFO_FULL__SHIFT 0xc
#define MC_SEQ_STATUS_M__SEQ1_RS_DATA_FIFO_FULL_MASK 0x2000
#define MC_SEQ_STATUS_M__SEQ1_RS_DATA_FIFO_FULL__SHIFT 0xd
#define MC_SEQ_STATUS_M__SEQ0_BUSY_MASK 0x4000
#define MC_SEQ_STATUS_M__SEQ0_BUSY__SHIFT 0xe
#define MC_SEQ_STATUS_M__SEQ1_BUSY_MASK 0x8000
#define MC_SEQ_STATUS_M__SEQ1_BUSY__SHIFT 0xf
#define MC_SEQ_STATUS_M__PMG_PWRSTATE_MASK 0x10000
#define MC_SEQ_STATUS_M__PMG_PWRSTATE__SHIFT 0x10
#define MC_SEQ_STATUS_M__PMG_FSMSTATE_MASK 0x1f00000
#define MC_SEQ_STATUS_M__PMG_FSMSTATE__SHIFT 0x14
#define MC_SEQ_STATUS_M__SEQ0_BUSY_HYS_MASK 0x2000000
#define MC_SEQ_STATUS_M__SEQ0_BUSY_HYS__SHIFT 0x19
#define MC_SEQ_STATUS_M__SEQ1_BUSY_HYS_MASK 0x4000000
#define MC_SEQ_STATUS_M__SEQ1_BUSY_HYS__SHIFT 0x1a
#define MC_SEQ_STATUS_M__SEQ0_ALLOWSTOP_MASK 0x8000000
#define MC_SEQ_STATUS_M__SEQ0_ALLOWSTOP__SHIFT 0x1b
#define MC_SEQ_STATUS_M__SEQ1_ALLOWSTOP_MASK 0x10000000
#define MC_SEQ_STATUS_M__SEQ1_ALLOWSTOP__SHIFT 0x1c
#define MC_SEQ_STATUS_S__SEQ0_ARB_DATA_FIFO_FULL_MASK 0x1
#define MC_SEQ_STATUS_S__SEQ0_ARB_DATA_FIFO_FULL__SHIFT 0x0
#define MC_SEQ_STATUS_S__SEQ1_ARB_DATA_FIFO_FULL_MASK 0x2
#define MC_SEQ_STATUS_S__SEQ1_ARB_DATA_FIFO_FULL__SHIFT 0x1
#define MC_SEQ_STATUS_S__SEQ0_ARB_CMD_FIFO_FULL_MASK 0x10
#define MC_SEQ_STATUS_S__SEQ0_ARB_CMD_FIFO_FULL__SHIFT 0x4
#define MC_SEQ_STATUS_S__SEQ1_ARB_CMD_FIFO_FULL_MASK 0x20
#define MC_SEQ_STATUS_S__SEQ1_ARB_CMD_FIFO_FULL__SHIFT 0x5
#define MC_SEQ_STATUS_S__SEQ0_RS_DATA_FIFO_EMPTY_MASK 0x100
#define MC_SEQ_STATUS_S__SEQ0_RS_DATA_FIFO_EMPTY__SHIFT 0x8
#define MC_SEQ_STATUS_S__SEQ1_RS_DATA_FIFO_EMPTY_MASK 0x200
#define MC_SEQ_STATUS_S__SEQ1_RS_DATA_FIFO_EMPTY__SHIFT 0x9
#define MC_CG_DATAPORT__DATA_FIELD_MASK 0xffffffff
#define MC_CG_DATAPORT__DATA_FIELD__SHIFT 0x0
#define MC_SEQ_VENDOR_ID_I0__VALUE_MASK 0xffffffff
#define MC_SEQ_VENDOR_ID_I0__VALUE__SHIFT 0x0
#define MC_SEQ_VENDOR_ID_I1__VALUE_MASK 0xffffffff
#define MC_SEQ_VENDOR_ID_I1__VALUE__SHIFT 0x0
#define MC_SEQ_MISC0__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC0__VALUE__SHIFT 0x0
#define MC_SEQ_MISC1__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC1__VALUE__SHIFT 0x0
#define MC_SEQ_RESERVE_0_S__SCLK_FIELD_MASK 0xffffffff
#define MC_SEQ_RESERVE_0_S__SCLK_FIELD__SHIFT 0x0
#define MC_SEQ_RESERVE_1_S__SCLK_FIELD_MASK 0xffffffff
#define MC_SEQ_RESERVE_1_S__SCLK_FIELD__SHIFT 0x0
#define MC_SEQ_RESERVE_M__MCLK_FIELD_MASK 0xffffffff
#define MC_SEQ_RESERVE_M__MCLK_FIELD__SHIFT 0x0
#define MC_SEQ_IO_RESERVE_D0__DPHY0_RSV_MASK 0xfff
#define MC_SEQ_IO_RESERVE_D0__DPHY0_RSV__SHIFT 0x0
#define MC_SEQ_IO_RESERVE_D0__DPHY1_RSV_MASK 0xfff000
#define MC_SEQ_IO_RESERVE_D0__DPHY1_RSV__SHIFT 0xc
#define MC_SEQ_IO_RESERVE_D0__APHY_RSV_MASK 0xff000000
#define MC_SEQ_IO_RESERVE_D0__APHY_RSV__SHIFT 0x18
#define MC_SEQ_IO_RESERVE_D1__DPHY0_RSV_MASK 0xfff
#define MC_SEQ_IO_RESERVE_D1__DPHY0_RSV__SHIFT 0x0
#define MC_SEQ_IO_RESERVE_D1__DPHY1_RSV_MASK 0xfff000
#define MC_SEQ_IO_RESERVE_D1__DPHY1_RSV__SHIFT 0xc
#define MC_SEQ_IO_RESERVE_D1__APHY_RSV_MASK 0xff000000
#define MC_SEQ_IO_RESERVE_D1__APHY_RSV__SHIFT 0x18
#define MC_SEQ_SUP_CNTL__RUN_MASK 0x1
#define MC_SEQ_SUP_CNTL__RUN__SHIFT 0x0
#define MC_SEQ_SUP_CNTL__SINGLE_STEP_MASK 0x2
#define MC_SEQ_SUP_CNTL__SINGLE_STEP__SHIFT 0x1
#define MC_SEQ_SUP_CNTL__SW_WAKE_MASK 0x4
#define MC_SEQ_SUP_CNTL__SW_WAKE__SHIFT 0x2
#define MC_SEQ_SUP_CNTL__RESET_PC_MASK 0x8
#define MC_SEQ_SUP_CNTL__RESET_PC__SHIFT 0x3
#define MC_SEQ_SUP_CNTL__PGM_WRITE_MASK 0x10
#define MC_SEQ_SUP_CNTL__PGM_WRITE__SHIFT 0x4
#define MC_SEQ_SUP_CNTL__PGM_READ_MASK 0x20
#define MC_SEQ_SUP_CNTL__PGM_READ__SHIFT 0x5
#define MC_SEQ_SUP_CNTL__FAST_WRITE_MASK 0x40
#define MC_SEQ_SUP_CNTL__FAST_WRITE__SHIFT 0x6
#define MC_SEQ_SUP_CNTL__BKPT_CLEAR_MASK 0x80
#define MC_SEQ_SUP_CNTL__BKPT_CLEAR__SHIFT 0x7
#define MC_SEQ_SUP_CNTL__PGM_CHKSUM_MASK 0xff800000
#define MC_SEQ_SUP_CNTL__PGM_CHKSUM__SHIFT 0x17
#define MC_SEQ_SUP_PGM__CNTL_MASK 0xffffffff
#define MC_SEQ_SUP_PGM__CNTL__SHIFT 0x0
#define MC_SEQ_SUP_GP0_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_GP0_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_GP1_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_GP1_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_GP2_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_GP2_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_GP3_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_GP3_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_IR_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_IR_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_DEC_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_DEC_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_PGM_STAT__STATUS_MASK 0xffffffff
#define MC_SEQ_SUP_PGM_STAT__STATUS__SHIFT 0x0
#define MC_SEQ_SUP_R_PGM__PGM_MASK 0xffffffff
#define MC_SEQ_SUP_R_PGM__PGM__SHIFT 0x0
#define MC_SEQ_MISC3__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC3__VALUE__SHIFT 0x0
#define MC_SEQ_MISC4__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC4__VALUE__SHIFT 0x0
#define MC_SEQ_MISC5__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC5__VALUE__SHIFT 0x0
#define MC_SEQ_MISC6__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC6__VALUE__SHIFT 0x0
#define MC_SEQ_MISC7__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC7__VALUE__SHIFT 0x0
#define MC_SEQ_MISC8__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC8__VALUE__SHIFT 0x0
#define MC_SEQ_MISC9__VALUE_MASK 0xffffffff
#define MC_SEQ_MISC9__VALUE__SHIFT 0x0
#define MC_SEQ_CG__CG_SEQ_REQ_MASK 0xff
#define MC_SEQ_CG__CG_SEQ_REQ__SHIFT 0x0
#define MC_SEQ_CG__CG_SEQ_RESP_MASK 0xff00
#define MC_SEQ_CG__CG_SEQ_RESP__SHIFT 0x8
#define MC_SEQ_CG__SEQ_CG_REQ_MASK 0xff0000
#define MC_SEQ_CG__SEQ_CG_REQ__SHIFT 0x10
#define MC_SEQ_CG__SEQ_CG_RESP_MASK 0xff000000
#define MC_SEQ_CG__SEQ_CG_RESP__SHIFT 0x18
#define MC_SEQ_BYTE_REMAP_D0__BYTE0_MASK 0x3
#define MC_SEQ_BYTE_REMAP_D0__BYTE0__SHIFT 0x0
#define MC_SEQ_BYTE_REMAP_D0__BYTE1_MASK 0xc
#define MC_SEQ_BYTE_REMAP_D0__BYTE1__SHIFT 0x2
#define MC_SEQ_BYTE_REMAP_D0__BYTE2_MASK 0x30
#define MC_SEQ_BYTE_REMAP_D0__BYTE2__SHIFT 0x4
#define MC_SEQ_BYTE_REMAP_D0__BYTE3_MASK 0xc0
#define MC_SEQ_BYTE_REMAP_D0__BYTE3__SHIFT 0x6
#define MC_SEQ_BYTE_REMAP_D1__BYTE0_MASK 0x3
#define MC_SEQ_BYTE_REMAP_D1__BYTE0__SHIFT 0x0
#define MC_SEQ_BYTE_REMAP_D1__BYTE1_MASK 0xc
#define MC_SEQ_BYTE_REMAP_D1__BYTE1__SHIFT 0x2
#define MC_SEQ_BYTE_REMAP_D1__BYTE2_MASK 0x30
#define MC_SEQ_BYTE_REMAP_D1__BYTE2__SHIFT 0x4
#define MC_SEQ_BYTE_REMAP_D1__BYTE3_MASK 0xc0
#define MC_SEQ_BYTE_REMAP_D1__BYTE3__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B0_D0__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B0_D0__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B0_D0__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B0_D0__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B0_D0__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B0_D0__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B0_D0__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B0_D0__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B0_D0__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B0_D0__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B0_D0__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B0_D0__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B0_D0__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B0_D0__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B0_D0__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B0_D0__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B1_D0__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B1_D0__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B1_D0__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B1_D0__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B1_D0__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B1_D0__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B1_D0__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B1_D0__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B1_D0__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B1_D0__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B1_D0__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B1_D0__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B1_D0__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B1_D0__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B1_D0__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B1_D0__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B2_D0__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B2_D0__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B2_D0__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B2_D0__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B2_D0__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B2_D0__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B2_D0__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B2_D0__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B2_D0__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B2_D0__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B2_D0__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B2_D0__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B2_D0__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B2_D0__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B2_D0__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B2_D0__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B3_D0__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B3_D0__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B3_D0__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B3_D0__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B3_D0__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B3_D0__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B3_D0__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B3_D0__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B3_D0__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B3_D0__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B3_D0__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B3_D0__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B3_D0__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B3_D0__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B3_D0__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B3_D0__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B0_D1__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B0_D1__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B0_D1__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B0_D1__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B0_D1__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B0_D1__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B0_D1__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B0_D1__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B0_D1__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B0_D1__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B0_D1__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B0_D1__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B0_D1__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B0_D1__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B0_D1__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B0_D1__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B1_D1__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B1_D1__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B1_D1__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B1_D1__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B1_D1__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B1_D1__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B1_D1__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B1_D1__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B1_D1__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B1_D1__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B1_D1__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B1_D1__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B1_D1__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B1_D1__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B1_D1__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B1_D1__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B2_D1__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B2_D1__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B2_D1__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B2_D1__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B2_D1__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B2_D1__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B2_D1__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B2_D1__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B2_D1__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B2_D1__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B2_D1__BIT5_MASK 0x38000
#define MC_SEQ_BIT_REMAP_B2_D1__BIT5__SHIFT 0xf
#define MC_SEQ_BIT_REMAP_B2_D1__BIT6_MASK 0x1c0000
#define MC_SEQ_BIT_REMAP_B2_D1__BIT6__SHIFT 0x12
#define MC_SEQ_BIT_REMAP_B2_D1__BIT7_MASK 0xe00000
#define MC_SEQ_BIT_REMAP_B2_D1__BIT7__SHIFT 0x15
#define MC_SEQ_BIT_REMAP_B3_D1__BIT0_MASK 0x7
#define MC_SEQ_BIT_REMAP_B3_D1__BIT0__SHIFT 0x0
#define MC_SEQ_BIT_REMAP_B3_D1__BIT1_MASK 0x38
#define MC_SEQ_BIT_REMAP_B3_D1__BIT1__SHIFT 0x3
#define MC_SEQ_BIT_REMAP_B3_D1__BIT2_MASK 0x1c0
#define MC_SEQ_BIT_REMAP_B3_D1__BIT2__SHIFT 0x6
#define MC_SEQ_BIT_REMAP_B3_D1__BIT3_MASK 0xe00
#define MC_SEQ_BIT_REMAP_B3_D1__BIT3__SHIFT 0x9
#define MC_SEQ_BIT_REMAP_B3_D1__BIT4_MASK 0x7000
#define MC_SEQ_BIT_REMAP_B3_D1__BIT4__SHIFT 0xc
#define MC_SEQ_BIT_REMAP_B3_D1__BIT5_MASK 0x38000
