// Seed: 2113644175
module module_0 (
    output tri id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    output tri1 id_4,
    input uwire id_5,
    input tri id_6,
    input wor id_7
);
  assign id_0 = (id_6) <-> id_6;
  wire id_9;
  wire id_10;
  wire id_11;
  assign id_4 = -1'b0;
  wire id_12;
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wor id_2,
    output supply1 id_3,
    output logic id_4,
    input tri id_5,
    output tri id_6
);
  initial begin : LABEL_0
    id_4 <= 1'h0 ? id_2 : id_1;
  end
  module_0 modCall_1 (
      id_3,
      id_0,
      id_5,
      id_0,
      id_3,
      id_2,
      id_1,
      id_1
  );
  wire id_8;
  ;
  wire id_9;
endmodule
