{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1695933458696 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1695933458696 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "mainmodule EPM240T100C5 " "Selected device EPM240T100C5 for design \"mainmodule\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695933458701 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695933458752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1695933458752 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695933458931 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1695933458941 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695933458985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695933458985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695933458985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695933458985 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1695933458985 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695933458985 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "7 43 " "No exact pin location assignment(s) for 7 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1695933458989 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "4 " "The Timing Analyzer is analyzing 4 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1695933459012 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "mainmodule.sdc " "Synopsys Design Constraints File file not found: 'mainmodule.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1695933459013 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1695933459013 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_4\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_4\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459014 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_4\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell5_4\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459014 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695933459014 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_3\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell1_3\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell1_3\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell1_3\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695933459015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_3\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell5_3\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695933459015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell2_3\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_3\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell2_3\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695933459015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out~2\|combout " "Node \"shotsfired_0\|cell0_3\|nor1_out~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell0_3\|nor1_out~2\|dataa " "Node \"shotsfired_0\|cell0_3\|nor1_out~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695933459015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell4_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_2\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell4_2\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695933459015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_2\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell6_2\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell6_2\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell6_2\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695933459015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell5_2\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell5_2\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell5_2\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695933459015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out~1\|combout " "Node \"shotsfired_0\|cell2_1\|nor1_out~1\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell2_1\|nor1_out~1\|dataa " "Node \"shotsfired_0\|cell2_1\|nor1_out~1\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695933459015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_0\|nor1_out~0\|combout " "Node \"shotsfired_0\|cell4_0\|nor1_out~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell4_0\|nor1_out~0\|dataa " "Node \"shotsfired_0\|cell4_0\|nor1_out~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695933459015 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_0\|nor1_out~2\|combout " "Node \"shotsfired_0\|cell3_0\|nor1_out~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""} { "Warning" "WSTA_SCC_NODE" "shotsfired_0\|cell3_0\|nor1_out~2\|dataa " "Node \"shotsfired_0\|cell3_0\|nor1_out~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1695933459015 ""}  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1695933459015 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1695933459018 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1695933459018 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 23 clocks " "Found 23 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 bin3bcount:bin_3bc_0\|tff_gate:ff00\|q " "   1.000 bin3bcount:bin_3bc_0\|tff_gate:ff00\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff00\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff01\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff02\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff03\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff04\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff05\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff06\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff07\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff08\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff09\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff10\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff11\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff12\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff13\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff14\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff15\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff16\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff17\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff18\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q " "   1.000 binpower20clockdivider:clk_div_0\|tff_gate:ff19\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          BT0 " "   1.000          BT0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        CLKIN " "   1.000        CLKIN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1695933459018 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1695933459018 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695933459020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695933459020 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1695933459022 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "BT0 Global clock " "Automatically promoted some destinations of signal \"BT0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tablememory7by5:shotsfired_0\|srlt_gate:cell3_0\|nor1_out~0 " "Destination \"tablememory7by5:shotsfired_0\|srlt_gate:cell3_0\|nor1_out~0\" may be non-global or may not use global clock" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1695933459026 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tablememory7by5:shotsfired_0\|srlt_gate:cell2_0\|nor1_out~0 " "Destination \"tablememory7by5:shotsfired_0\|srlt_gate:cell2_0\|nor1_out~0\" may be non-global or may not use global clock" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1695933459026 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tablememory7by5:shotsfired_0\|srlt_gate:cell0_3\|nor1_out~1 " "Destination \"tablememory7by5:shotsfired_0\|srlt_gate:cell0_3\|nor1_out~1\" may be non-global or may not use global clock" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1695933459026 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tablememory7by5:shotsfired_0\|srlt_gate:cell1_3\|nor1_out~0 " "Destination \"tablememory7by5:shotsfired_0\|srlt_gate:cell1_3\|nor1_out~0\" may be non-global or may not use global clock" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1695933459026 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "tablememory7by5:shotsfired_0\|srlt_gate:cell3_0\|nor1_out~3 " "Destination \"tablememory7by5:shotsfired_0\|srlt_gate:cell3_0\|nor1_out~3\" may be non-global or may not use global clock" {  } { { "srlt_gate.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/srlt_gate.v" 7 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1695933459026 ""}  } { { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 16 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1695933459026 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "BT0 " "Pin \"BT0\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA_lite/20.1/quartus/linux64/pin_planner.ppl" { BT0 } } } { "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA_lite/20.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "BT0" } } } } { "mainmodule.v" "" { Text "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/mainmodule.v" 16 -1 0 } } { "temporary_test_loc" "" { Generic "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1695933459026 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1695933459026 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1695933459027 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1695933459038 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1695933459046 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1695933459046 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1695933459046 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695933459046 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "7 unused 3.3V 0 7 0 " "Number of I/O pins in group: 7 (unused VREF, 3.3V VCCIO, 0 input, 7 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1695933459048 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1695933459048 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1695933459048 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 12 26 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 12 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695933459048 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 24 18 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 24 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1695933459048 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1695933459048 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1695933459048 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695933459053 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1695933459206 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695933459275 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695933459312 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695933459313 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695933459516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695933459516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695933459528 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1695933459585 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695933459585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1695933459751 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695933459751 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695933459754 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1695933459783 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695933459794 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1695933459804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/output_files/mainmodule.fit.smsg " "Generated suppressed messages file /media/aluno/AL-6U-16/JL/TEC498P2/ProjectFiles/output_files/mainmodule.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695933460260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695933461486 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 28 17:37:41 2023 " "Processing ended: Thu Sep 28 17:37:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695933461486 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695933461486 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695933461486 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695933461486 ""}
