

================================================================
== Vivado HLS Report for 'qspline'
================================================================
* Date:           Mon Apr 27 13:57:49 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.261|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  30202|  30202|  30202|  30202|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  30200|  30200|       302|          -|          -|   100|    no    |
        | + Loop 1.1  |    300|    300|         3|          -|          -|   100|    no    |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %a) nounwind, !map !7"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %b) nounwind, !map !13"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %c) nounwind, !map !17"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %d) nounwind, !map !21"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %e) nounwind, !map !25"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %f) nounwind, !map !29"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i16]* %g) nounwind, !map !33"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !37"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 0" [qspline.cpp:3]   --->   Operation 15 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !41"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @qspline_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "br label %.loopexit" [qspline.cpp:9]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ 0, %0 ], [ %i, %.loopexit.loopexit ]"   --->   Operation 19 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.59ns)   --->   "%icmp_ln9 = icmp eq i7 %i_0, -28" [qspline.cpp:9]   --->   Operation 20 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [qspline.cpp:9]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %2, label %.preheader.preheader" [qspline.cpp:9]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.60ns)   --->   "br label %.preheader" [qspline.cpp:11]   --->   Operation 24 'br' <Predicate = (!icmp_ln9)> <Delay = 0.60>
ST_2 : Operation 25 [2/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [qspline.cpp:21]   --->   Operation 25 'load' 'v' <Predicate = (icmp_ln9)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ %k, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 26 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.59ns)   --->   "%icmp_ln11 = icmp eq i7 %k_0, -28" [qspline.cpp:11]   --->   Operation 27 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 28 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.40ns)   --->   "%k = add i7 %k_0, 1" [qspline.cpp:11]   --->   Operation 29 'add' 'k' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %.loopexit.loopexit, label %1" [qspline.cpp:11]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %k_0 to i64" [qspline.cpp:12]   --->   Operation 31 'zext' 'zext_ln12' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [100 x i16]* %b, i64 0, i64 %zext_ln12" [qspline.cpp:12]   --->   Operation 32 'getelementptr' 'b_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [qspline.cpp:12]   --->   Operation 33 'load' 'b_load' <Predicate = (!icmp_ln11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [100 x i16]* %a, i64 0, i64 %zext_ln12" [qspline.cpp:12]   --->   Operation 34 'getelementptr' 'a_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [qspline.cpp:12]   --->   Operation 35 'load' 'a_load' <Predicate = (!icmp_ln11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%f_addr = getelementptr [100 x i16]* %f, i64 0, i64 %zext_ln12" [qspline.cpp:12]   --->   Operation 36 'getelementptr' 'f_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (1.15ns)   --->   "%f_load = load i16* %f_addr, align 2" [qspline.cpp:12]   --->   Operation 37 'load' 'f_load' <Predicate = (!icmp_ln11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%c_addr = getelementptr [100 x i16]* %c, i64 0, i64 %zext_ln12" [qspline.cpp:12]   --->   Operation 38 'getelementptr' 'c_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [qspline.cpp:12]   --->   Operation 39 'load' 'c_load' <Predicate = (!icmp_ln11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%e_addr = getelementptr [100 x i16]* %e, i64 0, i64 %zext_ln12" [qspline.cpp:12]   --->   Operation 40 'getelementptr' 'e_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 41 [2/2] (1.15ns)   --->   "%e_load = load i16* %e_addr, align 2" [qspline.cpp:12]   --->   Operation 41 'load' 'e_load' <Predicate = (!icmp_ln11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%g_addr = getelementptr [100 x i16]* %g, i64 0, i64 %zext_ln12" [qspline.cpp:12]   --->   Operation 42 'getelementptr' 'g_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (1.15ns)   --->   "%g_load = load i16* %g_addr, align 2" [qspline.cpp:12]   --->   Operation 43 'load' 'g_load' <Predicate = (!icmp_ln11)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 44 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.26>
ST_4 : Operation 45 [1/2] (1.15ns)   --->   "%b_load = load i16* %b_addr, align 2" [qspline.cpp:12]   --->   Operation 45 'load' 'b_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %b_load to i32" [qspline.cpp:12]   --->   Operation 46 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/2] (1.15ns)   --->   "%a_load = load i16* %a_addr, align 2" [qspline.cpp:12]   --->   Operation 47 'load' 'a_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i16 %a_load to i32" [qspline.cpp:12]   --->   Operation 48 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln12 = mul i32 %sext_ln12, %sext_ln12" [qspline.cpp:12]   --->   Operation 49 'mul' 'mul_ln12' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln12_1 = mul i32 %sext_ln12, %sext_ln12_1" [qspline.cpp:12]   --->   Operation 50 'mul' 'mul_ln12_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 51 [1/1] (3.17ns)   --->   "%mul_ln12_2 = mul i32 %mul_ln12_1, %mul_ln12" [qspline.cpp:12]   --->   Operation 51 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/2] (1.15ns)   --->   "%f_load = load i16* %f_addr, align 2" [qspline.cpp:12]   --->   Operation 52 'load' 'f_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i16 %f_load to i32" [qspline.cpp:12]   --->   Operation 53 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/2] (1.15ns)   --->   "%c_load = load i16* %c_addr, align 2" [qspline.cpp:12]   --->   Operation 54 'load' 'c_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i16 %c_load to i32" [qspline.cpp:12]   --->   Operation 55 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (3.17ns)   --->   "%mul_ln12_3 = mul i32 %mul_ln12, %sext_ln12_3" [qspline.cpp:12]   --->   Operation 56 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%shl_ln12 = shl i32 %mul_ln12_3, 3" [qspline.cpp:12]   --->   Operation 57 'shl' 'shl_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln12_1 = shl i32 %mul_ln12_3, 1" [qspline.cpp:12]   --->   Operation 58 'shl' 'shl_ln12_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln12 = sub i32 %shl_ln12, %shl_ln12_1" [qspline.cpp:12]   --->   Operation 59 'sub' 'sub_ln12' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 60 [1/2] (1.15ns)   --->   "%e_load = load i16* %e_addr, align 2" [qspline.cpp:12]   --->   Operation 60 'load' 'e_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i16 %e_load to i32" [qspline.cpp:12]   --->   Operation 61 'sext' 'sext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/2] (1.15ns)   --->   "%g_load = load i16* %g_addr, align 2" [qspline.cpp:12]   --->   Operation 62 'load' 'g_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i16 %b_load to i30" [qspline.cpp:12]   --->   Operation 63 'sext' 'sext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln12_6 = sext i16 %g_load to i30" [qspline.cpp:12]   --->   Operation 64 'sext' 'sext_ln12_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln12_4 = mul i30 %sext_ln12_6, %sext_ln12_5" [qspline.cpp:12]   --->   Operation 65 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln12_2 = call i32 @_ssdm_op_BitConcatenate.i32.i30.i2(i30 %mul_ln12_4, i2 0)" [qspline.cpp:12]   --->   Operation 66 'bitconcatenate' 'shl_ln12_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.66ns)   --->   "%tmp4 = add i32 %shl_ln12_2, %sext_ln12_4" [qspline.cpp:12]   --->   Operation 67 'add' 'tmp4' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 68 [1/1] (3.17ns)   --->   "%tmp5 = mul i32 %tmp4, %sext_ln12_2" [qspline.cpp:12]   --->   Operation 68 'mul' 'tmp5' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp3 = add i32 %sub_ln12, %tmp5" [qspline.cpp:12]   --->   Operation 69 'add' 'tmp3' <Predicate = true> <Delay = 0.73> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 7.53>
ST_5 : Operation 70 [1/1] (0.66ns)   --->   "%add_ln12 = add i32 %mul_ln12_2, %sext_ln12" [qspline.cpp:12]   --->   Operation 70 'add' 'add_ln12' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (3.17ns)   --->   "%mul_ln12_5 = mul i32 %add_ln12, %sext_ln12" [qspline.cpp:12]   --->   Operation 71 'mul' 'mul_ln12_5' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (2.53ns) (root node of the DSP)   --->   "%tmp8 = mul i32 %sext_ln12_2, %sext_ln12_2" [qspline.cpp:12]   --->   Operation 72 'mul' 'tmp8' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 73 [1/1] (3.17ns)   --->   "%tmp7 = mul i32 %tmp8, %tmp3" [qspline.cpp:12]   --->   Operation 73 'mul' 'tmp7' <Predicate = true> <Delay = 3.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/1] (0.66ns)   --->   "%add_ln12_1 = add i32 %mul_ln12_5, %tmp7" [qspline.cpp:12]   --->   Operation 74 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%out_addr_1 = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln12" [qspline.cpp:12]   --->   Operation 75 'getelementptr' 'out_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (1.15ns)   --->   "store i32 %add_ln12_1, i32* %out_addr_1, align 4" [qspline.cpp:12]   --->   Operation 76 'store' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "br label %.preheader" [qspline.cpp:11]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 1.15>
ST_6 : Operation 78 [1/2] (1.15ns)   --->   "%v = load i32* %out_addr, align 4" [qspline.cpp:21]   --->   Operation 78 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "ret i32 %v" [qspline.cpp:32]   --->   Operation 79 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ d]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ e]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ f]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ g]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
out_addr          (getelementptr    ) [ 0011111]
specbitsmap_ln0   (specbitsmap      ) [ 0000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000]
br_ln9            (br               ) [ 0111110]
i_0               (phi              ) [ 0010000]
icmp_ln9          (icmp             ) [ 0011110]
empty             (speclooptripcount) [ 0000000]
i                 (add              ) [ 0111110]
br_ln9            (br               ) [ 0000000]
br_ln11           (br               ) [ 0011110]
k_0               (phi              ) [ 0001000]
icmp_ln11         (icmp             ) [ 0011110]
empty_2           (speclooptripcount) [ 0000000]
k                 (add              ) [ 0011110]
br_ln11           (br               ) [ 0000000]
zext_ln12         (zext             ) [ 0000110]
b_addr            (getelementptr    ) [ 0000100]
a_addr            (getelementptr    ) [ 0000100]
f_addr            (getelementptr    ) [ 0000100]
c_addr            (getelementptr    ) [ 0000100]
e_addr            (getelementptr    ) [ 0000100]
g_addr            (getelementptr    ) [ 0000100]
br_ln0            (br               ) [ 0111110]
b_load            (load             ) [ 0000000]
sext_ln12         (sext             ) [ 0000010]
a_load            (load             ) [ 0000000]
sext_ln12_1       (sext             ) [ 0000000]
mul_ln12          (mul              ) [ 0000000]
mul_ln12_1        (mul              ) [ 0000000]
mul_ln12_2        (mul              ) [ 0000010]
f_load            (load             ) [ 0000000]
sext_ln12_2       (sext             ) [ 0000010]
c_load            (load             ) [ 0000000]
sext_ln12_3       (sext             ) [ 0000000]
mul_ln12_3        (mul              ) [ 0000000]
shl_ln12          (shl              ) [ 0000000]
shl_ln12_1        (shl              ) [ 0000000]
sub_ln12          (sub              ) [ 0000000]
e_load            (load             ) [ 0000000]
sext_ln12_4       (sext             ) [ 0000000]
g_load            (load             ) [ 0000000]
sext_ln12_5       (sext             ) [ 0000000]
sext_ln12_6       (sext             ) [ 0000000]
mul_ln12_4        (mul              ) [ 0000000]
shl_ln12_2        (bitconcatenate   ) [ 0000000]
tmp4              (add              ) [ 0000000]
tmp5              (mul              ) [ 0000000]
tmp3              (add              ) [ 0000010]
add_ln12          (add              ) [ 0000000]
mul_ln12_5        (mul              ) [ 0000000]
tmp8              (mul              ) [ 0000000]
tmp7              (mul              ) [ 0000000]
add_ln12_1        (add              ) [ 0000000]
out_addr_1        (getelementptr    ) [ 0000000]
store_ln12        (store            ) [ 0000000]
br_ln11           (br               ) [ 0011110]
v                 (load             ) [ 0000000]
ret_ln32          (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="d">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="d"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="e">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="e"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="f">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="g">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="g"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_r">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="qspline_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1004" name="out_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="1" slack="0"/>
<pin id="48" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_access_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="7" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="56" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v/2 store_ln12/5 "/>
</bind>
</comp>

<comp id="57" class="1004" name="b_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="16" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="7" slack="0"/>
<pin id="61" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="7" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/3 "/>
</bind>
</comp>

<comp id="70" class="1004" name="a_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="7" slack="0"/>
<pin id="74" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="7" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/3 "/>
</bind>
</comp>

<comp id="83" class="1004" name="f_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="7" slack="0"/>
<pin id="87" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_addr/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="7" slack="0"/>
<pin id="92" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/3 "/>
</bind>
</comp>

<comp id="96" class="1004" name="c_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/3 "/>
</bind>
</comp>

<comp id="109" class="1004" name="e_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="7" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="e_addr/3 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="e_load/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="g_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="16" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="7" slack="0"/>
<pin id="126" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="g_addr/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_access_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="7" slack="0"/>
<pin id="131" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="132" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_load/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="out_addr_1_gep_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="0" index="2" bw="7" slack="2"/>
<pin id="139" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr_1/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="i_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="1"/>
<pin id="145" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="i_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="7" slack="0"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="154" class="1005" name="k_0_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="7" slack="1"/>
<pin id="156" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="k_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="icmp_ln9_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="0"/>
<pin id="167" dir="0" index="1" bw="6" slack="0"/>
<pin id="168" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="i_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="icmp_ln11_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="7" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="k_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="zext_ln12_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/3 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sext_ln12_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="sext_ln12_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/4 "/>
</bind>
</comp>

<comp id="207" class="1004" name="mul_ln12_2_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_2/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sext_ln12_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="0"/>
<pin id="213" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_2/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln12_3_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="16" slack="0"/>
<pin id="217" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_3/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="mul_ln12_3_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="16" slack="0"/>
<pin id="222" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_3/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="shl_ln12_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="3" slack="0"/>
<pin id="227" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln12/4 "/>
</bind>
</comp>

<comp id="230" class="1004" name="shl_ln12_1_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="32" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln12_1/4 "/>
</bind>
</comp>

<comp id="236" class="1004" name="sub_ln12_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln12/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="sext_ln12_4_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_4/4 "/>
</bind>
</comp>

<comp id="246" class="1004" name="sext_ln12_5_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_5/4 "/>
</bind>
</comp>

<comp id="250" class="1004" name="sext_ln12_6_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_6/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="shl_ln12_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="30" slack="0"/>
<pin id="257" dir="0" index="2" bw="1" slack="0"/>
<pin id="258" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln12_2/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp4_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/4 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp5_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="0" index="1" bw="16" slack="0"/>
<pin id="270" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp3_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln12_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="0" index="1" bw="16" slack="1"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/5 "/>
</bind>
</comp>

<comp id="283" class="1004" name="mul_ln12_5_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="16" slack="1"/>
<pin id="286" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_5/5 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp7_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="1"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp7/5 "/>
</bind>
</comp>

<comp id="292" class="1004" name="add_ln12_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/5 "/>
</bind>
</comp>

<comp id="299" class="1007" name="mul_ln12_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/4 "/>
</bind>
</comp>

<comp id="307" class="1007" name="mul_ln12_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="16" slack="0"/>
<pin id="310" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_1/4 "/>
</bind>
</comp>

<comp id="314" class="1007" name="mul_ln12_4_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_4/4 "/>
</bind>
</comp>

<comp id="321" class="1007" name="tmp8_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="1"/>
<pin id="323" dir="0" index="1" bw="16" slack="1"/>
<pin id="324" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp8/5 "/>
</bind>
</comp>

<comp id="326" class="1005" name="out_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="7" slack="1"/>
<pin id="328" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="out_addr "/>
</bind>
</comp>

<comp id="334" class="1005" name="i_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="342" class="1005" name="k_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="7" slack="0"/>
<pin id="344" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="347" class="1005" name="zext_ln12_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="64" slack="2"/>
<pin id="349" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="352" class="1005" name="b_addr_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="7" slack="1"/>
<pin id="354" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="357" class="1005" name="a_addr_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="1"/>
<pin id="359" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="362" class="1005" name="f_addr_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="7" slack="1"/>
<pin id="364" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="f_addr "/>
</bind>
</comp>

<comp id="367" class="1005" name="c_addr_reg_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="7" slack="1"/>
<pin id="369" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c_addr "/>
</bind>
</comp>

<comp id="372" class="1005" name="e_addr_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="1"/>
<pin id="374" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="e_addr "/>
</bind>
</comp>

<comp id="377" class="1005" name="g_addr_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="7" slack="1"/>
<pin id="379" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="g_addr "/>
</bind>
</comp>

<comp id="382" class="1005" name="sext_ln12_reg_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="1"/>
<pin id="384" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12 "/>
</bind>
</comp>

<comp id="388" class="1005" name="mul_ln12_2_reg_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_2 "/>
</bind>
</comp>

<comp id="393" class="1005" name="sext_ln12_2_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="1"/>
<pin id="395" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="tmp3_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="14" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="18" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="51"><net_src comp="18" pin="0"/><net_sink comp="44" pin=2"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="18" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="18" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="18" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="122" pin="3"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="142"><net_src comp="135" pin="3"/><net_sink comp="52" pin=0"/></net>

<net id="146"><net_src comp="26" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="157"><net_src comp="26" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="147" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="28" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="175"><net_src comp="147" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="158" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="28" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="158" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="34" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="158" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="195"><net_src comp="189" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="196"><net_src comp="189" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="197"><net_src comp="189" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="198"><net_src comp="189" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="202"><net_src comp="64" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="77" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="214"><net_src comp="90" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="218"><net_src comp="103" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="228"><net_src comp="219" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="36" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="219" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="224" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="230" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="245"><net_src comp="116" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="64" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="129" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="40" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="42" pin="0"/><net_sink comp="254" pin=2"/></net>

<net id="265"><net_src comp="254" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="242" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="261" pin="2"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="211" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="277"><net_src comp="236" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="267" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="288" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="2"/><net_sink comp="52" pin=1"/></net>

<net id="303"><net_src comp="199" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="199" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="305"><net_src comp="299" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="306"><net_src comp="299" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="311"><net_src comp="199" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="203" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="313"><net_src comp="307" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="318"><net_src comp="250" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="246" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="320"><net_src comp="314" pin="2"/><net_sink comp="254" pin=1"/></net>

<net id="325"><net_src comp="321" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="329"><net_src comp="44" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="337"><net_src comp="171" pin="2"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="345"><net_src comp="183" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="350"><net_src comp="189" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="355"><net_src comp="57" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="360"><net_src comp="70" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="365"><net_src comp="83" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="370"><net_src comp="96" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="375"><net_src comp="109" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="380"><net_src comp="122" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="385"><net_src comp="199" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="386"><net_src comp="382" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="387"><net_src comp="382" pin="1"/><net_sink comp="283" pin=1"/></net>

<net id="391"><net_src comp="207" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="392"><net_src comp="388" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="396"><net_src comp="211" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="398"><net_src comp="393" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="402"><net_src comp="273" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="403"><net_src comp="399" pin="1"/><net_sink comp="288" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {5 }
 - Input state : 
	Port: qspline : a | {3 4 }
	Port: qspline : b | {3 4 }
	Port: qspline : c | {3 4 }
	Port: qspline : e | {3 4 }
	Port: qspline : f | {3 4 }
	Port: qspline : g | {3 4 }
	Port: qspline : out_r | {2 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln9 : 1
		i : 1
		br_ln9 : 2
	State 3
		icmp_ln11 : 1
		k : 1
		br_ln11 : 2
		zext_ln12 : 1
		b_addr : 2
		b_load : 3
		a_addr : 2
		a_load : 3
		f_addr : 2
		f_load : 3
		c_addr : 2
		c_load : 3
		e_addr : 2
		e_load : 3
		g_addr : 2
		g_load : 3
	State 4
		sext_ln12 : 1
		sext_ln12_1 : 1
		mul_ln12 : 2
		mul_ln12_1 : 2
		mul_ln12_2 : 3
		sext_ln12_2 : 1
		sext_ln12_3 : 1
		mul_ln12_3 : 3
		shl_ln12 : 4
		shl_ln12_1 : 4
		sub_ln12 : 4
		sext_ln12_4 : 1
		sext_ln12_5 : 1
		sext_ln12_6 : 1
		mul_ln12_4 : 2
		shl_ln12_2 : 3
		tmp4 : 4
		tmp5 : 5
		tmp3 : 6
	State 5
		mul_ln12_5 : 1
		tmp7 : 1
		add_ln12_1 : 2
		store_ln12 : 3
	State 6
		ret_ln32 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|          |      i_fu_171      |    0    |    0    |    7    |
|          |      k_fu_183      |    0    |    0    |    7    |
|    add   |     tmp4_fu_261    |    0    |    0    |    32   |
|          |     tmp3_fu_273    |    0    |    0    |    32   |
|          |   add_ln12_fu_279  |    0    |    0    |    32   |
|          |  add_ln12_1_fu_292 |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|          |  mul_ln12_2_fu_207 |    3    |    0    |    20   |
|          |  mul_ln12_3_fu_219 |    2    |    0    |    20   |
|          |     tmp5_fu_267    |    2    |    0    |    20   |
|          |  mul_ln12_5_fu_283 |    2    |    0    |    20   |
|    mul   |     tmp7_fu_288    |    3    |    0    |    20   |
|          |   mul_ln12_fu_299  |    1    |    0    |    0    |
|          |  mul_ln12_1_fu_307 |    1    |    0    |    0    |
|          |  mul_ln12_4_fu_314 |    1    |    0    |    0    |
|          |     tmp8_fu_321    |    1    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    sub   |   sub_ln12_fu_236  |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|   icmp   |   icmp_ln9_fu_165  |    0    |    0    |    11   |
|          |  icmp_ln11_fu_177  |    0    |    0    |    11   |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln12_fu_189  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln12_fu_199  |    0    |    0    |    0    |
|          | sext_ln12_1_fu_203 |    0    |    0    |    0    |
|          | sext_ln12_2_fu_211 |    0    |    0    |    0    |
|   sext   | sext_ln12_3_fu_215 |    0    |    0    |    0    |
|          | sext_ln12_4_fu_242 |    0    |    0    |    0    |
|          | sext_ln12_5_fu_246 |    0    |    0    |    0    |
|          | sext_ln12_6_fu_250 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |   shl_ln12_fu_224  |    0    |    0    |    0    |
|          |  shl_ln12_1_fu_230 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|  shl_ln12_2_fu_254 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    16   |    0    |   296   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   a_addr_reg_357  |    7   |
|   b_addr_reg_352  |    7   |
|   c_addr_reg_367  |    7   |
|   e_addr_reg_372  |    7   |
|   f_addr_reg_362  |    7   |
|   g_addr_reg_377  |    7   |
|    i_0_reg_143    |    7   |
|     i_reg_334     |    7   |
|    k_0_reg_154    |    7   |
|     k_reg_342     |    7   |
| mul_ln12_2_reg_388|   32   |
|  out_addr_reg_326 |    7   |
|sext_ln12_2_reg_393|   32   |
| sext_ln12_reg_382 |   32   |
|    tmp3_reg_399   |   32   |
| zext_ln12_reg_347 |   64   |
+-------------------+--------+
|       Total       |   269  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_52 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_64 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_77 |  p0  |   2  |   7  |   14   ||    9    |
|  grp_access_fu_90 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_103 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_116 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_129 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   98   ||  4.221  ||    63   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |   296  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   63   |
|  Register |    -   |    -   |   269  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    4   |   269  |   359  |
+-----------+--------+--------+--------+--------+
