asect 0
main: ext
dc _start, 0
_start:
jsr main
halt
end.