Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (win64) Build 3900603 Fri Jun 16 19:31:24 MDT 2023
| Date         : Mon Jul 10 05:16:28 2023
| Host         : LenovoCesar running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Demux_timing_summary_routed.rpt -pb Demux_timing_summary_routed.pb -rpx Demux_timing_summary_routed.rpx -warn_on_violation
| Design       : Demux
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   16          inf        0.000                      0                   16           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DatoIn[3]
                            (input port)
  Destination:            DatoOutD[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.357ns  (logic 5.330ns (43.133%)  route 7.027ns (56.867%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoIn[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  DatoIn_IBUF[3]_inst/O
                         net (fo=4, routed)           3.852     5.301    DatoIn_IBUF[3]
    SLICE_X60Y31         LUT3 (Prop_lut3_I1_O)        0.153     5.454 r  DatoOutD_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.175     8.629    DatoOutD_OBUF[3]
    L1                   OBUF (Prop_obuf_I_O)         3.728    12.357 r  DatoOutD_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.357    DatoOutD[3]
    L1                                                                r  DatoOutD[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[0]
                            (input port)
  Destination:            DatoOutD[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.299ns  (logic 5.331ns (43.346%)  route 6.968ns (56.654%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  DatoIn[0] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 r  DatoIn_IBUF[0]_inst/O
                         net (fo=4, routed)           1.578     3.031    DatoIn_IBUF[0]
    SLICE_X0Y15          LUT3 (Prop_lut3_I1_O)        0.152     3.183 r  DatoOutD_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           5.389     8.573    DatoOutD_OBUF[0]
    P3                   OBUF (Prop_obuf_I_O)         3.726    12.299 r  DatoOutD_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.299    DatoOutD[0]
    P3                                                                r  DatoOutD[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            DatoOutD[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.288ns  (logic 5.303ns (43.155%)  route 6.985ns (56.845%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  sel_IBUF[1]_inst/O
                         net (fo=16, routed)          3.839     5.280    sel_IBUF[1]
    SLICE_X60Y31         LUT3 (Prop_lut3_I0_O)        0.150     5.430 r  DatoOutD_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.146     8.576    DatoOutD_OBUF[1]
    N3                   OBUF (Prop_obuf_I_O)         3.711    12.288 r  DatoOutD_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.288    DatoOutD[1]
    N3                                                                r  DatoOutD[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            DatoOutD[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.979ns  (logic 5.331ns (44.499%)  route 6.649ns (55.501%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  sel_IBUF[1]_inst/O
                         net (fo=16, routed)          3.836     5.277    sel_IBUF[1]
    SLICE_X60Y31         LUT3 (Prop_lut3_I0_O)        0.150     5.427 r  DatoOutD_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.813     8.240    DatoOutD_OBUF[2]
    P1                   OBUF (Prop_obuf_I_O)         3.739    11.979 r  DatoOutD_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.979    DatoOutD[2]
    P1                                                                r  DatoOutD[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            DatoOutC[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.957ns  (logic 5.074ns (46.306%)  route 5.883ns (53.694%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  sel_IBUF[1]_inst/O
                         net (fo=16, routed)          3.839     5.280    sel_IBUF[1]
    SLICE_X60Y31         LUT3 (Prop_lut3_I0_O)        0.124     5.404 r  DatoOutC_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.044     7.448    DatoOutC_OBUF[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508    10.957 r  DatoOutC_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.957    DatoOutC[1]
    V3                                                                r  DatoOutC[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            DatoOutC[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.796ns  (logic 5.091ns (47.152%)  route 5.706ns (52.848%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  sel_IBUF[1]_inst/O
                         net (fo=16, routed)          3.836     5.277    sel_IBUF[1]
    SLICE_X60Y31         LUT3 (Prop_lut3_I0_O)        0.124     5.401 r  DatoOutC_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.870     7.271    DatoOutC_OBUF[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525    10.796 r  DatoOutC_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.796    DatoOutC[2]
    W3                                                                r  DatoOutC[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[3]
                            (input port)
  Destination:            DatoOutC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.754ns  (logic 5.076ns (47.202%)  route 5.678ns (52.798%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  DatoIn[3] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[3]
    W17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  DatoIn_IBUF[3]_inst/O
                         net (fo=4, routed)           3.852     5.301    DatoIn_IBUF[3]
    SLICE_X60Y31         LUT3 (Prop_lut3_I1_O)        0.124     5.425 r  DatoOutC_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.826     7.251    DatoOutC_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504    10.754 r  DatoOutC_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.754    DatoOutC[3]
    U3                                                                r  DatoOutC[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[1]
                            (input port)
  Destination:            DatoOutA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.357ns  (logic 5.115ns (54.663%)  route 4.242ns (45.337%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoIn[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  DatoIn_IBUF[1]_inst/O
                         net (fo=4, routed)           1.746     3.208    DatoIn_IBUF[1]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.124     3.332 r  DatoOutA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.496     5.828    DatoOutA_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.357 r  DatoOutA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.357    DatoOutA[1]
    E19                                                               r  DatoOutA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[1]
                            (input port)
  Destination:            DatoOutB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.351ns  (logic 5.330ns (56.999%)  route 4.021ns (43.001%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  DatoIn[1] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  DatoIn_IBUF[1]_inst/O
                         net (fo=4, routed)           1.746     3.208    DatoIn_IBUF[1]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.152     3.360 r  DatoOutB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.275     5.634    DatoOutB_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         3.716     9.351 r  DatoOutB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.351    DatoOutB[1]
    U15                                                               r  DatoOutB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DatoIn[2]
                            (input port)
  Destination:            DatoOutB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 5.330ns (57.400%)  route 3.956ns (42.600%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  DatoIn[2] (IN)
                         net (fo=0)                   0.000     0.000    DatoIn[2]
    W16                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  DatoIn_IBUF[2]_inst/O
                         net (fo=4, routed)           1.623     3.087    DatoIn_IBUF[2]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.152     3.239 r  DatoOutB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.333     5.572    DatoOutB_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.714     9.286 r  DatoOutB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.286    DatoOutB[2]
    U14                                                               r  DatoOutB[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            DatoOutB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.464ns (65.503%)  route 0.771ns (34.497%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  sel_IBUF[1]_inst/O
                         net (fo=16, routed)          0.415     0.624    sel_IBUF[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.045     0.669 r  DatoOutB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.026    DatoOutB_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.235 r  DatoOutB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.235    DatoOutB[0]
    W18                                                               r  DatoOutB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            DatoOutA[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.312ns  (logic 1.466ns (63.429%)  route 0.845ns (36.571%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  sel_IBUF[0]_inst/O
                         net (fo=16, routed)          0.521     0.740    sel_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.785 r  DatoOutA_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.325     1.110    DatoOutA_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     2.312 r  DatoOutA_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.312    DatoOutA[2]
    U19                                                               r  DatoOutA[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            DatoOutA[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.395ns  (logic 1.474ns (61.554%)  route 0.921ns (38.446%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  sel_IBUF[0]_inst/O
                         net (fo=16, routed)          0.588     0.808    sel_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.853 r  DatoOutA_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.333     1.185    DatoOutA_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.395 r  DatoOutA_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.395    DatoOutA[3]
    V19                                                               r  DatoOutA[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            DatoOutC[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.429ns  (logic 1.469ns (60.497%)  route 0.960ns (39.503%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  sel_IBUF[0]_inst/O
                         net (fo=16, routed)          0.446     0.665    sel_IBUF[0]
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.045     0.710 r  DatoOutC_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.514     1.224    DatoOutC_OBUF[0]
    V13                  OBUF (Prop_obuf_I_O)         1.205     2.429 r  DatoOutC_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.429    DatoOutC[0]
    V13                                                               r  DatoOutC[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[1]
                            (input port)
  Destination:            DatoOutA[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.450ns  (logic 1.525ns (62.258%)  route 0.925ns (37.742%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  sel[1] (IN)
                         net (fo=0)                   0.000     0.000    sel[1]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  sel_IBUF[1]_inst/O
                         net (fo=16, routed)          0.415     0.624    sel_IBUF[1]
    SLICE_X0Y15          LUT3 (Prop_lut3_I2_O)        0.048     0.672 r  DatoOutA_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.510     1.182    DatoOutA_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.450 r  DatoOutA_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.450    DatoOutA[0]
    U16                                                               r  DatoOutA[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            DatoOutB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.648ns  (logic 1.539ns (58.113%)  route 1.109ns (41.887%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sel_IBUF[0]_inst/O
                         net (fo=16, routed)          0.532     0.751    sel_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.042     0.793 r  DatoOutB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.578     1.370    DatoOutB_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.278     2.648 r  DatoOutB_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.648    DatoOutB[1]
    U15                                                               r  DatoOutB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            DatoOutB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.663ns  (logic 1.530ns (57.466%)  route 1.133ns (42.534%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sel_IBUF[0]_inst/O
                         net (fo=16, routed)          0.588     0.808    sel_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.044     0.852 r  DatoOutB_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.544     1.396    DatoOutB_OBUF[3]
    V14                  OBUF (Prop_obuf_I_O)         1.267     2.663 r  DatoOutB_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.663    DatoOutB[3]
    V14                                                               r  DatoOutB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            DatoOutB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.679ns  (logic 1.537ns (57.361%)  route 1.142ns (42.639%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sel_IBUF[0]_inst/O
                         net (fo=16, routed)          0.521     0.740    sel_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I1_O)        0.043     0.783 r  DatoOutB_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.622     1.404    DatoOutB_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         1.274     2.679 r  DatoOutB_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.679    DatoOutB[2]
    U14                                                               r  DatoOutB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            DatoOutA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.744ns  (logic 1.495ns (54.486%)  route 1.249ns (45.514%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  sel_IBUF[0]_inst/O
                         net (fo=16, routed)          0.532     0.751    sel_IBUF[0]
    SLICE_X0Y19          LUT3 (Prop_lut3_I0_O)        0.045     0.796 r  DatoOutA_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.717     1.513    DatoOutA_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.744 r  DatoOutA_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.744    DatoOutA[1]
    E19                                                               r  DatoOutA[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sel[0]
                            (input port)
  Destination:            DatoOutC[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.585ns  (logic 1.469ns (40.976%)  route 2.116ns (59.024%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 f  sel[0] (IN)
                         net (fo=0)                   0.000     0.000    sel[0]
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  sel_IBUF[0]_inst/O
                         net (fo=16, routed)          1.728     1.948    sel_IBUF[0]
    SLICE_X60Y31         LUT3 (Prop_lut3_I2_O)        0.045     1.993 r  DatoOutC_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.388     2.380    DatoOutC_OBUF[3]
    U3                   OBUF (Prop_obuf_I_O)         1.205     3.585 r  DatoOutC_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.585    DatoOutC[3]
    U3                                                                r  DatoOutC[3] (OUT)
  -------------------------------------------------------------------    -------------------





