// SPDX-License-Identifier: GPL-2.0

/dts-v1/;
#include <dt-bindings/input/input.h>
#include "mt7629.dtsi"

/ {
	model = "D-Link DIR-1950 A1";
	compatible = "dlink,dir-1950-a1", "mediatek,mt7629";

	aliases {
		led-boot = &led_status_white;
		led-failsafe = &led_status_orange;
		led-running = &led_status_white;
		led-upgrade = &led_status_orange;
		serial0 = &uart0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
		bootargs-override = "console=ttyS0,115200n8";
	};

	gpio-keys {
		compatible = "gpio-keys";

		reset {
			label = "reset";
			gpios = <&pio 60 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_RESTART>;
		};

		wps {
			label = "wps";
			gpios = <&pio 58 GPIO_ACTIVE_LOW>;
			linux,code = <KEY_WPS_BUTTON>;
		};
	};

	leds {
		compatible = "gpio-leds";

		lan_white {
			label = "white:wan";
			gpios = <&pio 21 GPIO_ACTIVE_LOW>;
		};

		lan_orange {
			label = "orange:wan";
			gpios = <&pio 22 GPIO_ACTIVE_LOW>;
		};

		led_status_white: status_white {
			label = "white:power";
			gpios = <&pio 23 GPIO_ACTIVE_LOW>;
			default-state = "on";
		};

		led_status_orange: status_orange {
			label = "orange:power";
			gpios = <&pio 24 GPIO_ACTIVE_LOW>;
		};

		wlan_2g {
			label = "white:wlan_2g";
			gpios = <&pio 17 GPIO_ACTIVE_LOW>;
		};

		wlan_5g {
			label = "white:wlan_5g";
			gpios = <&pio 18 GPIO_ACTIVE_LOW>;
		};
	};
/*
	memory@40000000 {
		device_type = "memory";
		reg = <0x40000000 0x10000000>;
	};
*/
};

&eth {
	status = "okay";

	gmac0: mac@0 {
		compatible = "mediatek,eth-mac";
		reg = <0>;
		phy-mode = "2500base-x";
		nvmem-cells = <&macaddr_factory_2a>;
		nvmem-cell-names = "mac-address";

		fixed-link {
			speed = <2500>;
			full-duplex;
			pause;
		};
	};

	mac@1 {
		compatible = "mediatek,eth-mac";
		reg = <1>;
		phy-mode = "gmii";
		phy-handle = <&phy0>;
		nvmem-cells = <&macaddr_factory_24>;
		nvmem-cell-names = "mac-address";
	};

	mdio-bus {
		#address-cells = <1>;
		#size-cells = <0>;

		phy0: ethernet-phy@0 {
			reg = <0>;
			phy-mode = "gmii";
		};

		switch@2 {
			compatible = "mediatek,mt7531";
			reg = <2>;
			reset-gpios = <&pio 28 0>;
			interrupt-controller;
			#interrupt-cells = <1>;
			interrupt-parent = <&pio>;
			interrupts = <6 IRQ_TYPE_LEVEL_HIGH>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					reg = <0>;
					label = "lan4";
				};

				port@1 {
					reg = <1>;
					label = "lan3";
				};

				port@2 {
					reg = <2>;
					label = "lan2";
				};

				port@3 {
					reg = <3>;
					label = "lan1";
				};

				port@6 {
					reg = <6>;
					label = "cpu";
					ethernet = <&gmac0>;
					phy-mode = "2500base-x";

					fixed-link {
						speed = <2500>;
						full-duplex;
						pause;
					};
				};
			};
		};
	};
};

&bch {
	status = "okay";
};

&snfi {
	status = "okay";

	pinctrl-names = "default";
	pinctrl-0 = <&serial_nand_pins>;

	flash@0 {
		compatible = "spi-nand";
		reg = <0>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
		nand-ecc-engine = <&snfi>;
		mediatek,bmt-v2;

		partitions {
			compatible = "fixed-partitions";
			#address-cells = <1>;
			#size-cells = <1>;

			partition@0 {
				label = "bootloader";
				reg = <0x0 0x100000>;
				read-only;
			};

			partition@100000 {
				label = "config";
				reg = <0x100000 0x40000>;
				read-only;
			};

			factory: partition@140000 {
				label = "factory";
				reg = <0x140000 0x80000>;
				read-only;

				compatible = "nvmem-cells";
				#address-cells = <1>;
				#size-cells = <1>;

				macaddr_factory_24: macaddr@24 {
					reg = <0x24 0x6>;
				};

				macaddr_factory_2a: macaddr@2a {
					reg = <0x2a 0x6>;
				};
			};

			partition@1c0000 {
				label = "firmware";
				reg = <0x1c0000 0x3dc0000>;
			};

			partition@3f80000 {
				label = "sysupgrade";
				reg = <0x3f80000 0x80000>;
				read-only;
			};

			partition@4000000 {
				label = "mp";
				reg = <0x4000000 0x800000>;
				read-only;
			};

			partition@0x4800000 {
				label = "lang";
				reg = <0x4800000 0x800000>;
				read-only;
			};
		};
	};
};

&pio {
	/* Serial NAND is shared pin with SPI-NOR */
	serial_nand_pins: serial-nand-pins {
		mux {
			function = "flash";
			groups = "snfi";
		};
	};

	uart0_pins: uart0-pins {
		mux {
			function = "uart";
			groups = "uart0_txd_rxd" ;
		};
	};

	watchdog_pins: watchdog-pins {
		mux {
			function = "watchdog";
			groups = "watchdog";
		};
	};
};

&uart0 {
	pinctrl-names = "default";
	pinctrl-0 = <&uart0_pins>;
	status = "okay";
};

&watchdog {
	pinctrl-names = "default";
	pinctrl-0 = <&watchdog_pins>;
	status = "okay";

	interrupt-controller;
	#interrupt-cells = <1>;
	interrupt-parent = <&pio>;
	interrupts = <GIC_SPI 0x80 IRQ_TYPE_EDGE_FALLING>;
};
