<!doctype html>
<html lang="zh-CN" data-theme="light">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width,initial-scale=1" />
    <meta name="generator" content="VuePress 2.0.0-rc.19" />
    <meta name="theme" content="VuePress Theme Hope 2.0.0-rc.71" />
    <style>
      :root {
        --vp-c-bg: #fff;
      }

      [data-theme="dark"] {
        --vp-c-bg: #1b1b1f;
      }

      html,
      body {
        background: var(--vp-c-bg);
      }
    </style>
    <script>
      const userMode = localStorage.getItem("vuepress-theme-hope-scheme");
      const systemDarkMode =
        window.matchMedia &&
        window.matchMedia("(prefers-color-scheme: dark)").matches;

      if (userMode === "dark" || (userMode !== "light" && systemDarkMode)) {
        document.documentElement.setAttribute("data-theme", "dark");
      }
    </script>
    <title>FPGA系统设计 | 主页</title><meta name="description" content="vuepress-theme-hope 的文档演示">
    <link rel="preload" href="/FPGA-course/assets/style-BYV_1N69.css" as="style"><link rel="stylesheet" href="/FPGA-course/assets/style-BYV_1N69.css">
    <link rel="modulepreload" href="/FPGA-course/assets/app-B_42U4el.js"><link rel="modulepreload" href="/FPGA-course/assets/index.html-D8O5WaEZ.js"><link rel="modulepreload" href="/FPGA-course/assets/plugin-vue_export-helper-DlAUqK2U.js">
    <link rel="prefetch" href="/FPGA-course/assets/portfolio.html-COOjaxuW.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-BxWkT0TI.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter0.html-VSACmWEE.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-CT38Fxmh.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-C_mvqvFE.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-TVbO0a1x.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-BiKvTK7D.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-D6D4L-jo.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-dgjK7N1q.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-BYhH1WIe.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter8.html-Dtjc8BUX.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter1.html-CjOSCk8S.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter2.html-OZ7FuoHV.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter3.html-D7jdrzfT.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter4.html-BslDVGf3.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter5.html-DftSUOpz.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter6.html-DcjJScFM.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/chapter7.html-BOdakgRS.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/index.html-ZO1-3d4h.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/404.html-UWQXzCfW.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/mermaid.esm.min-DG_UfP8h.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/photoswipe.esm-CMg0yb1C.js" as="script"><link rel="prefetch" href="/FPGA-course/assets/setupDevtools-7MC2TMWH-CJlZXIm1.js" as="script">
  </head>
  <body>
    <div id="app"><!--[--><!--[--><!--[--><span tabindex="-1"></span><a href="#main-content" class="vp-skip-link sr-only">跳至主要內容</a><!--]--><!--[--><div class="theme-container no-navbar external-link-icon has-toc" vp-container><!----><!----><div class="toggle-sidebar-wrapper"><span class="arrow start"></span></div><aside id="sidebar" class="vp-sidebar" vp-sidebar><!----><ul class="vp-sidebar-links"><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/" aria-label="课程简介" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="school" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->课程简介<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/portfolio.html" aria-label="作者简介" iconsizing="both"><!--[--><iconify-icon class="vp-icon" icon="house" width="1em" height="1em" sizing="both"></iconify-icon><!--]-->作者简介<!----></a></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable active" type="button"><!----><span class="vp-sidebar-title">FPGA系统设计</span><span class="vp-arrow down"></span></button><ul class="vp-sidebar-links"><li><a class="route-link route-link-active auto-link vp-sidebar-link active" href="/FPGA-course/book/" aria-label="FPGA系统设计" iconsizing="both"><!---->FPGA系统设计<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter0.html" aria-label="第0讲：前言" iconsizing="both"><!---->第0讲：前言<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter1.html" aria-label="第1讲：FPGA与CPLD架构基础" iconsizing="both"><!---->第1讲：FPGA与CPLD架构基础<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter2.html" aria-label="第2讲：开源Verilog仿真工具" iconsizing="both"><!---->第2讲：开源Verilog仿真工具<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter3.html" aria-label="第3讲：开源Verilog综合工具" iconsizing="both"><!---->第3讲：开源Verilog综合工具<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter4.html" aria-label="第4讲：FPGA数字接口设计" iconsizing="both"><!---->第4讲：FPGA数字接口设计<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter5.html" aria-label="第5讲：系统级设计技术" iconsizing="both"><!---->第5讲：系统级设计技术<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter6.html" aria-label="第6讲：设计优化技术" iconsizing="both"><!---->第6讲：设计优化技术<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter7.html" aria-label="第7讲：FPGA调试与测试技术深度解析" iconsizing="both"><!---->第7讲：FPGA调试与测试技术深度解析<!----></a></li><li><a class="route-link auto-link vp-sidebar-link" href="/FPGA-course/book/chapter8.html" aria-label="第8讲：前沿技术专题" iconsizing="both"><!---->第8讲：前沿技术专题<!----></a></li></ul></section></li><li><section class="vp-sidebar-group"><button class="vp-sidebar-header clickable" type="button"><!----><span class="vp-sidebar-title">FPGA系统设计实验教程</span><span class="vp-arrow end"></span></button><!----></section></li></ul><!----></aside><!--[--><main id="main-content" class="vp-page"><!--[--><!----><!----><nav class="vp-breadcrumb disable"></nav><div class="vp-page-title"><h1><!---->FPGA系统设计</h1><div class="page-info"><!----><!----><span class="page-date-info" aria-label="写作日期📅" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon calendar-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="calendar icon" name="calendar"><path d="M716.4 110.137c0-18.753-14.72-33.473-33.472-33.473-18.753 0-33.473 14.72-33.473 33.473v33.473h66.993v-33.473zm-334.87 0c0-18.753-14.72-33.473-33.473-33.473s-33.52 14.72-33.52 33.473v33.473h66.993v-33.473zm468.81 33.52H716.4v100.465c0 18.753-14.72 33.473-33.472 33.473a33.145 33.145 0 01-33.473-33.473V143.657H381.53v100.465c0 18.753-14.72 33.473-33.473 33.473a33.145 33.145 0 01-33.473-33.473V143.657H180.6A134.314 134.314 0 0046.66 277.595v535.756A134.314 134.314 0 00180.6 947.289h669.74a134.36 134.36 0 00133.94-133.938V277.595a134.314 134.314 0 00-133.94-133.938zm33.473 267.877H147.126a33.145 33.145 0 01-33.473-33.473c0-18.752 14.72-33.473 33.473-33.473h736.687c18.752 0 33.472 14.72 33.472 33.473a33.145 33.145 0 01-33.472 33.473z"></path></svg><span data-allow-mismatch="text">2025年2月23日</span><meta property="datePublished" content="2025-02-23T14:45:03.000Z"></span><!----><span class="page-reading-time-info" aria-label="阅读时间⌛" data-balloon-pos="up"><svg xmlns="http://www.w3.org/2000/svg" class="icon timer-icon" viewBox="0 0 1024 1024" fill="currentColor" aria-label="timer icon" name="timer"><path d="M799.387 122.15c4.402-2.978 7.38-7.897 7.38-13.463v-1.165c0-8.933-7.38-16.312-16.312-16.312H256.33c-8.933 0-16.311 7.38-16.311 16.312v1.165c0 5.825 2.977 10.874 7.637 13.592 4.143 194.44 97.22 354.963 220.201 392.763-122.204 37.542-214.893 196.511-220.2 389.397-4.661 5.049-7.638 11.651-7.638 19.03v5.825h566.49v-5.825c0-7.379-2.849-13.981-7.509-18.9-5.049-193.016-97.867-351.985-220.2-389.527 123.24-37.67 216.446-198.453 220.588-392.892zM531.16 450.445v352.632c117.674 1.553 211.787 40.778 211.787 88.676H304.097c0-48.286 95.149-87.382 213.728-88.676V450.445c-93.077-3.107-167.901-81.297-167.901-177.093 0-8.803 6.99-15.793 15.793-15.793 8.803 0 15.794 6.99 15.794 15.793 0 80.261 63.69 145.635 142.01 145.635s142.011-65.374 142.011-145.635c0-8.803 6.99-15.793 15.794-15.793s15.793 6.99 15.793 15.793c0 95.019-73.789 172.82-165.96 177.093z"></path></svg><span>大约 2 分钟</span><meta property="timeRequired" content="PT2M"></span><!----><!----></div><hr></div><!----><!----><div class="theme-hope-content" vp-content><h1 id="fpga系统设计" tabindex="-1"><a class="header-anchor" href="#fpga系统设计"><span>FPGA系统设计</span></a></h1><p>我们周围的世界已经变得数字化。我们使用的个人设备、居住的房屋和驾驶的汽车都包含数字系统来简化生活。此外，所有这些系统已经开始相互通信。由于数字系统已成为我们日常生活中最重要的工具之一，除了工程师之外，业余爱好者也开始学习和使用它们。</p><p>实现数字系统有四种方法。第一种是使用分立逻辑门。由于实现问题，这种方法已经过时。第二种是使用微控制器，它具有编程简便和价格合理等理想特性。然而，微控制器在配置方面是静态的。第三种是使用专用集成电路（ASIC）。对于大规模生产，使用ASIC是解决方案。然而，生产和测试ASIC芯片需要时间，这限制了其设计后的修改。第四种是使用现场可编程门阵列（FPGA）。FPGA可以轻松配置以适应特定应用。</p><p>管理FPGA并充分发挥其性能比微控制器稍难。但如果操作得当，收益将是巨大的。因此，本书旨在通过数字系统设计指导读者掌握FPGA。在此过程中，主要关注点将放在实现上。因此，读者将通过实现实际应用来掌握理论数字设计概念。</p><p>有两种常用的硬件描述语言（HDL）可用于在FPGA上实现数字系统：Verilog和VHDL。每种HDL都有其优缺点。在本书中，我们只介绍Verilog。</p><p>在深入数字系统的精彩世界之前，我们想提醒读者一两件事。我们并没有打算编写标准的数字设计课程教科书，因此没有深入涵盖理论概念。相反，我们尝试通过实际应用来解释所有这些概念。通过这种方式，我们希望读者能更好地理解数字设计概念。此外，我们不相信数字设计只是一门必须参加的工程课程，它是每个工程专业学生为就业市场应该掌握的技能。同时，正如大多数业余爱好者所做的那样，它也是充满趣味的。所以，让我们在掌握FPGA的同时享受数字设计的乐趣吧！</p></div><!----><footer class="vp-page-meta"><!----><div class="vp-meta-item git-info"><div class="update-time"><span class="vp-meta-label">上次编辑于: </span><span class="vp-meta-info" data-allow-mismatch="text">2025/2/23 22:45:03</span></div><div class="contributors"><span class="vp-meta-label">贡献者: </span><!--[--><!--[--><span class="vp-meta-info" title="email: zhouxzh@gdut.edu.cn">Xianzhong Zhou</span><!--]--><!--]--></div></div></footer><nav class="vp-page-nav"><a class="route-link auto-link prev" href="/FPGA-course/portfolio.html" aria-label="作者简介" iconsizing="both"><div class="hint"><span class="arrow start"></span>上一页</div><div class="link"><iconify-icon class="vp-icon" icon="house" height="1em" sizing="height"></iconify-icon>作者简介</div></a><a class="route-link auto-link next" href="/FPGA-course/book/chapter0.html" aria-label="第0讲：前言" iconsizing="both"><div class="hint">下一页<span class="arrow end"></span></div><div class="link">第0讲：前言<!----></div></a></nav><!----><!----><!--]--></main><!--]--><!----></div><!--]--><!--]--><!--[--><!----><!--[--><!--]--><!--]--><!--]--></div>
    <script type="module" src="/FPGA-course/assets/app-B_42U4el.js" defer></script>
  </body>
</html>
