INFO: [vitis-run 60-1548] Creating build summary session with primary output /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/multihart_ip/multihart_ip.hlsrun_csim_summary, at Wed Oct  2 20:12:58 2024
INFO: [vitis-run 82-31] Launching vitis_hls: vitis_hls -nolog -run csim -work_dir /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/multihart_ip -config /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg -cmdlineconfig /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/multihart_ip/hls/config.cmdline

****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1 (64-bit)
  **** SW Build 5069499 on May 21 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Wed Oct  2 20:12:59 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /opt/Xilinx/Vitis_HLS/2024.1/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'goossens' on host 'goossens-Precision-5530' (Linux_x86_64 version 6.8.0-45-generic) on Wed Oct 02 20:13:00 CEST 2024
INFO: [HLS 200-10] On os Ubuntu 22.04.5 LTS
INFO: [HLS 200-10] In directory '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component'
INFO: [HLS 200-2005] Using work_dir /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/multihart_ip 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/wb.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(6)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/wb.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/type.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(7)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/type.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/print.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(8)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/print.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/new_cycle.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(9)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/new_cycle.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(10)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/multihart_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/mem_access.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(11)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/mem_access.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/mem.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(12)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/mem.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/issue.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(13)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/issue.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/immediate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(14)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/immediate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/fetch.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(15)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/fetch.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/execute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(16)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/execute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/emulate.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(17)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/emulate.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/disassemble.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(18)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/disassemble.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/decode.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(19)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/decode.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/compute.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(20)
INFO: [HLS 200-10] Adding design file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/compute.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'tb.file=/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/testbench_seq_multihart_ip.cpp' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(26)
INFO: [HLS 200-10] Adding test bench file '/home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/testbench_seq_multihart_ip.cpp' to the project
INFO: [HLS 200-1465] Applying ini 'syn.top=multihart_ip' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(21)
INFO: [HLS 200-1465] Applying ini 'flow_target=vivado' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(5)
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(1)
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1465] Applying ini 'clock=10ns' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(4)
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1465] Applying ini 'package.output.format=ip_catalog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(22)
INFO: [HLS 200-1465] Applying ini 'vivado.clock=10' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(23)
INFO: [HLS 200-1465] Applying ini 'vivado.rtl=verilog' from /home/goossens/goossens-book-ip-projects/2024.1/multicore_multihart_2c_2h_ip/workspace/hls_component/hls_config.cfg(24)
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../../../testbench_seq_multihart_ip.cpp in debug mode
   Compiling ../../../../../../compute.cpp in debug mode
   Compiling ../../../../../../decode.cpp in debug mode
   Compiling ../../../../../../disassemble.cpp in debug mode
   Compiling ../../../../../../emulate.cpp in debug mode
   Compiling ../../../../../../execute.cpp in debug mode
   Compiling ../../../../../../fetch.cpp in debug mode
   Compiling ../../../../../../immediate.cpp in debug mode
   Compiling ../../../../../../issue.cpp in debug mode
   Compiling ../../../../../../mem.cpp in debug mode
   Compiling ../../../../../../mem_access.cpp in debug mode
   Compiling ../../../../../../multihart_ip.cpp in debug mode
   Compiling ../../../../../../new_cycle.cpp in debug mode
   Compiling ../../../../../../print.cpp in debug mode
   Compiling ../../../../../../type.cpp in debug mode
   Compiling ../../../../../../wb.cpp in debug mode
   Generating csim.exe
../../../../../../disassemble.cpp:80:26: warning: format specifies type 'int' but the argument has type 'func3_t' (aka 'ap_uint<3>') [-Wformat]
        printf("%d", d_i.func3);
                ~~       ^~~~~
../../../../../../disassemble.cpp:100:20: warning: format specifies type 'int' but the argument has type 'unsigned long' [-Wformat]
      printf("%d", ((int)pc+((int)(d_i.imm>>1)))*
              ~~   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
              %lu
../../../../../../disassemble.cpp:122:20: warning: format specifies type 'int' but the argument has type 'unsigned long' [-Wformat]
      printf("%d", ((int)pc+((int)(d_i.imm>>1)))*
              ~~   ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
              %lu
3 warnings generated.
core 0: 176 fetched and decoded instructions in 306 cycles (ipc = 0.58)
hart: 0 data memory dump (non null words)
m[    0] =                1 (       1)
m[    4] =                2 (       2)
m[    8] =                3 (       3)
m[    c] =                4 (       4)
m[   10] =                5 (       5)
m[   14] =                6 (       6)
m[   18] =                7 (       7)
m[   1c] =                8 (       8)
m[   20] =                9 (       9)
m[   24] =               10 (       a)
m[   2c] =               55 (      37)
hart: 1 data memory dump (non null words)
m[10000] =                1 (       1)
m[10004] =                2 (       2)
m[10008] =                3 (       3)
m[1000c] =                4 (       4)
m[10010] =                5 (       5)
m[10014] =                6 (       6)
m[10018] =                7 (       7)
m[1001c] =                8 (       8)
m[10020] =                9 (       9)
m[10024] =               10 (       a)
m[1002c] =               55 (      37)
core 1: 176 fetched and decoded instructions in 306 cycles (ipc = 0.58)
hart: 0 data memory dump (non null words)
m[20000] =                1 (       1)
m[20004] =                2 (       2)
m[20008] =                3 (       3)
m[2000c] =                4 (       4)
m[20010] =                5 (       5)
m[20014] =                6 (       6)
m[20018] =                7 (       7)
m[2001c] =                8 (       8)
m[20020] =                9 (       9)
m[20024] =               10 (       a)
m[2002c] =               55 (      37)
hart: 1 data memory dump (non null words)
m[30000] =                1 (       1)
m[30004] =                2 (       2)
m[30008] =                3 (       3)
m[3000c] =                4 (       4)
m[30010] =                5 (       5)
m[30014] =                6 (       6)
m[30018] =                7 (       7)
m[3001c] =                8 (       8)
m[30020] =                9 (       9)
m[30024] =               10 (       a)
m[3002c] =               55 (      37)
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-112] Total CPU user time: 25.08 seconds. Total CPU system time: 1.44 seconds. Total elapsed time: 26.35 seconds; peak allocated memory: 340.164 MB.
INFO: [vitis-run 60-791] Total elapsed time: 0h 0m 30s
