var namespacealpaka_1_1pltf_1_1traits =
[
    [ "GetDevByIdx", "structalpaka_1_1pltf_1_1traits_1_1GetDevByIdx.html", null ],
    [ "GetDevByIdx< pltf::PltfCpu >", "structalpaka_1_1pltf_1_1traits_1_1GetDevByIdx_3_01pltf_1_1PltfCpu_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1GetDevByIdx_3_01pltf_1_1PltfCpu_01_4" ],
    [ "GetDevByIdx< pltf::PltfCudaRt >", "structalpaka_1_1pltf_1_1traits_1_1GetDevByIdx_3_01pltf_1_1PltfCudaRt_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1GetDevByIdx_3_01pltf_1_1PltfCudaRt_01_4" ],
    [ "GetDevCount", "structalpaka_1_1pltf_1_1traits_1_1GetDevCount.html", null ],
    [ "GetDevCount< pltf::PltfCpu >", "structalpaka_1_1pltf_1_1traits_1_1GetDevCount_3_01pltf_1_1PltfCpu_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1GetDevCount_3_01pltf_1_1PltfCpu_01_4" ],
    [ "GetDevCount< pltf::PltfCudaRt >", "structalpaka_1_1pltf_1_1traits_1_1GetDevCount_3_01pltf_1_1PltfCudaRt_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1GetDevCount_3_01pltf_1_1PltfCudaRt_01_4" ],
    [ "PltfType", "structalpaka_1_1pltf_1_1traits_1_1PltfType.html", null ],
    [ "PltfType< acc::AccCpuFibers< TDim, TSize > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuFibers_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuFibers_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "PltfType< acc::AccCpuOmp2Blocks< TDim, TSize > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuOmp2Blocks_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuOmp2Blocks_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "PltfType< acc::AccCpuOmp2Threads< TDim, TSize > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuOmp2Threads_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuOmp2Threads_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "PltfType< acc::AccCpuOmp4< TDim, TSize > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuOmp4_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuOmp4_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "PltfType< acc::AccCpuSerial< TDim, TSize > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuSerial_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuSerial_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "PltfType< acc::AccCpuThreads< TDim, TSize > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuThreads_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccCpuThreads_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "PltfType< acc::AccGpuCudaRt< TDim, TSize > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccGpuCudaRt_3_01TDim_00_01TSize_01_4_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01acc_1_1AccGpuCudaRt_3_01TDim_00_01TSize_01_4_01_4" ],
    [ "PltfType< dev::DevCpu >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01dev_1_1DevCpu_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01dev_1_1DevCpu_01_4" ],
    [ "PltfType< dev::DevCudaRt >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01dev_1_1DevCudaRt_01_4.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01dev_1_1DevCudaRt_01_4" ],
    [ "PltfType< exec::ExecCpuFibers< TDim, TSize, TKernelFnObj, TArgs... > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuFibers_3_01TDim_00_01TSize_00_01TK7c0769ed07e0922bcf097eda94344327.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuFibers_3_01TDim_00_01TSize_00_01TK7c0769ed07e0922bcf097eda94344327" ],
    [ "PltfType< exec::ExecCpuOmp2Blocks< TDim, TSize, TKernelFnObj, TArgs... > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuOmp2Blocks_3_01TDim_00_01TSize_00_0f115c84e01cdde019317bb8fb5f0d92.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuOmp2Blocks_3_01TDim_00_01TSize_00_0f115c84e01cdde019317bb8fb5f0d92" ],
    [ "PltfType< exec::ExecCpuOmp2Threads< TDim, TSize, TKernelFnObj, TArgs... > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuOmp2Threads_3_01TDim_00_01TSize_000505fc3226ceb82242677e065c616ff5.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuOmp2Threads_3_01TDim_00_01TSize_000505fc3226ceb82242677e065c616ff5" ],
    [ "PltfType< exec::ExecCpuOmp4< TDim, TSize, TKernelFnObj, TArgs... > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuOmp4_3_01TDim_00_01TSize_00_01TKere81ed585d052e11cdb437809694a4a0d.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuOmp4_3_01TDim_00_01TSize_00_01TKere81ed585d052e11cdb437809694a4a0d" ],
    [ "PltfType< exec::ExecCpuSerial< TDim, TSize, TKernelFnObj, TArgs... > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuSerial_3_01TDim_00_01TSize_00_01TK91126e84587858e281b60b0c8e5329b7.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuSerial_3_01TDim_00_01TSize_00_01TK91126e84587858e281b60b0c8e5329b7" ],
    [ "PltfType< exec::ExecCpuThreads< TDim, TSize, TKernelFnObj, TArgs... > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuThreads_3_01TDim_00_01TSize_00_01T53e2e5bb61981106bcd86fb3ee38b7ba.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecCpuThreads_3_01TDim_00_01TSize_00_01T53e2e5bb61981106bcd86fb3ee38b7ba" ],
    [ "PltfType< exec::ExecGpuCudaRt< TDim, TSize, TKernelFnObj, TArgs... > >", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecGpuCudaRt_3_01TDim_00_01TSize_00_01TKe09d307930b59db916202788acedd7a2.html", "structalpaka_1_1pltf_1_1traits_1_1PltfType_3_01exec_1_1ExecGpuCudaRt_3_01TDim_00_01TSize_00_01TKe09d307930b59db916202788acedd7a2" ]
];