
mk11-bms-mcu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00014ae8  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001788  08014cc8  08014cc8  00015cc8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.exidx    00000008  08016450  08016450  00017450  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .data         00000218  20000000  08016458  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .bss          00000a48  20000218  08016670  00018218  2**2
                  ALLOC
  6 ._user_heap_stack 00000600  20000c60  08016670  00018c60  2**0
                  ALLOC
  7 .ARM.attributes 00000030  00000000  00000000  00018218  2**0
                  CONTENTS, READONLY
  8 .debug_info   0002740e  00000000  00000000  00018248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
  9 .debug_abbrev 00004d2d  00000000  00000000  0003f656  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_aranges 00001de0  00000000  00000000  00044388  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_rnglists 00001730  00000000  00000000  00046168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_macro  0002cffe  00000000  00000000  00047898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_line   000277ac  00000000  00000000  00074896  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_str    0011ead1  00000000  00000000  0009c042  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .comment      00000043  00000000  00000000  001bab13  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00009634  00000000  00000000  001bab58  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line_str 0000006d  00000000  00000000  001c418c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <Pec15_Calc>:
uint16_t Pec15_Calc
( 
uint8_t len, /* Number of bytes that will be used to calculate a PEC */
uint8_t *data /* Array of data that will be used to calculate  a PEC */								 
)
{
 8001030:	b480      	push	{r7}
 8001032:	b085      	sub	sp, #20
 8001034:	af00      	add	r7, sp, #0
 8001036:	4603      	mov	r3, r0
 8001038:	6039      	str	r1, [r7, #0]
 800103a:	71fb      	strb	r3, [r7, #7]
  uint16_t remainder,addr;
  remainder = 16; /* initialize the PEC */
 800103c:	2310      	movs	r3, #16
 800103e:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001040:	2300      	movs	r3, #0
 8001042:	737b      	strb	r3, [r7, #13]
 8001044:	e019      	b.n	800107a <Pec15_Calc+0x4a>
  {
    addr = (((remainder>>7)^data[i])&0xff);/* calculate PEC table address */
 8001046:	89fb      	ldrh	r3, [r7, #14]
 8001048:	09db      	lsrs	r3, r3, #7
 800104a:	b29b      	uxth	r3, r3
 800104c:	7b7a      	ldrb	r2, [r7, #13]
 800104e:	6839      	ldr	r1, [r7, #0]
 8001050:	440a      	add	r2, r1
 8001052:	7812      	ldrb	r2, [r2, #0]
 8001054:	4053      	eors	r3, r2
 8001056:	b29b      	uxth	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	817b      	strh	r3, [r7, #10]
    remainder = ((remainder<<8)^Crc15Table[addr]);
 800105c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001060:	021b      	lsls	r3, r3, #8
 8001062:	b21a      	sxth	r2, r3
 8001064:	897b      	ldrh	r3, [r7, #10]
 8001066:	490b      	ldr	r1, [pc, #44]	@ (8001094 <Pec15_Calc+0x64>)
 8001068:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800106c:	b21b      	sxth	r3, r3
 800106e:	4053      	eors	r3, r2
 8001070:	b21b      	sxth	r3, r3
 8001072:	81fb      	strh	r3, [r7, #14]
  for (uint8_t i = 0; i<len; i++) /* loops for each byte in data array */
 8001074:	7b7b      	ldrb	r3, [r7, #13]
 8001076:	3301      	adds	r3, #1
 8001078:	737b      	strb	r3, [r7, #13]
 800107a:	7b7a      	ldrb	r2, [r7, #13]
 800107c:	79fb      	ldrb	r3, [r7, #7]
 800107e:	429a      	cmp	r2, r3
 8001080:	d3e1      	bcc.n	8001046 <Pec15_Calc+0x16>
  }
  return(remainder*2);/* The CRC15 has a 0 in the LSB so the remainder must be multiplied by 2 */
 8001082:	89fb      	ldrh	r3, [r7, #14]
 8001084:	005b      	lsls	r3, r3, #1
 8001086:	b29b      	uxth	r3, r3
}
 8001088:	4618      	mov	r0, r3
 800108a:	3714      	adds	r7, #20
 800108c:	46bd      	mov	sp, r7
 800108e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001092:	4770      	bx	lr
 8001094:	08015dcc 	.word	0x08015dcc

08001098 <pec10_calc>:

uint16_t pec10_calc( bool bIsRxCmd, int nLength, uint8_t *pDataBuf)
{
 8001098:	b480      	push	{r7}
 800109a:	b087      	sub	sp, #28
 800109c:	af00      	add	r7, sp, #0
 800109e:	4603      	mov	r3, r0
 80010a0:	60b9      	str	r1, [r7, #8]
 80010a2:	607a      	str	r2, [r7, #4]
 80010a4:	73fb      	strb	r3, [r7, #15]
    uint16_t nRemainder = 16u; /* PEC_SEED */
 80010a6:	2310      	movs	r3, #16
 80010a8:	82fb      	strh	r3, [r7, #22]
    /* x10 + x7 + x3 + x2 + x + 1 <- the CRC10 polynomial 100 1000 1111 */
    uint16_t nPolynomial = 0x8Fu;
 80010aa:	238f      	movs	r3, #143	@ 0x8f
 80010ac:	827b      	strh	r3, [r7, #18]
    uint8_t nByteIndex, nBitIndex;
  
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010ae:	2300      	movs	r3, #0
 80010b0:	757b      	strb	r3, [r7, #21]
 80010b2:	e024      	b.n	80010fe <pec10_calc+0x66>
  {
    /* Bring the next byte into the remainder. */
        nRemainder ^= (uint16_t)((uint16_t)pDataBuf[nByteIndex] << 2u);
 80010b4:	7d7b      	ldrb	r3, [r7, #21]
 80010b6:	687a      	ldr	r2, [r7, #4]
 80010b8:	4413      	add	r3, r2
 80010ba:	781b      	ldrb	r3, [r3, #0]
 80010bc:	009b      	lsls	r3, r3, #2
 80010be:	b29a      	uxth	r2, r3
 80010c0:	8afb      	ldrh	r3, [r7, #22]
 80010c2:	4053      	eors	r3, r2
 80010c4:	82fb      	strh	r3, [r7, #22]
 
    /* Perform modulo-2 division, a bit at a time.*/
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010c6:	2308      	movs	r3, #8
 80010c8:	753b      	strb	r3, [r7, #20]
 80010ca:	e012      	b.n	80010f2 <pec10_calc+0x5a>
    {
      /* Try to divide the current data bit. */
            if ((nRemainder & 0x200u) > 0u)
 80010cc:	8afb      	ldrh	r3, [r7, #22]
 80010ce:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d007      	beq.n	80010e6 <pec10_calc+0x4e>
      {
                nRemainder = (uint16_t)((nRemainder << 1u));
 80010d6:	8afb      	ldrh	r3, [r7, #22]
 80010d8:	005b      	lsls	r3, r3, #1
 80010da:	82fb      	strh	r3, [r7, #22]
                nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 80010dc:	8afa      	ldrh	r2, [r7, #22]
 80010de:	8a7b      	ldrh	r3, [r7, #18]
 80010e0:	4053      	eors	r3, r2
 80010e2:	82fb      	strh	r3, [r7, #22]
 80010e4:	e002      	b.n	80010ec <pec10_calc+0x54>
      }
      else
      {
                nRemainder = (uint16_t)(nRemainder << 1u);
 80010e6:	8afb      	ldrh	r3, [r7, #22]
 80010e8:	005b      	lsls	r3, r3, #1
 80010ea:	82fb      	strh	r3, [r7, #22]
        for (nBitIndex = 8u; nBitIndex > 0u; --nBitIndex)
 80010ec:	7d3b      	ldrb	r3, [r7, #20]
 80010ee:	3b01      	subs	r3, #1
 80010f0:	753b      	strb	r3, [r7, #20]
 80010f2:	7d3b      	ldrb	r3, [r7, #20]
 80010f4:	2b00      	cmp	r3, #0
 80010f6:	d1e9      	bne.n	80010cc <pec10_calc+0x34>
    for (nByteIndex = 0u; nByteIndex < nLength; ++nByteIndex)
 80010f8:	7d7b      	ldrb	r3, [r7, #21]
 80010fa:	3301      	adds	r3, #1
 80010fc:	757b      	strb	r3, [r7, #21]
 80010fe:	7d7b      	ldrb	r3, [r7, #21]
 8001100:	68ba      	ldr	r2, [r7, #8]
 8001102:	429a      	cmp	r2, r3
 8001104:	dcd6      	bgt.n	80010b4 <pec10_calc+0x1c>
      }
    }
  }
 
    /* If array is from received buffer add command counter to crc calculation */
    if (bIsRxCmd == true)
 8001106:	7bfb      	ldrb	r3, [r7, #15]
 8001108:	2b00      	cmp	r3, #0
 800110a:	d00e      	beq.n	800112a <pec10_calc+0x92>
  {  
        nRemainder ^= (uint16_t)(((uint16_t)pDataBuf[nLength] & (uint8_t)0xFC) << 2u);
 800110c:	68bb      	ldr	r3, [r7, #8]
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	4413      	add	r3, r2
 8001112:	781b      	ldrb	r3, [r3, #0]
 8001114:	b21b      	sxth	r3, r3
 8001116:	009b      	lsls	r3, r3, #2
 8001118:	b21b      	sxth	r3, r3
 800111a:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
 800111e:	b21a      	sxth	r2, r3
 8001120:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001124:	4053      	eors	r3, r2
 8001126:	b21b      	sxth	r3, r3
 8001128:	82fb      	strh	r3, [r7, #22]
  }
  /* Perform modulo-2 division, a bit at a time */
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 800112a:	2306      	movs	r3, #6
 800112c:	753b      	strb	r3, [r7, #20]
 800112e:	e012      	b.n	8001156 <pec10_calc+0xbe>
  {
    /* Try to divide the current data bit */
        if ((nRemainder & 0x200u) > 0u)
 8001130:	8afb      	ldrh	r3, [r7, #22]
 8001132:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001136:	2b00      	cmp	r3, #0
 8001138:	d007      	beq.n	800114a <pec10_calc+0xb2>
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800113a:	8afb      	ldrh	r3, [r7, #22]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	82fb      	strh	r3, [r7, #22]
            nRemainder = (uint16_t)(nRemainder ^ nPolynomial);
 8001140:	8afa      	ldrh	r2, [r7, #22]
 8001142:	8a7b      	ldrh	r3, [r7, #18]
 8001144:	4053      	eors	r3, r2
 8001146:	82fb      	strh	r3, [r7, #22]
 8001148:	e002      	b.n	8001150 <pec10_calc+0xb8>
    }
    else
    {
            nRemainder = (uint16_t)((nRemainder << 1u));
 800114a:	8afb      	ldrh	r3, [r7, #22]
 800114c:	005b      	lsls	r3, r3, #1
 800114e:	82fb      	strh	r3, [r7, #22]
    for (nBitIndex = 6u; nBitIndex > 0u; --nBitIndex)
 8001150:	7d3b      	ldrb	r3, [r7, #20]
 8001152:	3b01      	subs	r3, #1
 8001154:	753b      	strb	r3, [r7, #20]
 8001156:	7d3b      	ldrb	r3, [r7, #20]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d1e9      	bne.n	8001130 <pec10_calc+0x98>
    }
  }
    return ((uint16_t)(nRemainder & 0x3FFu));
 800115c:	8afb      	ldrh	r3, [r7, #22]
 800115e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001162:	b29b      	uxth	r3, r3
}
 8001164:	4618      	mov	r0, r3
 8001166:	371c      	adds	r7, #28
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr

08001170 <spiSendCmd>:
* @return None
*
*******************************************************************************
*/
void spiSendCmd(uint8_t tx_cmd[2])
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint8_t cmd[4];
  uint16_t cmd_pec;	
  cmd[0] = tx_cmd[0];
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	723b      	strb	r3, [r7, #8]
  cmd[1] =  tx_cmd[1];
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	785b      	ldrb	r3, [r3, #1]
 8001182:	727b      	strb	r3, [r7, #9]
  cmd_pec = Pec15_Calc(2, cmd);
 8001184:	f107 0308 	add.w	r3, r7, #8
 8001188:	4619      	mov	r1, r3
 800118a:	2002      	movs	r0, #2
 800118c:	f7ff ff50 	bl	8001030 <Pec15_Calc>
 8001190:	4603      	mov	r3, r0
 8001192:	81fb      	strh	r3, [r7, #14]
  cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001194:	89fb      	ldrh	r3, [r7, #14]
 8001196:	0a1b      	lsrs	r3, r3, #8
 8001198:	b29b      	uxth	r3, r3
 800119a:	b2db      	uxtb	r3, r3
 800119c:	72bb      	strb	r3, [r7, #10]
  cmd[3] = (uint8_t)(cmd_pec);
 800119e:	89fb      	ldrh	r3, [r7, #14]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	72fb      	strb	r3, [r7, #11]
  adBmsCsLow();
 80011a4:	f006 f87c 	bl	80072a0 <adBmsCsLow>
  spiWriteBytes(4, &cmd[0]);
 80011a8:	f107 0308 	add.w	r3, r7, #8
 80011ac:	4619      	mov	r1, r3
 80011ae:	2004      	movs	r0, #4
 80011b0:	f006 f88e 	bl	80072d0 <spiWriteBytes>
  adBmsCsHigh();
 80011b4:	f006 f880 	bl	80072b8 <adBmsCsHigh>
}
 80011b8:	bf00      	nop
 80011ba:	3710      	adds	r7, #16
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd80      	pop	{r7, pc}

080011c0 <spiReadData>:
uint8_t *rx_data,
uint8_t *pec_error,
uint8_t *cmd_cntr,
uint8_t regData_size
)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b08c      	sub	sp, #48	@ 0x30
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	4603      	mov	r3, r0
 80011ce:	73fb      	strb	r3, [r7, #15]
  uint8_t *data, *copyArray, src_address = 0;
 80011d0:	2300      	movs	r3, #0
 80011d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint16_t cmd_pec, received_pec, calculated_pec;
  uint8_t BYTES_IN_REG = regData_size;
 80011d6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80011da:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t RX_BUFFER = (regData_size * tIC);
 80011de:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 80011e2:	7bfb      	ldrb	r3, [r7, #15]
 80011e4:	fb12 f303 	smulbb	r3, r2, r3
 80011e8:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  
  data = (uint8_t *)calloc(RX_BUFFER, sizeof(uint8_t));
 80011ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80011f0:	2101      	movs	r1, #1
 80011f2:	4618      	mov	r0, r3
 80011f4:	f00f f922 	bl	801043c <calloc>
 80011f8:	4603      	mov	r3, r0
 80011fa:	627b      	str	r3, [r7, #36]	@ 0x24
  copyArray = (uint8_t *)calloc(BYTES_IN_REG, sizeof(uint8_t));
 80011fc:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001200:	2101      	movs	r1, #1
 8001202:	4618      	mov	r0, r3
 8001204:	f00f f91a 	bl	801043c <calloc>
 8001208:	4603      	mov	r3, r0
 800120a:	623b      	str	r3, [r7, #32]
  if((data == NULL) || (copyArray == NULL))
 800120c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120e:	2b00      	cmp	r3, #0
 8001210:	d002      	beq.n	8001218 <spiReadData+0x58>
 8001212:	6a3b      	ldr	r3, [r7, #32]
 8001214:	2b00      	cmp	r3, #0
 8001216:	d105      	bne.n	8001224 <spiReadData+0x64>
  {
   #ifdef MBED     
    pc.printf(" Failed to allocate spi read data memory \n");
    #else
    printf(" Failed to allocate spi read data memory \n");
 8001218:	486c      	ldr	r0, [pc, #432]	@ (80013cc <spiReadData+0x20c>)
 800121a:	f011 f839 	bl	8012290 <puts>
    #endif	  
    exit(0);
 800121e:	2000      	movs	r0, #0
 8001220:	f00f f928 	bl	8010474 <exit>
  }
  else
  {
    uint8_t cmd[4];
    cmd[0] = tx_cmd[0];
 8001224:	68bb      	ldr	r3, [r7, #8]
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	753b      	strb	r3, [r7, #20]
    cmd[1] = tx_cmd[1];
 800122a:	68bb      	ldr	r3, [r7, #8]
 800122c:	785b      	ldrb	r3, [r3, #1]
 800122e:	757b      	strb	r3, [r7, #21]
    cmd_pec = Pec15_Calc(2, cmd);
 8001230:	f107 0314 	add.w	r3, r7, #20
 8001234:	4619      	mov	r1, r3
 8001236:	2002      	movs	r0, #2
 8001238:	f7ff fefa 	bl	8001030 <Pec15_Calc>
 800123c:	4603      	mov	r3, r0
 800123e:	83fb      	strh	r3, [r7, #30]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001240:	8bfb      	ldrh	r3, [r7, #30]
 8001242:	0a1b      	lsrs	r3, r3, #8
 8001244:	b29b      	uxth	r3, r3
 8001246:	b2db      	uxtb	r3, r3
 8001248:	75bb      	strb	r3, [r7, #22]
    cmd[3] = (uint8_t)(cmd_pec);
 800124a:	8bfb      	ldrh	r3, [r7, #30]
 800124c:	b2db      	uxtb	r3, r3
 800124e:	75fb      	strb	r3, [r7, #23]
    adBmsWakeupIc(tIC);
 8001250:	7bfb      	ldrb	r3, [r7, #15]
 8001252:	4618      	mov	r0, r3
 8001254:	f006 f87a 	bl	800734c <adBmsWakeupIc>
    adBmsCsLow();
 8001258:	f006 f822 	bl	80072a0 <adBmsCsLow>
    spiWriteReadBytes(&cmd[0], &data[0], RX_BUFFER);                 /* Read the configuration data of all ICs on the daisy chain into readdata array */
 800125c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001260:	b29a      	uxth	r2, r3
 8001262:	f107 0314 	add.w	r3, r7, #20
 8001266:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001268:	4618      	mov	r0, r3
 800126a:	f006 f851 	bl	8007310 <spiWriteReadBytes>
    adBmsCsHigh();
 800126e:	f006 f823 	bl	80072b8 <adBmsCsHigh>
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 8001272:	2300      	movs	r3, #0
 8001274:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001278:	e097      	b.n	80013aa <spiReadData+0x1ea>
    {																																      /* Into the r_comm array as well as check the received data for any bit errors */
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 800127a:	2300      	movs	r3, #0
 800127c:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001280:	e01e      	b.n	80012c0 <spiReadData+0x100>
      {
        rx_data[(current_ic*BYTES_IN_REG)+current_byte] = data[current_byte + (current_ic*BYTES_IN_REG)];
 8001282:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001286:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800128a:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 800128e:	fb01 f303 	mul.w	r3, r1, r3
 8001292:	4413      	add	r3, r2
 8001294:	461a      	mov	r2, r3
 8001296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001298:	441a      	add	r2, r3
 800129a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800129e:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 80012a2:	fb03 f101 	mul.w	r1, r3, r1
 80012a6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012aa:	440b      	add	r3, r1
 80012ac:	4619      	mov	r1, r3
 80012ae:	687b      	ldr	r3, [r7, #4]
 80012b0:	440b      	add	r3, r1
 80012b2:	7812      	ldrb	r2, [r2, #0]
 80012b4:	701a      	strb	r2, [r3, #0]
      for (uint8_t current_byte = 0; current_byte < (BYTES_IN_REG); current_byte++)
 80012b6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80012ba:	3301      	adds	r3, #1
 80012bc:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80012c0:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 80012c4:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d3da      	bcc.n	8001282 <spiReadData+0xc2>
      }
      /* Get command counter value */
      cmd_cntr[current_ic] = (data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] >> 2);
 80012cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012d0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012d4:	fb03 f202 	mul.w	r2, r3, r2
 80012d8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80012dc:	3b02      	subs	r3, #2
 80012de:	4413      	add	r3, r2
 80012e0:	461a      	mov	r2, r3
 80012e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012e4:	4413      	add	r3, r2
 80012e6:	781a      	ldrb	r2, [r3, #0]
 80012e8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012ec:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80012ee:	440b      	add	r3, r1
 80012f0:	0892      	lsrs	r2, r2, #2
 80012f2:	b2d2      	uxtb	r2, r2
 80012f4:	701a      	strb	r2, [r3, #0]
      /* Get received pec value from ic*/
      received_pec = (uint16_t)(((data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 2)] & 0x03) << 8) | data[(current_ic * BYTES_IN_REG) + (BYTES_IN_REG - 1)]);
 80012f6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80012fa:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80012fe:	fb03 f202 	mul.w	r2, r3, r2
 8001302:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001306:	3b02      	subs	r3, #2
 8001308:	4413      	add	r3, r2
 800130a:	461a      	mov	r2, r3
 800130c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800130e:	4413      	add	r3, r2
 8001310:	781b      	ldrb	r3, [r3, #0]
 8001312:	b21b      	sxth	r3, r3
 8001314:	021b      	lsls	r3, r3, #8
 8001316:	b21b      	sxth	r3, r3
 8001318:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800131c:	b21a      	sxth	r2, r3
 800131e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001322:	f897 102c 	ldrb.w	r1, [r7, #44]	@ 0x2c
 8001326:	fb03 f101 	mul.w	r1, r3, r1
 800132a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800132e:	3b01      	subs	r3, #1
 8001330:	440b      	add	r3, r1
 8001332:	4619      	mov	r1, r3
 8001334:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001336:	440b      	add	r3, r1
 8001338:	781b      	ldrb	r3, [r3, #0]
 800133a:	b21b      	sxth	r3, r3
 800133c:	4313      	orrs	r3, r2
 800133e:	b21b      	sxth	r3, r3
 8001340:	83bb      	strh	r3, [r7, #28]
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], BYTES_IN_REG);
 8001342:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001346:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001348:	4413      	add	r3, r2
 800134a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800134e:	4619      	mov	r1, r3
 8001350:	6a38      	ldr	r0, [r7, #32]
 8001352:	f011 f801 	bl	8012358 <memcpy>
      src_address = ((current_ic+1) * (regData_size));
 8001356:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800135a:	3301      	adds	r3, #1
 800135c:	b2db      	uxtb	r3, r3
 800135e:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 8001362:	fb12 f303 	smulbb	r3, r2, r3
 8001366:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      /* Calculate data pec */
      calculated_pec = (uint16_t)pec10_calc(true, (BYTES_IN_REG-2), &copyArray[0]);
 800136a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800136e:	3b02      	subs	r3, #2
 8001370:	6a3a      	ldr	r2, [r7, #32]
 8001372:	4619      	mov	r1, r3
 8001374:	2001      	movs	r0, #1
 8001376:	f7ff fe8f 	bl	8001098 <pec10_calc>
 800137a:	4603      	mov	r3, r0
 800137c:	837b      	strh	r3, [r7, #26]
      /* Match received pec with calculated pec */
      if (received_pec == calculated_pec){ pec_error[current_ic] = 0; }/* If no error is there value set to 0 */
 800137e:	8bba      	ldrh	r2, [r7, #28]
 8001380:	8b7b      	ldrh	r3, [r7, #26]
 8001382:	429a      	cmp	r2, r3
 8001384:	d106      	bne.n	8001394 <spiReadData+0x1d4>
 8001386:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800138a:	683a      	ldr	r2, [r7, #0]
 800138c:	4413      	add	r3, r2
 800138e:	2200      	movs	r2, #0
 8001390:	701a      	strb	r2, [r3, #0]
 8001392:	e005      	b.n	80013a0 <spiReadData+0x1e0>
      else{ pec_error[current_ic] = 1; }                               /* If error is there value set to 1 */                         
 8001394:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001398:	683a      	ldr	r2, [r7, #0]
 800139a:	4413      	add	r3, r2
 800139c:	2201      	movs	r2, #1
 800139e:	701a      	strb	r2, [r3, #0]
    for (uint8_t current_ic = 0; current_ic < tIC; current_ic++)     /* executes for each ic in the daisy chain and packs the data */
 80013a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80013a4:	3301      	adds	r3, #1
 80013a6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80013aa:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 80013ae:	7bfb      	ldrb	r3, [r7, #15]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	f4ff af62 	bcc.w	800127a <spiReadData+0xba>
    }
  }
  free(data);
 80013b6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80013b8:	f00f fb40 	bl	8010a3c <free>
  free(copyArray);
 80013bc:	6a38      	ldr	r0, [r7, #32]
 80013be:	f00f fb3d 	bl	8010a3c <free>
}
 80013c2:	bf00      	nop
 80013c4:	3730      	adds	r7, #48	@ 0x30
 80013c6:	46bd      	mov	sp, r7
 80013c8:	bd80      	pop	{r7, pc}
 80013ca:	bf00      	nop
 80013cc:	08014cc8 	.word	0x08014cc8

080013d0 <adBmsReadData>:
* @return None 
*
*******************************************************************************
*/
void adBmsReadData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b090      	sub	sp, #64	@ 0x40
 80013d4:	af02      	add	r7, sp, #8
 80013d6:	60b9      	str	r1, [r7, #8]
 80013d8:	607a      	str	r2, [r7, #4]
 80013da:	461a      	mov	r2, r3
 80013dc:	4603      	mov	r3, r0
 80013de:	73fb      	strb	r3, [r7, #15]
 80013e0:	4613      	mov	r3, r2
 80013e2:	73bb      	strb	r3, [r7, #14]
  uint16_t rBuff_size;
  uint8_t regData_size;
  if(group == ALL_GRP)
 80013e4:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d142      	bne.n	8001472 <adBmsReadData+0xa2>
  {
    if(type == Rdcvall){rBuff_size = RDCVALL_SIZE; regData_size = RDCVALL_SIZE;}
 80013ec:	7bbb      	ldrb	r3, [r7, #14]
 80013ee:	2b0c      	cmp	r3, #12
 80013f0:	d105      	bne.n	80013fe <adBmsReadData+0x2e>
 80013f2:	2322      	movs	r3, #34	@ 0x22
 80013f4:	86fb      	strh	r3, [r7, #54]	@ 0x36
 80013f6:	2322      	movs	r3, #34	@ 0x22
 80013f8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 80013fc:	e040      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdsall){rBuff_size = RDSALL_SIZE; regData_size = RDSALL_SIZE;}
 80013fe:	7bbb      	ldrb	r3, [r7, #14]
 8001400:	2b0e      	cmp	r3, #14
 8001402:	d105      	bne.n	8001410 <adBmsReadData+0x40>
 8001404:	2322      	movs	r3, #34	@ 0x22
 8001406:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001408:	2322      	movs	r3, #34	@ 0x22
 800140a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800140e:	e037      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacall){rBuff_size = RDACALL_SIZE; regData_size = RDACALL_SIZE;}
 8001410:	7bbb      	ldrb	r3, [r7, #14]
 8001412:	2b0d      	cmp	r3, #13
 8001414:	d105      	bne.n	8001422 <adBmsReadData+0x52>
 8001416:	2322      	movs	r3, #34	@ 0x22
 8001418:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800141a:	2322      	movs	r3, #34	@ 0x22
 800141c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001420:	e02e      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdfcall){rBuff_size = RDFCALL_SIZE; regData_size = RDFCALL_SIZE;}
 8001422:	7bbb      	ldrb	r3, [r7, #14]
 8001424:	2b11      	cmp	r3, #17
 8001426:	d105      	bne.n	8001434 <adBmsReadData+0x64>
 8001428:	2322      	movs	r3, #34	@ 0x22
 800142a:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800142c:	2322      	movs	r3, #34	@ 0x22
 800142e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001432:	e025      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdcsall){rBuff_size = RDCSALL_SIZE; regData_size = RDCSALL_SIZE;}
 8001434:	7bbb      	ldrb	r3, [r7, #14]
 8001436:	2b0f      	cmp	r3, #15
 8001438:	d105      	bne.n	8001446 <adBmsReadData+0x76>
 800143a:	2342      	movs	r3, #66	@ 0x42
 800143c:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800143e:	2342      	movs	r3, #66	@ 0x42
 8001440:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001444:	e01c      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdasall){rBuff_size = RDASALL_SIZE; regData_size = RDASALL_SIZE;}
 8001446:	7bbb      	ldrb	r3, [r7, #14]
 8001448:	2b12      	cmp	r3, #18
 800144a:	d105      	bne.n	8001458 <adBmsReadData+0x88>
 800144c:	2346      	movs	r3, #70	@ 0x46
 800144e:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001450:	2346      	movs	r3, #70	@ 0x46
 8001452:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001456:	e013      	b.n	8001480 <adBmsReadData+0xb0>
    else if(type == Rdacsall){rBuff_size = RDACSALL_SIZE; regData_size = RDACSALL_SIZE;}
 8001458:	7bbb      	ldrb	r3, [r7, #14]
 800145a:	2b10      	cmp	r3, #16
 800145c:	d105      	bne.n	800146a <adBmsReadData+0x9a>
 800145e:	2342      	movs	r3, #66	@ 0x42
 8001460:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8001462:	2342      	movs	r3, #66	@ 0x42
 8001464:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 8001468:	e00a      	b.n	8001480 <adBmsReadData+0xb0>
    else{printf("Read All cmd wrong type select \n");}
 800146a:	48bc      	ldr	r0, [pc, #752]	@ (800175c <adBmsReadData+0x38c>)
 800146c:	f010 ff10 	bl	8012290 <puts>
 8001470:	e006      	b.n	8001480 <adBmsReadData+0xb0>
  }
  else{rBuff_size = (tIC * RX_DATA); regData_size = RX_DATA;}
 8001472:	7bfb      	ldrb	r3, [r7, #15]
 8001474:	b29b      	uxth	r3, r3
 8001476:	00db      	lsls	r3, r3, #3
 8001478:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800147a:	2308      	movs	r3, #8
 800147c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
  uint8_t *read_buffer, *pec_error, *cmd_count;
  read_buffer = (uint8_t *)calloc(rBuff_size, sizeof(uint8_t));
 8001480:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001482:	2101      	movs	r1, #1
 8001484:	4618      	mov	r0, r3
 8001486:	f00e ffd9 	bl	801043c <calloc>
 800148a:	4603      	mov	r3, r0
 800148c:	61bb      	str	r3, [r7, #24]
  pec_error = (uint8_t *)calloc(tIC, sizeof(uint8_t)); 
 800148e:	7bfb      	ldrb	r3, [r7, #15]
 8001490:	2101      	movs	r1, #1
 8001492:	4618      	mov	r0, r3
 8001494:	f00e ffd2 	bl	801043c <calloc>
 8001498:	4603      	mov	r3, r0
 800149a:	617b      	str	r3, [r7, #20]
  cmd_count = (uint8_t *)calloc(tIC, sizeof(uint8_t));
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	2101      	movs	r1, #1
 80014a0:	4618      	mov	r0, r3
 80014a2:	f00e ffcb 	bl	801043c <calloc>
 80014a6:	4603      	mov	r3, r0
 80014a8:	613b      	str	r3, [r7, #16]
  if((pec_error == NULL) || (cmd_count == NULL) || (read_buffer == NULL))
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d005      	beq.n	80014bc <adBmsReadData+0xec>
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d002      	beq.n	80014bc <adBmsReadData+0xec>
 80014b6:	69bb      	ldr	r3, [r7, #24]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d105      	bne.n	80014c8 <adBmsReadData+0xf8>
  {
#ifdef MBED
    pc.printf(" Failed to allocate memory \n");
#else
    printf(" Failed to allocate memory \n");
 80014bc:	48a8      	ldr	r0, [pc, #672]	@ (8001760 <adBmsReadData+0x390>)
 80014be:	f010 fee7 	bl	8012290 <puts>
#endif
    exit(0);
 80014c2:	2000      	movs	r0, #0
 80014c4:	f00e ffd6 	bl	8010474 <exit>
  }
  else
  {
    spiReadData(tIC, &cmd_arg[0], &read_buffer[0], &pec_error[0], &cmd_count[0], regData_size);
 80014c8:	7bf8      	ldrb	r0, [r7, #15]
 80014ca:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80014ce:	9301      	str	r3, [sp, #4]
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	9300      	str	r3, [sp, #0]
 80014d4:	697b      	ldr	r3, [r7, #20]
 80014d6:	69ba      	ldr	r2, [r7, #24]
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	f7ff fe71 	bl	80011c0 <spiReadData>
    switch (type)
 80014de:	7bbb      	ldrb	r3, [r7, #14]
 80014e0:	2b12      	cmp	r3, #18
 80014e2:	f200 849e 	bhi.w	8001e22 <adBmsReadData+0xa52>
 80014e6:	a201      	add	r2, pc, #4	@ (adr r2, 80014ec <adBmsReadData+0x11c>)
 80014e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014ec:	080015a3 	.word	0x080015a3
 80014f0:	08001745 	.word	0x08001745
 80014f4:	080017b7 	.word	0x080017b7
 80014f8:	0800181f 	.word	0x0800181f
 80014fc:	080018ed 	.word	0x080018ed
 8001500:	0800160d 	.word	0x0800160d
 8001504:	08001675 	.word	0x08001675
 8001508:	080016dd 	.word	0x080016dd
 800150c:	08001539 	.word	0x08001539
 8001510:	08001887 	.word	0x08001887
 8001514:	08001955 	.word	0x08001955
 8001518:	08001e23 	.word	0x08001e23
 800151c:	080019bb 	.word	0x080019bb
 8001520:	08001a23 	.word	0x08001a23
 8001524:	08001a8b 	.word	0x08001a8b
 8001528:	08001b5b 	.word	0x08001b5b
 800152c:	08001c2b 	.word	0x08001c2b
 8001530:	08001af3 	.word	0x08001af3
 8001534:	08001cfb 	.word	0x08001cfb
    {
    case Config:
      adBms6830ParseConfig(tIC, ic, group, &read_buffer[0]);
 8001538:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 800153c:	7bf8      	ldrb	r0, [r7, #15]
 800153e:	69bb      	ldr	r3, [r7, #24]
 8001540:	68b9      	ldr	r1, [r7, #8]
 8001542:	f001 fa3f 	bl	80029c4 <adBms6830ParseConfig>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001546:	2300      	movs	r3, #0
 8001548:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 800154c:	e022      	b.n	8001594 <adBmsReadData+0x1c4>
      {							
        ic[cic].cccrc.cfgr_pec = pec_error[cic];
 800154e:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001552:	697a      	ldr	r2, [r7, #20]
 8001554:	441a      	add	r2, r3
 8001556:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800155a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800155e:	fb01 f303 	mul.w	r3, r1, r3
 8001562:	68b9      	ldr	r1, [r7, #8]
 8001564:	440b      	add	r3, r1
 8001566:	7812      	ldrb	r2, [r2, #0]
 8001568:	f883 21a6 	strb.w	r2, [r3, #422]	@ 0x1a6
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 800156c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001570:	693a      	ldr	r2, [r7, #16]
 8001572:	441a      	add	r2, r3
 8001574:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001578:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800157c:	fb01 f303 	mul.w	r3, r1, r3
 8001580:	68b9      	ldr	r1, [r7, #8]
 8001582:	440b      	add	r3, r1
 8001584:	7812      	ldrb	r2, [r2, #0]
 8001586:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 800158a:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 800158e:	3301      	adds	r3, #1
 8001590:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
 8001594:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 8001598:	7bfb      	ldrb	r3, [r7, #15]
 800159a:	429a      	cmp	r2, r3
 800159c:	d3d7      	bcc.n	800154e <adBmsReadData+0x17e>
      }
      break;
 800159e:	f000 bc41 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case Cell:
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80015a2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80015a6:	7bf8      	ldrb	r0, [r7, #15]
 80015a8:	69bb      	ldr	r3, [r7, #24]
 80015aa:	68b9      	ldr	r1, [r7, #8]
 80015ac:	f001 fa38 	bl	8002a20 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015b0:	2300      	movs	r3, #0
 80015b2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015b6:	e022      	b.n	80015fe <adBmsReadData+0x22e>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80015b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015bc:	697a      	ldr	r2, [r7, #20]
 80015be:	441a      	add	r2, r3
 80015c0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015c4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80015c8:	fb01 f303 	mul.w	r3, r1, r3
 80015cc:	68b9      	ldr	r1, [r7, #8]
 80015ce:	440b      	add	r3, r1
 80015d0:	7812      	ldrb	r2, [r2, #0]
 80015d2:	f883 21a7 	strb.w	r2, [r3, #423]	@ 0x1a7
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80015d6:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015da:	693a      	ldr	r2, [r7, #16]
 80015dc:	441a      	add	r2, r3
 80015de:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015e2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80015e6:	fb01 f303 	mul.w	r3, r1, r3
 80015ea:	68b9      	ldr	r1, [r7, #8]
 80015ec:	440b      	add	r3, r1
 80015ee:	7812      	ldrb	r2, [r2, #0]
 80015f0:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 80015f4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80015f8:	3301      	adds	r3, #1
 80015fa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80015fe:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8001602:	7bfb      	ldrb	r3, [r7, #15]
 8001604:	429a      	cmp	r2, r3
 8001606:	d3d7      	bcc.n	80015b8 <adBmsReadData+0x1e8>
//        printf("%X \n", pec_error[cic]);
//        printf("%X \n", cmd_count[cic]);
      }
      break;
 8001608:	f000 bc0c 	b.w	8001e24 <adBmsReadData+0xa54>
      
    case AvgCell:
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 800160c:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001610:	7bf8      	ldrb	r0, [r7, #15]
 8001612:	69bb      	ldr	r3, [r7, #24]
 8001614:	68b9      	ldr	r1, [r7, #8]
 8001616:	f001 fce7 	bl	8002fe8 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800161a:	2300      	movs	r3, #0
 800161c:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001620:	e022      	b.n	8001668 <adBmsReadData+0x298>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001622:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001626:	697a      	ldr	r2, [r7, #20]
 8001628:	441a      	add	r2, r3
 800162a:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800162e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001632:	fb01 f303 	mul.w	r3, r1, r3
 8001636:	68b9      	ldr	r1, [r7, #8]
 8001638:	440b      	add	r3, r1
 800163a:	7812      	ldrb	r2, [r2, #0]
 800163c:	f883 21a8 	strb.w	r2, [r3, #424]	@ 0x1a8
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001640:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001644:	693a      	ldr	r2, [r7, #16]
 8001646:	441a      	add	r2, r3
 8001648:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 800164c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001650:	fb01 f303 	mul.w	r3, r1, r3
 8001654:	68b9      	ldr	r1, [r7, #8]
 8001656:	440b      	add	r3, r1
 8001658:	7812      	ldrb	r2, [r2, #0]
 800165a:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 800165e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001662:	3301      	adds	r3, #1
 8001664:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
 8001668:	f897 2032 	ldrb.w	r2, [r7, #50]	@ 0x32
 800166c:	7bfb      	ldrb	r3, [r7, #15]
 800166e:	429a      	cmp	r2, r3
 8001670:	d3d7      	bcc.n	8001622 <adBmsReadData+0x252>
      }
      break;
 8001672:	e3d7      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case S_volt:
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001674:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001678:	7bf8      	ldrb	r0, [r7, #15]
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	68b9      	ldr	r1, [r7, #8]
 800167e:	f001 ffaf 	bl	80035e0 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001682:	2300      	movs	r3, #0
 8001684:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 8001688:	e022      	b.n	80016d0 <adBmsReadData+0x300>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 800168a:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	441a      	add	r2, r3
 8001692:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001696:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800169a:	fb01 f303 	mul.w	r3, r1, r3
 800169e:	68b9      	ldr	r1, [r7, #8]
 80016a0:	440b      	add	r3, r1
 80016a2:	7812      	ldrb	r2, [r2, #0]
 80016a4:	f883 21a9 	strb.w	r2, [r3, #425]	@ 0x1a9
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80016a8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ac:	693a      	ldr	r2, [r7, #16]
 80016ae:	441a      	add	r2, r3
 80016b0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016b4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80016b8:	fb01 f303 	mul.w	r3, r1, r3
 80016bc:	68b9      	ldr	r1, [r7, #8]
 80016be:	440b      	add	r3, r1
 80016c0:	7812      	ldrb	r2, [r2, #0]
 80016c2:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016c6:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80016ca:	3301      	adds	r3, #1
 80016cc:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
 80016d0:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d3d7      	bcc.n	800168a <adBmsReadData+0x2ba>
      }
      break;
 80016da:	e3a3      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case F_volt:
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 80016dc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80016e0:	7bf8      	ldrb	r0, [r7, #15]
 80016e2:	69bb      	ldr	r3, [r7, #24]
 80016e4:	68b9      	ldr	r1, [r7, #8]
 80016e6:	f002 fa77 	bl	8003bd8 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80016ea:	2300      	movs	r3, #0
 80016ec:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 80016f0:	e022      	b.n	8001738 <adBmsReadData+0x368>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 80016f2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016f6:	697a      	ldr	r2, [r7, #20]
 80016f8:	441a      	add	r2, r3
 80016fa:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80016fe:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001702:	fb01 f303 	mul.w	r3, r1, r3
 8001706:	68b9      	ldr	r1, [r7, #8]
 8001708:	440b      	add	r3, r1
 800170a:	7812      	ldrb	r2, [r2, #0]
 800170c:	f883 21aa 	strb.w	r2, [r3, #426]	@ 0x1aa
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001710:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001714:	693a      	ldr	r2, [r7, #16]
 8001716:	441a      	add	r2, r3
 8001718:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800171c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001720:	fb01 f303 	mul.w	r3, r1, r3
 8001724:	68b9      	ldr	r1, [r7, #8]
 8001726:	440b      	add	r3, r1
 8001728:	7812      	ldrb	r2, [r2, #0]
 800172a:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 800172e:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001732:	3301      	adds	r3, #1
 8001734:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
 8001738:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800173c:	7bfb      	ldrb	r3, [r7, #15]
 800173e:	429a      	cmp	r2, r3
 8001740:	d3d7      	bcc.n	80016f2 <adBmsReadData+0x322>
      }
      break;
 8001742:	e36f      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Aux:
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001744:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001748:	7bf8      	ldrb	r0, [r7, #15]
 800174a:	69bb      	ldr	r3, [r7, #24]
 800174c:	68b9      	ldr	r1, [r7, #8]
 800174e:	f002 fd3f 	bl	80041d0 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001752:	2300      	movs	r3, #0
 8001754:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001758:	e027      	b.n	80017aa <adBmsReadData+0x3da>
 800175a:	bf00      	nop
 800175c:	08014cf4 	.word	0x08014cf4
 8001760:	08014d14 	.word	0x08014d14
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001764:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001768:	697a      	ldr	r2, [r7, #20]
 800176a:	441a      	add	r2, r3
 800176c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001770:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001774:	fb01 f303 	mul.w	r3, r1, r3
 8001778:	68b9      	ldr	r1, [r7, #8]
 800177a:	440b      	add	r3, r1
 800177c:	7812      	ldrb	r2, [r2, #0]
 800177e:	f883 21ab 	strb.w	r2, [r3, #427]	@ 0x1ab
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001782:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001786:	693a      	ldr	r2, [r7, #16]
 8001788:	441a      	add	r2, r3
 800178a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800178e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001792:	fb01 f303 	mul.w	r3, r1, r3
 8001796:	68b9      	ldr	r1, [r7, #8]
 8001798:	440b      	add	r3, r1
 800179a:	7812      	ldrb	r2, [r2, #0]
 800179c:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017a0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80017a4:	3301      	adds	r3, #1
 80017a6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80017aa:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 80017ae:	7bfb      	ldrb	r3, [r7, #15]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	d3d7      	bcc.n	8001764 <adBmsReadData+0x394>
      }
      break;
 80017b4:	e336      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case RAux:
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[0]);
 80017b6:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80017ba:	7bf8      	ldrb	r0, [r7, #15]
 80017bc:	69bb      	ldr	r3, [r7, #24]
 80017be:	68b9      	ldr	r1, [r7, #8]
 80017c0:	f002 ff56 	bl	8004670 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80017c4:	2300      	movs	r3, #0
 80017c6:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 80017ca:	e022      	b.n	8001812 <adBmsReadData+0x442>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 80017cc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d0:	697a      	ldr	r2, [r7, #20]
 80017d2:	441a      	add	r2, r3
 80017d4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017d8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80017dc:	fb01 f303 	mul.w	r3, r1, r3
 80017e0:	68b9      	ldr	r1, [r7, #8]
 80017e2:	440b      	add	r3, r1
 80017e4:	7812      	ldrb	r2, [r2, #0]
 80017e6:	f883 21ac 	strb.w	r2, [r3, #428]	@ 0x1ac
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80017ea:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	441a      	add	r2, r3
 80017f2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80017f6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80017fa:	fb01 f303 	mul.w	r3, r1, r3
 80017fe:	68b9      	ldr	r1, [r7, #8]
 8001800:	440b      	add	r3, r1
 8001802:	7812      	ldrb	r2, [r2, #0]
 8001804:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001808:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800180c:	3301      	adds	r3, #1
 800180e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001812:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	429a      	cmp	r2, r3
 800181a:	d3d7      	bcc.n	80017cc <adBmsReadData+0x3fc>
      }
      break;
 800181c:	e302      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Status:
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[0]);
 800181e:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001822:	7bf8      	ldrb	r0, [r7, #15]
 8001824:	69bb      	ldr	r3, [r7, #24]
 8001826:	68b9      	ldr	r1, [r7, #8]
 8001828:	f003 fff4 	bl	8005814 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800182c:	2300      	movs	r3, #0
 800182e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 8001832:	e022      	b.n	800187a <adBmsReadData+0x4aa>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001834:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001838:	697a      	ldr	r2, [r7, #20]
 800183a:	441a      	add	r2, r3
 800183c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001840:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001844:	fb01 f303 	mul.w	r3, r1, r3
 8001848:	68b9      	ldr	r1, [r7, #8]
 800184a:	440b      	add	r3, r1
 800184c:	7812      	ldrb	r2, [r2, #0]
 800184e:	f883 21ad 	strb.w	r2, [r3, #429]	@ 0x1ad
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001852:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001856:	693a      	ldr	r2, [r7, #16]
 8001858:	441a      	add	r2, r3
 800185a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800185e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001862:	fb01 f303 	mul.w	r3, r1, r3
 8001866:	68b9      	ldr	r1, [r7, #8]
 8001868:	440b      	add	r3, r1
 800186a:	7812      	ldrb	r2, [r2, #0]
 800186c:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001870:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001874:	3301      	adds	r3, #1
 8001876:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800187a:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 800187e:	7bfb      	ldrb	r3, [r7, #15]
 8001880:	429a      	cmp	r2, r3
 8001882:	d3d7      	bcc.n	8001834 <adBmsReadData+0x464>
      }
      break;
 8001884:	e2ce      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Comm:
      adBms6830ParseComm(tIC, ic, &read_buffer[0]);
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	69ba      	ldr	r2, [r7, #24]
 800188a:	68b9      	ldr	r1, [r7, #8]
 800188c:	4618      	mov	r0, r3
 800188e:	f004 f83b 	bl	8005908 <adBms6830ParseComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001892:	2300      	movs	r3, #0
 8001894:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 8001898:	e022      	b.n	80018e0 <adBmsReadData+0x510>
      {
        ic[cic].cccrc.comm_pec = pec_error[cic];
 800189a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800189e:	697a      	ldr	r2, [r7, #20]
 80018a0:	441a      	add	r2, r3
 80018a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018a6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80018aa:	fb01 f303 	mul.w	r3, r1, r3
 80018ae:	68b9      	ldr	r1, [r7, #8]
 80018b0:	440b      	add	r3, r1
 80018b2:	7812      	ldrb	r2, [r2, #0]
 80018b4:	f883 21ae 	strb.w	r2, [r3, #430]	@ 0x1ae
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80018b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018bc:	693a      	ldr	r2, [r7, #16]
 80018be:	441a      	add	r2, r3
 80018c0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018c4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80018c8:	fb01 f303 	mul.w	r3, r1, r3
 80018cc:	68b9      	ldr	r1, [r7, #8]
 80018ce:	440b      	add	r3, r1
 80018d0:	7812      	ldrb	r2, [r2, #0]
 80018d2:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80018da:	3301      	adds	r3, #1
 80018dc:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80018e0:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80018e4:	7bfb      	ldrb	r3, [r7, #15]
 80018e6:	429a      	cmp	r2, r3
 80018e8:	d3d7      	bcc.n	800189a <adBmsReadData+0x4ca>
      }
      break;
 80018ea:	e29b      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Pwm:
      adBms6830ParsePwm(tIC, ic, group, &read_buffer[0]);
 80018ec:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80018f0:	7bf8      	ldrb	r0, [r7, #15]
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	68b9      	ldr	r1, [r7, #8]
 80018f6:	f004 fb23 	bl	8005f40 <adBms6830ParsePwm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80018fa:	2300      	movs	r3, #0
 80018fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001900:	e022      	b.n	8001948 <adBmsReadData+0x578>
      {
        ic[cic].cccrc.pwm_pec = pec_error[cic];
 8001902:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001906:	697a      	ldr	r2, [r7, #20]
 8001908:	441a      	add	r2, r3
 800190a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800190e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001912:	fb01 f303 	mul.w	r3, r1, r3
 8001916:	68b9      	ldr	r1, [r7, #8]
 8001918:	440b      	add	r3, r1
 800191a:	7812      	ldrb	r2, [r2, #0]
 800191c:	f883 21af 	strb.w	r2, [r3, #431]	@ 0x1af
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001920:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001924:	693a      	ldr	r2, [r7, #16]
 8001926:	441a      	add	r2, r3
 8001928:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800192c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001930:	fb01 f303 	mul.w	r3, r1, r3
 8001934:	68b9      	ldr	r1, [r7, #8]
 8001936:	440b      	add	r3, r1
 8001938:	7812      	ldrb	r2, [r2, #0]
 800193a:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 800193e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001942:	3301      	adds	r3, #1
 8001944:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001948:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 800194c:	7bfb      	ldrb	r3, [r7, #15]
 800194e:	429a      	cmp	r2, r3
 8001950:	d3d7      	bcc.n	8001902 <adBmsReadData+0x532>
      }
      break;
 8001952:	e267      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Sid:
      adBms6830ParseSID(tIC, ic, &read_buffer[0]);
 8001954:	7bfb      	ldrb	r3, [r7, #15]
 8001956:	69ba      	ldr	r2, [r7, #24]
 8001958:	68b9      	ldr	r1, [r7, #8]
 800195a:	4618      	mov	r0, r3
 800195c:	f004 f8b3 	bl	8005ac6 <adBms6830ParseSID>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001960:	2300      	movs	r3, #0
 8001962:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8001966:	e022      	b.n	80019ae <adBmsReadData+0x5de>
      {
        ic[cic].cccrc.sid_pec = pec_error[cic];
 8001968:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800196c:	697a      	ldr	r2, [r7, #20]
 800196e:	441a      	add	r2, r3
 8001970:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001974:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001978:	fb01 f303 	mul.w	r3, r1, r3
 800197c:	68b9      	ldr	r1, [r7, #8]
 800197e:	440b      	add	r3, r1
 8001980:	7812      	ldrb	r2, [r2, #0]
 8001982:	f883 21b0 	strb.w	r2, [r3, #432]	@ 0x1b0
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001986:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800198a:	693a      	ldr	r2, [r7, #16]
 800198c:	441a      	add	r2, r3
 800198e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001992:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001996:	fb01 f303 	mul.w	r3, r1, r3
 800199a:	68b9      	ldr	r1, [r7, #8]
 800199c:	440b      	add	r3, r1
 800199e:	7812      	ldrb	r2, [r2, #0]
 80019a0:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019a4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80019a8:	3301      	adds	r3, #1
 80019aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80019ae:	f897 202a 	ldrb.w	r2, [r7, #42]	@ 0x2a
 80019b2:	7bfb      	ldrb	r3, [r7, #15]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d3d7      	bcc.n	8001968 <adBmsReadData+0x598>
      }
      break;
 80019b8:	e234      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcvall:
      /* 32 byte cell data + 2 byte pec */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 80019ba:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 80019be:	7bf8      	ldrb	r0, [r7, #15]
 80019c0:	69bb      	ldr	r3, [r7, #24]
 80019c2:	68b9      	ldr	r1, [r7, #8]
 80019c4:	f001 f82c 	bl	8002a20 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80019c8:	2300      	movs	r3, #0
 80019ca:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 80019ce:	e022      	b.n	8001a16 <adBmsReadData+0x646>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 80019d0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	441a      	add	r2, r3
 80019d8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019dc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80019e0:	fb01 f303 	mul.w	r3, r1, r3
 80019e4:	68b9      	ldr	r1, [r7, #8]
 80019e6:	440b      	add	r3, r1
 80019e8:	7812      	ldrb	r2, [r2, #0]
 80019ea:	f883 21a7 	strb.w	r2, [r3, #423]	@ 0x1a7
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 80019ee:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019f2:	693a      	ldr	r2, [r7, #16]
 80019f4:	441a      	add	r2, r3
 80019f6:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80019fa:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80019fe:	fb01 f303 	mul.w	r3, r1, r3
 8001a02:	68b9      	ldr	r1, [r7, #8]
 8001a04:	440b      	add	r3, r1
 8001a06:	7812      	ldrb	r2, [r2, #0]
 8001a08:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a0c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8001a10:	3301      	adds	r3, #1
 8001a12:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
 8001a16:	f897 2029 	ldrb.w	r2, [r7, #41]	@ 0x29
 8001a1a:	7bfb      	ldrb	r3, [r7, #15]
 8001a1c:	429a      	cmp	r2, r3
 8001a1e:	d3d7      	bcc.n	80019d0 <adBmsReadData+0x600>
      }
      break;
 8001a20:	e200      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacall:
      /* 32 byte avg cell data + 2 byte pec */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001a22:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a26:	7bf8      	ldrb	r0, [r7, #15]
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	68b9      	ldr	r1, [r7, #8]
 8001a2c:	f001 fadc 	bl	8002fe8 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a30:	2300      	movs	r3, #0
 8001a32:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a36:	e022      	b.n	8001a7e <adBmsReadData+0x6ae>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001a38:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a3c:	697a      	ldr	r2, [r7, #20]
 8001a3e:	441a      	add	r2, r3
 8001a40:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a44:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001a48:	fb01 f303 	mul.w	r3, r1, r3
 8001a4c:	68b9      	ldr	r1, [r7, #8]
 8001a4e:	440b      	add	r3, r1
 8001a50:	7812      	ldrb	r2, [r2, #0]
 8001a52:	f883 21a8 	strb.w	r2, [r3, #424]	@ 0x1a8
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001a56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a5a:	693a      	ldr	r2, [r7, #16]
 8001a5c:	441a      	add	r2, r3
 8001a5e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a62:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001a66:	fb01 f303 	mul.w	r3, r1, r3
 8001a6a:	68b9      	ldr	r1, [r7, #8]
 8001a6c:	440b      	add	r3, r1
 8001a6e:	7812      	ldrb	r2, [r2, #0]
 8001a70:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a74:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8001a7e:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	429a      	cmp	r2, r3
 8001a86:	d3d7      	bcc.n	8001a38 <adBmsReadData+0x668>
      }
      break;
 8001a88:	e1cc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdsall:
      /* 32 byte scell volt data + 2 byte pec */
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[0]);
 8001a8a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001a8e:	7bf8      	ldrb	r0, [r7, #15]
 8001a90:	69bb      	ldr	r3, [r7, #24]
 8001a92:	68b9      	ldr	r1, [r7, #8]
 8001a94:	f001 fda4 	bl	80035e0 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001a98:	2300      	movs	r3, #0
 8001a9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001a9e:	e022      	b.n	8001ae6 <adBmsReadData+0x716>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001aa0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aa4:	697a      	ldr	r2, [r7, #20]
 8001aa6:	441a      	add	r2, r3
 8001aa8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aac:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001ab0:	fb01 f303 	mul.w	r3, r1, r3
 8001ab4:	68b9      	ldr	r1, [r7, #8]
 8001ab6:	440b      	add	r3, r1
 8001ab8:	7812      	ldrb	r2, [r2, #0]
 8001aba:	f883 21a9 	strb.w	r2, [r3, #425]	@ 0x1a9
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001abe:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	441a      	add	r2, r3
 8001ac6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001aca:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001ace:	fb01 f303 	mul.w	r3, r1, r3
 8001ad2:	68b9      	ldr	r1, [r7, #8]
 8001ad4:	440b      	add	r3, r1
 8001ad6:	7812      	ldrb	r2, [r2, #0]
 8001ad8:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001adc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8001ae6:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d3d7      	bcc.n	8001aa0 <adBmsReadData+0x6d0>
      }
      break;
 8001af0:	e198      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdfcall:
      /* 32 byte fcell data + 2 byte pec */
      adBms6830ParseFCell(tIC, ic, group, &read_buffer[0]);
 8001af2:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001af6:	7bf8      	ldrb	r0, [r7, #15]
 8001af8:	69bb      	ldr	r3, [r7, #24]
 8001afa:	68b9      	ldr	r1, [r7, #8]
 8001afc:	f002 f86c 	bl	8003bd8 <adBms6830ParseFCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b00:	2300      	movs	r3, #0
 8001b02:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b06:	e022      	b.n	8001b4e <adBmsReadData+0x77e>
      {							
        ic[cic].cccrc.fcell_pec = pec_error[cic];
 8001b08:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b0c:	697a      	ldr	r2, [r7, #20]
 8001b0e:	441a      	add	r2, r3
 8001b10:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b14:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001b18:	fb01 f303 	mul.w	r3, r1, r3
 8001b1c:	68b9      	ldr	r1, [r7, #8]
 8001b1e:	440b      	add	r3, r1
 8001b20:	7812      	ldrb	r2, [r2, #0]
 8001b22:	f883 21aa 	strb.w	r2, [r3, #426]	@ 0x1aa
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b26:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b2a:	693a      	ldr	r2, [r7, #16]
 8001b2c:	441a      	add	r2, r3
 8001b2e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b32:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001b36:	fb01 f303 	mul.w	r3, r1, r3
 8001b3a:	68b9      	ldr	r1, [r7, #8]
 8001b3c:	440b      	add	r3, r1
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b44:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001b48:	3301      	adds	r3, #1
 8001b4a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001b4e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	429a      	cmp	r2, r3
 8001b56:	d3d7      	bcc.n	8001b08 <adBmsReadData+0x738>
      }
      break;
 8001b58:	e164      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdcsall:
      /* 64 byte + 2 byte pec = 32 byte cell data + 32 byte scell volt data */
      adBms6830ParseCell(tIC, ic, group, &read_buffer[0]);
 8001b5a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001b5e:	7bf8      	ldrb	r0, [r7, #15]
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	68b9      	ldr	r1, [r7, #8]
 8001b64:	f000 ff5c 	bl	8002a20 <adBms6830ParseCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001b68:	2300      	movs	r3, #0
 8001b6a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001b6e:	e022      	b.n	8001bb6 <adBmsReadData+0x7e6>
      {							
        ic[cic].cccrc.cell_pec = pec_error[cic];
 8001b70:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b74:	697a      	ldr	r2, [r7, #20]
 8001b76:	441a      	add	r2, r3
 8001b78:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b7c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001b80:	fb01 f303 	mul.w	r3, r1, r3
 8001b84:	68b9      	ldr	r1, [r7, #8]
 8001b86:	440b      	add	r3, r1
 8001b88:	7812      	ldrb	r2, [r2, #0]
 8001b8a:	f883 21a7 	strb.w	r2, [r3, #423]	@ 0x1a7
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001b8e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b92:	693a      	ldr	r2, [r7, #16]
 8001b94:	441a      	add	r2, r3
 8001b96:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001b9a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001b9e:	fb01 f303 	mul.w	r3, r1, r3
 8001ba2:	68b9      	ldr	r1, [r7, #8]
 8001ba4:	440b      	add	r3, r1
 8001ba6:	7812      	ldrb	r2, [r2, #0]
 8001ba8:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bac:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001bb0:	3301      	adds	r3, #1
 8001bb2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001bb6:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001bba:	7bfb      	ldrb	r3, [r7, #15]
 8001bbc:	429a      	cmp	r2, r3
 8001bbe:	d3d7      	bcc.n	8001b70 <adBmsReadData+0x7a0>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001bc0:	69bb      	ldr	r3, [r7, #24]
 8001bc2:	3320      	adds	r3, #32
 8001bc4:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001bc8:	7bf8      	ldrb	r0, [r7, #15]
 8001bca:	68b9      	ldr	r1, [r7, #8]
 8001bcc:	f001 fd08 	bl	80035e0 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001bd6:	e022      	b.n	8001c1e <adBmsReadData+0x84e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001bd8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bdc:	697a      	ldr	r2, [r7, #20]
 8001bde:	441a      	add	r2, r3
 8001be0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001be4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001be8:	fb01 f303 	mul.w	r3, r1, r3
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	440b      	add	r3, r1
 8001bf0:	7812      	ldrb	r2, [r2, #0]
 8001bf2:	f883 21a9 	strb.w	r2, [r3, #425]	@ 0x1a9
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001bf6:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001bfa:	693a      	ldr	r2, [r7, #16]
 8001bfc:	441a      	add	r2, r3
 8001bfe:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c02:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001c06:	fb01 f303 	mul.w	r3, r1, r3
 8001c0a:	68b9      	ldr	r1, [r7, #8]
 8001c0c:	440b      	add	r3, r1
 8001c0e:	7812      	ldrb	r2, [r2, #0]
 8001c10:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001c18:	3301      	adds	r3, #1
 8001c1a:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8001c1e:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8001c22:	7bfb      	ldrb	r3, [r7, #15]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d3d7      	bcc.n	8001bd8 <adBmsReadData+0x808>
      }
      break;
 8001c28:	e0fc      	b.n	8001e24 <adBmsReadData+0xa54>
      
    case Rdacsall:
      /* 64 byte + 2 byte pec = 32 byte avg cell data + 32 byte scell volt data */
      adBms6830ParseAverageCell(tIC, ic, group, &read_buffer[0]);
 8001c2a:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c2e:	7bf8      	ldrb	r0, [r7, #15]
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	68b9      	ldr	r1, [r7, #8]
 8001c34:	f001 f9d8 	bl	8002fe8 <adBms6830ParseAverageCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c38:	2300      	movs	r3, #0
 8001c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c3e:	e022      	b.n	8001c86 <adBmsReadData+0x8b6>
      {							
        ic[cic].cccrc.acell_pec = pec_error[cic];
 8001c40:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c44:	697a      	ldr	r2, [r7, #20]
 8001c46:	441a      	add	r2, r3
 8001c48:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c4c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001c50:	fb01 f303 	mul.w	r3, r1, r3
 8001c54:	68b9      	ldr	r1, [r7, #8]
 8001c56:	440b      	add	r3, r1
 8001c58:	7812      	ldrb	r2, [r2, #0]
 8001c5a:	f883 21a8 	strb.w	r2, [r3, #424]	@ 0x1a8
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001c5e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c62:	693a      	ldr	r2, [r7, #16]
 8001c64:	441a      	add	r2, r3
 8001c66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c6a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001c6e:	fb01 f303 	mul.w	r3, r1, r3
 8001c72:	68b9      	ldr	r1, [r7, #8]
 8001c74:	440b      	add	r3, r1
 8001c76:	7812      	ldrb	r2, [r2, #0]
 8001c78:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001c7c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001c80:	3301      	adds	r3, #1
 8001c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8001c86:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001c8a:	7bfb      	ldrb	r3, [r7, #15]
 8001c8c:	429a      	cmp	r2, r3
 8001c8e:	d3d7      	bcc.n	8001c40 <adBmsReadData+0x870>
      }
      adBms6830ParseSCell(tIC, ic, group, &read_buffer[32]);
 8001c90:	69bb      	ldr	r3, [r7, #24]
 8001c92:	3320      	adds	r3, #32
 8001c94:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001c98:	7bf8      	ldrb	r0, [r7, #15]
 8001c9a:	68b9      	ldr	r1, [r7, #8]
 8001c9c:	f001 fca0 	bl	80035e0 <adBms6830ParseSCell>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001ca6:	e022      	b.n	8001cee <adBmsReadData+0x91e>
      {							
        ic[cic].cccrc.scell_pec = pec_error[cic];
 8001ca8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cac:	697a      	ldr	r2, [r7, #20]
 8001cae:	441a      	add	r2, r3
 8001cb0:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cb4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001cb8:	fb01 f303 	mul.w	r3, r1, r3
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	440b      	add	r3, r1
 8001cc0:	7812      	ldrb	r2, [r2, #0]
 8001cc2:	f883 21a9 	strb.w	r2, [r3, #425]	@ 0x1a9
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001cc6:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cca:	693a      	ldr	r2, [r7, #16]
 8001ccc:	441a      	add	r2, r3
 8001cce:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001cd2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001cd6:	fb01 f303 	mul.w	r3, r1, r3
 8001cda:	68b9      	ldr	r1, [r7, #8]
 8001cdc:	440b      	add	r3, r1
 8001cde:	7812      	ldrb	r2, [r2, #0]
 8001ce0:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001ce4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001ce8:	3301      	adds	r3, #1
 8001cea:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001cee:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8001cf2:	7bfb      	ldrb	r3, [r7, #15]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	d3d7      	bcc.n	8001ca8 <adBmsReadData+0x8d8>
      }
      break;
 8001cf8:	e094      	b.n	8001e24 <adBmsReadData+0xa54>
    case Rdasall:
      /* 68 byte + 2 byte pec: 
      24 byte gpio data + 20 byte Redundant gpio data +
      24 byte status A(6 byte), B(6 byte), C(4 byte), D(6 byte) & E(2 byte)
      */
      adBms6830ParseAux(tIC, ic, group, &read_buffer[0]);
 8001cfa:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001cfe:	7bf8      	ldrb	r0, [r7, #15]
 8001d00:	69bb      	ldr	r3, [r7, #24]
 8001d02:	68b9      	ldr	r1, [r7, #8]
 8001d04:	f002 fa64 	bl	80041d0 <adBms6830ParseAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d08:	2300      	movs	r3, #0
 8001d0a:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d0e:	e022      	b.n	8001d56 <adBmsReadData+0x986>
      {
        ic[cic].cccrc.aux_pec = pec_error[cic];
 8001d10:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d14:	697a      	ldr	r2, [r7, #20]
 8001d16:	441a      	add	r2, r3
 8001d18:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d1c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001d20:	fb01 f303 	mul.w	r3, r1, r3
 8001d24:	68b9      	ldr	r1, [r7, #8]
 8001d26:	440b      	add	r3, r1
 8001d28:	7812      	ldrb	r2, [r2, #0]
 8001d2a:	f883 21ab 	strb.w	r2, [r3, #427]	@ 0x1ab
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d2e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d32:	693a      	ldr	r2, [r7, #16]
 8001d34:	441a      	add	r2, r3
 8001d36:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d3a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001d3e:	fb01 f303 	mul.w	r3, r1, r3
 8001d42:	68b9      	ldr	r1, [r7, #8]
 8001d44:	440b      	add	r3, r1
 8001d46:	7812      	ldrb	r2, [r2, #0]
 8001d48:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d4c:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8001d50:	3301      	adds	r3, #1
 8001d52:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8001d56:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8001d5a:	7bfb      	ldrb	r3, [r7, #15]
 8001d5c:	429a      	cmp	r2, r3
 8001d5e:	d3d7      	bcc.n	8001d10 <adBmsReadData+0x940>
      }
      adBms6830ParseRAux(tIC, ic, group, &read_buffer[24]);
 8001d60:	69bb      	ldr	r3, [r7, #24]
 8001d62:	3318      	adds	r3, #24
 8001d64:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001d68:	7bf8      	ldrb	r0, [r7, #15]
 8001d6a:	68b9      	ldr	r1, [r7, #8]
 8001d6c:	f002 fc80 	bl	8004670 <adBms6830ParseRAux>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001d70:	2300      	movs	r3, #0
 8001d72:	f887 3020 	strb.w	r3, [r7, #32]
 8001d76:	e022      	b.n	8001dbe <adBmsReadData+0x9ee>
      {
        ic[cic].cccrc.raux_pec = pec_error[cic];
 8001d78:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d7c:	697a      	ldr	r2, [r7, #20]
 8001d7e:	441a      	add	r2, r3
 8001d80:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d84:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001d88:	fb01 f303 	mul.w	r3, r1, r3
 8001d8c:	68b9      	ldr	r1, [r7, #8]
 8001d8e:	440b      	add	r3, r1
 8001d90:	7812      	ldrb	r2, [r2, #0]
 8001d92:	f883 21ac 	strb.w	r2, [r3, #428]	@ 0x1ac
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001d96:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001d9a:	693a      	ldr	r2, [r7, #16]
 8001d9c:	441a      	add	r2, r3
 8001d9e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001da2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001da6:	fb01 f303 	mul.w	r3, r1, r3
 8001daa:	68b9      	ldr	r1, [r7, #8]
 8001dac:	440b      	add	r3, r1
 8001dae:	7812      	ldrb	r2, [r2, #0]
 8001db0:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001db4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001db8:	3301      	adds	r3, #1
 8001dba:	f887 3020 	strb.w	r3, [r7, #32]
 8001dbe:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001dc2:	7bfb      	ldrb	r3, [r7, #15]
 8001dc4:	429a      	cmp	r2, r3
 8001dc6:	d3d7      	bcc.n	8001d78 <adBmsReadData+0x9a8>
      }
      adBms6830ParseStatus(tIC, ic, group, &read_buffer[44]);
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	332c      	adds	r3, #44	@ 0x2c
 8001dcc:	f897 2040 	ldrb.w	r2, [r7, #64]	@ 0x40
 8001dd0:	7bf8      	ldrb	r0, [r7, #15]
 8001dd2:	68b9      	ldr	r1, [r7, #8]
 8001dd4:	f003 fd1e 	bl	8005814 <adBms6830ParseStatus>
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001dd8:	2300      	movs	r3, #0
 8001dda:	77fb      	strb	r3, [r7, #31]
 8001ddc:	e01c      	b.n	8001e18 <adBmsReadData+0xa48>
      {
        ic[cic].cccrc.stat_pec = pec_error[cic];
 8001dde:	7ffb      	ldrb	r3, [r7, #31]
 8001de0:	697a      	ldr	r2, [r7, #20]
 8001de2:	441a      	add	r2, r3
 8001de4:	7ffb      	ldrb	r3, [r7, #31]
 8001de6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001dea:	fb01 f303 	mul.w	r3, r1, r3
 8001dee:	68b9      	ldr	r1, [r7, #8]
 8001df0:	440b      	add	r3, r1
 8001df2:	7812      	ldrb	r2, [r2, #0]
 8001df4:	f883 21ad 	strb.w	r2, [r3, #429]	@ 0x1ad
        ic[cic].cccrc.cmd_cntr = cmd_count[cic];
 8001df8:	7ffb      	ldrb	r3, [r7, #31]
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	441a      	add	r2, r3
 8001dfe:	7ffb      	ldrb	r3, [r7, #31]
 8001e00:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8001e04:	fb01 f303 	mul.w	r3, r1, r3
 8001e08:	68b9      	ldr	r1, [r7, #8]
 8001e0a:	440b      	add	r3, r1
 8001e0c:	7812      	ldrb	r2, [r2, #0]
 8001e0e:	f883 21a5 	strb.w	r2, [r3, #421]	@ 0x1a5
      for (uint8_t cic = 0; cic < tIC; cic++)
 8001e12:	7ffb      	ldrb	r3, [r7, #31]
 8001e14:	3301      	adds	r3, #1
 8001e16:	77fb      	strb	r3, [r7, #31]
 8001e18:	7ffa      	ldrb	r2, [r7, #31]
 8001e1a:	7bfb      	ldrb	r3, [r7, #15]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d3de      	bcc.n	8001dde <adBmsReadData+0xa0e>
      }
      break;
 8001e20:	e000      	b.n	8001e24 <adBmsReadData+0xa54>
      
    default:
      break;
 8001e22:	bf00      	nop
    }
  }
  free(read_buffer);
 8001e24:	69b8      	ldr	r0, [r7, #24]
 8001e26:	f00e fe09 	bl	8010a3c <free>
  free(pec_error); 
 8001e2a:	6978      	ldr	r0, [r7, #20]
 8001e2c:	f00e fe06 	bl	8010a3c <free>
  free(cmd_count); 
 8001e30:	6938      	ldr	r0, [r7, #16]
 8001e32:	f00e fe03 	bl	8010a3c <free>
}
 8001e36:	bf00      	nop
 8001e38:	3738      	adds	r7, #56	@ 0x38
 8001e3a:	46bd      	mov	sp, r7
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop

08001e40 <spiWriteData>:
(
uint8_t tIC, 
uint8_t tx_cmd[2], 
uint8_t *data
)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b08a      	sub	sp, #40	@ 0x28
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	4603      	mov	r3, r0
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	73fb      	strb	r3, [r7, #15]
  uint8_t BYTES_IN_REG = TX_DATA;
 8001e4e:	2306      	movs	r3, #6
 8001e50:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  uint8_t CMD_LEN = 4 + (RX_DATA * tIC);
 8001e54:	7bfb      	ldrb	r3, [r7, #15]
 8001e56:	00db      	lsls	r3, r3, #3
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	3304      	adds	r3, #4
 8001e5c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint16_t data_pec, cmd_pec;
  uint8_t *cmd, copyArray[TX_DATA], src_address = 0;
 8001e60:	2300      	movs	r3, #0
 8001e62:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  uint8_t cmd_index;
  cmd = (uint8_t *)calloc(CMD_LEN, sizeof(uint8_t)); 
 8001e66:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001e6a:	2101      	movs	r1, #1
 8001e6c:	4618      	mov	r0, r3
 8001e6e:	f00e fae5 	bl	801043c <calloc>
 8001e72:	4603      	mov	r3, r0
 8001e74:	61fb      	str	r3, [r7, #28]
  if(cmd == NULL)
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d105      	bne.n	8001e88 <spiWriteData+0x48>
  {
#ifdef MBED
    pc.printf(" Failed to allocate cmd array memory \n");
#else
    printf(" Failed to allocate cmd array memory \n");
 8001e7c:	4851      	ldr	r0, [pc, #324]	@ (8001fc4 <spiWriteData+0x184>)
 8001e7e:	f010 fa07 	bl	8012290 <puts>
#endif  
    exit(0);
 8001e82:	2000      	movs	r0, #0
 8001e84:	f00e faf6 	bl	8010474 <exit>
  }
  else
  {
    cmd[0] = tx_cmd[0];
 8001e88:	68bb      	ldr	r3, [r7, #8]
 8001e8a:	781a      	ldrb	r2, [r3, #0]
 8001e8c:	69fb      	ldr	r3, [r7, #28]
 8001e8e:	701a      	strb	r2, [r3, #0]
    cmd[1] = tx_cmd[1];
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	3301      	adds	r3, #1
 8001e94:	68ba      	ldr	r2, [r7, #8]
 8001e96:	7852      	ldrb	r2, [r2, #1]
 8001e98:	701a      	strb	r2, [r3, #0]
    cmd_pec = Pec15_Calc(2, cmd);
 8001e9a:	69f9      	ldr	r1, [r7, #28]
 8001e9c:	2002      	movs	r0, #2
 8001e9e:	f7ff f8c7 	bl	8001030 <Pec15_Calc>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	837b      	strh	r3, [r7, #26]
    cmd[2] = (uint8_t)(cmd_pec >> 8);
 8001ea6:	8b7b      	ldrh	r3, [r7, #26]
 8001ea8:	0a1b      	lsrs	r3, r3, #8
 8001eaa:	b29a      	uxth	r2, r3
 8001eac:	69fb      	ldr	r3, [r7, #28]
 8001eae:	3302      	adds	r3, #2
 8001eb0:	b2d2      	uxtb	r2, r2
 8001eb2:	701a      	strb	r2, [r3, #0]
    cmd[3] = (uint8_t)(cmd_pec);
 8001eb4:	69fb      	ldr	r3, [r7, #28]
 8001eb6:	3303      	adds	r3, #3
 8001eb8:	8b7a      	ldrh	r2, [r7, #26]
 8001eba:	b2d2      	uxtb	r2, r2
 8001ebc:	701a      	strb	r2, [r3, #0]
    cmd_index = 4;
 8001ebe:	2304      	movs	r3, #4
 8001ec0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    /* executes for each LTC68xx, this loops starts with the last IC on the stack */
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001ec4:	7bfb      	ldrb	r3, [r7, #15]
 8001ec6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001eca:	e064      	b.n	8001f96 <spiWriteData+0x156>
    {                                                                         
      src_address = ((current_ic-1) * TX_DATA); 
 8001ecc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001ed0:	461a      	mov	r2, r3
 8001ed2:	0052      	lsls	r2, r2, #1
 8001ed4:	4413      	add	r3, r2
 8001ed6:	005b      	lsls	r3, r3, #1
 8001ed8:	b2db      	uxtb	r3, r3
 8001eda:	3b06      	subs	r3, #6
 8001edc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
      /* The first configuration written is received by the last IC in the daisy chain */
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001ee6:	e01d      	b.n	8001f24 <spiWriteData+0xe4>
      {
        cmd[cmd_index] = data[((current_ic-1)*6)+current_byte];
 8001ee8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001eec:	1e5a      	subs	r2, r3, #1
 8001eee:	4613      	mov	r3, r2
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	4413      	add	r3, r2
 8001ef4:	005b      	lsls	r3, r3, #1
 8001ef6:	461a      	mov	r2, r3
 8001ef8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001efc:	4413      	add	r3, r2
 8001efe:	461a      	mov	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	441a      	add	r2, r3
 8001f04:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f08:	69f9      	ldr	r1, [r7, #28]
 8001f0a:	440b      	add	r3, r1
 8001f0c:	7812      	ldrb	r2, [r2, #0]
 8001f0e:	701a      	strb	r2, [r3, #0]
        cmd_index = cmd_index + 1;
 8001f10:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f14:	3301      	adds	r3, #1
 8001f16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      for (uint8_t current_byte = 0; current_byte < BYTES_IN_REG; current_byte++)
 8001f1a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001f1e:	3301      	adds	r3, #1
 8001f20:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8001f24:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8001f28:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	d3db      	bcc.n	8001ee8 <spiWriteData+0xa8>
      }
      /* Copy each ic correspond data + pec value for calculate data pec */
      memcpy(&copyArray[0], &data[src_address], TX_DATA); /* dst, src, size */
 8001f30:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	18d1      	adds	r1, r2, r3
 8001f38:	f107 0310 	add.w	r3, r7, #16
 8001f3c:	2206      	movs	r2, #6
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f010 fa0a 	bl	8012358 <memcpy>
      /* calculating the PEC for each Ics configuration register data */
      data_pec = (uint16_t)pec10_calc(false, BYTES_IN_REG, &copyArray[0]);  
 8001f44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8001f48:	f107 0210 	add.w	r2, r7, #16
 8001f4c:	4619      	mov	r1, r3
 8001f4e:	2000      	movs	r0, #0
 8001f50:	f7ff f8a2 	bl	8001098 <pec10_calc>
 8001f54:	4603      	mov	r3, r0
 8001f56:	833b      	strh	r3, [r7, #24]
      cmd[cmd_index] = (uint8_t)(data_pec >> 8);
 8001f58:	8b3b      	ldrh	r3, [r7, #24]
 8001f5a:	0a1b      	lsrs	r3, r3, #8
 8001f5c:	b299      	uxth	r1, r3
 8001f5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f62:	69fa      	ldr	r2, [r7, #28]
 8001f64:	4413      	add	r3, r2
 8001f66:	b2ca      	uxtb	r2, r1
 8001f68:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f6a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f6e:	3301      	adds	r3, #1
 8001f70:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      cmd[cmd_index] = (uint8_t)data_pec;
 8001f74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f78:	69fa      	ldr	r2, [r7, #28]
 8001f7a:	4413      	add	r3, r2
 8001f7c:	8b3a      	ldrh	r2, [r7, #24]
 8001f7e:	b2d2      	uxtb	r2, r2
 8001f80:	701a      	strb	r2, [r3, #0]
      cmd_index = cmd_index + 1;
 8001f82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001f86:	3301      	adds	r3, #1
 8001f88:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    for (uint8_t current_ic = tIC; current_ic > 0; current_ic--)                
 8001f8c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f90:	3b01      	subs	r3, #1
 8001f92:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8001f96:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d196      	bne.n	8001ecc <spiWriteData+0x8c>
    }
    adBmsCsLow();
 8001f9e:	f005 f97f 	bl	80072a0 <adBmsCsLow>
    spiWriteBytes(CMD_LEN, &cmd[0]);
 8001fa2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001fa6:	b29b      	uxth	r3, r3
 8001fa8:	69f9      	ldr	r1, [r7, #28]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f005 f990 	bl	80072d0 <spiWriteBytes>
    adBmsCsHigh();
 8001fb0:	f005 f982 	bl	80072b8 <adBmsCsHigh>
  }
  free(cmd); 
 8001fb4:	69f8      	ldr	r0, [r7, #28]
 8001fb6:	f00e fd41 	bl	8010a3c <free>
}
 8001fba:	bf00      	nop
 8001fbc:	3728      	adds	r7, #40	@ 0x28
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}
 8001fc2:	bf00      	nop
 8001fc4:	08014d30 	.word	0x08014d30

08001fc8 <adBmsWriteData>:
* @return None 
*
*******************************************************************************
*/
void adBmsWriteData(uint8_t tIC, cell_asic *ic, uint8_t cmd_arg[2], TYPE type, GRP group)
{	  
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08a      	sub	sp, #40	@ 0x28
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	60b9      	str	r1, [r7, #8]
 8001fd0:	607a      	str	r2, [r7, #4]
 8001fd2:	461a      	mov	r2, r3
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	73fb      	strb	r3, [r7, #15]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	73bb      	strb	r3, [r7, #14]
  uint8_t data_len = TX_DATA, write_size = (TX_DATA * tIC);
 8001fdc:	2306      	movs	r3, #6
 8001fde:	767b      	strb	r3, [r7, #25]
 8001fe0:	7bfb      	ldrb	r3, [r7, #15]
 8001fe2:	461a      	mov	r2, r3
 8001fe4:	0052      	lsls	r2, r2, #1
 8001fe6:	4413      	add	r3, r2
 8001fe8:	005b      	lsls	r3, r3, #1
 8001fea:	763b      	strb	r3, [r7, #24]
  uint8_t *write_buffer = (uint8_t *)calloc(write_size, sizeof(uint8_t));
 8001fec:	7e3b      	ldrb	r3, [r7, #24]
 8001fee:	2101      	movs	r1, #1
 8001ff0:	4618      	mov	r0, r3
 8001ff2:	f00e fa23 	bl	801043c <calloc>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	617b      	str	r3, [r7, #20]
  if(write_buffer == NULL)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d105      	bne.n	800200c <adBmsWriteData+0x44>
  {
#ifdef MBED
    pc.printf(" Failed to allocate write_buffer array memory \n");
#else
    printf(" Failed to allocate write_buffer array memory \n");
 8002000:	48be      	ldr	r0, [pc, #760]	@ (80022fc <adBmsWriteData+0x334>)
 8002002:	f010 f945 	bl	8012290 <puts>
#endif
    exit(0);
 8002006:	2000      	movs	r0, #0
 8002008:	f00e fa34 	bl	8010474 <exit>
  }
  else
  {
    switch (type)
 800200c:	7bbb      	ldrb	r3, [r7, #14]
 800200e:	3b04      	subs	r3, #4
 8002010:	2b07      	cmp	r3, #7
 8002012:	f200 81a4 	bhi.w	800235e <adBmsWriteData+0x396>
 8002016:	a201      	add	r2, pc, #4	@ (adr r2, 800201c <adBmsWriteData+0x54>)
 8002018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800201c:	08002231 	.word	0x08002231
 8002020:	0800235f 	.word	0x0800235f
 8002024:	0800235f 	.word	0x0800235f
 8002028:	0800235f 	.word	0x0800235f
 800202c:	0800203d 	.word	0x0800203d
 8002030:	080021bb 	.word	0x080021bb
 8002034:	0800235f 	.word	0x0800235f
 8002038:	08002301 	.word	0x08002301
    {	   
    case Config:	
      switch (group)
 800203c:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002040:	2b03      	cmp	r3, #3
 8002042:	d07d      	beq.n	8002140 <adBmsWriteData+0x178>
 8002044:	2b03      	cmp	r3, #3
 8002046:	f300 80b6 	bgt.w	80021b6 <adBmsWriteData+0x1ee>
 800204a:	2b01      	cmp	r3, #1
 800204c:	d002      	beq.n	8002054 <adBmsWriteData+0x8c>
 800204e:	2b02      	cmp	r3, #2
 8002050:	d03b      	beq.n	80020ca <adBmsWriteData+0x102>
                }
              }
              break;

      default:
    	  break;
 8002052:	e0b0      	b.n	80021b6 <adBmsWriteData+0x1ee>
        adBms6830CreateConfiga(tIC, &ic[0]);
 8002054:	7bfb      	ldrb	r3, [r7, #15]
 8002056:	68b9      	ldr	r1, [r7, #8]
 8002058:	4618      	mov	r0, r3
 800205a:	f003 ff92 	bl	8005f82 <adBms6830CreateConfiga>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800205e:	2300      	movs	r3, #0
 8002060:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8002064:	e02b      	b.n	80020be <adBmsWriteData+0xf6>
          for (uint8_t data = 0; data < data_len; data++)
 8002066:	2300      	movs	r3, #0
 8002068:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800206c:	e01d      	b.n	80020aa <adBmsWriteData+0xe2>
            write_buffer[(cic * data_len) + data] = ic[cic].configa.tx_data[data];
 800206e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002072:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002076:	fb02 f303 	mul.w	r3, r2, r3
 800207a:	68ba      	ldr	r2, [r7, #8]
 800207c:	18d1      	adds	r1, r2, r3
 800207e:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 8002082:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002086:	7e78      	ldrb	r0, [r7, #25]
 8002088:	fb03 f000 	mul.w	r0, r3, r0
 800208c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8002090:	4403      	add	r3, r0
 8002092:	4618      	mov	r0, r3
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	4403      	add	r3, r0
 8002098:	440a      	add	r2, r1
 800209a:	f892 2127 	ldrb.w	r2, [r2, #295]	@ 0x127
 800209e:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 80020a0:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80020a4:	3301      	adds	r3, #1
 80020a6:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 80020aa:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80020ae:	7e7b      	ldrb	r3, [r7, #25]
 80020b0:	429a      	cmp	r2, r3
 80020b2:	d3dc      	bcc.n	800206e <adBmsWriteData+0xa6>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020b4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80020b8:	3301      	adds	r3, #1
 80020ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80020be:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
 80020c4:	429a      	cmp	r2, r3
 80020c6:	d3ce      	bcc.n	8002066 <adBmsWriteData+0x9e>
        break;
 80020c8:	e076      	b.n	80021b8 <adBmsWriteData+0x1f0>
        adBms6830CreateConfigb(tIC, &ic[0]);
 80020ca:	7bfb      	ldrb	r3, [r7, #15]
 80020cc:	68b9      	ldr	r1, [r7, #8]
 80020ce:	4618      	mov	r0, r3
 80020d0:	f004 f867 	bl	80061a2 <adBms6830CreateConfigb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80020d4:	2300      	movs	r3, #0
 80020d6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80020da:	e02b      	b.n	8002134 <adBmsWriteData+0x16c>
          for (uint8_t data = 0; data < data_len; data++)
 80020dc:	2300      	movs	r3, #0
 80020de:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 80020e2:	e01d      	b.n	8002120 <adBmsWriteData+0x158>
            write_buffer[(cic * data_len) + data] = ic[cic].configb.tx_data[data];
 80020e4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020e8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80020ec:	fb02 f303 	mul.w	r3, r2, r3
 80020f0:	68ba      	ldr	r2, [r7, #8]
 80020f2:	18d1      	adds	r1, r2, r3
 80020f4:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 80020f8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80020fc:	7e78      	ldrb	r0, [r7, #25]
 80020fe:	fb03 f000 	mul.w	r0, r3, r0
 8002102:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8002106:	4403      	add	r3, r0
 8002108:	4618      	mov	r0, r3
 800210a:	697b      	ldr	r3, [r7, #20]
 800210c:	4403      	add	r3, r0
 800210e:	440a      	add	r2, r1
 8002110:	f892 2135 	ldrb.w	r2, [r2, #309]	@ 0x135
 8002114:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 8002116:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800211a:	3301      	adds	r3, #1
 800211c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
 8002120:	f897 2024 	ldrb.w	r2, [r7, #36]	@ 0x24
 8002124:	7e7b      	ldrb	r3, [r7, #25]
 8002126:	429a      	cmp	r2, r3
 8002128:	d3dc      	bcc.n	80020e4 <adBmsWriteData+0x11c>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800212a:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800212e:	3301      	adds	r3, #1
 8002130:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8002134:	f897 2025 	ldrb.w	r2, [r7, #37]	@ 0x25
 8002138:	7bfb      	ldrb	r3, [r7, #15]
 800213a:	429a      	cmp	r2, r3
 800213c:	d3ce      	bcc.n	80020dc <adBmsWriteData+0x114>
        break;
 800213e:	e03b      	b.n	80021b8 <adBmsWriteData+0x1f0>
              adBms6830CreateConfigc(tIC, &ic[0]);
 8002140:	7bfb      	ldrb	r3, [r7, #15]
 8002142:	68b9      	ldr	r1, [r7, #8]
 8002144:	4618      	mov	r0, r3
 8002146:	f004 f8ee 	bl	8006326 <adBms6830CreateConfigc>
              for (uint8_t cic = 0; cic < tIC; cic++)
 800214a:	2300      	movs	r3, #0
 800214c:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8002150:	e02b      	b.n	80021aa <adBmsWriteData+0x1e2>
                for (uint8_t data = 0; data < data_len; data++)
 8002152:	2300      	movs	r3, #0
 8002154:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002158:	e01d      	b.n	8002196 <adBmsWriteData+0x1ce>
                  write_buffer[(cic * data_len) + data] = ic[cic].configc.tx_data[data];
 800215a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800215e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002162:	fb02 f303 	mul.w	r3, r2, r3
 8002166:	68ba      	ldr	r2, [r7, #8]
 8002168:	18d1      	adds	r1, r2, r3
 800216a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800216e:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002172:	7e78      	ldrb	r0, [r7, #25]
 8002174:	fb03 f000 	mul.w	r0, r3, r0
 8002178:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 800217c:	4403      	add	r3, r0
 800217e:	4618      	mov	r0, r3
 8002180:	697b      	ldr	r3, [r7, #20]
 8002182:	4403      	add	r3, r0
 8002184:	440a      	add	r2, r1
 8002186:	f892 2143 	ldrb.w	r2, [r2, #323]	@ 0x143
 800218a:	701a      	strb	r2, [r3, #0]
                for (uint8_t data = 0; data < data_len; data++)
 800218c:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8002190:	3301      	adds	r3, #1
 8002192:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8002196:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 800219a:	7e7b      	ldrb	r3, [r7, #25]
 800219c:	429a      	cmp	r2, r3
 800219e:	d3dc      	bcc.n	800215a <adBmsWriteData+0x192>
              for (uint8_t cic = 0; cic < tIC; cic++)
 80021a0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80021a4:	3301      	adds	r3, #1
 80021a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80021aa:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 80021ae:	7bfb      	ldrb	r3, [r7, #15]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d3ce      	bcc.n	8002152 <adBmsWriteData+0x18a>
              break;
 80021b4:	e000      	b.n	80021b8 <adBmsWriteData+0x1f0>
    	  break;
 80021b6:	bf00      	nop
      }
      break;
 80021b8:	e0d2      	b.n	8002360 <adBmsWriteData+0x398>
      
    case Comm:
      adBms6830CreateComm(tIC, &ic[0]);
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
 80021bc:	68b9      	ldr	r1, [r7, #8]
 80021be:	4618      	mov	r0, r3
 80021c0:	f004 fa7e 	bl	80066c0 <adBms6830CreateComm>
      for (uint8_t cic = 0; cic < tIC; cic++)
 80021c4:	2300      	movs	r3, #0
 80021c6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 80021ca:	e02b      	b.n	8002224 <adBmsWriteData+0x25c>
      {
        for (uint8_t data = 0; data < data_len; data++)
 80021cc:	2300      	movs	r3, #0
 80021ce:	f887 3020 	strb.w	r3, [r7, #32]
 80021d2:	e01d      	b.n	8002210 <adBmsWriteData+0x248>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].com.tx_data[data];
 80021d4:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021d8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80021dc:	fb02 f303 	mul.w	r3, r2, r3
 80021e0:	68ba      	ldr	r2, [r7, #8]
 80021e2:	18d1      	adds	r1, r2, r3
 80021e4:	f897 2020 	ldrb.w	r2, [r7, #32]
 80021e8:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80021ec:	7e78      	ldrb	r0, [r7, #25]
 80021ee:	fb03 f000 	mul.w	r0, r3, r0
 80021f2:	f897 3020 	ldrb.w	r3, [r7, #32]
 80021f6:	4403      	add	r3, r0
 80021f8:	4618      	mov	r0, r3
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	4403      	add	r3, r0
 80021fe:	440a      	add	r2, r1
 8002200:	f892 216d 	ldrb.w	r2, [r2, #365]	@ 0x16d
 8002204:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8002206:	f897 3020 	ldrb.w	r3, [r7, #32]
 800220a:	3301      	adds	r3, #1
 800220c:	f887 3020 	strb.w	r3, [r7, #32]
 8002210:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002214:	7e7b      	ldrb	r3, [r7, #25]
 8002216:	429a      	cmp	r2, r3
 8002218:	d3dc      	bcc.n	80021d4 <adBmsWriteData+0x20c>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800221a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800221e:	3301      	adds	r3, #1
 8002220:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
 8002224:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8002228:	7bfb      	ldrb	r3, [r7, #15]
 800222a:	429a      	cmp	r2, r3
 800222c:	d3ce      	bcc.n	80021cc <adBmsWriteData+0x204>
        }	
      }
      break;
 800222e:	e097      	b.n	8002360 <adBmsWriteData+0x398>
      
    case Pwm:
      switch (group)
 8002230:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8002234:	2b01      	cmp	r3, #1
 8002236:	d002      	beq.n	800223e <adBmsWriteData+0x276>
 8002238:	2b02      	cmp	r3, #2
 800223a:	d02f      	beq.n	800229c <adBmsWriteData+0x2d4>
          }	
        }
        break;

      default:
    	  break;
 800223c:	e05d      	b.n	80022fa <adBmsWriteData+0x332>
        adBms6830CreatePwma(tIC, &ic[0]);
 800223e:	7bfb      	ldrb	r3, [r7, #15]
 8002240:	68b9      	ldr	r1, [r7, #8]
 8002242:	4618      	mov	r0, r3
 8002244:	f004 faf9 	bl	800683a <adBms6830CreatePwma>
        for (uint8_t cic = 0; cic < tIC; cic++)
 8002248:	2300      	movs	r3, #0
 800224a:	77fb      	strb	r3, [r7, #31]
 800224c:	e021      	b.n	8002292 <adBmsWriteData+0x2ca>
          for (uint8_t data = 0; data < data_len; data++)
 800224e:	2300      	movs	r3, #0
 8002250:	77bb      	strb	r3, [r7, #30]
 8002252:	e017      	b.n	8002284 <adBmsWriteData+0x2bc>
            write_buffer[(cic * data_len) + data] = ic[cic].pwma.tx_data[data];
 8002254:	7ffb      	ldrb	r3, [r7, #31]
 8002256:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800225a:	fb02 f303 	mul.w	r3, r2, r3
 800225e:	68ba      	ldr	r2, [r7, #8]
 8002260:	18d1      	adds	r1, r2, r3
 8002262:	7fba      	ldrb	r2, [r7, #30]
 8002264:	7ffb      	ldrb	r3, [r7, #31]
 8002266:	7e78      	ldrb	r0, [r7, #25]
 8002268:	fb03 f000 	mul.w	r0, r3, r0
 800226c:	7fbb      	ldrb	r3, [r7, #30]
 800226e:	4403      	add	r3, r0
 8002270:	4618      	mov	r0, r3
 8002272:	697b      	ldr	r3, [r7, #20]
 8002274:	4403      	add	r3, r0
 8002276:	440a      	add	r2, r1
 8002278:	f892 217b 	ldrb.w	r2, [r2, #379]	@ 0x17b
 800227c:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 800227e:	7fbb      	ldrb	r3, [r7, #30]
 8002280:	3301      	adds	r3, #1
 8002282:	77bb      	strb	r3, [r7, #30]
 8002284:	7fba      	ldrb	r2, [r7, #30]
 8002286:	7e7b      	ldrb	r3, [r7, #25]
 8002288:	429a      	cmp	r2, r3
 800228a:	d3e3      	bcc.n	8002254 <adBmsWriteData+0x28c>
        for (uint8_t cic = 0; cic < tIC; cic++)
 800228c:	7ffb      	ldrb	r3, [r7, #31]
 800228e:	3301      	adds	r3, #1
 8002290:	77fb      	strb	r3, [r7, #31]
 8002292:	7ffa      	ldrb	r2, [r7, #31]
 8002294:	7bfb      	ldrb	r3, [r7, #15]
 8002296:	429a      	cmp	r2, r3
 8002298:	d3d9      	bcc.n	800224e <adBmsWriteData+0x286>
        break;   
 800229a:	e02e      	b.n	80022fa <adBmsWriteData+0x332>
        adBms6830CreatePwmb(tIC, &ic[0]);
 800229c:	7bfb      	ldrb	r3, [r7, #15]
 800229e:	68b9      	ldr	r1, [r7, #8]
 80022a0:	4618      	mov	r0, r3
 80022a2:	f004 fbc0 	bl	8006a26 <adBms6830CreatePwmb>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80022a6:	2300      	movs	r3, #0
 80022a8:	777b      	strb	r3, [r7, #29]
 80022aa:	e021      	b.n	80022f0 <adBmsWriteData+0x328>
          for (uint8_t data = 0; data < data_len; data++)
 80022ac:	2300      	movs	r3, #0
 80022ae:	773b      	strb	r3, [r7, #28]
 80022b0:	e017      	b.n	80022e2 <adBmsWriteData+0x31a>
            write_buffer[(cic * data_len) + data] = ic[cic].pwmb.tx_data[data];
 80022b2:	7f7b      	ldrb	r3, [r7, #29]
 80022b4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80022b8:	fb02 f303 	mul.w	r3, r2, r3
 80022bc:	68ba      	ldr	r2, [r7, #8]
 80022be:	18d1      	adds	r1, r2, r3
 80022c0:	7f3a      	ldrb	r2, [r7, #28]
 80022c2:	7f7b      	ldrb	r3, [r7, #29]
 80022c4:	7e78      	ldrb	r0, [r7, #25]
 80022c6:	fb03 f000 	mul.w	r0, r3, r0
 80022ca:	7f3b      	ldrb	r3, [r7, #28]
 80022cc:	4403      	add	r3, r0
 80022ce:	4618      	mov	r0, r3
 80022d0:	697b      	ldr	r3, [r7, #20]
 80022d2:	4403      	add	r3, r0
 80022d4:	440a      	add	r2, r1
 80022d6:	f892 2189 	ldrb.w	r2, [r2, #393]	@ 0x189
 80022da:	701a      	strb	r2, [r3, #0]
          for (uint8_t data = 0; data < data_len; data++)
 80022dc:	7f3b      	ldrb	r3, [r7, #28]
 80022de:	3301      	adds	r3, #1
 80022e0:	773b      	strb	r3, [r7, #28]
 80022e2:	7f3a      	ldrb	r2, [r7, #28]
 80022e4:	7e7b      	ldrb	r3, [r7, #25]
 80022e6:	429a      	cmp	r2, r3
 80022e8:	d3e3      	bcc.n	80022b2 <adBmsWriteData+0x2ea>
        for (uint8_t cic = 0; cic < tIC; cic++)
 80022ea:	7f7b      	ldrb	r3, [r7, #29]
 80022ec:	3301      	adds	r3, #1
 80022ee:	777b      	strb	r3, [r7, #29]
 80022f0:	7f7a      	ldrb	r2, [r7, #29]
 80022f2:	7bfb      	ldrb	r3, [r7, #15]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d3d9      	bcc.n	80022ac <adBmsWriteData+0x2e4>
        break;
 80022f8:	bf00      	nop
      }
      break;
 80022fa:	e031      	b.n	8002360 <adBmsWriteData+0x398>
 80022fc:	08014d58 	.word	0x08014d58
      
    case Clrflag:	
      adBms6830CreateClrflagData(tIC, &ic[0]);
 8002300:	7bfb      	ldrb	r3, [r7, #15]
 8002302:	68b9      	ldr	r1, [r7, #8]
 8002304:	4618      	mov	r0, r3
 8002306:	f004 f87e 	bl	8006406 <adBms6830CreateClrflagData>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800230a:	2300      	movs	r3, #0
 800230c:	76fb      	strb	r3, [r7, #27]
 800230e:	e021      	b.n	8002354 <adBmsWriteData+0x38c>
      {
        for (uint8_t data = 0; data < data_len; data++)
 8002310:	2300      	movs	r3, #0
 8002312:	76bb      	strb	r3, [r7, #26]
 8002314:	e017      	b.n	8002346 <adBmsWriteData+0x37e>
        {
          write_buffer[(cic * data_len) + data] = ic[cic].clrflag.tx_data[data];
 8002316:	7efb      	ldrb	r3, [r7, #27]
 8002318:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800231c:	fb02 f303 	mul.w	r3, r2, r3
 8002320:	68ba      	ldr	r2, [r7, #8]
 8002322:	18d1      	adds	r1, r2, r3
 8002324:	7eba      	ldrb	r2, [r7, #26]
 8002326:	7efb      	ldrb	r3, [r7, #27]
 8002328:	7e78      	ldrb	r0, [r7, #25]
 800232a:	fb03 f000 	mul.w	r0, r3, r0
 800232e:	7ebb      	ldrb	r3, [r7, #26]
 8002330:	4403      	add	r3, r0
 8002332:	4618      	mov	r0, r3
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	4403      	add	r3, r0
 8002338:	440a      	add	r2, r1
 800233a:	f892 2151 	ldrb.w	r2, [r2, #337]	@ 0x151
 800233e:	701a      	strb	r2, [r3, #0]
        for (uint8_t data = 0; data < data_len; data++)
 8002340:	7ebb      	ldrb	r3, [r7, #26]
 8002342:	3301      	adds	r3, #1
 8002344:	76bb      	strb	r3, [r7, #26]
 8002346:	7eba      	ldrb	r2, [r7, #26]
 8002348:	7e7b      	ldrb	r3, [r7, #25]
 800234a:	429a      	cmp	r2, r3
 800234c:	d3e3      	bcc.n	8002316 <adBmsWriteData+0x34e>
      for (uint8_t cic = 0; cic < tIC; cic++)
 800234e:	7efb      	ldrb	r3, [r7, #27]
 8002350:	3301      	adds	r3, #1
 8002352:	76fb      	strb	r3, [r7, #27]
 8002354:	7efa      	ldrb	r2, [r7, #27]
 8002356:	7bfb      	ldrb	r3, [r7, #15]
 8002358:	429a      	cmp	r2, r3
 800235a:	d3d9      	bcc.n	8002310 <adBmsWriteData+0x348>
        }
      }
      break;
 800235c:	e000      	b.n	8002360 <adBmsWriteData+0x398>
      
    default:
      break;
 800235e:	bf00      	nop
    }
  }
  adBmsWakeupIc(tIC);
 8002360:	7bfb      	ldrb	r3, [r7, #15]
 8002362:	4618      	mov	r0, r3
 8002364:	f004 fff2 	bl	800734c <adBmsWakeupIc>
  spiWriteData(tIC, cmd_arg, &write_buffer[0]);	
 8002368:	7bfb      	ldrb	r3, [r7, #15]
 800236a:	697a      	ldr	r2, [r7, #20]
 800236c:	6879      	ldr	r1, [r7, #4]
 800236e:	4618      	mov	r0, r3
 8002370:	f7ff fd66 	bl	8001e40 <spiWriteData>
  free(write_buffer);
 8002374:	6978      	ldr	r0, [r7, #20]
 8002376:	f00e fb61 	bl	8010a3c <free>
}
 800237a:	bf00      	nop
 800237c:	3728      	adds	r7, #40	@ 0x28
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop

08002384 <adBms6830_Adcv>:
CONT cont,
DCP dcp,
RSTF rstf,
OW_C_S owcs
)
{
 8002384:	b590      	push	{r4, r7, lr}
 8002386:	b085      	sub	sp, #20
 8002388:	af00      	add	r7, sp, #0
 800238a:	4604      	mov	r4, r0
 800238c:	4608      	mov	r0, r1
 800238e:	4611      	mov	r1, r2
 8002390:	461a      	mov	r2, r3
 8002392:	4623      	mov	r3, r4
 8002394:	71fb      	strb	r3, [r7, #7]
 8002396:	4603      	mov	r3, r0
 8002398:	71bb      	strb	r3, [r7, #6]
 800239a:	460b      	mov	r3, r1
 800239c:	717b      	strb	r3, [r7, #5]
 800239e:	4613      	mov	r3, r2
 80023a0:	713b      	strb	r3, [r7, #4]
  uint8_t cmd[2];
  cmd[0] = 0x02 + rd;
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	3302      	adds	r3, #2
 80023a6:	b2db      	uxtb	r3, r3
 80023a8:	733b      	strb	r3, [r7, #12]
  //cmd[1] = (cont<<7)+(dcp<<4)+(rstf<<2)+(owcs & 0x03);
  cmd[1] = (cont<<7)+(dcp<<4)+(rstf<<2)+(owcs & 0x03) + 0x60;
 80023aa:	79bb      	ldrb	r3, [r7, #6]
 80023ac:	01db      	lsls	r3, r3, #7
 80023ae:	b2da      	uxtb	r2, r3
 80023b0:	797b      	ldrb	r3, [r7, #5]
 80023b2:	011b      	lsls	r3, r3, #4
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	4413      	add	r3, r2
 80023b8:	b2da      	uxtb	r2, r3
 80023ba:	793b      	ldrb	r3, [r7, #4]
 80023bc:	009b      	lsls	r3, r3, #2
 80023be:	b2db      	uxtb	r3, r3
 80023c0:	4413      	add	r3, r2
 80023c2:	b2da      	uxtb	r2, r3
 80023c4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80023c8:	f003 0303 	and.w	r3, r3, #3
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	4413      	add	r3, r2
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	3360      	adds	r3, #96	@ 0x60
 80023d4:	b2db      	uxtb	r3, r3
 80023d6:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 80023d8:	f107 030c 	add.w	r3, r7, #12
 80023dc:	4618      	mov	r0, r3
 80023de:	f7fe fec7 	bl	8001170 <spiSendCmd>
}
 80023e2:	bf00      	nop
 80023e4:	3714      	adds	r7, #20
 80023e6:	46bd      	mov	sp, r7
 80023e8:	bd90      	pop	{r4, r7, pc}

080023ea <adBms6830_Snap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Snap()
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 80023f0:	2300      	movs	r3, #0
 80023f2:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2D;
 80023f4:	232d      	movs	r3, #45	@ 0x2d
 80023f6:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 80023f8:	1d3b      	adds	r3, r7, #4
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7fe feb8 	bl	8001170 <spiSendCmd>
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <adBms6830_Unsnap>:
* @return None
*
*******************************************************************************
*/
void adBms6830_Unsnap()
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
  uint8_t cmd[2];
  cmd[0] = 0x00;
 800240e:	2300      	movs	r3, #0
 8002410:	713b      	strb	r3, [r7, #4]
  cmd[1] = 0x2F;
 8002412:	232f      	movs	r3, #47	@ 0x2f
 8002414:	717b      	strb	r3, [r7, #5]
  spiSendCmd(cmd);
 8002416:	1d3b      	adds	r3, r7, #4
 8002418:	4618      	mov	r0, r3
 800241a:	f7fe fea9 	bl	8001170 <spiSendCmd>
}
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}

08002426 <adBms6830_Adax>:
(
OW_AUX owaux, 							
PUP pup,
CH ch
)
{
 8002426:	b580      	push	{r7, lr}
 8002428:	b084      	sub	sp, #16
 800242a:	af00      	add	r7, sp, #0
 800242c:	4603      	mov	r3, r0
 800242e:	71fb      	strb	r3, [r7, #7]
 8002430:	460b      	mov	r3, r1
 8002432:	71bb      	strb	r3, [r7, #6]
 8002434:	4613      	mov	r3, r2
 8002436:	717b      	strb	r3, [r7, #5]
  uint8_t cmd[2];
  cmd[0] = 0x04 + owaux;
 8002438:	79fb      	ldrb	r3, [r7, #7]
 800243a:	3304      	adds	r3, #4
 800243c:	b2db      	uxtb	r3, r3
 800243e:	733b      	strb	r3, [r7, #12]
  //cmd[1] = (pup << 7) + (((ch >>4)&0x01)<<6) + (ch & 0x0F);
  cmd[1] = (pup << 7) + (((ch >>4)&0x01)<<6) + (ch & 0x0F) + 0x10;
 8002440:	79bb      	ldrb	r3, [r7, #6]
 8002442:	01db      	lsls	r3, r3, #7
 8002444:	b2da      	uxtb	r2, r3
 8002446:	797b      	ldrb	r3, [r7, #5]
 8002448:	091b      	lsrs	r3, r3, #4
 800244a:	b2db      	uxtb	r3, r3
 800244c:	019b      	lsls	r3, r3, #6
 800244e:	b2db      	uxtb	r3, r3
 8002450:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002454:	b2db      	uxtb	r3, r3
 8002456:	4413      	add	r3, r2
 8002458:	b2da      	uxtb	r2, r3
 800245a:	797b      	ldrb	r3, [r7, #5]
 800245c:	f003 030f 	and.w	r3, r3, #15
 8002460:	b2db      	uxtb	r3, r3
 8002462:	4413      	add	r3, r2
 8002464:	b2db      	uxtb	r3, r3
 8002466:	3310      	adds	r3, #16
 8002468:	b2db      	uxtb	r3, r3
 800246a:	737b      	strb	r3, [r7, #13]
  spiSendCmd(cmd);
 800246c:	f107 030c 	add.w	r3, r7, #12
 8002470:	4618      	mov	r0, r3
 8002472:	f7fe fe7d 	bl	8001170 <spiSendCmd>
}
 8002476:	bf00      	nop
 8002478:	3710      	adds	r7, #16
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}

0800247e <ConfigB_DccBits>:
 * @return uint16_t      Value suitable for the `dcc` field in Config-B.
 *
 *******************************************************************************
 */
uint16_t ConfigB_DccBits(uint16_t mask, DCC_BIT dccbit)
{
 800247e:	b480      	push	{r7}
 8002480:	b083      	sub	sp, #12
 8002482:	af00      	add	r7, sp, #0
 8002484:	4603      	mov	r3, r0
 8002486:	460a      	mov	r2, r1
 8002488:	80fb      	strh	r3, [r7, #6]
 800248a:	4613      	mov	r3, r2
 800248c:	717b      	strb	r3, [r7, #5]
    if (dccbit == DCC_BIT_SET)
 800248e:	797b      	ldrb	r3, [r7, #5]
 8002490:	2b01      	cmp	r3, #1
 8002492:	d101      	bne.n	8002498 <ConfigB_DccBits+0x1a>
    {
        /* Enable the requested DCC bits */
        return mask;
 8002494:	88fb      	ldrh	r3, [r7, #6]
 8002496:	e000      	b.n	800249a <ConfigB_DccBits+0x1c>
    }
    else
    {
        /* Clearing: caller should clear these bits with AND & ~mask */
        return 0;
 8002498:	2300      	movs	r3, #0
    }
}
 800249a:	4618      	mov	r0, r3
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr

080024a6 <adBms6830ParseConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfiga(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80024a6:	b580      	push	{r7, lr}
 80024a8:	b086      	sub	sp, #24
 80024aa:	af00      	add	r7, sp, #0
 80024ac:	4603      	mov	r3, r0
 80024ae:	60b9      	str	r1, [r7, #8]
 80024b0:	607a      	str	r2, [r7, #4]
 80024b2:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80024b4:	2300      	movs	r3, #0
 80024b6:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80024b8:	2300      	movs	r3, #0
 80024ba:	75bb      	strb	r3, [r7, #22]
 80024bc:	e133      	b.n	8002726 <adBms6830ParseConfiga+0x280>
  {
    memcpy(&ic[curr_ic].configa.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80024be:	7dbb      	ldrb	r3, [r7, #22]
 80024c0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80024c4:	fb02 f303 	mul.w	r3, r2, r3
 80024c8:	68ba      	ldr	r2, [r7, #8]
 80024ca:	4413      	add	r3, r2
 80024cc:	f203 102d 	addw	r0, r3, #301	@ 0x12d
 80024d0:	7dfb      	ldrb	r3, [r7, #23]
 80024d2:	687a      	ldr	r2, [r7, #4]
 80024d4:	4413      	add	r3, r2
 80024d6:	2208      	movs	r2, #8
 80024d8:	4619      	mov	r1, r3
 80024da:	f00f ff3d 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80024de:	7dbb      	ldrb	r3, [r7, #22]
 80024e0:	3301      	adds	r3, #1
 80024e2:	b2db      	uxtb	r3, r3
 80024e4:	00db      	lsls	r3, r3, #3
 80024e6:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfga.cth = (ic[curr_ic].configa.rx_data[0] & 0x07);
 80024e8:	7dbb      	ldrb	r3, [r7, #22]
 80024ea:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80024ee:	fb02 f303 	mul.w	r3, r2, r3
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	4413      	add	r3, r2
 80024f6:	f893 112d 	ldrb.w	r1, [r3, #301]	@ 0x12d
 80024fa:	7dbb      	ldrb	r3, [r7, #22]
 80024fc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002500:	fb02 f303 	mul.w	r3, r2, r3
 8002504:	68ba      	ldr	r2, [r7, #8]
 8002506:	441a      	add	r2, r3
 8002508:	460b      	mov	r3, r1
 800250a:	f003 0307 	and.w	r3, r3, #7
 800250e:	b2d9      	uxtb	r1, r3
 8002510:	7993      	ldrb	r3, [r2, #6]
 8002512:	f361 0343 	bfi	r3, r1, #1, #3
 8002516:	7193      	strb	r3, [r2, #6]
    ic[curr_ic].rx_cfga.refon   = (ic[curr_ic].configa.rx_data[0] & 0x80) >> 7;
 8002518:	7dbb      	ldrb	r3, [r7, #22]
 800251a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800251e:	fb02 f303 	mul.w	r3, r2, r3
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	4413      	add	r3, r2
 8002526:	f893 312d 	ldrb.w	r3, [r3, #301]	@ 0x12d
 800252a:	09db      	lsrs	r3, r3, #7
 800252c:	b2d9      	uxtb	r1, r3
 800252e:	7dbb      	ldrb	r3, [r7, #22]
 8002530:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002534:	fb02 f303 	mul.w	r3, r2, r3
 8002538:	68ba      	ldr	r2, [r7, #8]
 800253a:	441a      	add	r2, r3
 800253c:	460b      	mov	r3, r1
 800253e:	f003 0301 	and.w	r3, r3, #1
 8002542:	b2d9      	uxtb	r1, r3
 8002544:	7993      	ldrb	r3, [r2, #6]
 8002546:	f361 0300 	bfi	r3, r1, #0, #1
 800254a:	7193      	strb	r3, [r2, #6]

    ic[curr_ic].rx_cfga.flag_d  = (ic[curr_ic].configa.rx_data[1] & 0xFF);
 800254c:	7dbb      	ldrb	r3, [r7, #22]
 800254e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002552:	fb02 f303 	mul.w	r3, r2, r3
 8002556:	68ba      	ldr	r2, [r7, #8]
 8002558:	441a      	add	r2, r3
 800255a:	7dbb      	ldrb	r3, [r7, #22]
 800255c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8002560:	fb01 f303 	mul.w	r3, r1, r3
 8002564:	68b9      	ldr	r1, [r7, #8]
 8002566:	440b      	add	r3, r1
 8002568:	f892 212e 	ldrb.w	r2, [r2, #302]	@ 0x12e
 800256c:	71da      	strb	r2, [r3, #7]

    ic[curr_ic].rx_cfga.soakon   = (ic[curr_ic].configa.rx_data[2] & 0x80) >> 7;
 800256e:	7dbb      	ldrb	r3, [r7, #22]
 8002570:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002574:	fb02 f303 	mul.w	r3, r2, r3
 8002578:	68ba      	ldr	r2, [r7, #8]
 800257a:	4413      	add	r3, r2
 800257c:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 8002580:	09db      	lsrs	r3, r3, #7
 8002582:	b2d9      	uxtb	r1, r3
 8002584:	7dbb      	ldrb	r3, [r7, #22]
 8002586:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800258a:	fb02 f303 	mul.w	r3, r2, r3
 800258e:	68ba      	ldr	r2, [r7, #8]
 8002590:	441a      	add	r2, r3
 8002592:	460b      	mov	r3, r1
 8002594:	f003 0301 	and.w	r3, r3, #1
 8002598:	b2d9      	uxtb	r1, r3
 800259a:	7a13      	ldrb	r3, [r2, #8]
 800259c:	f361 0300 	bfi	r3, r1, #0, #1
 80025a0:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owrng    = (((ic[curr_ic].configa.rx_data[2] & 0x40) >> 6));
 80025a2:	7dbb      	ldrb	r3, [r7, #22]
 80025a4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80025a8:	fb02 f303 	mul.w	r3, r2, r3
 80025ac:	68ba      	ldr	r2, [r7, #8]
 80025ae:	4413      	add	r3, r2
 80025b0:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 80025b4:	1199      	asrs	r1, r3, #6
 80025b6:	7dbb      	ldrb	r3, [r7, #22]
 80025b8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80025bc:	fb02 f303 	mul.w	r3, r2, r3
 80025c0:	68ba      	ldr	r2, [r7, #8]
 80025c2:	441a      	add	r2, r3
 80025c4:	460b      	mov	r3, r1
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	b2d9      	uxtb	r1, r3
 80025cc:	7a13      	ldrb	r3, [r2, #8]
 80025ce:	f361 0341 	bfi	r3, r1, #1, #1
 80025d2:	7213      	strb	r3, [r2, #8]
    ic[curr_ic].rx_cfga.owa    = ( (ic[curr_ic].configa.rx_data[2] & 0x38) >> 3);
 80025d4:	7dbb      	ldrb	r3, [r7, #22]
 80025d6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80025da:	fb02 f303 	mul.w	r3, r2, r3
 80025de:	68ba      	ldr	r2, [r7, #8]
 80025e0:	4413      	add	r3, r2
 80025e2:	f893 312f 	ldrb.w	r3, [r3, #303]	@ 0x12f
 80025e6:	10d9      	asrs	r1, r3, #3
 80025e8:	7dbb      	ldrb	r3, [r7, #22]
 80025ea:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80025ee:	fb02 f303 	mul.w	r3, r2, r3
 80025f2:	68ba      	ldr	r2, [r7, #8]
 80025f4:	441a      	add	r2, r3
 80025f6:	460b      	mov	r3, r1
 80025f8:	f003 0307 	and.w	r3, r3, #7
 80025fc:	b2d9      	uxtb	r1, r3
 80025fe:	7a13      	ldrb	r3, [r2, #8]
 8002600:	f361 0384 	bfi	r3, r1, #2, #3
 8002604:	7213      	strb	r3, [r2, #8]

    ic[curr_ic].rx_cfga.gpo        = ( (ic[curr_ic].configa.rx_data[3] & 0xFF)| ((ic[curr_ic].configa.rx_data[4] & 0x03) << 8) );
 8002606:	7dbb      	ldrb	r3, [r7, #22]
 8002608:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800260c:	fb02 f303 	mul.w	r3, r2, r3
 8002610:	68ba      	ldr	r2, [r7, #8]
 8002612:	4413      	add	r3, r2
 8002614:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8002618:	b21a      	sxth	r2, r3
 800261a:	7dbb      	ldrb	r3, [r7, #22]
 800261c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8002620:	fb01 f303 	mul.w	r3, r1, r3
 8002624:	68b9      	ldr	r1, [r7, #8]
 8002626:	440b      	add	r3, r1
 8002628:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 800262c:	b21b      	sxth	r3, r3
 800262e:	021b      	lsls	r3, r3, #8
 8002630:	b21b      	sxth	r3, r3
 8002632:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002636:	b21b      	sxth	r3, r3
 8002638:	4313      	orrs	r3, r2
 800263a:	b219      	sxth	r1, r3
 800263c:	7dbb      	ldrb	r3, [r7, #22]
 800263e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002642:	fb02 f303 	mul.w	r3, r2, r3
 8002646:	68ba      	ldr	r2, [r7, #8]
 8002648:	441a      	add	r2, r3
 800264a:	460b      	mov	r3, r1
 800264c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002650:	b299      	uxth	r1, r3
 8002652:	8913      	ldrh	r3, [r2, #8]
 8002654:	f361 134e 	bfi	r3, r1, #5, #10
 8002658:	8113      	strh	r3, [r2, #8]

    ic[curr_ic].rx_cfga.snap   = ((ic[curr_ic].configa.rx_data[5] & 0x20) >> 5);
 800265a:	7dbb      	ldrb	r3, [r7, #22]
 800265c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002660:	fb02 f303 	mul.w	r3, r2, r3
 8002664:	68ba      	ldr	r2, [r7, #8]
 8002666:	4413      	add	r3, r2
 8002668:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800266c:	1159      	asrs	r1, r3, #5
 800266e:	7dbb      	ldrb	r3, [r7, #22]
 8002670:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002674:	fb02 f303 	mul.w	r3, r2, r3
 8002678:	68ba      	ldr	r2, [r7, #8]
 800267a:	441a      	add	r2, r3
 800267c:	460b      	mov	r3, r1
 800267e:	f003 0301 	and.w	r3, r3, #1
 8002682:	b2d9      	uxtb	r1, r3
 8002684:	7a53      	ldrb	r3, [r2, #9]
 8002686:	f361 13c7 	bfi	r3, r1, #7, #1
 800268a:	7253      	strb	r3, [r2, #9]
    ic[curr_ic].rx_cfga.mute_st   = ((ic[curr_ic].configa.rx_data[5] & 0x10) >> 4);
 800268c:	7dbb      	ldrb	r3, [r7, #22]
 800268e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002692:	fb02 f303 	mul.w	r3, r2, r3
 8002696:	68ba      	ldr	r2, [r7, #8]
 8002698:	4413      	add	r3, r2
 800269a:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 800269e:	1119      	asrs	r1, r3, #4
 80026a0:	7dbb      	ldrb	r3, [r7, #22]
 80026a2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80026a6:	fb02 f303 	mul.w	r3, r2, r3
 80026aa:	68ba      	ldr	r2, [r7, #8]
 80026ac:	441a      	add	r2, r3
 80026ae:	460b      	mov	r3, r1
 80026b0:	f003 0301 	and.w	r3, r3, #1
 80026b4:	b2d9      	uxtb	r1, r3
 80026b6:	7a93      	ldrb	r3, [r2, #10]
 80026b8:	f361 0300 	bfi	r3, r1, #0, #1
 80026bc:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.comm_bk   = ((ic[curr_ic].configa.rx_data[5] & 0x08) >> 3);
 80026be:	7dbb      	ldrb	r3, [r7, #22]
 80026c0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80026c4:	fb02 f303 	mul.w	r3, r2, r3
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	4413      	add	r3, r2
 80026cc:	f893 3132 	ldrb.w	r3, [r3, #306]	@ 0x132
 80026d0:	10d9      	asrs	r1, r3, #3
 80026d2:	7dbb      	ldrb	r3, [r7, #22]
 80026d4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80026d8:	fb02 f303 	mul.w	r3, r2, r3
 80026dc:	68ba      	ldr	r2, [r7, #8]
 80026de:	441a      	add	r2, r3
 80026e0:	460b      	mov	r3, r1
 80026e2:	f003 0301 	and.w	r3, r3, #1
 80026e6:	b2d9      	uxtb	r1, r3
 80026e8:	7a93      	ldrb	r3, [r2, #10]
 80026ea:	f361 0341 	bfi	r3, r1, #1, #1
 80026ee:	7293      	strb	r3, [r2, #10]
    ic[curr_ic].rx_cfga.fc   = ((ic[curr_ic].configa.rx_data[5] & 0x07) >> 0);
 80026f0:	7dbb      	ldrb	r3, [r7, #22]
 80026f2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80026f6:	fb02 f303 	mul.w	r3, r2, r3
 80026fa:	68ba      	ldr	r2, [r7, #8]
 80026fc:	4413      	add	r3, r2
 80026fe:	f893 1132 	ldrb.w	r1, [r3, #306]	@ 0x132
 8002702:	7dbb      	ldrb	r3, [r7, #22]
 8002704:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002708:	fb02 f303 	mul.w	r3, r2, r3
 800270c:	68ba      	ldr	r2, [r7, #8]
 800270e:	441a      	add	r2, r3
 8002710:	460b      	mov	r3, r1
 8002712:	f003 0307 	and.w	r3, r3, #7
 8002716:	b2d9      	uxtb	r1, r3
 8002718:	7a93      	ldrb	r3, [r2, #10]
 800271a:	f361 0384 	bfi	r3, r1, #2, #3
 800271e:	7293      	strb	r3, [r2, #10]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002720:	7dbb      	ldrb	r3, [r7, #22]
 8002722:	3301      	adds	r3, #1
 8002724:	75bb      	strb	r3, [r7, #22]
 8002726:	7dba      	ldrb	r2, [r7, #22]
 8002728:	7bfb      	ldrb	r3, [r7, #15]
 800272a:	429a      	cmp	r2, r3
 800272c:	f4ff aec7 	bcc.w	80024be <adBms6830ParseConfiga+0x18>
  }
}
 8002730:	bf00      	nop
 8002732:	bf00      	nop
 8002734:	3718      	adds	r7, #24
 8002736:	46bd      	mov	sp, r7
 8002738:	bd80      	pop	{r7, pc}

0800273a <adBms6830ParseConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfigb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800273a:	b580      	push	{r7, lr}
 800273c:	b086      	sub	sp, #24
 800273e:	af00      	add	r7, sp, #0
 8002740:	4603      	mov	r3, r0
 8002742:	60b9      	str	r1, [r7, #8]
 8002744:	607a      	str	r2, [r7, #4]
 8002746:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8002748:	2300      	movs	r3, #0
 800274a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800274c:	2300      	movs	r3, #0
 800274e:	75bb      	strb	r3, [r7, #22]
 8002750:	e0c8      	b.n	80028e4 <adBms6830ParseConfigb+0x1aa>
  {
    memcpy(&ic[curr_ic].configb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8002752:	7dbb      	ldrb	r3, [r7, #22]
 8002754:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002758:	fb02 f303 	mul.w	r3, r2, r3
 800275c:	68ba      	ldr	r2, [r7, #8]
 800275e:	4413      	add	r3, r2
 8002760:	f203 103b 	addw	r0, r3, #315	@ 0x13b
 8002764:	7dfb      	ldrb	r3, [r7, #23]
 8002766:	687a      	ldr	r2, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	2208      	movs	r2, #8
 800276c:	4619      	mov	r1, r3
 800276e:	f00f fdf3 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8002772:	7dbb      	ldrb	r3, [r7, #22]
 8002774:	3301      	adds	r3, #1
 8002776:	b2db      	uxtb	r3, r3
 8002778:	00db      	lsls	r3, r3, #3
 800277a:	75fb      	strb	r3, [r7, #23]

    ic[curr_ic].rx_cfgb.vuv = ((ic[curr_ic].configb.rx_data[0])  | ((ic[curr_ic].configb.rx_data[1] & 0x0F) << 8));
 800277c:	7dbb      	ldrb	r3, [r7, #22]
 800277e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002782:	fb02 f303 	mul.w	r3, r2, r3
 8002786:	68ba      	ldr	r2, [r7, #8]
 8002788:	4413      	add	r3, r2
 800278a:	f893 313b 	ldrb.w	r3, [r3, #315]	@ 0x13b
 800278e:	b21a      	sxth	r2, r3
 8002790:	7dbb      	ldrb	r3, [r7, #22]
 8002792:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8002796:	fb01 f303 	mul.w	r3, r1, r3
 800279a:	68b9      	ldr	r1, [r7, #8]
 800279c:	440b      	add	r3, r1
 800279e:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 80027a2:	b21b      	sxth	r3, r3
 80027a4:	021b      	lsls	r3, r3, #8
 80027a6:	b21b      	sxth	r3, r3
 80027a8:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80027ac:	b21b      	sxth	r3, r3
 80027ae:	4313      	orrs	r3, r2
 80027b0:	b219      	sxth	r1, r3
 80027b2:	7dbb      	ldrb	r3, [r7, #22]
 80027b4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80027b8:	fb02 f303 	mul.w	r3, r2, r3
 80027bc:	68ba      	ldr	r2, [r7, #8]
 80027be:	4413      	add	r3, r2
 80027c0:	b28a      	uxth	r2, r1
 80027c2:	829a      	strh	r2, [r3, #20]
    ic[curr_ic].rx_cfgb.vov  = (ic[curr_ic].configb.rx_data[2]<<4)+((ic[curr_ic].configb.rx_data[1] &0xF0)>>4)  ;
 80027c4:	7dbb      	ldrb	r3, [r7, #22]
 80027c6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80027ca:	fb02 f303 	mul.w	r3, r2, r3
 80027ce:	68ba      	ldr	r2, [r7, #8]
 80027d0:	4413      	add	r3, r2
 80027d2:	f893 313d 	ldrb.w	r3, [r3, #317]	@ 0x13d
 80027d6:	011b      	lsls	r3, r3, #4
 80027d8:	b29a      	uxth	r2, r3
 80027da:	7dbb      	ldrb	r3, [r7, #22]
 80027dc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80027e0:	fb01 f303 	mul.w	r3, r1, r3
 80027e4:	68b9      	ldr	r1, [r7, #8]
 80027e6:	440b      	add	r3, r1
 80027e8:	f893 313c 	ldrb.w	r3, [r3, #316]	@ 0x13c
 80027ec:	091b      	lsrs	r3, r3, #4
 80027ee:	b2db      	uxtb	r3, r3
 80027f0:	4618      	mov	r0, r3
 80027f2:	7dbb      	ldrb	r3, [r7, #22]
 80027f4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80027f8:	fb01 f303 	mul.w	r3, r1, r3
 80027fc:	68b9      	ldr	r1, [r7, #8]
 80027fe:	440b      	add	r3, r1
 8002800:	4402      	add	r2, r0
 8002802:	b292      	uxth	r2, r2
 8002804:	82da      	strh	r2, [r3, #22]
    ic[curr_ic].rx_cfgb.dtmen = (((ic[curr_ic].configb.rx_data[3] & 0x80) >> 7));
 8002806:	7dbb      	ldrb	r3, [r7, #22]
 8002808:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800280c:	fb02 f303 	mul.w	r3, r2, r3
 8002810:	68ba      	ldr	r2, [r7, #8]
 8002812:	4413      	add	r3, r2
 8002814:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 8002818:	09db      	lsrs	r3, r3, #7
 800281a:	b2d9      	uxtb	r1, r3
 800281c:	7dbb      	ldrb	r3, [r7, #22]
 800281e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002822:	fb02 f303 	mul.w	r3, r2, r3
 8002826:	68ba      	ldr	r2, [r7, #8]
 8002828:	441a      	add	r2, r3
 800282a:	460b      	mov	r3, r1
 800282c:	f003 0301 	and.w	r3, r3, #1
 8002830:	b2d9      	uxtb	r1, r3
 8002832:	7e13      	ldrb	r3, [r2, #24]
 8002834:	f361 0300 	bfi	r3, r1, #0, #1
 8002838:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dtrng= ((ic[curr_ic].configb.rx_data[3] & 0x40) >> 6);
 800283a:	7dbb      	ldrb	r3, [r7, #22]
 800283c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002840:	fb02 f303 	mul.w	r3, r2, r3
 8002844:	68ba      	ldr	r2, [r7, #8]
 8002846:	4413      	add	r3, r2
 8002848:	f893 313e 	ldrb.w	r3, [r3, #318]	@ 0x13e
 800284c:	1199      	asrs	r1, r3, #6
 800284e:	7dbb      	ldrb	r3, [r7, #22]
 8002850:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002854:	fb02 f303 	mul.w	r3, r2, r3
 8002858:	68ba      	ldr	r2, [r7, #8]
 800285a:	441a      	add	r2, r3
 800285c:	460b      	mov	r3, r1
 800285e:	f003 0301 	and.w	r3, r3, #1
 8002862:	b2d9      	uxtb	r1, r3
 8002864:	7e13      	ldrb	r3, [r2, #24]
 8002866:	f361 0341 	bfi	r3, r1, #1, #1
 800286a:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcto   = ((ic[curr_ic].configb.rx_data[3] & 0x3F));
 800286c:	7dbb      	ldrb	r3, [r7, #22]
 800286e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002872:	fb02 f303 	mul.w	r3, r2, r3
 8002876:	68ba      	ldr	r2, [r7, #8]
 8002878:	4413      	add	r3, r2
 800287a:	f893 113e 	ldrb.w	r1, [r3, #318]	@ 0x13e
 800287e:	7dbb      	ldrb	r3, [r7, #22]
 8002880:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002884:	fb02 f303 	mul.w	r3, r2, r3
 8002888:	68ba      	ldr	r2, [r7, #8]
 800288a:	441a      	add	r2, r3
 800288c:	460b      	mov	r3, r1
 800288e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002892:	b2d9      	uxtb	r1, r3
 8002894:	7e13      	ldrb	r3, [r2, #24]
 8002896:	f361 0387 	bfi	r3, r1, #2, #6
 800289a:	7613      	strb	r3, [r2, #24]
    ic[curr_ic].rx_cfgb.dcc = ((ic[curr_ic].configb.rx_data[4]) | ((ic[curr_ic].configb.rx_data[5] & 0xFF) << 8));
 800289c:	7dbb      	ldrb	r3, [r7, #22]
 800289e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80028a2:	fb02 f303 	mul.w	r3, r2, r3
 80028a6:	68ba      	ldr	r2, [r7, #8]
 80028a8:	4413      	add	r3, r2
 80028aa:	f893 313f 	ldrb.w	r3, [r3, #319]	@ 0x13f
 80028ae:	b21a      	sxth	r2, r3
 80028b0:	7dbb      	ldrb	r3, [r7, #22]
 80028b2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80028b6:	fb01 f303 	mul.w	r3, r1, r3
 80028ba:	68b9      	ldr	r1, [r7, #8]
 80028bc:	440b      	add	r3, r1
 80028be:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
 80028c2:	b21b      	sxth	r3, r3
 80028c4:	021b      	lsls	r3, r3, #8
 80028c6:	b21b      	sxth	r3, r3
 80028c8:	4313      	orrs	r3, r2
 80028ca:	b219      	sxth	r1, r3
 80028cc:	7dbb      	ldrb	r3, [r7, #22]
 80028ce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80028d2:	fb02 f303 	mul.w	r3, r2, r3
 80028d6:	68ba      	ldr	r2, [r7, #8]
 80028d8:	4413      	add	r3, r2
 80028da:	b28a      	uxth	r2, r1
 80028dc:	835a      	strh	r2, [r3, #26]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80028de:	7dbb      	ldrb	r3, [r7, #22]
 80028e0:	3301      	adds	r3, #1
 80028e2:	75bb      	strb	r3, [r7, #22]
 80028e4:	7dba      	ldrb	r2, [r7, #22]
 80028e6:	7bfb      	ldrb	r3, [r7, #15]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	f4ff af32 	bcc.w	8002752 <adBms6830ParseConfigb+0x18>
  }
}
 80028ee:	bf00      	nop
 80028f0:	bf00      	nop
 80028f2:	3718      	adds	r7, #24
 80028f4:	46bd      	mov	sp, r7
 80028f6:	bd80      	pop	{r7, pc}

080028f8 <adBms6830ParseConfigc>:

void adBms6830ParseConfigc(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80028f8:	b480      	push	{r7}
 80028fa:	b087      	sub	sp, #28
 80028fc:	af00      	add	r7, sp, #0
 80028fe:	4603      	mov	r3, r0
 8002900:	60b9      	str	r1, [r7, #8]
 8002902:	607a      	str	r2, [r7, #4]
 8002904:	73fb      	strb	r3, [r7, #15]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002906:	2300      	movs	r3, #0
 8002908:	75fb      	strb	r3, [r7, #23]
 800290a:	e050      	b.n	80029ae <adBms6830ParseConfigc+0xb6>
  {
    /* Byte 0 and 1: Cell Enable Mask (1 bit per cell, 16 cells) */
    ic[curr_ic].configc.tx_data[0] = (ic[curr_ic].tx_cfgc.cell_en & 0x00FF);
 800290c:	7dfb      	ldrb	r3, [r7, #23]
 800290e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002912:	fb02 f303 	mul.w	r3, r2, r3
 8002916:	68ba      	ldr	r2, [r7, #8]
 8002918:	4413      	add	r3, r2
 800291a:	8b99      	ldrh	r1, [r3, #28]
 800291c:	7dfb      	ldrb	r3, [r7, #23]
 800291e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002922:	fb02 f303 	mul.w	r3, r2, r3
 8002926:	68ba      	ldr	r2, [r7, #8]
 8002928:	4413      	add	r3, r2
 800292a:	b2ca      	uxtb	r2, r1
 800292c:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
    ic[curr_ic].configc.tx_data[1] = ((ic[curr_ic].tx_cfgc.cell_en & 0xFF00) >> 8);
 8002930:	7dfb      	ldrb	r3, [r7, #23]
 8002932:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002936:	fb02 f303 	mul.w	r3, r2, r3
 800293a:	68ba      	ldr	r2, [r7, #8]
 800293c:	4413      	add	r3, r2
 800293e:	8b9b      	ldrh	r3, [r3, #28]
 8002940:	0a1b      	lsrs	r3, r3, #8
 8002942:	b299      	uxth	r1, r3
 8002944:	7dfb      	ldrb	r3, [r7, #23]
 8002946:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800294a:	fb02 f303 	mul.w	r3, r2, r3
 800294e:	68ba      	ldr	r2, [r7, #8]
 8002950:	4413      	add	r3, r2
 8002952:	b2ca      	uxtb	r2, r1
 8002954:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144

    /* Bytes 2-5: Reserved / Other features (Set to 0) */
    ic[curr_ic].configc.tx_data[2] = 0x00;
 8002958:	7dfb      	ldrb	r3, [r7, #23]
 800295a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800295e:	fb02 f303 	mul.w	r3, r2, r3
 8002962:	68ba      	ldr	r2, [r7, #8]
 8002964:	4413      	add	r3, r2
 8002966:	2200      	movs	r2, #0
 8002968:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    ic[curr_ic].configc.tx_data[3] = 0x00;
 800296c:	7dfb      	ldrb	r3, [r7, #23]
 800296e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002972:	fb02 f303 	mul.w	r3, r2, r3
 8002976:	68ba      	ldr	r2, [r7, #8]
 8002978:	4413      	add	r3, r2
 800297a:	2200      	movs	r2, #0
 800297c:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    ic[curr_ic].configc.tx_data[4] = 0x00;
 8002980:	7dfb      	ldrb	r3, [r7, #23]
 8002982:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002986:	fb02 f303 	mul.w	r3, r2, r3
 800298a:	68ba      	ldr	r2, [r7, #8]
 800298c:	4413      	add	r3, r2
 800298e:	2200      	movs	r2, #0
 8002990:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    ic[curr_ic].configc.tx_data[5] = 0x00;
 8002994:	7dfb      	ldrb	r3, [r7, #23]
 8002996:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800299a:	fb02 f303 	mul.w	r3, r2, r3
 800299e:	68ba      	ldr	r2, [r7, #8]
 80029a0:	4413      	add	r3, r2
 80029a2:	2200      	movs	r2, #0
 80029a4:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80029a8:	7dfb      	ldrb	r3, [r7, #23]
 80029aa:	3301      	adds	r3, #1
 80029ac:	75fb      	strb	r3, [r7, #23]
 80029ae:	7dfa      	ldrb	r2, [r7, #23]
 80029b0:	7bfb      	ldrb	r3, [r7, #15]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d3aa      	bcc.n	800290c <adBms6830ParseConfigc+0x14>
  }
}
 80029b6:	bf00      	nop
 80029b8:	bf00      	nop
 80029ba:	371c      	adds	r7, #28
 80029bc:	46bd      	mov	sp, r7
 80029be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c2:	4770      	bx	lr

080029c4 <adBms6830ParseConfig>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseConfig(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b084      	sub	sp, #16
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	60b9      	str	r1, [r7, #8]
 80029cc:	607b      	str	r3, [r7, #4]
 80029ce:	4603      	mov	r3, r0
 80029d0:	73fb      	strb	r3, [r7, #15]
 80029d2:	4613      	mov	r3, r2
 80029d4:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 80029d6:	7bbb      	ldrb	r3, [r7, #14]
 80029d8:	2b03      	cmp	r3, #3
 80029da:	d014      	beq.n	8002a06 <adBms6830ParseConfig+0x42>
 80029dc:	2b03      	cmp	r3, #3
 80029de:	dc19      	bgt.n	8002a14 <adBms6830ParseConfig+0x50>
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d002      	beq.n	80029ea <adBms6830ParseConfig+0x26>
 80029e4:	2b02      	cmp	r3, #2
 80029e6:	d007      	beq.n	80029f8 <adBms6830ParseConfig+0x34>
  case C:
	adBms6830ParseConfigc(tIC, &ic[0], &data[0]);
	break;

  default:
    break;
 80029e8:	e014      	b.n	8002a14 <adBms6830ParseConfig+0x50>
    adBms6830ParseConfiga(tIC, &ic[0], &data[0]);
 80029ea:	7bfb      	ldrb	r3, [r7, #15]
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	68b9      	ldr	r1, [r7, #8]
 80029f0:	4618      	mov	r0, r3
 80029f2:	f7ff fd58 	bl	80024a6 <adBms6830ParseConfiga>
    break;
 80029f6:	e00e      	b.n	8002a16 <adBms6830ParseConfig+0x52>
    adBms6830ParseConfigb(tIC, &ic[0], &data[0]);
 80029f8:	7bfb      	ldrb	r3, [r7, #15]
 80029fa:	687a      	ldr	r2, [r7, #4]
 80029fc:	68b9      	ldr	r1, [r7, #8]
 80029fe:	4618      	mov	r0, r3
 8002a00:	f7ff fe9b 	bl	800273a <adBms6830ParseConfigb>
    break;
 8002a04:	e007      	b.n	8002a16 <adBms6830ParseConfig+0x52>
	adBms6830ParseConfigc(tIC, &ic[0], &data[0]);
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
 8002a08:	687a      	ldr	r2, [r7, #4]
 8002a0a:	68b9      	ldr	r1, [r7, #8]
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff ff73 	bl	80028f8 <adBms6830ParseConfigc>
	break;
 8002a12:	e000      	b.n	8002a16 <adBms6830ParseConfig+0x52>
    break;
 8002a14:	bf00      	nop
  }
}
 8002a16:	bf00      	nop
 8002a18:	3710      	adds	r7, #16
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	bd80      	pop	{r7, pc}
	...

08002a20 <adBms6830ParseCell>:
 *
 *******************************************************************************
*/
/* Parse cell voltages */
void adBms6830ParseCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *cv_data)
{
 8002a20:	b580      	push	{r7, lr}
 8002a22:	b086      	sub	sp, #24
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60b9      	str	r1, [r7, #8]
 8002a28:	607b      	str	r3, [r7, #4]
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	73fb      	strb	r3, [r7, #15]
 8002a2e:	4613      	mov	r3, r2
 8002a30:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002a32:	2300      	movs	r3, #0
 8002a34:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDCVALL_SIZE;}
 8002a36:	7bbb      	ldrb	r3, [r7, #14]
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d102      	bne.n	8002a42 <adBms6830ParseCell+0x22>
 8002a3c:	2322      	movs	r3, #34	@ 0x22
 8002a3e:	75fb      	strb	r3, [r7, #23]
 8002a40:	e001      	b.n	8002a46 <adBms6830ParseCell+0x26>
  else {data_size = RX_DATA;}
 8002a42:	2308      	movs	r3, #8
 8002a44:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8002a46:	7dfb      	ldrb	r3, [r7, #23]
 8002a48:	2101      	movs	r1, #1
 8002a4a:	4618      	mov	r0, r3
 8002a4c:	f00d fcf6 	bl	801043c <calloc>
 8002a50:	4603      	mov	r3, r0
 8002a52:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8002a54:	693b      	ldr	r3, [r7, #16]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d105      	bne.n	8002a66 <adBms6830ParseCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse cell memory \n");
    #else
    printf(" Failed to allocate parse cell memory \n");
 8002a5a:	488e      	ldr	r0, [pc, #568]	@ (8002c94 <adBms6830ParseCell+0x274>)
 8002a5c:	f00f fc18 	bl	8012290 <puts>
    #endif
    exit(0);
 8002a60:	2000      	movs	r0, #0
 8002a62:	f00d fd07 	bl	8010474 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002a66:	2300      	movs	r3, #0
 8002a68:	757b      	strb	r3, [r7, #21]
 8002a6a:	e2b1      	b.n	8002fd0 <adBms6830ParseCell+0x5b0>
  {
    memcpy(&data[0], &cv_data[address], data_size); /* dst , src , size */
 8002a6c:	7dbb      	ldrb	r3, [r7, #22]
 8002a6e:	687a      	ldr	r2, [r7, #4]
 8002a70:	4413      	add	r3, r2
 8002a72:	7dfa      	ldrb	r2, [r7, #23]
 8002a74:	4619      	mov	r1, r3
 8002a76:	6938      	ldr	r0, [r7, #16]
 8002a78:	f00f fc6e 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8002a7c:	7d7b      	ldrb	r3, [r7, #21]
 8002a7e:	3301      	adds	r3, #1
 8002a80:	b2db      	uxtb	r3, r3
 8002a82:	7dfa      	ldrb	r2, [r7, #23]
 8002a84:	fb12 f303 	smulbb	r3, r2, r3
 8002a88:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8002a8a:	7bbb      	ldrb	r3, [r7, #14]
 8002a8c:	2b06      	cmp	r3, #6
 8002a8e:	f200 829b 	bhi.w	8002fc8 <adBms6830ParseCell+0x5a8>
 8002a92:	a201      	add	r2, pc, #4	@ (adr r2, 8002a98 <adBms6830ParseCell+0x78>)
 8002a94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a98:	08002d41 	.word	0x08002d41
 8002a9c:	08002ab5 	.word	0x08002ab5
 8002aa0:	08002b2d 	.word	0x08002b2d
 8002aa4:	08002ba5 	.word	0x08002ba5
 8002aa8:	08002c1d 	.word	0x08002c1d
 8002aac:	08002c99 	.word	0x08002c99
 8002ab0:	08002d17 	.word	0x08002d17
    {
    case A: /* Cell Register group A */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002ab4:	693b      	ldr	r3, [r7, #16]
 8002ab6:	781b      	ldrb	r3, [r3, #0]
 8002ab8:	461a      	mov	r2, r3
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	3301      	adds	r3, #1
 8002abe:	781b      	ldrb	r3, [r3, #0]
 8002ac0:	021b      	lsls	r3, r3, #8
 8002ac2:	b29b      	uxth	r3, r3
 8002ac4:	4413      	add	r3, r2
 8002ac6:	b299      	uxth	r1, r3
 8002ac8:	7d7b      	ldrb	r3, [r7, #21]
 8002aca:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002ace:	fb02 f303 	mul.w	r3, r2, r3
 8002ad2:	68ba      	ldr	r2, [r7, #8]
 8002ad4:	4413      	add	r3, r2
 8002ad6:	b20a      	sxth	r2, r1
 8002ad8:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	3302      	adds	r3, #2
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	461a      	mov	r2, r3
 8002ae2:	693b      	ldr	r3, [r7, #16]
 8002ae4:	3303      	adds	r3, #3
 8002ae6:	781b      	ldrb	r3, [r3, #0]
 8002ae8:	021b      	lsls	r3, r3, #8
 8002aea:	b29b      	uxth	r3, r3
 8002aec:	4413      	add	r3, r2
 8002aee:	b299      	uxth	r1, r3
 8002af0:	7d7b      	ldrb	r3, [r7, #21]
 8002af2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002af6:	fb02 f303 	mul.w	r3, r2, r3
 8002afa:	68ba      	ldr	r2, [r7, #8]
 8002afc:	4413      	add	r3, r2
 8002afe:	b20a      	sxth	r2, r1
 8002b00:	855a      	strh	r2, [r3, #42]	@ 0x2a
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002b02:	693b      	ldr	r3, [r7, #16]
 8002b04:	3304      	adds	r3, #4
 8002b06:	781b      	ldrb	r3, [r3, #0]
 8002b08:	461a      	mov	r2, r3
 8002b0a:	693b      	ldr	r3, [r7, #16]
 8002b0c:	3305      	adds	r3, #5
 8002b0e:	781b      	ldrb	r3, [r3, #0]
 8002b10:	021b      	lsls	r3, r3, #8
 8002b12:	b29b      	uxth	r3, r3
 8002b14:	4413      	add	r3, r2
 8002b16:	b299      	uxth	r1, r3
 8002b18:	7d7b      	ldrb	r3, [r7, #21]
 8002b1a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002b1e:	fb02 f303 	mul.w	r3, r2, r3
 8002b22:	68ba      	ldr	r2, [r7, #8]
 8002b24:	4413      	add	r3, r2
 8002b26:	b20a      	sxth	r2, r1
 8002b28:	859a      	strh	r2, [r3, #44]	@ 0x2c
      break;
 8002b2a:	e24e      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    case B: /* Cell Register group B */
      ic[curr_ic].cell.c_codes[3] = (data[0] + (data[1] << 8));
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	781b      	ldrb	r3, [r3, #0]
 8002b30:	461a      	mov	r2, r3
 8002b32:	693b      	ldr	r3, [r7, #16]
 8002b34:	3301      	adds	r3, #1
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	021b      	lsls	r3, r3, #8
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	4413      	add	r3, r2
 8002b3e:	b299      	uxth	r1, r3
 8002b40:	7d7b      	ldrb	r3, [r7, #21]
 8002b42:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	68ba      	ldr	r2, [r7, #8]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	b20a      	sxth	r2, r1
 8002b50:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[4] = (data[2] + (data[3] << 8));
 8002b52:	693b      	ldr	r3, [r7, #16]
 8002b54:	3302      	adds	r3, #2
 8002b56:	781b      	ldrb	r3, [r3, #0]
 8002b58:	461a      	mov	r2, r3
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	3303      	adds	r3, #3
 8002b5e:	781b      	ldrb	r3, [r3, #0]
 8002b60:	021b      	lsls	r3, r3, #8
 8002b62:	b29b      	uxth	r3, r3
 8002b64:	4413      	add	r3, r2
 8002b66:	b299      	uxth	r1, r3
 8002b68:	7d7b      	ldrb	r3, [r7, #21]
 8002b6a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002b6e:	fb02 f303 	mul.w	r3, r2, r3
 8002b72:	68ba      	ldr	r2, [r7, #8]
 8002b74:	4413      	add	r3, r2
 8002b76:	b20a      	sxth	r2, r1
 8002b78:	861a      	strh	r2, [r3, #48]	@ 0x30
      ic[curr_ic].cell.c_codes[5] = (data[4] + (data[5] << 8));
 8002b7a:	693b      	ldr	r3, [r7, #16]
 8002b7c:	3304      	adds	r3, #4
 8002b7e:	781b      	ldrb	r3, [r3, #0]
 8002b80:	461a      	mov	r2, r3
 8002b82:	693b      	ldr	r3, [r7, #16]
 8002b84:	3305      	adds	r3, #5
 8002b86:	781b      	ldrb	r3, [r3, #0]
 8002b88:	021b      	lsls	r3, r3, #8
 8002b8a:	b29b      	uxth	r3, r3
 8002b8c:	4413      	add	r3, r2
 8002b8e:	b299      	uxth	r1, r3
 8002b90:	7d7b      	ldrb	r3, [r7, #21]
 8002b92:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002b96:	fb02 f303 	mul.w	r3, r2, r3
 8002b9a:	68ba      	ldr	r2, [r7, #8]
 8002b9c:	4413      	add	r3, r2
 8002b9e:	b20a      	sxth	r2, r1
 8002ba0:	865a      	strh	r2, [r3, #50]	@ 0x32
      break;
 8002ba2:	e212      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    case C: /* Cell Register group C */
      ic[curr_ic].cell.c_codes[6] = (data[0] + (data[1] << 8));
 8002ba4:	693b      	ldr	r3, [r7, #16]
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	461a      	mov	r2, r3
 8002baa:	693b      	ldr	r3, [r7, #16]
 8002bac:	3301      	adds	r3, #1
 8002bae:	781b      	ldrb	r3, [r3, #0]
 8002bb0:	021b      	lsls	r3, r3, #8
 8002bb2:	b29b      	uxth	r3, r3
 8002bb4:	4413      	add	r3, r2
 8002bb6:	b299      	uxth	r1, r3
 8002bb8:	7d7b      	ldrb	r3, [r7, #21]
 8002bba:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002bbe:	fb02 f303 	mul.w	r3, r2, r3
 8002bc2:	68ba      	ldr	r2, [r7, #8]
 8002bc4:	4413      	add	r3, r2
 8002bc6:	b20a      	sxth	r2, r1
 8002bc8:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[7] = (data[2] + (data[3] << 8));
 8002bca:	693b      	ldr	r3, [r7, #16]
 8002bcc:	3302      	adds	r3, #2
 8002bce:	781b      	ldrb	r3, [r3, #0]
 8002bd0:	461a      	mov	r2, r3
 8002bd2:	693b      	ldr	r3, [r7, #16]
 8002bd4:	3303      	adds	r3, #3
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	021b      	lsls	r3, r3, #8
 8002bda:	b29b      	uxth	r3, r3
 8002bdc:	4413      	add	r3, r2
 8002bde:	b299      	uxth	r1, r3
 8002be0:	7d7b      	ldrb	r3, [r7, #21]
 8002be2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002be6:	fb02 f303 	mul.w	r3, r2, r3
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	4413      	add	r3, r2
 8002bee:	b20a      	sxth	r2, r1
 8002bf0:	86da      	strh	r2, [r3, #54]	@ 0x36
      ic[curr_ic].cell.c_codes[8] = (data[4] + (data[5] << 8));
 8002bf2:	693b      	ldr	r3, [r7, #16]
 8002bf4:	3304      	adds	r3, #4
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	461a      	mov	r2, r3
 8002bfa:	693b      	ldr	r3, [r7, #16]
 8002bfc:	3305      	adds	r3, #5
 8002bfe:	781b      	ldrb	r3, [r3, #0]
 8002c00:	021b      	lsls	r3, r3, #8
 8002c02:	b29b      	uxth	r3, r3
 8002c04:	4413      	add	r3, r2
 8002c06:	b299      	uxth	r1, r3
 8002c08:	7d7b      	ldrb	r3, [r7, #21]
 8002c0a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002c0e:	fb02 f303 	mul.w	r3, r2, r3
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	4413      	add	r3, r2
 8002c16:	b20a      	sxth	r2, r1
 8002c18:	871a      	strh	r2, [r3, #56]	@ 0x38
      break;
 8002c1a:	e1d6      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    case D: /* Cell Register group D */
      ic[curr_ic].cell.c_codes[9] =  (data[0] + (data[1] << 8));
 8002c1c:	693b      	ldr	r3, [r7, #16]
 8002c1e:	781b      	ldrb	r3, [r3, #0]
 8002c20:	461a      	mov	r2, r3
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	3301      	adds	r3, #1
 8002c26:	781b      	ldrb	r3, [r3, #0]
 8002c28:	021b      	lsls	r3, r3, #8
 8002c2a:	b29b      	uxth	r3, r3
 8002c2c:	4413      	add	r3, r2
 8002c2e:	b299      	uxth	r1, r3
 8002c30:	7d7b      	ldrb	r3, [r7, #21]
 8002c32:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002c36:	fb02 f303 	mul.w	r3, r2, r3
 8002c3a:	68ba      	ldr	r2, [r7, #8]
 8002c3c:	4413      	add	r3, r2
 8002c3e:	b20a      	sxth	r2, r1
 8002c40:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[10] = (data[2] + (data[3] << 8));
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	3302      	adds	r3, #2
 8002c46:	781b      	ldrb	r3, [r3, #0]
 8002c48:	461a      	mov	r2, r3
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	3303      	adds	r3, #3
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	021b      	lsls	r3, r3, #8
 8002c52:	b29b      	uxth	r3, r3
 8002c54:	4413      	add	r3, r2
 8002c56:	b299      	uxth	r1, r3
 8002c58:	7d7b      	ldrb	r3, [r7, #21]
 8002c5a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002c5e:	fb02 f303 	mul.w	r3, r2, r3
 8002c62:	68ba      	ldr	r2, [r7, #8]
 8002c64:	4413      	add	r3, r2
 8002c66:	b20a      	sxth	r2, r1
 8002c68:	879a      	strh	r2, [r3, #60]	@ 0x3c
      ic[curr_ic].cell.c_codes[11] = (data[4] + (data[5] << 8));
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	3304      	adds	r3, #4
 8002c6e:	781b      	ldrb	r3, [r3, #0]
 8002c70:	461a      	mov	r2, r3
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	3305      	adds	r3, #5
 8002c76:	781b      	ldrb	r3, [r3, #0]
 8002c78:	021b      	lsls	r3, r3, #8
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	4413      	add	r3, r2
 8002c7e:	b299      	uxth	r1, r3
 8002c80:	7d7b      	ldrb	r3, [r7, #21]
 8002c82:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002c86:	fb02 f303 	mul.w	r3, r2, r3
 8002c8a:	68ba      	ldr	r2, [r7, #8]
 8002c8c:	4413      	add	r3, r2
 8002c8e:	b20a      	sxth	r2, r1
 8002c90:	87da      	strh	r2, [r3, #62]	@ 0x3e
      break;
 8002c92:	e19a      	b.n	8002fca <adBms6830ParseCell+0x5aa>
 8002c94:	08014d88 	.word	0x08014d88

    case E: /* Cell Register group E */
      ic[curr_ic].cell.c_codes[12] = (data[0] + (data[1] << 8));
 8002c98:	693b      	ldr	r3, [r7, #16]
 8002c9a:	781b      	ldrb	r3, [r3, #0]
 8002c9c:	461a      	mov	r2, r3
 8002c9e:	693b      	ldr	r3, [r7, #16]
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	781b      	ldrb	r3, [r3, #0]
 8002ca4:	021b      	lsls	r3, r3, #8
 8002ca6:	b29b      	uxth	r3, r3
 8002ca8:	4413      	add	r3, r2
 8002caa:	b299      	uxth	r1, r3
 8002cac:	7d7b      	ldrb	r3, [r7, #21]
 8002cae:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002cb2:	fb02 f303 	mul.w	r3, r2, r3
 8002cb6:	68ba      	ldr	r2, [r7, #8]
 8002cb8:	4413      	add	r3, r2
 8002cba:	b20a      	sxth	r2, r1
 8002cbc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].cell.c_codes[13] = (data[2] + (data[3] << 8));
 8002cc0:	693b      	ldr	r3, [r7, #16]
 8002cc2:	3302      	adds	r3, #2
 8002cc4:	781b      	ldrb	r3, [r3, #0]
 8002cc6:	461a      	mov	r2, r3
 8002cc8:	693b      	ldr	r3, [r7, #16]
 8002cca:	3303      	adds	r3, #3
 8002ccc:	781b      	ldrb	r3, [r3, #0]
 8002cce:	021b      	lsls	r3, r3, #8
 8002cd0:	b29b      	uxth	r3, r3
 8002cd2:	4413      	add	r3, r2
 8002cd4:	b299      	uxth	r1, r3
 8002cd6:	7d7b      	ldrb	r3, [r7, #21]
 8002cd8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002cdc:	fb02 f303 	mul.w	r3, r2, r3
 8002ce0:	68ba      	ldr	r2, [r7, #8]
 8002ce2:	4413      	add	r3, r2
 8002ce4:	b20a      	sxth	r2, r1
 8002ce6:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].cell.c_codes[14] = (data[4] + (data[5] << 8));
 8002cea:	693b      	ldr	r3, [r7, #16]
 8002cec:	3304      	adds	r3, #4
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	461a      	mov	r2, r3
 8002cf2:	693b      	ldr	r3, [r7, #16]
 8002cf4:	3305      	adds	r3, #5
 8002cf6:	781b      	ldrb	r3, [r3, #0]
 8002cf8:	021b      	lsls	r3, r3, #8
 8002cfa:	b29b      	uxth	r3, r3
 8002cfc:	4413      	add	r3, r2
 8002cfe:	b299      	uxth	r1, r3
 8002d00:	7d7b      	ldrb	r3, [r7, #21]
 8002d02:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002d06:	fb02 f303 	mul.w	r3, r2, r3
 8002d0a:	68ba      	ldr	r2, [r7, #8]
 8002d0c:	4413      	add	r3, r2
 8002d0e:	b20a      	sxth	r2, r1
 8002d10:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      break;
 8002d14:	e159      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    case F: /* Cell Register group F */
      ic[curr_ic].cell.c_codes[15] = (data[0] + (data[1] << 8));
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	781b      	ldrb	r3, [r3, #0]
 8002d1a:	461a      	mov	r2, r3
 8002d1c:	693b      	ldr	r3, [r7, #16]
 8002d1e:	3301      	adds	r3, #1
 8002d20:	781b      	ldrb	r3, [r3, #0]
 8002d22:	021b      	lsls	r3, r3, #8
 8002d24:	b29b      	uxth	r3, r3
 8002d26:	4413      	add	r3, r2
 8002d28:	b299      	uxth	r1, r3
 8002d2a:	7d7b      	ldrb	r3, [r7, #21]
 8002d2c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002d30:	fb02 f303 	mul.w	r3, r2, r3
 8002d34:	68ba      	ldr	r2, [r7, #8]
 8002d36:	4413      	add	r3, r2
 8002d38:	b20a      	sxth	r2, r1
 8002d3a:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      break;
 8002d3e:	e144      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].cell.c_codes[0] = (data[0] + (data[1] << 8));
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	781b      	ldrb	r3, [r3, #0]
 8002d44:	461a      	mov	r2, r3
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	3301      	adds	r3, #1
 8002d4a:	781b      	ldrb	r3, [r3, #0]
 8002d4c:	021b      	lsls	r3, r3, #8
 8002d4e:	b29b      	uxth	r3, r3
 8002d50:	4413      	add	r3, r2
 8002d52:	b299      	uxth	r1, r3
 8002d54:	7d7b      	ldrb	r3, [r7, #21]
 8002d56:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002d5a:	fb02 f303 	mul.w	r3, r2, r3
 8002d5e:	68ba      	ldr	r2, [r7, #8]
 8002d60:	4413      	add	r3, r2
 8002d62:	b20a      	sxth	r2, r1
 8002d64:	851a      	strh	r2, [r3, #40]	@ 0x28
      ic[curr_ic].cell.c_codes[1] = (data[2] + (data[3] << 8));
 8002d66:	693b      	ldr	r3, [r7, #16]
 8002d68:	3302      	adds	r3, #2
 8002d6a:	781b      	ldrb	r3, [r3, #0]
 8002d6c:	461a      	mov	r2, r3
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	3303      	adds	r3, #3
 8002d72:	781b      	ldrb	r3, [r3, #0]
 8002d74:	021b      	lsls	r3, r3, #8
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	4413      	add	r3, r2
 8002d7a:	b299      	uxth	r1, r3
 8002d7c:	7d7b      	ldrb	r3, [r7, #21]
 8002d7e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002d82:	fb02 f303 	mul.w	r3, r2, r3
 8002d86:	68ba      	ldr	r2, [r7, #8]
 8002d88:	4413      	add	r3, r2
 8002d8a:	b20a      	sxth	r2, r1
 8002d8c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      ic[curr_ic].cell.c_codes[2] = (data[4] + (data[5] << 8));
 8002d8e:	693b      	ldr	r3, [r7, #16]
 8002d90:	3304      	adds	r3, #4
 8002d92:	781b      	ldrb	r3, [r3, #0]
 8002d94:	461a      	mov	r2, r3
 8002d96:	693b      	ldr	r3, [r7, #16]
 8002d98:	3305      	adds	r3, #5
 8002d9a:	781b      	ldrb	r3, [r3, #0]
 8002d9c:	021b      	lsls	r3, r3, #8
 8002d9e:	b29b      	uxth	r3, r3
 8002da0:	4413      	add	r3, r2
 8002da2:	b299      	uxth	r1, r3
 8002da4:	7d7b      	ldrb	r3, [r7, #21]
 8002da6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002daa:	fb02 f303 	mul.w	r3, r2, r3
 8002dae:	68ba      	ldr	r2, [r7, #8]
 8002db0:	4413      	add	r3, r2
 8002db2:	b20a      	sxth	r2, r1
 8002db4:	859a      	strh	r2, [r3, #44]	@ 0x2c
      ic[curr_ic].cell.c_codes[3] = (data[6] + (data[7] << 8));
 8002db6:	693b      	ldr	r3, [r7, #16]
 8002db8:	3306      	adds	r3, #6
 8002dba:	781b      	ldrb	r3, [r3, #0]
 8002dbc:	461a      	mov	r2, r3
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	3307      	adds	r3, #7
 8002dc2:	781b      	ldrb	r3, [r3, #0]
 8002dc4:	021b      	lsls	r3, r3, #8
 8002dc6:	b29b      	uxth	r3, r3
 8002dc8:	4413      	add	r3, r2
 8002dca:	b299      	uxth	r1, r3
 8002dcc:	7d7b      	ldrb	r3, [r7, #21]
 8002dce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002dd2:	fb02 f303 	mul.w	r3, r2, r3
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	4413      	add	r3, r2
 8002dda:	b20a      	sxth	r2, r1
 8002ddc:	85da      	strh	r2, [r3, #46]	@ 0x2e
      ic[curr_ic].cell.c_codes[4] = (data[8] + (data[9] << 8));
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	3308      	adds	r3, #8
 8002de2:	781b      	ldrb	r3, [r3, #0]
 8002de4:	461a      	mov	r2, r3
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	3309      	adds	r3, #9
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	021b      	lsls	r3, r3, #8
 8002dee:	b29b      	uxth	r3, r3
 8002df0:	4413      	add	r3, r2
 8002df2:	b299      	uxth	r1, r3
 8002df4:	7d7b      	ldrb	r3, [r7, #21]
 8002df6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002dfa:	fb02 f303 	mul.w	r3, r2, r3
 8002dfe:	68ba      	ldr	r2, [r7, #8]
 8002e00:	4413      	add	r3, r2
 8002e02:	b20a      	sxth	r2, r1
 8002e04:	861a      	strh	r2, [r3, #48]	@ 0x30
      ic[curr_ic].cell.c_codes[5] = (data[10] + (data[11] << 8));
 8002e06:	693b      	ldr	r3, [r7, #16]
 8002e08:	330a      	adds	r3, #10
 8002e0a:	781b      	ldrb	r3, [r3, #0]
 8002e0c:	461a      	mov	r2, r3
 8002e0e:	693b      	ldr	r3, [r7, #16]
 8002e10:	330b      	adds	r3, #11
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	021b      	lsls	r3, r3, #8
 8002e16:	b29b      	uxth	r3, r3
 8002e18:	4413      	add	r3, r2
 8002e1a:	b299      	uxth	r1, r3
 8002e1c:	7d7b      	ldrb	r3, [r7, #21]
 8002e1e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002e22:	fb02 f303 	mul.w	r3, r2, r3
 8002e26:	68ba      	ldr	r2, [r7, #8]
 8002e28:	4413      	add	r3, r2
 8002e2a:	b20a      	sxth	r2, r1
 8002e2c:	865a      	strh	r2, [r3, #50]	@ 0x32
      ic[curr_ic].cell.c_codes[6] = (data[12] + (data[13] << 8));
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	330c      	adds	r3, #12
 8002e32:	781b      	ldrb	r3, [r3, #0]
 8002e34:	461a      	mov	r2, r3
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	330d      	adds	r3, #13
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	021b      	lsls	r3, r3, #8
 8002e3e:	b29b      	uxth	r3, r3
 8002e40:	4413      	add	r3, r2
 8002e42:	b299      	uxth	r1, r3
 8002e44:	7d7b      	ldrb	r3, [r7, #21]
 8002e46:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002e4a:	fb02 f303 	mul.w	r3, r2, r3
 8002e4e:	68ba      	ldr	r2, [r7, #8]
 8002e50:	4413      	add	r3, r2
 8002e52:	b20a      	sxth	r2, r1
 8002e54:	869a      	strh	r2, [r3, #52]	@ 0x34
      ic[curr_ic].cell.c_codes[7] = (data[14] + (data[15] << 8));
 8002e56:	693b      	ldr	r3, [r7, #16]
 8002e58:	330e      	adds	r3, #14
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	461a      	mov	r2, r3
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	330f      	adds	r3, #15
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	021b      	lsls	r3, r3, #8
 8002e66:	b29b      	uxth	r3, r3
 8002e68:	4413      	add	r3, r2
 8002e6a:	b299      	uxth	r1, r3
 8002e6c:	7d7b      	ldrb	r3, [r7, #21]
 8002e6e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002e72:	fb02 f303 	mul.w	r3, r2, r3
 8002e76:	68ba      	ldr	r2, [r7, #8]
 8002e78:	4413      	add	r3, r2
 8002e7a:	b20a      	sxth	r2, r1
 8002e7c:	86da      	strh	r2, [r3, #54]	@ 0x36
      ic[curr_ic].cell.c_codes[8] = (data[16] + (data[17] << 8));
 8002e7e:	693b      	ldr	r3, [r7, #16]
 8002e80:	3310      	adds	r3, #16
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	461a      	mov	r2, r3
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	3311      	adds	r3, #17
 8002e8a:	781b      	ldrb	r3, [r3, #0]
 8002e8c:	021b      	lsls	r3, r3, #8
 8002e8e:	b29b      	uxth	r3, r3
 8002e90:	4413      	add	r3, r2
 8002e92:	b299      	uxth	r1, r3
 8002e94:	7d7b      	ldrb	r3, [r7, #21]
 8002e96:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002e9a:	fb02 f303 	mul.w	r3, r2, r3
 8002e9e:	68ba      	ldr	r2, [r7, #8]
 8002ea0:	4413      	add	r3, r2
 8002ea2:	b20a      	sxth	r2, r1
 8002ea4:	871a      	strh	r2, [r3, #56]	@ 0x38
      ic[curr_ic].cell.c_codes[9] =  (data[18] + (data[19] << 8));
 8002ea6:	693b      	ldr	r3, [r7, #16]
 8002ea8:	3312      	adds	r3, #18
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	461a      	mov	r2, r3
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	3313      	adds	r3, #19
 8002eb2:	781b      	ldrb	r3, [r3, #0]
 8002eb4:	021b      	lsls	r3, r3, #8
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	4413      	add	r3, r2
 8002eba:	b299      	uxth	r1, r3
 8002ebc:	7d7b      	ldrb	r3, [r7, #21]
 8002ebe:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002ec2:	fb02 f303 	mul.w	r3, r2, r3
 8002ec6:	68ba      	ldr	r2, [r7, #8]
 8002ec8:	4413      	add	r3, r2
 8002eca:	b20a      	sxth	r2, r1
 8002ecc:	875a      	strh	r2, [r3, #58]	@ 0x3a
      ic[curr_ic].cell.c_codes[10] = (data[20] + (data[21] << 8));
 8002ece:	693b      	ldr	r3, [r7, #16]
 8002ed0:	3314      	adds	r3, #20
 8002ed2:	781b      	ldrb	r3, [r3, #0]
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	693b      	ldr	r3, [r7, #16]
 8002ed8:	3315      	adds	r3, #21
 8002eda:	781b      	ldrb	r3, [r3, #0]
 8002edc:	021b      	lsls	r3, r3, #8
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	4413      	add	r3, r2
 8002ee2:	b299      	uxth	r1, r3
 8002ee4:	7d7b      	ldrb	r3, [r7, #21]
 8002ee6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002eea:	fb02 f303 	mul.w	r3, r2, r3
 8002eee:	68ba      	ldr	r2, [r7, #8]
 8002ef0:	4413      	add	r3, r2
 8002ef2:	b20a      	sxth	r2, r1
 8002ef4:	879a      	strh	r2, [r3, #60]	@ 0x3c
      ic[curr_ic].cell.c_codes[11] = (data[22] + (data[23] << 8));
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	3316      	adds	r3, #22
 8002efa:	781b      	ldrb	r3, [r3, #0]
 8002efc:	461a      	mov	r2, r3
 8002efe:	693b      	ldr	r3, [r7, #16]
 8002f00:	3317      	adds	r3, #23
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	021b      	lsls	r3, r3, #8
 8002f06:	b29b      	uxth	r3, r3
 8002f08:	4413      	add	r3, r2
 8002f0a:	b299      	uxth	r1, r3
 8002f0c:	7d7b      	ldrb	r3, [r7, #21]
 8002f0e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002f12:	fb02 f303 	mul.w	r3, r2, r3
 8002f16:	68ba      	ldr	r2, [r7, #8]
 8002f18:	4413      	add	r3, r2
 8002f1a:	b20a      	sxth	r2, r1
 8002f1c:	87da      	strh	r2, [r3, #62]	@ 0x3e
      ic[curr_ic].cell.c_codes[12] = (data[24] + (data[25] << 8));
 8002f1e:	693b      	ldr	r3, [r7, #16]
 8002f20:	3318      	adds	r3, #24
 8002f22:	781b      	ldrb	r3, [r3, #0]
 8002f24:	461a      	mov	r2, r3
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	3319      	adds	r3, #25
 8002f2a:	781b      	ldrb	r3, [r3, #0]
 8002f2c:	021b      	lsls	r3, r3, #8
 8002f2e:	b29b      	uxth	r3, r3
 8002f30:	4413      	add	r3, r2
 8002f32:	b299      	uxth	r1, r3
 8002f34:	7d7b      	ldrb	r3, [r7, #21]
 8002f36:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002f3a:	fb02 f303 	mul.w	r3, r2, r3
 8002f3e:	68ba      	ldr	r2, [r7, #8]
 8002f40:	4413      	add	r3, r2
 8002f42:	b20a      	sxth	r2, r1
 8002f44:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      ic[curr_ic].cell.c_codes[13] = (data[26] + (data[27] << 8));
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	331a      	adds	r3, #26
 8002f4c:	781b      	ldrb	r3, [r3, #0]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	331b      	adds	r3, #27
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	021b      	lsls	r3, r3, #8
 8002f58:	b29b      	uxth	r3, r3
 8002f5a:	4413      	add	r3, r2
 8002f5c:	b299      	uxth	r1, r3
 8002f5e:	7d7b      	ldrb	r3, [r7, #21]
 8002f60:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002f64:	fb02 f303 	mul.w	r3, r2, r3
 8002f68:	68ba      	ldr	r2, [r7, #8]
 8002f6a:	4413      	add	r3, r2
 8002f6c:	b20a      	sxth	r2, r1
 8002f6e:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42
      ic[curr_ic].cell.c_codes[14] = (data[28] + (data[29] << 8));
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	331c      	adds	r3, #28
 8002f76:	781b      	ldrb	r3, [r3, #0]
 8002f78:	461a      	mov	r2, r3
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	331d      	adds	r3, #29
 8002f7e:	781b      	ldrb	r3, [r3, #0]
 8002f80:	021b      	lsls	r3, r3, #8
 8002f82:	b29b      	uxth	r3, r3
 8002f84:	4413      	add	r3, r2
 8002f86:	b299      	uxth	r1, r3
 8002f88:	7d7b      	ldrb	r3, [r7, #21]
 8002f8a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002f8e:	fb02 f303 	mul.w	r3, r2, r3
 8002f92:	68ba      	ldr	r2, [r7, #8]
 8002f94:	4413      	add	r3, r2
 8002f96:	b20a      	sxth	r2, r1
 8002f98:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
      ic[curr_ic].cell.c_codes[15] = (data[30] + (data[31] << 8));
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	331e      	adds	r3, #30
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	461a      	mov	r2, r3
 8002fa4:	693b      	ldr	r3, [r7, #16]
 8002fa6:	331f      	adds	r3, #31
 8002fa8:	781b      	ldrb	r3, [r3, #0]
 8002faa:	021b      	lsls	r3, r3, #8
 8002fac:	b29b      	uxth	r3, r3
 8002fae:	4413      	add	r3, r2
 8002fb0:	b299      	uxth	r1, r3
 8002fb2:	7d7b      	ldrb	r3, [r7, #21]
 8002fb4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8002fb8:	fb02 f303 	mul.w	r3, r2, r3
 8002fbc:	68ba      	ldr	r2, [r7, #8]
 8002fbe:	4413      	add	r3, r2
 8002fc0:	b20a      	sxth	r2, r1
 8002fc2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
      break;
 8002fc6:	e000      	b.n	8002fca <adBms6830ParseCell+0x5aa>

    default:
      break;
 8002fc8:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8002fca:	7d7b      	ldrb	r3, [r7, #21]
 8002fcc:	3301      	adds	r3, #1
 8002fce:	757b      	strb	r3, [r7, #21]
 8002fd0:	7d7a      	ldrb	r2, [r7, #21]
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
 8002fd4:	429a      	cmp	r2, r3
 8002fd6:	f4ff ad49 	bcc.w	8002a6c <adBms6830ParseCell+0x4c>
    }
  }
  free(data);
 8002fda:	6938      	ldr	r0, [r7, #16]
 8002fdc:	f00d fd2e 	bl	8010a3c <free>
}
 8002fe0:	bf00      	nop
 8002fe2:	3718      	adds	r7, #24
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	bd80      	pop	{r7, pc}

08002fe8 <adBms6830ParseAverageCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAverageCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *acv_data)
{
 8002fe8:	b580      	push	{r7, lr}
 8002fea:	b086      	sub	sp, #24
 8002fec:	af00      	add	r7, sp, #0
 8002fee:	60b9      	str	r1, [r7, #8]
 8002ff0:	607b      	str	r3, [r7, #4]
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	73fb      	strb	r3, [r7, #15]
 8002ff6:	4613      	mov	r3, r2
 8002ff8:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDACALL_SIZE;}
 8002ffe:	7bbb      	ldrb	r3, [r7, #14]
 8003000:	2b00      	cmp	r3, #0
 8003002:	d102      	bne.n	800300a <adBms6830ParseAverageCell+0x22>
 8003004:	2322      	movs	r3, #34	@ 0x22
 8003006:	75fb      	strb	r3, [r7, #23]
 8003008:	e001      	b.n	800300e <adBms6830ParseAverageCell+0x26>
  else {data_size = RX_DATA;}
 800300a:	2308      	movs	r3, #8
 800300c:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 800300e:	7dfb      	ldrb	r3, [r7, #23]
 8003010:	2101      	movs	r1, #1
 8003012:	4618      	mov	r0, r3
 8003014:	f00d fa12 	bl	801043c <calloc>
 8003018:	4603      	mov	r3, r0
 800301a:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	2b00      	cmp	r3, #0
 8003020:	d105      	bne.n	800302e <adBms6830ParseAverageCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse avg cell memory \n");
    #else
    printf(" Failed to allocate parse avg cell memory \n");
 8003022:	4894      	ldr	r0, [pc, #592]	@ (8003274 <adBms6830ParseAverageCell+0x28c>)
 8003024:	f00f f934 	bl	8012290 <puts>
    #endif
    exit(0);
 8003028:	2000      	movs	r0, #0
 800302a:	f00d fa23 	bl	8010474 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800302e:	2300      	movs	r3, #0
 8003030:	757b      	strb	r3, [r7, #21]
 8003032:	e2c9      	b.n	80035c8 <adBms6830ParseAverageCell+0x5e0>
  {
    memcpy(&data[0], &acv_data[address], data_size); /* dst , src , size */
 8003034:	7dbb      	ldrb	r3, [r7, #22]
 8003036:	687a      	ldr	r2, [r7, #4]
 8003038:	4413      	add	r3, r2
 800303a:	7dfa      	ldrb	r2, [r7, #23]
 800303c:	4619      	mov	r1, r3
 800303e:	6938      	ldr	r0, [r7, #16]
 8003040:	f00f f98a 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003044:	7d7b      	ldrb	r3, [r7, #21]
 8003046:	3301      	adds	r3, #1
 8003048:	b2db      	uxtb	r3, r3
 800304a:	7dfa      	ldrb	r2, [r7, #23]
 800304c:	fb12 f303 	smulbb	r3, r2, r3
 8003050:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003052:	7bbb      	ldrb	r3, [r7, #14]
 8003054:	2b06      	cmp	r3, #6
 8003056:	f200 82b3 	bhi.w	80035c0 <adBms6830ParseAverageCell+0x5d8>
 800305a:	a201      	add	r2, pc, #4	@ (adr r2, 8003060 <adBms6830ParseAverageCell+0x78>)
 800305c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003060:	08003321 	.word	0x08003321
 8003064:	0800307d 	.word	0x0800307d
 8003068:	080030fb 	.word	0x080030fb
 800306c:	08003179 	.word	0x08003179
 8003070:	080031f7 	.word	0x080031f7
 8003074:	08003279 	.word	0x08003279
 8003078:	080032f7 	.word	0x080032f7
    {
    case A: /* Cell Register group A */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 800307c:	693b      	ldr	r3, [r7, #16]
 800307e:	781b      	ldrb	r3, [r3, #0]
 8003080:	461a      	mov	r2, r3
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	3301      	adds	r3, #1
 8003086:	781b      	ldrb	r3, [r3, #0]
 8003088:	021b      	lsls	r3, r3, #8
 800308a:	b29b      	uxth	r3, r3
 800308c:	4413      	add	r3, r2
 800308e:	b299      	uxth	r1, r3
 8003090:	7d7b      	ldrb	r3, [r7, #21]
 8003092:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003096:	fb02 f303 	mul.w	r3, r2, r3
 800309a:	68ba      	ldr	r2, [r7, #8]
 800309c:	4413      	add	r3, r2
 800309e:	b20a      	sxth	r2, r1
 80030a0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 80030a4:	693b      	ldr	r3, [r7, #16]
 80030a6:	3302      	adds	r3, #2
 80030a8:	781b      	ldrb	r3, [r3, #0]
 80030aa:	461a      	mov	r2, r3
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	3303      	adds	r3, #3
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	021b      	lsls	r3, r3, #8
 80030b4:	b29b      	uxth	r3, r3
 80030b6:	4413      	add	r3, r2
 80030b8:	b299      	uxth	r1, r3
 80030ba:	7d7b      	ldrb	r3, [r7, #21]
 80030bc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80030c0:	fb02 f303 	mul.w	r3, r2, r3
 80030c4:	68ba      	ldr	r2, [r7, #8]
 80030c6:	4413      	add	r3, r2
 80030c8:	b20a      	sxth	r2, r1
 80030ca:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 80030ce:	693b      	ldr	r3, [r7, #16]
 80030d0:	3304      	adds	r3, #4
 80030d2:	781b      	ldrb	r3, [r3, #0]
 80030d4:	461a      	mov	r2, r3
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	3305      	adds	r3, #5
 80030da:	781b      	ldrb	r3, [r3, #0]
 80030dc:	021b      	lsls	r3, r3, #8
 80030de:	b29b      	uxth	r3, r3
 80030e0:	4413      	add	r3, r2
 80030e2:	b299      	uxth	r1, r3
 80030e4:	7d7b      	ldrb	r3, [r7, #21]
 80030e6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80030ea:	fb02 f303 	mul.w	r3, r2, r3
 80030ee:	68ba      	ldr	r2, [r7, #8]
 80030f0:	4413      	add	r3, r2
 80030f2:	b20a      	sxth	r2, r1
 80030f4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      break;
 80030f8:	e263      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].acell.ac_codes[3] = (data[0] + (data[1] << 8));
 80030fa:	693b      	ldr	r3, [r7, #16]
 80030fc:	781b      	ldrb	r3, [r3, #0]
 80030fe:	461a      	mov	r2, r3
 8003100:	693b      	ldr	r3, [r7, #16]
 8003102:	3301      	adds	r3, #1
 8003104:	781b      	ldrb	r3, [r3, #0]
 8003106:	021b      	lsls	r3, r3, #8
 8003108:	b29b      	uxth	r3, r3
 800310a:	4413      	add	r3, r2
 800310c:	b299      	uxth	r1, r3
 800310e:	7d7b      	ldrb	r3, [r7, #21]
 8003110:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003114:	fb02 f303 	mul.w	r3, r2, r3
 8003118:	68ba      	ldr	r2, [r7, #8]
 800311a:	4413      	add	r3, r2
 800311c:	b20a      	sxth	r2, r1
 800311e:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[4] = (data[2] + (data[3] << 8));
 8003122:	693b      	ldr	r3, [r7, #16]
 8003124:	3302      	adds	r3, #2
 8003126:	781b      	ldrb	r3, [r3, #0]
 8003128:	461a      	mov	r2, r3
 800312a:	693b      	ldr	r3, [r7, #16]
 800312c:	3303      	adds	r3, #3
 800312e:	781b      	ldrb	r3, [r3, #0]
 8003130:	021b      	lsls	r3, r3, #8
 8003132:	b29b      	uxth	r3, r3
 8003134:	4413      	add	r3, r2
 8003136:	b299      	uxth	r1, r3
 8003138:	7d7b      	ldrb	r3, [r7, #21]
 800313a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800313e:	fb02 f303 	mul.w	r3, r2, r3
 8003142:	68ba      	ldr	r2, [r7, #8]
 8003144:	4413      	add	r3, r2
 8003146:	b20a      	sxth	r2, r1
 8003148:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      ic[curr_ic].acell.ac_codes[5] = (data[4] + (data[5] << 8));
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	3304      	adds	r3, #4
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	461a      	mov	r2, r3
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	3305      	adds	r3, #5
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	021b      	lsls	r3, r3, #8
 800315c:	b29b      	uxth	r3, r3
 800315e:	4413      	add	r3, r2
 8003160:	b299      	uxth	r1, r3
 8003162:	7d7b      	ldrb	r3, [r7, #21]
 8003164:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003168:	fb02 f303 	mul.w	r3, r2, r3
 800316c:	68ba      	ldr	r2, [r7, #8]
 800316e:	4413      	add	r3, r2
 8003170:	b20a      	sxth	r2, r1
 8003172:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      break;
 8003176:	e224      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].acell.ac_codes[6] = (data[0] + (data[1] << 8));
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	781b      	ldrb	r3, [r3, #0]
 800317c:	461a      	mov	r2, r3
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	3301      	adds	r3, #1
 8003182:	781b      	ldrb	r3, [r3, #0]
 8003184:	021b      	lsls	r3, r3, #8
 8003186:	b29b      	uxth	r3, r3
 8003188:	4413      	add	r3, r2
 800318a:	b299      	uxth	r1, r3
 800318c:	7d7b      	ldrb	r3, [r7, #21]
 800318e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003192:	fb02 f303 	mul.w	r3, r2, r3
 8003196:	68ba      	ldr	r2, [r7, #8]
 8003198:	4413      	add	r3, r2
 800319a:	b20a      	sxth	r2, r1
 800319c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[7] = (data[2] + (data[3] << 8));
 80031a0:	693b      	ldr	r3, [r7, #16]
 80031a2:	3302      	adds	r3, #2
 80031a4:	781b      	ldrb	r3, [r3, #0]
 80031a6:	461a      	mov	r2, r3
 80031a8:	693b      	ldr	r3, [r7, #16]
 80031aa:	3303      	adds	r3, #3
 80031ac:	781b      	ldrb	r3, [r3, #0]
 80031ae:	021b      	lsls	r3, r3, #8
 80031b0:	b29b      	uxth	r3, r3
 80031b2:	4413      	add	r3, r2
 80031b4:	b299      	uxth	r1, r3
 80031b6:	7d7b      	ldrb	r3, [r7, #21]
 80031b8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80031bc:	fb02 f303 	mul.w	r3, r2, r3
 80031c0:	68ba      	ldr	r2, [r7, #8]
 80031c2:	4413      	add	r3, r2
 80031c4:	b20a      	sxth	r2, r1
 80031c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      ic[curr_ic].acell.ac_codes[8] = (data[4] + (data[5] << 8));
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	3304      	adds	r3, #4
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	461a      	mov	r2, r3
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	3305      	adds	r3, #5
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	021b      	lsls	r3, r3, #8
 80031da:	b29b      	uxth	r3, r3
 80031dc:	4413      	add	r3, r2
 80031de:	b299      	uxth	r1, r3
 80031e0:	7d7b      	ldrb	r3, [r7, #21]
 80031e2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80031e6:	fb02 f303 	mul.w	r3, r2, r3
 80031ea:	68ba      	ldr	r2, [r7, #8]
 80031ec:	4413      	add	r3, r2
 80031ee:	b20a      	sxth	r2, r1
 80031f0:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      break;
 80031f4:	e1e5      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].acell.ac_codes[9] =  (data[0] + (data[1] << 8));
 80031f6:	693b      	ldr	r3, [r7, #16]
 80031f8:	781b      	ldrb	r3, [r3, #0]
 80031fa:	461a      	mov	r2, r3
 80031fc:	693b      	ldr	r3, [r7, #16]
 80031fe:	3301      	adds	r3, #1
 8003200:	781b      	ldrb	r3, [r3, #0]
 8003202:	021b      	lsls	r3, r3, #8
 8003204:	b29b      	uxth	r3, r3
 8003206:	4413      	add	r3, r2
 8003208:	b299      	uxth	r1, r3
 800320a:	7d7b      	ldrb	r3, [r7, #21]
 800320c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003210:	fb02 f303 	mul.w	r3, r2, r3
 8003214:	68ba      	ldr	r2, [r7, #8]
 8003216:	4413      	add	r3, r2
 8003218:	b20a      	sxth	r2, r1
 800321a:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[10] = (data[2] + (data[3] << 8));
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	3302      	adds	r3, #2
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	461a      	mov	r2, r3
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	3303      	adds	r3, #3
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	021b      	lsls	r3, r3, #8
 800322e:	b29b      	uxth	r3, r3
 8003230:	4413      	add	r3, r2
 8003232:	b299      	uxth	r1, r3
 8003234:	7d7b      	ldrb	r3, [r7, #21]
 8003236:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800323a:	fb02 f303 	mul.w	r3, r2, r3
 800323e:	68ba      	ldr	r2, [r7, #8]
 8003240:	4413      	add	r3, r2
 8003242:	b20a      	sxth	r2, r1
 8003244:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      ic[curr_ic].acell.ac_codes[11] = (data[4] + (data[5] << 8));
 8003248:	693b      	ldr	r3, [r7, #16]
 800324a:	3304      	adds	r3, #4
 800324c:	781b      	ldrb	r3, [r3, #0]
 800324e:	461a      	mov	r2, r3
 8003250:	693b      	ldr	r3, [r7, #16]
 8003252:	3305      	adds	r3, #5
 8003254:	781b      	ldrb	r3, [r3, #0]
 8003256:	021b      	lsls	r3, r3, #8
 8003258:	b29b      	uxth	r3, r3
 800325a:	4413      	add	r3, r2
 800325c:	b299      	uxth	r1, r3
 800325e:	7d7b      	ldrb	r3, [r7, #21]
 8003260:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003264:	fb02 f303 	mul.w	r3, r2, r3
 8003268:	68ba      	ldr	r2, [r7, #8]
 800326a:	4413      	add	r3, r2
 800326c:	b20a      	sxth	r2, r1
 800326e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      break;
 8003272:	e1a6      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>
 8003274:	08014db0 	.word	0x08014db0

    case E: /* Cell Register group E */
      ic[curr_ic].acell.ac_codes[12] = (data[0] + (data[1] << 8));
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	461a      	mov	r2, r3
 800327e:	693b      	ldr	r3, [r7, #16]
 8003280:	3301      	adds	r3, #1
 8003282:	781b      	ldrb	r3, [r3, #0]
 8003284:	021b      	lsls	r3, r3, #8
 8003286:	b29b      	uxth	r3, r3
 8003288:	4413      	add	r3, r2
 800328a:	b299      	uxth	r1, r3
 800328c:	7d7b      	ldrb	r3, [r7, #21]
 800328e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003292:	fb02 f303 	mul.w	r3, r2, r3
 8003296:	68ba      	ldr	r2, [r7, #8]
 8003298:	4413      	add	r3, r2
 800329a:	b20a      	sxth	r2, r1
 800329c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].acell.ac_codes[13] = (data[2] + (data[3] << 8));
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	3302      	adds	r3, #2
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	461a      	mov	r2, r3
 80032a8:	693b      	ldr	r3, [r7, #16]
 80032aa:	3303      	adds	r3, #3
 80032ac:	781b      	ldrb	r3, [r3, #0]
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	b29b      	uxth	r3, r3
 80032b2:	4413      	add	r3, r2
 80032b4:	b299      	uxth	r1, r3
 80032b6:	7d7b      	ldrb	r3, [r7, #21]
 80032b8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80032bc:	fb02 f303 	mul.w	r3, r2, r3
 80032c0:	68ba      	ldr	r2, [r7, #8]
 80032c2:	4413      	add	r3, r2
 80032c4:	b20a      	sxth	r2, r1
 80032c6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].acell.ac_codes[14] = (data[4] + (data[5] << 8));
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	3304      	adds	r3, #4
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	461a      	mov	r2, r3
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	3305      	adds	r3, #5
 80032d6:	781b      	ldrb	r3, [r3, #0]
 80032d8:	021b      	lsls	r3, r3, #8
 80032da:	b29b      	uxth	r3, r3
 80032dc:	4413      	add	r3, r2
 80032de:	b299      	uxth	r1, r3
 80032e0:	7d7b      	ldrb	r3, [r7, #21]
 80032e2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80032e6:	fb02 f303 	mul.w	r3, r2, r3
 80032ea:	68ba      	ldr	r2, [r7, #8]
 80032ec:	4413      	add	r3, r2
 80032ee:	b20a      	sxth	r2, r1
 80032f0:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      break;
 80032f4:	e165      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].acell.ac_codes[15] = (data[0] + (data[1] << 8));
 80032f6:	693b      	ldr	r3, [r7, #16]
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	461a      	mov	r2, r3
 80032fc:	693b      	ldr	r3, [r7, #16]
 80032fe:	3301      	adds	r3, #1
 8003300:	781b      	ldrb	r3, [r3, #0]
 8003302:	021b      	lsls	r3, r3, #8
 8003304:	b29b      	uxth	r3, r3
 8003306:	4413      	add	r3, r2
 8003308:	b299      	uxth	r1, r3
 800330a:	7d7b      	ldrb	r3, [r7, #21]
 800330c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003310:	fb02 f303 	mul.w	r3, r2, r3
 8003314:	68ba      	ldr	r2, [r7, #8]
 8003316:	4413      	add	r3, r2
 8003318:	b20a      	sxth	r2, r1
 800331a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      break;
 800331e:	e150      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].acell.ac_codes[0] = (data[0] + (data[1] << 8));
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	461a      	mov	r2, r3
 8003326:	693b      	ldr	r3, [r7, #16]
 8003328:	3301      	adds	r3, #1
 800332a:	781b      	ldrb	r3, [r3, #0]
 800332c:	021b      	lsls	r3, r3, #8
 800332e:	b29b      	uxth	r3, r3
 8003330:	4413      	add	r3, r2
 8003332:	b299      	uxth	r1, r3
 8003334:	7d7b      	ldrb	r3, [r7, #21]
 8003336:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800333a:	fb02 f303 	mul.w	r3, r2, r3
 800333e:	68ba      	ldr	r2, [r7, #8]
 8003340:	4413      	add	r3, r2
 8003342:	b20a      	sxth	r2, r1
 8003344:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      ic[curr_ic].acell.ac_codes[1] = (data[2] + (data[3] << 8));
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	3302      	adds	r3, #2
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	461a      	mov	r2, r3
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	3303      	adds	r3, #3
 8003354:	781b      	ldrb	r3, [r3, #0]
 8003356:	021b      	lsls	r3, r3, #8
 8003358:	b29b      	uxth	r3, r3
 800335a:	4413      	add	r3, r2
 800335c:	b299      	uxth	r1, r3
 800335e:	7d7b      	ldrb	r3, [r7, #21]
 8003360:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003364:	fb02 f303 	mul.w	r3, r2, r3
 8003368:	68ba      	ldr	r2, [r7, #8]
 800336a:	4413      	add	r3, r2
 800336c:	b20a      	sxth	r2, r1
 800336e:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      ic[curr_ic].acell.ac_codes[2] = (data[4] + (data[5] << 8));
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	3304      	adds	r3, #4
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	461a      	mov	r2, r3
 800337a:	693b      	ldr	r3, [r7, #16]
 800337c:	3305      	adds	r3, #5
 800337e:	781b      	ldrb	r3, [r3, #0]
 8003380:	021b      	lsls	r3, r3, #8
 8003382:	b29b      	uxth	r3, r3
 8003384:	4413      	add	r3, r2
 8003386:	b299      	uxth	r1, r3
 8003388:	7d7b      	ldrb	r3, [r7, #21]
 800338a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800338e:	fb02 f303 	mul.w	r3, r2, r3
 8003392:	68ba      	ldr	r2, [r7, #8]
 8003394:	4413      	add	r3, r2
 8003396:	b20a      	sxth	r2, r1
 8003398:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
      ic[curr_ic].acell.ac_codes[3] = (data[6] + (data[7] << 8));
 800339c:	693b      	ldr	r3, [r7, #16]
 800339e:	3306      	adds	r3, #6
 80033a0:	781b      	ldrb	r3, [r3, #0]
 80033a2:	461a      	mov	r2, r3
 80033a4:	693b      	ldr	r3, [r7, #16]
 80033a6:	3307      	adds	r3, #7
 80033a8:	781b      	ldrb	r3, [r3, #0]
 80033aa:	021b      	lsls	r3, r3, #8
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	4413      	add	r3, r2
 80033b0:	b299      	uxth	r1, r3
 80033b2:	7d7b      	ldrb	r3, [r7, #21]
 80033b4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80033b8:	fb02 f303 	mul.w	r3, r2, r3
 80033bc:	68ba      	ldr	r2, [r7, #8]
 80033be:	4413      	add	r3, r2
 80033c0:	b20a      	sxth	r2, r1
 80033c2:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
      ic[curr_ic].acell.ac_codes[4] = (data[8] + (data[9] << 8));
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	3308      	adds	r3, #8
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	461a      	mov	r2, r3
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	3309      	adds	r3, #9
 80033d2:	781b      	ldrb	r3, [r3, #0]
 80033d4:	021b      	lsls	r3, r3, #8
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	4413      	add	r3, r2
 80033da:	b299      	uxth	r1, r3
 80033dc:	7d7b      	ldrb	r3, [r7, #21]
 80033de:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80033e2:	fb02 f303 	mul.w	r3, r2, r3
 80033e6:	68ba      	ldr	r2, [r7, #8]
 80033e8:	4413      	add	r3, r2
 80033ea:	b20a      	sxth	r2, r1
 80033ec:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
      ic[curr_ic].acell.ac_codes[5] = (data[10] + (data[11] << 8));
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	330a      	adds	r3, #10
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	461a      	mov	r2, r3
 80033f8:	693b      	ldr	r3, [r7, #16]
 80033fa:	330b      	adds	r3, #11
 80033fc:	781b      	ldrb	r3, [r3, #0]
 80033fe:	021b      	lsls	r3, r3, #8
 8003400:	b29b      	uxth	r3, r3
 8003402:	4413      	add	r3, r2
 8003404:	b299      	uxth	r1, r3
 8003406:	7d7b      	ldrb	r3, [r7, #21]
 8003408:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800340c:	fb02 f303 	mul.w	r3, r2, r3
 8003410:	68ba      	ldr	r2, [r7, #8]
 8003412:	4413      	add	r3, r2
 8003414:	b20a      	sxth	r2, r1
 8003416:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
      ic[curr_ic].acell.ac_codes[6] = (data[12] + (data[13] << 8));
 800341a:	693b      	ldr	r3, [r7, #16]
 800341c:	330c      	adds	r3, #12
 800341e:	781b      	ldrb	r3, [r3, #0]
 8003420:	461a      	mov	r2, r3
 8003422:	693b      	ldr	r3, [r7, #16]
 8003424:	330d      	adds	r3, #13
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	021b      	lsls	r3, r3, #8
 800342a:	b29b      	uxth	r3, r3
 800342c:	4413      	add	r3, r2
 800342e:	b299      	uxth	r1, r3
 8003430:	7d7b      	ldrb	r3, [r7, #21]
 8003432:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003436:	fb02 f303 	mul.w	r3, r2, r3
 800343a:	68ba      	ldr	r2, [r7, #8]
 800343c:	4413      	add	r3, r2
 800343e:	b20a      	sxth	r2, r1
 8003440:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
      ic[curr_ic].acell.ac_codes[7] = (data[14] + (data[15] << 8));
 8003444:	693b      	ldr	r3, [r7, #16]
 8003446:	330e      	adds	r3, #14
 8003448:	781b      	ldrb	r3, [r3, #0]
 800344a:	461a      	mov	r2, r3
 800344c:	693b      	ldr	r3, [r7, #16]
 800344e:	330f      	adds	r3, #15
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	021b      	lsls	r3, r3, #8
 8003454:	b29b      	uxth	r3, r3
 8003456:	4413      	add	r3, r2
 8003458:	b299      	uxth	r1, r3
 800345a:	7d7b      	ldrb	r3, [r7, #21]
 800345c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003460:	fb02 f303 	mul.w	r3, r2, r3
 8003464:	68ba      	ldr	r2, [r7, #8]
 8003466:	4413      	add	r3, r2
 8003468:	b20a      	sxth	r2, r1
 800346a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
      ic[curr_ic].acell.ac_codes[8] = (data[16] + (data[17] << 8));
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	3310      	adds	r3, #16
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	461a      	mov	r2, r3
 8003476:	693b      	ldr	r3, [r7, #16]
 8003478:	3311      	adds	r3, #17
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	021b      	lsls	r3, r3, #8
 800347e:	b29b      	uxth	r3, r3
 8003480:	4413      	add	r3, r2
 8003482:	b299      	uxth	r1, r3
 8003484:	7d7b      	ldrb	r3, [r7, #21]
 8003486:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800348a:	fb02 f303 	mul.w	r3, r2, r3
 800348e:	68ba      	ldr	r2, [r7, #8]
 8003490:	4413      	add	r3, r2
 8003492:	b20a      	sxth	r2, r1
 8003494:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
      ic[curr_ic].acell.ac_codes[9] =  (data[18] + (data[19] << 8));
 8003498:	693b      	ldr	r3, [r7, #16]
 800349a:	3312      	adds	r3, #18
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	461a      	mov	r2, r3
 80034a0:	693b      	ldr	r3, [r7, #16]
 80034a2:	3313      	adds	r3, #19
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	021b      	lsls	r3, r3, #8
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	4413      	add	r3, r2
 80034ac:	b299      	uxth	r1, r3
 80034ae:	7d7b      	ldrb	r3, [r7, #21]
 80034b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80034b4:	fb02 f303 	mul.w	r3, r2, r3
 80034b8:	68ba      	ldr	r2, [r7, #8]
 80034ba:	4413      	add	r3, r2
 80034bc:	b20a      	sxth	r2, r1
 80034be:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
      ic[curr_ic].acell.ac_codes[10] = (data[20] + (data[21] << 8));
 80034c2:	693b      	ldr	r3, [r7, #16]
 80034c4:	3314      	adds	r3, #20
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	461a      	mov	r2, r3
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	3315      	adds	r3, #21
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	021b      	lsls	r3, r3, #8
 80034d2:	b29b      	uxth	r3, r3
 80034d4:	4413      	add	r3, r2
 80034d6:	b299      	uxth	r1, r3
 80034d8:	7d7b      	ldrb	r3, [r7, #21]
 80034da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80034de:	fb02 f303 	mul.w	r3, r2, r3
 80034e2:	68ba      	ldr	r2, [r7, #8]
 80034e4:	4413      	add	r3, r2
 80034e6:	b20a      	sxth	r2, r1
 80034e8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
      ic[curr_ic].acell.ac_codes[11] = (data[22] + (data[23] << 8));
 80034ec:	693b      	ldr	r3, [r7, #16]
 80034ee:	3316      	adds	r3, #22
 80034f0:	781b      	ldrb	r3, [r3, #0]
 80034f2:	461a      	mov	r2, r3
 80034f4:	693b      	ldr	r3, [r7, #16]
 80034f6:	3317      	adds	r3, #23
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	021b      	lsls	r3, r3, #8
 80034fc:	b29b      	uxth	r3, r3
 80034fe:	4413      	add	r3, r2
 8003500:	b299      	uxth	r1, r3
 8003502:	7d7b      	ldrb	r3, [r7, #21]
 8003504:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003508:	fb02 f303 	mul.w	r3, r2, r3
 800350c:	68ba      	ldr	r2, [r7, #8]
 800350e:	4413      	add	r3, r2
 8003510:	b20a      	sxth	r2, r1
 8003512:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      ic[curr_ic].acell.ac_codes[12] = (data[24] + (data[25] << 8));
 8003516:	693b      	ldr	r3, [r7, #16]
 8003518:	3318      	adds	r3, #24
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	461a      	mov	r2, r3
 800351e:	693b      	ldr	r3, [r7, #16]
 8003520:	3319      	adds	r3, #25
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	021b      	lsls	r3, r3, #8
 8003526:	b29b      	uxth	r3, r3
 8003528:	4413      	add	r3, r2
 800352a:	b299      	uxth	r1, r3
 800352c:	7d7b      	ldrb	r3, [r7, #21]
 800352e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003532:	fb02 f303 	mul.w	r3, r2, r3
 8003536:	68ba      	ldr	r2, [r7, #8]
 8003538:	4413      	add	r3, r2
 800353a:	b20a      	sxth	r2, r1
 800353c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      ic[curr_ic].acell.ac_codes[13] = (data[26] + (data[27] << 8));
 8003540:	693b      	ldr	r3, [r7, #16]
 8003542:	331a      	adds	r3, #26
 8003544:	781b      	ldrb	r3, [r3, #0]
 8003546:	461a      	mov	r2, r3
 8003548:	693b      	ldr	r3, [r7, #16]
 800354a:	331b      	adds	r3, #27
 800354c:	781b      	ldrb	r3, [r3, #0]
 800354e:	021b      	lsls	r3, r3, #8
 8003550:	b29b      	uxth	r3, r3
 8003552:	4413      	add	r3, r2
 8003554:	b299      	uxth	r1, r3
 8003556:	7d7b      	ldrb	r3, [r7, #21]
 8003558:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800355c:	fb02 f303 	mul.w	r3, r2, r3
 8003560:	68ba      	ldr	r2, [r7, #8]
 8003562:	4413      	add	r3, r2
 8003564:	b20a      	sxth	r2, r1
 8003566:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      ic[curr_ic].acell.ac_codes[14] = (data[28] + (data[29] << 8));
 800356a:	693b      	ldr	r3, [r7, #16]
 800356c:	331c      	adds	r3, #28
 800356e:	781b      	ldrb	r3, [r3, #0]
 8003570:	461a      	mov	r2, r3
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	331d      	adds	r3, #29
 8003576:	781b      	ldrb	r3, [r3, #0]
 8003578:	021b      	lsls	r3, r3, #8
 800357a:	b29b      	uxth	r3, r3
 800357c:	4413      	add	r3, r2
 800357e:	b299      	uxth	r1, r3
 8003580:	7d7b      	ldrb	r3, [r7, #21]
 8003582:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003586:	fb02 f303 	mul.w	r3, r2, r3
 800358a:	68ba      	ldr	r2, [r7, #8]
 800358c:	4413      	add	r3, r2
 800358e:	b20a      	sxth	r2, r1
 8003590:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      ic[curr_ic].acell.ac_codes[15] = (data[30] + (data[31] << 8));
 8003594:	693b      	ldr	r3, [r7, #16]
 8003596:	331e      	adds	r3, #30
 8003598:	781b      	ldrb	r3, [r3, #0]
 800359a:	461a      	mov	r2, r3
 800359c:	693b      	ldr	r3, [r7, #16]
 800359e:	331f      	adds	r3, #31
 80035a0:	781b      	ldrb	r3, [r3, #0]
 80035a2:	021b      	lsls	r3, r3, #8
 80035a4:	b29b      	uxth	r3, r3
 80035a6:	4413      	add	r3, r2
 80035a8:	b299      	uxth	r1, r3
 80035aa:	7d7b      	ldrb	r3, [r7, #21]
 80035ac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80035b0:	fb02 f303 	mul.w	r3, r2, r3
 80035b4:	68ba      	ldr	r2, [r7, #8]
 80035b6:	4413      	add	r3, r2
 80035b8:	b20a      	sxth	r2, r1
 80035ba:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
      break;
 80035be:	e000      	b.n	80035c2 <adBms6830ParseAverageCell+0x5da>

    default:
      break;
 80035c0:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80035c2:	7d7b      	ldrb	r3, [r7, #21]
 80035c4:	3301      	adds	r3, #1
 80035c6:	757b      	strb	r3, [r7, #21]
 80035c8:	7d7a      	ldrb	r2, [r7, #21]
 80035ca:	7bfb      	ldrb	r3, [r7, #15]
 80035cc:	429a      	cmp	r2, r3
 80035ce:	f4ff ad31 	bcc.w	8003034 <adBms6830ParseAverageCell+0x4c>
    }
  }
  free(data);
 80035d2:	6938      	ldr	r0, [r7, #16]
 80035d4:	f00d fa32 	bl	8010a3c <free>
}
 80035d8:	bf00      	nop
 80035da:	3718      	adds	r7, #24
 80035dc:	46bd      	mov	sp, r7
 80035de:	bd80      	pop	{r7, pc}

080035e0 <adBms6830ParseSCell>:
 *
 *******************************************************************************
*/
/* Parse S cell voltages */
void adBms6830ParseSCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *scv_data)
{
 80035e0:	b580      	push	{r7, lr}
 80035e2:	b086      	sub	sp, #24
 80035e4:	af00      	add	r7, sp, #0
 80035e6:	60b9      	str	r1, [r7, #8]
 80035e8:	607b      	str	r3, [r7, #4]
 80035ea:	4603      	mov	r3, r0
 80035ec:	73fb      	strb	r3, [r7, #15]
 80035ee:	4613      	mov	r3, r2
 80035f0:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80035f2:	2300      	movs	r3, #0
 80035f4:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDSALL_SIZE;}
 80035f6:	7bbb      	ldrb	r3, [r7, #14]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d102      	bne.n	8003602 <adBms6830ParseSCell+0x22>
 80035fc:	2322      	movs	r3, #34	@ 0x22
 80035fe:	75fb      	strb	r3, [r7, #23]
 8003600:	e001      	b.n	8003606 <adBms6830ParseSCell+0x26>
  else {data_size = RX_DATA;}
 8003602:	2308      	movs	r3, #8
 8003604:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003606:	7dfb      	ldrb	r3, [r7, #23]
 8003608:	2101      	movs	r1, #1
 800360a:	4618      	mov	r0, r3
 800360c:	f00c ff16 	bl	801043c <calloc>
 8003610:	4603      	mov	r3, r0
 8003612:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003614:	693b      	ldr	r3, [r7, #16]
 8003616:	2b00      	cmp	r3, #0
 8003618:	d105      	bne.n	8003626 <adBms6830ParseSCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse scv memory \n");
    #else
    printf(" Failed to allocate parse scv memory \n");
 800361a:	4894      	ldr	r0, [pc, #592]	@ (800386c <adBms6830ParseSCell+0x28c>)
 800361c:	f00e fe38 	bl	8012290 <puts>
    #endif
    exit(0);
 8003620:	2000      	movs	r0, #0
 8003622:	f00c ff27 	bl	8010474 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003626:	2300      	movs	r3, #0
 8003628:	757b      	strb	r3, [r7, #21]
 800362a:	e2c9      	b.n	8003bc0 <adBms6830ParseSCell+0x5e0>
  {
    memcpy(&data[0], &scv_data[address], data_size); /* dst , src , size */
 800362c:	7dbb      	ldrb	r3, [r7, #22]
 800362e:	687a      	ldr	r2, [r7, #4]
 8003630:	4413      	add	r3, r2
 8003632:	7dfa      	ldrb	r2, [r7, #23]
 8003634:	4619      	mov	r1, r3
 8003636:	6938      	ldr	r0, [r7, #16]
 8003638:	f00e fe8e 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (data_size));
 800363c:	7d7b      	ldrb	r3, [r7, #21]
 800363e:	3301      	adds	r3, #1
 8003640:	b2db      	uxtb	r3, r3
 8003642:	7dfa      	ldrb	r2, [r7, #23]
 8003644:	fb12 f303 	smulbb	r3, r2, r3
 8003648:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 800364a:	7bbb      	ldrb	r3, [r7, #14]
 800364c:	2b06      	cmp	r3, #6
 800364e:	f200 82b3 	bhi.w	8003bb8 <adBms6830ParseSCell+0x5d8>
 8003652:	a201      	add	r2, pc, #4	@ (adr r2, 8003658 <adBms6830ParseSCell+0x78>)
 8003654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003658:	08003919 	.word	0x08003919
 800365c:	08003675 	.word	0x08003675
 8003660:	080036f3 	.word	0x080036f3
 8003664:	08003771 	.word	0x08003771
 8003668:	080037ef 	.word	0x080037ef
 800366c:	08003871 	.word	0x08003871
 8003670:	080038ef 	.word	0x080038ef
    {
    case A: /* Cell Register group A */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	461a      	mov	r2, r3
 800367a:	693b      	ldr	r3, [r7, #16]
 800367c:	3301      	adds	r3, #1
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	021b      	lsls	r3, r3, #8
 8003682:	b29b      	uxth	r3, r3
 8003684:	4413      	add	r3, r2
 8003686:	b299      	uxth	r1, r3
 8003688:	7d7b      	ldrb	r3, [r7, #21]
 800368a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800368e:	fb02 f303 	mul.w	r3, r2, r3
 8003692:	68ba      	ldr	r2, [r7, #8]
 8003694:	4413      	add	r3, r2
 8003696:	b20a      	sxth	r2, r1
 8003698:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 800369c:	693b      	ldr	r3, [r7, #16]
 800369e:	3302      	adds	r3, #2
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	461a      	mov	r2, r3
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	3303      	adds	r3, #3
 80036a8:	781b      	ldrb	r3, [r3, #0]
 80036aa:	021b      	lsls	r3, r3, #8
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	4413      	add	r3, r2
 80036b0:	b299      	uxth	r1, r3
 80036b2:	7d7b      	ldrb	r3, [r7, #21]
 80036b4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80036b8:	fb02 f303 	mul.w	r3, r2, r3
 80036bc:	68ba      	ldr	r2, [r7, #8]
 80036be:	4413      	add	r3, r2
 80036c0:	b20a      	sxth	r2, r1
 80036c2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 80036c6:	693b      	ldr	r3, [r7, #16]
 80036c8:	3304      	adds	r3, #4
 80036ca:	781b      	ldrb	r3, [r3, #0]
 80036cc:	461a      	mov	r2, r3
 80036ce:	693b      	ldr	r3, [r7, #16]
 80036d0:	3305      	adds	r3, #5
 80036d2:	781b      	ldrb	r3, [r3, #0]
 80036d4:	021b      	lsls	r3, r3, #8
 80036d6:	b29b      	uxth	r3, r3
 80036d8:	4413      	add	r3, r2
 80036da:	b299      	uxth	r1, r3
 80036dc:	7d7b      	ldrb	r3, [r7, #21]
 80036de:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80036e2:	fb02 f303 	mul.w	r3, r2, r3
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	4413      	add	r3, r2
 80036ea:	b20a      	sxth	r2, r1
 80036ec:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      break;
 80036f0:	e263      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].scell.sc_codes[3] = (data[0] + (data[1] << 8));
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	781b      	ldrb	r3, [r3, #0]
 80036f6:	461a      	mov	r2, r3
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	3301      	adds	r3, #1
 80036fc:	781b      	ldrb	r3, [r3, #0]
 80036fe:	021b      	lsls	r3, r3, #8
 8003700:	b29b      	uxth	r3, r3
 8003702:	4413      	add	r3, r2
 8003704:	b299      	uxth	r1, r3
 8003706:	7d7b      	ldrb	r3, [r7, #21]
 8003708:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800370c:	fb02 f303 	mul.w	r3, r2, r3
 8003710:	68ba      	ldr	r2, [r7, #8]
 8003712:	4413      	add	r3, r2
 8003714:	b20a      	sxth	r2, r1
 8003716:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[4] = (data[2] + (data[3] << 8));
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	3302      	adds	r3, #2
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	461a      	mov	r2, r3
 8003722:	693b      	ldr	r3, [r7, #16]
 8003724:	3303      	adds	r3, #3
 8003726:	781b      	ldrb	r3, [r3, #0]
 8003728:	021b      	lsls	r3, r3, #8
 800372a:	b29b      	uxth	r3, r3
 800372c:	4413      	add	r3, r2
 800372e:	b299      	uxth	r1, r3
 8003730:	7d7b      	ldrb	r3, [r7, #21]
 8003732:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003736:	fb02 f303 	mul.w	r3, r2, r3
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	4413      	add	r3, r2
 800373e:	b20a      	sxth	r2, r1
 8003740:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      ic[curr_ic].scell.sc_codes[5] = (data[4] + (data[5] << 8));
 8003744:	693b      	ldr	r3, [r7, #16]
 8003746:	3304      	adds	r3, #4
 8003748:	781b      	ldrb	r3, [r3, #0]
 800374a:	461a      	mov	r2, r3
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	3305      	adds	r3, #5
 8003750:	781b      	ldrb	r3, [r3, #0]
 8003752:	021b      	lsls	r3, r3, #8
 8003754:	b29b      	uxth	r3, r3
 8003756:	4413      	add	r3, r2
 8003758:	b299      	uxth	r1, r3
 800375a:	7d7b      	ldrb	r3, [r7, #21]
 800375c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003760:	fb02 f303 	mul.w	r3, r2, r3
 8003764:	68ba      	ldr	r2, [r7, #8]
 8003766:	4413      	add	r3, r2
 8003768:	b20a      	sxth	r2, r1
 800376a:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      break;
 800376e:	e224      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].scell.sc_codes[6] = (data[0] + (data[1] << 8));
 8003770:	693b      	ldr	r3, [r7, #16]
 8003772:	781b      	ldrb	r3, [r3, #0]
 8003774:	461a      	mov	r2, r3
 8003776:	693b      	ldr	r3, [r7, #16]
 8003778:	3301      	adds	r3, #1
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	021b      	lsls	r3, r3, #8
 800377e:	b29b      	uxth	r3, r3
 8003780:	4413      	add	r3, r2
 8003782:	b299      	uxth	r1, r3
 8003784:	7d7b      	ldrb	r3, [r7, #21]
 8003786:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800378a:	fb02 f303 	mul.w	r3, r2, r3
 800378e:	68ba      	ldr	r2, [r7, #8]
 8003790:	4413      	add	r3, r2
 8003792:	b20a      	sxth	r2, r1
 8003794:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[7] = (data[2] + (data[3] << 8));
 8003798:	693b      	ldr	r3, [r7, #16]
 800379a:	3302      	adds	r3, #2
 800379c:	781b      	ldrb	r3, [r3, #0]
 800379e:	461a      	mov	r2, r3
 80037a0:	693b      	ldr	r3, [r7, #16]
 80037a2:	3303      	adds	r3, #3
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	021b      	lsls	r3, r3, #8
 80037a8:	b29b      	uxth	r3, r3
 80037aa:	4413      	add	r3, r2
 80037ac:	b299      	uxth	r1, r3
 80037ae:	7d7b      	ldrb	r3, [r7, #21]
 80037b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80037b4:	fb02 f303 	mul.w	r3, r2, r3
 80037b8:	68ba      	ldr	r2, [r7, #8]
 80037ba:	4413      	add	r3, r2
 80037bc:	b20a      	sxth	r2, r1
 80037be:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      ic[curr_ic].scell.sc_codes[8] = (data[4] + (data[5] << 8));
 80037c2:	693b      	ldr	r3, [r7, #16]
 80037c4:	3304      	adds	r3, #4
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	461a      	mov	r2, r3
 80037ca:	693b      	ldr	r3, [r7, #16]
 80037cc:	3305      	adds	r3, #5
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	021b      	lsls	r3, r3, #8
 80037d2:	b29b      	uxth	r3, r3
 80037d4:	4413      	add	r3, r2
 80037d6:	b299      	uxth	r1, r3
 80037d8:	7d7b      	ldrb	r3, [r7, #21]
 80037da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80037de:	fb02 f303 	mul.w	r3, r2, r3
 80037e2:	68ba      	ldr	r2, [r7, #8]
 80037e4:	4413      	add	r3, r2
 80037e6:	b20a      	sxth	r2, r1
 80037e8:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      break;
 80037ec:	e1e5      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].scell.sc_codes[9] =  (data[0] + (data[1] << 8));
 80037ee:	693b      	ldr	r3, [r7, #16]
 80037f0:	781b      	ldrb	r3, [r3, #0]
 80037f2:	461a      	mov	r2, r3
 80037f4:	693b      	ldr	r3, [r7, #16]
 80037f6:	3301      	adds	r3, #1
 80037f8:	781b      	ldrb	r3, [r3, #0]
 80037fa:	021b      	lsls	r3, r3, #8
 80037fc:	b29b      	uxth	r3, r3
 80037fe:	4413      	add	r3, r2
 8003800:	b299      	uxth	r1, r3
 8003802:	7d7b      	ldrb	r3, [r7, #21]
 8003804:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003808:	fb02 f303 	mul.w	r3, r2, r3
 800380c:	68ba      	ldr	r2, [r7, #8]
 800380e:	4413      	add	r3, r2
 8003810:	b20a      	sxth	r2, r1
 8003812:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[10] = (data[2] + (data[3] << 8));
 8003816:	693b      	ldr	r3, [r7, #16]
 8003818:	3302      	adds	r3, #2
 800381a:	781b      	ldrb	r3, [r3, #0]
 800381c:	461a      	mov	r2, r3
 800381e:	693b      	ldr	r3, [r7, #16]
 8003820:	3303      	adds	r3, #3
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	021b      	lsls	r3, r3, #8
 8003826:	b29b      	uxth	r3, r3
 8003828:	4413      	add	r3, r2
 800382a:	b299      	uxth	r1, r3
 800382c:	7d7b      	ldrb	r3, [r7, #21]
 800382e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003832:	fb02 f303 	mul.w	r3, r2, r3
 8003836:	68ba      	ldr	r2, [r7, #8]
 8003838:	4413      	add	r3, r2
 800383a:	b20a      	sxth	r2, r1
 800383c:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      ic[curr_ic].scell.sc_codes[11] = (data[4] + (data[5] << 8));
 8003840:	693b      	ldr	r3, [r7, #16]
 8003842:	3304      	adds	r3, #4
 8003844:	781b      	ldrb	r3, [r3, #0]
 8003846:	461a      	mov	r2, r3
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	3305      	adds	r3, #5
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	021b      	lsls	r3, r3, #8
 8003850:	b29b      	uxth	r3, r3
 8003852:	4413      	add	r3, r2
 8003854:	b299      	uxth	r1, r3
 8003856:	7d7b      	ldrb	r3, [r7, #21]
 8003858:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800385c:	fb02 f303 	mul.w	r3, r2, r3
 8003860:	68ba      	ldr	r2, [r7, #8]
 8003862:	4413      	add	r3, r2
 8003864:	b20a      	sxth	r2, r1
 8003866:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      break;
 800386a:	e1a6      	b.n	8003bba <adBms6830ParseSCell+0x5da>
 800386c:	08014ddc 	.word	0x08014ddc

    case E: /* Cell Register group E */
      ic[curr_ic].scell.sc_codes[12] = (data[0] + (data[1] << 8));
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	461a      	mov	r2, r3
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	3301      	adds	r3, #1
 800387a:	781b      	ldrb	r3, [r3, #0]
 800387c:	021b      	lsls	r3, r3, #8
 800387e:	b29b      	uxth	r3, r3
 8003880:	4413      	add	r3, r2
 8003882:	b299      	uxth	r1, r3
 8003884:	7d7b      	ldrb	r3, [r7, #21]
 8003886:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800388a:	fb02 f303 	mul.w	r3, r2, r3
 800388e:	68ba      	ldr	r2, [r7, #8]
 8003890:	4413      	add	r3, r2
 8003892:	b20a      	sxth	r2, r1
 8003894:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].scell.sc_codes[13] = (data[2] + (data[3] << 8));
 8003898:	693b      	ldr	r3, [r7, #16]
 800389a:	3302      	adds	r3, #2
 800389c:	781b      	ldrb	r3, [r3, #0]
 800389e:	461a      	mov	r2, r3
 80038a0:	693b      	ldr	r3, [r7, #16]
 80038a2:	3303      	adds	r3, #3
 80038a4:	781b      	ldrb	r3, [r3, #0]
 80038a6:	021b      	lsls	r3, r3, #8
 80038a8:	b29b      	uxth	r3, r3
 80038aa:	4413      	add	r3, r2
 80038ac:	b299      	uxth	r1, r3
 80038ae:	7d7b      	ldrb	r3, [r7, #21]
 80038b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80038b4:	fb02 f303 	mul.w	r3, r2, r3
 80038b8:	68ba      	ldr	r2, [r7, #8]
 80038ba:	4413      	add	r3, r2
 80038bc:	b20a      	sxth	r2, r1
 80038be:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].scell.sc_codes[14] = (data[4] + (data[5] << 8));
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	3304      	adds	r3, #4
 80038c6:	781b      	ldrb	r3, [r3, #0]
 80038c8:	461a      	mov	r2, r3
 80038ca:	693b      	ldr	r3, [r7, #16]
 80038cc:	3305      	adds	r3, #5
 80038ce:	781b      	ldrb	r3, [r3, #0]
 80038d0:	021b      	lsls	r3, r3, #8
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	4413      	add	r3, r2
 80038d6:	b299      	uxth	r1, r3
 80038d8:	7d7b      	ldrb	r3, [r7, #21]
 80038da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80038de:	fb02 f303 	mul.w	r3, r2, r3
 80038e2:	68ba      	ldr	r2, [r7, #8]
 80038e4:	4413      	add	r3, r2
 80038e6:	b20a      	sxth	r2, r1
 80038e8:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      break;
 80038ec:	e165      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].scell.sc_codes[15] = (data[0] + (data[1] << 8));
 80038ee:	693b      	ldr	r3, [r7, #16]
 80038f0:	781b      	ldrb	r3, [r3, #0]
 80038f2:	461a      	mov	r2, r3
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	3301      	adds	r3, #1
 80038f8:	781b      	ldrb	r3, [r3, #0]
 80038fa:	021b      	lsls	r3, r3, #8
 80038fc:	b29b      	uxth	r3, r3
 80038fe:	4413      	add	r3, r2
 8003900:	b299      	uxth	r1, r3
 8003902:	7d7b      	ldrb	r3, [r7, #21]
 8003904:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003908:	fb02 f303 	mul.w	r3, r2, r3
 800390c:	68ba      	ldr	r2, [r7, #8]
 800390e:	4413      	add	r3, r2
 8003910:	b20a      	sxth	r2, r1
 8003912:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      break;
 8003916:	e150      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].scell.sc_codes[0] = (data[0] + (data[1] << 8));
 8003918:	693b      	ldr	r3, [r7, #16]
 800391a:	781b      	ldrb	r3, [r3, #0]
 800391c:	461a      	mov	r2, r3
 800391e:	693b      	ldr	r3, [r7, #16]
 8003920:	3301      	adds	r3, #1
 8003922:	781b      	ldrb	r3, [r3, #0]
 8003924:	021b      	lsls	r3, r3, #8
 8003926:	b29b      	uxth	r3, r3
 8003928:	4413      	add	r3, r2
 800392a:	b299      	uxth	r1, r3
 800392c:	7d7b      	ldrb	r3, [r7, #21]
 800392e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003932:	fb02 f303 	mul.w	r3, r2, r3
 8003936:	68ba      	ldr	r2, [r7, #8]
 8003938:	4413      	add	r3, r2
 800393a:	b20a      	sxth	r2, r1
 800393c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
      ic[curr_ic].scell.sc_codes[1] = (data[2] + (data[3] << 8));
 8003940:	693b      	ldr	r3, [r7, #16]
 8003942:	3302      	adds	r3, #2
 8003944:	781b      	ldrb	r3, [r3, #0]
 8003946:	461a      	mov	r2, r3
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	3303      	adds	r3, #3
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	021b      	lsls	r3, r3, #8
 8003950:	b29b      	uxth	r3, r3
 8003952:	4413      	add	r3, r2
 8003954:	b299      	uxth	r1, r3
 8003956:	7d7b      	ldrb	r3, [r7, #21]
 8003958:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800395c:	fb02 f303 	mul.w	r3, r2, r3
 8003960:	68ba      	ldr	r2, [r7, #8]
 8003962:	4413      	add	r3, r2
 8003964:	b20a      	sxth	r2, r1
 8003966:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      ic[curr_ic].scell.sc_codes[2] = (data[4] + (data[5] << 8));
 800396a:	693b      	ldr	r3, [r7, #16]
 800396c:	3304      	adds	r3, #4
 800396e:	781b      	ldrb	r3, [r3, #0]
 8003970:	461a      	mov	r2, r3
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	3305      	adds	r3, #5
 8003976:	781b      	ldrb	r3, [r3, #0]
 8003978:	021b      	lsls	r3, r3, #8
 800397a:	b29b      	uxth	r3, r3
 800397c:	4413      	add	r3, r2
 800397e:	b299      	uxth	r1, r3
 8003980:	7d7b      	ldrb	r3, [r7, #21]
 8003982:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003986:	fb02 f303 	mul.w	r3, r2, r3
 800398a:	68ba      	ldr	r2, [r7, #8]
 800398c:	4413      	add	r3, r2
 800398e:	b20a      	sxth	r2, r1
 8003990:	f8a3 206c 	strh.w	r2, [r3, #108]	@ 0x6c
      ic[curr_ic].scell.sc_codes[3] = (data[6] + (data[7] << 8));
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	3306      	adds	r3, #6
 8003998:	781b      	ldrb	r3, [r3, #0]
 800399a:	461a      	mov	r2, r3
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	3307      	adds	r3, #7
 80039a0:	781b      	ldrb	r3, [r3, #0]
 80039a2:	021b      	lsls	r3, r3, #8
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	4413      	add	r3, r2
 80039a8:	b299      	uxth	r1, r3
 80039aa:	7d7b      	ldrb	r3, [r7, #21]
 80039ac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80039b0:	fb02 f303 	mul.w	r3, r2, r3
 80039b4:	68ba      	ldr	r2, [r7, #8]
 80039b6:	4413      	add	r3, r2
 80039b8:	b20a      	sxth	r2, r1
 80039ba:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
      ic[curr_ic].scell.sc_codes[4] = (data[8] + (data[9] << 8));
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	3308      	adds	r3, #8
 80039c2:	781b      	ldrb	r3, [r3, #0]
 80039c4:	461a      	mov	r2, r3
 80039c6:	693b      	ldr	r3, [r7, #16]
 80039c8:	3309      	adds	r3, #9
 80039ca:	781b      	ldrb	r3, [r3, #0]
 80039cc:	021b      	lsls	r3, r3, #8
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	4413      	add	r3, r2
 80039d2:	b299      	uxth	r1, r3
 80039d4:	7d7b      	ldrb	r3, [r7, #21]
 80039d6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80039da:	fb02 f303 	mul.w	r3, r2, r3
 80039de:	68ba      	ldr	r2, [r7, #8]
 80039e0:	4413      	add	r3, r2
 80039e2:	b20a      	sxth	r2, r1
 80039e4:	f8a3 2070 	strh.w	r2, [r3, #112]	@ 0x70
      ic[curr_ic].scell.sc_codes[5] = (data[10] + (data[11] << 8));
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	330a      	adds	r3, #10
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	461a      	mov	r2, r3
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	330b      	adds	r3, #11
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	021b      	lsls	r3, r3, #8
 80039f8:	b29b      	uxth	r3, r3
 80039fa:	4413      	add	r3, r2
 80039fc:	b299      	uxth	r1, r3
 80039fe:	7d7b      	ldrb	r3, [r7, #21]
 8003a00:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003a04:	fb02 f303 	mul.w	r3, r2, r3
 8003a08:	68ba      	ldr	r2, [r7, #8]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	b20a      	sxth	r2, r1
 8003a0e:	f8a3 2072 	strh.w	r2, [r3, #114]	@ 0x72
      ic[curr_ic].scell.sc_codes[6] = (data[12] + (data[13] << 8));
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	330c      	adds	r3, #12
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	461a      	mov	r2, r3
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	330d      	adds	r3, #13
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	021b      	lsls	r3, r3, #8
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	4413      	add	r3, r2
 8003a26:	b299      	uxth	r1, r3
 8003a28:	7d7b      	ldrb	r3, [r7, #21]
 8003a2a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003a2e:	fb02 f303 	mul.w	r3, r2, r3
 8003a32:	68ba      	ldr	r2, [r7, #8]
 8003a34:	4413      	add	r3, r2
 8003a36:	b20a      	sxth	r2, r1
 8003a38:	f8a3 2074 	strh.w	r2, [r3, #116]	@ 0x74
      ic[curr_ic].scell.sc_codes[7] = (data[14] + (data[15] << 8));
 8003a3c:	693b      	ldr	r3, [r7, #16]
 8003a3e:	330e      	adds	r3, #14
 8003a40:	781b      	ldrb	r3, [r3, #0]
 8003a42:	461a      	mov	r2, r3
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	330f      	adds	r3, #15
 8003a48:	781b      	ldrb	r3, [r3, #0]
 8003a4a:	021b      	lsls	r3, r3, #8
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	4413      	add	r3, r2
 8003a50:	b299      	uxth	r1, r3
 8003a52:	7d7b      	ldrb	r3, [r7, #21]
 8003a54:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003a58:	fb02 f303 	mul.w	r3, r2, r3
 8003a5c:	68ba      	ldr	r2, [r7, #8]
 8003a5e:	4413      	add	r3, r2
 8003a60:	b20a      	sxth	r2, r1
 8003a62:	f8a3 2076 	strh.w	r2, [r3, #118]	@ 0x76
      ic[curr_ic].scell.sc_codes[8] = (data[16] + (data[17] << 8));
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	3310      	adds	r3, #16
 8003a6a:	781b      	ldrb	r3, [r3, #0]
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	693b      	ldr	r3, [r7, #16]
 8003a70:	3311      	adds	r3, #17
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	021b      	lsls	r3, r3, #8
 8003a76:	b29b      	uxth	r3, r3
 8003a78:	4413      	add	r3, r2
 8003a7a:	b299      	uxth	r1, r3
 8003a7c:	7d7b      	ldrb	r3, [r7, #21]
 8003a7e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003a82:	fb02 f303 	mul.w	r3, r2, r3
 8003a86:	68ba      	ldr	r2, [r7, #8]
 8003a88:	4413      	add	r3, r2
 8003a8a:	b20a      	sxth	r2, r1
 8003a8c:	f8a3 2078 	strh.w	r2, [r3, #120]	@ 0x78
      ic[curr_ic].scell.sc_codes[9] = (data[18] + (data[19] << 8));
 8003a90:	693b      	ldr	r3, [r7, #16]
 8003a92:	3312      	adds	r3, #18
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	461a      	mov	r2, r3
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	3313      	adds	r3, #19
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	021b      	lsls	r3, r3, #8
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	4413      	add	r3, r2
 8003aa4:	b299      	uxth	r1, r3
 8003aa6:	7d7b      	ldrb	r3, [r7, #21]
 8003aa8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003aac:	fb02 f303 	mul.w	r3, r2, r3
 8003ab0:	68ba      	ldr	r2, [r7, #8]
 8003ab2:	4413      	add	r3, r2
 8003ab4:	b20a      	sxth	r2, r1
 8003ab6:	f8a3 207a 	strh.w	r2, [r3, #122]	@ 0x7a
      ic[curr_ic].scell.sc_codes[10] = (data[20] + (data[21] << 8));
 8003aba:	693b      	ldr	r3, [r7, #16]
 8003abc:	3314      	adds	r3, #20
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	461a      	mov	r2, r3
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	3315      	adds	r3, #21
 8003ac6:	781b      	ldrb	r3, [r3, #0]
 8003ac8:	021b      	lsls	r3, r3, #8
 8003aca:	b29b      	uxth	r3, r3
 8003acc:	4413      	add	r3, r2
 8003ace:	b299      	uxth	r1, r3
 8003ad0:	7d7b      	ldrb	r3, [r7, #21]
 8003ad2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003ad6:	fb02 f303 	mul.w	r3, r2, r3
 8003ada:	68ba      	ldr	r2, [r7, #8]
 8003adc:	4413      	add	r3, r2
 8003ade:	b20a      	sxth	r2, r1
 8003ae0:	f8a3 207c 	strh.w	r2, [r3, #124]	@ 0x7c
      ic[curr_ic].scell.sc_codes[11] = (data[22] + (data[23] << 8));
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	3316      	adds	r3, #22
 8003ae8:	781b      	ldrb	r3, [r3, #0]
 8003aea:	461a      	mov	r2, r3
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	3317      	adds	r3, #23
 8003af0:	781b      	ldrb	r3, [r3, #0]
 8003af2:	021b      	lsls	r3, r3, #8
 8003af4:	b29b      	uxth	r3, r3
 8003af6:	4413      	add	r3, r2
 8003af8:	b299      	uxth	r1, r3
 8003afa:	7d7b      	ldrb	r3, [r7, #21]
 8003afc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003b00:	fb02 f303 	mul.w	r3, r2, r3
 8003b04:	68ba      	ldr	r2, [r7, #8]
 8003b06:	4413      	add	r3, r2
 8003b08:	b20a      	sxth	r2, r1
 8003b0a:	f8a3 207e 	strh.w	r2, [r3, #126]	@ 0x7e
      ic[curr_ic].scell.sc_codes[12] = (data[24] + (data[25] << 8));
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	3318      	adds	r3, #24
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	461a      	mov	r2, r3
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	3319      	adds	r3, #25
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	021b      	lsls	r3, r3, #8
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	4413      	add	r3, r2
 8003b22:	b299      	uxth	r1, r3
 8003b24:	7d7b      	ldrb	r3, [r7, #21]
 8003b26:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003b2a:	fb02 f303 	mul.w	r3, r2, r3
 8003b2e:	68ba      	ldr	r2, [r7, #8]
 8003b30:	4413      	add	r3, r2
 8003b32:	b20a      	sxth	r2, r1
 8003b34:	f8a3 2080 	strh.w	r2, [r3, #128]	@ 0x80
      ic[curr_ic].scell.sc_codes[13] = (data[26] + (data[27] << 8));
 8003b38:	693b      	ldr	r3, [r7, #16]
 8003b3a:	331a      	adds	r3, #26
 8003b3c:	781b      	ldrb	r3, [r3, #0]
 8003b3e:	461a      	mov	r2, r3
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	331b      	adds	r3, #27
 8003b44:	781b      	ldrb	r3, [r3, #0]
 8003b46:	021b      	lsls	r3, r3, #8
 8003b48:	b29b      	uxth	r3, r3
 8003b4a:	4413      	add	r3, r2
 8003b4c:	b299      	uxth	r1, r3
 8003b4e:	7d7b      	ldrb	r3, [r7, #21]
 8003b50:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003b54:	fb02 f303 	mul.w	r3, r2, r3
 8003b58:	68ba      	ldr	r2, [r7, #8]
 8003b5a:	4413      	add	r3, r2
 8003b5c:	b20a      	sxth	r2, r1
 8003b5e:	f8a3 2082 	strh.w	r2, [r3, #130]	@ 0x82
      ic[curr_ic].scell.sc_codes[14] = (data[28] + (data[29] << 8));
 8003b62:	693b      	ldr	r3, [r7, #16]
 8003b64:	331c      	adds	r3, #28
 8003b66:	781b      	ldrb	r3, [r3, #0]
 8003b68:	461a      	mov	r2, r3
 8003b6a:	693b      	ldr	r3, [r7, #16]
 8003b6c:	331d      	adds	r3, #29
 8003b6e:	781b      	ldrb	r3, [r3, #0]
 8003b70:	021b      	lsls	r3, r3, #8
 8003b72:	b29b      	uxth	r3, r3
 8003b74:	4413      	add	r3, r2
 8003b76:	b299      	uxth	r1, r3
 8003b78:	7d7b      	ldrb	r3, [r7, #21]
 8003b7a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003b7e:	fb02 f303 	mul.w	r3, r2, r3
 8003b82:	68ba      	ldr	r2, [r7, #8]
 8003b84:	4413      	add	r3, r2
 8003b86:	b20a      	sxth	r2, r1
 8003b88:	f8a3 2084 	strh.w	r2, [r3, #132]	@ 0x84
      ic[curr_ic].scell.sc_codes[15] = (data[30] + (data[31] << 8));
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	331e      	adds	r3, #30
 8003b90:	781b      	ldrb	r3, [r3, #0]
 8003b92:	461a      	mov	r2, r3
 8003b94:	693b      	ldr	r3, [r7, #16]
 8003b96:	331f      	adds	r3, #31
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	021b      	lsls	r3, r3, #8
 8003b9c:	b29b      	uxth	r3, r3
 8003b9e:	4413      	add	r3, r2
 8003ba0:	b299      	uxth	r1, r3
 8003ba2:	7d7b      	ldrb	r3, [r7, #21]
 8003ba4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003ba8:	fb02 f303 	mul.w	r3, r2, r3
 8003bac:	68ba      	ldr	r2, [r7, #8]
 8003bae:	4413      	add	r3, r2
 8003bb0:	b20a      	sxth	r2, r1
 8003bb2:	f8a3 2086 	strh.w	r2, [r3, #134]	@ 0x86
      break;
 8003bb6:	e000      	b.n	8003bba <adBms6830ParseSCell+0x5da>

    default:
      break;
 8003bb8:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003bba:	7d7b      	ldrb	r3, [r7, #21]
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	757b      	strb	r3, [r7, #21]
 8003bc0:	7d7a      	ldrb	r2, [r7, #21]
 8003bc2:	7bfb      	ldrb	r3, [r7, #15]
 8003bc4:	429a      	cmp	r2, r3
 8003bc6:	f4ff ad31 	bcc.w	800362c <adBms6830ParseSCell+0x4c>
    }
  }
  free(data);
 8003bca:	6938      	ldr	r0, [r7, #16]
 8003bcc:	f00c ff36 	bl	8010a3c <free>
}
 8003bd0:	bf00      	nop
 8003bd2:	3718      	adds	r7, #24
 8003bd4:	46bd      	mov	sp, r7
 8003bd6:	bd80      	pop	{r7, pc}

08003bd8 <adBms6830ParseFCell>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseFCell(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *fcv_data)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	b086      	sub	sp, #24
 8003bdc:	af00      	add	r7, sp, #0
 8003bde:	60b9      	str	r1, [r7, #8]
 8003be0:	607b      	str	r3, [r7, #4]
 8003be2:	4603      	mov	r3, r0
 8003be4:	73fb      	strb	r3, [r7, #15]
 8003be6:	4613      	mov	r3, r2
 8003be8:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8003bea:	2300      	movs	r3, #0
 8003bec:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = RDFCALL_SIZE;}
 8003bee:	7bbb      	ldrb	r3, [r7, #14]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d102      	bne.n	8003bfa <adBms6830ParseFCell+0x22>
 8003bf4:	2322      	movs	r3, #34	@ 0x22
 8003bf6:	75fb      	strb	r3, [r7, #23]
 8003bf8:	e001      	b.n	8003bfe <adBms6830ParseFCell+0x26>
  else {data_size = RX_DATA;}
 8003bfa:	2308      	movs	r3, #8
 8003bfc:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8003bfe:	7dfb      	ldrb	r3, [r7, #23]
 8003c00:	2101      	movs	r1, #1
 8003c02:	4618      	mov	r0, r3
 8003c04:	f00c fc1a 	bl	801043c <calloc>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	d105      	bne.n	8003c1e <adBms6830ParseFCell+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse fcell memory \n");
    #else
    printf(" Failed to allocate parse fcell memory \n");
 8003c12:	4894      	ldr	r0, [pc, #592]	@ (8003e64 <adBms6830ParseFCell+0x28c>)
 8003c14:	f00e fb3c 	bl	8012290 <puts>
    #endif
    exit(0);
 8003c18:	2000      	movs	r0, #0
 8003c1a:	f00c fc2b 	bl	8010474 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8003c1e:	2300      	movs	r3, #0
 8003c20:	757b      	strb	r3, [r7, #21]
 8003c22:	e2c9      	b.n	80041b8 <adBms6830ParseFCell+0x5e0>
  {
    memcpy(&data[0], &fcv_data[address], data_size); /* dst , src , size */
 8003c24:	7dbb      	ldrb	r3, [r7, #22]
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	4413      	add	r3, r2
 8003c2a:	7dfa      	ldrb	r2, [r7, #23]
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	6938      	ldr	r0, [r7, #16]
 8003c30:	f00e fb92 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (data_size));
 8003c34:	7d7b      	ldrb	r3, [r7, #21]
 8003c36:	3301      	adds	r3, #1
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	7dfa      	ldrb	r2, [r7, #23]
 8003c3c:	fb12 f303 	smulbb	r3, r2, r3
 8003c40:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 8003c42:	7bbb      	ldrb	r3, [r7, #14]
 8003c44:	2b06      	cmp	r3, #6
 8003c46:	f200 82b3 	bhi.w	80041b0 <adBms6830ParseFCell+0x5d8>
 8003c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8003c50 <adBms6830ParseFCell+0x78>)
 8003c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c50:	08003f11 	.word	0x08003f11
 8003c54:	08003c6d 	.word	0x08003c6d
 8003c58:	08003ceb 	.word	0x08003ceb
 8003c5c:	08003d69 	.word	0x08003d69
 8003c60:	08003de7 	.word	0x08003de7
 8003c64:	08003e69 	.word	0x08003e69
 8003c68:	08003ee7 	.word	0x08003ee7
    {
    case A: /* Cell Register group A */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003c6c:	693b      	ldr	r3, [r7, #16]
 8003c6e:	781b      	ldrb	r3, [r3, #0]
 8003c70:	461a      	mov	r2, r3
 8003c72:	693b      	ldr	r3, [r7, #16]
 8003c74:	3301      	adds	r3, #1
 8003c76:	781b      	ldrb	r3, [r3, #0]
 8003c78:	021b      	lsls	r3, r3, #8
 8003c7a:	b29b      	uxth	r3, r3
 8003c7c:	4413      	add	r3, r2
 8003c7e:	b299      	uxth	r1, r3
 8003c80:	7d7b      	ldrb	r3, [r7, #21]
 8003c82:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003c86:	fb02 f303 	mul.w	r3, r2, r3
 8003c8a:	68ba      	ldr	r2, [r7, #8]
 8003c8c:	4413      	add	r3, r2
 8003c8e:	b20a      	sxth	r2, r1
 8003c90:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003c94:	693b      	ldr	r3, [r7, #16]
 8003c96:	3302      	adds	r3, #2
 8003c98:	781b      	ldrb	r3, [r3, #0]
 8003c9a:	461a      	mov	r2, r3
 8003c9c:	693b      	ldr	r3, [r7, #16]
 8003c9e:	3303      	adds	r3, #3
 8003ca0:	781b      	ldrb	r3, [r3, #0]
 8003ca2:	021b      	lsls	r3, r3, #8
 8003ca4:	b29b      	uxth	r3, r3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	b299      	uxth	r1, r3
 8003caa:	7d7b      	ldrb	r3, [r7, #21]
 8003cac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003cb0:	fb02 f303 	mul.w	r3, r2, r3
 8003cb4:	68ba      	ldr	r2, [r7, #8]
 8003cb6:	4413      	add	r3, r2
 8003cb8:	b20a      	sxth	r2, r1
 8003cba:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	3304      	adds	r3, #4
 8003cc2:	781b      	ldrb	r3, [r3, #0]
 8003cc4:	461a      	mov	r2, r3
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	3305      	adds	r3, #5
 8003cca:	781b      	ldrb	r3, [r3, #0]
 8003ccc:	021b      	lsls	r3, r3, #8
 8003cce:	b29b      	uxth	r3, r3
 8003cd0:	4413      	add	r3, r2
 8003cd2:	b299      	uxth	r1, r3
 8003cd4:	7d7b      	ldrb	r3, [r7, #21]
 8003cd6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003cda:	fb02 f303 	mul.w	r3, r2, r3
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	4413      	add	r3, r2
 8003ce2:	b20a      	sxth	r2, r1
 8003ce4:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      break;
 8003ce8:	e263      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    case B: /* Cell Register group B */
      ic[curr_ic].fcell.fc_codes[3] = (data[0] + (data[1] << 8));
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	781b      	ldrb	r3, [r3, #0]
 8003cee:	461a      	mov	r2, r3
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	3301      	adds	r3, #1
 8003cf4:	781b      	ldrb	r3, [r3, #0]
 8003cf6:	021b      	lsls	r3, r3, #8
 8003cf8:	b29b      	uxth	r3, r3
 8003cfa:	4413      	add	r3, r2
 8003cfc:	b299      	uxth	r1, r3
 8003cfe:	7d7b      	ldrb	r3, [r7, #21]
 8003d00:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003d04:	fb02 f303 	mul.w	r3, r2, r3
 8003d08:	68ba      	ldr	r2, [r7, #8]
 8003d0a:	4413      	add	r3, r2
 8003d0c:	b20a      	sxth	r2, r1
 8003d0e:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[4] = (data[2] + (data[3] << 8));
 8003d12:	693b      	ldr	r3, [r7, #16]
 8003d14:	3302      	adds	r3, #2
 8003d16:	781b      	ldrb	r3, [r3, #0]
 8003d18:	461a      	mov	r2, r3
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	3303      	adds	r3, #3
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	021b      	lsls	r3, r3, #8
 8003d22:	b29b      	uxth	r3, r3
 8003d24:	4413      	add	r3, r2
 8003d26:	b299      	uxth	r1, r3
 8003d28:	7d7b      	ldrb	r3, [r7, #21]
 8003d2a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003d2e:	fb02 f303 	mul.w	r3, r2, r3
 8003d32:	68ba      	ldr	r2, [r7, #8]
 8003d34:	4413      	add	r3, r2
 8003d36:	b20a      	sxth	r2, r1
 8003d38:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      ic[curr_ic].fcell.fc_codes[5] = (data[4] + (data[5] << 8));
 8003d3c:	693b      	ldr	r3, [r7, #16]
 8003d3e:	3304      	adds	r3, #4
 8003d40:	781b      	ldrb	r3, [r3, #0]
 8003d42:	461a      	mov	r2, r3
 8003d44:	693b      	ldr	r3, [r7, #16]
 8003d46:	3305      	adds	r3, #5
 8003d48:	781b      	ldrb	r3, [r3, #0]
 8003d4a:	021b      	lsls	r3, r3, #8
 8003d4c:	b29b      	uxth	r3, r3
 8003d4e:	4413      	add	r3, r2
 8003d50:	b299      	uxth	r1, r3
 8003d52:	7d7b      	ldrb	r3, [r7, #21]
 8003d54:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003d58:	fb02 f303 	mul.w	r3, r2, r3
 8003d5c:	68ba      	ldr	r2, [r7, #8]
 8003d5e:	4413      	add	r3, r2
 8003d60:	b20a      	sxth	r2, r1
 8003d62:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      break;
 8003d66:	e224      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    case C: /* Cell Register group C */
      ic[curr_ic].fcell.fc_codes[6] = (data[0] + (data[1] << 8));
 8003d68:	693b      	ldr	r3, [r7, #16]
 8003d6a:	781b      	ldrb	r3, [r3, #0]
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	693b      	ldr	r3, [r7, #16]
 8003d70:	3301      	adds	r3, #1
 8003d72:	781b      	ldrb	r3, [r3, #0]
 8003d74:	021b      	lsls	r3, r3, #8
 8003d76:	b29b      	uxth	r3, r3
 8003d78:	4413      	add	r3, r2
 8003d7a:	b299      	uxth	r1, r3
 8003d7c:	7d7b      	ldrb	r3, [r7, #21]
 8003d7e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003d82:	fb02 f303 	mul.w	r3, r2, r3
 8003d86:	68ba      	ldr	r2, [r7, #8]
 8003d88:	4413      	add	r3, r2
 8003d8a:	b20a      	sxth	r2, r1
 8003d8c:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[7] = (data[2] + (data[3] << 8));
 8003d90:	693b      	ldr	r3, [r7, #16]
 8003d92:	3302      	adds	r3, #2
 8003d94:	781b      	ldrb	r3, [r3, #0]
 8003d96:	461a      	mov	r2, r3
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	3303      	adds	r3, #3
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	021b      	lsls	r3, r3, #8
 8003da0:	b29b      	uxth	r3, r3
 8003da2:	4413      	add	r3, r2
 8003da4:	b299      	uxth	r1, r3
 8003da6:	7d7b      	ldrb	r3, [r7, #21]
 8003da8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003dac:	fb02 f303 	mul.w	r3, r2, r3
 8003db0:	68ba      	ldr	r2, [r7, #8]
 8003db2:	4413      	add	r3, r2
 8003db4:	b20a      	sxth	r2, r1
 8003db6:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      ic[curr_ic].fcell.fc_codes[8] = (data[4] + (data[5] << 8));
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	3304      	adds	r3, #4
 8003dbe:	781b      	ldrb	r3, [r3, #0]
 8003dc0:	461a      	mov	r2, r3
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	3305      	adds	r3, #5
 8003dc6:	781b      	ldrb	r3, [r3, #0]
 8003dc8:	021b      	lsls	r3, r3, #8
 8003dca:	b29b      	uxth	r3, r3
 8003dcc:	4413      	add	r3, r2
 8003dce:	b299      	uxth	r1, r3
 8003dd0:	7d7b      	ldrb	r3, [r7, #21]
 8003dd2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003dd6:	fb02 f303 	mul.w	r3, r2, r3
 8003dda:	68ba      	ldr	r2, [r7, #8]
 8003ddc:	4413      	add	r3, r2
 8003dde:	b20a      	sxth	r2, r1
 8003de0:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      break;
 8003de4:	e1e5      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    case D: /* Cell Register group D */
      ic[curr_ic].fcell.fc_codes[9] =  (data[0] + (data[1] << 8));
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	781b      	ldrb	r3, [r3, #0]
 8003dea:	461a      	mov	r2, r3
 8003dec:	693b      	ldr	r3, [r7, #16]
 8003dee:	3301      	adds	r3, #1
 8003df0:	781b      	ldrb	r3, [r3, #0]
 8003df2:	021b      	lsls	r3, r3, #8
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	4413      	add	r3, r2
 8003df8:	b299      	uxth	r1, r3
 8003dfa:	7d7b      	ldrb	r3, [r7, #21]
 8003dfc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003e00:	fb02 f303 	mul.w	r3, r2, r3
 8003e04:	68ba      	ldr	r2, [r7, #8]
 8003e06:	4413      	add	r3, r2
 8003e08:	b20a      	sxth	r2, r1
 8003e0a:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[10] = (data[2] + (data[3] << 8));
 8003e0e:	693b      	ldr	r3, [r7, #16]
 8003e10:	3302      	adds	r3, #2
 8003e12:	781b      	ldrb	r3, [r3, #0]
 8003e14:	461a      	mov	r2, r3
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	3303      	adds	r3, #3
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	021b      	lsls	r3, r3, #8
 8003e1e:	b29b      	uxth	r3, r3
 8003e20:	4413      	add	r3, r2
 8003e22:	b299      	uxth	r1, r3
 8003e24:	7d7b      	ldrb	r3, [r7, #21]
 8003e26:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003e2a:	fb02 f303 	mul.w	r3, r2, r3
 8003e2e:	68ba      	ldr	r2, [r7, #8]
 8003e30:	4413      	add	r3, r2
 8003e32:	b20a      	sxth	r2, r1
 8003e34:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      ic[curr_ic].fcell.fc_codes[11] = (data[4] + (data[5] << 8));
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	3304      	adds	r3, #4
 8003e3c:	781b      	ldrb	r3, [r3, #0]
 8003e3e:	461a      	mov	r2, r3
 8003e40:	693b      	ldr	r3, [r7, #16]
 8003e42:	3305      	adds	r3, #5
 8003e44:	781b      	ldrb	r3, [r3, #0]
 8003e46:	021b      	lsls	r3, r3, #8
 8003e48:	b29b      	uxth	r3, r3
 8003e4a:	4413      	add	r3, r2
 8003e4c:	b299      	uxth	r1, r3
 8003e4e:	7d7b      	ldrb	r3, [r7, #21]
 8003e50:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003e54:	fb02 f303 	mul.w	r3, r2, r3
 8003e58:	68ba      	ldr	r2, [r7, #8]
 8003e5a:	4413      	add	r3, r2
 8003e5c:	b20a      	sxth	r2, r1
 8003e5e:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      break;
 8003e62:	e1a6      	b.n	80041b2 <adBms6830ParseFCell+0x5da>
 8003e64:	08014e04 	.word	0x08014e04

    case E: /* Cell Register group E */
      ic[curr_ic].fcell.fc_codes[12] = (data[0] + (data[1] << 8));
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	781b      	ldrb	r3, [r3, #0]
 8003e6c:	461a      	mov	r2, r3
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	3301      	adds	r3, #1
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	021b      	lsls	r3, r3, #8
 8003e76:	b29b      	uxth	r3, r3
 8003e78:	4413      	add	r3, r2
 8003e7a:	b299      	uxth	r1, r3
 8003e7c:	7d7b      	ldrb	r3, [r7, #21]
 8003e7e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003e82:	fb02 f303 	mul.w	r3, r2, r3
 8003e86:	68ba      	ldr	r2, [r7, #8]
 8003e88:	4413      	add	r3, r2
 8003e8a:	b20a      	sxth	r2, r1
 8003e8c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].fcell.fc_codes[13] = (data[2] + (data[3] << 8));
 8003e90:	693b      	ldr	r3, [r7, #16]
 8003e92:	3302      	adds	r3, #2
 8003e94:	781b      	ldrb	r3, [r3, #0]
 8003e96:	461a      	mov	r2, r3
 8003e98:	693b      	ldr	r3, [r7, #16]
 8003e9a:	3303      	adds	r3, #3
 8003e9c:	781b      	ldrb	r3, [r3, #0]
 8003e9e:	021b      	lsls	r3, r3, #8
 8003ea0:	b29b      	uxth	r3, r3
 8003ea2:	4413      	add	r3, r2
 8003ea4:	b299      	uxth	r1, r3
 8003ea6:	7d7b      	ldrb	r3, [r7, #21]
 8003ea8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003eac:	fb02 f303 	mul.w	r3, r2, r3
 8003eb0:	68ba      	ldr	r2, [r7, #8]
 8003eb2:	4413      	add	r3, r2
 8003eb4:	b20a      	sxth	r2, r1
 8003eb6:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].fcell.fc_codes[14] = (data[4] + (data[5] << 8));
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	3304      	adds	r3, #4
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	461a      	mov	r2, r3
 8003ec2:	693b      	ldr	r3, [r7, #16]
 8003ec4:	3305      	adds	r3, #5
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	021b      	lsls	r3, r3, #8
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	4413      	add	r3, r2
 8003ece:	b299      	uxth	r1, r3
 8003ed0:	7d7b      	ldrb	r3, [r7, #21]
 8003ed2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003ed6:	fb02 f303 	mul.w	r3, r2, r3
 8003eda:	68ba      	ldr	r2, [r7, #8]
 8003edc:	4413      	add	r3, r2
 8003ede:	b20a      	sxth	r2, r1
 8003ee0:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      break;
 8003ee4:	e165      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    case F: /* Cell Register group F */
      ic[curr_ic].fcell.fc_codes[15] = (data[0] + (data[1] << 8));
 8003ee6:	693b      	ldr	r3, [r7, #16]
 8003ee8:	781b      	ldrb	r3, [r3, #0]
 8003eea:	461a      	mov	r2, r3
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	3301      	adds	r3, #1
 8003ef0:	781b      	ldrb	r3, [r3, #0]
 8003ef2:	021b      	lsls	r3, r3, #8
 8003ef4:	b29b      	uxth	r3, r3
 8003ef6:	4413      	add	r3, r2
 8003ef8:	b299      	uxth	r1, r3
 8003efa:	7d7b      	ldrb	r3, [r7, #21]
 8003efc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003f00:	fb02 f303 	mul.w	r3, r2, r3
 8003f04:	68ba      	ldr	r2, [r7, #8]
 8003f06:	4413      	add	r3, r2
 8003f08:	b20a      	sxth	r2, r1
 8003f0a:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      break;
 8003f0e:	e150      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    case ALL_GRP: /* Cell Register group ALL */
      ic[curr_ic].fcell.fc_codes[0] = (data[0] + (data[1] << 8));
 8003f10:	693b      	ldr	r3, [r7, #16]
 8003f12:	781b      	ldrb	r3, [r3, #0]
 8003f14:	461a      	mov	r2, r3
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	3301      	adds	r3, #1
 8003f1a:	781b      	ldrb	r3, [r3, #0]
 8003f1c:	021b      	lsls	r3, r3, #8
 8003f1e:	b29b      	uxth	r3, r3
 8003f20:	4413      	add	r3, r2
 8003f22:	b299      	uxth	r1, r3
 8003f24:	7d7b      	ldrb	r3, [r7, #21]
 8003f26:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003f2a:	fb02 f303 	mul.w	r3, r2, r3
 8003f2e:	68ba      	ldr	r2, [r7, #8]
 8003f30:	4413      	add	r3, r2
 8003f32:	b20a      	sxth	r2, r1
 8003f34:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
      ic[curr_ic].fcell.fc_codes[1] = (data[2] + (data[3] << 8));
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	3302      	adds	r3, #2
 8003f3c:	781b      	ldrb	r3, [r3, #0]
 8003f3e:	461a      	mov	r2, r3
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	3303      	adds	r3, #3
 8003f44:	781b      	ldrb	r3, [r3, #0]
 8003f46:	021b      	lsls	r3, r3, #8
 8003f48:	b29b      	uxth	r3, r3
 8003f4a:	4413      	add	r3, r2
 8003f4c:	b299      	uxth	r1, r3
 8003f4e:	7d7b      	ldrb	r3, [r7, #21]
 8003f50:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003f54:	fb02 f303 	mul.w	r3, r2, r3
 8003f58:	68ba      	ldr	r2, [r7, #8]
 8003f5a:	4413      	add	r3, r2
 8003f5c:	b20a      	sxth	r2, r1
 8003f5e:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
      ic[curr_ic].fcell.fc_codes[2] = (data[4] + (data[5] << 8));
 8003f62:	693b      	ldr	r3, [r7, #16]
 8003f64:	3304      	adds	r3, #4
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	461a      	mov	r2, r3
 8003f6a:	693b      	ldr	r3, [r7, #16]
 8003f6c:	3305      	adds	r3, #5
 8003f6e:	781b      	ldrb	r3, [r3, #0]
 8003f70:	021b      	lsls	r3, r3, #8
 8003f72:	b29b      	uxth	r3, r3
 8003f74:	4413      	add	r3, r2
 8003f76:	b299      	uxth	r1, r3
 8003f78:	7d7b      	ldrb	r3, [r7, #21]
 8003f7a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003f7e:	fb02 f303 	mul.w	r3, r2, r3
 8003f82:	68ba      	ldr	r2, [r7, #8]
 8003f84:	4413      	add	r3, r2
 8003f86:	b20a      	sxth	r2, r1
 8003f88:	f8a3 208c 	strh.w	r2, [r3, #140]	@ 0x8c
      ic[curr_ic].fcell.fc_codes[3] = (data[6] + (data[7] << 8));
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	3306      	adds	r3, #6
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	461a      	mov	r2, r3
 8003f94:	693b      	ldr	r3, [r7, #16]
 8003f96:	3307      	adds	r3, #7
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	021b      	lsls	r3, r3, #8
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	4413      	add	r3, r2
 8003fa0:	b299      	uxth	r1, r3
 8003fa2:	7d7b      	ldrb	r3, [r7, #21]
 8003fa4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003fa8:	fb02 f303 	mul.w	r3, r2, r3
 8003fac:	68ba      	ldr	r2, [r7, #8]
 8003fae:	4413      	add	r3, r2
 8003fb0:	b20a      	sxth	r2, r1
 8003fb2:	f8a3 208e 	strh.w	r2, [r3, #142]	@ 0x8e
      ic[curr_ic].fcell.fc_codes[4] = (data[8] + (data[9] << 8));
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	3308      	adds	r3, #8
 8003fba:	781b      	ldrb	r3, [r3, #0]
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	693b      	ldr	r3, [r7, #16]
 8003fc0:	3309      	adds	r3, #9
 8003fc2:	781b      	ldrb	r3, [r3, #0]
 8003fc4:	021b      	lsls	r3, r3, #8
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	4413      	add	r3, r2
 8003fca:	b299      	uxth	r1, r3
 8003fcc:	7d7b      	ldrb	r3, [r7, #21]
 8003fce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003fd2:	fb02 f303 	mul.w	r3, r2, r3
 8003fd6:	68ba      	ldr	r2, [r7, #8]
 8003fd8:	4413      	add	r3, r2
 8003fda:	b20a      	sxth	r2, r1
 8003fdc:	f8a3 2090 	strh.w	r2, [r3, #144]	@ 0x90
      ic[curr_ic].fcell.fc_codes[5] = (data[10] + (data[11] << 8));
 8003fe0:	693b      	ldr	r3, [r7, #16]
 8003fe2:	330a      	adds	r3, #10
 8003fe4:	781b      	ldrb	r3, [r3, #0]
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	693b      	ldr	r3, [r7, #16]
 8003fea:	330b      	adds	r3, #11
 8003fec:	781b      	ldrb	r3, [r3, #0]
 8003fee:	021b      	lsls	r3, r3, #8
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	4413      	add	r3, r2
 8003ff4:	b299      	uxth	r1, r3
 8003ff6:	7d7b      	ldrb	r3, [r7, #21]
 8003ff8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8003ffc:	fb02 f303 	mul.w	r3, r2, r3
 8004000:	68ba      	ldr	r2, [r7, #8]
 8004002:	4413      	add	r3, r2
 8004004:	b20a      	sxth	r2, r1
 8004006:	f8a3 2092 	strh.w	r2, [r3, #146]	@ 0x92
      ic[curr_ic].fcell.fc_codes[6] = (data[12] + (data[13] << 8));
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	330c      	adds	r3, #12
 800400e:	781b      	ldrb	r3, [r3, #0]
 8004010:	461a      	mov	r2, r3
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	330d      	adds	r3, #13
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	021b      	lsls	r3, r3, #8
 800401a:	b29b      	uxth	r3, r3
 800401c:	4413      	add	r3, r2
 800401e:	b299      	uxth	r1, r3
 8004020:	7d7b      	ldrb	r3, [r7, #21]
 8004022:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004026:	fb02 f303 	mul.w	r3, r2, r3
 800402a:	68ba      	ldr	r2, [r7, #8]
 800402c:	4413      	add	r3, r2
 800402e:	b20a      	sxth	r2, r1
 8004030:	f8a3 2094 	strh.w	r2, [r3, #148]	@ 0x94
      ic[curr_ic].fcell.fc_codes[7] = (data[14] + (data[15] << 8));
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	330e      	adds	r3, #14
 8004038:	781b      	ldrb	r3, [r3, #0]
 800403a:	461a      	mov	r2, r3
 800403c:	693b      	ldr	r3, [r7, #16]
 800403e:	330f      	adds	r3, #15
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	021b      	lsls	r3, r3, #8
 8004044:	b29b      	uxth	r3, r3
 8004046:	4413      	add	r3, r2
 8004048:	b299      	uxth	r1, r3
 800404a:	7d7b      	ldrb	r3, [r7, #21]
 800404c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004050:	fb02 f303 	mul.w	r3, r2, r3
 8004054:	68ba      	ldr	r2, [r7, #8]
 8004056:	4413      	add	r3, r2
 8004058:	b20a      	sxth	r2, r1
 800405a:	f8a3 2096 	strh.w	r2, [r3, #150]	@ 0x96
      ic[curr_ic].fcell.fc_codes[8] = (data[16] + (data[17] << 8));
 800405e:	693b      	ldr	r3, [r7, #16]
 8004060:	3310      	adds	r3, #16
 8004062:	781b      	ldrb	r3, [r3, #0]
 8004064:	461a      	mov	r2, r3
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	3311      	adds	r3, #17
 800406a:	781b      	ldrb	r3, [r3, #0]
 800406c:	021b      	lsls	r3, r3, #8
 800406e:	b29b      	uxth	r3, r3
 8004070:	4413      	add	r3, r2
 8004072:	b299      	uxth	r1, r3
 8004074:	7d7b      	ldrb	r3, [r7, #21]
 8004076:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800407a:	fb02 f303 	mul.w	r3, r2, r3
 800407e:	68ba      	ldr	r2, [r7, #8]
 8004080:	4413      	add	r3, r2
 8004082:	b20a      	sxth	r2, r1
 8004084:	f8a3 2098 	strh.w	r2, [r3, #152]	@ 0x98
      ic[curr_ic].fcell.fc_codes[9] =  (data[18] + (data[19] << 8));
 8004088:	693b      	ldr	r3, [r7, #16]
 800408a:	3312      	adds	r3, #18
 800408c:	781b      	ldrb	r3, [r3, #0]
 800408e:	461a      	mov	r2, r3
 8004090:	693b      	ldr	r3, [r7, #16]
 8004092:	3313      	adds	r3, #19
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	021b      	lsls	r3, r3, #8
 8004098:	b29b      	uxth	r3, r3
 800409a:	4413      	add	r3, r2
 800409c:	b299      	uxth	r1, r3
 800409e:	7d7b      	ldrb	r3, [r7, #21]
 80040a0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80040a4:	fb02 f303 	mul.w	r3, r2, r3
 80040a8:	68ba      	ldr	r2, [r7, #8]
 80040aa:	4413      	add	r3, r2
 80040ac:	b20a      	sxth	r2, r1
 80040ae:	f8a3 209a 	strh.w	r2, [r3, #154]	@ 0x9a
      ic[curr_ic].fcell.fc_codes[10] = (data[20] + (data[21] << 8));
 80040b2:	693b      	ldr	r3, [r7, #16]
 80040b4:	3314      	adds	r3, #20
 80040b6:	781b      	ldrb	r3, [r3, #0]
 80040b8:	461a      	mov	r2, r3
 80040ba:	693b      	ldr	r3, [r7, #16]
 80040bc:	3315      	adds	r3, #21
 80040be:	781b      	ldrb	r3, [r3, #0]
 80040c0:	021b      	lsls	r3, r3, #8
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	4413      	add	r3, r2
 80040c6:	b299      	uxth	r1, r3
 80040c8:	7d7b      	ldrb	r3, [r7, #21]
 80040ca:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80040ce:	fb02 f303 	mul.w	r3, r2, r3
 80040d2:	68ba      	ldr	r2, [r7, #8]
 80040d4:	4413      	add	r3, r2
 80040d6:	b20a      	sxth	r2, r1
 80040d8:	f8a3 209c 	strh.w	r2, [r3, #156]	@ 0x9c
      ic[curr_ic].fcell.fc_codes[11] = (data[22] + (data[23] << 8));
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	3316      	adds	r3, #22
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	461a      	mov	r2, r3
 80040e4:	693b      	ldr	r3, [r7, #16]
 80040e6:	3317      	adds	r3, #23
 80040e8:	781b      	ldrb	r3, [r3, #0]
 80040ea:	021b      	lsls	r3, r3, #8
 80040ec:	b29b      	uxth	r3, r3
 80040ee:	4413      	add	r3, r2
 80040f0:	b299      	uxth	r1, r3
 80040f2:	7d7b      	ldrb	r3, [r7, #21]
 80040f4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80040f8:	fb02 f303 	mul.w	r3, r2, r3
 80040fc:	68ba      	ldr	r2, [r7, #8]
 80040fe:	4413      	add	r3, r2
 8004100:	b20a      	sxth	r2, r1
 8004102:	f8a3 209e 	strh.w	r2, [r3, #158]	@ 0x9e
      ic[curr_ic].fcell.fc_codes[12] = (data[24] + (data[25] << 8));
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	3318      	adds	r3, #24
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	461a      	mov	r2, r3
 800410e:	693b      	ldr	r3, [r7, #16]
 8004110:	3319      	adds	r3, #25
 8004112:	781b      	ldrb	r3, [r3, #0]
 8004114:	021b      	lsls	r3, r3, #8
 8004116:	b29b      	uxth	r3, r3
 8004118:	4413      	add	r3, r2
 800411a:	b299      	uxth	r1, r3
 800411c:	7d7b      	ldrb	r3, [r7, #21]
 800411e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004122:	fb02 f303 	mul.w	r3, r2, r3
 8004126:	68ba      	ldr	r2, [r7, #8]
 8004128:	4413      	add	r3, r2
 800412a:	b20a      	sxth	r2, r1
 800412c:	f8a3 20a0 	strh.w	r2, [r3, #160]	@ 0xa0
      ic[curr_ic].fcell.fc_codes[13] = (data[26] + (data[27] << 8));
 8004130:	693b      	ldr	r3, [r7, #16]
 8004132:	331a      	adds	r3, #26
 8004134:	781b      	ldrb	r3, [r3, #0]
 8004136:	461a      	mov	r2, r3
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	331b      	adds	r3, #27
 800413c:	781b      	ldrb	r3, [r3, #0]
 800413e:	021b      	lsls	r3, r3, #8
 8004140:	b29b      	uxth	r3, r3
 8004142:	4413      	add	r3, r2
 8004144:	b299      	uxth	r1, r3
 8004146:	7d7b      	ldrb	r3, [r7, #21]
 8004148:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800414c:	fb02 f303 	mul.w	r3, r2, r3
 8004150:	68ba      	ldr	r2, [r7, #8]
 8004152:	4413      	add	r3, r2
 8004154:	b20a      	sxth	r2, r1
 8004156:	f8a3 20a2 	strh.w	r2, [r3, #162]	@ 0xa2
      ic[curr_ic].fcell.fc_codes[14] = (data[28] + (data[29] << 8));
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	331c      	adds	r3, #28
 800415e:	781b      	ldrb	r3, [r3, #0]
 8004160:	461a      	mov	r2, r3
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	331d      	adds	r3, #29
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	021b      	lsls	r3, r3, #8
 800416a:	b29b      	uxth	r3, r3
 800416c:	4413      	add	r3, r2
 800416e:	b299      	uxth	r1, r3
 8004170:	7d7b      	ldrb	r3, [r7, #21]
 8004172:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004176:	fb02 f303 	mul.w	r3, r2, r3
 800417a:	68ba      	ldr	r2, [r7, #8]
 800417c:	4413      	add	r3, r2
 800417e:	b20a      	sxth	r2, r1
 8004180:	f8a3 20a4 	strh.w	r2, [r3, #164]	@ 0xa4
      ic[curr_ic].fcell.fc_codes[15] = (data[30] + (data[31] << 8));
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	331e      	adds	r3, #30
 8004188:	781b      	ldrb	r3, [r3, #0]
 800418a:	461a      	mov	r2, r3
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	331f      	adds	r3, #31
 8004190:	781b      	ldrb	r3, [r3, #0]
 8004192:	021b      	lsls	r3, r3, #8
 8004194:	b29b      	uxth	r3, r3
 8004196:	4413      	add	r3, r2
 8004198:	b299      	uxth	r1, r3
 800419a:	7d7b      	ldrb	r3, [r7, #21]
 800419c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80041a0:	fb02 f303 	mul.w	r3, r2, r3
 80041a4:	68ba      	ldr	r2, [r7, #8]
 80041a6:	4413      	add	r3, r2
 80041a8:	b20a      	sxth	r2, r1
 80041aa:	f8a3 20a6 	strh.w	r2, [r3, #166]	@ 0xa6
      break;
 80041ae:	e000      	b.n	80041b2 <adBms6830ParseFCell+0x5da>

    default:
      break;
 80041b0:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80041b2:	7d7b      	ldrb	r3, [r7, #21]
 80041b4:	3301      	adds	r3, #1
 80041b6:	757b      	strb	r3, [r7, #21]
 80041b8:	7d7a      	ldrb	r2, [r7, #21]
 80041ba:	7bfb      	ldrb	r3, [r7, #15]
 80041bc:	429a      	cmp	r2, r3
 80041be:	f4ff ad31 	bcc.w	8003c24 <adBms6830ParseFCell+0x4c>
    }
  }
  free(data);
 80041c2:	6938      	ldr	r0, [r7, #16]
 80041c4:	f00c fc3a 	bl	8010a3c <free>
}
 80041c8:	bf00      	nop
 80041ca:	3718      	adds	r7, #24
 80041cc:	46bd      	mov	sp, r7
 80041ce:	bd80      	pop	{r7, pc}

080041d0 <adBms6830ParseAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *aux_data)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60b9      	str	r1, [r7, #8]
 80041d8:	607b      	str	r3, [r7, #4]
 80041da:	4603      	mov	r3, r0
 80041dc:	73fb      	strb	r3, [r7, #15]
 80041de:	4613      	mov	r3, r2
 80041e0:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 80041e2:	2300      	movs	r3, #0
 80041e4:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-44);}  /* RDASALL_SIZE 68 byte - (RAUX 20 byte + STATUS 24 byte) */
 80041e6:	7bbb      	ldrb	r3, [r7, #14]
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d102      	bne.n	80041f2 <adBms6830ParseAux+0x22>
 80041ec:	231a      	movs	r3, #26
 80041ee:	75fb      	strb	r3, [r7, #23]
 80041f0:	e001      	b.n	80041f6 <adBms6830ParseAux+0x26>
  else {data_size = RX_DATA;}
 80041f2:	2308      	movs	r3, #8
 80041f4:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 80041f6:	7dfb      	ldrb	r3, [r7, #23]
 80041f8:	2101      	movs	r1, #1
 80041fa:	4618      	mov	r0, r3
 80041fc:	f00c f91e 	bl	801043c <calloc>
 8004200:	4603      	mov	r3, r0
 8004202:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 8004204:	693b      	ldr	r3, [r7, #16]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d105      	bne.n	8004216 <adBms6830ParseAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse aux memory \n");
    #else
    printf(" Failed to allocate parse aux memory \n");
 800420a:	4892      	ldr	r0, [pc, #584]	@ (8004454 <adBms6830ParseAux+0x284>)
 800420c:	f00e f840 	bl	8012290 <puts>
    #endif
    exit(0);
 8004210:	2000      	movs	r0, #0
 8004212:	f00c f92f 	bl	8010474 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004216:	2300      	movs	r3, #0
 8004218:	757b      	strb	r3, [r7, #21]
 800421a:	e21d      	b.n	8004658 <adBms6830ParseAux+0x488>
  {
    memcpy(&data[0], &aux_data[address], data_size); /* dst , src , size */
 800421c:	7dbb      	ldrb	r3, [r7, #22]
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	4413      	add	r3, r2
 8004222:	7dfa      	ldrb	r2, [r7, #23]
 8004224:	4619      	mov	r1, r3
 8004226:	6938      	ldr	r0, [r7, #16]
 8004228:	f00e f896 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (data_size));
 800422c:	7d7b      	ldrb	r3, [r7, #21]
 800422e:	3301      	adds	r3, #1
 8004230:	b2db      	uxtb	r3, r3
 8004232:	7dfa      	ldrb	r2, [r7, #23]
 8004234:	fb12 f303 	smulbb	r3, r2, r3
 8004238:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 800423a:	7bbb      	ldrb	r3, [r7, #14]
 800423c:	2b04      	cmp	r3, #4
 800423e:	f200 8207 	bhi.w	8004650 <adBms6830ParseAux+0x480>
 8004242:	a201      	add	r2, pc, #4	@ (adr r2, 8004248 <adBms6830ParseAux+0x78>)
 8004244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004248:	08004459 	.word	0x08004459
 800424c:	0800425d 	.word	0x0800425d
 8004250:	080042db 	.word	0x080042db
 8004254:	08004359 	.word	0x08004359
 8004258:	080043d7 	.word	0x080043d7
    {
    case A: /* Aux Register group A */
      ic[curr_ic].aux.a_codes[0] = (data[0] + (data[1] << 8));
 800425c:	693b      	ldr	r3, [r7, #16]
 800425e:	781b      	ldrb	r3, [r3, #0]
 8004260:	461a      	mov	r2, r3
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	3301      	adds	r3, #1
 8004266:	781b      	ldrb	r3, [r3, #0]
 8004268:	021b      	lsls	r3, r3, #8
 800426a:	b29b      	uxth	r3, r3
 800426c:	4413      	add	r3, r2
 800426e:	b299      	uxth	r1, r3
 8004270:	7d7b      	ldrb	r3, [r7, #21]
 8004272:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004276:	fb02 f303 	mul.w	r3, r2, r3
 800427a:	68ba      	ldr	r2, [r7, #8]
 800427c:	4413      	add	r3, r2
 800427e:	b20a      	sxth	r2, r1
 8004280:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[1] = (data[2] + (data[3] << 8));
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	3302      	adds	r3, #2
 8004288:	781b      	ldrb	r3, [r3, #0]
 800428a:	461a      	mov	r2, r3
 800428c:	693b      	ldr	r3, [r7, #16]
 800428e:	3303      	adds	r3, #3
 8004290:	781b      	ldrb	r3, [r3, #0]
 8004292:	021b      	lsls	r3, r3, #8
 8004294:	b29b      	uxth	r3, r3
 8004296:	4413      	add	r3, r2
 8004298:	b299      	uxth	r1, r3
 800429a:	7d7b      	ldrb	r3, [r7, #21]
 800429c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80042a0:	fb02 f303 	mul.w	r3, r2, r3
 80042a4:	68ba      	ldr	r2, [r7, #8]
 80042a6:	4413      	add	r3, r2
 80042a8:	b20a      	sxth	r2, r1
 80042aa:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      ic[curr_ic].aux.a_codes[2] = (data[4] + (data[5] << 8));
 80042ae:	693b      	ldr	r3, [r7, #16]
 80042b0:	3304      	adds	r3, #4
 80042b2:	781b      	ldrb	r3, [r3, #0]
 80042b4:	461a      	mov	r2, r3
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	3305      	adds	r3, #5
 80042ba:	781b      	ldrb	r3, [r3, #0]
 80042bc:	021b      	lsls	r3, r3, #8
 80042be:	b29b      	uxth	r3, r3
 80042c0:	4413      	add	r3, r2
 80042c2:	b299      	uxth	r1, r3
 80042c4:	7d7b      	ldrb	r3, [r7, #21]
 80042c6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80042ca:	fb02 f303 	mul.w	r3, r2, r3
 80042ce:	68ba      	ldr	r2, [r7, #8]
 80042d0:	4413      	add	r3, r2
 80042d2:	b20a      	sxth	r2, r1
 80042d4:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      break;
 80042d8:	e1bb      	b.n	8004652 <adBms6830ParseAux+0x482>

    case B: /* Aux Register group B */
      ic[curr_ic].aux.a_codes[3] = (data[0] + (data[1] << 8));
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	781b      	ldrb	r3, [r3, #0]
 80042de:	461a      	mov	r2, r3
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	3301      	adds	r3, #1
 80042e4:	781b      	ldrb	r3, [r3, #0]
 80042e6:	021b      	lsls	r3, r3, #8
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	4413      	add	r3, r2
 80042ec:	b299      	uxth	r1, r3
 80042ee:	7d7b      	ldrb	r3, [r7, #21]
 80042f0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80042f4:	fb02 f303 	mul.w	r3, r2, r3
 80042f8:	68ba      	ldr	r2, [r7, #8]
 80042fa:	4413      	add	r3, r2
 80042fc:	b20a      	sxth	r2, r1
 80042fe:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[4] = (data[2] + (data[3] << 8));
 8004302:	693b      	ldr	r3, [r7, #16]
 8004304:	3302      	adds	r3, #2
 8004306:	781b      	ldrb	r3, [r3, #0]
 8004308:	461a      	mov	r2, r3
 800430a:	693b      	ldr	r3, [r7, #16]
 800430c:	3303      	adds	r3, #3
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	021b      	lsls	r3, r3, #8
 8004312:	b29b      	uxth	r3, r3
 8004314:	4413      	add	r3, r2
 8004316:	b299      	uxth	r1, r3
 8004318:	7d7b      	ldrb	r3, [r7, #21]
 800431a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800431e:	fb02 f303 	mul.w	r3, r2, r3
 8004322:	68ba      	ldr	r2, [r7, #8]
 8004324:	4413      	add	r3, r2
 8004326:	b20a      	sxth	r2, r1
 8004328:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      ic[curr_ic].aux.a_codes[5] = (data[4] + (data[5] << 8));
 800432c:	693b      	ldr	r3, [r7, #16]
 800432e:	3304      	adds	r3, #4
 8004330:	781b      	ldrb	r3, [r3, #0]
 8004332:	461a      	mov	r2, r3
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	3305      	adds	r3, #5
 8004338:	781b      	ldrb	r3, [r3, #0]
 800433a:	021b      	lsls	r3, r3, #8
 800433c:	b29b      	uxth	r3, r3
 800433e:	4413      	add	r3, r2
 8004340:	b299      	uxth	r1, r3
 8004342:	7d7b      	ldrb	r3, [r7, #21]
 8004344:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004348:	fb02 f303 	mul.w	r3, r2, r3
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	4413      	add	r3, r2
 8004350:	b20a      	sxth	r2, r1
 8004352:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      break;
 8004356:	e17c      	b.n	8004652 <adBms6830ParseAux+0x482>

    case C: /* Aux Register group C */
      ic[curr_ic].aux.a_codes[6] = (data[0] + (data[1] << 8));
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	781b      	ldrb	r3, [r3, #0]
 800435c:	461a      	mov	r2, r3
 800435e:	693b      	ldr	r3, [r7, #16]
 8004360:	3301      	adds	r3, #1
 8004362:	781b      	ldrb	r3, [r3, #0]
 8004364:	021b      	lsls	r3, r3, #8
 8004366:	b29b      	uxth	r3, r3
 8004368:	4413      	add	r3, r2
 800436a:	b299      	uxth	r1, r3
 800436c:	7d7b      	ldrb	r3, [r7, #21]
 800436e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004372:	fb02 f303 	mul.w	r3, r2, r3
 8004376:	68ba      	ldr	r2, [r7, #8]
 8004378:	4413      	add	r3, r2
 800437a:	b20a      	sxth	r2, r1
 800437c:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[7] = (data[2] + (data[3] << 8));
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	3302      	adds	r3, #2
 8004384:	781b      	ldrb	r3, [r3, #0]
 8004386:	461a      	mov	r2, r3
 8004388:	693b      	ldr	r3, [r7, #16]
 800438a:	3303      	adds	r3, #3
 800438c:	781b      	ldrb	r3, [r3, #0]
 800438e:	021b      	lsls	r3, r3, #8
 8004390:	b29b      	uxth	r3, r3
 8004392:	4413      	add	r3, r2
 8004394:	b299      	uxth	r1, r3
 8004396:	7d7b      	ldrb	r3, [r7, #21]
 8004398:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800439c:	fb02 f303 	mul.w	r3, r2, r3
 80043a0:	68ba      	ldr	r2, [r7, #8]
 80043a2:	4413      	add	r3, r2
 80043a4:	b20a      	sxth	r2, r1
 80043a6:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
      ic[curr_ic].aux.a_codes[8] = (data[4] + (data[5] << 8));
 80043aa:	693b      	ldr	r3, [r7, #16]
 80043ac:	3304      	adds	r3, #4
 80043ae:	781b      	ldrb	r3, [r3, #0]
 80043b0:	461a      	mov	r2, r3
 80043b2:	693b      	ldr	r3, [r7, #16]
 80043b4:	3305      	adds	r3, #5
 80043b6:	781b      	ldrb	r3, [r3, #0]
 80043b8:	021b      	lsls	r3, r3, #8
 80043ba:	b29b      	uxth	r3, r3
 80043bc:	4413      	add	r3, r2
 80043be:	b299      	uxth	r1, r3
 80043c0:	7d7b      	ldrb	r3, [r7, #21]
 80043c2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80043c6:	fb02 f303 	mul.w	r3, r2, r3
 80043ca:	68ba      	ldr	r2, [r7, #8]
 80043cc:	4413      	add	r3, r2
 80043ce:	b20a      	sxth	r2, r1
 80043d0:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      break;
 80043d4:	e13d      	b.n	8004652 <adBms6830ParseAux+0x482>

    case D: /* Aux Register group D */
      ic[curr_ic].aux.a_codes[9] =  (data[0] + (data[1] << 8));
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	461a      	mov	r2, r3
 80043dc:	693b      	ldr	r3, [r7, #16]
 80043de:	3301      	adds	r3, #1
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	021b      	lsls	r3, r3, #8
 80043e4:	b29b      	uxth	r3, r3
 80043e6:	4413      	add	r3, r2
 80043e8:	b299      	uxth	r1, r3
 80043ea:	7d7b      	ldrb	r3, [r7, #21]
 80043ec:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80043f0:	fb02 f303 	mul.w	r3, r2, r3
 80043f4:	68ba      	ldr	r2, [r7, #8]
 80043f6:	4413      	add	r3, r2
 80043f8:	b20a      	sxth	r2, r1
 80043fa:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].aux.a_codes[10] =  (data[2] + (data[3] << 8));
 80043fe:	693b      	ldr	r3, [r7, #16]
 8004400:	3302      	adds	r3, #2
 8004402:	781b      	ldrb	r3, [r3, #0]
 8004404:	461a      	mov	r2, r3
 8004406:	693b      	ldr	r3, [r7, #16]
 8004408:	3303      	adds	r3, #3
 800440a:	781b      	ldrb	r3, [r3, #0]
 800440c:	021b      	lsls	r3, r3, #8
 800440e:	b29b      	uxth	r3, r3
 8004410:	4413      	add	r3, r2
 8004412:	b299      	uxth	r1, r3
 8004414:	7d7b      	ldrb	r3, [r7, #21]
 8004416:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800441a:	fb02 f303 	mul.w	r3, r2, r3
 800441e:	68ba      	ldr	r2, [r7, #8]
 8004420:	4413      	add	r3, r2
 8004422:	b20a      	sxth	r2, r1
 8004424:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      ic[curr_ic].aux.a_codes[11] =  (data[4] + (data[5] << 8));
 8004428:	693b      	ldr	r3, [r7, #16]
 800442a:	3304      	adds	r3, #4
 800442c:	781b      	ldrb	r3, [r3, #0]
 800442e:	461a      	mov	r2, r3
 8004430:	693b      	ldr	r3, [r7, #16]
 8004432:	3305      	adds	r3, #5
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	021b      	lsls	r3, r3, #8
 8004438:	b29b      	uxth	r3, r3
 800443a:	4413      	add	r3, r2
 800443c:	b299      	uxth	r1, r3
 800443e:	7d7b      	ldrb	r3, [r7, #21]
 8004440:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004444:	fb02 f303 	mul.w	r3, r2, r3
 8004448:	68ba      	ldr	r2, [r7, #8]
 800444a:	4413      	add	r3, r2
 800444c:	b20a      	sxth	r2, r1
 800444e:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
      break;
 8004452:	e0fe      	b.n	8004652 <adBms6830ParseAux+0x482>
 8004454:	08014e2c 	.word	0x08014e2c

   case ALL_GRP: /* Aux Register group ALL */
      ic[curr_ic].aux.a_codes[0]  = (data[0] + (data[1] << 8));
 8004458:	693b      	ldr	r3, [r7, #16]
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	461a      	mov	r2, r3
 800445e:	693b      	ldr	r3, [r7, #16]
 8004460:	3301      	adds	r3, #1
 8004462:	781b      	ldrb	r3, [r3, #0]
 8004464:	021b      	lsls	r3, r3, #8
 8004466:	b29b      	uxth	r3, r3
 8004468:	4413      	add	r3, r2
 800446a:	b299      	uxth	r1, r3
 800446c:	7d7b      	ldrb	r3, [r7, #21]
 800446e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004472:	fb02 f303 	mul.w	r3, r2, r3
 8004476:	68ba      	ldr	r2, [r7, #8]
 8004478:	4413      	add	r3, r2
 800447a:	b20a      	sxth	r2, r1
 800447c:	f8a3 20a8 	strh.w	r2, [r3, #168]	@ 0xa8
      ic[curr_ic].aux.a_codes[1]  = (data[2] + (data[3] << 8));
 8004480:	693b      	ldr	r3, [r7, #16]
 8004482:	3302      	adds	r3, #2
 8004484:	781b      	ldrb	r3, [r3, #0]
 8004486:	461a      	mov	r2, r3
 8004488:	693b      	ldr	r3, [r7, #16]
 800448a:	3303      	adds	r3, #3
 800448c:	781b      	ldrb	r3, [r3, #0]
 800448e:	021b      	lsls	r3, r3, #8
 8004490:	b29b      	uxth	r3, r3
 8004492:	4413      	add	r3, r2
 8004494:	b299      	uxth	r1, r3
 8004496:	7d7b      	ldrb	r3, [r7, #21]
 8004498:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800449c:	fb02 f303 	mul.w	r3, r2, r3
 80044a0:	68ba      	ldr	r2, [r7, #8]
 80044a2:	4413      	add	r3, r2
 80044a4:	b20a      	sxth	r2, r1
 80044a6:	f8a3 20aa 	strh.w	r2, [r3, #170]	@ 0xaa
      ic[curr_ic].aux.a_codes[2]  = (data[4] + (data[5] << 8));
 80044aa:	693b      	ldr	r3, [r7, #16]
 80044ac:	3304      	adds	r3, #4
 80044ae:	781b      	ldrb	r3, [r3, #0]
 80044b0:	461a      	mov	r2, r3
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	3305      	adds	r3, #5
 80044b6:	781b      	ldrb	r3, [r3, #0]
 80044b8:	021b      	lsls	r3, r3, #8
 80044ba:	b29b      	uxth	r3, r3
 80044bc:	4413      	add	r3, r2
 80044be:	b299      	uxth	r1, r3
 80044c0:	7d7b      	ldrb	r3, [r7, #21]
 80044c2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80044c6:	fb02 f303 	mul.w	r3, r2, r3
 80044ca:	68ba      	ldr	r2, [r7, #8]
 80044cc:	4413      	add	r3, r2
 80044ce:	b20a      	sxth	r2, r1
 80044d0:	f8a3 20ac 	strh.w	r2, [r3, #172]	@ 0xac
      ic[curr_ic].aux.a_codes[3]  = (data[6] + (data[7] << 8));
 80044d4:	693b      	ldr	r3, [r7, #16]
 80044d6:	3306      	adds	r3, #6
 80044d8:	781b      	ldrb	r3, [r3, #0]
 80044da:	461a      	mov	r2, r3
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	3307      	adds	r3, #7
 80044e0:	781b      	ldrb	r3, [r3, #0]
 80044e2:	021b      	lsls	r3, r3, #8
 80044e4:	b29b      	uxth	r3, r3
 80044e6:	4413      	add	r3, r2
 80044e8:	b299      	uxth	r1, r3
 80044ea:	7d7b      	ldrb	r3, [r7, #21]
 80044ec:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80044f0:	fb02 f303 	mul.w	r3, r2, r3
 80044f4:	68ba      	ldr	r2, [r7, #8]
 80044f6:	4413      	add	r3, r2
 80044f8:	b20a      	sxth	r2, r1
 80044fa:	f8a3 20ae 	strh.w	r2, [r3, #174]	@ 0xae
      ic[curr_ic].aux.a_codes[4]  = (data[8] + (data[9] << 8));
 80044fe:	693b      	ldr	r3, [r7, #16]
 8004500:	3308      	adds	r3, #8
 8004502:	781b      	ldrb	r3, [r3, #0]
 8004504:	461a      	mov	r2, r3
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	3309      	adds	r3, #9
 800450a:	781b      	ldrb	r3, [r3, #0]
 800450c:	021b      	lsls	r3, r3, #8
 800450e:	b29b      	uxth	r3, r3
 8004510:	4413      	add	r3, r2
 8004512:	b299      	uxth	r1, r3
 8004514:	7d7b      	ldrb	r3, [r7, #21]
 8004516:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800451a:	fb02 f303 	mul.w	r3, r2, r3
 800451e:	68ba      	ldr	r2, [r7, #8]
 8004520:	4413      	add	r3, r2
 8004522:	b20a      	sxth	r2, r1
 8004524:	f8a3 20b0 	strh.w	r2, [r3, #176]	@ 0xb0
      ic[curr_ic].aux.a_codes[5]  = (data[10] + (data[11] << 8));
 8004528:	693b      	ldr	r3, [r7, #16]
 800452a:	330a      	adds	r3, #10
 800452c:	781b      	ldrb	r3, [r3, #0]
 800452e:	461a      	mov	r2, r3
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	330b      	adds	r3, #11
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	021b      	lsls	r3, r3, #8
 8004538:	b29b      	uxth	r3, r3
 800453a:	4413      	add	r3, r2
 800453c:	b299      	uxth	r1, r3
 800453e:	7d7b      	ldrb	r3, [r7, #21]
 8004540:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004544:	fb02 f303 	mul.w	r3, r2, r3
 8004548:	68ba      	ldr	r2, [r7, #8]
 800454a:	4413      	add	r3, r2
 800454c:	b20a      	sxth	r2, r1
 800454e:	f8a3 20b2 	strh.w	r2, [r3, #178]	@ 0xb2
      ic[curr_ic].aux.a_codes[6]  = (data[12] + (data[13] << 8));
 8004552:	693b      	ldr	r3, [r7, #16]
 8004554:	330c      	adds	r3, #12
 8004556:	781b      	ldrb	r3, [r3, #0]
 8004558:	461a      	mov	r2, r3
 800455a:	693b      	ldr	r3, [r7, #16]
 800455c:	330d      	adds	r3, #13
 800455e:	781b      	ldrb	r3, [r3, #0]
 8004560:	021b      	lsls	r3, r3, #8
 8004562:	b29b      	uxth	r3, r3
 8004564:	4413      	add	r3, r2
 8004566:	b299      	uxth	r1, r3
 8004568:	7d7b      	ldrb	r3, [r7, #21]
 800456a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800456e:	fb02 f303 	mul.w	r3, r2, r3
 8004572:	68ba      	ldr	r2, [r7, #8]
 8004574:	4413      	add	r3, r2
 8004576:	b20a      	sxth	r2, r1
 8004578:	f8a3 20b4 	strh.w	r2, [r3, #180]	@ 0xb4
      ic[curr_ic].aux.a_codes[7]  = (data[14] + (data[15] << 8));
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	330e      	adds	r3, #14
 8004580:	781b      	ldrb	r3, [r3, #0]
 8004582:	461a      	mov	r2, r3
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	330f      	adds	r3, #15
 8004588:	781b      	ldrb	r3, [r3, #0]
 800458a:	021b      	lsls	r3, r3, #8
 800458c:	b29b      	uxth	r3, r3
 800458e:	4413      	add	r3, r2
 8004590:	b299      	uxth	r1, r3
 8004592:	7d7b      	ldrb	r3, [r7, #21]
 8004594:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004598:	fb02 f303 	mul.w	r3, r2, r3
 800459c:	68ba      	ldr	r2, [r7, #8]
 800459e:	4413      	add	r3, r2
 80045a0:	b20a      	sxth	r2, r1
 80045a2:	f8a3 20b6 	strh.w	r2, [r3, #182]	@ 0xb6
      ic[curr_ic].aux.a_codes[8]  = (data[16] + (data[17] << 8));
 80045a6:	693b      	ldr	r3, [r7, #16]
 80045a8:	3310      	adds	r3, #16
 80045aa:	781b      	ldrb	r3, [r3, #0]
 80045ac:	461a      	mov	r2, r3
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	3311      	adds	r3, #17
 80045b2:	781b      	ldrb	r3, [r3, #0]
 80045b4:	021b      	lsls	r3, r3, #8
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	4413      	add	r3, r2
 80045ba:	b299      	uxth	r1, r3
 80045bc:	7d7b      	ldrb	r3, [r7, #21]
 80045be:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80045c2:	fb02 f303 	mul.w	r3, r2, r3
 80045c6:	68ba      	ldr	r2, [r7, #8]
 80045c8:	4413      	add	r3, r2
 80045ca:	b20a      	sxth	r2, r1
 80045cc:	f8a3 20b8 	strh.w	r2, [r3, #184]	@ 0xb8
      ic[curr_ic].aux.a_codes[9]  = (data[18] + (data[19] << 8));
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	3312      	adds	r3, #18
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	461a      	mov	r2, r3
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	3313      	adds	r3, #19
 80045dc:	781b      	ldrb	r3, [r3, #0]
 80045de:	021b      	lsls	r3, r3, #8
 80045e0:	b29b      	uxth	r3, r3
 80045e2:	4413      	add	r3, r2
 80045e4:	b299      	uxth	r1, r3
 80045e6:	7d7b      	ldrb	r3, [r7, #21]
 80045e8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80045ec:	fb02 f303 	mul.w	r3, r2, r3
 80045f0:	68ba      	ldr	r2, [r7, #8]
 80045f2:	4413      	add	r3, r2
 80045f4:	b20a      	sxth	r2, r1
 80045f6:	f8a3 20ba 	strh.w	r2, [r3, #186]	@ 0xba
      ic[curr_ic].aux.a_codes[10] = (data[20] + (data[21] << 8));
 80045fa:	693b      	ldr	r3, [r7, #16]
 80045fc:	3314      	adds	r3, #20
 80045fe:	781b      	ldrb	r3, [r3, #0]
 8004600:	461a      	mov	r2, r3
 8004602:	693b      	ldr	r3, [r7, #16]
 8004604:	3315      	adds	r3, #21
 8004606:	781b      	ldrb	r3, [r3, #0]
 8004608:	021b      	lsls	r3, r3, #8
 800460a:	b29b      	uxth	r3, r3
 800460c:	4413      	add	r3, r2
 800460e:	b299      	uxth	r1, r3
 8004610:	7d7b      	ldrb	r3, [r7, #21]
 8004612:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004616:	fb02 f303 	mul.w	r3, r2, r3
 800461a:	68ba      	ldr	r2, [r7, #8]
 800461c:	4413      	add	r3, r2
 800461e:	b20a      	sxth	r2, r1
 8004620:	f8a3 20bc 	strh.w	r2, [r3, #188]	@ 0xbc
      ic[curr_ic].aux.a_codes[11] = (data[22] + (data[23] << 8));
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	3316      	adds	r3, #22
 8004628:	781b      	ldrb	r3, [r3, #0]
 800462a:	461a      	mov	r2, r3
 800462c:	693b      	ldr	r3, [r7, #16]
 800462e:	3317      	adds	r3, #23
 8004630:	781b      	ldrb	r3, [r3, #0]
 8004632:	021b      	lsls	r3, r3, #8
 8004634:	b29b      	uxth	r3, r3
 8004636:	4413      	add	r3, r2
 8004638:	b299      	uxth	r1, r3
 800463a:	7d7b      	ldrb	r3, [r7, #21]
 800463c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004640:	fb02 f303 	mul.w	r3, r2, r3
 8004644:	68ba      	ldr	r2, [r7, #8]
 8004646:	4413      	add	r3, r2
 8004648:	b20a      	sxth	r2, r1
 800464a:	f8a3 20be 	strh.w	r2, [r3, #190]	@ 0xbe
     break;
 800464e:	e000      	b.n	8004652 <adBms6830ParseAux+0x482>

    default:
      break;
 8004650:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004652:	7d7b      	ldrb	r3, [r7, #21]
 8004654:	3301      	adds	r3, #1
 8004656:	757b      	strb	r3, [r7, #21]
 8004658:	7d7a      	ldrb	r2, [r7, #21]
 800465a:	7bfb      	ldrb	r3, [r7, #15]
 800465c:	429a      	cmp	r2, r3
 800465e:	f4ff addd 	bcc.w	800421c <adBms6830ParseAux+0x4c>
    }
  }
  free(data);
 8004662:	6938      	ldr	r0, [r7, #16]
 8004664:	f00c f9ea 	bl	8010a3c <free>
}
 8004668:	bf00      	nop
 800466a:	3718      	adds	r7, #24
 800466c:	46bd      	mov	sp, r7
 800466e:	bd80      	pop	{r7, pc}

08004670 <adBms6830ParseRAux>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseRAux(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *raux_data)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b086      	sub	sp, #24
 8004674:	af00      	add	r7, sp, #0
 8004676:	60b9      	str	r1, [r7, #8]
 8004678:	607b      	str	r3, [r7, #4]
 800467a:	4603      	mov	r3, r0
 800467c:	73fb      	strb	r3, [r7, #15]
 800467e:	4613      	mov	r3, r2
 8004680:	73bb      	strb	r3, [r7, #14]
  uint8_t *data, data_size, address = 0;
 8004682:	2300      	movs	r3, #0
 8004684:	75bb      	strb	r3, [r7, #22]
  if(grp == ALL_GRP){data_size = (RDASALL_SIZE-48);}  /* RDASALL_SIZE 68 byte - (AUX 24 byte + STATUS 24 byte) */
 8004686:	7bbb      	ldrb	r3, [r7, #14]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d102      	bne.n	8004692 <adBms6830ParseRAux+0x22>
 800468c:	2316      	movs	r3, #22
 800468e:	75fb      	strb	r3, [r7, #23]
 8004690:	e001      	b.n	8004696 <adBms6830ParseRAux+0x26>
  else {data_size = RX_DATA;}
 8004692:	2308      	movs	r3, #8
 8004694:	75fb      	strb	r3, [r7, #23]
  data = (uint8_t *)calloc(data_size, sizeof(uint8_t));
 8004696:	7dfb      	ldrb	r3, [r7, #23]
 8004698:	2101      	movs	r1, #1
 800469a:	4618      	mov	r0, r3
 800469c:	f00b fece 	bl	801043c <calloc>
 80046a0:	4603      	mov	r3, r0
 80046a2:	613b      	str	r3, [r7, #16]
  if(data == NULL)
 80046a4:	693b      	ldr	r3, [r7, #16]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d105      	bne.n	80046b6 <adBms6830ParseRAux+0x46>
  {
    #ifdef MBED
    pc.printf(" Failed to allocate parse raux memory \n");
    #else
    printf(" Failed to allocate parse raux memory \n");
 80046aa:	487d      	ldr	r0, [pc, #500]	@ (80048a0 <adBms6830ParseRAux+0x230>)
 80046ac:	f00d fdf0 	bl	8012290 <puts>
    #endif
    exit(0);
 80046b0:	2000      	movs	r0, #0
 80046b2:	f00b fedf 	bl	8010474 <exit>
  }
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80046b6:	2300      	movs	r3, #0
 80046b8:	757b      	strb	r3, [r7, #21]
 80046ba:	e1c9      	b.n	8004a50 <adBms6830ParseRAux+0x3e0>
  {
    memcpy(&data[0], &raux_data[address], data_size); /* dst , src , size */
 80046bc:	7dbb      	ldrb	r3, [r7, #22]
 80046be:	687a      	ldr	r2, [r7, #4]
 80046c0:	4413      	add	r3, r2
 80046c2:	7dfa      	ldrb	r2, [r7, #23]
 80046c4:	4619      	mov	r1, r3
 80046c6:	6938      	ldr	r0, [r7, #16]
 80046c8:	f00d fe46 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (data_size));
 80046cc:	7d7b      	ldrb	r3, [r7, #21]
 80046ce:	3301      	adds	r3, #1
 80046d0:	b2db      	uxtb	r3, r3
 80046d2:	7dfa      	ldrb	r2, [r7, #23]
 80046d4:	fb12 f303 	smulbb	r3, r2, r3
 80046d8:	75bb      	strb	r3, [r7, #22]
    switch (grp)
 80046da:	7bbb      	ldrb	r3, [r7, #14]
 80046dc:	2b04      	cmp	r3, #4
 80046de:	f200 81b3 	bhi.w	8004a48 <adBms6830ParseRAux+0x3d8>
 80046e2:	a201      	add	r2, pc, #4	@ (adr r2, 80046e8 <adBms6830ParseRAux+0x78>)
 80046e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046e8:	080048a5 	.word	0x080048a5
 80046ec:	080046fd 	.word	0x080046fd
 80046f0:	0800477b 	.word	0x0800477b
 80046f4:	080047f9 	.word	0x080047f9
 80046f8:	08004877 	.word	0x08004877
    {
    case A: /* RAux Register group A */
      ic[curr_ic].raux.ra_codes[0] = (data[0] + (data[1] << 8));
 80046fc:	693b      	ldr	r3, [r7, #16]
 80046fe:	781b      	ldrb	r3, [r3, #0]
 8004700:	461a      	mov	r2, r3
 8004702:	693b      	ldr	r3, [r7, #16]
 8004704:	3301      	adds	r3, #1
 8004706:	781b      	ldrb	r3, [r3, #0]
 8004708:	021b      	lsls	r3, r3, #8
 800470a:	b29b      	uxth	r3, r3
 800470c:	4413      	add	r3, r2
 800470e:	b299      	uxth	r1, r3
 8004710:	7d7b      	ldrb	r3, [r7, #21]
 8004712:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004716:	fb02 f303 	mul.w	r3, r2, r3
 800471a:	68ba      	ldr	r2, [r7, #8]
 800471c:	4413      	add	r3, r2
 800471e:	b20a      	sxth	r2, r1
 8004720:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[1] = (data[2] + (data[3] << 8));
 8004724:	693b      	ldr	r3, [r7, #16]
 8004726:	3302      	adds	r3, #2
 8004728:	781b      	ldrb	r3, [r3, #0]
 800472a:	461a      	mov	r2, r3
 800472c:	693b      	ldr	r3, [r7, #16]
 800472e:	3303      	adds	r3, #3
 8004730:	781b      	ldrb	r3, [r3, #0]
 8004732:	021b      	lsls	r3, r3, #8
 8004734:	b29b      	uxth	r3, r3
 8004736:	4413      	add	r3, r2
 8004738:	b299      	uxth	r1, r3
 800473a:	7d7b      	ldrb	r3, [r7, #21]
 800473c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004740:	fb02 f303 	mul.w	r3, r2, r3
 8004744:	68ba      	ldr	r2, [r7, #8]
 8004746:	4413      	add	r3, r2
 8004748:	b20a      	sxth	r2, r1
 800474a:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      ic[curr_ic].raux.ra_codes[2] = (data[4] + (data[5] << 8));
 800474e:	693b      	ldr	r3, [r7, #16]
 8004750:	3304      	adds	r3, #4
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	461a      	mov	r2, r3
 8004756:	693b      	ldr	r3, [r7, #16]
 8004758:	3305      	adds	r3, #5
 800475a:	781b      	ldrb	r3, [r3, #0]
 800475c:	021b      	lsls	r3, r3, #8
 800475e:	b29b      	uxth	r3, r3
 8004760:	4413      	add	r3, r2
 8004762:	b299      	uxth	r1, r3
 8004764:	7d7b      	ldrb	r3, [r7, #21]
 8004766:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800476a:	fb02 f303 	mul.w	r3, r2, r3
 800476e:	68ba      	ldr	r2, [r7, #8]
 8004770:	4413      	add	r3, r2
 8004772:	b20a      	sxth	r2, r1
 8004774:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      break;
 8004778:	e167      	b.n	8004a4a <adBms6830ParseRAux+0x3da>

    case B: /* RAux Register group B */
      ic[curr_ic].raux.ra_codes[3] = (data[0] + (data[1] << 8));
 800477a:	693b      	ldr	r3, [r7, #16]
 800477c:	781b      	ldrb	r3, [r3, #0]
 800477e:	461a      	mov	r2, r3
 8004780:	693b      	ldr	r3, [r7, #16]
 8004782:	3301      	adds	r3, #1
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	021b      	lsls	r3, r3, #8
 8004788:	b29b      	uxth	r3, r3
 800478a:	4413      	add	r3, r2
 800478c:	b299      	uxth	r1, r3
 800478e:	7d7b      	ldrb	r3, [r7, #21]
 8004790:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004794:	fb02 f303 	mul.w	r3, r2, r3
 8004798:	68ba      	ldr	r2, [r7, #8]
 800479a:	4413      	add	r3, r2
 800479c:	b20a      	sxth	r2, r1
 800479e:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[4] = (data[2] + (data[3] << 8));
 80047a2:	693b      	ldr	r3, [r7, #16]
 80047a4:	3302      	adds	r3, #2
 80047a6:	781b      	ldrb	r3, [r3, #0]
 80047a8:	461a      	mov	r2, r3
 80047aa:	693b      	ldr	r3, [r7, #16]
 80047ac:	3303      	adds	r3, #3
 80047ae:	781b      	ldrb	r3, [r3, #0]
 80047b0:	021b      	lsls	r3, r3, #8
 80047b2:	b29b      	uxth	r3, r3
 80047b4:	4413      	add	r3, r2
 80047b6:	b299      	uxth	r1, r3
 80047b8:	7d7b      	ldrb	r3, [r7, #21]
 80047ba:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80047be:	fb02 f303 	mul.w	r3, r2, r3
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	4413      	add	r3, r2
 80047c6:	b20a      	sxth	r2, r1
 80047c8:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      ic[curr_ic].raux.ra_codes[5] = (data[4] + (data[5] << 8));
 80047cc:	693b      	ldr	r3, [r7, #16]
 80047ce:	3304      	adds	r3, #4
 80047d0:	781b      	ldrb	r3, [r3, #0]
 80047d2:	461a      	mov	r2, r3
 80047d4:	693b      	ldr	r3, [r7, #16]
 80047d6:	3305      	adds	r3, #5
 80047d8:	781b      	ldrb	r3, [r3, #0]
 80047da:	021b      	lsls	r3, r3, #8
 80047dc:	b29b      	uxth	r3, r3
 80047de:	4413      	add	r3, r2
 80047e0:	b299      	uxth	r1, r3
 80047e2:	7d7b      	ldrb	r3, [r7, #21]
 80047e4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80047e8:	fb02 f303 	mul.w	r3, r2, r3
 80047ec:	68ba      	ldr	r2, [r7, #8]
 80047ee:	4413      	add	r3, r2
 80047f0:	b20a      	sxth	r2, r1
 80047f2:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
      break;
 80047f6:	e128      	b.n	8004a4a <adBms6830ParseRAux+0x3da>

    case C: /* RAux Register group C */
      ic[curr_ic].raux.ra_codes[6] = (data[0] + (data[1] << 8));
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	781b      	ldrb	r3, [r3, #0]
 80047fc:	461a      	mov	r2, r3
 80047fe:	693b      	ldr	r3, [r7, #16]
 8004800:	3301      	adds	r3, #1
 8004802:	781b      	ldrb	r3, [r3, #0]
 8004804:	021b      	lsls	r3, r3, #8
 8004806:	b29b      	uxth	r3, r3
 8004808:	4413      	add	r3, r2
 800480a:	b299      	uxth	r1, r3
 800480c:	7d7b      	ldrb	r3, [r7, #21]
 800480e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004812:	fb02 f303 	mul.w	r3, r2, r3
 8004816:	68ba      	ldr	r2, [r7, #8]
 8004818:	4413      	add	r3, r2
 800481a:	b20a      	sxth	r2, r1
 800481c:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
      ic[curr_ic].raux.ra_codes[7] = (data[2] + (data[3] << 8));
 8004820:	693b      	ldr	r3, [r7, #16]
 8004822:	3302      	adds	r3, #2
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	461a      	mov	r2, r3
 8004828:	693b      	ldr	r3, [r7, #16]
 800482a:	3303      	adds	r3, #3
 800482c:	781b      	ldrb	r3, [r3, #0]
 800482e:	021b      	lsls	r3, r3, #8
 8004830:	b29b      	uxth	r3, r3
 8004832:	4413      	add	r3, r2
 8004834:	b299      	uxth	r1, r3
 8004836:	7d7b      	ldrb	r3, [r7, #21]
 8004838:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800483c:	fb02 f303 	mul.w	r3, r2, r3
 8004840:	68ba      	ldr	r2, [r7, #8]
 8004842:	4413      	add	r3, r2
 8004844:	b20a      	sxth	r2, r1
 8004846:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
      ic[curr_ic].raux.ra_codes[8] = (data[4] + (data[5] << 8));
 800484a:	693b      	ldr	r3, [r7, #16]
 800484c:	3304      	adds	r3, #4
 800484e:	781b      	ldrb	r3, [r3, #0]
 8004850:	461a      	mov	r2, r3
 8004852:	693b      	ldr	r3, [r7, #16]
 8004854:	3305      	adds	r3, #5
 8004856:	781b      	ldrb	r3, [r3, #0]
 8004858:	021b      	lsls	r3, r3, #8
 800485a:	b29b      	uxth	r3, r3
 800485c:	4413      	add	r3, r2
 800485e:	b299      	uxth	r1, r3
 8004860:	7d7b      	ldrb	r3, [r7, #21]
 8004862:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004866:	fb02 f303 	mul.w	r3, r2, r3
 800486a:	68ba      	ldr	r2, [r7, #8]
 800486c:	4413      	add	r3, r2
 800486e:	b20a      	sxth	r2, r1
 8004870:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
      break;
 8004874:	e0e9      	b.n	8004a4a <adBms6830ParseRAux+0x3da>

    case D: /* RAux Register group D */
      ic[curr_ic].raux.ra_codes[9] =  (data[0] + (data[1] << 8));
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	781b      	ldrb	r3, [r3, #0]
 800487a:	461a      	mov	r2, r3
 800487c:	693b      	ldr	r3, [r7, #16]
 800487e:	3301      	adds	r3, #1
 8004880:	781b      	ldrb	r3, [r3, #0]
 8004882:	021b      	lsls	r3, r3, #8
 8004884:	b29b      	uxth	r3, r3
 8004886:	4413      	add	r3, r2
 8004888:	b299      	uxth	r1, r3
 800488a:	7d7b      	ldrb	r3, [r7, #21]
 800488c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004890:	fb02 f303 	mul.w	r3, r2, r3
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	4413      	add	r3, r2
 8004898:	b20a      	sxth	r2, r1
 800489a:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
      break;
 800489e:	e0d4      	b.n	8004a4a <adBms6830ParseRAux+0x3da>
 80048a0:	08014e54 	.word	0x08014e54

    case ALL_GRP: /* RAux Register group ALL */
      ic[curr_ic].raux.ra_codes[0]  = (data[0] + (data[1] << 8));
 80048a4:	693b      	ldr	r3, [r7, #16]
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	461a      	mov	r2, r3
 80048aa:	693b      	ldr	r3, [r7, #16]
 80048ac:	3301      	adds	r3, #1
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	021b      	lsls	r3, r3, #8
 80048b2:	b29b      	uxth	r3, r3
 80048b4:	4413      	add	r3, r2
 80048b6:	b299      	uxth	r1, r3
 80048b8:	7d7b      	ldrb	r3, [r7, #21]
 80048ba:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80048be:	fb02 f303 	mul.w	r3, r2, r3
 80048c2:	68ba      	ldr	r2, [r7, #8]
 80048c4:	4413      	add	r3, r2
 80048c6:	b20a      	sxth	r2, r1
 80048c8:	f8a3 20c0 	strh.w	r2, [r3, #192]	@ 0xc0
      ic[curr_ic].raux.ra_codes[1]  = (data[2] + (data[3] << 8));
 80048cc:	693b      	ldr	r3, [r7, #16]
 80048ce:	3302      	adds	r3, #2
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	461a      	mov	r2, r3
 80048d4:	693b      	ldr	r3, [r7, #16]
 80048d6:	3303      	adds	r3, #3
 80048d8:	781b      	ldrb	r3, [r3, #0]
 80048da:	021b      	lsls	r3, r3, #8
 80048dc:	b29b      	uxth	r3, r3
 80048de:	4413      	add	r3, r2
 80048e0:	b299      	uxth	r1, r3
 80048e2:	7d7b      	ldrb	r3, [r7, #21]
 80048e4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80048e8:	fb02 f303 	mul.w	r3, r2, r3
 80048ec:	68ba      	ldr	r2, [r7, #8]
 80048ee:	4413      	add	r3, r2
 80048f0:	b20a      	sxth	r2, r1
 80048f2:	f8a3 20c2 	strh.w	r2, [r3, #194]	@ 0xc2
      ic[curr_ic].raux.ra_codes[2]  = (data[4] + (data[5] << 8));
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	3304      	adds	r3, #4
 80048fa:	781b      	ldrb	r3, [r3, #0]
 80048fc:	461a      	mov	r2, r3
 80048fe:	693b      	ldr	r3, [r7, #16]
 8004900:	3305      	adds	r3, #5
 8004902:	781b      	ldrb	r3, [r3, #0]
 8004904:	021b      	lsls	r3, r3, #8
 8004906:	b29b      	uxth	r3, r3
 8004908:	4413      	add	r3, r2
 800490a:	b299      	uxth	r1, r3
 800490c:	7d7b      	ldrb	r3, [r7, #21]
 800490e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004912:	fb02 f303 	mul.w	r3, r2, r3
 8004916:	68ba      	ldr	r2, [r7, #8]
 8004918:	4413      	add	r3, r2
 800491a:	b20a      	sxth	r2, r1
 800491c:	f8a3 20c4 	strh.w	r2, [r3, #196]	@ 0xc4
      ic[curr_ic].raux.ra_codes[3]  = (data[6] + (data[7] << 8));
 8004920:	693b      	ldr	r3, [r7, #16]
 8004922:	3306      	adds	r3, #6
 8004924:	781b      	ldrb	r3, [r3, #0]
 8004926:	461a      	mov	r2, r3
 8004928:	693b      	ldr	r3, [r7, #16]
 800492a:	3307      	adds	r3, #7
 800492c:	781b      	ldrb	r3, [r3, #0]
 800492e:	021b      	lsls	r3, r3, #8
 8004930:	b29b      	uxth	r3, r3
 8004932:	4413      	add	r3, r2
 8004934:	b299      	uxth	r1, r3
 8004936:	7d7b      	ldrb	r3, [r7, #21]
 8004938:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800493c:	fb02 f303 	mul.w	r3, r2, r3
 8004940:	68ba      	ldr	r2, [r7, #8]
 8004942:	4413      	add	r3, r2
 8004944:	b20a      	sxth	r2, r1
 8004946:	f8a3 20c6 	strh.w	r2, [r3, #198]	@ 0xc6
      ic[curr_ic].raux.ra_codes[4]  = (data[8] + (data[9] << 8));
 800494a:	693b      	ldr	r3, [r7, #16]
 800494c:	3308      	adds	r3, #8
 800494e:	781b      	ldrb	r3, [r3, #0]
 8004950:	461a      	mov	r2, r3
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	3309      	adds	r3, #9
 8004956:	781b      	ldrb	r3, [r3, #0]
 8004958:	021b      	lsls	r3, r3, #8
 800495a:	b29b      	uxth	r3, r3
 800495c:	4413      	add	r3, r2
 800495e:	b299      	uxth	r1, r3
 8004960:	7d7b      	ldrb	r3, [r7, #21]
 8004962:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004966:	fb02 f303 	mul.w	r3, r2, r3
 800496a:	68ba      	ldr	r2, [r7, #8]
 800496c:	4413      	add	r3, r2
 800496e:	b20a      	sxth	r2, r1
 8004970:	f8a3 20c8 	strh.w	r2, [r3, #200]	@ 0xc8
      ic[curr_ic].raux.ra_codes[5]  = (data[10] + (data[11] << 8));
 8004974:	693b      	ldr	r3, [r7, #16]
 8004976:	330a      	adds	r3, #10
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	461a      	mov	r2, r3
 800497c:	693b      	ldr	r3, [r7, #16]
 800497e:	330b      	adds	r3, #11
 8004980:	781b      	ldrb	r3, [r3, #0]
 8004982:	021b      	lsls	r3, r3, #8
 8004984:	b29b      	uxth	r3, r3
 8004986:	4413      	add	r3, r2
 8004988:	b299      	uxth	r1, r3
 800498a:	7d7b      	ldrb	r3, [r7, #21]
 800498c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004990:	fb02 f303 	mul.w	r3, r2, r3
 8004994:	68ba      	ldr	r2, [r7, #8]
 8004996:	4413      	add	r3, r2
 8004998:	b20a      	sxth	r2, r1
 800499a:	f8a3 20ca 	strh.w	r2, [r3, #202]	@ 0xca
      ic[curr_ic].raux.ra_codes[6]  = (data[12] + (data[13] << 8));
 800499e:	693b      	ldr	r3, [r7, #16]
 80049a0:	330c      	adds	r3, #12
 80049a2:	781b      	ldrb	r3, [r3, #0]
 80049a4:	461a      	mov	r2, r3
 80049a6:	693b      	ldr	r3, [r7, #16]
 80049a8:	330d      	adds	r3, #13
 80049aa:	781b      	ldrb	r3, [r3, #0]
 80049ac:	021b      	lsls	r3, r3, #8
 80049ae:	b29b      	uxth	r3, r3
 80049b0:	4413      	add	r3, r2
 80049b2:	b299      	uxth	r1, r3
 80049b4:	7d7b      	ldrb	r3, [r7, #21]
 80049b6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80049ba:	fb02 f303 	mul.w	r3, r2, r3
 80049be:	68ba      	ldr	r2, [r7, #8]
 80049c0:	4413      	add	r3, r2
 80049c2:	b20a      	sxth	r2, r1
 80049c4:	f8a3 20cc 	strh.w	r2, [r3, #204]	@ 0xcc
      ic[curr_ic].raux.ra_codes[7]  = (data[14] + (data[15] << 8));
 80049c8:	693b      	ldr	r3, [r7, #16]
 80049ca:	330e      	adds	r3, #14
 80049cc:	781b      	ldrb	r3, [r3, #0]
 80049ce:	461a      	mov	r2, r3
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	330f      	adds	r3, #15
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	021b      	lsls	r3, r3, #8
 80049d8:	b29b      	uxth	r3, r3
 80049da:	4413      	add	r3, r2
 80049dc:	b299      	uxth	r1, r3
 80049de:	7d7b      	ldrb	r3, [r7, #21]
 80049e0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80049e4:	fb02 f303 	mul.w	r3, r2, r3
 80049e8:	68ba      	ldr	r2, [r7, #8]
 80049ea:	4413      	add	r3, r2
 80049ec:	b20a      	sxth	r2, r1
 80049ee:	f8a3 20ce 	strh.w	r2, [r3, #206]	@ 0xce
      ic[curr_ic].raux.ra_codes[8]  = (data[16] + (data[17] << 8));
 80049f2:	693b      	ldr	r3, [r7, #16]
 80049f4:	3310      	adds	r3, #16
 80049f6:	781b      	ldrb	r3, [r3, #0]
 80049f8:	461a      	mov	r2, r3
 80049fa:	693b      	ldr	r3, [r7, #16]
 80049fc:	3311      	adds	r3, #17
 80049fe:	781b      	ldrb	r3, [r3, #0]
 8004a00:	021b      	lsls	r3, r3, #8
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	4413      	add	r3, r2
 8004a06:	b299      	uxth	r1, r3
 8004a08:	7d7b      	ldrb	r3, [r7, #21]
 8004a0a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004a0e:	fb02 f303 	mul.w	r3, r2, r3
 8004a12:	68ba      	ldr	r2, [r7, #8]
 8004a14:	4413      	add	r3, r2
 8004a16:	b20a      	sxth	r2, r1
 8004a18:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
      ic[curr_ic].raux.ra_codes[9]  = (data[18] + (data[19] << 8));
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	3312      	adds	r3, #18
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	461a      	mov	r2, r3
 8004a24:	693b      	ldr	r3, [r7, #16]
 8004a26:	3313      	adds	r3, #19
 8004a28:	781b      	ldrb	r3, [r3, #0]
 8004a2a:	021b      	lsls	r3, r3, #8
 8004a2c:	b29b      	uxth	r3, r3
 8004a2e:	4413      	add	r3, r2
 8004a30:	b299      	uxth	r1, r3
 8004a32:	7d7b      	ldrb	r3, [r7, #21]
 8004a34:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004a38:	fb02 f303 	mul.w	r3, r2, r3
 8004a3c:	68ba      	ldr	r2, [r7, #8]
 8004a3e:	4413      	add	r3, r2
 8004a40:	b20a      	sxth	r2, r1
 8004a42:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
     break;
 8004a46:	e000      	b.n	8004a4a <adBms6830ParseRAux+0x3da>

    default:
      break;
 8004a48:	bf00      	nop
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a4a:	7d7b      	ldrb	r3, [r7, #21]
 8004a4c:	3301      	adds	r3, #1
 8004a4e:	757b      	strb	r3, [r7, #21]
 8004a50:	7d7a      	ldrb	r2, [r7, #21]
 8004a52:	7bfb      	ldrb	r3, [r7, #15]
 8004a54:	429a      	cmp	r2, r3
 8004a56:	f4ff ae31 	bcc.w	80046bc <adBms6830ParseRAux+0x4c>
    }
  }
  free(data);
 8004a5a:	6938      	ldr	r0, [r7, #16]
 8004a5c:	f00b ffee 	bl	8010a3c <free>
}
 8004a60:	bf00      	nop
 8004a62:	3718      	adds	r7, #24
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bd80      	pop	{r7, pc}

08004a68 <adBms6830ParseStatusA>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusA(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004a68:	b580      	push	{r7, lr}
 8004a6a:	b086      	sub	sp, #24
 8004a6c:	af00      	add	r7, sp, #0
 8004a6e:	4603      	mov	r3, r0
 8004a70:	60b9      	str	r1, [r7, #8]
 8004a72:	607a      	str	r2, [r7, #4]
 8004a74:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004a76:	2300      	movs	r3, #0
 8004a78:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	75bb      	strb	r3, [r7, #22]
 8004a7e:	e07d      	b.n	8004b7c <adBms6830ParseStatusA+0x114>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004a80:	7dbb      	ldrb	r3, [r7, #22]
 8004a82:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004a86:	fb02 f303 	mul.w	r3, r2, r3
 8004a8a:	68ba      	ldr	r2, [r7, #8]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	f203 1065 	addw	r0, r3, #357	@ 0x165
 8004a92:	7dfb      	ldrb	r3, [r7, #23]
 8004a94:	687a      	ldr	r2, [r7, #4]
 8004a96:	4413      	add	r3, r2
 8004a98:	2208      	movs	r2, #8
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	f00d fc5c 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004aa0:	7dbb      	ldrb	r3, [r7, #22]
 8004aa2:	3301      	adds	r3, #1
 8004aa4:	b2db      	uxtb	r3, r3
 8004aa6:	00db      	lsls	r3, r3, #3
 8004aa8:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].stata.vref2   = (ic[curr_ic].stat.rx_data[0] | (ic[curr_ic].stat.rx_data[1] << 8));
 8004aaa:	7dbb      	ldrb	r3, [r7, #22]
 8004aac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004ab0:	fb02 f303 	mul.w	r3, r2, r3
 8004ab4:	68ba      	ldr	r2, [r7, #8]
 8004ab6:	4413      	add	r3, r2
 8004ab8:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8004abc:	b21a      	sxth	r2, r3
 8004abe:	7dbb      	ldrb	r3, [r7, #22]
 8004ac0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004ac4:	fb01 f303 	mul.w	r3, r1, r3
 8004ac8:	68b9      	ldr	r1, [r7, #8]
 8004aca:	440b      	add	r3, r1
 8004acc:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8004ad0:	b21b      	sxth	r3, r3
 8004ad2:	021b      	lsls	r3, r3, #8
 8004ad4:	b21b      	sxth	r3, r3
 8004ad6:	4313      	orrs	r3, r2
 8004ad8:	b219      	sxth	r1, r3
 8004ada:	7dbb      	ldrb	r3, [r7, #22]
 8004adc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004ae0:	fb02 f303 	mul.w	r3, r2, r3
 8004ae4:	68ba      	ldr	r2, [r7, #8]
 8004ae6:	4413      	add	r3, r2
 8004ae8:	b28a      	uxth	r2, r1
 8004aea:	f8a3 20d4 	strh.w	r2, [r3, #212]	@ 0xd4
    ic[curr_ic].stata.itmp = (ic[curr_ic].stat.rx_data[2] | (ic[curr_ic].stat.rx_data[3] << 8));
 8004aee:	7dbb      	ldrb	r3, [r7, #22]
 8004af0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004af4:	fb02 f303 	mul.w	r3, r2, r3
 8004af8:	68ba      	ldr	r2, [r7, #8]
 8004afa:	4413      	add	r3, r2
 8004afc:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 8004b00:	b21a      	sxth	r2, r3
 8004b02:	7dbb      	ldrb	r3, [r7, #22]
 8004b04:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004b08:	fb01 f303 	mul.w	r3, r1, r3
 8004b0c:	68b9      	ldr	r1, [r7, #8]
 8004b0e:	440b      	add	r3, r1
 8004b10:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 8004b14:	b21b      	sxth	r3, r3
 8004b16:	021b      	lsls	r3, r3, #8
 8004b18:	b21b      	sxth	r3, r3
 8004b1a:	4313      	orrs	r3, r2
 8004b1c:	b219      	sxth	r1, r3
 8004b1e:	7dbb      	ldrb	r3, [r7, #22]
 8004b20:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004b24:	fb02 f303 	mul.w	r3, r2, r3
 8004b28:	68ba      	ldr	r2, [r7, #8]
 8004b2a:	4413      	add	r3, r2
 8004b2c:	b28a      	uxth	r2, r1
 8004b2e:	f8a3 20d6 	strh.w	r2, [r3, #214]	@ 0xd6
    ic[curr_ic].stata.vref3   = (ic[curr_ic].stat.rx_data[4] | (ic[curr_ic].stat.rx_data[5] << 8));
 8004b32:	7dbb      	ldrb	r3, [r7, #22]
 8004b34:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004b38:	fb02 f303 	mul.w	r3, r2, r3
 8004b3c:	68ba      	ldr	r2, [r7, #8]
 8004b3e:	4413      	add	r3, r2
 8004b40:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004b44:	b21a      	sxth	r2, r3
 8004b46:	7dbb      	ldrb	r3, [r7, #22]
 8004b48:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004b4c:	fb01 f303 	mul.w	r3, r1, r3
 8004b50:	68b9      	ldr	r1, [r7, #8]
 8004b52:	440b      	add	r3, r1
 8004b54:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004b58:	b21b      	sxth	r3, r3
 8004b5a:	021b      	lsls	r3, r3, #8
 8004b5c:	b21b      	sxth	r3, r3
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	b219      	sxth	r1, r3
 8004b62:	7dbb      	ldrb	r3, [r7, #22]
 8004b64:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004b68:	fb02 f303 	mul.w	r3, r2, r3
 8004b6c:	68ba      	ldr	r2, [r7, #8]
 8004b6e:	4413      	add	r3, r2
 8004b70:	b28a      	uxth	r2, r1
 8004b72:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004b76:	7dbb      	ldrb	r3, [r7, #22]
 8004b78:	3301      	adds	r3, #1
 8004b7a:	75bb      	strb	r3, [r7, #22]
 8004b7c:	7dba      	ldrb	r2, [r7, #22]
 8004b7e:	7bfb      	ldrb	r3, [r7, #15]
 8004b80:	429a      	cmp	r2, r3
 8004b82:	f4ff af7d 	bcc.w	8004a80 <adBms6830ParseStatusA+0x18>
  }
}
 8004b86:	bf00      	nop
 8004b88:	bf00      	nop
 8004b8a:	3718      	adds	r7, #24
 8004b8c:	46bd      	mov	sp, r7
 8004b8e:	bd80      	pop	{r7, pc}

08004b90 <adBms6830ParseStatusB>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusB(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b086      	sub	sp, #24
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	4603      	mov	r3, r0
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
 8004b9c:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004b9e:	2300      	movs	r3, #0
 8004ba0:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004ba2:	2300      	movs	r3, #0
 8004ba4:	75bb      	strb	r3, [r7, #22]
 8004ba6:	e077      	b.n	8004c98 <adBms6830ParseStatusB+0x108>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004ba8:	7dbb      	ldrb	r3, [r7, #22]
 8004baa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004bae:	fb02 f303 	mul.w	r3, r2, r3
 8004bb2:	68ba      	ldr	r2, [r7, #8]
 8004bb4:	4413      	add	r3, r2
 8004bb6:	f203 1065 	addw	r0, r3, #357	@ 0x165
 8004bba:	7dfb      	ldrb	r3, [r7, #23]
 8004bbc:	687a      	ldr	r2, [r7, #4]
 8004bbe:	4413      	add	r3, r2
 8004bc0:	2208      	movs	r2, #8
 8004bc2:	4619      	mov	r1, r3
 8004bc4:	f00d fbc8 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004bc8:	7dbb      	ldrb	r3, [r7, #22]
 8004bca:	3301      	adds	r3, #1
 8004bcc:	b2db      	uxtb	r3, r3
 8004bce:	00db      	lsls	r3, r3, #3
 8004bd0:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statb.vd   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004bd2:	7dbb      	ldrb	r3, [r7, #22]
 8004bd4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004bd8:	fb02 f303 	mul.w	r3, r2, r3
 8004bdc:	68ba      	ldr	r2, [r7, #8]
 8004bde:	4413      	add	r3, r2
 8004be0:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8004be4:	4618      	mov	r0, r3
 8004be6:	7dbb      	ldrb	r3, [r7, #22]
 8004be8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004bec:	fb02 f303 	mul.w	r3, r2, r3
 8004bf0:	68ba      	ldr	r2, [r7, #8]
 8004bf2:	4413      	add	r3, r2
 8004bf4:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8004bf8:	021b      	lsls	r3, r3, #8
 8004bfa:	b29a      	uxth	r2, r3
 8004bfc:	7dbb      	ldrb	r3, [r7, #22]
 8004bfe:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004c02:	fb01 f303 	mul.w	r3, r1, r3
 8004c06:	68b9      	ldr	r1, [r7, #8]
 8004c08:	440b      	add	r3, r1
 8004c0a:	4402      	add	r2, r0
 8004c0c:	b292      	uxth	r2, r2
 8004c0e:	f8a3 20da 	strh.w	r2, [r3, #218]	@ 0xda
    ic[curr_ic].statb.va = (ic[curr_ic].stat.rx_data[2] + (ic[curr_ic].stat.rx_data[3] << 8));
 8004c12:	7dbb      	ldrb	r3, [r7, #22]
 8004c14:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004c18:	fb02 f303 	mul.w	r3, r2, r3
 8004c1c:	68ba      	ldr	r2, [r7, #8]
 8004c1e:	4413      	add	r3, r2
 8004c20:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 8004c24:	4618      	mov	r0, r3
 8004c26:	7dbb      	ldrb	r3, [r7, #22]
 8004c28:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004c2c:	fb02 f303 	mul.w	r3, r2, r3
 8004c30:	68ba      	ldr	r2, [r7, #8]
 8004c32:	4413      	add	r3, r2
 8004c34:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 8004c38:	021b      	lsls	r3, r3, #8
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	7dbb      	ldrb	r3, [r7, #22]
 8004c3e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004c42:	fb01 f303 	mul.w	r3, r1, r3
 8004c46:	68b9      	ldr	r1, [r7, #8]
 8004c48:	440b      	add	r3, r1
 8004c4a:	4402      	add	r2, r0
 8004c4c:	b292      	uxth	r2, r2
 8004c4e:	f8a3 20dc 	strh.w	r2, [r3, #220]	@ 0xdc
    ic[curr_ic].statb.vr4k   = (ic[curr_ic].stat.rx_data[4] + (ic[curr_ic].stat.rx_data[5] << 8));
 8004c52:	7dbb      	ldrb	r3, [r7, #22]
 8004c54:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004c58:	fb02 f303 	mul.w	r3, r2, r3
 8004c5c:	68ba      	ldr	r2, [r7, #8]
 8004c5e:	4413      	add	r3, r2
 8004c60:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004c64:	4618      	mov	r0, r3
 8004c66:	7dbb      	ldrb	r3, [r7, #22]
 8004c68:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004c6c:	fb02 f303 	mul.w	r3, r2, r3
 8004c70:	68ba      	ldr	r2, [r7, #8]
 8004c72:	4413      	add	r3, r2
 8004c74:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004c78:	021b      	lsls	r3, r3, #8
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	7dbb      	ldrb	r3, [r7, #22]
 8004c7e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004c82:	fb01 f303 	mul.w	r3, r1, r3
 8004c86:	68b9      	ldr	r1, [r7, #8]
 8004c88:	440b      	add	r3, r1
 8004c8a:	4402      	add	r2, r0
 8004c8c:	b292      	uxth	r2, r2
 8004c8e:	f8a3 20de 	strh.w	r2, [r3, #222]	@ 0xde
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004c92:	7dbb      	ldrb	r3, [r7, #22]
 8004c94:	3301      	adds	r3, #1
 8004c96:	75bb      	strb	r3, [r7, #22]
 8004c98:	7dba      	ldrb	r2, [r7, #22]
 8004c9a:	7bfb      	ldrb	r3, [r7, #15]
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	d383      	bcc.n	8004ba8 <adBms6830ParseStatusB+0x18>
  }
}
 8004ca0:	bf00      	nop
 8004ca2:	bf00      	nop
 8004ca4:	3718      	adds	r7, #24
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}

08004caa <adBms6830ParseStatusC>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusC(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8004caa:	b580      	push	{r7, lr}
 8004cac:	b086      	sub	sp, #24
 8004cae:	af00      	add	r7, sp, #0
 8004cb0:	4603      	mov	r3, r0
 8004cb2:	60b9      	str	r1, [r7, #8]
 8004cb4:	607a      	str	r2, [r7, #4]
 8004cb6:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8004cb8:	2300      	movs	r3, #0
 8004cba:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	75bb      	strb	r3, [r7, #22]
 8004cc0:	e1e7      	b.n	8005092 <adBms6830ParseStatusC+0x3e8>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8004cc2:	7dbb      	ldrb	r3, [r7, #22]
 8004cc4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004cc8:	fb02 f303 	mul.w	r3, r2, r3
 8004ccc:	68ba      	ldr	r2, [r7, #8]
 8004cce:	4413      	add	r3, r2
 8004cd0:	f203 1065 	addw	r0, r3, #357	@ 0x165
 8004cd4:	7dfb      	ldrb	r3, [r7, #23]
 8004cd6:	687a      	ldr	r2, [r7, #4]
 8004cd8:	4413      	add	r3, r2
 8004cda:	2208      	movs	r2, #8
 8004cdc:	4619      	mov	r1, r3
 8004cde:	f00d fb3b 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8004ce2:	7dbb      	ldrb	r3, [r7, #22]
 8004ce4:	3301      	adds	r3, #1
 8004ce6:	b2db      	uxtb	r3, r3
 8004ce8:	00db      	lsls	r3, r3, #3
 8004cea:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].statc.cs_flt   = (ic[curr_ic].stat.rx_data[0] + (ic[curr_ic].stat.rx_data[1] << 8));
 8004cec:	7dbb      	ldrb	r3, [r7, #22]
 8004cee:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004cf2:	fb02 f303 	mul.w	r3, r2, r3
 8004cf6:	68ba      	ldr	r2, [r7, #8]
 8004cf8:	4413      	add	r3, r2
 8004cfa:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8004cfe:	4618      	mov	r0, r3
 8004d00:	7dbb      	ldrb	r3, [r7, #22]
 8004d02:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d06:	fb02 f303 	mul.w	r3, r2, r3
 8004d0a:	68ba      	ldr	r2, [r7, #8]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8004d12:	021b      	lsls	r3, r3, #8
 8004d14:	b29a      	uxth	r2, r3
 8004d16:	7dbb      	ldrb	r3, [r7, #22]
 8004d18:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8004d1c:	fb01 f303 	mul.w	r3, r1, r3
 8004d20:	68b9      	ldr	r1, [r7, #8]
 8004d22:	440b      	add	r3, r1
 8004d24:	4402      	add	r2, r0
 8004d26:	b292      	uxth	r2, r2
 8004d28:	f8a3 20e0 	strh.w	r2, [r3, #224]	@ 0xe0
    ic[curr_ic].statc.otp2_med = (ic[curr_ic].stat.rx_data[4] & 0x01);
 8004d2c:	7dbb      	ldrb	r3, [r7, #22]
 8004d2e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d32:	fb02 f303 	mul.w	r3, r2, r3
 8004d36:	68ba      	ldr	r2, [r7, #8]
 8004d38:	4413      	add	r3, r2
 8004d3a:	f893 1169 	ldrb.w	r1, [r3, #361]	@ 0x169
 8004d3e:	7dbb      	ldrb	r3, [r7, #22]
 8004d40:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d44:	fb02 f303 	mul.w	r3, r2, r3
 8004d48:	68ba      	ldr	r2, [r7, #8]
 8004d4a:	441a      	add	r2, r3
 8004d4c:	460b      	mov	r3, r1
 8004d4e:	f003 0301 	and.w	r3, r3, #1
 8004d52:	b2d9      	uxtb	r1, r3
 8004d54:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004d58:	f361 13c7 	bfi	r3, r1, #7, #1
 8004d5c:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.otp2_ed = ((ic[curr_ic].stat.rx_data[4] & 0x02) >> 1);
 8004d60:	7dbb      	ldrb	r3, [r7, #22]
 8004d62:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d66:	fb02 f303 	mul.w	r3, r2, r3
 8004d6a:	68ba      	ldr	r2, [r7, #8]
 8004d6c:	4413      	add	r3, r2
 8004d6e:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004d72:	1059      	asrs	r1, r3, #1
 8004d74:	7dbb      	ldrb	r3, [r7, #22]
 8004d76:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d7a:	fb02 f303 	mul.w	r3, r2, r3
 8004d7e:	68ba      	ldr	r2, [r7, #8]
 8004d80:	441a      	add	r2, r3
 8004d82:	460b      	mov	r3, r1
 8004d84:	f003 0301 	and.w	r3, r3, #1
 8004d88:	b2d9      	uxtb	r1, r3
 8004d8a:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004d8e:	f361 1386 	bfi	r3, r1, #6, #1
 8004d92:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.otp1_med = ((ic[curr_ic].stat.rx_data[4] & 0x04) >> 2);
 8004d96:	7dbb      	ldrb	r3, [r7, #22]
 8004d98:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004d9c:	fb02 f303 	mul.w	r3, r2, r3
 8004da0:	68ba      	ldr	r2, [r7, #8]
 8004da2:	4413      	add	r3, r2
 8004da4:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004da8:	1099      	asrs	r1, r3, #2
 8004daa:	7dbb      	ldrb	r3, [r7, #22]
 8004dac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004db0:	fb02 f303 	mul.w	r3, r2, r3
 8004db4:	68ba      	ldr	r2, [r7, #8]
 8004db6:	441a      	add	r2, r3
 8004db8:	460b      	mov	r3, r1
 8004dba:	f003 0301 	and.w	r3, r3, #1
 8004dbe:	b2d9      	uxtb	r1, r3
 8004dc0:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004dc4:	f361 1345 	bfi	r3, r1, #5, #1
 8004dc8:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.otp1_ed = ((ic[curr_ic].stat.rx_data[4] & 0x08) >> 3);
 8004dcc:	7dbb      	ldrb	r3, [r7, #22]
 8004dce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004dd2:	fb02 f303 	mul.w	r3, r2, r3
 8004dd6:	68ba      	ldr	r2, [r7, #8]
 8004dd8:	4413      	add	r3, r2
 8004dda:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004dde:	10d9      	asrs	r1, r3, #3
 8004de0:	7dbb      	ldrb	r3, [r7, #22]
 8004de2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004de6:	fb02 f303 	mul.w	r3, r2, r3
 8004dea:	68ba      	ldr	r2, [r7, #8]
 8004dec:	441a      	add	r2, r3
 8004dee:	460b      	mov	r3, r1
 8004df0:	f003 0301 	and.w	r3, r3, #1
 8004df4:	b2d9      	uxtb	r1, r3
 8004df6:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004dfa:	f361 1304 	bfi	r3, r1, #4, #1
 8004dfe:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.vd_uv  = ((ic[curr_ic].stat.rx_data[4] & 0x10) >> 4);
 8004e02:	7dbb      	ldrb	r3, [r7, #22]
 8004e04:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e08:	fb02 f303 	mul.w	r3, r2, r3
 8004e0c:	68ba      	ldr	r2, [r7, #8]
 8004e0e:	4413      	add	r3, r2
 8004e10:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004e14:	1119      	asrs	r1, r3, #4
 8004e16:	7dbb      	ldrb	r3, [r7, #22]
 8004e18:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e1c:	fb02 f303 	mul.w	r3, r2, r3
 8004e20:	68ba      	ldr	r2, [r7, #8]
 8004e22:	441a      	add	r2, r3
 8004e24:	460b      	mov	r3, r1
 8004e26:	f003 0301 	and.w	r3, r3, #1
 8004e2a:	b2d9      	uxtb	r1, r3
 8004e2c:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004e30:	f361 03c3 	bfi	r3, r1, #3, #1
 8004e34:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.vd_ov = ((ic[curr_ic].stat.rx_data[4] & 0x20) >> 5);
 8004e38:	7dbb      	ldrb	r3, [r7, #22]
 8004e3a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e3e:	fb02 f303 	mul.w	r3, r2, r3
 8004e42:	68ba      	ldr	r2, [r7, #8]
 8004e44:	4413      	add	r3, r2
 8004e46:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004e4a:	1159      	asrs	r1, r3, #5
 8004e4c:	7dbb      	ldrb	r3, [r7, #22]
 8004e4e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e52:	fb02 f303 	mul.w	r3, r2, r3
 8004e56:	68ba      	ldr	r2, [r7, #8]
 8004e58:	441a      	add	r2, r3
 8004e5a:	460b      	mov	r3, r1
 8004e5c:	f003 0301 	and.w	r3, r3, #1
 8004e60:	b2d9      	uxtb	r1, r3
 8004e62:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004e66:	f361 0382 	bfi	r3, r1, #2, #1
 8004e6a:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.va_uv = ((ic[curr_ic].stat.rx_data[4] & 0x40) >> 6);
 8004e6e:	7dbb      	ldrb	r3, [r7, #22]
 8004e70:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e74:	fb02 f303 	mul.w	r3, r2, r3
 8004e78:	68ba      	ldr	r2, [r7, #8]
 8004e7a:	4413      	add	r3, r2
 8004e7c:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004e80:	1199      	asrs	r1, r3, #6
 8004e82:	7dbb      	ldrb	r3, [r7, #22]
 8004e84:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004e88:	fb02 f303 	mul.w	r3, r2, r3
 8004e8c:	68ba      	ldr	r2, [r7, #8]
 8004e8e:	441a      	add	r2, r3
 8004e90:	460b      	mov	r3, r1
 8004e92:	f003 0301 	and.w	r3, r3, #1
 8004e96:	b2d9      	uxtb	r1, r3
 8004e98:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004e9c:	f361 0341 	bfi	r3, r1, #1, #1
 8004ea0:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.va_ov = ((ic[curr_ic].stat.rx_data[4] & 0x80) >> 7);
 8004ea4:	7dbb      	ldrb	r3, [r7, #22]
 8004ea6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004eaa:	fb02 f303 	mul.w	r3, r2, r3
 8004eae:	68ba      	ldr	r2, [r7, #8]
 8004eb0:	4413      	add	r3, r2
 8004eb2:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 8004eb6:	09db      	lsrs	r3, r3, #7
 8004eb8:	b2d9      	uxtb	r1, r3
 8004eba:	7dbb      	ldrb	r3, [r7, #22]
 8004ebc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004ec0:	fb02 f303 	mul.w	r3, r2, r3
 8004ec4:	68ba      	ldr	r2, [r7, #8]
 8004ec6:	441a      	add	r2, r3
 8004ec8:	460b      	mov	r3, r1
 8004eca:	f003 0301 	and.w	r3, r3, #1
 8004ece:	b2d9      	uxtb	r1, r3
 8004ed0:	f892 30e2 	ldrb.w	r3, [r2, #226]	@ 0xe2
 8004ed4:	f361 0300 	bfi	r3, r1, #0, #1
 8004ed8:	f882 30e2 	strb.w	r3, [r2, #226]	@ 0xe2
    ic[curr_ic].statc.oscchk = (ic[curr_ic].stat.rx_data[5] & 0x01);
 8004edc:	7dbb      	ldrb	r3, [r7, #22]
 8004ede:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004ee2:	fb02 f303 	mul.w	r3, r2, r3
 8004ee6:	68ba      	ldr	r2, [r7, #8]
 8004ee8:	4413      	add	r3, r2
 8004eea:	f893 116a 	ldrb.w	r1, [r3, #362]	@ 0x16a
 8004eee:	7dbb      	ldrb	r3, [r7, #22]
 8004ef0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004ef4:	fb02 f303 	mul.w	r3, r2, r3
 8004ef8:	68ba      	ldr	r2, [r7, #8]
 8004efa:	441a      	add	r2, r3
 8004efc:	460b      	mov	r3, r1
 8004efe:	f003 0301 	and.w	r3, r3, #1
 8004f02:	b2d9      	uxtb	r1, r3
 8004f04:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8004f08:	f361 13c7 	bfi	r3, r1, #7, #1
 8004f0c:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.tmodchk = ((ic[curr_ic].stat.rx_data[5] & 0x02) >> 1);
 8004f10:	7dbb      	ldrb	r3, [r7, #22]
 8004f12:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f16:	fb02 f303 	mul.w	r3, r2, r3
 8004f1a:	68ba      	ldr	r2, [r7, #8]
 8004f1c:	4413      	add	r3, r2
 8004f1e:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004f22:	1059      	asrs	r1, r3, #1
 8004f24:	7dbb      	ldrb	r3, [r7, #22]
 8004f26:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f2a:	fb02 f303 	mul.w	r3, r2, r3
 8004f2e:	68ba      	ldr	r2, [r7, #8]
 8004f30:	441a      	add	r2, r3
 8004f32:	460b      	mov	r3, r1
 8004f34:	f003 0301 	and.w	r3, r3, #1
 8004f38:	b2d9      	uxtb	r1, r3
 8004f3a:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8004f3e:	f361 1386 	bfi	r3, r1, #6, #1
 8004f42:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.thsd = ((ic[curr_ic].stat.rx_data[5] & 0x04) >> 2);
 8004f46:	7dbb      	ldrb	r3, [r7, #22]
 8004f48:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f4c:	fb02 f303 	mul.w	r3, r2, r3
 8004f50:	68ba      	ldr	r2, [r7, #8]
 8004f52:	4413      	add	r3, r2
 8004f54:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004f58:	1099      	asrs	r1, r3, #2
 8004f5a:	7dbb      	ldrb	r3, [r7, #22]
 8004f5c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f60:	fb02 f303 	mul.w	r3, r2, r3
 8004f64:	68ba      	ldr	r2, [r7, #8]
 8004f66:	441a      	add	r2, r3
 8004f68:	460b      	mov	r3, r1
 8004f6a:	f003 0301 	and.w	r3, r3, #1
 8004f6e:	b2d9      	uxtb	r1, r3
 8004f70:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8004f74:	f361 1345 	bfi	r3, r1, #5, #1
 8004f78:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.sleep = ((ic[curr_ic].stat.rx_data[5] & 0x08) >> 3);
 8004f7c:	7dbb      	ldrb	r3, [r7, #22]
 8004f7e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f82:	fb02 f303 	mul.w	r3, r2, r3
 8004f86:	68ba      	ldr	r2, [r7, #8]
 8004f88:	4413      	add	r3, r2
 8004f8a:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004f8e:	10d9      	asrs	r1, r3, #3
 8004f90:	7dbb      	ldrb	r3, [r7, #22]
 8004f92:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004f96:	fb02 f303 	mul.w	r3, r2, r3
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	441a      	add	r2, r3
 8004f9e:	460b      	mov	r3, r1
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	b2d9      	uxtb	r1, r3
 8004fa6:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8004faa:	f361 1304 	bfi	r3, r1, #4, #1
 8004fae:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.spiflt  = ((ic[curr_ic].stat.rx_data[5] & 0x10) >> 4);
 8004fb2:	7dbb      	ldrb	r3, [r7, #22]
 8004fb4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004fb8:	fb02 f303 	mul.w	r3, r2, r3
 8004fbc:	68ba      	ldr	r2, [r7, #8]
 8004fbe:	4413      	add	r3, r2
 8004fc0:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004fc4:	1119      	asrs	r1, r3, #4
 8004fc6:	7dbb      	ldrb	r3, [r7, #22]
 8004fc8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004fcc:	fb02 f303 	mul.w	r3, r2, r3
 8004fd0:	68ba      	ldr	r2, [r7, #8]
 8004fd2:	441a      	add	r2, r3
 8004fd4:	460b      	mov	r3, r1
 8004fd6:	f003 0301 	and.w	r3, r3, #1
 8004fda:	b2d9      	uxtb	r1, r3
 8004fdc:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8004fe0:	f361 03c3 	bfi	r3, r1, #3, #1
 8004fe4:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.comp = ((ic[curr_ic].stat.rx_data[5] & 0x20) >> 5);
 8004fe8:	7dbb      	ldrb	r3, [r7, #22]
 8004fea:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8004fee:	fb02 f303 	mul.w	r3, r2, r3
 8004ff2:	68ba      	ldr	r2, [r7, #8]
 8004ff4:	4413      	add	r3, r2
 8004ff6:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8004ffa:	1159      	asrs	r1, r3, #5
 8004ffc:	7dbb      	ldrb	r3, [r7, #22]
 8004ffe:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005002:	fb02 f303 	mul.w	r3, r2, r3
 8005006:	68ba      	ldr	r2, [r7, #8]
 8005008:	441a      	add	r2, r3
 800500a:	460b      	mov	r3, r1
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	b2d9      	uxtb	r1, r3
 8005012:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8005016:	f361 0382 	bfi	r3, r1, #2, #1
 800501a:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.vdel = ((ic[curr_ic].stat.rx_data[5] & 0x40) >> 6);
 800501e:	7dbb      	ldrb	r3, [r7, #22]
 8005020:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005024:	fb02 f303 	mul.w	r3, r2, r3
 8005028:	68ba      	ldr	r2, [r7, #8]
 800502a:	4413      	add	r3, r2
 800502c:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8005030:	1199      	asrs	r1, r3, #6
 8005032:	7dbb      	ldrb	r3, [r7, #22]
 8005034:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005038:	fb02 f303 	mul.w	r3, r2, r3
 800503c:	68ba      	ldr	r2, [r7, #8]
 800503e:	441a      	add	r2, r3
 8005040:	460b      	mov	r3, r1
 8005042:	f003 0301 	and.w	r3, r3, #1
 8005046:	b2d9      	uxtb	r1, r3
 8005048:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 800504c:	f361 0341 	bfi	r3, r1, #1, #1
 8005050:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
    ic[curr_ic].statc.vde = ((ic[curr_ic].stat.rx_data[5] & 0x80) >> 7);
 8005054:	7dbb      	ldrb	r3, [r7, #22]
 8005056:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800505a:	fb02 f303 	mul.w	r3, r2, r3
 800505e:	68ba      	ldr	r2, [r7, #8]
 8005060:	4413      	add	r3, r2
 8005062:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8005066:	09db      	lsrs	r3, r3, #7
 8005068:	b2d9      	uxtb	r1, r3
 800506a:	7dbb      	ldrb	r3, [r7, #22]
 800506c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005070:	fb02 f303 	mul.w	r3, r2, r3
 8005074:	68ba      	ldr	r2, [r7, #8]
 8005076:	441a      	add	r2, r3
 8005078:	460b      	mov	r3, r1
 800507a:	f003 0301 	and.w	r3, r3, #1
 800507e:	b2d9      	uxtb	r1, r3
 8005080:	f892 30e3 	ldrb.w	r3, [r2, #227]	@ 0xe3
 8005084:	f361 0300 	bfi	r3, r1, #0, #1
 8005088:	f882 30e3 	strb.w	r3, [r2, #227]	@ 0xe3
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800508c:	7dbb      	ldrb	r3, [r7, #22]
 800508e:	3301      	adds	r3, #1
 8005090:	75bb      	strb	r3, [r7, #22]
 8005092:	7dba      	ldrb	r2, [r7, #22]
 8005094:	7bfb      	ldrb	r3, [r7, #15]
 8005096:	429a      	cmp	r2, r3
 8005098:	f4ff ae13 	bcc.w	8004cc2 <adBms6830ParseStatusC+0x18>
  }
}
 800509c:	bf00      	nop
 800509e:	bf00      	nop
 80050a0:	3718      	adds	r7, #24
 80050a2:	46bd      	mov	sp, r7
 80050a4:	bd80      	pop	{r7, pc}

080050a6 <adBms6830ParseStatusD>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusD(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 80050a6:	b580      	push	{r7, lr}
 80050a8:	b086      	sub	sp, #24
 80050aa:	af00      	add	r7, sp, #0
 80050ac:	4603      	mov	r3, r0
 80050ae:	60b9      	str	r1, [r7, #8]
 80050b0:	607a      	str	r2, [r7, #4]
 80050b2:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 80050b4:	2300      	movs	r3, #0
 80050b6:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80050b8:	2300      	movs	r3, #0
 80050ba:	75bb      	strb	r3, [r7, #22]
 80050bc:	e32b      	b.n	8005716 <adBms6830ParseStatusD+0x670>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 80050be:	7dbb      	ldrb	r3, [r7, #22]
 80050c0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80050c4:	fb02 f303 	mul.w	r3, r2, r3
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	4413      	add	r3, r2
 80050cc:	f203 1065 	addw	r0, r3, #357	@ 0x165
 80050d0:	7dfb      	ldrb	r3, [r7, #23]
 80050d2:	687a      	ldr	r2, [r7, #4]
 80050d4:	4413      	add	r3, r2
 80050d6:	2208      	movs	r2, #8
 80050d8:	4619      	mov	r1, r3
 80050da:	f00d f93d 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 80050de:	7dbb      	ldrb	r3, [r7, #22]
 80050e0:	3301      	adds	r3, #1
 80050e2:	b2db      	uxtb	r3, r3
 80050e4:	00db      	lsls	r3, r3, #3
 80050e6:	75fb      	strb	r3, [r7, #23]
    /* uv, ov bits 1 to 4 status bits */
    ic[curr_ic].statd.c_uv[0] = (ic[curr_ic].stat.rx_data[0] & 0x01);
 80050e8:	7dbb      	ldrb	r3, [r7, #22]
 80050ea:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80050ee:	fb02 f303 	mul.w	r3, r2, r3
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	4413      	add	r3, r2
 80050f6:	f893 2165 	ldrb.w	r2, [r3, #357]	@ 0x165
 80050fa:	7dbb      	ldrb	r3, [r7, #22]
 80050fc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005100:	fb01 f303 	mul.w	r3, r1, r3
 8005104:	68b9      	ldr	r1, [r7, #8]
 8005106:	440b      	add	r3, r1
 8005108:	f002 0201 	and.w	r2, r2, #1
 800510c:	b2d2      	uxtb	r2, r2
 800510e:	f883 20f4 	strb.w	r2, [r3, #244]	@ 0xf4
    ic[curr_ic].statd.c_ov[0] = ((ic[curr_ic].stat.rx_data[0] & 0x02) >> 1);
 8005112:	7dbb      	ldrb	r3, [r7, #22]
 8005114:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005118:	fb02 f303 	mul.w	r3, r2, r3
 800511c:	68ba      	ldr	r2, [r7, #8]
 800511e:	4413      	add	r3, r2
 8005120:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8005124:	105b      	asrs	r3, r3, #1
 8005126:	b2da      	uxtb	r2, r3
 8005128:	7dbb      	ldrb	r3, [r7, #22]
 800512a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800512e:	fb01 f303 	mul.w	r3, r1, r3
 8005132:	68b9      	ldr	r1, [r7, #8]
 8005134:	440b      	add	r3, r1
 8005136:	f002 0201 	and.w	r2, r2, #1
 800513a:	b2d2      	uxtb	r2, r2
 800513c:	f883 20e4 	strb.w	r2, [r3, #228]	@ 0xe4
    ic[curr_ic].statd.c_uv[1] = ((ic[curr_ic].stat.rx_data[0] & 0x04) >> 2);
 8005140:	7dbb      	ldrb	r3, [r7, #22]
 8005142:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005146:	fb02 f303 	mul.w	r3, r2, r3
 800514a:	68ba      	ldr	r2, [r7, #8]
 800514c:	4413      	add	r3, r2
 800514e:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8005152:	109b      	asrs	r3, r3, #2
 8005154:	b2da      	uxtb	r2, r3
 8005156:	7dbb      	ldrb	r3, [r7, #22]
 8005158:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800515c:	fb01 f303 	mul.w	r3, r1, r3
 8005160:	68b9      	ldr	r1, [r7, #8]
 8005162:	440b      	add	r3, r1
 8005164:	f002 0201 	and.w	r2, r2, #1
 8005168:	b2d2      	uxtb	r2, r2
 800516a:	f883 20f5 	strb.w	r2, [r3, #245]	@ 0xf5
    ic[curr_ic].statd.c_ov[1] = ((ic[curr_ic].stat.rx_data[0] & 0x08) >> 3);
 800516e:	7dbb      	ldrb	r3, [r7, #22]
 8005170:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005174:	fb02 f303 	mul.w	r3, r2, r3
 8005178:	68ba      	ldr	r2, [r7, #8]
 800517a:	4413      	add	r3, r2
 800517c:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 8005180:	10db      	asrs	r3, r3, #3
 8005182:	b2da      	uxtb	r2, r3
 8005184:	7dbb      	ldrb	r3, [r7, #22]
 8005186:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800518a:	fb01 f303 	mul.w	r3, r1, r3
 800518e:	68b9      	ldr	r1, [r7, #8]
 8005190:	440b      	add	r3, r1
 8005192:	f002 0201 	and.w	r2, r2, #1
 8005196:	b2d2      	uxtb	r2, r2
 8005198:	f883 20e5 	strb.w	r2, [r3, #229]	@ 0xe5
    ic[curr_ic].statd.c_uv[2] = ((ic[curr_ic].stat.rx_data[0] & 0x10) >> 4);
 800519c:	7dbb      	ldrb	r3, [r7, #22]
 800519e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80051a2:	fb02 f303 	mul.w	r3, r2, r3
 80051a6:	68ba      	ldr	r2, [r7, #8]
 80051a8:	4413      	add	r3, r2
 80051aa:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 80051ae:	111b      	asrs	r3, r3, #4
 80051b0:	b2da      	uxtb	r2, r3
 80051b2:	7dbb      	ldrb	r3, [r7, #22]
 80051b4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80051b8:	fb01 f303 	mul.w	r3, r1, r3
 80051bc:	68b9      	ldr	r1, [r7, #8]
 80051be:	440b      	add	r3, r1
 80051c0:	f002 0201 	and.w	r2, r2, #1
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	f883 20f6 	strb.w	r2, [r3, #246]	@ 0xf6
    ic[curr_ic].statd.c_ov[2] = ((ic[curr_ic].stat.rx_data[0] & 0x20) >> 5);
 80051ca:	7dbb      	ldrb	r3, [r7, #22]
 80051cc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80051d0:	fb02 f303 	mul.w	r3, r2, r3
 80051d4:	68ba      	ldr	r2, [r7, #8]
 80051d6:	4413      	add	r3, r2
 80051d8:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 80051dc:	115b      	asrs	r3, r3, #5
 80051de:	b2da      	uxtb	r2, r3
 80051e0:	7dbb      	ldrb	r3, [r7, #22]
 80051e2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80051e6:	fb01 f303 	mul.w	r3, r1, r3
 80051ea:	68b9      	ldr	r1, [r7, #8]
 80051ec:	440b      	add	r3, r1
 80051ee:	f002 0201 	and.w	r2, r2, #1
 80051f2:	b2d2      	uxtb	r2, r2
 80051f4:	f883 20e6 	strb.w	r2, [r3, #230]	@ 0xe6
    ic[curr_ic].statd.c_uv[3] = ((ic[curr_ic].stat.rx_data[0] & 0x40) >> 6);
 80051f8:	7dbb      	ldrb	r3, [r7, #22]
 80051fa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80051fe:	fb02 f303 	mul.w	r3, r2, r3
 8005202:	68ba      	ldr	r2, [r7, #8]
 8005204:	4413      	add	r3, r2
 8005206:	f893 3165 	ldrb.w	r3, [r3, #357]	@ 0x165
 800520a:	119b      	asrs	r3, r3, #6
 800520c:	b2da      	uxtb	r2, r3
 800520e:	7dbb      	ldrb	r3, [r7, #22]
 8005210:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005214:	fb01 f303 	mul.w	r3, r1, r3
 8005218:	68b9      	ldr	r1, [r7, #8]
 800521a:	440b      	add	r3, r1
 800521c:	f002 0201 	and.w	r2, r2, #1
 8005220:	b2d2      	uxtb	r2, r2
 8005222:	f883 20f7 	strb.w	r2, [r3, #247]	@ 0xf7
    ic[curr_ic].statd.c_ov[3] = ((ic[curr_ic].stat.rx_data[0] & 0x80) >> 7);
 8005226:	7dbb      	ldrb	r3, [r7, #22]
 8005228:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800522c:	fb02 f303 	mul.w	r3, r2, r3
 8005230:	68ba      	ldr	r2, [r7, #8]
 8005232:	4413      	add	r3, r2
 8005234:	f893 2165 	ldrb.w	r2, [r3, #357]	@ 0x165
 8005238:	7dbb      	ldrb	r3, [r7, #22]
 800523a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800523e:	fb01 f303 	mul.w	r3, r1, r3
 8005242:	68b9      	ldr	r1, [r7, #8]
 8005244:	440b      	add	r3, r1
 8005246:	09d2      	lsrs	r2, r2, #7
 8005248:	b2d2      	uxtb	r2, r2
 800524a:	f883 20e7 	strb.w	r2, [r3, #231]	@ 0xe7
    /* uv, ov bits 5 to 8 status bits */
    ic[curr_ic].statd.c_uv[4] = (ic[curr_ic].stat.rx_data[1] & 0x01);
 800524e:	7dbb      	ldrb	r3, [r7, #22]
 8005250:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005254:	fb02 f303 	mul.w	r3, r2, r3
 8005258:	68ba      	ldr	r2, [r7, #8]
 800525a:	4413      	add	r3, r2
 800525c:	f893 2166 	ldrb.w	r2, [r3, #358]	@ 0x166
 8005260:	7dbb      	ldrb	r3, [r7, #22]
 8005262:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005266:	fb01 f303 	mul.w	r3, r1, r3
 800526a:	68b9      	ldr	r1, [r7, #8]
 800526c:	440b      	add	r3, r1
 800526e:	f002 0201 	and.w	r2, r2, #1
 8005272:	b2d2      	uxtb	r2, r2
 8005274:	f883 20f8 	strb.w	r2, [r3, #248]	@ 0xf8
    ic[curr_ic].statd.c_ov[4] = ((ic[curr_ic].stat.rx_data[1] & 0x02) >> 1);
 8005278:	7dbb      	ldrb	r3, [r7, #22]
 800527a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800527e:	fb02 f303 	mul.w	r3, r2, r3
 8005282:	68ba      	ldr	r2, [r7, #8]
 8005284:	4413      	add	r3, r2
 8005286:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 800528a:	105b      	asrs	r3, r3, #1
 800528c:	b2da      	uxtb	r2, r3
 800528e:	7dbb      	ldrb	r3, [r7, #22]
 8005290:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005294:	fb01 f303 	mul.w	r3, r1, r3
 8005298:	68b9      	ldr	r1, [r7, #8]
 800529a:	440b      	add	r3, r1
 800529c:	f002 0201 	and.w	r2, r2, #1
 80052a0:	b2d2      	uxtb	r2, r2
 80052a2:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
    ic[curr_ic].statd.c_uv[5] = ((ic[curr_ic].stat.rx_data[1] & 0x04) >> 2);
 80052a6:	7dbb      	ldrb	r3, [r7, #22]
 80052a8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80052ac:	fb02 f303 	mul.w	r3, r2, r3
 80052b0:	68ba      	ldr	r2, [r7, #8]
 80052b2:	4413      	add	r3, r2
 80052b4:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 80052b8:	109b      	asrs	r3, r3, #2
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	7dbb      	ldrb	r3, [r7, #22]
 80052be:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80052c2:	fb01 f303 	mul.w	r3, r1, r3
 80052c6:	68b9      	ldr	r1, [r7, #8]
 80052c8:	440b      	add	r3, r1
 80052ca:	f002 0201 	and.w	r2, r2, #1
 80052ce:	b2d2      	uxtb	r2, r2
 80052d0:	f883 20f9 	strb.w	r2, [r3, #249]	@ 0xf9
    ic[curr_ic].statd.c_ov[5] = ((ic[curr_ic].stat.rx_data[1] & 0x08) >> 3);
 80052d4:	7dbb      	ldrb	r3, [r7, #22]
 80052d6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80052da:	fb02 f303 	mul.w	r3, r2, r3
 80052de:	68ba      	ldr	r2, [r7, #8]
 80052e0:	4413      	add	r3, r2
 80052e2:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 80052e6:	10db      	asrs	r3, r3, #3
 80052e8:	b2da      	uxtb	r2, r3
 80052ea:	7dbb      	ldrb	r3, [r7, #22]
 80052ec:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80052f0:	fb01 f303 	mul.w	r3, r1, r3
 80052f4:	68b9      	ldr	r1, [r7, #8]
 80052f6:	440b      	add	r3, r1
 80052f8:	f002 0201 	and.w	r2, r2, #1
 80052fc:	b2d2      	uxtb	r2, r2
 80052fe:	f883 20e9 	strb.w	r2, [r3, #233]	@ 0xe9
    ic[curr_ic].statd.c_uv[6] = ((ic[curr_ic].stat.rx_data[1] & 0x10) >> 4);
 8005302:	7dbb      	ldrb	r3, [r7, #22]
 8005304:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005308:	fb02 f303 	mul.w	r3, r2, r3
 800530c:	68ba      	ldr	r2, [r7, #8]
 800530e:	4413      	add	r3, r2
 8005310:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8005314:	111b      	asrs	r3, r3, #4
 8005316:	b2da      	uxtb	r2, r3
 8005318:	7dbb      	ldrb	r3, [r7, #22]
 800531a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800531e:	fb01 f303 	mul.w	r3, r1, r3
 8005322:	68b9      	ldr	r1, [r7, #8]
 8005324:	440b      	add	r3, r1
 8005326:	f002 0201 	and.w	r2, r2, #1
 800532a:	b2d2      	uxtb	r2, r2
 800532c:	f883 20fa 	strb.w	r2, [r3, #250]	@ 0xfa
    ic[curr_ic].statd.c_ov[6] = ((ic[curr_ic].stat.rx_data[1] & 0x20) >> 5);
 8005330:	7dbb      	ldrb	r3, [r7, #22]
 8005332:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005336:	fb02 f303 	mul.w	r3, r2, r3
 800533a:	68ba      	ldr	r2, [r7, #8]
 800533c:	4413      	add	r3, r2
 800533e:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8005342:	115b      	asrs	r3, r3, #5
 8005344:	b2da      	uxtb	r2, r3
 8005346:	7dbb      	ldrb	r3, [r7, #22]
 8005348:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800534c:	fb01 f303 	mul.w	r3, r1, r3
 8005350:	68b9      	ldr	r1, [r7, #8]
 8005352:	440b      	add	r3, r1
 8005354:	f002 0201 	and.w	r2, r2, #1
 8005358:	b2d2      	uxtb	r2, r2
 800535a:	f883 20ea 	strb.w	r2, [r3, #234]	@ 0xea
    ic[curr_ic].statd.c_uv[7] = ((ic[curr_ic].stat.rx_data[1] & 0x40) >> 6);
 800535e:	7dbb      	ldrb	r3, [r7, #22]
 8005360:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005364:	fb02 f303 	mul.w	r3, r2, r3
 8005368:	68ba      	ldr	r2, [r7, #8]
 800536a:	4413      	add	r3, r2
 800536c:	f893 3166 	ldrb.w	r3, [r3, #358]	@ 0x166
 8005370:	119b      	asrs	r3, r3, #6
 8005372:	b2da      	uxtb	r2, r3
 8005374:	7dbb      	ldrb	r3, [r7, #22]
 8005376:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800537a:	fb01 f303 	mul.w	r3, r1, r3
 800537e:	68b9      	ldr	r1, [r7, #8]
 8005380:	440b      	add	r3, r1
 8005382:	f002 0201 	and.w	r2, r2, #1
 8005386:	b2d2      	uxtb	r2, r2
 8005388:	f883 20fb 	strb.w	r2, [r3, #251]	@ 0xfb
    ic[curr_ic].statd.c_ov[7] = ((ic[curr_ic].stat.rx_data[1] & 0x80) >> 7);
 800538c:	7dbb      	ldrb	r3, [r7, #22]
 800538e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005392:	fb02 f303 	mul.w	r3, r2, r3
 8005396:	68ba      	ldr	r2, [r7, #8]
 8005398:	4413      	add	r3, r2
 800539a:	f893 2166 	ldrb.w	r2, [r3, #358]	@ 0x166
 800539e:	7dbb      	ldrb	r3, [r7, #22]
 80053a0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80053a4:	fb01 f303 	mul.w	r3, r1, r3
 80053a8:	68b9      	ldr	r1, [r7, #8]
 80053aa:	440b      	add	r3, r1
 80053ac:	09d2      	lsrs	r2, r2, #7
 80053ae:	b2d2      	uxtb	r2, r2
 80053b0:	f883 20eb 	strb.w	r2, [r3, #235]	@ 0xeb
    /* uv, ov bits 9 to 12 status bits */
    ic[curr_ic].statd.c_uv[8] = (ic[curr_ic].stat.rx_data[2] & 0x01);
 80053b4:	7dbb      	ldrb	r3, [r7, #22]
 80053b6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80053ba:	fb02 f303 	mul.w	r3, r2, r3
 80053be:	68ba      	ldr	r2, [r7, #8]
 80053c0:	4413      	add	r3, r2
 80053c2:	f893 2167 	ldrb.w	r2, [r3, #359]	@ 0x167
 80053c6:	7dbb      	ldrb	r3, [r7, #22]
 80053c8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80053cc:	fb01 f303 	mul.w	r3, r1, r3
 80053d0:	68b9      	ldr	r1, [r7, #8]
 80053d2:	440b      	add	r3, r1
 80053d4:	f002 0201 	and.w	r2, r2, #1
 80053d8:	b2d2      	uxtb	r2, r2
 80053da:	f883 20fc 	strb.w	r2, [r3, #252]	@ 0xfc
    ic[curr_ic].statd.c_ov[8] = ((ic[curr_ic].stat.rx_data[2] & 0x02) >> 1);
 80053de:	7dbb      	ldrb	r3, [r7, #22]
 80053e0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80053e4:	fb02 f303 	mul.w	r3, r2, r3
 80053e8:	68ba      	ldr	r2, [r7, #8]
 80053ea:	4413      	add	r3, r2
 80053ec:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 80053f0:	105b      	asrs	r3, r3, #1
 80053f2:	b2da      	uxtb	r2, r3
 80053f4:	7dbb      	ldrb	r3, [r7, #22]
 80053f6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80053fa:	fb01 f303 	mul.w	r3, r1, r3
 80053fe:	68b9      	ldr	r1, [r7, #8]
 8005400:	440b      	add	r3, r1
 8005402:	f002 0201 	and.w	r2, r2, #1
 8005406:	b2d2      	uxtb	r2, r2
 8005408:	f883 20ec 	strb.w	r2, [r3, #236]	@ 0xec
    ic[curr_ic].statd.c_uv[9] = ((ic[curr_ic].stat.rx_data[2] & 0x04) >> 2);
 800540c:	7dbb      	ldrb	r3, [r7, #22]
 800540e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005412:	fb02 f303 	mul.w	r3, r2, r3
 8005416:	68ba      	ldr	r2, [r7, #8]
 8005418:	4413      	add	r3, r2
 800541a:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 800541e:	109b      	asrs	r3, r3, #2
 8005420:	b2da      	uxtb	r2, r3
 8005422:	7dbb      	ldrb	r3, [r7, #22]
 8005424:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005428:	fb01 f303 	mul.w	r3, r1, r3
 800542c:	68b9      	ldr	r1, [r7, #8]
 800542e:	440b      	add	r3, r1
 8005430:	f002 0201 	and.w	r2, r2, #1
 8005434:	b2d2      	uxtb	r2, r2
 8005436:	f883 20fd 	strb.w	r2, [r3, #253]	@ 0xfd
    ic[curr_ic].statd.c_ov[9] = ((ic[curr_ic].stat.rx_data[2] & 0x08) >> 3);
 800543a:	7dbb      	ldrb	r3, [r7, #22]
 800543c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005440:	fb02 f303 	mul.w	r3, r2, r3
 8005444:	68ba      	ldr	r2, [r7, #8]
 8005446:	4413      	add	r3, r2
 8005448:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 800544c:	10db      	asrs	r3, r3, #3
 800544e:	b2da      	uxtb	r2, r3
 8005450:	7dbb      	ldrb	r3, [r7, #22]
 8005452:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005456:	fb01 f303 	mul.w	r3, r1, r3
 800545a:	68b9      	ldr	r1, [r7, #8]
 800545c:	440b      	add	r3, r1
 800545e:	f002 0201 	and.w	r2, r2, #1
 8005462:	b2d2      	uxtb	r2, r2
 8005464:	f883 20ed 	strb.w	r2, [r3, #237]	@ 0xed
    ic[curr_ic].statd.c_uv[10] = ((ic[curr_ic].stat.rx_data[2] & 0x10) >> 4);
 8005468:	7dbb      	ldrb	r3, [r7, #22]
 800546a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800546e:	fb02 f303 	mul.w	r3, r2, r3
 8005472:	68ba      	ldr	r2, [r7, #8]
 8005474:	4413      	add	r3, r2
 8005476:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 800547a:	111b      	asrs	r3, r3, #4
 800547c:	b2da      	uxtb	r2, r3
 800547e:	7dbb      	ldrb	r3, [r7, #22]
 8005480:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005484:	fb01 f303 	mul.w	r3, r1, r3
 8005488:	68b9      	ldr	r1, [r7, #8]
 800548a:	440b      	add	r3, r1
 800548c:	f002 0201 	and.w	r2, r2, #1
 8005490:	b2d2      	uxtb	r2, r2
 8005492:	f883 20fe 	strb.w	r2, [r3, #254]	@ 0xfe
    ic[curr_ic].statd.c_ov[10] = ((ic[curr_ic].stat.rx_data[2] & 0x20) >> 5);
 8005496:	7dbb      	ldrb	r3, [r7, #22]
 8005498:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800549c:	fb02 f303 	mul.w	r3, r2, r3
 80054a0:	68ba      	ldr	r2, [r7, #8]
 80054a2:	4413      	add	r3, r2
 80054a4:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 80054a8:	115b      	asrs	r3, r3, #5
 80054aa:	b2da      	uxtb	r2, r3
 80054ac:	7dbb      	ldrb	r3, [r7, #22]
 80054ae:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80054b2:	fb01 f303 	mul.w	r3, r1, r3
 80054b6:	68b9      	ldr	r1, [r7, #8]
 80054b8:	440b      	add	r3, r1
 80054ba:	f002 0201 	and.w	r2, r2, #1
 80054be:	b2d2      	uxtb	r2, r2
 80054c0:	f883 20ee 	strb.w	r2, [r3, #238]	@ 0xee
    ic[curr_ic].statd.c_uv[11] = ((ic[curr_ic].stat.rx_data[2] & 0x40) >> 6);
 80054c4:	7dbb      	ldrb	r3, [r7, #22]
 80054c6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80054ca:	fb02 f303 	mul.w	r3, r2, r3
 80054ce:	68ba      	ldr	r2, [r7, #8]
 80054d0:	4413      	add	r3, r2
 80054d2:	f893 3167 	ldrb.w	r3, [r3, #359]	@ 0x167
 80054d6:	119b      	asrs	r3, r3, #6
 80054d8:	b2da      	uxtb	r2, r3
 80054da:	7dbb      	ldrb	r3, [r7, #22]
 80054dc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80054e0:	fb01 f303 	mul.w	r3, r1, r3
 80054e4:	68b9      	ldr	r1, [r7, #8]
 80054e6:	440b      	add	r3, r1
 80054e8:	f002 0201 	and.w	r2, r2, #1
 80054ec:	b2d2      	uxtb	r2, r2
 80054ee:	f883 20ff 	strb.w	r2, [r3, #255]	@ 0xff
    ic[curr_ic].statd.c_ov[11] = ((ic[curr_ic].stat.rx_data[2] & 0x80) >> 7);
 80054f2:	7dbb      	ldrb	r3, [r7, #22]
 80054f4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80054f8:	fb02 f303 	mul.w	r3, r2, r3
 80054fc:	68ba      	ldr	r2, [r7, #8]
 80054fe:	4413      	add	r3, r2
 8005500:	f893 2167 	ldrb.w	r2, [r3, #359]	@ 0x167
 8005504:	7dbb      	ldrb	r3, [r7, #22]
 8005506:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800550a:	fb01 f303 	mul.w	r3, r1, r3
 800550e:	68b9      	ldr	r1, [r7, #8]
 8005510:	440b      	add	r3, r1
 8005512:	09d2      	lsrs	r2, r2, #7
 8005514:	b2d2      	uxtb	r2, r2
 8005516:	f883 20ef 	strb.w	r2, [r3, #239]	@ 0xef
    /* uv, ov bits 13 to 16 status bits */
    ic[curr_ic].statd.c_uv[12] = (ic[curr_ic].stat.rx_data[3] & 0x01);
 800551a:	7dbb      	ldrb	r3, [r7, #22]
 800551c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005520:	fb02 f303 	mul.w	r3, r2, r3
 8005524:	68ba      	ldr	r2, [r7, #8]
 8005526:	4413      	add	r3, r2
 8005528:	f893 2168 	ldrb.w	r2, [r3, #360]	@ 0x168
 800552c:	7dbb      	ldrb	r3, [r7, #22]
 800552e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005532:	fb01 f303 	mul.w	r3, r1, r3
 8005536:	68b9      	ldr	r1, [r7, #8]
 8005538:	440b      	add	r3, r1
 800553a:	f002 0201 	and.w	r2, r2, #1
 800553e:	b2d2      	uxtb	r2, r2
 8005540:	f883 2100 	strb.w	r2, [r3, #256]	@ 0x100
    ic[curr_ic].statd.c_ov[12] = ((ic[curr_ic].stat.rx_data[3] & 0x02) >> 1);
 8005544:	7dbb      	ldrb	r3, [r7, #22]
 8005546:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800554a:	fb02 f303 	mul.w	r3, r2, r3
 800554e:	68ba      	ldr	r2, [r7, #8]
 8005550:	4413      	add	r3, r2
 8005552:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 8005556:	105b      	asrs	r3, r3, #1
 8005558:	b2da      	uxtb	r2, r3
 800555a:	7dbb      	ldrb	r3, [r7, #22]
 800555c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005560:	fb01 f303 	mul.w	r3, r1, r3
 8005564:	68b9      	ldr	r1, [r7, #8]
 8005566:	440b      	add	r3, r1
 8005568:	f002 0201 	and.w	r2, r2, #1
 800556c:	b2d2      	uxtb	r2, r2
 800556e:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    ic[curr_ic].statd.c_uv[13] = ((ic[curr_ic].stat.rx_data[3] & 0x04) >> 2);
 8005572:	7dbb      	ldrb	r3, [r7, #22]
 8005574:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005578:	fb02 f303 	mul.w	r3, r2, r3
 800557c:	68ba      	ldr	r2, [r7, #8]
 800557e:	4413      	add	r3, r2
 8005580:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 8005584:	109b      	asrs	r3, r3, #2
 8005586:	b2da      	uxtb	r2, r3
 8005588:	7dbb      	ldrb	r3, [r7, #22]
 800558a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800558e:	fb01 f303 	mul.w	r3, r1, r3
 8005592:	68b9      	ldr	r1, [r7, #8]
 8005594:	440b      	add	r3, r1
 8005596:	f002 0201 	and.w	r2, r2, #1
 800559a:	b2d2      	uxtb	r2, r2
 800559c:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
    ic[curr_ic].statd.c_ov[13] = ((ic[curr_ic].stat.rx_data[3] & 0x08) >> 3);
 80055a0:	7dbb      	ldrb	r3, [r7, #22]
 80055a2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80055a6:	fb02 f303 	mul.w	r3, r2, r3
 80055aa:	68ba      	ldr	r2, [r7, #8]
 80055ac:	4413      	add	r3, r2
 80055ae:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 80055b2:	10db      	asrs	r3, r3, #3
 80055b4:	b2da      	uxtb	r2, r3
 80055b6:	7dbb      	ldrb	r3, [r7, #22]
 80055b8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80055bc:	fb01 f303 	mul.w	r3, r1, r3
 80055c0:	68b9      	ldr	r1, [r7, #8]
 80055c2:	440b      	add	r3, r1
 80055c4:	f002 0201 	and.w	r2, r2, #1
 80055c8:	b2d2      	uxtb	r2, r2
 80055ca:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1
    ic[curr_ic].statd.c_uv[14] = ((ic[curr_ic].stat.rx_data[3] & 0x10) >> 4);
 80055ce:	7dbb      	ldrb	r3, [r7, #22]
 80055d0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80055d4:	fb02 f303 	mul.w	r3, r2, r3
 80055d8:	68ba      	ldr	r2, [r7, #8]
 80055da:	4413      	add	r3, r2
 80055dc:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 80055e0:	111b      	asrs	r3, r3, #4
 80055e2:	b2da      	uxtb	r2, r3
 80055e4:	7dbb      	ldrb	r3, [r7, #22]
 80055e6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80055ea:	fb01 f303 	mul.w	r3, r1, r3
 80055ee:	68b9      	ldr	r1, [r7, #8]
 80055f0:	440b      	add	r3, r1
 80055f2:	f002 0201 	and.w	r2, r2, #1
 80055f6:	b2d2      	uxtb	r2, r2
 80055f8:	f883 2102 	strb.w	r2, [r3, #258]	@ 0x102
    ic[curr_ic].statd.c_ov[14] = ((ic[curr_ic].stat.rx_data[3] & 0x20) >> 5);
 80055fc:	7dbb      	ldrb	r3, [r7, #22]
 80055fe:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005602:	fb02 f303 	mul.w	r3, r2, r3
 8005606:	68ba      	ldr	r2, [r7, #8]
 8005608:	4413      	add	r3, r2
 800560a:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 800560e:	115b      	asrs	r3, r3, #5
 8005610:	b2da      	uxtb	r2, r3
 8005612:	7dbb      	ldrb	r3, [r7, #22]
 8005614:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005618:	fb01 f303 	mul.w	r3, r1, r3
 800561c:	68b9      	ldr	r1, [r7, #8]
 800561e:	440b      	add	r3, r1
 8005620:	f002 0201 	and.w	r2, r2, #1
 8005624:	b2d2      	uxtb	r2, r2
 8005626:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2
    ic[curr_ic].statd.c_uv[15] = ((ic[curr_ic].stat.rx_data[3] & 0x40) >> 6);
 800562a:	7dbb      	ldrb	r3, [r7, #22]
 800562c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005630:	fb02 f303 	mul.w	r3, r2, r3
 8005634:	68ba      	ldr	r2, [r7, #8]
 8005636:	4413      	add	r3, r2
 8005638:	f893 3168 	ldrb.w	r3, [r3, #360]	@ 0x168
 800563c:	119b      	asrs	r3, r3, #6
 800563e:	b2da      	uxtb	r2, r3
 8005640:	7dbb      	ldrb	r3, [r7, #22]
 8005642:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005646:	fb01 f303 	mul.w	r3, r1, r3
 800564a:	68b9      	ldr	r1, [r7, #8]
 800564c:	440b      	add	r3, r1
 800564e:	f002 0201 	and.w	r2, r2, #1
 8005652:	b2d2      	uxtb	r2, r2
 8005654:	f883 2103 	strb.w	r2, [r3, #259]	@ 0x103
    ic[curr_ic].statd.c_ov[15] = ((ic[curr_ic].stat.rx_data[3] & 0x80) >> 7);
 8005658:	7dbb      	ldrb	r3, [r7, #22]
 800565a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800565e:	fb02 f303 	mul.w	r3, r2, r3
 8005662:	68ba      	ldr	r2, [r7, #8]
 8005664:	4413      	add	r3, r2
 8005666:	f893 2168 	ldrb.w	r2, [r3, #360]	@ 0x168
 800566a:	7dbb      	ldrb	r3, [r7, #22]
 800566c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005670:	fb01 f303 	mul.w	r3, r1, r3
 8005674:	68b9      	ldr	r1, [r7, #8]
 8005676:	440b      	add	r3, r1
 8005678:	09d2      	lsrs	r2, r2, #7
 800567a:	b2d2      	uxtb	r2, r2
 800567c:	f883 20f3 	strb.w	r2, [r3, #243]	@ 0xf3
    /* ct and cts */
    ic[curr_ic].statd.cts = (ic[curr_ic].stat.rx_data[4] & 0x03);
 8005680:	7dbb      	ldrb	r3, [r7, #22]
 8005682:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005686:	fb02 f303 	mul.w	r3, r2, r3
 800568a:	68ba      	ldr	r2, [r7, #8]
 800568c:	4413      	add	r3, r2
 800568e:	f893 1169 	ldrb.w	r1, [r3, #361]	@ 0x169
 8005692:	7dbb      	ldrb	r3, [r7, #22]
 8005694:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005698:	fb02 f303 	mul.w	r3, r2, r3
 800569c:	68ba      	ldr	r2, [r7, #8]
 800569e:	441a      	add	r2, r3
 80056a0:	460b      	mov	r3, r1
 80056a2:	f003 0303 	and.w	r3, r3, #3
 80056a6:	b2d9      	uxtb	r1, r3
 80056a8:	f892 3104 	ldrb.w	r3, [r2, #260]	@ 0x104
 80056ac:	f361 1387 	bfi	r3, r1, #6, #2
 80056b0:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104
    ic[curr_ic].statd.ct = ((ic[curr_ic].stat.rx_data[4] & 0xFC) >> 2);
 80056b4:	7dbb      	ldrb	r3, [r7, #22]
 80056b6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80056ba:	fb02 f303 	mul.w	r3, r2, r3
 80056be:	68ba      	ldr	r2, [r7, #8]
 80056c0:	4413      	add	r3, r2
 80056c2:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 80056c6:	089b      	lsrs	r3, r3, #2
 80056c8:	b2d9      	uxtb	r1, r3
 80056ca:	7dbb      	ldrb	r3, [r7, #22]
 80056cc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80056d0:	fb02 f303 	mul.w	r3, r2, r3
 80056d4:	68ba      	ldr	r2, [r7, #8]
 80056d6:	441a      	add	r2, r3
 80056d8:	460b      	mov	r3, r1
 80056da:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80056de:	b2d9      	uxtb	r1, r3
 80056e0:	f892 3104 	ldrb.w	r3, [r2, #260]	@ 0x104
 80056e4:	f361 0305 	bfi	r3, r1, #0, #6
 80056e8:	f882 3104 	strb.w	r3, [r2, #260]	@ 0x104
    /* oc_cntr */
    ic[curr_ic].statd.oc_cntr = (ic[curr_ic].stat.rx_data[5] & 0xFF);
 80056ec:	7dbb      	ldrb	r3, [r7, #22]
 80056ee:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80056f2:	fb02 f303 	mul.w	r3, r2, r3
 80056f6:	68ba      	ldr	r2, [r7, #8]
 80056f8:	441a      	add	r2, r3
 80056fa:	7dbb      	ldrb	r3, [r7, #22]
 80056fc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005700:	fb01 f303 	mul.w	r3, r1, r3
 8005704:	68b9      	ldr	r1, [r7, #8]
 8005706:	440b      	add	r3, r1
 8005708:	f892 216a 	ldrb.w	r2, [r2, #362]	@ 0x16a
 800570c:	f883 2105 	strb.w	r2, [r3, #261]	@ 0x105
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005710:	7dbb      	ldrb	r3, [r7, #22]
 8005712:	3301      	adds	r3, #1
 8005714:	75bb      	strb	r3, [r7, #22]
 8005716:	7dba      	ldrb	r2, [r7, #22]
 8005718:	7bfb      	ldrb	r3, [r7, #15]
 800571a:	429a      	cmp	r2, r3
 800571c:	f4ff accf 	bcc.w	80050be <adBms6830ParseStatusD+0x18>
  }
}
 8005720:	bf00      	nop
 8005722:	bf00      	nop
 8005724:	3718      	adds	r7, #24
 8005726:	46bd      	mov	sp, r7
 8005728:	bd80      	pop	{r7, pc}

0800572a <adBms6830ParseStatusE>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatusE(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 800572a:	b580      	push	{r7, lr}
 800572c:	b086      	sub	sp, #24
 800572e:	af00      	add	r7, sp, #0
 8005730:	4603      	mov	r3, r0
 8005732:	60b9      	str	r1, [r7, #8]
 8005734:	607a      	str	r2, [r7, #4]
 8005736:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005738:	2300      	movs	r3, #0
 800573a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800573c:	2300      	movs	r3, #0
 800573e:	75bb      	strb	r3, [r7, #22]
 8005740:	e05e      	b.n	8005800 <adBms6830ParseStatusE+0xd6>
  {
    memcpy(&ic[curr_ic].stat.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005742:	7dbb      	ldrb	r3, [r7, #22]
 8005744:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005748:	fb02 f303 	mul.w	r3, r2, r3
 800574c:	68ba      	ldr	r2, [r7, #8]
 800574e:	4413      	add	r3, r2
 8005750:	f203 1065 	addw	r0, r3, #357	@ 0x165
 8005754:	7dfb      	ldrb	r3, [r7, #23]
 8005756:	687a      	ldr	r2, [r7, #4]
 8005758:	4413      	add	r3, r2
 800575a:	2208      	movs	r2, #8
 800575c:	4619      	mov	r1, r3
 800575e:	f00c fdfb 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005762:	7dbb      	ldrb	r3, [r7, #22]
 8005764:	3301      	adds	r3, #1
 8005766:	b2db      	uxtb	r3, r3
 8005768:	00db      	lsls	r3, r3, #3
 800576a:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].state.gpi   = ((ic[curr_ic].stat.rx_data[4] + ((ic[curr_ic].stat.rx_data[5] & 0x03) << 8)));
 800576c:	7dbb      	ldrb	r3, [r7, #22]
 800576e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005772:	fb02 f303 	mul.w	r3, r2, r3
 8005776:	68ba      	ldr	r2, [r7, #8]
 8005778:	4413      	add	r3, r2
 800577a:	f893 3169 	ldrb.w	r3, [r3, #361]	@ 0x169
 800577e:	4619      	mov	r1, r3
 8005780:	7dbb      	ldrb	r3, [r7, #22]
 8005782:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005786:	fb02 f303 	mul.w	r3, r2, r3
 800578a:	68ba      	ldr	r2, [r7, #8]
 800578c:	4413      	add	r3, r2
 800578e:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 8005792:	021b      	lsls	r3, r3, #8
 8005794:	b29b      	uxth	r3, r3
 8005796:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800579a:	b29b      	uxth	r3, r3
 800579c:	440b      	add	r3, r1
 800579e:	b299      	uxth	r1, r3
 80057a0:	7dbb      	ldrb	r3, [r7, #22]
 80057a2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80057a6:	fb02 f303 	mul.w	r3, r2, r3
 80057aa:	68ba      	ldr	r2, [r7, #8]
 80057ac:	441a      	add	r2, r3
 80057ae:	460b      	mov	r3, r1
 80057b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80057b4:	b299      	uxth	r1, r3
 80057b6:	f8b2 3106 	ldrh.w	r3, [r2, #262]	@ 0x106
 80057ba:	f361 0309 	bfi	r3, r1, #0, #10
 80057be:	f8a2 3106 	strh.w	r3, [r2, #262]	@ 0x106
    ic[curr_ic].state.rev = ((ic[curr_ic].stat.rx_data[5] & 0xF0) >> 4);
 80057c2:	7dbb      	ldrb	r3, [r7, #22]
 80057c4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80057c8:	fb02 f303 	mul.w	r3, r2, r3
 80057cc:	68ba      	ldr	r2, [r7, #8]
 80057ce:	4413      	add	r3, r2
 80057d0:	f893 316a 	ldrb.w	r3, [r3, #362]	@ 0x16a
 80057d4:	091b      	lsrs	r3, r3, #4
 80057d6:	b2d9      	uxtb	r1, r3
 80057d8:	7dbb      	ldrb	r3, [r7, #22]
 80057da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80057de:	fb02 f303 	mul.w	r3, r2, r3
 80057e2:	68ba      	ldr	r2, [r7, #8]
 80057e4:	441a      	add	r2, r3
 80057e6:	460b      	mov	r3, r1
 80057e8:	f003 030f 	and.w	r3, r3, #15
 80057ec:	b2d9      	uxtb	r1, r3
 80057ee:	f892 3107 	ldrb.w	r3, [r2, #263]	@ 0x107
 80057f2:	f361 0385 	bfi	r3, r1, #2, #4
 80057f6:	f882 3107 	strb.w	r3, [r2, #263]	@ 0x107
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80057fa:	7dbb      	ldrb	r3, [r7, #22]
 80057fc:	3301      	adds	r3, #1
 80057fe:	75bb      	strb	r3, [r7, #22]
 8005800:	7dba      	ldrb	r2, [r7, #22]
 8005802:	7bfb      	ldrb	r3, [r7, #15]
 8005804:	429a      	cmp	r2, r3
 8005806:	d39c      	bcc.n	8005742 <adBms6830ParseStatusE+0x18>
  }
}
 8005808:	bf00      	nop
 800580a:	bf00      	nop
 800580c:	3718      	adds	r7, #24
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}
	...

08005814 <adBms6830ParseStatus>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseStatus(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005814:	b580      	push	{r7, lr}
 8005816:	b088      	sub	sp, #32
 8005818:	af00      	add	r7, sp, #0
 800581a:	60b9      	str	r1, [r7, #8]
 800581c:	607b      	str	r3, [r7, #4]
 800581e:	4603      	mov	r3, r0
 8005820:	73fb      	strb	r3, [r7, #15]
 8005822:	4613      	mov	r3, r2
 8005824:	73bb      	strb	r3, [r7, #14]
  uint8_t statc[RX_DATA], state[RX_DATA];
  switch (grp)
 8005826:	7bbb      	ldrb	r3, [r7, #14]
 8005828:	2b05      	cmp	r3, #5
 800582a:	d868      	bhi.n	80058fe <adBms6830ParseStatus+0xea>
 800582c:	a201      	add	r2, pc, #4	@ (adr r2, 8005834 <adBms6830ParseStatus+0x20>)
 800582e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005832:	bf00      	nop
 8005834:	08005893 	.word	0x08005893
 8005838:	0800584d 	.word	0x0800584d
 800583c:	0800585b 	.word	0x0800585b
 8005840:	08005869 	.word	0x08005869
 8005844:	08005877 	.word	0x08005877
 8005848:	08005885 	.word	0x08005885
  {
    case A: /* Status Register group A */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 800584c:	7bfb      	ldrb	r3, [r7, #15]
 800584e:	687a      	ldr	r2, [r7, #4]
 8005850:	68b9      	ldr	r1, [r7, #8]
 8005852:	4618      	mov	r0, r3
 8005854:	f7ff f908 	bl	8004a68 <adBms6830ParseStatusA>
      break;
 8005858:	e052      	b.n	8005900 <adBms6830ParseStatus+0xec>

    case B: /* Status Register group B */
      adBms6830ParseStatusB(tIC, &ic[0], &data[0]);
 800585a:	7bfb      	ldrb	r3, [r7, #15]
 800585c:	687a      	ldr	r2, [r7, #4]
 800585e:	68b9      	ldr	r1, [r7, #8]
 8005860:	4618      	mov	r0, r3
 8005862:	f7ff f995 	bl	8004b90 <adBms6830ParseStatusB>
      break;
 8005866:	e04b      	b.n	8005900 <adBms6830ParseStatus+0xec>

    case C: /* Status Register group C */
      adBms6830ParseStatusC(tIC, &ic[0], &data[0]);
 8005868:	7bfb      	ldrb	r3, [r7, #15]
 800586a:	687a      	ldr	r2, [r7, #4]
 800586c:	68b9      	ldr	r1, [r7, #8]
 800586e:	4618      	mov	r0, r3
 8005870:	f7ff fa1b 	bl	8004caa <adBms6830ParseStatusC>
      break;
 8005874:	e044      	b.n	8005900 <adBms6830ParseStatus+0xec>

    case D: /* Status Register group D */
      adBms6830ParseStatusD(tIC, &ic[0], &data[0]);
 8005876:	7bfb      	ldrb	r3, [r7, #15]
 8005878:	687a      	ldr	r2, [r7, #4]
 800587a:	68b9      	ldr	r1, [r7, #8]
 800587c:	4618      	mov	r0, r3
 800587e:	f7ff fc12 	bl	80050a6 <adBms6830ParseStatusD>
      break;
 8005882:	e03d      	b.n	8005900 <adBms6830ParseStatus+0xec>

    case E: /* Status Register group E */
      adBms6830ParseStatusE(tIC, &ic[0], &data[0]);
 8005884:	7bfb      	ldrb	r3, [r7, #15]
 8005886:	687a      	ldr	r2, [r7, #4]
 8005888:	68b9      	ldr	r1, [r7, #8]
 800588a:	4618      	mov	r0, r3
 800588c:	f7ff ff4d 	bl	800572a <adBms6830ParseStatusE>
      break;
 8005890:	e036      	b.n	8005900 <adBms6830ParseStatus+0xec>

    case ALL_GRP: /* Status Register group ALL */
      /* Status A base address data[0] index */
      adBms6830ParseStatusA(tIC, &ic[0], &data[0]);
 8005892:	7bfb      	ldrb	r3, [r7, #15]
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	68b9      	ldr	r1, [r7, #8]
 8005898:	4618      	mov	r0, r3
 800589a:	f7ff f8e5 	bl	8004a68 <adBms6830ParseStatusA>
      /* Status B base address data[6] index */
      adBms6830ParseStatusB(tIC, &ic[0], &data[6]);
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	1d9a      	adds	r2, r3, #6
 80058a2:	7bfb      	ldrb	r3, [r7, #15]
 80058a4:	68b9      	ldr	r1, [r7, #8]
 80058a6:	4618      	mov	r0, r3
 80058a8:	f7ff f972 	bl	8004b90 <adBms6830ParseStatusB>
      /* Status C base address data[12] index */
      statc[0] = data[12];
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	7b1b      	ldrb	r3, [r3, #12]
 80058b0:	763b      	strb	r3, [r7, #24]
      statc[1] = data[13];
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	7b5b      	ldrb	r3, [r3, #13]
 80058b6:	767b      	strb	r3, [r7, #25]
      statc[4] = data[14];
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	7b9b      	ldrb	r3, [r3, #14]
 80058bc:	773b      	strb	r3, [r7, #28]
      statc[5] = data[15];
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	7bdb      	ldrb	r3, [r3, #15]
 80058c2:	777b      	strb	r3, [r7, #29]
      adBms6830ParseStatusC(tIC, &ic[0], &statc[0]);
 80058c4:	f107 0218 	add.w	r2, r7, #24
 80058c8:	7bfb      	ldrb	r3, [r7, #15]
 80058ca:	68b9      	ldr	r1, [r7, #8]
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7ff f9ec 	bl	8004caa <adBms6830ParseStatusC>
      /* Status D base address data[16] index */
      adBms6830ParseStatusD(tIC, &ic[0], &data[16]);
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f103 0210 	add.w	r2, r3, #16
 80058d8:	7bfb      	ldrb	r3, [r7, #15]
 80058da:	68b9      	ldr	r1, [r7, #8]
 80058dc:	4618      	mov	r0, r3
 80058de:	f7ff fbe2 	bl	80050a6 <adBms6830ParseStatusD>
      /* Status E base address data[22] index */
      state[4] = data[22];
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	7d9b      	ldrb	r3, [r3, #22]
 80058e6:	753b      	strb	r3, [r7, #20]
      state[5] = data[23];
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	7ddb      	ldrb	r3, [r3, #23]
 80058ec:	757b      	strb	r3, [r7, #21]
      adBms6830ParseStatusE(tIC, &ic[0], &state[0]);
 80058ee:	f107 0210 	add.w	r2, r7, #16
 80058f2:	7bfb      	ldrb	r3, [r7, #15]
 80058f4:	68b9      	ldr	r1, [r7, #8]
 80058f6:	4618      	mov	r0, r3
 80058f8:	f7ff ff17 	bl	800572a <adBms6830ParseStatusE>
     break;
 80058fc:	e000      	b.n	8005900 <adBms6830ParseStatus+0xec>

    default:
      break;
 80058fe:	bf00      	nop
  }
}
 8005900:	bf00      	nop
 8005902:	3720      	adds	r7, #32
 8005904:	46bd      	mov	sp, r7
 8005906:	bd80      	pop	{r7, pc}

08005908 <adBms6830ParseComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseComm(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005908:	b580      	push	{r7, lr}
 800590a:	b086      	sub	sp, #24
 800590c:	af00      	add	r7, sp, #0
 800590e:	4603      	mov	r3, r0
 8005910:	60b9      	str	r1, [r7, #8]
 8005912:	607a      	str	r2, [r7, #4]
 8005914:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005916:	2300      	movs	r3, #0
 8005918:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800591a:	2300      	movs	r3, #0
 800591c:	75bb      	strb	r3, [r7, #22]
 800591e:	e0c8      	b.n	8005ab2 <adBms6830ParseComm+0x1aa>
  {
    memcpy(&ic[curr_ic].com.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005920:	7dbb      	ldrb	r3, [r7, #22]
 8005922:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005926:	fb02 f303 	mul.w	r3, r2, r3
 800592a:	68ba      	ldr	r2, [r7, #8]
 800592c:	4413      	add	r3, r2
 800592e:	f203 1073 	addw	r0, r3, #371	@ 0x173
 8005932:	7dfb      	ldrb	r3, [r7, #23]
 8005934:	687a      	ldr	r2, [r7, #4]
 8005936:	4413      	add	r3, r2
 8005938:	2208      	movs	r2, #8
 800593a:	4619      	mov	r1, r3
 800593c:	f00c fd0c 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005940:	7dbb      	ldrb	r3, [r7, #22]
 8005942:	3301      	adds	r3, #1
 8005944:	b2db      	uxtb	r3, r3
 8005946:	00db      	lsls	r3, r3, #3
 8005948:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].comm.icomm[0] = ((ic[curr_ic].com.rx_data[0] & 0xF0) >> 4);
 800594a:	7dbb      	ldrb	r3, [r7, #22]
 800594c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005950:	fb02 f303 	mul.w	r3, r2, r3
 8005954:	68ba      	ldr	r2, [r7, #8]
 8005956:	4413      	add	r3, r2
 8005958:	f893 2173 	ldrb.w	r2, [r3, #371]	@ 0x173
 800595c:	7dbb      	ldrb	r3, [r7, #22]
 800595e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005962:	fb01 f303 	mul.w	r3, r1, r3
 8005966:	68b9      	ldr	r1, [r7, #8]
 8005968:	440b      	add	r3, r1
 800596a:	0912      	lsrs	r2, r2, #4
 800596c:	b2d2      	uxtb	r2, r2
 800596e:	f883 210b 	strb.w	r2, [r3, #267]	@ 0x10b
    ic[curr_ic].comm.fcomm[0] = (ic[curr_ic].com.rx_data[0] & 0x0F);
 8005972:	7dbb      	ldrb	r3, [r7, #22]
 8005974:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005978:	fb02 f303 	mul.w	r3, r2, r3
 800597c:	68ba      	ldr	r2, [r7, #8]
 800597e:	4413      	add	r3, r2
 8005980:	f893 2173 	ldrb.w	r2, [r3, #371]	@ 0x173
 8005984:	7dbb      	ldrb	r3, [r7, #22]
 8005986:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800598a:	fb01 f303 	mul.w	r3, r1, r3
 800598e:	68b9      	ldr	r1, [r7, #8]
 8005990:	440b      	add	r3, r1
 8005992:	f002 020f 	and.w	r2, r2, #15
 8005996:	b2d2      	uxtb	r2, r2
 8005998:	f883 2108 	strb.w	r2, [r3, #264]	@ 0x108
    ic[curr_ic].comm.data[0] = (ic[curr_ic].com.rx_data[1]);
 800599c:	7dbb      	ldrb	r3, [r7, #22]
 800599e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80059a2:	fb02 f303 	mul.w	r3, r2, r3
 80059a6:	68ba      	ldr	r2, [r7, #8]
 80059a8:	441a      	add	r2, r3
 80059aa:	7dbb      	ldrb	r3, [r7, #22]
 80059ac:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80059b0:	fb01 f303 	mul.w	r3, r1, r3
 80059b4:	68b9      	ldr	r1, [r7, #8]
 80059b6:	440b      	add	r3, r1
 80059b8:	f892 2174 	ldrb.w	r2, [r2, #372]	@ 0x174
 80059bc:	f883 210e 	strb.w	r2, [r3, #270]	@ 0x10e
    ic[curr_ic].comm.icomm[1] = ((ic[curr_ic].com.rx_data[2] & 0xF0) >> 4);
 80059c0:	7dbb      	ldrb	r3, [r7, #22]
 80059c2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80059c6:	fb02 f303 	mul.w	r3, r2, r3
 80059ca:	68ba      	ldr	r2, [r7, #8]
 80059cc:	4413      	add	r3, r2
 80059ce:	f893 2175 	ldrb.w	r2, [r3, #373]	@ 0x175
 80059d2:	7dbb      	ldrb	r3, [r7, #22]
 80059d4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80059d8:	fb01 f303 	mul.w	r3, r1, r3
 80059dc:	68b9      	ldr	r1, [r7, #8]
 80059de:	440b      	add	r3, r1
 80059e0:	0912      	lsrs	r2, r2, #4
 80059e2:	b2d2      	uxtb	r2, r2
 80059e4:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
    ic[curr_ic].comm.data[1] = (ic[curr_ic].com.rx_data[3]);
 80059e8:	7dbb      	ldrb	r3, [r7, #22]
 80059ea:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80059ee:	fb02 f303 	mul.w	r3, r2, r3
 80059f2:	68ba      	ldr	r2, [r7, #8]
 80059f4:	441a      	add	r2, r3
 80059f6:	7dbb      	ldrb	r3, [r7, #22]
 80059f8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80059fc:	fb01 f303 	mul.w	r3, r1, r3
 8005a00:	68b9      	ldr	r1, [r7, #8]
 8005a02:	440b      	add	r3, r1
 8005a04:	f892 2176 	ldrb.w	r2, [r2, #374]	@ 0x176
 8005a08:	f883 210f 	strb.w	r2, [r3, #271]	@ 0x10f
    ic[curr_ic].comm.fcomm[1] = (ic[curr_ic].com.rx_data[2] & 0x0F);
 8005a0c:	7dbb      	ldrb	r3, [r7, #22]
 8005a0e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005a12:	fb02 f303 	mul.w	r3, r2, r3
 8005a16:	68ba      	ldr	r2, [r7, #8]
 8005a18:	4413      	add	r3, r2
 8005a1a:	f893 2175 	ldrb.w	r2, [r3, #373]	@ 0x175
 8005a1e:	7dbb      	ldrb	r3, [r7, #22]
 8005a20:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005a24:	fb01 f303 	mul.w	r3, r1, r3
 8005a28:	68b9      	ldr	r1, [r7, #8]
 8005a2a:	440b      	add	r3, r1
 8005a2c:	f002 020f 	and.w	r2, r2, #15
 8005a30:	b2d2      	uxtb	r2, r2
 8005a32:	f883 2109 	strb.w	r2, [r3, #265]	@ 0x109
    ic[curr_ic].comm.icomm[2] = ((ic[curr_ic].com.rx_data[4] & 0xF0) >> 4);
 8005a36:	7dbb      	ldrb	r3, [r7, #22]
 8005a38:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005a3c:	fb02 f303 	mul.w	r3, r2, r3
 8005a40:	68ba      	ldr	r2, [r7, #8]
 8005a42:	4413      	add	r3, r2
 8005a44:	f893 2177 	ldrb.w	r2, [r3, #375]	@ 0x177
 8005a48:	7dbb      	ldrb	r3, [r7, #22]
 8005a4a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005a4e:	fb01 f303 	mul.w	r3, r1, r3
 8005a52:	68b9      	ldr	r1, [r7, #8]
 8005a54:	440b      	add	r3, r1
 8005a56:	0912      	lsrs	r2, r2, #4
 8005a58:	b2d2      	uxtb	r2, r2
 8005a5a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
    ic[curr_ic].comm.data[2] = (ic[curr_ic].com.rx_data[5]);
 8005a5e:	7dbb      	ldrb	r3, [r7, #22]
 8005a60:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005a64:	fb02 f303 	mul.w	r3, r2, r3
 8005a68:	68ba      	ldr	r2, [r7, #8]
 8005a6a:	441a      	add	r2, r3
 8005a6c:	7dbb      	ldrb	r3, [r7, #22]
 8005a6e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005a72:	fb01 f303 	mul.w	r3, r1, r3
 8005a76:	68b9      	ldr	r1, [r7, #8]
 8005a78:	440b      	add	r3, r1
 8005a7a:	f892 2178 	ldrb.w	r2, [r2, #376]	@ 0x178
 8005a7e:	f883 2110 	strb.w	r2, [r3, #272]	@ 0x110
    ic[curr_ic].comm.fcomm[2] = (ic[curr_ic].com.rx_data[4] & 0x0F);
 8005a82:	7dbb      	ldrb	r3, [r7, #22]
 8005a84:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005a88:	fb02 f303 	mul.w	r3, r2, r3
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	4413      	add	r3, r2
 8005a90:	f893 2177 	ldrb.w	r2, [r3, #375]	@ 0x177
 8005a94:	7dbb      	ldrb	r3, [r7, #22]
 8005a96:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005a9a:	fb01 f303 	mul.w	r3, r1, r3
 8005a9e:	68b9      	ldr	r1, [r7, #8]
 8005aa0:	440b      	add	r3, r1
 8005aa2:	f002 020f 	and.w	r2, r2, #15
 8005aa6:	b2d2      	uxtb	r2, r2
 8005aa8:	f883 210a 	strb.w	r2, [r3, #266]	@ 0x10a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005aac:	7dbb      	ldrb	r3, [r7, #22]
 8005aae:	3301      	adds	r3, #1
 8005ab0:	75bb      	strb	r3, [r7, #22]
 8005ab2:	7dba      	ldrb	r2, [r7, #22]
 8005ab4:	7bfb      	ldrb	r3, [r7, #15]
 8005ab6:	429a      	cmp	r2, r3
 8005ab8:	f4ff af32 	bcc.w	8005920 <adBms6830ParseComm+0x18>
  }
}
 8005abc:	bf00      	nop
 8005abe:	bf00      	nop
 8005ac0:	3718      	adds	r7, #24
 8005ac2:	46bd      	mov	sp, r7
 8005ac4:	bd80      	pop	{r7, pc}

08005ac6 <adBms6830ParseSID>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParseSID(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005ac6:	b580      	push	{r7, lr}
 8005ac8:	b086      	sub	sp, #24
 8005aca:	af00      	add	r7, sp, #0
 8005acc:	4603      	mov	r3, r0
 8005ace:	60b9      	str	r1, [r7, #8]
 8005ad0:	607a      	str	r2, [r7, #4]
 8005ad2:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005ad8:	2300      	movs	r3, #0
 8005ada:	75bb      	strb	r3, [r7, #22]
 8005adc:	e083      	b.n	8005be6 <adBms6830ParseSID+0x120>
  {
    memcpy(&ic[curr_ic].rsid.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005ade:	7dbb      	ldrb	r3, [r7, #22]
 8005ae0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005ae4:	fb02 f303 	mul.w	r3, r2, r3
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	4413      	add	r3, r2
 8005aec:	f203 109d 	addw	r0, r3, #413	@ 0x19d
 8005af0:	7dfb      	ldrb	r3, [r7, #23]
 8005af2:	687a      	ldr	r2, [r7, #4]
 8005af4:	4413      	add	r3, r2
 8005af6:	2208      	movs	r2, #8
 8005af8:	4619      	mov	r1, r3
 8005afa:	f00c fc2d 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005afe:	7dbb      	ldrb	r3, [r7, #22]
 8005b00:	3301      	adds	r3, #1
 8005b02:	b2db      	uxtb	r3, r3
 8005b04:	00db      	lsls	r3, r3, #3
 8005b06:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].sid.sid[0] = ic[curr_ic].rsid.rx_data[0];
 8005b08:	7dbb      	ldrb	r3, [r7, #22]
 8005b0a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005b0e:	fb02 f303 	mul.w	r3, r2, r3
 8005b12:	68ba      	ldr	r2, [r7, #8]
 8005b14:	441a      	add	r2, r3
 8005b16:	7dbb      	ldrb	r3, [r7, #22]
 8005b18:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005b1c:	fb01 f303 	mul.w	r3, r1, r3
 8005b20:	68b9      	ldr	r1, [r7, #8]
 8005b22:	440b      	add	r3, r1
 8005b24:	f892 219d 	ldrb.w	r2, [r2, #413]	@ 0x19d
 8005b28:	f883 2121 	strb.w	r2, [r3, #289]	@ 0x121
    ic[curr_ic].sid.sid[1] = ic[curr_ic].rsid.rx_data[1];
 8005b2c:	7dbb      	ldrb	r3, [r7, #22]
 8005b2e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005b32:	fb02 f303 	mul.w	r3, r2, r3
 8005b36:	68ba      	ldr	r2, [r7, #8]
 8005b38:	441a      	add	r2, r3
 8005b3a:	7dbb      	ldrb	r3, [r7, #22]
 8005b3c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005b40:	fb01 f303 	mul.w	r3, r1, r3
 8005b44:	68b9      	ldr	r1, [r7, #8]
 8005b46:	440b      	add	r3, r1
 8005b48:	f892 219e 	ldrb.w	r2, [r2, #414]	@ 0x19e
 8005b4c:	f883 2122 	strb.w	r2, [r3, #290]	@ 0x122
    ic[curr_ic].sid.sid[2] = ic[curr_ic].rsid.rx_data[2];
 8005b50:	7dbb      	ldrb	r3, [r7, #22]
 8005b52:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005b56:	fb02 f303 	mul.w	r3, r2, r3
 8005b5a:	68ba      	ldr	r2, [r7, #8]
 8005b5c:	441a      	add	r2, r3
 8005b5e:	7dbb      	ldrb	r3, [r7, #22]
 8005b60:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005b64:	fb01 f303 	mul.w	r3, r1, r3
 8005b68:	68b9      	ldr	r1, [r7, #8]
 8005b6a:	440b      	add	r3, r1
 8005b6c:	f892 219f 	ldrb.w	r2, [r2, #415]	@ 0x19f
 8005b70:	f883 2123 	strb.w	r2, [r3, #291]	@ 0x123
    ic[curr_ic].sid.sid[3] = ic[curr_ic].rsid.rx_data[3];
 8005b74:	7dbb      	ldrb	r3, [r7, #22]
 8005b76:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005b7a:	fb02 f303 	mul.w	r3, r2, r3
 8005b7e:	68ba      	ldr	r2, [r7, #8]
 8005b80:	441a      	add	r2, r3
 8005b82:	7dbb      	ldrb	r3, [r7, #22]
 8005b84:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005b88:	fb01 f303 	mul.w	r3, r1, r3
 8005b8c:	68b9      	ldr	r1, [r7, #8]
 8005b8e:	440b      	add	r3, r1
 8005b90:	f892 21a0 	ldrb.w	r2, [r2, #416]	@ 0x1a0
 8005b94:	f883 2124 	strb.w	r2, [r3, #292]	@ 0x124
    ic[curr_ic].sid.sid[4] = ic[curr_ic].rsid.rx_data[4];
 8005b98:	7dbb      	ldrb	r3, [r7, #22]
 8005b9a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005b9e:	fb02 f303 	mul.w	r3, r2, r3
 8005ba2:	68ba      	ldr	r2, [r7, #8]
 8005ba4:	441a      	add	r2, r3
 8005ba6:	7dbb      	ldrb	r3, [r7, #22]
 8005ba8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005bac:	fb01 f303 	mul.w	r3, r1, r3
 8005bb0:	68b9      	ldr	r1, [r7, #8]
 8005bb2:	440b      	add	r3, r1
 8005bb4:	f892 21a1 	ldrb.w	r2, [r2, #417]	@ 0x1a1
 8005bb8:	f883 2125 	strb.w	r2, [r3, #293]	@ 0x125
    ic[curr_ic].sid.sid[5] = ic[curr_ic].rsid.rx_data[5];
 8005bbc:	7dbb      	ldrb	r3, [r7, #22]
 8005bbe:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005bc2:	fb02 f303 	mul.w	r3, r2, r3
 8005bc6:	68ba      	ldr	r2, [r7, #8]
 8005bc8:	441a      	add	r2, r3
 8005bca:	7dbb      	ldrb	r3, [r7, #22]
 8005bcc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005bd0:	fb01 f303 	mul.w	r3, r1, r3
 8005bd4:	68b9      	ldr	r1, [r7, #8]
 8005bd6:	440b      	add	r3, r1
 8005bd8:	f892 21a2 	ldrb.w	r2, [r2, #418]	@ 0x1a2
 8005bdc:	f883 2126 	strb.w	r2, [r3, #294]	@ 0x126
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005be0:	7dbb      	ldrb	r3, [r7, #22]
 8005be2:	3301      	adds	r3, #1
 8005be4:	75bb      	strb	r3, [r7, #22]
 8005be6:	7dba      	ldrb	r2, [r7, #22]
 8005be8:	7bfb      	ldrb	r3, [r7, #15]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	f4ff af77 	bcc.w	8005ade <adBms6830ParseSID+0x18>
  }
}
 8005bf0:	bf00      	nop
 8005bf2:	bf00      	nop
 8005bf4:	3718      	adds	r7, #24
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	bd80      	pop	{r7, pc}

08005bfa <adBms6830ParsePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwma(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005bfa:	b580      	push	{r7, lr}
 8005bfc:	b086      	sub	sp, #24
 8005bfe:	af00      	add	r7, sp, #0
 8005c00:	4603      	mov	r3, r0
 8005c02:	60b9      	str	r1, [r7, #8]
 8005c04:	607a      	str	r2, [r7, #4]
 8005c06:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	75bb      	strb	r3, [r7, #22]
 8005c10:	e10d      	b.n	8005e2e <adBms6830ParsePwma+0x234>
  {
    memcpy(&ic[curr_ic].pwma.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005c12:	7dbb      	ldrb	r3, [r7, #22]
 8005c14:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005c18:	fb02 f303 	mul.w	r3, r2, r3
 8005c1c:	68ba      	ldr	r2, [r7, #8]
 8005c1e:	4413      	add	r3, r2
 8005c20:	f203 1081 	addw	r0, r3, #385	@ 0x181
 8005c24:	7dfb      	ldrb	r3, [r7, #23]
 8005c26:	687a      	ldr	r2, [r7, #4]
 8005c28:	4413      	add	r3, r2
 8005c2a:	2208      	movs	r2, #8
 8005c2c:	4619      	mov	r1, r3
 8005c2e:	f00c fb93 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005c32:	7dbb      	ldrb	r3, [r7, #22]
 8005c34:	3301      	adds	r3, #1
 8005c36:	b2db      	uxtb	r3, r3
 8005c38:	00db      	lsls	r3, r3, #3
 8005c3a:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmA.pwma[0] = (ic[curr_ic].pwma.rx_data[0] & 0x0F);
 8005c3c:	7dbb      	ldrb	r3, [r7, #22]
 8005c3e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005c42:	fb02 f303 	mul.w	r3, r2, r3
 8005c46:	68ba      	ldr	r2, [r7, #8]
 8005c48:	4413      	add	r3, r2
 8005c4a:	f893 2181 	ldrb.w	r2, [r3, #385]	@ 0x181
 8005c4e:	7dbb      	ldrb	r3, [r7, #22]
 8005c50:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005c54:	fb01 f303 	mul.w	r3, r1, r3
 8005c58:	68b9      	ldr	r1, [r7, #8]
 8005c5a:	440b      	add	r3, r1
 8005c5c:	f002 020f 	and.w	r2, r2, #15
 8005c60:	b2d2      	uxtb	r2, r2
 8005c62:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
    ic[curr_ic].PwmA.pwma[1] = ((ic[curr_ic].pwma.rx_data[0] & 0xF0) >> 4);
 8005c66:	7dbb      	ldrb	r3, [r7, #22]
 8005c68:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005c6c:	fb02 f303 	mul.w	r3, r2, r3
 8005c70:	68ba      	ldr	r2, [r7, #8]
 8005c72:	4413      	add	r3, r2
 8005c74:	f893 2181 	ldrb.w	r2, [r3, #385]	@ 0x181
 8005c78:	7dbb      	ldrb	r3, [r7, #22]
 8005c7a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005c7e:	fb01 f303 	mul.w	r3, r1, r3
 8005c82:	68b9      	ldr	r1, [r7, #8]
 8005c84:	440b      	add	r3, r1
 8005c86:	0912      	lsrs	r2, r2, #4
 8005c88:	b2d2      	uxtb	r2, r2
 8005c8a:	f883 2112 	strb.w	r2, [r3, #274]	@ 0x112
    ic[curr_ic].PwmA.pwma[2] = (ic[curr_ic].pwma.rx_data[1] & 0x0F);
 8005c8e:	7dbb      	ldrb	r3, [r7, #22]
 8005c90:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005c94:	fb02 f303 	mul.w	r3, r2, r3
 8005c98:	68ba      	ldr	r2, [r7, #8]
 8005c9a:	4413      	add	r3, r2
 8005c9c:	f893 2182 	ldrb.w	r2, [r3, #386]	@ 0x182
 8005ca0:	7dbb      	ldrb	r3, [r7, #22]
 8005ca2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005ca6:	fb01 f303 	mul.w	r3, r1, r3
 8005caa:	68b9      	ldr	r1, [r7, #8]
 8005cac:	440b      	add	r3, r1
 8005cae:	f002 020f 	and.w	r2, r2, #15
 8005cb2:	b2d2      	uxtb	r2, r2
 8005cb4:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
    ic[curr_ic].PwmA.pwma[3] = ((ic[curr_ic].pwma.rx_data[1] & 0xF0) >> 4);
 8005cb8:	7dbb      	ldrb	r3, [r7, #22]
 8005cba:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005cbe:	fb02 f303 	mul.w	r3, r2, r3
 8005cc2:	68ba      	ldr	r2, [r7, #8]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	f893 2182 	ldrb.w	r2, [r3, #386]	@ 0x182
 8005cca:	7dbb      	ldrb	r3, [r7, #22]
 8005ccc:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005cd0:	fb01 f303 	mul.w	r3, r1, r3
 8005cd4:	68b9      	ldr	r1, [r7, #8]
 8005cd6:	440b      	add	r3, r1
 8005cd8:	0912      	lsrs	r2, r2, #4
 8005cda:	b2d2      	uxtb	r2, r2
 8005cdc:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
    ic[curr_ic].PwmA.pwma[4] = (ic[curr_ic].pwma.rx_data[2] & 0x0F);
 8005ce0:	7dbb      	ldrb	r3, [r7, #22]
 8005ce2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005ce6:	fb02 f303 	mul.w	r3, r2, r3
 8005cea:	68ba      	ldr	r2, [r7, #8]
 8005cec:	4413      	add	r3, r2
 8005cee:	f893 2183 	ldrb.w	r2, [r3, #387]	@ 0x183
 8005cf2:	7dbb      	ldrb	r3, [r7, #22]
 8005cf4:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005cf8:	fb01 f303 	mul.w	r3, r1, r3
 8005cfc:	68b9      	ldr	r1, [r7, #8]
 8005cfe:	440b      	add	r3, r1
 8005d00:	f002 020f 	and.w	r2, r2, #15
 8005d04:	b2d2      	uxtb	r2, r2
 8005d06:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    ic[curr_ic].PwmA.pwma[5] = ((ic[curr_ic].pwma.rx_data[2] & 0xF0) >> 4);
 8005d0a:	7dbb      	ldrb	r3, [r7, #22]
 8005d0c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005d10:	fb02 f303 	mul.w	r3, r2, r3
 8005d14:	68ba      	ldr	r2, [r7, #8]
 8005d16:	4413      	add	r3, r2
 8005d18:	f893 2183 	ldrb.w	r2, [r3, #387]	@ 0x183
 8005d1c:	7dbb      	ldrb	r3, [r7, #22]
 8005d1e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005d22:	fb01 f303 	mul.w	r3, r1, r3
 8005d26:	68b9      	ldr	r1, [r7, #8]
 8005d28:	440b      	add	r3, r1
 8005d2a:	0912      	lsrs	r2, r2, #4
 8005d2c:	b2d2      	uxtb	r2, r2
 8005d2e:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    ic[curr_ic].PwmA.pwma[6] = (ic[curr_ic].pwma.rx_data[3] & 0x0F);
 8005d32:	7dbb      	ldrb	r3, [r7, #22]
 8005d34:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005d38:	fb02 f303 	mul.w	r3, r2, r3
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	4413      	add	r3, r2
 8005d40:	f893 2184 	ldrb.w	r2, [r3, #388]	@ 0x184
 8005d44:	7dbb      	ldrb	r3, [r7, #22]
 8005d46:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005d4a:	fb01 f303 	mul.w	r3, r1, r3
 8005d4e:	68b9      	ldr	r1, [r7, #8]
 8005d50:	440b      	add	r3, r1
 8005d52:	f002 020f 	and.w	r2, r2, #15
 8005d56:	b2d2      	uxtb	r2, r2
 8005d58:	f883 2117 	strb.w	r2, [r3, #279]	@ 0x117
    ic[curr_ic].PwmA.pwma[7] = ((ic[curr_ic].pwma.rx_data[3] & 0xF0) >> 4);
 8005d5c:	7dbb      	ldrb	r3, [r7, #22]
 8005d5e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005d62:	fb02 f303 	mul.w	r3, r2, r3
 8005d66:	68ba      	ldr	r2, [r7, #8]
 8005d68:	4413      	add	r3, r2
 8005d6a:	f893 2184 	ldrb.w	r2, [r3, #388]	@ 0x184
 8005d6e:	7dbb      	ldrb	r3, [r7, #22]
 8005d70:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005d74:	fb01 f303 	mul.w	r3, r1, r3
 8005d78:	68b9      	ldr	r1, [r7, #8]
 8005d7a:	440b      	add	r3, r1
 8005d7c:	0912      	lsrs	r2, r2, #4
 8005d7e:	b2d2      	uxtb	r2, r2
 8005d80:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    ic[curr_ic].PwmA.pwma[8] = (ic[curr_ic].pwma.rx_data[4] & 0x0F);
 8005d84:	7dbb      	ldrb	r3, [r7, #22]
 8005d86:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005d8a:	fb02 f303 	mul.w	r3, r2, r3
 8005d8e:	68ba      	ldr	r2, [r7, #8]
 8005d90:	4413      	add	r3, r2
 8005d92:	f893 2185 	ldrb.w	r2, [r3, #389]	@ 0x185
 8005d96:	7dbb      	ldrb	r3, [r7, #22]
 8005d98:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005d9c:	fb01 f303 	mul.w	r3, r1, r3
 8005da0:	68b9      	ldr	r1, [r7, #8]
 8005da2:	440b      	add	r3, r1
 8005da4:	f002 020f 	and.w	r2, r2, #15
 8005da8:	b2d2      	uxtb	r2, r2
 8005daa:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
    ic[curr_ic].PwmA.pwma[9] = ((ic[curr_ic].pwma.rx_data[4] & 0xF0) >> 4);
 8005dae:	7dbb      	ldrb	r3, [r7, #22]
 8005db0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005db4:	fb02 f303 	mul.w	r3, r2, r3
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	4413      	add	r3, r2
 8005dbc:	f893 2185 	ldrb.w	r2, [r3, #389]	@ 0x185
 8005dc0:	7dbb      	ldrb	r3, [r7, #22]
 8005dc2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005dc6:	fb01 f303 	mul.w	r3, r1, r3
 8005dca:	68b9      	ldr	r1, [r7, #8]
 8005dcc:	440b      	add	r3, r1
 8005dce:	0912      	lsrs	r2, r2, #4
 8005dd0:	b2d2      	uxtb	r2, r2
 8005dd2:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
    ic[curr_ic].PwmA.pwma[10] = (ic[curr_ic].pwma.rx_data[5] & 0x0F);
 8005dd6:	7dbb      	ldrb	r3, [r7, #22]
 8005dd8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005ddc:	fb02 f303 	mul.w	r3, r2, r3
 8005de0:	68ba      	ldr	r2, [r7, #8]
 8005de2:	4413      	add	r3, r2
 8005de4:	f893 2186 	ldrb.w	r2, [r3, #390]	@ 0x186
 8005de8:	7dbb      	ldrb	r3, [r7, #22]
 8005dea:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005dee:	fb01 f303 	mul.w	r3, r1, r3
 8005df2:	68b9      	ldr	r1, [r7, #8]
 8005df4:	440b      	add	r3, r1
 8005df6:	f002 020f 	and.w	r2, r2, #15
 8005dfa:	b2d2      	uxtb	r2, r2
 8005dfc:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    ic[curr_ic].PwmA.pwma[11] = ((ic[curr_ic].pwma.rx_data[5] & 0xF0) >> 4);
 8005e00:	7dbb      	ldrb	r3, [r7, #22]
 8005e02:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005e06:	fb02 f303 	mul.w	r3, r2, r3
 8005e0a:	68ba      	ldr	r2, [r7, #8]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f893 2186 	ldrb.w	r2, [r3, #390]	@ 0x186
 8005e12:	7dbb      	ldrb	r3, [r7, #22]
 8005e14:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005e18:	fb01 f303 	mul.w	r3, r1, r3
 8005e1c:	68b9      	ldr	r1, [r7, #8]
 8005e1e:	440b      	add	r3, r1
 8005e20:	0912      	lsrs	r2, r2, #4
 8005e22:	b2d2      	uxtb	r2, r2
 8005e24:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005e28:	7dbb      	ldrb	r3, [r7, #22]
 8005e2a:	3301      	adds	r3, #1
 8005e2c:	75bb      	strb	r3, [r7, #22]
 8005e2e:	7dba      	ldrb	r2, [r7, #22]
 8005e30:	7bfb      	ldrb	r3, [r7, #15]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	f4ff aeed 	bcc.w	8005c12 <adBms6830ParsePwma+0x18>
  }
}
 8005e38:	bf00      	nop
 8005e3a:	bf00      	nop
 8005e3c:	3718      	adds	r7, #24
 8005e3e:	46bd      	mov	sp, r7
 8005e40:	bd80      	pop	{r7, pc}

08005e42 <adBms6830ParsePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwmb(uint8_t tIC, cell_asic *ic, uint8_t *data)
{
 8005e42:	b580      	push	{r7, lr}
 8005e44:	b086      	sub	sp, #24
 8005e46:	af00      	add	r7, sp, #0
 8005e48:	4603      	mov	r3, r0
 8005e4a:	60b9      	str	r1, [r7, #8]
 8005e4c:	607a      	str	r2, [r7, #4]
 8005e4e:	73fb      	strb	r3, [r7, #15]
  uint8_t address = 0;
 8005e50:	2300      	movs	r3, #0
 8005e52:	75fb      	strb	r3, [r7, #23]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005e54:	2300      	movs	r3, #0
 8005e56:	75bb      	strb	r3, [r7, #22]
 8005e58:	e069      	b.n	8005f2e <adBms6830ParsePwmb+0xec>
  {
    memcpy(&ic[curr_ic].pwmb.rx_data[0], &data[address], RX_DATA); /* dst , src , size */
 8005e5a:	7dbb      	ldrb	r3, [r7, #22]
 8005e5c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005e60:	fb02 f303 	mul.w	r3, r2, r3
 8005e64:	68ba      	ldr	r2, [r7, #8]
 8005e66:	4413      	add	r3, r2
 8005e68:	f203 108f 	addw	r0, r3, #399	@ 0x18f
 8005e6c:	7dfb      	ldrb	r3, [r7, #23]
 8005e6e:	687a      	ldr	r2, [r7, #4]
 8005e70:	4413      	add	r3, r2
 8005e72:	2208      	movs	r2, #8
 8005e74:	4619      	mov	r1, r3
 8005e76:	f00c fa6f 	bl	8012358 <memcpy>
    address = ((curr_ic+1) * (RX_DATA));
 8005e7a:	7dbb      	ldrb	r3, [r7, #22]
 8005e7c:	3301      	adds	r3, #1
 8005e7e:	b2db      	uxtb	r3, r3
 8005e80:	00db      	lsls	r3, r3, #3
 8005e82:	75fb      	strb	r3, [r7, #23]
    ic[curr_ic].PwmB.pwmb[0] = (ic[curr_ic].pwmb.rx_data[0] & 0x0F);
 8005e84:	7dbb      	ldrb	r3, [r7, #22]
 8005e86:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005e8a:	fb02 f303 	mul.w	r3, r2, r3
 8005e8e:	68ba      	ldr	r2, [r7, #8]
 8005e90:	4413      	add	r3, r2
 8005e92:	f893 218f 	ldrb.w	r2, [r3, #399]	@ 0x18f
 8005e96:	7dbb      	ldrb	r3, [r7, #22]
 8005e98:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005e9c:	fb01 f303 	mul.w	r3, r1, r3
 8005ea0:	68b9      	ldr	r1, [r7, #8]
 8005ea2:	440b      	add	r3, r1
 8005ea4:	f002 020f 	and.w	r2, r2, #15
 8005ea8:	b2d2      	uxtb	r2, r2
 8005eaa:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    ic[curr_ic].PwmB.pwmb[1] = ((ic[curr_ic].pwmb.rx_data[0] & 0xF0) >> 4);
 8005eae:	7dbb      	ldrb	r3, [r7, #22]
 8005eb0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005eb4:	fb02 f303 	mul.w	r3, r2, r3
 8005eb8:	68ba      	ldr	r2, [r7, #8]
 8005eba:	4413      	add	r3, r2
 8005ebc:	f893 218f 	ldrb.w	r2, [r3, #399]	@ 0x18f
 8005ec0:	7dbb      	ldrb	r3, [r7, #22]
 8005ec2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005ec6:	fb01 f303 	mul.w	r3, r1, r3
 8005eca:	68b9      	ldr	r1, [r7, #8]
 8005ecc:	440b      	add	r3, r1
 8005ece:	0912      	lsrs	r2, r2, #4
 8005ed0:	b2d2      	uxtb	r2, r2
 8005ed2:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
    ic[curr_ic].PwmB.pwmb[2] = (ic[curr_ic].pwmb.rx_data[1] & 0x0F);
 8005ed6:	7dbb      	ldrb	r3, [r7, #22]
 8005ed8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005edc:	fb02 f303 	mul.w	r3, r2, r3
 8005ee0:	68ba      	ldr	r2, [r7, #8]
 8005ee2:	4413      	add	r3, r2
 8005ee4:	f893 2190 	ldrb.w	r2, [r3, #400]	@ 0x190
 8005ee8:	7dbb      	ldrb	r3, [r7, #22]
 8005eea:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005eee:	fb01 f303 	mul.w	r3, r1, r3
 8005ef2:	68b9      	ldr	r1, [r7, #8]
 8005ef4:	440b      	add	r3, r1
 8005ef6:	f002 020f 	and.w	r2, r2, #15
 8005efa:	b2d2      	uxtb	r2, r2
 8005efc:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
    ic[curr_ic].PwmB.pwmb[3] = ((ic[curr_ic].pwmb.rx_data[1] & 0xF0) >> 4);
 8005f00:	7dbb      	ldrb	r3, [r7, #22]
 8005f02:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005f06:	fb02 f303 	mul.w	r3, r2, r3
 8005f0a:	68ba      	ldr	r2, [r7, #8]
 8005f0c:	4413      	add	r3, r2
 8005f0e:	f893 2190 	ldrb.w	r2, [r3, #400]	@ 0x190
 8005f12:	7dbb      	ldrb	r3, [r7, #22]
 8005f14:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005f18:	fb01 f303 	mul.w	r3, r1, r3
 8005f1c:	68b9      	ldr	r1, [r7, #8]
 8005f1e:	440b      	add	r3, r1
 8005f20:	0912      	lsrs	r2, r2, #4
 8005f22:	b2d2      	uxtb	r2, r2
 8005f24:	f883 2120 	strb.w	r2, [r3, #288]	@ 0x120
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005f28:	7dbb      	ldrb	r3, [r7, #22]
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	75bb      	strb	r3, [r7, #22]
 8005f2e:	7dba      	ldrb	r2, [r7, #22]
 8005f30:	7bfb      	ldrb	r3, [r7, #15]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d391      	bcc.n	8005e5a <adBms6830ParsePwmb+0x18>
  }
}
 8005f36:	bf00      	nop
 8005f38:	bf00      	nop
 8005f3a:	3718      	adds	r7, #24
 8005f3c:	46bd      	mov	sp, r7
 8005f3e:	bd80      	pop	{r7, pc}

08005f40 <adBms6830ParsePwm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830ParsePwm(uint8_t tIC, cell_asic *ic, GRP grp, uint8_t *data)
{
 8005f40:	b580      	push	{r7, lr}
 8005f42:	b084      	sub	sp, #16
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	60b9      	str	r1, [r7, #8]
 8005f48:	607b      	str	r3, [r7, #4]
 8005f4a:	4603      	mov	r3, r0
 8005f4c:	73fb      	strb	r3, [r7, #15]
 8005f4e:	4613      	mov	r3, r2
 8005f50:	73bb      	strb	r3, [r7, #14]
  switch (grp)
 8005f52:	7bbb      	ldrb	r3, [r7, #14]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d002      	beq.n	8005f5e <adBms6830ParsePwm+0x1e>
 8005f58:	2b02      	cmp	r3, #2
 8005f5a:	d007      	beq.n	8005f6c <adBms6830ParsePwm+0x2c>
    case B:
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
      break;

    default:
      break;
 8005f5c:	e00d      	b.n	8005f7a <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwma(tIC, &ic[0], &data[0]);
 8005f5e:	7bfb      	ldrb	r3, [r7, #15]
 8005f60:	687a      	ldr	r2, [r7, #4]
 8005f62:	68b9      	ldr	r1, [r7, #8]
 8005f64:	4618      	mov	r0, r3
 8005f66:	f7ff fe48 	bl	8005bfa <adBms6830ParsePwma>
      break;
 8005f6a:	e006      	b.n	8005f7a <adBms6830ParsePwm+0x3a>
      adBms6830ParsePwmb(tIC, &ic[0], &data[0]);
 8005f6c:	7bfb      	ldrb	r3, [r7, #15]
 8005f6e:	687a      	ldr	r2, [r7, #4]
 8005f70:	68b9      	ldr	r1, [r7, #8]
 8005f72:	4618      	mov	r0, r3
 8005f74:	f7ff ff65 	bl	8005e42 <adBms6830ParsePwmb>
      break;
 8005f78:	bf00      	nop
  }
}
 8005f7a:	bf00      	nop
 8005f7c:	3710      	adds	r7, #16
 8005f7e:	46bd      	mov	sp, r7
 8005f80:	bd80      	pop	{r7, pc}

08005f82 <adBms6830CreateConfiga>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfiga(uint8_t tIC, cell_asic *ic)
{
 8005f82:	b480      	push	{r7}
 8005f84:	b085      	sub	sp, #20
 8005f86:	af00      	add	r7, sp, #0
 8005f88:	4603      	mov	r3, r0
 8005f8a:	6039      	str	r1, [r7, #0]
 8005f8c:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8005f8e:	2300      	movs	r3, #0
 8005f90:	73fb      	strb	r3, [r7, #15]
 8005f92:	e0fa      	b.n	800618a <adBms6830CreateConfiga+0x208>
  {
    ic[curr_ic].configa.tx_data[0] = (((ic[curr_ic].tx_cfga.refon & 0x01) << 7) | (ic[curr_ic].tx_cfga.cth & 0x07));
 8005f94:	7bfb      	ldrb	r3, [r7, #15]
 8005f96:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005f9a:	fb02 f303 	mul.w	r3, r2, r3
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	4413      	add	r3, r2
 8005fa2:	781b      	ldrb	r3, [r3, #0]
 8005fa4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	b25b      	sxtb	r3, r3
 8005fac:	01db      	lsls	r3, r3, #7
 8005fae:	b25a      	sxtb	r2, r3
 8005fb0:	7bfb      	ldrb	r3, [r7, #15]
 8005fb2:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005fb6:	fb01 f303 	mul.w	r3, r1, r3
 8005fba:	6839      	ldr	r1, [r7, #0]
 8005fbc:	440b      	add	r3, r1
 8005fbe:	781b      	ldrb	r3, [r3, #0]
 8005fc0:	f3c3 0342 	ubfx	r3, r3, #1, #3
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	b25b      	sxtb	r3, r3
 8005fc8:	f003 0307 	and.w	r3, r3, #7
 8005fcc:	b25b      	sxtb	r3, r3
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	b259      	sxtb	r1, r3
 8005fd2:	7bfb      	ldrb	r3, [r7, #15]
 8005fd4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005fd8:	fb02 f303 	mul.w	r3, r2, r3
 8005fdc:	683a      	ldr	r2, [r7, #0]
 8005fde:	4413      	add	r3, r2
 8005fe0:	b2ca      	uxtb	r2, r1
 8005fe2:	f883 2127 	strb.w	r2, [r3, #295]	@ 0x127
    ic[curr_ic].configa.tx_data[1] = (ic[curr_ic].tx_cfga.flag_d & 0xFF);
 8005fe6:	7bfb      	ldrb	r3, [r7, #15]
 8005fe8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8005fec:	fb02 f303 	mul.w	r3, r2, r3
 8005ff0:	683a      	ldr	r2, [r7, #0]
 8005ff2:	441a      	add	r2, r3
 8005ff4:	7bfb      	ldrb	r3, [r7, #15]
 8005ff6:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8005ffa:	fb01 f303 	mul.w	r3, r1, r3
 8005ffe:	6839      	ldr	r1, [r7, #0]
 8006000:	440b      	add	r3, r1
 8006002:	7852      	ldrb	r2, [r2, #1]
 8006004:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
    ic[curr_ic].configa.tx_data[2] = (((ic[curr_ic].tx_cfga.soakon & 0x01) << 7) | ((ic[curr_ic].tx_cfga.owrng & 0x01) << 6) | ((ic[curr_ic].tx_cfga.owa & 0x07) << 3));
 8006008:	7bfb      	ldrb	r3, [r7, #15]
 800600a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800600e:	fb02 f303 	mul.w	r3, r2, r3
 8006012:	683a      	ldr	r2, [r7, #0]
 8006014:	4413      	add	r3, r2
 8006016:	789b      	ldrb	r3, [r3, #2]
 8006018:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800601c:	b2db      	uxtb	r3, r3
 800601e:	b25b      	sxtb	r3, r3
 8006020:	01db      	lsls	r3, r3, #7
 8006022:	b25a      	sxtb	r2, r3
 8006024:	7bfb      	ldrb	r3, [r7, #15]
 8006026:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800602a:	fb01 f303 	mul.w	r3, r1, r3
 800602e:	6839      	ldr	r1, [r7, #0]
 8006030:	440b      	add	r3, r1
 8006032:	789b      	ldrb	r3, [r3, #2]
 8006034:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006038:	b2db      	uxtb	r3, r3
 800603a:	b25b      	sxtb	r3, r3
 800603c:	019b      	lsls	r3, r3, #6
 800603e:	b25b      	sxtb	r3, r3
 8006040:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006044:	b25b      	sxtb	r3, r3
 8006046:	4313      	orrs	r3, r2
 8006048:	b25a      	sxtb	r2, r3
 800604a:	7bfb      	ldrb	r3, [r7, #15]
 800604c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006050:	fb01 f303 	mul.w	r3, r1, r3
 8006054:	6839      	ldr	r1, [r7, #0]
 8006056:	440b      	add	r3, r1
 8006058:	789b      	ldrb	r3, [r3, #2]
 800605a:	f3c3 0382 	ubfx	r3, r3, #2, #3
 800605e:	b2db      	uxtb	r3, r3
 8006060:	b25b      	sxtb	r3, r3
 8006062:	00db      	lsls	r3, r3, #3
 8006064:	b25b      	sxtb	r3, r3
 8006066:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800606a:	b25b      	sxtb	r3, r3
 800606c:	4313      	orrs	r3, r2
 800606e:	b259      	sxtb	r1, r3
 8006070:	7bfb      	ldrb	r3, [r7, #15]
 8006072:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006076:	fb02 f303 	mul.w	r3, r2, r3
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	4413      	add	r3, r2
 800607e:	b2ca      	uxtb	r2, r1
 8006080:	f883 2129 	strb.w	r2, [r3, #297]	@ 0x129
    ic[curr_ic].configa.tx_data[3] = ((ic[curr_ic].tx_cfga.gpo & 0x00FF));
 8006084:	7bfb      	ldrb	r3, [r7, #15]
 8006086:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800608a:	fb02 f303 	mul.w	r3, r2, r3
 800608e:	683a      	ldr	r2, [r7, #0]
 8006090:	4413      	add	r3, r2
 8006092:	885b      	ldrh	r3, [r3, #2]
 8006094:	f3c3 1349 	ubfx	r3, r3, #5, #10
 8006098:	b299      	uxth	r1, r3
 800609a:	7bfb      	ldrb	r3, [r7, #15]
 800609c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80060a0:	fb02 f303 	mul.w	r3, r2, r3
 80060a4:	683a      	ldr	r2, [r7, #0]
 80060a6:	4413      	add	r3, r2
 80060a8:	b2ca      	uxtb	r2, r1
 80060aa:	f883 212a 	strb.w	r2, [r3, #298]	@ 0x12a
    ic[curr_ic].configa.tx_data[4] = ((ic[curr_ic].tx_cfga.gpo & 0x0300)>>8);
 80060ae:	7bfb      	ldrb	r3, [r7, #15]
 80060b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80060b4:	fb02 f303 	mul.w	r3, r2, r3
 80060b8:	683a      	ldr	r2, [r7, #0]
 80060ba:	4413      	add	r3, r2
 80060bc:	885b      	ldrh	r3, [r3, #2]
 80060be:	f3c3 1349 	ubfx	r3, r3, #5, #10
 80060c2:	b29b      	uxth	r3, r3
 80060c4:	121b      	asrs	r3, r3, #8
 80060c6:	b2da      	uxtb	r2, r3
 80060c8:	7bfb      	ldrb	r3, [r7, #15]
 80060ca:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80060ce:	fb01 f303 	mul.w	r3, r1, r3
 80060d2:	6839      	ldr	r1, [r7, #0]
 80060d4:	440b      	add	r3, r1
 80060d6:	f002 0203 	and.w	r2, r2, #3
 80060da:	b2d2      	uxtb	r2, r2
 80060dc:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b
    ic[curr_ic].configa.tx_data[5] = (((ic[curr_ic].tx_cfga.snap & 0x01) << 5) | ((ic[curr_ic].tx_cfga.mute_st & 0x01) << 4) | ((ic[curr_ic].tx_cfga.comm_bk & 0x01) << 3) | (ic[curr_ic].tx_cfga.fc & 0x07));
 80060e0:	7bfb      	ldrb	r3, [r7, #15]
 80060e2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80060e6:	fb02 f303 	mul.w	r3, r2, r3
 80060ea:	683a      	ldr	r2, [r7, #0]
 80060ec:	4413      	add	r3, r2
 80060ee:	78db      	ldrb	r3, [r3, #3]
 80060f0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	b25b      	sxtb	r3, r3
 80060f8:	015b      	lsls	r3, r3, #5
 80060fa:	b25b      	sxtb	r3, r3
 80060fc:	f003 0320 	and.w	r3, r3, #32
 8006100:	b25a      	sxtb	r2, r3
 8006102:	7bfb      	ldrb	r3, [r7, #15]
 8006104:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006108:	fb01 f303 	mul.w	r3, r1, r3
 800610c:	6839      	ldr	r1, [r7, #0]
 800610e:	440b      	add	r3, r1
 8006110:	791b      	ldrb	r3, [r3, #4]
 8006112:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006116:	b2db      	uxtb	r3, r3
 8006118:	b25b      	sxtb	r3, r3
 800611a:	011b      	lsls	r3, r3, #4
 800611c:	b25b      	sxtb	r3, r3
 800611e:	f003 0310 	and.w	r3, r3, #16
 8006122:	b25b      	sxtb	r3, r3
 8006124:	4313      	orrs	r3, r2
 8006126:	b25a      	sxtb	r2, r3
 8006128:	7bfb      	ldrb	r3, [r7, #15]
 800612a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800612e:	fb01 f303 	mul.w	r3, r1, r3
 8006132:	6839      	ldr	r1, [r7, #0]
 8006134:	440b      	add	r3, r1
 8006136:	791b      	ldrb	r3, [r3, #4]
 8006138:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800613c:	b2db      	uxtb	r3, r3
 800613e:	b25b      	sxtb	r3, r3
 8006140:	00db      	lsls	r3, r3, #3
 8006142:	b25b      	sxtb	r3, r3
 8006144:	f003 0308 	and.w	r3, r3, #8
 8006148:	b25b      	sxtb	r3, r3
 800614a:	4313      	orrs	r3, r2
 800614c:	b25a      	sxtb	r2, r3
 800614e:	7bfb      	ldrb	r3, [r7, #15]
 8006150:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006154:	fb01 f303 	mul.w	r3, r1, r3
 8006158:	6839      	ldr	r1, [r7, #0]
 800615a:	440b      	add	r3, r1
 800615c:	791b      	ldrb	r3, [r3, #4]
 800615e:	f3c3 0382 	ubfx	r3, r3, #2, #3
 8006162:	b2db      	uxtb	r3, r3
 8006164:	b25b      	sxtb	r3, r3
 8006166:	f003 0307 	and.w	r3, r3, #7
 800616a:	b25b      	sxtb	r3, r3
 800616c:	4313      	orrs	r3, r2
 800616e:	b259      	sxtb	r1, r3
 8006170:	7bfb      	ldrb	r3, [r7, #15]
 8006172:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006176:	fb02 f303 	mul.w	r3, r2, r3
 800617a:	683a      	ldr	r2, [r7, #0]
 800617c:	4413      	add	r3, r2
 800617e:	b2ca      	uxtb	r2, r1
 8006180:	f883 212c 	strb.w	r2, [r3, #300]	@ 0x12c
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006184:	7bfb      	ldrb	r3, [r7, #15]
 8006186:	3301      	adds	r3, #1
 8006188:	73fb      	strb	r3, [r7, #15]
 800618a:	7bfa      	ldrb	r2, [r7, #15]
 800618c:	79fb      	ldrb	r3, [r7, #7]
 800618e:	429a      	cmp	r2, r3
 8006190:	f4ff af00 	bcc.w	8005f94 <adBms6830CreateConfiga+0x12>
  }
}
 8006194:	bf00      	nop
 8006196:	bf00      	nop
 8006198:	3714      	adds	r7, #20
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr

080061a2 <adBms6830CreateConfigb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateConfigb(uint8_t tIC, cell_asic *ic)
{
 80061a2:	b480      	push	{r7}
 80061a4:	b085      	sub	sp, #20
 80061a6:	af00      	add	r7, sp, #0
 80061a8:	4603      	mov	r3, r0
 80061aa:	6039      	str	r1, [r7, #0]
 80061ac:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80061ae:	2300      	movs	r3, #0
 80061b0:	73fb      	strb	r3, [r7, #15]
 80061b2:	e0ac      	b.n	800630e <adBms6830CreateConfigb+0x16c>
  {
    ic[curr_ic].configb.tx_data[0] = ((ic[curr_ic].tx_cfgb.vuv ));
 80061b4:	7bfb      	ldrb	r3, [r7, #15]
 80061b6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80061ba:	fb02 f303 	mul.w	r3, r2, r3
 80061be:	683a      	ldr	r2, [r7, #0]
 80061c0:	4413      	add	r3, r2
 80061c2:	8999      	ldrh	r1, [r3, #12]
 80061c4:	7bfb      	ldrb	r3, [r7, #15]
 80061c6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80061ca:	fb02 f303 	mul.w	r3, r2, r3
 80061ce:	683a      	ldr	r2, [r7, #0]
 80061d0:	4413      	add	r3, r2
 80061d2:	b2ca      	uxtb	r2, r1
 80061d4:	f883 2135 	strb.w	r2, [r3, #309]	@ 0x135
    ic[curr_ic].configb.tx_data[1] = (((ic[curr_ic].tx_cfgb.vov & 0x000F) << 4) | ((ic[curr_ic].tx_cfgb.vuv ) >> 8));
 80061d8:	7bfb      	ldrb	r3, [r7, #15]
 80061da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80061de:	fb02 f303 	mul.w	r3, r2, r3
 80061e2:	683a      	ldr	r2, [r7, #0]
 80061e4:	4413      	add	r3, r2
 80061e6:	89db      	ldrh	r3, [r3, #14]
 80061e8:	b25b      	sxtb	r3, r3
 80061ea:	011b      	lsls	r3, r3, #4
 80061ec:	b25a      	sxtb	r2, r3
 80061ee:	7bfb      	ldrb	r3, [r7, #15]
 80061f0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80061f4:	fb01 f303 	mul.w	r3, r1, r3
 80061f8:	6839      	ldr	r1, [r7, #0]
 80061fa:	440b      	add	r3, r1
 80061fc:	899b      	ldrh	r3, [r3, #12]
 80061fe:	0a1b      	lsrs	r3, r3, #8
 8006200:	b29b      	uxth	r3, r3
 8006202:	b25b      	sxtb	r3, r3
 8006204:	4313      	orrs	r3, r2
 8006206:	b259      	sxtb	r1, r3
 8006208:	7bfb      	ldrb	r3, [r7, #15]
 800620a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800620e:	fb02 f303 	mul.w	r3, r2, r3
 8006212:	683a      	ldr	r2, [r7, #0]
 8006214:	4413      	add	r3, r2
 8006216:	b2ca      	uxtb	r2, r1
 8006218:	f883 2136 	strb.w	r2, [r3, #310]	@ 0x136
    ic[curr_ic].configb.tx_data[2] = ((ic[curr_ic].tx_cfgb.vov >>4)&0x0FF);
 800621c:	7bfb      	ldrb	r3, [r7, #15]
 800621e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006222:	fb02 f303 	mul.w	r3, r2, r3
 8006226:	683a      	ldr	r2, [r7, #0]
 8006228:	4413      	add	r3, r2
 800622a:	89db      	ldrh	r3, [r3, #14]
 800622c:	091b      	lsrs	r3, r3, #4
 800622e:	b299      	uxth	r1, r3
 8006230:	7bfb      	ldrb	r3, [r7, #15]
 8006232:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006236:	fb02 f303 	mul.w	r3, r2, r3
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	4413      	add	r3, r2
 800623e:	b2ca      	uxtb	r2, r1
 8006240:	f883 2137 	strb.w	r2, [r3, #311]	@ 0x137
    ic[curr_ic].configb.tx_data[3] = (((ic[curr_ic].tx_cfgb.dtmen & 0x01) << 7) | ((ic[curr_ic].tx_cfgb.dtrng & 0x01) << 6) | ((ic[curr_ic].tx_cfgb.dcto & 0x3F) << 0));
 8006244:	7bfb      	ldrb	r3, [r7, #15]
 8006246:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800624a:	fb02 f303 	mul.w	r3, r2, r3
 800624e:	683a      	ldr	r2, [r7, #0]
 8006250:	4413      	add	r3, r2
 8006252:	7c1b      	ldrb	r3, [r3, #16]
 8006254:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006258:	b2db      	uxtb	r3, r3
 800625a:	b25b      	sxtb	r3, r3
 800625c:	01db      	lsls	r3, r3, #7
 800625e:	b25a      	sxtb	r2, r3
 8006260:	7bfb      	ldrb	r3, [r7, #15]
 8006262:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006266:	fb01 f303 	mul.w	r3, r1, r3
 800626a:	6839      	ldr	r1, [r7, #0]
 800626c:	440b      	add	r3, r1
 800626e:	7c1b      	ldrb	r3, [r3, #16]
 8006270:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006274:	b2db      	uxtb	r3, r3
 8006276:	b25b      	sxtb	r3, r3
 8006278:	019b      	lsls	r3, r3, #6
 800627a:	b25b      	sxtb	r3, r3
 800627c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006280:	b25b      	sxtb	r3, r3
 8006282:	4313      	orrs	r3, r2
 8006284:	b25a      	sxtb	r2, r3
 8006286:	7bfb      	ldrb	r3, [r7, #15]
 8006288:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800628c:	fb01 f303 	mul.w	r3, r1, r3
 8006290:	6839      	ldr	r1, [r7, #0]
 8006292:	440b      	add	r3, r1
 8006294:	7c1b      	ldrb	r3, [r3, #16]
 8006296:	f3c3 0385 	ubfx	r3, r3, #2, #6
 800629a:	b2db      	uxtb	r3, r3
 800629c:	b25b      	sxtb	r3, r3
 800629e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80062a2:	b25b      	sxtb	r3, r3
 80062a4:	4313      	orrs	r3, r2
 80062a6:	b259      	sxtb	r1, r3
 80062a8:	7bfb      	ldrb	r3, [r7, #15]
 80062aa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80062ae:	fb02 f303 	mul.w	r3, r2, r3
 80062b2:	683a      	ldr	r2, [r7, #0]
 80062b4:	4413      	add	r3, r2
 80062b6:	b2ca      	uxtb	r2, r1
 80062b8:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    ic[curr_ic].configb.tx_data[4] = ((ic[curr_ic].tx_cfgb.dcc & 0xFF));
 80062bc:	7bfb      	ldrb	r3, [r7, #15]
 80062be:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80062c2:	fb02 f303 	mul.w	r3, r2, r3
 80062c6:	683a      	ldr	r2, [r7, #0]
 80062c8:	4413      	add	r3, r2
 80062ca:	8a59      	ldrh	r1, [r3, #18]
 80062cc:	7bfb      	ldrb	r3, [r7, #15]
 80062ce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80062d2:	fb02 f303 	mul.w	r3, r2, r3
 80062d6:	683a      	ldr	r2, [r7, #0]
 80062d8:	4413      	add	r3, r2
 80062da:	b2ca      	uxtb	r2, r1
 80062dc:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    ic[curr_ic].configb.tx_data[5] = ((ic[curr_ic].tx_cfgb.dcc >>8 ));
 80062e0:	7bfb      	ldrb	r3, [r7, #15]
 80062e2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80062e6:	fb02 f303 	mul.w	r3, r2, r3
 80062ea:	683a      	ldr	r2, [r7, #0]
 80062ec:	4413      	add	r3, r2
 80062ee:	8a5b      	ldrh	r3, [r3, #18]
 80062f0:	0a1b      	lsrs	r3, r3, #8
 80062f2:	b299      	uxth	r1, r3
 80062f4:	7bfb      	ldrb	r3, [r7, #15]
 80062f6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80062fa:	fb02 f303 	mul.w	r3, r2, r3
 80062fe:	683a      	ldr	r2, [r7, #0]
 8006300:	4413      	add	r3, r2
 8006302:	b2ca      	uxtb	r2, r1
 8006304:	f883 213a 	strb.w	r2, [r3, #314]	@ 0x13a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006308:	7bfb      	ldrb	r3, [r7, #15]
 800630a:	3301      	adds	r3, #1
 800630c:	73fb      	strb	r3, [r7, #15]
 800630e:	7bfa      	ldrb	r2, [r7, #15]
 8006310:	79fb      	ldrb	r3, [r7, #7]
 8006312:	429a      	cmp	r2, r3
 8006314:	f4ff af4e 	bcc.w	80061b4 <adBms6830CreateConfigb+0x12>
  }
}
 8006318:	bf00      	nop
 800631a:	bf00      	nop
 800631c:	3714      	adds	r7, #20
 800631e:	46bd      	mov	sp, r7
 8006320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006324:	4770      	bx	lr

08006326 <adBms6830CreateConfigc>:

void adBms6830CreateConfigc(uint8_t tIC, cell_asic *ic)
{
 8006326:	b480      	push	{r7}
 8006328:	b085      	sub	sp, #20
 800632a:	af00      	add	r7, sp, #0
 800632c:	4603      	mov	r3, r0
 800632e:	6039      	str	r1, [r7, #0]
 8006330:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006332:	2300      	movs	r3, #0
 8006334:	73fb      	strb	r3, [r7, #15]
 8006336:	e05b      	b.n	80063f0 <adBms6830CreateConfigc+0xca>
  {
    /* Byte 0 and 1: 16-bit Cell Enable Mask */
    ic[curr_ic].configc.tx_data[0] = (ic[curr_ic].tx_cfgc.cell_en & 0x00FF);
 8006338:	7bfb      	ldrb	r3, [r7, #15]
 800633a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800633e:	fb02 f303 	mul.w	r3, r2, r3
 8006342:	683a      	ldr	r2, [r7, #0]
 8006344:	4413      	add	r3, r2
 8006346:	8b99      	ldrh	r1, [r3, #28]
 8006348:	7bfb      	ldrb	r3, [r7, #15]
 800634a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800634e:	fb02 f303 	mul.w	r3, r2, r3
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	4413      	add	r3, r2
 8006356:	b2ca      	uxtb	r2, r1
 8006358:	f883 2143 	strb.w	r2, [r3, #323]	@ 0x143
    ic[curr_ic].configc.tx_data[1] = ((ic[curr_ic].tx_cfgc.cell_en & 0xFF00) >> 8);
 800635c:	7bfb      	ldrb	r3, [r7, #15]
 800635e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006362:	fb02 f303 	mul.w	r3, r2, r3
 8006366:	683a      	ldr	r2, [r7, #0]
 8006368:	4413      	add	r3, r2
 800636a:	8b9b      	ldrh	r3, [r3, #28]
 800636c:	0a1b      	lsrs	r3, r3, #8
 800636e:	b299      	uxth	r1, r3
 8006370:	7bfb      	ldrb	r3, [r7, #15]
 8006372:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006376:	fb02 f303 	mul.w	r3, r2, r3
 800637a:	683a      	ldr	r2, [r7, #0]
 800637c:	4413      	add	r3, r2
 800637e:	b2ca      	uxtb	r2, r1
 8006380:	f883 2144 	strb.w	r2, [r3, #324]	@ 0x144

    /* Byte 2: Filter Configuration [2:0] */
    ic[curr_ic].configc.tx_data[2] = (ic[curr_ic].tx_cfgc.fc & 0x07);
 8006384:	7bfb      	ldrb	r3, [r7, #15]
 8006386:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800638a:	fb02 f303 	mul.w	r3, r2, r3
 800638e:	683a      	ldr	r2, [r7, #0]
 8006390:	4413      	add	r3, r2
 8006392:	7f9b      	ldrb	r3, [r3, #30]
 8006394:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8006398:	b2d9      	uxtb	r1, r3
 800639a:	7bfb      	ldrb	r3, [r7, #15]
 800639c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80063a0:	fb02 f303 	mul.w	r3, r2, r3
 80063a4:	683a      	ldr	r2, [r7, #0]
 80063a6:	4413      	add	r3, r2
 80063a8:	460a      	mov	r2, r1
 80063aa:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145

    /* Bytes 3-5: Reserved (Set to 0 for safety) */
    ic[curr_ic].configc.tx_data[3] = 0x00;
 80063ae:	7bfb      	ldrb	r3, [r7, #15]
 80063b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80063b4:	fb02 f303 	mul.w	r3, r2, r3
 80063b8:	683a      	ldr	r2, [r7, #0]
 80063ba:	4413      	add	r3, r2
 80063bc:	2200      	movs	r2, #0
 80063be:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    ic[curr_ic].configc.tx_data[4] = 0x00;
 80063c2:	7bfb      	ldrb	r3, [r7, #15]
 80063c4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80063c8:	fb02 f303 	mul.w	r3, r2, r3
 80063cc:	683a      	ldr	r2, [r7, #0]
 80063ce:	4413      	add	r3, r2
 80063d0:	2200      	movs	r2, #0
 80063d2:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147
    ic[curr_ic].configc.tx_data[5] = 0x00;
 80063d6:	7bfb      	ldrb	r3, [r7, #15]
 80063d8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80063dc:	fb02 f303 	mul.w	r3, r2, r3
 80063e0:	683a      	ldr	r2, [r7, #0]
 80063e2:	4413      	add	r3, r2
 80063e4:	2200      	movs	r2, #0
 80063e6:	f883 2148 	strb.w	r2, [r3, #328]	@ 0x148
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80063ea:	7bfb      	ldrb	r3, [r7, #15]
 80063ec:	3301      	adds	r3, #1
 80063ee:	73fb      	strb	r3, [r7, #15]
 80063f0:	7bfa      	ldrb	r2, [r7, #15]
 80063f2:	79fb      	ldrb	r3, [r7, #7]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d39f      	bcc.n	8006338 <adBms6830CreateConfigc+0x12>
  }
}
 80063f8:	bf00      	nop
 80063fa:	bf00      	nop
 80063fc:	3714      	adds	r7, #20
 80063fe:	46bd      	mov	sp, r7
 8006400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006404:	4770      	bx	lr

08006406 <adBms6830CreateClrflagData>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateClrflagData(uint8_t tIC, cell_asic *ic)
{
 8006406:	b480      	push	{r7}
 8006408:	b085      	sub	sp, #20
 800640a:	af00      	add	r7, sp, #0
 800640c:	4603      	mov	r3, r0
 800640e:	6039      	str	r1, [r7, #0]
 8006410:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006412:	2300      	movs	r3, #0
 8006414:	73fb      	strb	r3, [r7, #15]
 8006416:	e147      	b.n	80066a8 <adBms6830CreateClrflagData+0x2a2>
  {
    ic[curr_ic].clrflag.tx_data[0] = (ic[curr_ic].clflag.cl_csflt & 0x00FF);
 8006418:	7bfb      	ldrb	r3, [r7, #15]
 800641a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800641e:	fb02 f303 	mul.w	r3, r2, r3
 8006422:	683a      	ldr	r2, [r7, #0]
 8006424:	4413      	add	r3, r2
 8006426:	8c99      	ldrh	r1, [r3, #36]	@ 0x24
 8006428:	7bfb      	ldrb	r3, [r7, #15]
 800642a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800642e:	fb02 f303 	mul.w	r3, r2, r3
 8006432:	683a      	ldr	r2, [r7, #0]
 8006434:	4413      	add	r3, r2
 8006436:	b2ca      	uxtb	r2, r1
 8006438:	f883 2151 	strb.w	r2, [r3, #337]	@ 0x151
    ic[curr_ic].clrflag.tx_data[1] = ((ic[curr_ic].clflag.cl_csflt & 0xFF00) >> 8);
 800643c:	7bfb      	ldrb	r3, [r7, #15]
 800643e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006442:	fb02 f303 	mul.w	r3, r2, r3
 8006446:	683a      	ldr	r2, [r7, #0]
 8006448:	4413      	add	r3, r2
 800644a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800644c:	0a1b      	lsrs	r3, r3, #8
 800644e:	b299      	uxth	r1, r3
 8006450:	7bfb      	ldrb	r3, [r7, #15]
 8006452:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006456:	fb02 f303 	mul.w	r3, r2, r3
 800645a:	683a      	ldr	r2, [r7, #0]
 800645c:	4413      	add	r3, r2
 800645e:	b2ca      	uxtb	r2, r1
 8006460:	f883 2152 	strb.w	r2, [r3, #338]	@ 0x152
    ic[curr_ic].clrflag.tx_data[2] = 0x00;
 8006464:	7bfb      	ldrb	r3, [r7, #15]
 8006466:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800646a:	fb02 f303 	mul.w	r3, r2, r3
 800646e:	683a      	ldr	r2, [r7, #0]
 8006470:	4413      	add	r3, r2
 8006472:	2200      	movs	r2, #0
 8006474:	f883 2153 	strb.w	r2, [r3, #339]	@ 0x153
    ic[curr_ic].clrflag.tx_data[3] = 0x00;
 8006478:	7bfb      	ldrb	r3, [r7, #15]
 800647a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800647e:	fb02 f303 	mul.w	r3, r2, r3
 8006482:	683a      	ldr	r2, [r7, #0]
 8006484:	4413      	add	r3, r2
 8006486:	2200      	movs	r2, #0
 8006488:	f883 2154 	strb.w	r2, [r3, #340]	@ 0x154
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 800648c:	7bfb      	ldrb	r3, [r7, #15]
 800648e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006492:	fb02 f303 	mul.w	r3, r2, r3
 8006496:	683a      	ldr	r2, [r7, #0]
 8006498:	4413      	add	r3, r2
 800649a:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 800649e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80064a2:	b2db      	uxtb	r3, r3
 80064a4:	b25b      	sxtb	r3, r3
 80064a6:	01db      	lsls	r3, r3, #7
 80064a8:	b25a      	sxtb	r2, r3
 80064aa:	7bfb      	ldrb	r3, [r7, #15]
 80064ac:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80064b0:	fb01 f303 	mul.w	r3, r1, r3
 80064b4:	6839      	ldr	r1, [r7, #0]
 80064b6:	440b      	add	r3, r1
 80064b8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80064bc:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80064c0:	b2db      	uxtb	r3, r3
 80064c2:	b25b      	sxtb	r3, r3
 80064c4:	019b      	lsls	r3, r3, #6
 80064c6:	b25b      	sxtb	r3, r3
 80064c8:	4313      	orrs	r3, r2
 80064ca:	b25a      	sxtb	r2, r3
 80064cc:	7bfb      	ldrb	r3, [r7, #15]
 80064ce:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80064d2:	fb01 f303 	mul.w	r3, r1, r3
 80064d6:	6839      	ldr	r1, [r7, #0]
 80064d8:	440b      	add	r3, r1
 80064da:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 80064de:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80064e2:	b2db      	uxtb	r3, r3
 80064e4:	b25b      	sxtb	r3, r3
 80064e6:	015b      	lsls	r3, r3, #5
 80064e8:	b25b      	sxtb	r3, r3
 80064ea:	4313      	orrs	r3, r2
 80064ec:	b25a      	sxtb	r2, r3
 80064ee:	7bfb      	ldrb	r3, [r7, #15]
 80064f0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80064f4:	fb01 f303 	mul.w	r3, r1, r3
 80064f8:	6839      	ldr	r1, [r7, #0]
 80064fa:	440b      	add	r3, r1
 80064fc:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006500:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006504:	b2db      	uxtb	r3, r3
 8006506:	b25b      	sxtb	r3, r3
 8006508:	011b      	lsls	r3, r3, #4
 800650a:	b25b      	sxtb	r3, r3
 800650c:	4313      	orrs	r3, r2
 800650e:	b25a      	sxtb	r2, r3
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 8006510:	7bfb      	ldrb	r3, [r7, #15]
 8006512:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006516:	fb01 f303 	mul.w	r3, r1, r3
 800651a:	6839      	ldr	r1, [r7, #0]
 800651c:	440b      	add	r3, r1
 800651e:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006522:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006526:	b2db      	uxtb	r3, r3
 8006528:	b25b      	sxtb	r3, r3
 800652a:	00db      	lsls	r3, r3, #3
 800652c:	b25b      	sxtb	r3, r3
 800652e:	4313      	orrs	r3, r2
 8006530:	b25a      	sxtb	r2, r3
 8006532:	7bfb      	ldrb	r3, [r7, #15]
 8006534:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006538:	fb01 f303 	mul.w	r3, r1, r3
 800653c:	6839      	ldr	r1, [r7, #0]
 800653e:	440b      	add	r3, r1
 8006540:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006544:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006548:	b2db      	uxtb	r3, r3
 800654a:	b25b      	sxtb	r3, r3
 800654c:	009b      	lsls	r3, r3, #2
 800654e:	b25b      	sxtb	r3, r3
 8006550:	4313      	orrs	r3, r2
 8006552:	b25a      	sxtb	r2, r3
 8006554:	7bfb      	ldrb	r3, [r7, #15]
 8006556:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800655a:	fb01 f303 	mul.w	r3, r1, r3
 800655e:	6839      	ldr	r1, [r7, #0]
 8006560:	440b      	add	r3, r1
 8006562:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006566:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800656a:	b2db      	uxtb	r3, r3
 800656c:	b25b      	sxtb	r3, r3
 800656e:	005b      	lsls	r3, r3, #1
 8006570:	b25b      	sxtb	r3, r3
 8006572:	4313      	orrs	r3, r2
 8006574:	b25a      	sxtb	r2, r3
 8006576:	7bfb      	ldrb	r3, [r7, #15]
 8006578:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800657c:	fb01 f303 	mul.w	r3, r1, r3
 8006580:	6839      	ldr	r1, [r7, #0]
 8006582:	440b      	add	r3, r1
 8006584:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8006588:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800658c:	b2db      	uxtb	r3, r3
 800658e:	b25b      	sxtb	r3, r3
 8006590:	4313      	orrs	r3, r2
 8006592:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 8006594:	7bfb      	ldrb	r3, [r7, #15]
 8006596:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800659a:	fb02 f303 	mul.w	r3, r2, r3
 800659e:	683a      	ldr	r2, [r7, #0]
 80065a0:	4413      	add	r3, r2
                                      |(ic[curr_ic].clflag.cl_ced << 3)| (ic[curr_ic].clflag.cl_cmed << 2) | (ic[curr_ic].clflag.cl_sed << 1) | (ic[curr_ic].clflag.cl_smed));
 80065a2:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[4] = ((ic[curr_ic].clflag.cl_vaov << 7) | (ic[curr_ic].clflag.cl_vauv << 6) | (ic[curr_ic].clflag.cl_vdov << 5) | (ic[curr_ic].clflag.cl_vduv << 4)
 80065a4:	f883 2155 	strb.w	r2, [r3, #341]	@ 0x155
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 80065a8:	7bfb      	ldrb	r3, [r7, #15]
 80065aa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80065ae:	fb02 f303 	mul.w	r3, r2, r3
 80065b2:	683a      	ldr	r2, [r7, #0]
 80065b4:	4413      	add	r3, r2
 80065b6:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80065ba:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80065be:	b2db      	uxtb	r3, r3
 80065c0:	b25b      	sxtb	r3, r3
 80065c2:	01db      	lsls	r3, r3, #7
 80065c4:	b25a      	sxtb	r2, r3
 80065c6:	7bfb      	ldrb	r3, [r7, #15]
 80065c8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80065cc:	fb01 f303 	mul.w	r3, r1, r3
 80065d0:	6839      	ldr	r1, [r7, #0]
 80065d2:	440b      	add	r3, r1
 80065d4:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80065d8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80065dc:	b2db      	uxtb	r3, r3
 80065de:	b25b      	sxtb	r3, r3
 80065e0:	019b      	lsls	r3, r3, #6
 80065e2:	b25b      	sxtb	r3, r3
 80065e4:	4313      	orrs	r3, r2
 80065e6:	b25a      	sxtb	r2, r3
 80065e8:	7bfb      	ldrb	r3, [r7, #15]
 80065ea:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80065ee:	fb01 f303 	mul.w	r3, r1, r3
 80065f2:	6839      	ldr	r1, [r7, #0]
 80065f4:	440b      	add	r3, r1
 80065f6:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 80065fa:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80065fe:	b2db      	uxtb	r3, r3
 8006600:	b25b      	sxtb	r3, r3
 8006602:	011b      	lsls	r3, r3, #4
 8006604:	b25b      	sxtb	r3, r3
 8006606:	4313      	orrs	r3, r2
 8006608:	b25a      	sxtb	r2, r3
 800660a:	7bfb      	ldrb	r3, [r7, #15]
 800660c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006610:	fb01 f303 	mul.w	r3, r1, r3
 8006614:	6839      	ldr	r1, [r7, #0]
 8006616:	440b      	add	r3, r1
 8006618:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800661c:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006620:	b2db      	uxtb	r3, r3
 8006622:	b25b      	sxtb	r3, r3
 8006624:	00db      	lsls	r3, r3, #3
 8006626:	b25b      	sxtb	r3, r3
 8006628:	4313      	orrs	r3, r2
 800662a:	b25a      	sxtb	r2, r3
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 800662c:	7bfb      	ldrb	r3, [r7, #15]
 800662e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006632:	fb01 f303 	mul.w	r3, r1, r3
 8006636:	6839      	ldr	r1, [r7, #0]
 8006638:	440b      	add	r3, r1
 800663a:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 800663e:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006642:	b2db      	uxtb	r3, r3
 8006644:	b25b      	sxtb	r3, r3
 8006646:	009b      	lsls	r3, r3, #2
 8006648:	b25b      	sxtb	r3, r3
 800664a:	4313      	orrs	r3, r2
 800664c:	b25a      	sxtb	r2, r3
 800664e:	7bfb      	ldrb	r3, [r7, #15]
 8006650:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006654:	fb01 f303 	mul.w	r3, r1, r3
 8006658:	6839      	ldr	r1, [r7, #0]
 800665a:	440b      	add	r3, r1
 800665c:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8006660:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006664:	b2db      	uxtb	r3, r3
 8006666:	b25b      	sxtb	r3, r3
 8006668:	005b      	lsls	r3, r3, #1
 800666a:	b25b      	sxtb	r3, r3
 800666c:	4313      	orrs	r3, r2
 800666e:	b25a      	sxtb	r2, r3
 8006670:	7bfb      	ldrb	r3, [r7, #15]
 8006672:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006676:	fb01 f303 	mul.w	r3, r1, r3
 800667a:	6839      	ldr	r1, [r7, #0]
 800667c:	440b      	add	r3, r1
 800667e:	f893 3027 	ldrb.w	r3, [r3, #39]	@ 0x27
 8006682:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006686:	b2db      	uxtb	r3, r3
 8006688:	b25b      	sxtb	r3, r3
 800668a:	4313      	orrs	r3, r2
 800668c:	b259      	sxtb	r1, r3
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 800668e:	7bfb      	ldrb	r3, [r7, #15]
 8006690:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006694:	fb02 f303 	mul.w	r3, r2, r3
 8006698:	683a      	ldr	r2, [r7, #0]
 800669a:	4413      	add	r3, r2
                                      | (ic[curr_ic].clflag.cl_thsd << 2) | (ic[curr_ic].clflag.cl_tmode << 1) | (ic[curr_ic].clflag.cl_oscchk));
 800669c:	b2ca      	uxtb	r2, r1
    ic[curr_ic].clrflag.tx_data[5] = ((ic[curr_ic].clflag.cl_vde << 7) | (ic[curr_ic].clflag.cl_vdel << 6) | (ic[curr_ic].clflag.cl_spiflt << 4) |(ic[curr_ic].clflag.cl_sleep << 3)
 800669e:	f883 2156 	strb.w	r2, [r3, #342]	@ 0x156
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80066a2:	7bfb      	ldrb	r3, [r7, #15]
 80066a4:	3301      	adds	r3, #1
 80066a6:	73fb      	strb	r3, [r7, #15]
 80066a8:	7bfa      	ldrb	r2, [r7, #15]
 80066aa:	79fb      	ldrb	r3, [r7, #7]
 80066ac:	429a      	cmp	r2, r3
 80066ae:	f4ff aeb3 	bcc.w	8006418 <adBms6830CreateClrflagData+0x12>
  }
}
 80066b2:	bf00      	nop
 80066b4:	bf00      	nop
 80066b6:	3714      	adds	r7, #20
 80066b8:	46bd      	mov	sp, r7
 80066ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066be:	4770      	bx	lr

080066c0 <adBms6830CreateComm>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreateComm(uint8_t tIC, cell_asic *ic)
{
 80066c0:	b480      	push	{r7}
 80066c2:	b085      	sub	sp, #20
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	4603      	mov	r3, r0
 80066c8:	6039      	str	r1, [r7, #0]
 80066ca:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 80066cc:	2300      	movs	r3, #0
 80066ce:	73fb      	strb	r3, [r7, #15]
 80066d0:	e0a7      	b.n	8006822 <adBms6830CreateComm+0x162>
  {
    ic[curr_ic].com.tx_data[0] = ((ic[curr_ic].comm.icomm[0] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[0]   & 0x0F));
 80066d2:	7bfb      	ldrb	r3, [r7, #15]
 80066d4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80066d8:	fb02 f303 	mul.w	r3, r2, r3
 80066dc:	683a      	ldr	r2, [r7, #0]
 80066de:	4413      	add	r3, r2
 80066e0:	f893 310b 	ldrb.w	r3, [r3, #267]	@ 0x10b
 80066e4:	b25b      	sxtb	r3, r3
 80066e6:	011b      	lsls	r3, r3, #4
 80066e8:	b25a      	sxtb	r2, r3
 80066ea:	7bfb      	ldrb	r3, [r7, #15]
 80066ec:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80066f0:	fb01 f303 	mul.w	r3, r1, r3
 80066f4:	6839      	ldr	r1, [r7, #0]
 80066f6:	440b      	add	r3, r1
 80066f8:	f893 3108 	ldrb.w	r3, [r3, #264]	@ 0x108
 80066fc:	b25b      	sxtb	r3, r3
 80066fe:	f003 030f 	and.w	r3, r3, #15
 8006702:	b25b      	sxtb	r3, r3
 8006704:	4313      	orrs	r3, r2
 8006706:	b259      	sxtb	r1, r3
 8006708:	7bfb      	ldrb	r3, [r7, #15]
 800670a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800670e:	fb02 f303 	mul.w	r3, r2, r3
 8006712:	683a      	ldr	r2, [r7, #0]
 8006714:	4413      	add	r3, r2
 8006716:	b2ca      	uxtb	r2, r1
 8006718:	f883 216d 	strb.w	r2, [r3, #365]	@ 0x16d
    ic[curr_ic].com.tx_data[1] = ((ic[curr_ic].comm.data[0] ));
 800671c:	7bfb      	ldrb	r3, [r7, #15]
 800671e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006722:	fb02 f303 	mul.w	r3, r2, r3
 8006726:	683a      	ldr	r2, [r7, #0]
 8006728:	441a      	add	r2, r3
 800672a:	7bfb      	ldrb	r3, [r7, #15]
 800672c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006730:	fb01 f303 	mul.w	r3, r1, r3
 8006734:	6839      	ldr	r1, [r7, #0]
 8006736:	440b      	add	r3, r1
 8006738:	f892 210e 	ldrb.w	r2, [r2, #270]	@ 0x10e
 800673c:	f883 216e 	strb.w	r2, [r3, #366]	@ 0x16e
    ic[curr_ic].com.tx_data[2] = ((ic[curr_ic].comm.icomm[1] & 0x0F)  << 4 ) | (ic[curr_ic].comm.fcomm[1]   & 0x0F);
 8006740:	7bfb      	ldrb	r3, [r7, #15]
 8006742:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006746:	fb02 f303 	mul.w	r3, r2, r3
 800674a:	683a      	ldr	r2, [r7, #0]
 800674c:	4413      	add	r3, r2
 800674e:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8006752:	b25b      	sxtb	r3, r3
 8006754:	011b      	lsls	r3, r3, #4
 8006756:	b25a      	sxtb	r2, r3
 8006758:	7bfb      	ldrb	r3, [r7, #15]
 800675a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800675e:	fb01 f303 	mul.w	r3, r1, r3
 8006762:	6839      	ldr	r1, [r7, #0]
 8006764:	440b      	add	r3, r1
 8006766:	f893 3109 	ldrb.w	r3, [r3, #265]	@ 0x109
 800676a:	b25b      	sxtb	r3, r3
 800676c:	f003 030f 	and.w	r3, r3, #15
 8006770:	b25b      	sxtb	r3, r3
 8006772:	4313      	orrs	r3, r2
 8006774:	b259      	sxtb	r1, r3
 8006776:	7bfb      	ldrb	r3, [r7, #15]
 8006778:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800677c:	fb02 f303 	mul.w	r3, r2, r3
 8006780:	683a      	ldr	r2, [r7, #0]
 8006782:	4413      	add	r3, r2
 8006784:	b2ca      	uxtb	r2, r1
 8006786:	f883 216f 	strb.w	r2, [r3, #367]	@ 0x16f
    ic[curr_ic].com.tx_data[3] = ((ic[curr_ic].comm.data[1]));
 800678a:	7bfb      	ldrb	r3, [r7, #15]
 800678c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006790:	fb02 f303 	mul.w	r3, r2, r3
 8006794:	683a      	ldr	r2, [r7, #0]
 8006796:	441a      	add	r2, r3
 8006798:	7bfb      	ldrb	r3, [r7, #15]
 800679a:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800679e:	fb01 f303 	mul.w	r3, r1, r3
 80067a2:	6839      	ldr	r1, [r7, #0]
 80067a4:	440b      	add	r3, r1
 80067a6:	f892 210f 	ldrb.w	r2, [r2, #271]	@ 0x10f
 80067aa:	f883 2170 	strb.w	r2, [r3, #368]	@ 0x170
    ic[curr_ic].com.tx_data[4] = ((ic[curr_ic].comm.icomm[2] & 0x0F)  << 4  | (ic[curr_ic].comm.fcomm[2]   & 0x0F));
 80067ae:	7bfb      	ldrb	r3, [r7, #15]
 80067b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80067b4:	fb02 f303 	mul.w	r3, r2, r3
 80067b8:	683a      	ldr	r2, [r7, #0]
 80067ba:	4413      	add	r3, r2
 80067bc:	f893 310d 	ldrb.w	r3, [r3, #269]	@ 0x10d
 80067c0:	b25b      	sxtb	r3, r3
 80067c2:	011b      	lsls	r3, r3, #4
 80067c4:	b25a      	sxtb	r2, r3
 80067c6:	7bfb      	ldrb	r3, [r7, #15]
 80067c8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80067cc:	fb01 f303 	mul.w	r3, r1, r3
 80067d0:	6839      	ldr	r1, [r7, #0]
 80067d2:	440b      	add	r3, r1
 80067d4:	f893 310a 	ldrb.w	r3, [r3, #266]	@ 0x10a
 80067d8:	b25b      	sxtb	r3, r3
 80067da:	f003 030f 	and.w	r3, r3, #15
 80067de:	b25b      	sxtb	r3, r3
 80067e0:	4313      	orrs	r3, r2
 80067e2:	b259      	sxtb	r1, r3
 80067e4:	7bfb      	ldrb	r3, [r7, #15]
 80067e6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80067ea:	fb02 f303 	mul.w	r3, r2, r3
 80067ee:	683a      	ldr	r2, [r7, #0]
 80067f0:	4413      	add	r3, r2
 80067f2:	b2ca      	uxtb	r2, r1
 80067f4:	f883 2171 	strb.w	r2, [r3, #369]	@ 0x171
    ic[curr_ic].com.tx_data[5] = ((ic[curr_ic].comm.data[2]));
 80067f8:	7bfb      	ldrb	r3, [r7, #15]
 80067fa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80067fe:	fb02 f303 	mul.w	r3, r2, r3
 8006802:	683a      	ldr	r2, [r7, #0]
 8006804:	441a      	add	r2, r3
 8006806:	7bfb      	ldrb	r3, [r7, #15]
 8006808:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800680c:	fb01 f303 	mul.w	r3, r1, r3
 8006810:	6839      	ldr	r1, [r7, #0]
 8006812:	440b      	add	r3, r1
 8006814:	f892 2110 	ldrb.w	r2, [r2, #272]	@ 0x110
 8006818:	f883 2172 	strb.w	r2, [r3, #370]	@ 0x172
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 800681c:	7bfb      	ldrb	r3, [r7, #15]
 800681e:	3301      	adds	r3, #1
 8006820:	73fb      	strb	r3, [r7, #15]
 8006822:	7bfa      	ldrb	r2, [r7, #15]
 8006824:	79fb      	ldrb	r3, [r7, #7]
 8006826:	429a      	cmp	r2, r3
 8006828:	f4ff af53 	bcc.w	80066d2 <adBms6830CreateComm+0x12>
  }
}
 800682c:	bf00      	nop
 800682e:	bf00      	nop
 8006830:	3714      	adds	r7, #20
 8006832:	46bd      	mov	sp, r7
 8006834:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006838:	4770      	bx	lr

0800683a <adBms6830CreatePwma>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwma(uint8_t tIC, cell_asic *ic)
{
 800683a:	b480      	push	{r7}
 800683c:	b085      	sub	sp, #20
 800683e:	af00      	add	r7, sp, #0
 8006840:	4603      	mov	r3, r0
 8006842:	6039      	str	r1, [r7, #0]
 8006844:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006846:	2300      	movs	r3, #0
 8006848:	73fb      	strb	r3, [r7, #15]
 800684a:	e0e0      	b.n	8006a0e <adBms6830CreatePwma+0x1d4>
  {
    ic[curr_ic].pwma.tx_data[0] = ((ic[curr_ic].PwmA.pwma[1] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[0] & 0x0F));
 800684c:	7bfb      	ldrb	r3, [r7, #15]
 800684e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006852:	fb02 f303 	mul.w	r3, r2, r3
 8006856:	683a      	ldr	r2, [r7, #0]
 8006858:	4413      	add	r3, r2
 800685a:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 800685e:	b25b      	sxtb	r3, r3
 8006860:	011b      	lsls	r3, r3, #4
 8006862:	b25a      	sxtb	r2, r3
 8006864:	7bfb      	ldrb	r3, [r7, #15]
 8006866:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 800686a:	fb01 f303 	mul.w	r3, r1, r3
 800686e:	6839      	ldr	r1, [r7, #0]
 8006870:	440b      	add	r3, r1
 8006872:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8006876:	b25b      	sxtb	r3, r3
 8006878:	f003 030f 	and.w	r3, r3, #15
 800687c:	b25b      	sxtb	r3, r3
 800687e:	4313      	orrs	r3, r2
 8006880:	b259      	sxtb	r1, r3
 8006882:	7bfb      	ldrb	r3, [r7, #15]
 8006884:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006888:	fb02 f303 	mul.w	r3, r2, r3
 800688c:	683a      	ldr	r2, [r7, #0]
 800688e:	4413      	add	r3, r2
 8006890:	b2ca      	uxtb	r2, r1
 8006892:	f883 217b 	strb.w	r2, [r3, #379]	@ 0x17b
    ic[curr_ic].pwma.tx_data[1] = ((ic[curr_ic].PwmA.pwma[3] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[2] & 0x0F));
 8006896:	7bfb      	ldrb	r3, [r7, #15]
 8006898:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800689c:	fb02 f303 	mul.w	r3, r2, r3
 80068a0:	683a      	ldr	r2, [r7, #0]
 80068a2:	4413      	add	r3, r2
 80068a4:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 80068a8:	b25b      	sxtb	r3, r3
 80068aa:	011b      	lsls	r3, r3, #4
 80068ac:	b25a      	sxtb	r2, r3
 80068ae:	7bfb      	ldrb	r3, [r7, #15]
 80068b0:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80068b4:	fb01 f303 	mul.w	r3, r1, r3
 80068b8:	6839      	ldr	r1, [r7, #0]
 80068ba:	440b      	add	r3, r1
 80068bc:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 80068c0:	b25b      	sxtb	r3, r3
 80068c2:	f003 030f 	and.w	r3, r3, #15
 80068c6:	b25b      	sxtb	r3, r3
 80068c8:	4313      	orrs	r3, r2
 80068ca:	b259      	sxtb	r1, r3
 80068cc:	7bfb      	ldrb	r3, [r7, #15]
 80068ce:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80068d2:	fb02 f303 	mul.w	r3, r2, r3
 80068d6:	683a      	ldr	r2, [r7, #0]
 80068d8:	4413      	add	r3, r2
 80068da:	b2ca      	uxtb	r2, r1
 80068dc:	f883 217c 	strb.w	r2, [r3, #380]	@ 0x17c
    ic[curr_ic].pwma.tx_data[2] = ((ic[curr_ic].PwmA.pwma[5] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[4] & 0x0F));
 80068e0:	7bfb      	ldrb	r3, [r7, #15]
 80068e2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80068e6:	fb02 f303 	mul.w	r3, r2, r3
 80068ea:	683a      	ldr	r2, [r7, #0]
 80068ec:	4413      	add	r3, r2
 80068ee:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 80068f2:	b25b      	sxtb	r3, r3
 80068f4:	011b      	lsls	r3, r3, #4
 80068f6:	b25a      	sxtb	r2, r3
 80068f8:	7bfb      	ldrb	r3, [r7, #15]
 80068fa:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80068fe:	fb01 f303 	mul.w	r3, r1, r3
 8006902:	6839      	ldr	r1, [r7, #0]
 8006904:	440b      	add	r3, r1
 8006906:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 800690a:	b25b      	sxtb	r3, r3
 800690c:	f003 030f 	and.w	r3, r3, #15
 8006910:	b25b      	sxtb	r3, r3
 8006912:	4313      	orrs	r3, r2
 8006914:	b259      	sxtb	r1, r3
 8006916:	7bfb      	ldrb	r3, [r7, #15]
 8006918:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800691c:	fb02 f303 	mul.w	r3, r2, r3
 8006920:	683a      	ldr	r2, [r7, #0]
 8006922:	4413      	add	r3, r2
 8006924:	b2ca      	uxtb	r2, r1
 8006926:	f883 217d 	strb.w	r2, [r3, #381]	@ 0x17d
    ic[curr_ic].pwma.tx_data[3] = ((ic[curr_ic].PwmA.pwma[7] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[6] & 0x0F));
 800692a:	7bfb      	ldrb	r3, [r7, #15]
 800692c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006930:	fb02 f303 	mul.w	r3, r2, r3
 8006934:	683a      	ldr	r2, [r7, #0]
 8006936:	4413      	add	r3, r2
 8006938:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800693c:	b25b      	sxtb	r3, r3
 800693e:	011b      	lsls	r3, r3, #4
 8006940:	b25a      	sxtb	r2, r3
 8006942:	7bfb      	ldrb	r3, [r7, #15]
 8006944:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006948:	fb01 f303 	mul.w	r3, r1, r3
 800694c:	6839      	ldr	r1, [r7, #0]
 800694e:	440b      	add	r3, r1
 8006950:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8006954:	b25b      	sxtb	r3, r3
 8006956:	f003 030f 	and.w	r3, r3, #15
 800695a:	b25b      	sxtb	r3, r3
 800695c:	4313      	orrs	r3, r2
 800695e:	b259      	sxtb	r1, r3
 8006960:	7bfb      	ldrb	r3, [r7, #15]
 8006962:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006966:	fb02 f303 	mul.w	r3, r2, r3
 800696a:	683a      	ldr	r2, [r7, #0]
 800696c:	4413      	add	r3, r2
 800696e:	b2ca      	uxtb	r2, r1
 8006970:	f883 217e 	strb.w	r2, [r3, #382]	@ 0x17e
    ic[curr_ic].pwma.tx_data[4] = ((ic[curr_ic].PwmA.pwma[9] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[8] & 0x0F));
 8006974:	7bfb      	ldrb	r3, [r7, #15]
 8006976:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800697a:	fb02 f303 	mul.w	r3, r2, r3
 800697e:	683a      	ldr	r2, [r7, #0]
 8006980:	4413      	add	r3, r2
 8006982:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8006986:	b25b      	sxtb	r3, r3
 8006988:	011b      	lsls	r3, r3, #4
 800698a:	b25a      	sxtb	r2, r3
 800698c:	7bfb      	ldrb	r3, [r7, #15]
 800698e:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006992:	fb01 f303 	mul.w	r3, r1, r3
 8006996:	6839      	ldr	r1, [r7, #0]
 8006998:	440b      	add	r3, r1
 800699a:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 800699e:	b25b      	sxtb	r3, r3
 80069a0:	f003 030f 	and.w	r3, r3, #15
 80069a4:	b25b      	sxtb	r3, r3
 80069a6:	4313      	orrs	r3, r2
 80069a8:	b259      	sxtb	r1, r3
 80069aa:	7bfb      	ldrb	r3, [r7, #15]
 80069ac:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80069b0:	fb02 f303 	mul.w	r3, r2, r3
 80069b4:	683a      	ldr	r2, [r7, #0]
 80069b6:	4413      	add	r3, r2
 80069b8:	b2ca      	uxtb	r2, r1
 80069ba:	f883 217f 	strb.w	r2, [r3, #383]	@ 0x17f
    ic[curr_ic].pwma.tx_data[5] = ((ic[curr_ic].PwmA.pwma[11] & 0x0F) << 4 | (ic[curr_ic].PwmA.pwma[10] & 0x0F));
 80069be:	7bfb      	ldrb	r3, [r7, #15]
 80069c0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80069c4:	fb02 f303 	mul.w	r3, r2, r3
 80069c8:	683a      	ldr	r2, [r7, #0]
 80069ca:	4413      	add	r3, r2
 80069cc:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 80069d0:	b25b      	sxtb	r3, r3
 80069d2:	011b      	lsls	r3, r3, #4
 80069d4:	b25a      	sxtb	r2, r3
 80069d6:	7bfb      	ldrb	r3, [r7, #15]
 80069d8:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 80069dc:	fb01 f303 	mul.w	r3, r1, r3
 80069e0:	6839      	ldr	r1, [r7, #0]
 80069e2:	440b      	add	r3, r1
 80069e4:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 80069e8:	b25b      	sxtb	r3, r3
 80069ea:	f003 030f 	and.w	r3, r3, #15
 80069ee:	b25b      	sxtb	r3, r3
 80069f0:	4313      	orrs	r3, r2
 80069f2:	b259      	sxtb	r1, r3
 80069f4:	7bfb      	ldrb	r3, [r7, #15]
 80069f6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80069fa:	fb02 f303 	mul.w	r3, r2, r3
 80069fe:	683a      	ldr	r2, [r7, #0]
 8006a00:	4413      	add	r3, r2
 8006a02:	b2ca      	uxtb	r2, r1
 8006a04:	f883 2180 	strb.w	r2, [r3, #384]	@ 0x180
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006a08:	7bfb      	ldrb	r3, [r7, #15]
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	73fb      	strb	r3, [r7, #15]
 8006a0e:	7bfa      	ldrb	r2, [r7, #15]
 8006a10:	79fb      	ldrb	r3, [r7, #7]
 8006a12:	429a      	cmp	r2, r3
 8006a14:	f4ff af1a 	bcc.w	800684c <adBms6830CreatePwma+0x12>
  }
}
 8006a18:	bf00      	nop
 8006a1a:	bf00      	nop
 8006a1c:	3714      	adds	r7, #20
 8006a1e:	46bd      	mov	sp, r7
 8006a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a24:	4770      	bx	lr

08006a26 <adBms6830CreatePwmb>:
 * @return None
 *
 *******************************************************************************
*/
void adBms6830CreatePwmb(uint8_t tIC, cell_asic *ic)
{
 8006a26:	b480      	push	{r7}
 8006a28:	b085      	sub	sp, #20
 8006a2a:	af00      	add	r7, sp, #0
 8006a2c:	4603      	mov	r3, r0
 8006a2e:	6039      	str	r1, [r7, #0]
 8006a30:	71fb      	strb	r3, [r7, #7]
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006a32:	2300      	movs	r3, #0
 8006a34:	73fb      	strb	r3, [r7, #15]
 8006a36:	e04c      	b.n	8006ad2 <adBms6830CreatePwmb+0xac>
  {
    ic[curr_ic].pwmb.tx_data[0] = ((ic[curr_ic].PwmB.pwmb[1] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[0] & 0x0F));
 8006a38:	7bfb      	ldrb	r3, [r7, #15]
 8006a3a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006a3e:	fb02 f303 	mul.w	r3, r2, r3
 8006a42:	683a      	ldr	r2, [r7, #0]
 8006a44:	4413      	add	r3, r2
 8006a46:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8006a4a:	b25b      	sxtb	r3, r3
 8006a4c:	011b      	lsls	r3, r3, #4
 8006a4e:	b25a      	sxtb	r2, r3
 8006a50:	7bfb      	ldrb	r3, [r7, #15]
 8006a52:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006a56:	fb01 f303 	mul.w	r3, r1, r3
 8006a5a:	6839      	ldr	r1, [r7, #0]
 8006a5c:	440b      	add	r3, r1
 8006a5e:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8006a62:	b25b      	sxtb	r3, r3
 8006a64:	f003 030f 	and.w	r3, r3, #15
 8006a68:	b25b      	sxtb	r3, r3
 8006a6a:	4313      	orrs	r3, r2
 8006a6c:	b259      	sxtb	r1, r3
 8006a6e:	7bfb      	ldrb	r3, [r7, #15]
 8006a70:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006a74:	fb02 f303 	mul.w	r3, r2, r3
 8006a78:	683a      	ldr	r2, [r7, #0]
 8006a7a:	4413      	add	r3, r2
 8006a7c:	b2ca      	uxtb	r2, r1
 8006a7e:	f883 2189 	strb.w	r2, [r3, #393]	@ 0x189
    ic[curr_ic].pwmb.tx_data[1] = ((ic[curr_ic].PwmB.pwmb[3] & 0x0F) << 4 | (ic[curr_ic].PwmB.pwmb[2] & 0x0F));
 8006a82:	7bfb      	ldrb	r3, [r7, #15]
 8006a84:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006a88:	fb02 f303 	mul.w	r3, r2, r3
 8006a8c:	683a      	ldr	r2, [r7, #0]
 8006a8e:	4413      	add	r3, r2
 8006a90:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8006a94:	b25b      	sxtb	r3, r3
 8006a96:	011b      	lsls	r3, r3, #4
 8006a98:	b25a      	sxtb	r2, r3
 8006a9a:	7bfb      	ldrb	r3, [r7, #15]
 8006a9c:	f44f 712e 	mov.w	r1, #696	@ 0x2b8
 8006aa0:	fb01 f303 	mul.w	r3, r1, r3
 8006aa4:	6839      	ldr	r1, [r7, #0]
 8006aa6:	440b      	add	r3, r1
 8006aa8:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8006aac:	b25b      	sxtb	r3, r3
 8006aae:	f003 030f 	and.w	r3, r3, #15
 8006ab2:	b25b      	sxtb	r3, r3
 8006ab4:	4313      	orrs	r3, r2
 8006ab6:	b259      	sxtb	r1, r3
 8006ab8:	7bfb      	ldrb	r3, [r7, #15]
 8006aba:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006abe:	fb02 f303 	mul.w	r3, r2, r3
 8006ac2:	683a      	ldr	r2, [r7, #0]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	b2ca      	uxtb	r2, r1
 8006ac8:	f883 218a 	strb.w	r2, [r3, #394]	@ 0x18a
  for(uint8_t curr_ic = 0; curr_ic < tIC; curr_ic++)
 8006acc:	7bfb      	ldrb	r3, [r7, #15]
 8006ace:	3301      	adds	r3, #1
 8006ad0:	73fb      	strb	r3, [r7, #15]
 8006ad2:	7bfa      	ldrb	r2, [r7, #15]
 8006ad4:	79fb      	ldrb	r3, [r7, #7]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d3ae      	bcc.n	8006a38 <adBms6830CreatePwmb+0x12>
  }
}
 8006ada:	bf00      	nop
 8006adc:	bf00      	nop
 8006ade:	3714      	adds	r7, #20
 8006ae0:	46bd      	mov	sp, r7
 8006ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae6:	4770      	bx	lr

08006ae8 <adbms_main>:

uint16_t multiMask = 0;
uint16_t tick = 0;


void adbms_main(int command) {
 8006ae8:	b5b0      	push	{r4, r5, r7, lr}
 8006aea:	b088      	sub	sp, #32
 8006aec:	af02      	add	r7, sp, #8
 8006aee:	6078      	str	r0, [r7, #4]
	//     user_command = command;
	//     // printf("Received: %c\n", user_command);
	//     // printf("Enter cmd:%d\n", user_command);
	// #endif
	// run_command(user_command);
	if (accy_status == -1 || accy_status == 0) {
 8006af0:	4ba7      	ldr	r3, [pc, #668]	@ (8006d90 <adbms_main+0x2a8>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006af8:	d003      	beq.n	8006b02 <adbms_main+0x1a>
 8006afa:	4ba5      	ldr	r3, [pc, #660]	@ (8006d90 <adbms_main+0x2a8>)
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d101      	bne.n	8006b06 <adbms_main+0x1e>
		// If the accessory is not in charge or ready state, set the accumulator status
		user_adBms6830_getAccyStatus(); // Determine whether the accy is in charge or ready state
 8006b02:	f002 f8d1 	bl	8008ca8 <user_adBms6830_getAccyStatus>
	}

	readSegment += IC_CHUNK;
 8006b06:	4ba3      	ldr	r3, [pc, #652]	@ (8006d94 <adbms_main+0x2ac>)
 8006b08:	781b      	ldrb	r3, [r3, #0]
 8006b0a:	3301      	adds	r3, #1
 8006b0c:	b2da      	uxtb	r2, r3
 8006b0e:	4ba1      	ldr	r3, [pc, #644]	@ (8006d94 <adbms_main+0x2ac>)
 8006b10:	701a      	strb	r2, [r3, #0]
	if (readSegment >= TOTAL_IC) {
 8006b12:	4ba0      	ldr	r3, [pc, #640]	@ (8006d94 <adbms_main+0x2ac>)
 8006b14:	781b      	ldrb	r3, [r3, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d002      	beq.n	8006b20 <adbms_main+0x38>
		readSegment = 0;
 8006b1a:	4b9e      	ldr	r3, [pc, #632]	@ (8006d94 <adbms_main+0x2ac>)
 8006b1c:	2200      	movs	r2, #0
 8006b1e:	701a      	strb	r2, [r3, #0]
	//	TEMP_IC[1] = IC[(readSegment*2)+1];

//	    populateIC(TEMP_IC, 2);
//	populateIC(&IC[0], TOTAL_IC);

	populateIC(&IC[readSegment], IC_CHUNK);
 8006b20:	4b9c      	ldr	r3, [pc, #624]	@ (8006d94 <adbms_main+0x2ac>)
 8006b22:	781b      	ldrb	r3, [r3, #0]
 8006b24:	461a      	mov	r2, r3
 8006b26:	f44f 732e 	mov.w	r3, #696	@ 0x2b8
 8006b2a:	fb02 f303 	mul.w	r3, r2, r3
 8006b2e:	4a9a      	ldr	r2, [pc, #616]	@ (8006d98 <adbms_main+0x2b0>)
 8006b30:	4413      	add	r3, r2
 8006b32:	2101      	movs	r1, #1
 8006b34:	4618      	mov	r0, r3
 8006b36:	f001 fd8b 	bl	8008650 <populateIC>

	if (accy_status == READY_POWER && !cell_fault && !temp_fault) {
 8006b3a:	4b98      	ldr	r3, [pc, #608]	@ (8006d9c <adbms_main+0x2b4>)
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	461a      	mov	r2, r3
 8006b40:	4b93      	ldr	r3, [pc, #588]	@ (8006d90 <adbms_main+0x2a8>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	429a      	cmp	r2, r3
 8006b46:	d121      	bne.n	8006b8c <adbms_main+0xa4>
 8006b48:	4b95      	ldr	r3, [pc, #596]	@ (8006da0 <adbms_main+0x2b8>)
 8006b4a:	781b      	ldrb	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d11d      	bne.n	8006b8c <adbms_main+0xa4>
 8006b50:	4b94      	ldr	r3, [pc, #592]	@ (8006da4 <adbms_main+0x2bc>)
 8006b52:	781b      	ldrb	r3, [r3, #0]
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d119      	bne.n	8006b8c <adbms_main+0xa4>
		user_adBms6830_setFaults(); // Check for faults and set GPIO pins accordingly
 8006b58:	f002 f822 	bl	8008ba0 <user_adBms6830_setFaults>
		getPackVoltage(TOTAL_IC, &IC[0]); // Get the pack voltage
 8006b5c:	498e      	ldr	r1, [pc, #568]	@ (8006d98 <adbms_main+0x2b0>)
 8006b5e:	2001      	movs	r0, #1
 8006b60:	f002 fa56 	bl	8009010 <getPackVoltage>
		// getCurrentSensorData();               // Get the current sensor data  ==> moved into populateIC
		updateSOC();  // Get the state of charge (SOC) based on the pack voltage
 8006b64:	f002 fac8 	bl	80090f8 <updateSOC>
		ccl = calcCCL();                      // get charge current limit
 8006b68:	f002 fdd8 	bl	800971c <calcCCL>
 8006b6c:	eef0 7a40 	vmov.f32	s15, s0
 8006b70:	4b8d      	ldr	r3, [pc, #564]	@ (8006da8 <adbms_main+0x2c0>)
 8006b72:	edc3 7a00 	vstr	s15, [r3]
		dcl = calcDCL();                      // get discharge current limit
 8006b76:	f002 fc3b 	bl	80093f0 <calcDCL>
 8006b7a:	eef0 7a40 	vmov.f32	s15, s0
 8006b7e:	4b8b      	ldr	r3, [pc, #556]	@ (8006dac <adbms_main+0x2c4>)
 8006b80:	edc3 7a00 	vstr	s15, [r3]



		uint32_t now = HAL_GetTick();
 8006b84:	f003 fde0 	bl	800a748 <HAL_GetTick>
 8006b88:	6178      	str	r0, [r7, #20]
	if (accy_status == READY_POWER && !cell_fault && !temp_fault) {
 8006b8a:	e088      	b.n	8006c9e <adbms_main+0x1b6>

	} else if (accy_status == CHARGE_POWER && !cell_fault && !temp_fault) {
 8006b8c:	4b88      	ldr	r3, [pc, #544]	@ (8006db0 <adbms_main+0x2c8>)
 8006b8e:	781b      	ldrb	r3, [r3, #0]
 8006b90:	461a      	mov	r2, r3
 8006b92:	4b7f      	ldr	r3, [pc, #508]	@ (8006d90 <adbms_main+0x2a8>)
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	429a      	cmp	r2, r3
 8006b98:	d12d      	bne.n	8006bf6 <adbms_main+0x10e>
 8006b9a:	4b81      	ldr	r3, [pc, #516]	@ (8006da0 <adbms_main+0x2b8>)
 8006b9c:	781b      	ldrb	r3, [r3, #0]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d129      	bne.n	8006bf6 <adbms_main+0x10e>
 8006ba2:	4b80      	ldr	r3, [pc, #512]	@ (8006da4 <adbms_main+0x2bc>)
 8006ba4:	781b      	ldrb	r3, [r3, #0]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d125      	bne.n	8006bf6 <adbms_main+0x10e>
		uint32_t timingshits = HAL_GetTick();
 8006baa:	f003 fdcd 	bl	800a748 <HAL_GetTick>
 8006bae:	6138      	str	r0, [r7, #16]
		if (PRINT_ON) printf("time to read once: %.2f", HAL_GetTick() - timingshits);
 8006bb0:	f003 fdca 	bl	800a748 <HAL_GetTick>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	4619      	mov	r1, r3
 8006bbc:	487d      	ldr	r0, [pc, #500]	@ (8006db4 <adbms_main+0x2cc>)
 8006bbe:	f00b faf7 	bl	80121b0 <iprintf>

		user_adBms6830_setFaults(); // Check for faults and set GPIO pins accordingly
 8006bc2:	f001 ffed 	bl	8008ba0 <user_adBms6830_setFaults>
		getPackVoltage(TOTAL_IC, &IC[0]); // Get the pack voltage
 8006bc6:	4974      	ldr	r1, [pc, #464]	@ (8006d98 <adbms_main+0x2b0>)
 8006bc8:	2001      	movs	r0, #1
 8006bca:	f002 fa21 	bl	8009010 <getPackVoltage>
		// getCurrentSensorData();               // Get the current sensor data   ==> moved into populateIC
		updateSOC();  // Get the state of charge (SOC) based on the pack voltage
 8006bce:	f002 fa93 	bl	80090f8 <updateSOC>
		ccl = calcCCL();                      // get charge current limit
 8006bd2:	f002 fda3 	bl	800971c <calcCCL>
 8006bd6:	eef0 7a40 	vmov.f32	s15, s0
 8006bda:	4b73      	ldr	r3, [pc, #460]	@ (8006da8 <adbms_main+0x2c0>)
 8006bdc:	edc3 7a00 	vstr	s15, [r3]
		dcl = calcDCL();                      // get discharge current limit
 8006be0:	f002 fc06 	bl	80093f0 <calcDCL>
 8006be4:	eef0 7a40 	vmov.f32	s15, s0
 8006be8:	4b70      	ldr	r3, [pc, #448]	@ (8006dac <adbms_main+0x2c4>)
 8006bea:	edc3 7a00 	vstr	s15, [r3]
		//    fanPWMControl(highest_temp, htimPWM); // Control the fan based on the highest temperature


		uint32_t now = HAL_GetTick();
 8006bee:	f003 fdab 	bl	800a748 <HAL_GetTick>
 8006bf2:	60f8      	str	r0, [r7, #12]
	} else if (accy_status == CHARGE_POWER && !cell_fault && !temp_fault) {
 8006bf4:	e053      	b.n	8006c9e <adbms_main+0x1b6>
	} else {
		if (PRINT_ON) printf("Fan Status: %.2f\n", fan_status);
 8006bf6:	4b70      	ldr	r3, [pc, #448]	@ (8006db8 <adbms_main+0x2d0>)
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	f7f9 fcac 	bl	8000558 <__aeabi_f2d>
 8006c00:	4602      	mov	r2, r0
 8006c02:	460b      	mov	r3, r1
 8006c04:	486d      	ldr	r0, [pc, #436]	@ (8006dbc <adbms_main+0x2d4>)
 8006c06:	f00b fad3 	bl	80121b0 <iprintf>
		// fanPWMControl(42.0f, htimPWM);
		ccl = calcCCL();                      // get charge current limit
 8006c0a:	f002 fd87 	bl	800971c <calcCCL>
 8006c0e:	eef0 7a40 	vmov.f32	s15, s0
 8006c12:	4b65      	ldr	r3, [pc, #404]	@ (8006da8 <adbms_main+0x2c0>)
 8006c14:	edc3 7a00 	vstr	s15, [r3]
		dcl = calcDCL();
 8006c18:	f002 fbea 	bl	80093f0 <calcDCL>
 8006c1c:	eef0 7a40 	vmov.f32	s15, s0
 8006c20:	4b62      	ldr	r3, [pc, #392]	@ (8006dac <adbms_main+0x2c4>)
 8006c22:	edc3 7a00 	vstr	s15, [r3]
		user_adBms6830_setFaults(); // Check for faults and set GPIO pins accordingly
 8006c26:	f001 ffbb 	bl	8008ba0 <user_adBms6830_setFaults>
		getPackVoltage(TOTAL_IC, &IC[0]); // Get the pack voltage
 8006c2a:	495b      	ldr	r1, [pc, #364]	@ (8006d98 <adbms_main+0x2b0>)
 8006c2c:	2001      	movs	r0, #1
 8006c2e:	f002 f9ef 	bl	8009010 <getPackVoltage>
		// getCurrentSensorData();           // Get the current sensor data   ==> moved into populateIC
		updateSOC(); // Get the state of charge (SOC) based on the pack voltage
 8006c32:	f002 fa61 	bl	80090f8 <updateSOC>

		if (!cell_fault && !temp_fault && balancing == 1) {
 8006c36:	4b5a      	ldr	r3, [pc, #360]	@ (8006da0 <adbms_main+0x2b8>)
 8006c38:	781b      	ldrb	r3, [r3, #0]
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d10e      	bne.n	8006c5c <adbms_main+0x174>
 8006c3e:	4b59      	ldr	r3, [pc, #356]	@ (8006da4 <adbms_main+0x2bc>)
 8006c40:	781b      	ldrb	r3, [r3, #0]
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10a      	bne.n	8006c5c <adbms_main+0x174>
 8006c46:	4b5e      	ldr	r3, [pc, #376]	@ (8006dc0 <adbms_main+0x2d8>)
 8006c48:	f993 3000 	ldrsb.w	r3, [r3]
 8006c4c:	2b01      	cmp	r3, #1
 8006c4e:	d105      	bne.n	8006c5c <adbms_main+0x174>
			// If there are no faults, balance the cells
			balanceCells(TOTAL_IC, IC, PWM_100_0_PCT); // TODO: Set the duty cycle for balancing
 8006c50:	220f      	movs	r2, #15
 8006c52:	4951      	ldr	r1, [pc, #324]	@ (8006d98 <adbms_main+0x2b0>)
 8006c54:	2001      	movs	r0, #1
 8006c56:	f000 f9bb 	bl	8006fd0 <balanceCells>
 8006c5a:	e00b      	b.n	8006c74 <adbms_main+0x18c>
		} else if (balancing == 1) {
 8006c5c:	4b58      	ldr	r3, [pc, #352]	@ (8006dc0 <adbms_main+0x2d8>)
 8006c5e:	f993 3000 	ldrsb.w	r3, [r3]
 8006c62:	2b01      	cmp	r3, #1
 8006c64:	d106      	bne.n	8006c74 <adbms_main+0x18c>
			balancing = 0;               // Stop balancing if there are faults
 8006c66:	4b56      	ldr	r3, [pc, #344]	@ (8006dc0 <adbms_main+0x2d8>)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	701a      	strb	r2, [r3, #0]
			stopBalancing(TOTAL_IC, IC); // Stop balancing if there are faults
 8006c6c:	494a      	ldr	r1, [pc, #296]	@ (8006d98 <adbms_main+0x2b0>)
 8006c6e:	2001      	movs	r0, #1
 8006c70:	f000 fa9c 	bl	80071ac <stopBalancing>
		}

		if (PRINT_ON) printReadPwmDutyCycle(TOTAL_IC, IC, PWMA, ALL_GRP);
 8006c74:	2300      	movs	r3, #0
 8006c76:	220c      	movs	r2, #12
 8006c78:	4947      	ldr	r1, [pc, #284]	@ (8006d98 <adbms_main+0x2b0>)
 8006c7a:	2001      	movs	r0, #1
 8006c7c:	f000 fec4 	bl	8007a08 <printReadPwmDutyCycle>
		if (PRINT_ON) printWritePwmDutyCycle(TOTAL_IC, IC, PWMA, ALL_GRP); // Print the PWM duty cycle for debugging
 8006c80:	2300      	movs	r3, #0
 8006c82:	220c      	movs	r2, #12
 8006c84:	4944      	ldr	r1, [pc, #272]	@ (8006d98 <adbms_main+0x2b0>)
 8006c86:	2001      	movs	r0, #1
 8006c88:	f000 fda2 	bl	80077d0 <printWritePwmDutyCycle>

		// printPwmRegisters(TOTAL_IC, IC); // Print the PWM registers for debugging

		tick++;
 8006c8c:	4b4d      	ldr	r3, [pc, #308]	@ (8006dc4 <adbms_main+0x2dc>)
 8006c8e:	881b      	ldrh	r3, [r3, #0]
 8006c90:	3301      	adds	r3, #1
 8006c92:	b29a      	uxth	r2, r3
 8006c94:	4b4b      	ldr	r3, [pc, #300]	@ (8006dc4 <adbms_main+0x2dc>)
 8006c96:	801a      	strh	r2, [r3, #0]


		uint32_t now = HAL_GetTick();
 8006c98:	f003 fd56 	bl	800a748 <HAL_GetTick>
 8006c9c:	60b8      	str	r0, [r7, #8]

	}

	if (PRINT_ON) {
		printVoltages(TOTAL_IC, &IC[0], Cell);
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	493d      	ldr	r1, [pc, #244]	@ (8006d98 <adbms_main+0x2b0>)
 8006ca2:	2001      	movs	r0, #1
 8006ca4:	f000 fb70 	bl	8007388 <printVoltages>

		printf("accy_status: %d, balancing: %d\n", accy_status, balancing);
 8006ca8:	4b39      	ldr	r3, [pc, #228]	@ (8006d90 <adbms_main+0x2a8>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4a44      	ldr	r2, [pc, #272]	@ (8006dc0 <adbms_main+0x2d8>)
 8006cae:	f992 2000 	ldrsb.w	r2, [r2]
 8006cb2:	4619      	mov	r1, r3
 8006cb4:	4844      	ldr	r0, [pc, #272]	@ (8006dc8 <adbms_main+0x2e0>)
 8006cb6:	f00b fa7b 	bl	80121b0 <iprintf>
		printf("Pack Voltage: %.2fV, SOC: %.2f\n",
				getPackVoltage(TOTAL_IC, &IC[0]), soc);
 8006cba:	4937      	ldr	r1, [pc, #220]	@ (8006d98 <adbms_main+0x2b0>)
 8006cbc:	2001      	movs	r0, #1
 8006cbe:	f002 f9a7 	bl	8009010 <getPackVoltage>
 8006cc2:	ee10 3a10 	vmov	r3, s0
		printf("Pack Voltage: %.2fV, SOC: %.2f\n",
 8006cc6:	4618      	mov	r0, r3
 8006cc8:	f7f9 fc46 	bl	8000558 <__aeabi_f2d>
 8006ccc:	4604      	mov	r4, r0
 8006cce:	460d      	mov	r5, r1
 8006cd0:	4b3e      	ldr	r3, [pc, #248]	@ (8006dcc <adbms_main+0x2e4>)
 8006cd2:	681b      	ldr	r3, [r3, #0]
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f7f9 fc3f 	bl	8000558 <__aeabi_f2d>
 8006cda:	4602      	mov	r2, r0
 8006cdc:	460b      	mov	r3, r1
 8006cde:	e9cd 2300 	strd	r2, r3, [sp]
 8006ce2:	4622      	mov	r2, r4
 8006ce4:	462b      	mov	r3, r5
 8006ce6:	483a      	ldr	r0, [pc, #232]	@ (8006dd0 <adbms_main+0x2e8>)
 8006ce8:	f00b fa62 	bl	80121b0 <iprintf>
		printf("Lowest V: %.2fV, ", lowest_cell);
 8006cec:	4b39      	ldr	r3, [pc, #228]	@ (8006dd4 <adbms_main+0x2ec>)
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	4618      	mov	r0, r3
 8006cf2:	f7f9 fc31 	bl	8000558 <__aeabi_f2d>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	460b      	mov	r3, r1
 8006cfa:	4837      	ldr	r0, [pc, #220]	@ (8006dd8 <adbms_main+0x2f0>)
 8006cfc:	f00b fa58 	bl	80121b0 <iprintf>
		printf("Highest V: %.2fV, ", highest_cell);
 8006d00:	4b36      	ldr	r3, [pc, #216]	@ (8006ddc <adbms_main+0x2f4>)
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4618      	mov	r0, r3
 8006d06:	f7f9 fc27 	bl	8000558 <__aeabi_f2d>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	4834      	ldr	r0, [pc, #208]	@ (8006de0 <adbms_main+0x2f8>)
 8006d10:	f00b fa4e 	bl	80121b0 <iprintf>
		printf("Average V: %.2fV, ", avg_cell);
 8006d14:	4b33      	ldr	r3, [pc, #204]	@ (8006de4 <adbms_main+0x2fc>)
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	4618      	mov	r0, r3
 8006d1a:	f7f9 fc1d 	bl	8000558 <__aeabi_f2d>
 8006d1e:	4602      	mov	r2, r0
 8006d20:	460b      	mov	r3, r1
 8006d22:	4831      	ldr	r0, [pc, #196]	@ (8006de8 <adbms_main+0x300>)
 8006d24:	f00b fa44 	bl	80121b0 <iprintf>
		printf("Target lowest V: %.2fV\n", target_lowest_cell);
 8006d28:	4b30      	ldr	r3, [pc, #192]	@ (8006dec <adbms_main+0x304>)
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7f9 fc13 	bl	8000558 <__aeabi_f2d>
 8006d32:	4602      	mov	r2, r0
 8006d34:	460b      	mov	r3, r1
 8006d36:	482e      	ldr	r0, [pc, #184]	@ (8006df0 <adbms_main+0x308>)
 8006d38:	f00b fa3a 	bl	80121b0 <iprintf>
		printf("Lowest temp: %.2fC, ID: %d", lowest_temp, lowest_temp_ID);
 8006d3c:	4b2d      	ldr	r3, [pc, #180]	@ (8006df4 <adbms_main+0x30c>)
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	4618      	mov	r0, r3
 8006d42:	f7f9 fc09 	bl	8000558 <__aeabi_f2d>
 8006d46:	4602      	mov	r2, r0
 8006d48:	460b      	mov	r3, r1
 8006d4a:	492b      	ldr	r1, [pc, #172]	@ (8006df8 <adbms_main+0x310>)
 8006d4c:	6809      	ldr	r1, [r1, #0]
 8006d4e:	9100      	str	r1, [sp, #0]
 8006d50:	482a      	ldr	r0, [pc, #168]	@ (8006dfc <adbms_main+0x314>)
 8006d52:	f00b fa2d 	bl	80121b0 <iprintf>
		printf("Highest temp: %.2fC, ID: %d", highest_temp, highest_temp_ID);
 8006d56:	4b2a      	ldr	r3, [pc, #168]	@ (8006e00 <adbms_main+0x318>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	4618      	mov	r0, r3
 8006d5c:	f7f9 fbfc 	bl	8000558 <__aeabi_f2d>
 8006d60:	4602      	mov	r2, r0
 8006d62:	460b      	mov	r3, r1
 8006d64:	4927      	ldr	r1, [pc, #156]	@ (8006e04 <adbms_main+0x31c>)
 8006d66:	6809      	ldr	r1, [r1, #0]
 8006d68:	9100      	str	r1, [sp, #0]
 8006d6a:	4827      	ldr	r0, [pc, #156]	@ (8006e08 <adbms_main+0x320>)
 8006d6c:	f00b fa20 	bl	80121b0 <iprintf>
		printf("Average temp: %.2fC\n\n", avg_temp);
 8006d70:	4b26      	ldr	r3, [pc, #152]	@ (8006e0c <adbms_main+0x324>)
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	4618      	mov	r0, r3
 8006d76:	f7f9 fbef 	bl	8000558 <__aeabi_f2d>
 8006d7a:	4602      	mov	r2, r0
 8006d7c:	460b      	mov	r3, r1
 8006d7e:	4824      	ldr	r0, [pc, #144]	@ (8006e10 <adbms_main+0x328>)
 8006d80:	f00b fa16 	bl	80121b0 <iprintf>
		print_fault_summary(); // Print the fault summary
 8006d84:	f001 fbb8 	bl	80084f8 <print_fault_summary>
	//    // Transmit via mailman
	//    uint32_t now = HAL_GetTick();
	//    FDCAN_BMS_Mailman(hfdcan, ctx, now);

	//    getCurrentSensorData();
}
 8006d88:	bf00      	nop
 8006d8a:	3718      	adds	r7, #24
 8006d8c:	46bd      	mov	sp, r7
 8006d8e:	bdb0      	pop	{r4, r5, r7, pc}
 8006d90:	200005b8 	.word	0x200005b8
 8006d94:	200004d1 	.word	0x200004d1
 8006d98:	20000218 	.word	0x20000218
 8006d9c:	08015fcc 	.word	0x08015fcc
 8006da0:	200005b4 	.word	0x200005b4
 8006da4:	200005b5 	.word	0x200005b5
 8006da8:	200005d8 	.word	0x200005d8
 8006dac:	200005dc 	.word	0x200005dc
 8006db0:	08015fcd 	.word	0x08015fcd
 8006db4:	08014e7c 	.word	0x08014e7c
 8006db8:	200005f4 	.word	0x200005f4
 8006dbc:	08014e94 	.word	0x08014e94
 8006dc0:	200004d0 	.word	0x200004d0
 8006dc4:	200004d4 	.word	0x200004d4
 8006dc8:	08014ea8 	.word	0x08014ea8
 8006dcc:	200005c0 	.word	0x200005c0
 8006dd0:	08014ec8 	.word	0x08014ec8
 8006dd4:	200005c4 	.word	0x200005c4
 8006dd8:	08014ee8 	.word	0x08014ee8
 8006ddc:	200005c8 	.word	0x200005c8
 8006de0:	08014efc 	.word	0x08014efc
 8006de4:	200005cc 	.word	0x200005cc
 8006de8:	08014f10 	.word	0x08014f10
 8006dec:	20000034 	.word	0x20000034
 8006df0:	08014f24 	.word	0x08014f24
 8006df4:	200005e0 	.word	0x200005e0
 8006df8:	200005e8 	.word	0x200005e8
 8006dfc:	08014f3c 	.word	0x08014f3c
 8006e00:	200005e4 	.word	0x200005e4
 8006e04:	200005ec 	.word	0x200005ec
 8006e08:	08014f58 	.word	0x08014f58
 8006e0c:	200005f0 	.word	0x200005f0
 8006e10:	08014f74 	.word	0x08014f74

08006e14 <adBms6830_start_adc_cell_voltage_measurment>:
/**
 *******************************************************************************
 * @brief Start ADC Cell Voltage Measurement
 *******************************************************************************
 */
void adBms6830_start_adc_cell_voltage_measurment(uint8_t tIC) {
 8006e14:	b580      	push	{r7, lr}
 8006e16:	b084      	sub	sp, #16
 8006e18:	af02      	add	r7, sp, #8
 8006e1a:	4603      	mov	r3, r0
 8006e1c:	71fb      	strb	r3, [r7, #7]
	adBmsWakeupIc(tIC);
 8006e1e:	79fb      	ldrb	r3, [r7, #7]
 8006e20:	4618      	mov	r0, r3
 8006e22:	f000 fa93 	bl	800734c <adBmsWakeupIc>
	adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006e26:	2300      	movs	r3, #0
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	2300      	movs	r3, #0
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	2101      	movs	r1, #1
 8006e30:	2001      	movs	r0, #1
 8006e32:	f7fb faa7 	bl	8002384 <adBms6830_Adcv>
#ifdef MBED
	// pc.printf("Cell conversion completed\n");
#else
	// printf("Cell conversion completed\n");
#endif
}
 8006e36:	bf00      	nop
 8006e38:	3708      	adds	r7, #8
 8006e3a:	46bd      	mov	sp, r7
 8006e3c:	bd80      	pop	{r7, pc}
	...

08006e40 <adBms6830_read_cell_voltages>:
/**
 *******************************************************************************
 * @brief Read Cell Voltages
 *******************************************************************************
 */
void adBms6830_read_cell_voltages(uint8_t tIC, cell_asic *ic) {
 8006e40:	b580      	push	{r7, lr}
 8006e42:	b084      	sub	sp, #16
 8006e44:	af02      	add	r7, sp, #8
 8006e46:	4603      	mov	r3, r0
 8006e48:	6039      	str	r1, [r7, #0]
 8006e4a:	71fb      	strb	r3, [r7, #7]
	adBmsWakeupIc(tIC);
 8006e4c:	79fb      	ldrb	r3, [r7, #7]
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f000 fa7c 	bl	800734c <adBmsWakeupIc>
	adBms6830_Adcv(RD_ON, CONTINUOUS, DCP_OFF, RSTF_OFF, OW_OFF_ALL_CH);
 8006e54:	2300      	movs	r3, #0
 8006e56:	9300      	str	r3, [sp, #0]
 8006e58:	2300      	movs	r3, #0
 8006e5a:	2200      	movs	r2, #0
 8006e5c:	2101      	movs	r1, #1
 8006e5e:	2001      	movs	r0, #1
 8006e60:	f7fb fa90 	bl	8002384 <adBms6830_Adcv>
	HAL_Delay(100);
 8006e64:	2064      	movs	r0, #100	@ 0x64
 8006e66:	f003 fc7b 	bl	800a760 <HAL_Delay>
	adBms6830_Snap();
 8006e6a:	f7fb fabe 	bl	80023ea <adBms6830_Snap>
	adBmsReadData(tIC, &ic[0], RDCVA, Cell, A);
 8006e6e:	79f8      	ldrb	r0, [r7, #7]
 8006e70:	2301      	movs	r3, #1
 8006e72:	9300      	str	r3, [sp, #0]
 8006e74:	2300      	movs	r3, #0
 8006e76:	4a11      	ldr	r2, [pc, #68]	@ (8006ebc <adBms6830_read_cell_voltages+0x7c>)
 8006e78:	6839      	ldr	r1, [r7, #0]
 8006e7a:	f7fa faa9 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDCVB, Cell, B);
 8006e7e:	79f8      	ldrb	r0, [r7, #7]
 8006e80:	2302      	movs	r3, #2
 8006e82:	9300      	str	r3, [sp, #0]
 8006e84:	2300      	movs	r3, #0
 8006e86:	4a0e      	ldr	r2, [pc, #56]	@ (8006ec0 <adBms6830_read_cell_voltages+0x80>)
 8006e88:	6839      	ldr	r1, [r7, #0]
 8006e8a:	f7fa faa1 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDCVC, Cell, C);
 8006e8e:	79f8      	ldrb	r0, [r7, #7]
 8006e90:	2303      	movs	r3, #3
 8006e92:	9300      	str	r3, [sp, #0]
 8006e94:	2300      	movs	r3, #0
 8006e96:	4a0b      	ldr	r2, [pc, #44]	@ (8006ec4 <adBms6830_read_cell_voltages+0x84>)
 8006e98:	6839      	ldr	r1, [r7, #0]
 8006e9a:	f7fa fa99 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDCVD, Cell, D);
 8006e9e:	79f8      	ldrb	r0, [r7, #7]
 8006ea0:	2304      	movs	r3, #4
 8006ea2:	9300      	str	r3, [sp, #0]
 8006ea4:	2300      	movs	r3, #0
 8006ea6:	4a08      	ldr	r2, [pc, #32]	@ (8006ec8 <adBms6830_read_cell_voltages+0x88>)
 8006ea8:	6839      	ldr	r1, [r7, #0]
 8006eaa:	f7fa fa91 	bl	80013d0 <adBmsReadData>
	//adBmsReadData(tIC, &ic[0], RDCVE, Cell, E);
	//adBmsReadData(tIC, &ic[0], RDCVF, Cell, F);
	adBms6830_Unsnap();
 8006eae:	f7fb faab 	bl	8002408 <adBms6830_Unsnap>

}
 8006eb2:	bf00      	nop
 8006eb4:	3708      	adds	r7, #8
 8006eb6:	46bd      	mov	sp, r7
 8006eb8:	bd80      	pop	{r7, pc}
 8006eba:	bf00      	nop
 8006ebc:	20000008 	.word	0x20000008
 8006ec0:	2000000c 	.word	0x2000000c
 8006ec4:	20000010 	.word	0x20000010
 8006ec8:	20000014 	.word	0x20000014

08006ecc <adBms6830_start_aux_voltage_measurment>:
/**
 *******************************************************************************
 * @brief Start AUX, VMV, V+ Voltages Measurement
 *******************************************************************************
 */
void adBms6830_start_aux_voltage_measurment(uint8_t tIC, cell_asic *ic) {
 8006ecc:	b580      	push	{r7, lr}
 8006ece:	b086      	sub	sp, #24
 8006ed0:	af02      	add	r7, sp, #8
 8006ed2:	4603      	mov	r3, r0
 8006ed4:	6039      	str	r1, [r7, #0]
 8006ed6:	71fb      	strb	r3, [r7, #7]
	for (uint8_t cic = 0; cic < tIC; cic++) {
 8006ed8:	2300      	movs	r3, #0
 8006eda:	73fb      	strb	r3, [r7, #15]
 8006edc:	e01a      	b.n	8006f14 <adBms6830_start_aux_voltage_measurment+0x48>
		/* Init config A */
		ic[cic].tx_cfga.refon = PWR_UP;
 8006ede:	7bfb      	ldrb	r3, [r7, #15]
 8006ee0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006ee4:	fb02 f303 	mul.w	r3, r2, r3
 8006ee8:	683a      	ldr	r2, [r7, #0]
 8006eea:	441a      	add	r2, r3
 8006eec:	7813      	ldrb	r3, [r2, #0]
 8006eee:	f043 0301 	orr.w	r3, r3, #1
 8006ef2:	7013      	strb	r3, [r2, #0]
		ic[cic].tx_cfga.gpo = 0X3FF; /* All GPIO pull down off */
 8006ef4:	7bfb      	ldrb	r3, [r7, #15]
 8006ef6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8006efa:	fb02 f303 	mul.w	r3, r2, r3
 8006efe:	683a      	ldr	r2, [r7, #0]
 8006f00:	441a      	add	r2, r3
 8006f02:	8853      	ldrh	r3, [r2, #2]
 8006f04:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006f08:	f361 134e 	bfi	r3, r1, #5, #10
 8006f0c:	8053      	strh	r3, [r2, #2]
	for (uint8_t cic = 0; cic < tIC; cic++) {
 8006f0e:	7bfb      	ldrb	r3, [r7, #15]
 8006f10:	3301      	adds	r3, #1
 8006f12:	73fb      	strb	r3, [r7, #15]
 8006f14:	7bfa      	ldrb	r2, [r7, #15]
 8006f16:	79fb      	ldrb	r3, [r7, #7]
 8006f18:	429a      	cmp	r2, r3
 8006f1a:	d3e0      	bcc.n	8006ede <adBms6830_start_aux_voltage_measurment+0x12>
	}
	adBmsWakeupIc(tIC);
 8006f1c:	79fb      	ldrb	r3, [r7, #7]
 8006f1e:	4618      	mov	r0, r3
 8006f20:	f000 fa14 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGA, Config, A);
 8006f24:	79f8      	ldrb	r0, [r7, #7]
 8006f26:	2301      	movs	r3, #1
 8006f28:	9300      	str	r3, [sp, #0]
 8006f2a:	2308      	movs	r3, #8
 8006f2c:	4a06      	ldr	r2, [pc, #24]	@ (8006f48 <adBms6830_start_aux_voltage_measurment+0x7c>)
 8006f2e:	6839      	ldr	r1, [r7, #0]
 8006f30:	f7fb f84a 	bl	8001fc8 <adBmsWriteData>
	adBms6830_Adax(AUX_OW_OFF, PUP_DOWN, AUX_ALL);
 8006f34:	2200      	movs	r2, #0
 8006f36:	2100      	movs	r1, #0
 8006f38:	2000      	movs	r0, #0
 8006f3a:	f7fb fa74 	bl	8002426 <adBms6830_Adax>
#ifdef MBED
	// pc.printf("Aux voltage conversion completed\n");
#else
	// printf("Aux voltage conversion completed\n");
#endif
}
 8006f3e:	bf00      	nop
 8006f40:	3710      	adds	r7, #16
 8006f42:	46bd      	mov	sp, r7
 8006f44:	bd80      	pop	{r7, pc}
 8006f46:	bf00      	nop
 8006f48:	20000000 	.word	0x20000000

08006f4c <adBms6830_read_aux_voltages>:
/**
 *******************************************************************************
 * @brief Read AUX, VMV, V+ Voltages
 *******************************************************************************
 */
void adBms6830_read_aux_voltages(uint8_t tIC, cell_asic *ic) {
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af02      	add	r7, sp, #8
 8006f52:	4603      	mov	r3, r0
 8006f54:	6039      	str	r1, [r7, #0]
 8006f56:	71fb      	strb	r3, [r7, #7]
	adBmsWakeupIc(tIC);
 8006f58:	79fb      	ldrb	r3, [r7, #7]
 8006f5a:	4618      	mov	r0, r3
 8006f5c:	f000 f9f6 	bl	800734c <adBmsWakeupIc>
	adBms6830_Adax(AUX_OW_OFF, PUP_DOWN, AUX_ALL);
 8006f60:	2200      	movs	r2, #0
 8006f62:	2100      	movs	r1, #0
 8006f64:	2000      	movs	r0, #0
 8006f66:	f7fb fa5e 	bl	8002426 <adBms6830_Adax>
	adBmsReadData(tIC, &ic[0], RDAUXA, Aux, A);
 8006f6a:	79f8      	ldrb	r0, [r7, #7]
 8006f6c:	2301      	movs	r3, #1
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	2301      	movs	r3, #1
 8006f72:	4a13      	ldr	r2, [pc, #76]	@ (8006fc0 <adBms6830_read_aux_voltages+0x74>)
 8006f74:	6839      	ldr	r1, [r7, #0]
 8006f76:	f7fa fa2b 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDAUXB, Aux, B);
 8006f7a:	79f8      	ldrb	r0, [r7, #7]
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	9300      	str	r3, [sp, #0]
 8006f80:	2301      	movs	r3, #1
 8006f82:	4a10      	ldr	r2, [pc, #64]	@ (8006fc4 <adBms6830_read_aux_voltages+0x78>)
 8006f84:	6839      	ldr	r1, [r7, #0]
 8006f86:	f7fa fa23 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDAUXC, Aux, C);
 8006f8a:	79f8      	ldrb	r0, [r7, #7]
 8006f8c:	2303      	movs	r3, #3
 8006f8e:	9300      	str	r3, [sp, #0]
 8006f90:	2301      	movs	r3, #1
 8006f92:	4a0d      	ldr	r2, [pc, #52]	@ (8006fc8 <adBms6830_read_aux_voltages+0x7c>)
 8006f94:	6839      	ldr	r1, [r7, #0]
 8006f96:	f7fa fa1b 	bl	80013d0 <adBmsReadData>
	adBmsReadData(tIC, &ic[0], RDAUXD, Aux, D);
 8006f9a:	79f8      	ldrb	r0, [r7, #7]
 8006f9c:	2304      	movs	r3, #4
 8006f9e:	9300      	str	r3, [sp, #0]
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	4a0a      	ldr	r2, [pc, #40]	@ (8006fcc <adBms6830_read_aux_voltages+0x80>)
 8006fa4:	6839      	ldr	r1, [r7, #0]
 8006fa6:	f7fa fa13 	bl	80013d0 <adBmsReadData>
	printVoltages(tIC, &ic[0], Aux);
 8006faa:	79fb      	ldrb	r3, [r7, #7]
 8006fac:	2201      	movs	r2, #1
 8006fae:	6839      	ldr	r1, [r7, #0]
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f000 f9e9 	bl	8007388 <printVoltages>
}
 8006fb6:	bf00      	nop
 8006fb8:	3708      	adds	r7, #8
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	bd80      	pop	{r7, pc}
 8006fbe:	bf00      	nop
 8006fc0:	20000018 	.word	0x20000018
 8006fc4:	2000001c 	.word	0x2000001c
 8006fc8:	20000020 	.word	0x20000020
 8006fcc:	20000024 	.word	0x20000024

08006fd0 <balanceCells>:
#else
	// printf("Fcell Registers Cleared\n\n");
#endif
}

void balanceCells(uint8_t tIC, cell_asic *ic, PWM_DUTY duty_cycle) {
 8006fd0:	b5b0      	push	{r4, r5, r7, lr}
 8006fd2:	b086      	sub	sp, #24
 8006fd4:	af02      	add	r7, sp, #8
 8006fd6:	4603      	mov	r3, r0
 8006fd8:	6039      	str	r1, [r7, #0]
 8006fda:	71fb      	strb	r3, [r7, #7]
 8006fdc:	4613      	mov	r3, r2
 8006fde:	71bb      	strb	r3, [r7, #6]
	// Reset after max duration to prevent overheating
	if (tick > 200) {
 8006fe0:	4b69      	ldr	r3, [pc, #420]	@ (8007188 <balanceCells+0x1b8>)
 8006fe2:	881b      	ldrh	r3, [r3, #0]
 8006fe4:	2bc8      	cmp	r3, #200	@ 0xc8
 8006fe6:	d90c      	bls.n	8007002 <balanceCells+0x32>
		stopBalancing(tIC, ic);
 8006fe8:	79fb      	ldrb	r3, [r7, #7]
 8006fea:	6839      	ldr	r1, [r7, #0]
 8006fec:	4618      	mov	r0, r3
 8006fee:	f000 f8dd 	bl	80071ac <stopBalancing>
		tick = 0;
 8006ff2:	4b65      	ldr	r3, [pc, #404]	@ (8007188 <balanceCells+0x1b8>)
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	801a      	strh	r2, [r3, #0]
		// Consider updating target voltage after each cycle
		target_lowest_cell = lowest_cell;
 8006ff8:	4b64      	ldr	r3, [pc, #400]	@ (800718c <balanceCells+0x1bc>)
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a64      	ldr	r2, [pc, #400]	@ (8007190 <balanceCells+0x1c0>)
 8006ffe:	6013      	str	r3, [r2, #0]
		return;
 8007000:	e0b9      	b.n	8007176 <balanceCells+0x1a6>
	}

	// Initialize target when first called
	if (target_lowest_cell == -1) {
 8007002:	4b63      	ldr	r3, [pc, #396]	@ (8007190 <balanceCells+0x1c0>)
 8007004:	edd3 7a00 	vldr	s15, [r3]
 8007008:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 800700c:	eef4 7a47 	vcmp.f32	s15, s14
 8007010:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007014:	d103      	bne.n	800701e <balanceCells+0x4e>
		target_lowest_cell = lowest_cell;
 8007016:	4b5d      	ldr	r3, [pc, #372]	@ (800718c <balanceCells+0x1bc>)
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	4a5d      	ldr	r2, [pc, #372]	@ (8007190 <balanceCells+0x1c0>)
 800701c:	6013      	str	r3, [r2, #0]
	}

	// Only update balancing configuration periodically
	if (tick == 10) {
 800701e:	4b5a      	ldr	r3, [pc, #360]	@ (8007188 <balanceCells+0x1b8>)
 8007020:	881b      	ldrh	r3, [r3, #0]
 8007022:	2b0a      	cmp	r3, #10
 8007024:	d17c      	bne.n	8007120 <balanceCells+0x150>
		// Clear balance mask for new calculation
		multiMask = 0;
 8007026:	4b5b      	ldr	r3, [pc, #364]	@ (8007194 <balanceCells+0x1c4>)
 8007028:	2200      	movs	r2, #0
 800702a:	801a      	strh	r2, [r3, #0]

		for (uint8_t dev = 0; dev < tIC; ++dev) {
 800702c:	2300      	movs	r3, #0
 800702e:	73fb      	strb	r3, [r7, #15]
 8007030:	e072      	b.n	8007118 <balanceCells+0x148>
			// Start with all balance switches off
			ic[dev].tx_cfgb.dcc = 0;
 8007032:	7bfb      	ldrb	r3, [r7, #15]
 8007034:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007038:	fb02 f303 	mul.w	r3, r2, r3
 800703c:	683a      	ldr	r2, [r7, #0]
 800703e:	4413      	add	r3, r2
 8007040:	2200      	movs	r2, #0
 8007042:	825a      	strh	r2, [r3, #18]

			for (uint8_t ch = 0; ch < cell_count; ++ch) {
 8007044:	2300      	movs	r3, #0
 8007046:	73bb      	strb	r3, [r7, #14]
 8007048:	e050      	b.n	80070ec <balanceCells+0x11c>
				float v = getVoltage(ic[dev].cell.c_codes[ch]);
 800704a:	7bfb      	ldrb	r3, [r7, #15]
 800704c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007050:	fb02 f303 	mul.w	r3, r2, r3
 8007054:	683a      	ldr	r2, [r7, #0]
 8007056:	4413      	add	r3, r2
 8007058:	7bba      	ldrb	r2, [r7, #14]
 800705a:	3214      	adds	r2, #20
 800705c:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8007060:	4618      	mov	r0, r3
 8007062:	f000 ff55 	bl	8007f10 <getVoltage>
 8007066:	ed87 0a02 	vstr	s0, [r7, #8]

				// Improved logic: Balance cells above target with a small hysteresis
				if (v > (target_lowest_cell + 0.01)) { // 10mV hysteresis
 800706a:	68b8      	ldr	r0, [r7, #8]
 800706c:	f7f9 fa74 	bl	8000558 <__aeabi_f2d>
 8007070:	4604      	mov	r4, r0
 8007072:	460d      	mov	r5, r1
 8007074:	4b46      	ldr	r3, [pc, #280]	@ (8007190 <balanceCells+0x1c0>)
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4618      	mov	r0, r3
 800707a:	f7f9 fa6d 	bl	8000558 <__aeabi_f2d>
 800707e:	a340      	add	r3, pc, #256	@ (adr r3, 8007180 <balanceCells+0x1b0>)
 8007080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007084:	f7f9 f90a 	bl	800029c <__adddf3>
 8007088:	4602      	mov	r2, r0
 800708a:	460b      	mov	r3, r1
 800708c:	4620      	mov	r0, r4
 800708e:	4629      	mov	r1, r5
 8007090:	f7f9 fd4a 	bl	8000b28 <__aeabi_dcmpgt>
 8007094:	4603      	mov	r3, r0
 8007096:	2b00      	cmp	r3, #0
 8007098:	d019      	beq.n	80070ce <balanceCells+0xfe>
													   // Set this cell for balancing
					multiMask |= (1 << ch);
 800709a:	7bbb      	ldrb	r3, [r7, #14]
 800709c:	2201      	movs	r2, #1
 800709e:	fa02 f303 	lsl.w	r3, r2, r3
 80070a2:	b21a      	sxth	r2, r3
 80070a4:	4b3b      	ldr	r3, [pc, #236]	@ (8007194 <balanceCells+0x1c4>)
 80070a6:	881b      	ldrh	r3, [r3, #0]
 80070a8:	b21b      	sxth	r3, r3
 80070aa:	4313      	orrs	r3, r2
 80070ac:	b21b      	sxth	r3, r3
 80070ae:	b29a      	uxth	r2, r3
 80070b0:	4b38      	ldr	r3, [pc, #224]	@ (8007194 <balanceCells+0x1c4>)
 80070b2:	801a      	strh	r2, [r3, #0]
					// Configure PWM duty cycle
					ic[dev].PwmA.pwma[ch] = duty_cycle;
 80070b4:	7bfb      	ldrb	r3, [r7, #15]
 80070b6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80070ba:	fb02 f303 	mul.w	r3, r2, r3
 80070be:	683a      	ldr	r2, [r7, #0]
 80070c0:	441a      	add	r2, r3
 80070c2:	7bbb      	ldrb	r3, [r7, #14]
 80070c4:	4413      	add	r3, r2
 80070c6:	79ba      	ldrb	r2, [r7, #6]
 80070c8:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
 80070cc:	e00b      	b.n	80070e6 <balanceCells+0x116>
				} else {
					// Ensure PWM is off for cells we don't balance
					ic[dev].PwmA.pwma[ch] = PWM_0_0_PCT;
 80070ce:	7bfb      	ldrb	r3, [r7, #15]
 80070d0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80070d4:	fb02 f303 	mul.w	r3, r2, r3
 80070d8:	683a      	ldr	r2, [r7, #0]
 80070da:	441a      	add	r2, r3
 80070dc:	7bbb      	ldrb	r3, [r7, #14]
 80070de:	4413      	add	r3, r2
 80070e0:	2200      	movs	r2, #0
 80070e2:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
			for (uint8_t ch = 0; ch < cell_count; ++ch) {
 80070e6:	7bbb      	ldrb	r3, [r7, #14]
 80070e8:	3301      	adds	r3, #1
 80070ea:	73bb      	strb	r3, [r7, #14]
 80070ec:	4b2a      	ldr	r3, [pc, #168]	@ (8007198 <balanceCells+0x1c8>)
 80070ee:	781b      	ldrb	r3, [r3, #0]
 80070f0:	7bba      	ldrb	r2, [r7, #14]
 80070f2:	429a      	cmp	r2, r3
 80070f4:	d3a9      	bcc.n	800704a <balanceCells+0x7a>
				}
			}

			// Apply the mask directly (cleaner than the previous approach)
			ic[dev].tx_cfgb.dcc = ConfigB_DccBits(multiMask, DCC_BIT_SET);
 80070f6:	4b27      	ldr	r3, [pc, #156]	@ (8007194 <balanceCells+0x1c4>)
 80070f8:	8818      	ldrh	r0, [r3, #0]
 80070fa:	7bfb      	ldrb	r3, [r7, #15]
 80070fc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007100:	fb02 f303 	mul.w	r3, r2, r3
 8007104:	683a      	ldr	r2, [r7, #0]
 8007106:	18d4      	adds	r4, r2, r3
 8007108:	2101      	movs	r1, #1
 800710a:	f7fb f9b8 	bl	800247e <ConfigB_DccBits>
 800710e:	4603      	mov	r3, r0
 8007110:	8263      	strh	r3, [r4, #18]
		for (uint8_t dev = 0; dev < tIC; ++dev) {
 8007112:	7bfb      	ldrb	r3, [r7, #15]
 8007114:	3301      	adds	r3, #1
 8007116:	73fb      	strb	r3, [r7, #15]
 8007118:	7bfa      	ldrb	r2, [r7, #15]
 800711a:	79fb      	ldrb	r3, [r7, #7]
 800711c:	429a      	cmp	r2, r3
 800711e:	d388      	bcc.n	8007032 <balanceCells+0x62>
		}
	}

	// Send configuration to the hardware - this should happen every time
	// to ensure the balancing continues even if we don't update the mask
	adBmsWakeupIc(tIC);
 8007120:	79fb      	ldrb	r3, [r7, #7]
 8007122:	4618      	mov	r0, r3
 8007124:	f000 f912 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM1, Pwm, A); /* cells 1-8 */
 8007128:	79f8      	ldrb	r0, [r7, #7]
 800712a:	2301      	movs	r3, #1
 800712c:	9300      	str	r3, [sp, #0]
 800712e:	2304      	movs	r3, #4
 8007130:	4a1a      	ldr	r2, [pc, #104]	@ (800719c <balanceCells+0x1cc>)
 8007132:	6839      	ldr	r1, [r7, #0]
 8007134:	f7fa ff48 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 8007138:	79fb      	ldrb	r3, [r7, #7]
 800713a:	4618      	mov	r0, r3
 800713c:	f000 f906 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM2, Pwm, B); /* cells 9-16 */
 8007140:	79f8      	ldrb	r0, [r7, #7]
 8007142:	2302      	movs	r3, #2
 8007144:	9300      	str	r3, [sp, #0]
 8007146:	2304      	movs	r3, #4
 8007148:	4a15      	ldr	r2, [pc, #84]	@ (80071a0 <balanceCells+0x1d0>)
 800714a:	6839      	ldr	r1, [r7, #0]
 800714c:	f7fa ff3c 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 8007150:	79fb      	ldrb	r3, [r7, #7]
 8007152:	4618      	mov	r0, r3
 8007154:	f000 f8fa 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B); /* push DCC */
 8007158:	79f8      	ldrb	r0, [r7, #7]
 800715a:	2302      	movs	r3, #2
 800715c:	9300      	str	r3, [sp, #0]
 800715e:	2308      	movs	r3, #8
 8007160:	4a10      	ldr	r2, [pc, #64]	@ (80071a4 <balanceCells+0x1d4>)
 8007162:	6839      	ldr	r1, [r7, #0]
 8007164:	f7fa ff30 	bl	8001fc8 <adBmsWriteData>

	// Enable S-pin control
	adBmsWakeupIc(tIC);
 8007168:	79fb      	ldrb	r3, [r7, #7]
 800716a:	4618      	mov	r0, r3
 800716c:	f000 f8ee 	bl	800734c <adBmsWakeupIc>
	spiSendCmd(UNMUTE);
 8007170:	480d      	ldr	r0, [pc, #52]	@ (80071a8 <balanceCells+0x1d8>)
 8007172:	f7f9 fffd 	bl	8001170 <spiSendCmd>
}
 8007176:	3710      	adds	r7, #16
 8007178:	46bd      	mov	sp, r7
 800717a:	bdb0      	pop	{r4, r5, r7, pc}
 800717c:	f3af 8000 	nop.w
 8007180:	47ae147b 	.word	0x47ae147b
 8007184:	3f847ae1 	.word	0x3f847ae1
 8007188:	200004d4 	.word	0x200004d4
 800718c:	200005c4 	.word	0x200005c4
 8007190:	20000034 	.word	0x20000034
 8007194:	200004d2 	.word	0x200004d2
 8007198:	2000003c 	.word	0x2000003c
 800719c:	20000028 	.word	0x20000028
 80071a0:	2000002c 	.word	0x2000002c
 80071a4:	20000004 	.word	0x20000004
 80071a8:	20000030 	.word	0x20000030

080071ac <stopBalancing>:

void stopBalancing(uint8_t tIC, cell_asic *ic) {
 80071ac:	b580      	push	{r7, lr}
 80071ae:	b086      	sub	sp, #24
 80071b0:	af02      	add	r7, sp, #8
 80071b2:	4603      	mov	r3, r0
 80071b4:	6039      	str	r1, [r7, #0]
 80071b6:	71fb      	strb	r3, [r7, #7]
	// Clear all balance control
	multiMask = 0;
 80071b8:	4b2d      	ldr	r3, [pc, #180]	@ (8007270 <stopBalancing+0xc4>)
 80071ba:	2200      	movs	r2, #0
 80071bc:	801a      	strh	r2, [r3, #0]

	for (uint8_t dev = 0; dev < tIC; ++dev) {
 80071be:	2300      	movs	r3, #0
 80071c0:	73fb      	strb	r3, [r7, #15]
 80071c2:	e022      	b.n	800720a <stopBalancing+0x5e>
		// Clear all DCC bits for all cells
		ic[dev].tx_cfgb.dcc = 0;
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
 80071c6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80071ca:	fb02 f303 	mul.w	r3, r2, r3
 80071ce:	683a      	ldr	r2, [r7, #0]
 80071d0:	4413      	add	r3, r2
 80071d2:	2200      	movs	r2, #0
 80071d4:	825a      	strh	r2, [r3, #18]

		// Also ensure all PWM settings are zero
		for (uint8_t ch = 0; ch < cell_count; ++ch) {
 80071d6:	2300      	movs	r3, #0
 80071d8:	73bb      	strb	r3, [r7, #14]
 80071da:	e00e      	b.n	80071fa <stopBalancing+0x4e>
			ic[dev].PwmA.pwma[ch] = PWM_0_0_PCT;
 80071dc:	7bfb      	ldrb	r3, [r7, #15]
 80071de:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80071e2:	fb02 f303 	mul.w	r3, r2, r3
 80071e6:	683a      	ldr	r2, [r7, #0]
 80071e8:	441a      	add	r2, r3
 80071ea:	7bbb      	ldrb	r3, [r7, #14]
 80071ec:	4413      	add	r3, r2
 80071ee:	2200      	movs	r2, #0
 80071f0:	f883 2111 	strb.w	r2, [r3, #273]	@ 0x111
		for (uint8_t ch = 0; ch < cell_count; ++ch) {
 80071f4:	7bbb      	ldrb	r3, [r7, #14]
 80071f6:	3301      	adds	r3, #1
 80071f8:	73bb      	strb	r3, [r7, #14]
 80071fa:	4b1e      	ldr	r3, [pc, #120]	@ (8007274 <stopBalancing+0xc8>)
 80071fc:	781b      	ldrb	r3, [r3, #0]
 80071fe:	7bba      	ldrb	r2, [r7, #14]
 8007200:	429a      	cmp	r2, r3
 8007202:	d3eb      	bcc.n	80071dc <stopBalancing+0x30>
	for (uint8_t dev = 0; dev < tIC; ++dev) {
 8007204:	7bfb      	ldrb	r3, [r7, #15]
 8007206:	3301      	adds	r3, #1
 8007208:	73fb      	strb	r3, [r7, #15]
 800720a:	7bfa      	ldrb	r2, [r7, #15]
 800720c:	79fb      	ldrb	r3, [r7, #7]
 800720e:	429a      	cmp	r2, r3
 8007210:	d3d8      	bcc.n	80071c4 <stopBalancing+0x18>
		}
	}

	// Update hardware registers
	adBmsWakeupIc(tIC);
 8007212:	79fb      	ldrb	r3, [r7, #7]
 8007214:	4618      	mov	r0, r3
 8007216:	f000 f899 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM1, Pwm, A);
 800721a:	79f8      	ldrb	r0, [r7, #7]
 800721c:	2301      	movs	r3, #1
 800721e:	9300      	str	r3, [sp, #0]
 8007220:	2304      	movs	r3, #4
 8007222:	4a15      	ldr	r2, [pc, #84]	@ (8007278 <stopBalancing+0xcc>)
 8007224:	6839      	ldr	r1, [r7, #0]
 8007226:	f7fa fecf 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 800722a:	79fb      	ldrb	r3, [r7, #7]
 800722c:	4618      	mov	r0, r3
 800722e:	f000 f88d 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRPWM2, Pwm, B);
 8007232:	79f8      	ldrb	r0, [r7, #7]
 8007234:	2302      	movs	r3, #2
 8007236:	9300      	str	r3, [sp, #0]
 8007238:	2304      	movs	r3, #4
 800723a:	4a10      	ldr	r2, [pc, #64]	@ (800727c <stopBalancing+0xd0>)
 800723c:	6839      	ldr	r1, [r7, #0]
 800723e:	f7fa fec3 	bl	8001fc8 <adBmsWriteData>

	adBmsWakeupIc(tIC);
 8007242:	79fb      	ldrb	r3, [r7, #7]
 8007244:	4618      	mov	r0, r3
 8007246:	f000 f881 	bl	800734c <adBmsWakeupIc>
	adBmsWriteData(tIC, &ic[0], WRCFGB, Config, B);
 800724a:	79f8      	ldrb	r0, [r7, #7]
 800724c:	2302      	movs	r3, #2
 800724e:	9300      	str	r3, [sp, #0]
 8007250:	2308      	movs	r3, #8
 8007252:	4a0b      	ldr	r2, [pc, #44]	@ (8007280 <stopBalancing+0xd4>)
 8007254:	6839      	ldr	r1, [r7, #0]
 8007256:	f7fa feb7 	bl	8001fc8 <adBmsWriteData>

	// Ensure S-pins are operational
	adBmsWakeupIc(tIC);
 800725a:	79fb      	ldrb	r3, [r7, #7]
 800725c:	4618      	mov	r0, r3
 800725e:	f000 f875 	bl	800734c <adBmsWakeupIc>
	spiSendCmd(UNMUTE);
 8007262:	4808      	ldr	r0, [pc, #32]	@ (8007284 <stopBalancing+0xd8>)
 8007264:	f7f9 ff84 	bl	8001170 <spiSendCmd>
}
 8007268:	bf00      	nop
 800726a:	3710      	adds	r7, #16
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}
 8007270:	200004d2 	.word	0x200004d2
 8007274:	2000003c 	.word	0x2000003c
 8007278:	20000028 	.word	0x20000028
 800727c:	2000002c 	.word	0x2000002c
 8007280:	20000004 	.word	0x20000004
 8007284:	20000030 	.word	0x20000030

08007288 <Delay_ms>:
 * @return None
 *
 *******************************************************************************
*/
void Delay_ms(uint32_t delay)
{
 8007288:	b580      	push	{r7, lr}
 800728a:	b082      	sub	sp, #8
 800728c:	af00      	add	r7, sp, #0
 800728e:	6078      	str	r0, [r7, #4]
  HAL_Delay(delay);
 8007290:	6878      	ldr	r0, [r7, #4]
 8007292:	f003 fa65 	bl	800a760 <HAL_Delay>
}
 8007296:	bf00      	nop
 8007298:	3708      	adds	r7, #8
 800729a:	46bd      	mov	sp, r7
 800729c:	bd80      	pop	{r7, pc}
	...

080072a0 <adBmsCsLow>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsLow()
{
 80072a0:	b580      	push	{r7, lr}
 80072a2:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_RESET);
 80072a4:	2200      	movs	r2, #0
 80072a6:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80072aa:	4802      	ldr	r0, [pc, #8]	@ (80072b4 <adBmsCsLow+0x14>)
 80072ac:	f005 fe32 	bl	800cf14 <HAL_GPIO_WritePin>
}
 80072b0:	bf00      	nop
 80072b2:	bd80      	pop	{r7, pc}
 80072b4:	48000400 	.word	0x48000400

080072b8 <adBmsCsHigh>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsCsHigh()
{
 80072b8:	b580      	push	{r7, lr}
 80072ba:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(GPIO_PORT, CS_PIN, GPIO_PIN_SET);
 80072bc:	2201      	movs	r2, #1
 80072be:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80072c2:	4802      	ldr	r0, [pc, #8]	@ (80072cc <adBmsCsHigh+0x14>)
 80072c4:	f005 fe26 	bl	800cf14 <HAL_GPIO_WritePin>
}
 80072c8:	bf00      	nop
 80072ca:	bd80      	pop	{r7, pc}
 80072cc:	48000400 	.word	0x48000400

080072d0 <spiWriteBytes>:
void spiWriteBytes
( 
uint16_t size,                     /*Option: Number of bytes to be written on the SPI port*/
uint8_t *tx_Data                       /*Array of bytes to be written on the SPI port*/
)
{
 80072d0:	b580      	push	{r7, lr}
 80072d2:	b084      	sub	sp, #16
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	4603      	mov	r3, r0
 80072d8:	6039      	str	r1, [r7, #0]
 80072da:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_SPI_Transmit(hspi, tx_Data, size, SPI_TIME_OUT);
 80072dc:	4b0a      	ldr	r3, [pc, #40]	@ (8007308 <spiWriteBytes+0x38>)
 80072de:	6818      	ldr	r0, [r3, #0]
 80072e0:	88fa      	ldrh	r2, [r7, #6]
 80072e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80072e6:	6839      	ldr	r1, [r7, #0]
 80072e8:	f006 ff07 	bl	800e0fa <HAL_SPI_Transmit>
 80072ec:	4603      	mov	r3, r0
 80072ee:	73fb      	strb	r3, [r7, #15]
  if(status != HAL_OK) {
 80072f0:	7bfb      	ldrb	r3, [r7, #15]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d004      	beq.n	8007300 <spiWriteBytes+0x30>
        // If you hit this, your SPI handle is likely invalid or the peripheral clock is off
        printf("SPI Error: %d\n", status);
 80072f6:	7bfb      	ldrb	r3, [r7, #15]
 80072f8:	4619      	mov	r1, r3
 80072fa:	4804      	ldr	r0, [pc, #16]	@ (800730c <spiWriteBytes+0x3c>)
 80072fc:	f00a ff58 	bl	80121b0 <iprintf>
    }
}
 8007300:	bf00      	nop
 8007302:	3710      	adds	r7, #16
 8007304:	46bd      	mov	sp, r7
 8007306:	bd80      	pop	{r7, pc}
 8007308:	20000038 	.word	0x20000038
 800730c:	08014fa0 	.word	0x08014fa0

08007310 <spiWriteReadBytes>:
(
uint8_t *tx_data,                   /*array of data to be written on SPI port*/
uint8_t *rx_data,                   /*Input: array that will store the data read by the SPI port*/
uint16_t size                           /*Option: number of bytes*/
)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	60f8      	str	r0, [r7, #12]
 8007318:	60b9      	str	r1, [r7, #8]
 800731a:	4613      	mov	r3, r2
 800731c:	80fb      	strh	r3, [r7, #6]
  HAL_SPI_Transmit(hspi, tx_data, 4, SPI_TIME_OUT);
 800731e:	4b0a      	ldr	r3, [pc, #40]	@ (8007348 <spiWriteReadBytes+0x38>)
 8007320:	6818      	ldr	r0, [r3, #0]
 8007322:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007326:	2204      	movs	r2, #4
 8007328:	68f9      	ldr	r1, [r7, #12]
 800732a:	f006 fee6 	bl	800e0fa <HAL_SPI_Transmit>
  HAL_SPI_Receive(hspi, rx_data, size, SPI_TIME_OUT);
 800732e:	4b06      	ldr	r3, [pc, #24]	@ (8007348 <spiWriteReadBytes+0x38>)
 8007330:	6818      	ldr	r0, [r3, #0]
 8007332:	88fa      	ldrh	r2, [r7, #6]
 8007334:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007338:	68b9      	ldr	r1, [r7, #8]
 800733a:	f007 f854 	bl	800e3e6 <HAL_SPI_Receive>
}
 800733e:	bf00      	nop
 8007340:	3710      	adds	r7, #16
 8007342:	46bd      	mov	sp, r7
 8007344:	bd80      	pop	{r7, pc}
 8007346:	bf00      	nop
 8007348:	20000038 	.word	0x20000038

0800734c <adBmsWakeupIc>:
 * @return None
 *
 *******************************************************************************
*/
void adBmsWakeupIc(uint8_t total_ic)
{
 800734c:	b580      	push	{r7, lr}
 800734e:	b084      	sub	sp, #16
 8007350:	af00      	add	r7, sp, #0
 8007352:	4603      	mov	r3, r0
 8007354:	71fb      	strb	r3, [r7, #7]
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8007356:	2300      	movs	r3, #0
 8007358:	73fb      	strb	r3, [r7, #15]
 800735a:	e00c      	b.n	8007376 <adBmsWakeupIc+0x2a>
  {
    adBmsCsLow();
 800735c:	f7ff ffa0 	bl	80072a0 <adBmsCsLow>
    Delay_ms(WAKEUP_DELAY);
 8007360:	2001      	movs	r0, #1
 8007362:	f7ff ff91 	bl	8007288 <Delay_ms>
    adBmsCsHigh();
 8007366:	f7ff ffa7 	bl	80072b8 <adBmsCsHigh>
    Delay_ms(WAKEUP_DELAY);
 800736a:	2001      	movs	r0, #1
 800736c:	f7ff ff8c 	bl	8007288 <Delay_ms>
  for (uint8_t ic = 0; ic < total_ic; ic++)
 8007370:	7bfb      	ldrb	r3, [r7, #15]
 8007372:	3301      	adds	r3, #1
 8007374:	73fb      	strb	r3, [r7, #15]
 8007376:	7bfa      	ldrb	r2, [r7, #15]
 8007378:	79fb      	ldrb	r3, [r7, #7]
 800737a:	429a      	cmp	r2, r3
 800737c:	d3ee      	bcc.n	800735c <adBmsWakeupIc+0x10>
  }
}
 800737e:	bf00      	nop
 8007380:	bf00      	nop
 8007382:	3710      	adds	r7, #16
 8007384:	46bd      	mov	sp, r7
 8007386:	bd80      	pop	{r7, pc}

08007388 <printVoltages>:
 * @return None
 *
 *******************************************************************************
*/
void printVoltages(uint8_t tIC, cell_asic *IC, TYPE type)
{
 8007388:	b5b0      	push	{r4, r5, r7, lr}
 800738a:	b088      	sub	sp, #32
 800738c:	af00      	add	r7, sp, #0
 800738e:	4603      	mov	r3, r0
 8007390:	6039      	str	r1, [r7, #0]
 8007392:	71fb      	strb	r3, [r7, #7]
 8007394:	4613      	mov	r3, r2
 8007396:	71bb      	strb	r3, [r7, #6]
	if (PRINT_ON) {
  float voltage;
  int16_t temp;
  uint8_t channel;
  if((type == Cell) || (type == AvgCell) || (type == F_volt) || (type == S_volt))
 8007398:	79bb      	ldrb	r3, [r7, #6]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d008      	beq.n	80073b0 <printVoltages+0x28>
 800739e:	79bb      	ldrb	r3, [r7, #6]
 80073a0:	2b05      	cmp	r3, #5
 80073a2:	d005      	beq.n	80073b0 <printVoltages+0x28>
 80073a4:	79bb      	ldrb	r3, [r7, #6]
 80073a6:	2b07      	cmp	r3, #7
 80073a8:	d002      	beq.n	80073b0 <printVoltages+0x28>
 80073aa:	79bb      	ldrb	r3, [r7, #6]
 80073ac:	2b06      	cmp	r3, #6
 80073ae:	d102      	bne.n	80073b6 <printVoltages+0x2e>
  {
    channel = CELL;
 80073b0:	2310      	movs	r3, #16
 80073b2:	777b      	strb	r3, [r7, #29]
 80073b4:	e00a      	b.n	80073cc <printVoltages+0x44>
  }
  else if (type == Aux){ channel = AUX;}
 80073b6:	79bb      	ldrb	r3, [r7, #6]
 80073b8:	2b01      	cmp	r3, #1
 80073ba:	d102      	bne.n	80073c2 <printVoltages+0x3a>
 80073bc:	230c      	movs	r3, #12
 80073be:	777b      	strb	r3, [r7, #29]
 80073c0:	e004      	b.n	80073cc <printVoltages+0x44>
  else if (type == RAux){channel = RAUX;}
 80073c2:	79bb      	ldrb	r3, [r7, #6]
 80073c4:	2b02      	cmp	r3, #2
 80073c6:	d101      	bne.n	80073cc <printVoltages+0x44>
 80073c8:	230a      	movs	r3, #10
 80073ca:	777b      	strb	r3, [r7, #29]
  for(uint8_t ic = 0; ic < tIC; ic++)
 80073cc:	2300      	movs	r3, #0
 80073ce:	773b      	strb	r3, [r7, #28]
 80073d0:	e1d7      	b.n	8007782 <printVoltages+0x3fa>
  {
    printf("IC%d:",(ic+1));
 80073d2:	7f3b      	ldrb	r3, [r7, #28]
 80073d4:	3301      	adds	r3, #1
 80073d6:	4619      	mov	r1, r3
 80073d8:	4893      	ldr	r0, [pc, #588]	@ (8007628 <printVoltages+0x2a0>)
 80073da:	f00a fee9 	bl	80121b0 <iprintf>
    for(uint8_t index = 0; index < channel; index++)
 80073de:	2300      	movs	r3, #0
 80073e0:	76fb      	strb	r3, [r7, #27]
 80073e2:	e1c3      	b.n	800776c <printVoltages+0x3e4>
    {
      if(type == Cell){ temp = IC[ic].cell.c_codes[index]; }
 80073e4:	79bb      	ldrb	r3, [r7, #6]
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d10c      	bne.n	8007404 <printVoltages+0x7c>
 80073ea:	7f3b      	ldrb	r3, [r7, #28]
 80073ec:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80073f0:	fb02 f303 	mul.w	r3, r2, r3
 80073f4:	683a      	ldr	r2, [r7, #0]
 80073f6:	4413      	add	r3, r2
 80073f8:	7efa      	ldrb	r2, [r7, #27]
 80073fa:	3214      	adds	r2, #20
 80073fc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007400:	83fb      	strh	r3, [r7, #30]
 8007402:	e04e      	b.n	80074a2 <printVoltages+0x11a>
      else if(type == AvgCell){ temp = IC[ic].acell.ac_codes[index]; }
 8007404:	79bb      	ldrb	r3, [r7, #6]
 8007406:	2b05      	cmp	r3, #5
 8007408:	d10c      	bne.n	8007424 <printVoltages+0x9c>
 800740a:	7f3b      	ldrb	r3, [r7, #28]
 800740c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007410:	fb02 f303 	mul.w	r3, r2, r3
 8007414:	683a      	ldr	r2, [r7, #0]
 8007416:	4413      	add	r3, r2
 8007418:	7efa      	ldrb	r2, [r7, #27]
 800741a:	3224      	adds	r2, #36	@ 0x24
 800741c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007420:	83fb      	strh	r3, [r7, #30]
 8007422:	e03e      	b.n	80074a2 <printVoltages+0x11a>
      else if(type == F_volt){ temp = IC[ic].fcell.fc_codes[index]; }
 8007424:	79bb      	ldrb	r3, [r7, #6]
 8007426:	2b07      	cmp	r3, #7
 8007428:	d10c      	bne.n	8007444 <printVoltages+0xbc>
 800742a:	7f3b      	ldrb	r3, [r7, #28]
 800742c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007430:	fb02 f303 	mul.w	r3, r2, r3
 8007434:	683a      	ldr	r2, [r7, #0]
 8007436:	4413      	add	r3, r2
 8007438:	7efa      	ldrb	r2, [r7, #27]
 800743a:	3244      	adds	r2, #68	@ 0x44
 800743c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007440:	83fb      	strh	r3, [r7, #30]
 8007442:	e02e      	b.n	80074a2 <printVoltages+0x11a>
      else if(type == S_volt){ temp = IC[ic].scell.sc_codes[index]; }
 8007444:	79bb      	ldrb	r3, [r7, #6]
 8007446:	2b06      	cmp	r3, #6
 8007448:	d10c      	bne.n	8007464 <printVoltages+0xdc>
 800744a:	7f3b      	ldrb	r3, [r7, #28]
 800744c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007450:	fb02 f303 	mul.w	r3, r2, r3
 8007454:	683a      	ldr	r2, [r7, #0]
 8007456:	4413      	add	r3, r2
 8007458:	7efa      	ldrb	r2, [r7, #27]
 800745a:	3234      	adds	r2, #52	@ 0x34
 800745c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007460:	83fb      	strh	r3, [r7, #30]
 8007462:	e01e      	b.n	80074a2 <printVoltages+0x11a>
      else if(type == Aux){ temp = IC[ic].aux.a_codes[index]; }
 8007464:	79bb      	ldrb	r3, [r7, #6]
 8007466:	2b01      	cmp	r3, #1
 8007468:	d10c      	bne.n	8007484 <printVoltages+0xfc>
 800746a:	7f3b      	ldrb	r3, [r7, #28]
 800746c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007470:	fb02 f303 	mul.w	r3, r2, r3
 8007474:	683a      	ldr	r2, [r7, #0]
 8007476:	4413      	add	r3, r2
 8007478:	7efa      	ldrb	r2, [r7, #27]
 800747a:	3254      	adds	r2, #84	@ 0x54
 800747c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8007480:	83fb      	strh	r3, [r7, #30]
 8007482:	e00e      	b.n	80074a2 <printVoltages+0x11a>
      else if(type == RAux){ temp = IC[ic].raux.ra_codes[index]; }
 8007484:	79bb      	ldrb	r3, [r7, #6]
 8007486:	2b02      	cmp	r3, #2
 8007488:	d10b      	bne.n	80074a2 <printVoltages+0x11a>
 800748a:	7f3b      	ldrb	r3, [r7, #28]
 800748c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007490:	fb02 f303 	mul.w	r3, r2, r3
 8007494:	683a      	ldr	r2, [r7, #0]
 8007496:	4413      	add	r3, r2
 8007498:	7efa      	ldrb	r2, [r7, #27]
 800749a:	3260      	adds	r2, #96	@ 0x60
 800749c:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80074a0:	83fb      	strh	r3, [r7, #30]
      voltage = getVoltage(temp);
 80074a2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80074a6:	4618      	mov	r0, r3
 80074a8:	f000 fd32 	bl	8007f10 <getVoltage>
 80074ac:	ed87 0a05 	vstr	s0, [r7, #20]

      if(type == Cell)
 80074b0:	79bb      	ldrb	r3, [r7, #6]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d12b      	bne.n	800750e <printVoltages+0x186>
      {
    	printf("C%d=%fV, ",(index+1), voltage);
 80074b6:	7efb      	ldrb	r3, [r7, #27]
 80074b8:	1c5c      	adds	r4, r3, #1
 80074ba:	6978      	ldr	r0, [r7, #20]
 80074bc:	f7f9 f84c 	bl	8000558 <__aeabi_f2d>
 80074c0:	4602      	mov	r2, r0
 80074c2:	460b      	mov	r3, r1
 80074c4:	4621      	mov	r1, r4
 80074c6:	4859      	ldr	r0, [pc, #356]	@ (800762c <printVoltages+0x2a4>)
 80074c8:	f00a fe72 	bl	80121b0 <iprintf>
//    	printf("%d", ((int) voltage * 100)/100);
//    	printf(".%d", ((int) (voltage * 1000) - ((int) voltage * 1000)));
//    	printf("V, ");

        if(index == (channel-1))
 80074cc:	7efa      	ldrb	r2, [r7, #27]
 80074ce:	7f7b      	ldrb	r3, [r7, #29]
 80074d0:	3b01      	subs	r3, #1
 80074d2:	429a      	cmp	r2, r3
 80074d4:	f040 8147 	bne.w	8007766 <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80074d8:	7f3b      	ldrb	r3, [r7, #28]
 80074da:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80074de:	fb02 f303 	mul.w	r3, r2, r3
 80074e2:	683a      	ldr	r2, [r7, #0]
 80074e4:	4413      	add	r3, r2
 80074e6:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 80074ea:	4619      	mov	r1, r3
 80074ec:	4850      	ldr	r0, [pc, #320]	@ (8007630 <printVoltages+0x2a8>)
 80074ee:	f00a fe5f 	bl	80121b0 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.cell_pec);
 80074f2:	7f3b      	ldrb	r3, [r7, #28]
 80074f4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80074f8:	fb02 f303 	mul.w	r3, r2, r3
 80074fc:	683a      	ldr	r2, [r7, #0]
 80074fe:	4413      	add	r3, r2
 8007500:	f893 31a7 	ldrb.w	r3, [r3, #423]	@ 0x1a7
 8007504:	4619      	mov	r1, r3
 8007506:	484b      	ldr	r0, [pc, #300]	@ (8007634 <printVoltages+0x2ac>)
 8007508:	f00a fe52 	bl	80121b0 <iprintf>
 800750c:	e12b      	b.n	8007766 <printVoltages+0x3de>
        }
      }
      else if(type == AvgCell)
 800750e:	79bb      	ldrb	r3, [r7, #6]
 8007510:	2b05      	cmp	r3, #5
 8007512:	d12b      	bne.n	800756c <printVoltages+0x1e4>
      {
        printf("AC%d=%fV,",(index+1), voltage);
 8007514:	7efb      	ldrb	r3, [r7, #27]
 8007516:	1c5c      	adds	r4, r3, #1
 8007518:	6978      	ldr	r0, [r7, #20]
 800751a:	f7f9 f81d 	bl	8000558 <__aeabi_f2d>
 800751e:	4602      	mov	r2, r0
 8007520:	460b      	mov	r3, r1
 8007522:	4621      	mov	r1, r4
 8007524:	4844      	ldr	r0, [pc, #272]	@ (8007638 <printVoltages+0x2b0>)
 8007526:	f00a fe43 	bl	80121b0 <iprintf>
        if(index == (channel-1))
 800752a:	7efa      	ldrb	r2, [r7, #27]
 800752c:	7f7b      	ldrb	r3, [r7, #29]
 800752e:	3b01      	subs	r3, #1
 8007530:	429a      	cmp	r2, r3
 8007532:	f040 8118 	bne.w	8007766 <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007536:	7f3b      	ldrb	r3, [r7, #28]
 8007538:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800753c:	fb02 f303 	mul.w	r3, r2, r3
 8007540:	683a      	ldr	r2, [r7, #0]
 8007542:	4413      	add	r3, r2
 8007544:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 8007548:	4619      	mov	r1, r3
 800754a:	4839      	ldr	r0, [pc, #228]	@ (8007630 <printVoltages+0x2a8>)
 800754c:	f00a fe30 	bl	80121b0 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.acell_pec);
 8007550:	7f3b      	ldrb	r3, [r7, #28]
 8007552:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007556:	fb02 f303 	mul.w	r3, r2, r3
 800755a:	683a      	ldr	r2, [r7, #0]
 800755c:	4413      	add	r3, r2
 800755e:	f893 31a8 	ldrb.w	r3, [r3, #424]	@ 0x1a8
 8007562:	4619      	mov	r1, r3
 8007564:	4833      	ldr	r0, [pc, #204]	@ (8007634 <printVoltages+0x2ac>)
 8007566:	f00a fe23 	bl	80121b0 <iprintf>
 800756a:	e0fc      	b.n	8007766 <printVoltages+0x3de>
        }
      }
      else if(type == F_volt)
 800756c:	79bb      	ldrb	r3, [r7, #6]
 800756e:	2b07      	cmp	r3, #7
 8007570:	d12b      	bne.n	80075ca <printVoltages+0x242>
      {
        printf("FC%d=%fV,",(index+1), voltage);
 8007572:	7efb      	ldrb	r3, [r7, #27]
 8007574:	1c5c      	adds	r4, r3, #1
 8007576:	6978      	ldr	r0, [r7, #20]
 8007578:	f7f8 ffee 	bl	8000558 <__aeabi_f2d>
 800757c:	4602      	mov	r2, r0
 800757e:	460b      	mov	r3, r1
 8007580:	4621      	mov	r1, r4
 8007582:	482e      	ldr	r0, [pc, #184]	@ (800763c <printVoltages+0x2b4>)
 8007584:	f00a fe14 	bl	80121b0 <iprintf>
        if(index == (channel-1))
 8007588:	7efa      	ldrb	r2, [r7, #27]
 800758a:	7f7b      	ldrb	r3, [r7, #29]
 800758c:	3b01      	subs	r3, #1
 800758e:	429a      	cmp	r2, r3
 8007590:	f040 80e9 	bne.w	8007766 <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007594:	7f3b      	ldrb	r3, [r7, #28]
 8007596:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800759a:	fb02 f303 	mul.w	r3, r2, r3
 800759e:	683a      	ldr	r2, [r7, #0]
 80075a0:	4413      	add	r3, r2
 80075a2:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 80075a6:	4619      	mov	r1, r3
 80075a8:	4821      	ldr	r0, [pc, #132]	@ (8007630 <printVoltages+0x2a8>)
 80075aa:	f00a fe01 	bl	80121b0 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.fcell_pec);
 80075ae:	7f3b      	ldrb	r3, [r7, #28]
 80075b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80075b4:	fb02 f303 	mul.w	r3, r2, r3
 80075b8:	683a      	ldr	r2, [r7, #0]
 80075ba:	4413      	add	r3, r2
 80075bc:	f893 31aa 	ldrb.w	r3, [r3, #426]	@ 0x1aa
 80075c0:	4619      	mov	r1, r3
 80075c2:	481c      	ldr	r0, [pc, #112]	@ (8007634 <printVoltages+0x2ac>)
 80075c4:	f00a fdf4 	bl	80121b0 <iprintf>
 80075c8:	e0cd      	b.n	8007766 <printVoltages+0x3de>
        }
      }
      else if(type == S_volt)
 80075ca:	79bb      	ldrb	r3, [r7, #6]
 80075cc:	2b06      	cmp	r3, #6
 80075ce:	d139      	bne.n	8007644 <printVoltages+0x2bc>
      {
        printf("S%d=%fV,",(index+1), voltage);
 80075d0:	7efb      	ldrb	r3, [r7, #27]
 80075d2:	1c5c      	adds	r4, r3, #1
 80075d4:	6978      	ldr	r0, [r7, #20]
 80075d6:	f7f8 ffbf 	bl	8000558 <__aeabi_f2d>
 80075da:	4602      	mov	r2, r0
 80075dc:	460b      	mov	r3, r1
 80075de:	4621      	mov	r1, r4
 80075e0:	4817      	ldr	r0, [pc, #92]	@ (8007640 <printVoltages+0x2b8>)
 80075e2:	f00a fde5 	bl	80121b0 <iprintf>
        if(index == (channel-1))
 80075e6:	7efa      	ldrb	r2, [r7, #27]
 80075e8:	7f7b      	ldrb	r3, [r7, #29]
 80075ea:	3b01      	subs	r3, #1
 80075ec:	429a      	cmp	r2, r3
 80075ee:	f040 80ba 	bne.w	8007766 <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 80075f2:	7f3b      	ldrb	r3, [r7, #28]
 80075f4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80075f8:	fb02 f303 	mul.w	r3, r2, r3
 80075fc:	683a      	ldr	r2, [r7, #0]
 80075fe:	4413      	add	r3, r2
 8007600:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 8007604:	4619      	mov	r1, r3
 8007606:	480a      	ldr	r0, [pc, #40]	@ (8007630 <printVoltages+0x2a8>)
 8007608:	f00a fdd2 	bl	80121b0 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.scell_pec);
 800760c:	7f3b      	ldrb	r3, [r7, #28]
 800760e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007612:	fb02 f303 	mul.w	r3, r2, r3
 8007616:	683a      	ldr	r2, [r7, #0]
 8007618:	4413      	add	r3, r2
 800761a:	f893 31a9 	ldrb.w	r3, [r3, #425]	@ 0x1a9
 800761e:	4619      	mov	r1, r3
 8007620:	4804      	ldr	r0, [pc, #16]	@ (8007634 <printVoltages+0x2ac>)
 8007622:	f00a fdc5 	bl	80121b0 <iprintf>
 8007626:	e09e      	b.n	8007766 <printVoltages+0x3de>
 8007628:	080151bc 	.word	0x080151bc
 800762c:	080151c4 	.word	0x080151c4
 8007630:	08015140 	.word	0x08015140
 8007634:	080151d0 	.word	0x080151d0
 8007638:	080151dc 	.word	0x080151dc
 800763c:	080151e8 	.word	0x080151e8
 8007640:	080151f4 	.word	0x080151f4
        }
      }
      else if(type == Aux)
 8007644:	79bb      	ldrb	r3, [r7, #6]
 8007646:	2b01      	cmp	r3, #1
 8007648:	d15c      	bne.n	8007704 <printVoltages+0x37c>
      {
        if(index <= 9)
 800764a:	7efb      	ldrb	r3, [r7, #27]
 800764c:	2b09      	cmp	r3, #9
 800764e:	f200 808a 	bhi.w	8007766 <printVoltages+0x3de>
        {
        	float V = voltage;
 8007652:	697b      	ldr	r3, [r7, #20]
 8007654:	613b      	str	r3, [r7, #16]
        	float temperature = -225.6985 * (V * V * V) + 1310.5937 * (V * V) + -2594.7697 * V + 1767.8260;
 8007656:	edd7 7a04 	vldr	s15, [r7, #16]
 800765a:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800765e:	edd7 7a04 	vldr	s15, [r7, #16]
 8007662:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007666:	ee17 0a90 	vmov	r0, s15
 800766a:	f7f8 ff75 	bl	8000558 <__aeabi_f2d>
 800766e:	a350      	add	r3, pc, #320	@ (adr r3, 80077b0 <printVoltages+0x428>)
 8007670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007674:	f7f8 ffc8 	bl	8000608 <__aeabi_dmul>
 8007678:	4602      	mov	r2, r0
 800767a:	460b      	mov	r3, r1
 800767c:	4614      	mov	r4, r2
 800767e:	461d      	mov	r5, r3
 8007680:	edd7 7a04 	vldr	s15, [r7, #16]
 8007684:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8007688:	ee17 0a90 	vmov	r0, s15
 800768c:	f7f8 ff64 	bl	8000558 <__aeabi_f2d>
 8007690:	a349      	add	r3, pc, #292	@ (adr r3, 80077b8 <printVoltages+0x430>)
 8007692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007696:	f7f8 ffb7 	bl	8000608 <__aeabi_dmul>
 800769a:	4602      	mov	r2, r0
 800769c:	460b      	mov	r3, r1
 800769e:	4620      	mov	r0, r4
 80076a0:	4629      	mov	r1, r5
 80076a2:	f7f8 fdfb 	bl	800029c <__adddf3>
 80076a6:	4602      	mov	r2, r0
 80076a8:	460b      	mov	r3, r1
 80076aa:	4614      	mov	r4, r2
 80076ac:	461d      	mov	r5, r3
 80076ae:	6938      	ldr	r0, [r7, #16]
 80076b0:	f7f8 ff52 	bl	8000558 <__aeabi_f2d>
 80076b4:	a342      	add	r3, pc, #264	@ (adr r3, 80077c0 <printVoltages+0x438>)
 80076b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ba:	f7f8 ffa5 	bl	8000608 <__aeabi_dmul>
 80076be:	4602      	mov	r2, r0
 80076c0:	460b      	mov	r3, r1
 80076c2:	4620      	mov	r0, r4
 80076c4:	4629      	mov	r1, r5
 80076c6:	f7f8 fde9 	bl	800029c <__adddf3>
 80076ca:	4602      	mov	r2, r0
 80076cc:	460b      	mov	r3, r1
 80076ce:	4610      	mov	r0, r2
 80076d0:	4619      	mov	r1, r3
 80076d2:	a33d      	add	r3, pc, #244	@ (adr r3, 80077c8 <printVoltages+0x440>)
 80076d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d8:	f7f8 fde0 	bl	800029c <__adddf3>
 80076dc:	4602      	mov	r2, r0
 80076de:	460b      	mov	r3, r1
 80076e0:	4610      	mov	r0, r2
 80076e2:	4619      	mov	r1, r3
 80076e4:	f7f9 fa88 	bl	8000bf8 <__aeabi_d2f>
 80076e8:	4603      	mov	r3, r0
 80076ea:	60fb      	str	r3, [r7, #12]
        	printf("AUX%d=%fC, ",(index+1), temperature);
 80076ec:	7efb      	ldrb	r3, [r7, #27]
 80076ee:	1c5c      	adds	r4, r3, #1
 80076f0:	68f8      	ldr	r0, [r7, #12]
 80076f2:	f7f8 ff31 	bl	8000558 <__aeabi_f2d>
 80076f6:	4602      	mov	r2, r0
 80076f8:	460b      	mov	r3, r1
 80076fa:	4621      	mov	r1, r4
 80076fc:	4826      	ldr	r0, [pc, #152]	@ (8007798 <printVoltages+0x410>)
 80076fe:	f00a fd57 	bl	80121b0 <iprintf>
 8007702:	e030      	b.n	8007766 <printVoltages+0x3de>
			// printf("%d", ((int) temp * 100)/100);
			// printf(".%d", ((int) (temp * 1000) - ((int) temp * 1000)));
			// printf("C, ");
      //   }
      }
      else if(type == RAux)
 8007704:	79bb      	ldrb	r3, [r7, #6]
 8007706:	2b02      	cmp	r3, #2
 8007708:	d12a      	bne.n	8007760 <printVoltages+0x3d8>
      {
        printf("RAUX%d=%fV,",(index+1), voltage);
 800770a:	7efb      	ldrb	r3, [r7, #27]
 800770c:	1c5c      	adds	r4, r3, #1
 800770e:	6978      	ldr	r0, [r7, #20]
 8007710:	f7f8 ff22 	bl	8000558 <__aeabi_f2d>
 8007714:	4602      	mov	r2, r0
 8007716:	460b      	mov	r3, r1
 8007718:	4621      	mov	r1, r4
 800771a:	4820      	ldr	r0, [pc, #128]	@ (800779c <printVoltages+0x414>)
 800771c:	f00a fd48 	bl	80121b0 <iprintf>
        if(index == (channel-1))
 8007720:	7efa      	ldrb	r2, [r7, #27]
 8007722:	7f7b      	ldrb	r3, [r7, #29]
 8007724:	3b01      	subs	r3, #1
 8007726:	429a      	cmp	r2, r3
 8007728:	d11d      	bne.n	8007766 <printVoltages+0x3de>
        {
          printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 800772a:	7f3b      	ldrb	r3, [r7, #28]
 800772c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007730:	fb02 f303 	mul.w	r3, r2, r3
 8007734:	683a      	ldr	r2, [r7, #0]
 8007736:	4413      	add	r3, r2
 8007738:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 800773c:	4619      	mov	r1, r3
 800773e:	4818      	ldr	r0, [pc, #96]	@ (80077a0 <printVoltages+0x418>)
 8007740:	f00a fd36 	bl	80121b0 <iprintf>
          printf("PECError:%d",IC[ic].cccrc.raux_pec);
 8007744:	7f3b      	ldrb	r3, [r7, #28]
 8007746:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800774a:	fb02 f303 	mul.w	r3, r2, r3
 800774e:	683a      	ldr	r2, [r7, #0]
 8007750:	4413      	add	r3, r2
 8007752:	f893 31ac 	ldrb.w	r3, [r3, #428]	@ 0x1ac
 8007756:	4619      	mov	r1, r3
 8007758:	4812      	ldr	r0, [pc, #72]	@ (80077a4 <printVoltages+0x41c>)
 800775a:	f00a fd29 	bl	80121b0 <iprintf>
 800775e:	e002      	b.n	8007766 <printVoltages+0x3de>
        }
      }
      else{ printf("Wrong Register Group Select\n"); }
 8007760:	4811      	ldr	r0, [pc, #68]	@ (80077a8 <printVoltages+0x420>)
 8007762:	f00a fd95 	bl	8012290 <puts>
    for(uint8_t index = 0; index < channel; index++)
 8007766:	7efb      	ldrb	r3, [r7, #27]
 8007768:	3301      	adds	r3, #1
 800776a:	76fb      	strb	r3, [r7, #27]
 800776c:	7efa      	ldrb	r2, [r7, #27]
 800776e:	7f7b      	ldrb	r3, [r7, #29]
 8007770:	429a      	cmp	r2, r3
 8007772:	f4ff ae37 	bcc.w	80073e4 <printVoltages+0x5c>
    }
    printf("\n\n");
 8007776:	480d      	ldr	r0, [pc, #52]	@ (80077ac <printVoltages+0x424>)
 8007778:	f00a fd8a 	bl	8012290 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 800777c:	7f3b      	ldrb	r3, [r7, #28]
 800777e:	3301      	adds	r3, #1
 8007780:	773b      	strb	r3, [r7, #28]
 8007782:	7f3a      	ldrb	r2, [r7, #28]
 8007784:	79fb      	ldrb	r3, [r7, #7]
 8007786:	429a      	cmp	r2, r3
 8007788:	f4ff ae23 	bcc.w	80073d2 <printVoltages+0x4a>
  }
	}

}
 800778c:	bf00      	nop
 800778e:	bf00      	nop
 8007790:	3720      	adds	r7, #32
 8007792:	46bd      	mov	sp, r7
 8007794:	bdb0      	pop	{r4, r5, r7, pc}
 8007796:	bf00      	nop
 8007798:	08015200 	.word	0x08015200
 800779c:	0801520c 	.word	0x0801520c
 80077a0:	08015140 	.word	0x08015140
 80077a4:	080151d0 	.word	0x080151d0
 80077a8:	08014fe8 	.word	0x08014fe8
 80077ac:	08015218 	.word	0x08015218
 80077b0:	1cac0831 	.word	0x1cac0831
 80077b4:	c06c365a 	.word	0xc06c365a
 80077b8:	f2e48e8a 	.word	0xf2e48e8a
 80077bc:	40947a5f 	.word	0x40947a5f
 80077c0:	161e4f76 	.word	0x161e4f76
 80077c4:	c0a4458a 	.word	0xc0a4458a
 80077c8:	d2f1a9fc 	.word	0xd2f1a9fc
 80077cc:	409b9f4d 	.word	0x409b9f4d

080077d0 <printWritePwmDutyCycle>:
* @return None
*
*******************************************************************************
*/
void printWritePwmDutyCycle(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 80077d0:	b580      	push	{r7, lr}
 80077d2:	b084      	sub	sp, #16
 80077d4:	af00      	add	r7, sp, #0
 80077d6:	6039      	str	r1, [r7, #0]
 80077d8:	4611      	mov	r1, r2
 80077da:	461a      	mov	r2, r3
 80077dc:	4603      	mov	r3, r0
 80077de:	71fb      	strb	r3, [r7, #7]
 80077e0:	460b      	mov	r3, r1
 80077e2:	71bb      	strb	r3, [r7, #6]
 80077e4:	4613      	mov	r3, r2
 80077e6:	717b      	strb	r3, [r7, #5]
	if (PRINT_ON) {
  for(uint8_t ic = 0; ic < tIC; ic++)
 80077e8:	2300      	movs	r3, #0
 80077ea:	73fb      	strb	r3, [r7, #15]
 80077ec:	e0f3      	b.n	80079d6 <printWritePwmDutyCycle+0x206>
  {
    printf("IC%d:\n",(ic+1));
 80077ee:	7bfb      	ldrb	r3, [r7, #15]
 80077f0:	3301      	adds	r3, #1
 80077f2:	4619      	mov	r1, r3
 80077f4:	487d      	ldr	r0, [pc, #500]	@ (80079ec <printWritePwmDutyCycle+0x21c>)
 80077f6:	f00a fcdb 	bl	80121b0 <iprintf>
    if(grp == A)
 80077fa:	797b      	ldrb	r3, [r7, #5]
 80077fc:	2b01      	cmp	r3, #1
 80077fe:	d151      	bne.n	80078a4 <printWritePwmDutyCycle+0xd4>
    {
      printf("Write Pwma Duty Cycle:\n");
 8007800:	487b      	ldr	r0, [pc, #492]	@ (80079f0 <printWritePwmDutyCycle+0x220>)
 8007802:	f00a fd45 	bl	8012290 <puts>
      printf("0x%X, ", IC[ic].pwma.tx_data[0]);
 8007806:	7bfb      	ldrb	r3, [r7, #15]
 8007808:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800780c:	fb02 f303 	mul.w	r3, r2, r3
 8007810:	683a      	ldr	r2, [r7, #0]
 8007812:	4413      	add	r3, r2
 8007814:	f893 317b 	ldrb.w	r3, [r3, #379]	@ 0x17b
 8007818:	4619      	mov	r1, r3
 800781a:	4876      	ldr	r0, [pc, #472]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 800781c:	f00a fcc8 	bl	80121b0 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[1]);
 8007820:	7bfb      	ldrb	r3, [r7, #15]
 8007822:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007826:	fb02 f303 	mul.w	r3, r2, r3
 800782a:	683a      	ldr	r2, [r7, #0]
 800782c:	4413      	add	r3, r2
 800782e:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 8007832:	4619      	mov	r1, r3
 8007834:	486f      	ldr	r0, [pc, #444]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007836:	f00a fcbb 	bl	80121b0 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[2]);
 800783a:	7bfb      	ldrb	r3, [r7, #15]
 800783c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007840:	fb02 f303 	mul.w	r3, r2, r3
 8007844:	683a      	ldr	r2, [r7, #0]
 8007846:	4413      	add	r3, r2
 8007848:	f893 317d 	ldrb.w	r3, [r3, #381]	@ 0x17d
 800784c:	4619      	mov	r1, r3
 800784e:	4869      	ldr	r0, [pc, #420]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007850:	f00a fcae 	bl	80121b0 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[3]);
 8007854:	7bfb      	ldrb	r3, [r7, #15]
 8007856:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800785a:	fb02 f303 	mul.w	r3, r2, r3
 800785e:	683a      	ldr	r2, [r7, #0]
 8007860:	4413      	add	r3, r2
 8007862:	f893 317e 	ldrb.w	r3, [r3, #382]	@ 0x17e
 8007866:	4619      	mov	r1, r3
 8007868:	4862      	ldr	r0, [pc, #392]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 800786a:	f00a fca1 	bl	80121b0 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[4]);
 800786e:	7bfb      	ldrb	r3, [r7, #15]
 8007870:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007874:	fb02 f303 	mul.w	r3, r2, r3
 8007878:	683a      	ldr	r2, [r7, #0]
 800787a:	4413      	add	r3, r2
 800787c:	f893 317f 	ldrb.w	r3, [r3, #383]	@ 0x17f
 8007880:	4619      	mov	r1, r3
 8007882:	485c      	ldr	r0, [pc, #368]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007884:	f00a fc94 	bl	80121b0 <iprintf>
      printf("0x%X\n\n", IC[ic].pwma.tx_data[5]);
 8007888:	7bfb      	ldrb	r3, [r7, #15]
 800788a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800788e:	fb02 f303 	mul.w	r3, r2, r3
 8007892:	683a      	ldr	r2, [r7, #0]
 8007894:	4413      	add	r3, r2
 8007896:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 800789a:	4619      	mov	r1, r3
 800789c:	4856      	ldr	r0, [pc, #344]	@ (80079f8 <printWritePwmDutyCycle+0x228>)
 800789e:	f00a fc87 	bl	80121b0 <iprintf>
 80078a2:	e095      	b.n	80079d0 <printWritePwmDutyCycle+0x200>
    }
    else if(grp == B)
 80078a4:	797b      	ldrb	r3, [r7, #5]
 80078a6:	2b02      	cmp	r3, #2
 80078a8:	d11d      	bne.n	80078e6 <printWritePwmDutyCycle+0x116>
    {
      printf("Write Pwmb Duty Cycle:\n");
 80078aa:	4854      	ldr	r0, [pc, #336]	@ (80079fc <printWritePwmDutyCycle+0x22c>)
 80078ac:	f00a fcf0 	bl	8012290 <puts>
      printf("0x%X, ", IC[ic].pwmb.tx_data[0]);
 80078b0:	7bfb      	ldrb	r3, [r7, #15]
 80078b2:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80078b6:	fb02 f303 	mul.w	r3, r2, r3
 80078ba:	683a      	ldr	r2, [r7, #0]
 80078bc:	4413      	add	r3, r2
 80078be:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 80078c2:	4619      	mov	r1, r3
 80078c4:	484b      	ldr	r0, [pc, #300]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 80078c6:	f00a fc73 	bl	80121b0 <iprintf>
      printf("0x%X\n\n", IC[ic].pwmb.tx_data[1]);
 80078ca:	7bfb      	ldrb	r3, [r7, #15]
 80078cc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80078d0:	fb02 f303 	mul.w	r3, r2, r3
 80078d4:	683a      	ldr	r2, [r7, #0]
 80078d6:	4413      	add	r3, r2
 80078d8:	f893 318a 	ldrb.w	r3, [r3, #394]	@ 0x18a
 80078dc:	4619      	mov	r1, r3
 80078de:	4846      	ldr	r0, [pc, #280]	@ (80079f8 <printWritePwmDutyCycle+0x228>)
 80078e0:	f00a fc66 	bl	80121b0 <iprintf>
 80078e4:	e074      	b.n	80079d0 <printWritePwmDutyCycle+0x200>
    }
    else if(grp == ALL_GRP)
 80078e6:	797b      	ldrb	r3, [r7, #5]
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d16e      	bne.n	80079ca <printWritePwmDutyCycle+0x1fa>
    {
      printf("Write Pwma Duty Cycle:\n");
 80078ec:	4840      	ldr	r0, [pc, #256]	@ (80079f0 <printWritePwmDutyCycle+0x220>)
 80078ee:	f00a fccf 	bl	8012290 <puts>
      printf("0x%X, ", IC[ic].pwma.tx_data[0]);
 80078f2:	7bfb      	ldrb	r3, [r7, #15]
 80078f4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80078f8:	fb02 f303 	mul.w	r3, r2, r3
 80078fc:	683a      	ldr	r2, [r7, #0]
 80078fe:	4413      	add	r3, r2
 8007900:	f893 317b 	ldrb.w	r3, [r3, #379]	@ 0x17b
 8007904:	4619      	mov	r1, r3
 8007906:	483b      	ldr	r0, [pc, #236]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007908:	f00a fc52 	bl	80121b0 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[1]);
 800790c:	7bfb      	ldrb	r3, [r7, #15]
 800790e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007912:	fb02 f303 	mul.w	r3, r2, r3
 8007916:	683a      	ldr	r2, [r7, #0]
 8007918:	4413      	add	r3, r2
 800791a:	f893 317c 	ldrb.w	r3, [r3, #380]	@ 0x17c
 800791e:	4619      	mov	r1, r3
 8007920:	4834      	ldr	r0, [pc, #208]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007922:	f00a fc45 	bl	80121b0 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[2]);
 8007926:	7bfb      	ldrb	r3, [r7, #15]
 8007928:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800792c:	fb02 f303 	mul.w	r3, r2, r3
 8007930:	683a      	ldr	r2, [r7, #0]
 8007932:	4413      	add	r3, r2
 8007934:	f893 317d 	ldrb.w	r3, [r3, #381]	@ 0x17d
 8007938:	4619      	mov	r1, r3
 800793a:	482e      	ldr	r0, [pc, #184]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 800793c:	f00a fc38 	bl	80121b0 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[3]);
 8007940:	7bfb      	ldrb	r3, [r7, #15]
 8007942:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007946:	fb02 f303 	mul.w	r3, r2, r3
 800794a:	683a      	ldr	r2, [r7, #0]
 800794c:	4413      	add	r3, r2
 800794e:	f893 317e 	ldrb.w	r3, [r3, #382]	@ 0x17e
 8007952:	4619      	mov	r1, r3
 8007954:	4827      	ldr	r0, [pc, #156]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007956:	f00a fc2b 	bl	80121b0 <iprintf>
      printf("0x%X, ", IC[ic].pwma.tx_data[4]);
 800795a:	7bfb      	ldrb	r3, [r7, #15]
 800795c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007960:	fb02 f303 	mul.w	r3, r2, r3
 8007964:	683a      	ldr	r2, [r7, #0]
 8007966:	4413      	add	r3, r2
 8007968:	f893 317f 	ldrb.w	r3, [r3, #383]	@ 0x17f
 800796c:	4619      	mov	r1, r3
 800796e:	4821      	ldr	r0, [pc, #132]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 8007970:	f00a fc1e 	bl	80121b0 <iprintf>
      printf("0x%X\n", IC[ic].pwma.tx_data[5]);
 8007974:	7bfb      	ldrb	r3, [r7, #15]
 8007976:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800797a:	fb02 f303 	mul.w	r3, r2, r3
 800797e:	683a      	ldr	r2, [r7, #0]
 8007980:	4413      	add	r3, r2
 8007982:	f893 3180 	ldrb.w	r3, [r3, #384]	@ 0x180
 8007986:	4619      	mov	r1, r3
 8007988:	481d      	ldr	r0, [pc, #116]	@ (8007a00 <printWritePwmDutyCycle+0x230>)
 800798a:	f00a fc11 	bl	80121b0 <iprintf>

      printf("Write Pwmb Duty Cycle:\n");
 800798e:	481b      	ldr	r0, [pc, #108]	@ (80079fc <printWritePwmDutyCycle+0x22c>)
 8007990:	f00a fc7e 	bl	8012290 <puts>
      printf("0x%X, ", IC[ic].pwmb.tx_data[0]);
 8007994:	7bfb      	ldrb	r3, [r7, #15]
 8007996:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800799a:	fb02 f303 	mul.w	r3, r2, r3
 800799e:	683a      	ldr	r2, [r7, #0]
 80079a0:	4413      	add	r3, r2
 80079a2:	f893 3189 	ldrb.w	r3, [r3, #393]	@ 0x189
 80079a6:	4619      	mov	r1, r3
 80079a8:	4812      	ldr	r0, [pc, #72]	@ (80079f4 <printWritePwmDutyCycle+0x224>)
 80079aa:	f00a fc01 	bl	80121b0 <iprintf>
      printf("0x%X\n\n", IC[ic].pwmb.tx_data[1]);
 80079ae:	7bfb      	ldrb	r3, [r7, #15]
 80079b0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 80079b4:	fb02 f303 	mul.w	r3, r2, r3
 80079b8:	683a      	ldr	r2, [r7, #0]
 80079ba:	4413      	add	r3, r2
 80079bc:	f893 318a 	ldrb.w	r3, [r3, #394]	@ 0x18a
 80079c0:	4619      	mov	r1, r3
 80079c2:	480d      	ldr	r0, [pc, #52]	@ (80079f8 <printWritePwmDutyCycle+0x228>)
 80079c4:	f00a fbf4 	bl	80121b0 <iprintf>
 80079c8:	e002      	b.n	80079d0 <printWritePwmDutyCycle+0x200>
    }
    else{ printf("Wrong Register Group Select\n"); }
 80079ca:	480e      	ldr	r0, [pc, #56]	@ (8007a04 <printWritePwmDutyCycle+0x234>)
 80079cc:	f00a fc60 	bl	8012290 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 80079d0:	7bfb      	ldrb	r3, [r7, #15]
 80079d2:	3301      	adds	r3, #1
 80079d4:	73fb      	strb	r3, [r7, #15]
 80079d6:	7bfa      	ldrb	r2, [r7, #15]
 80079d8:	79fb      	ldrb	r3, [r7, #7]
 80079da:	429a      	cmp	r2, r3
 80079dc:	f4ff af07 	bcc.w	80077ee <printWritePwmDutyCycle+0x1e>
  }
	}
}
 80079e0:	bf00      	nop
 80079e2:	bf00      	nop
 80079e4:	3710      	adds	r7, #16
 80079e6:	46bd      	mov	sp, r7
 80079e8:	bd80      	pop	{r7, pc}
 80079ea:	bf00      	nop
 80079ec:	08014fb0 	.word	0x08014fb0
 80079f0:	08015624 	.word	0x08015624
 80079f4:	08014fc8 	.word	0x08014fc8
 80079f8:	08014fd0 	.word	0x08014fd0
 80079fc:	0801563c 	.word	0x0801563c
 8007a00:	08015654 	.word	0x08015654
 8007a04:	08014fe8 	.word	0x08014fe8

08007a08 <printReadPwmDutyCycle>:
* @return None
*
*******************************************************************************
*/
void printReadPwmDutyCycle(uint8_t tIC, cell_asic *IC, TYPE type, GRP grp)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b084      	sub	sp, #16
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6039      	str	r1, [r7, #0]
 8007a10:	4611      	mov	r1, r2
 8007a12:	461a      	mov	r2, r3
 8007a14:	4603      	mov	r3, r0
 8007a16:	71fb      	strb	r3, [r7, #7]
 8007a18:	460b      	mov	r3, r1
 8007a1a:	71bb      	strb	r3, [r7, #6]
 8007a1c:	4613      	mov	r3, r2
 8007a1e:	717b      	strb	r3, [r7, #5]
	if (PRINT_ON) {
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007a20:	2300      	movs	r3, #0
 8007a22:	73fb      	strb	r3, [r7, #15]
 8007a24:	e23d      	b.n	8007ea2 <printReadPwmDutyCycle+0x49a>
  {
    printf("IC%d:\n",(ic+1));
 8007a26:	7bfb      	ldrb	r3, [r7, #15]
 8007a28:	3301      	adds	r3, #1
 8007a2a:	4619      	mov	r1, r3
 8007a2c:	488a      	ldr	r0, [pc, #552]	@ (8007c58 <printReadPwmDutyCycle+0x250>)
 8007a2e:	f00a fbbf 	bl	80121b0 <iprintf>
    if(grp == A)
 8007a32:	797b      	ldrb	r3, [r7, #5]
 8007a34:	2b01      	cmp	r3, #1
 8007a36:	f040 80ba 	bne.w	8007bae <printReadPwmDutyCycle+0x1a6>
    {
      printf("Read PWMA Duty Cycle:\n");
 8007a3a:	4888      	ldr	r0, [pc, #544]	@ (8007c5c <printReadPwmDutyCycle+0x254>)
 8007a3c:	f00a fc28 	bl	8012290 <puts>
      printf("PWM1:0x%X, ", IC[ic].PwmA.pwma[0]);
 8007a40:	7bfb      	ldrb	r3, [r7, #15]
 8007a42:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007a46:	fb02 f303 	mul.w	r3, r2, r3
 8007a4a:	683a      	ldr	r2, [r7, #0]
 8007a4c:	4413      	add	r3, r2
 8007a4e:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8007a52:	4619      	mov	r1, r3
 8007a54:	4882      	ldr	r0, [pc, #520]	@ (8007c60 <printReadPwmDutyCycle+0x258>)
 8007a56:	f00a fbab 	bl	80121b0 <iprintf>
      printf("PWM2:0x%X, ", IC[ic].PwmA.pwma[1]);
 8007a5a:	7bfb      	ldrb	r3, [r7, #15]
 8007a5c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007a60:	fb02 f303 	mul.w	r3, r2, r3
 8007a64:	683a      	ldr	r2, [r7, #0]
 8007a66:	4413      	add	r3, r2
 8007a68:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8007a6c:	4619      	mov	r1, r3
 8007a6e:	487d      	ldr	r0, [pc, #500]	@ (8007c64 <printReadPwmDutyCycle+0x25c>)
 8007a70:	f00a fb9e 	bl	80121b0 <iprintf>
      printf("PWM3:0x%X, ", IC[ic].PwmA.pwma[2]);
 8007a74:	7bfb      	ldrb	r3, [r7, #15]
 8007a76:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007a7a:	fb02 f303 	mul.w	r3, r2, r3
 8007a7e:	683a      	ldr	r2, [r7, #0]
 8007a80:	4413      	add	r3, r2
 8007a82:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8007a86:	4619      	mov	r1, r3
 8007a88:	4877      	ldr	r0, [pc, #476]	@ (8007c68 <printReadPwmDutyCycle+0x260>)
 8007a8a:	f00a fb91 	bl	80121b0 <iprintf>
      printf("PWM4:0x%X, ", IC[ic].PwmA.pwma[3]);
 8007a8e:	7bfb      	ldrb	r3, [r7, #15]
 8007a90:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007a94:	fb02 f303 	mul.w	r3, r2, r3
 8007a98:	683a      	ldr	r2, [r7, #0]
 8007a9a:	4413      	add	r3, r2
 8007a9c:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8007aa0:	4619      	mov	r1, r3
 8007aa2:	4872      	ldr	r0, [pc, #456]	@ (8007c6c <printReadPwmDutyCycle+0x264>)
 8007aa4:	f00a fb84 	bl	80121b0 <iprintf>
      printf("PWM5:0x%X, ", IC[ic].PwmA.pwma[4]);
 8007aa8:	7bfb      	ldrb	r3, [r7, #15]
 8007aaa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007aae:	fb02 f303 	mul.w	r3, r2, r3
 8007ab2:	683a      	ldr	r2, [r7, #0]
 8007ab4:	4413      	add	r3, r2
 8007ab6:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8007aba:	4619      	mov	r1, r3
 8007abc:	486c      	ldr	r0, [pc, #432]	@ (8007c70 <printReadPwmDutyCycle+0x268>)
 8007abe:	f00a fb77 	bl	80121b0 <iprintf>
      printf("PWM6:0x%X, ", IC[ic].PwmA.pwma[5]);
 8007ac2:	7bfb      	ldrb	r3, [r7, #15]
 8007ac4:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007ac8:	fb02 f303 	mul.w	r3, r2, r3
 8007acc:	683a      	ldr	r2, [r7, #0]
 8007ace:	4413      	add	r3, r2
 8007ad0:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8007ad4:	4619      	mov	r1, r3
 8007ad6:	4867      	ldr	r0, [pc, #412]	@ (8007c74 <printReadPwmDutyCycle+0x26c>)
 8007ad8:	f00a fb6a 	bl	80121b0 <iprintf>
      printf("PWM7:0x%X, ", IC[ic].PwmA.pwma[6]);
 8007adc:	7bfb      	ldrb	r3, [r7, #15]
 8007ade:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007ae2:	fb02 f303 	mul.w	r3, r2, r3
 8007ae6:	683a      	ldr	r2, [r7, #0]
 8007ae8:	4413      	add	r3, r2
 8007aea:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8007aee:	4619      	mov	r1, r3
 8007af0:	4861      	ldr	r0, [pc, #388]	@ (8007c78 <printReadPwmDutyCycle+0x270>)
 8007af2:	f00a fb5d 	bl	80121b0 <iprintf>
      printf("PWM8:0x%X, ", IC[ic].PwmA.pwma[7]);
 8007af6:	7bfb      	ldrb	r3, [r7, #15]
 8007af8:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007afc:	fb02 f303 	mul.w	r3, r2, r3
 8007b00:	683a      	ldr	r2, [r7, #0]
 8007b02:	4413      	add	r3, r2
 8007b04:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8007b08:	4619      	mov	r1, r3
 8007b0a:	485c      	ldr	r0, [pc, #368]	@ (8007c7c <printReadPwmDutyCycle+0x274>)
 8007b0c:	f00a fb50 	bl	80121b0 <iprintf>
      printf("PWM9:0x%X, ", IC[ic].PwmA.pwma[8]);
 8007b10:	7bfb      	ldrb	r3, [r7, #15]
 8007b12:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b16:	fb02 f303 	mul.w	r3, r2, r3
 8007b1a:	683a      	ldr	r2, [r7, #0]
 8007b1c:	4413      	add	r3, r2
 8007b1e:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8007b22:	4619      	mov	r1, r3
 8007b24:	4856      	ldr	r0, [pc, #344]	@ (8007c80 <printReadPwmDutyCycle+0x278>)
 8007b26:	f00a fb43 	bl	80121b0 <iprintf>
      printf("PWM10:0x%X, ", IC[ic].PwmA.pwma[9]);
 8007b2a:	7bfb      	ldrb	r3, [r7, #15]
 8007b2c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b30:	fb02 f303 	mul.w	r3, r2, r3
 8007b34:	683a      	ldr	r2, [r7, #0]
 8007b36:	4413      	add	r3, r2
 8007b38:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	4851      	ldr	r0, [pc, #324]	@ (8007c84 <printReadPwmDutyCycle+0x27c>)
 8007b40:	f00a fb36 	bl	80121b0 <iprintf>
      printf("PWM11:0x%X, ", IC[ic].PwmA.pwma[10]);
 8007b44:	7bfb      	ldrb	r3, [r7, #15]
 8007b46:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b4a:	fb02 f303 	mul.w	r3, r2, r3
 8007b4e:	683a      	ldr	r2, [r7, #0]
 8007b50:	4413      	add	r3, r2
 8007b52:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8007b56:	4619      	mov	r1, r3
 8007b58:	484b      	ldr	r0, [pc, #300]	@ (8007c88 <printReadPwmDutyCycle+0x280>)
 8007b5a:	f00a fb29 	bl	80121b0 <iprintf>
      printf("PWM12:0x%X, ", IC[ic].PwmA.pwma[11]);
 8007b5e:	7bfb      	ldrb	r3, [r7, #15]
 8007b60:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b64:	fb02 f303 	mul.w	r3, r2, r3
 8007b68:	683a      	ldr	r2, [r7, #0]
 8007b6a:	4413      	add	r3, r2
 8007b6c:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8007b70:	4619      	mov	r1, r3
 8007b72:	4846      	ldr	r0, [pc, #280]	@ (8007c8c <printReadPwmDutyCycle+0x284>)
 8007b74:	f00a fb1c 	bl	80121b0 <iprintf>
      printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007b78:	7bfb      	ldrb	r3, [r7, #15]
 8007b7a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b7e:	fb02 f303 	mul.w	r3, r2, r3
 8007b82:	683a      	ldr	r2, [r7, #0]
 8007b84:	4413      	add	r3, r2
 8007b86:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 8007b8a:	4619      	mov	r1, r3
 8007b8c:	4840      	ldr	r0, [pc, #256]	@ (8007c90 <printReadPwmDutyCycle+0x288>)
 8007b8e:	f00a fb0f 	bl	80121b0 <iprintf>
      printf("PECError:%d\n\n",IC[ic].cccrc.pwm_pec);
 8007b92:	7bfb      	ldrb	r3, [r7, #15]
 8007b94:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007b98:	fb02 f303 	mul.w	r3, r2, r3
 8007b9c:	683a      	ldr	r2, [r7, #0]
 8007b9e:	4413      	add	r3, r2
 8007ba0:	f893 31af 	ldrb.w	r3, [r3, #431]	@ 0x1af
 8007ba4:	4619      	mov	r1, r3
 8007ba6:	483b      	ldr	r0, [pc, #236]	@ (8007c94 <printReadPwmDutyCycle+0x28c>)
 8007ba8:	f00a fb02 	bl	80121b0 <iprintf>
 8007bac:	e176      	b.n	8007e9c <printReadPwmDutyCycle+0x494>
    }
    else if(grp == B)
 8007bae:	797b      	ldrb	r3, [r7, #5]
 8007bb0:	2b02      	cmp	r3, #2
 8007bb2:	d17b      	bne.n	8007cac <printReadPwmDutyCycle+0x2a4>
    {
      printf("Read PWMB Duty Cycle:\n");
 8007bb4:	4838      	ldr	r0, [pc, #224]	@ (8007c98 <printReadPwmDutyCycle+0x290>)
 8007bb6:	f00a fb6b 	bl	8012290 <puts>
      printf("PWM13:0x%X, ", IC[ic].PwmB.pwmb[0]);
 8007bba:	7bfb      	ldrb	r3, [r7, #15]
 8007bbc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007bc0:	fb02 f303 	mul.w	r3, r2, r3
 8007bc4:	683a      	ldr	r2, [r7, #0]
 8007bc6:	4413      	add	r3, r2
 8007bc8:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8007bcc:	4619      	mov	r1, r3
 8007bce:	4833      	ldr	r0, [pc, #204]	@ (8007c9c <printReadPwmDutyCycle+0x294>)
 8007bd0:	f00a faee 	bl	80121b0 <iprintf>
      printf("PWM14:0x%X, ", IC[ic].PwmB.pwmb[1]);
 8007bd4:	7bfb      	ldrb	r3, [r7, #15]
 8007bd6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007bda:	fb02 f303 	mul.w	r3, r2, r3
 8007bde:	683a      	ldr	r2, [r7, #0]
 8007be0:	4413      	add	r3, r2
 8007be2:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8007be6:	4619      	mov	r1, r3
 8007be8:	482d      	ldr	r0, [pc, #180]	@ (8007ca0 <printReadPwmDutyCycle+0x298>)
 8007bea:	f00a fae1 	bl	80121b0 <iprintf>
      printf("PWM15:0x%X, ", IC[ic].PwmB.pwmb[2]);
 8007bee:	7bfb      	ldrb	r3, [r7, #15]
 8007bf0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007bf4:	fb02 f303 	mul.w	r3, r2, r3
 8007bf8:	683a      	ldr	r2, [r7, #0]
 8007bfa:	4413      	add	r3, r2
 8007bfc:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8007c00:	4619      	mov	r1, r3
 8007c02:	4828      	ldr	r0, [pc, #160]	@ (8007ca4 <printReadPwmDutyCycle+0x29c>)
 8007c04:	f00a fad4 	bl	80121b0 <iprintf>
      printf("PWM16:0x%X, ", IC[ic].PwmB.pwmb[3]);
 8007c08:	7bfb      	ldrb	r3, [r7, #15]
 8007c0a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007c0e:	fb02 f303 	mul.w	r3, r2, r3
 8007c12:	683a      	ldr	r2, [r7, #0]
 8007c14:	4413      	add	r3, r2
 8007c16:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8007c1a:	4619      	mov	r1, r3
 8007c1c:	4822      	ldr	r0, [pc, #136]	@ (8007ca8 <printReadPwmDutyCycle+0x2a0>)
 8007c1e:	f00a fac7 	bl	80121b0 <iprintf>
      printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007c22:	7bfb      	ldrb	r3, [r7, #15]
 8007c24:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007c28:	fb02 f303 	mul.w	r3, r2, r3
 8007c2c:	683a      	ldr	r2, [r7, #0]
 8007c2e:	4413      	add	r3, r2
 8007c30:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 8007c34:	4619      	mov	r1, r3
 8007c36:	4816      	ldr	r0, [pc, #88]	@ (8007c90 <printReadPwmDutyCycle+0x288>)
 8007c38:	f00a faba 	bl	80121b0 <iprintf>
      printf("PECError:%d\n\n",IC[ic].cccrc.pwm_pec);
 8007c3c:	7bfb      	ldrb	r3, [r7, #15]
 8007c3e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007c42:	fb02 f303 	mul.w	r3, r2, r3
 8007c46:	683a      	ldr	r2, [r7, #0]
 8007c48:	4413      	add	r3, r2
 8007c4a:	f893 31af 	ldrb.w	r3, [r3, #431]	@ 0x1af
 8007c4e:	4619      	mov	r1, r3
 8007c50:	4810      	ldr	r0, [pc, #64]	@ (8007c94 <printReadPwmDutyCycle+0x28c>)
 8007c52:	f00a faad 	bl	80121b0 <iprintf>
 8007c56:	e121      	b.n	8007e9c <printReadPwmDutyCycle+0x494>
 8007c58:	08014fb0 	.word	0x08014fb0
 8007c5c:	0801565c 	.word	0x0801565c
 8007c60:	08015674 	.word	0x08015674
 8007c64:	08015680 	.word	0x08015680
 8007c68:	0801568c 	.word	0x0801568c
 8007c6c:	08015698 	.word	0x08015698
 8007c70:	080156a4 	.word	0x080156a4
 8007c74:	080156b0 	.word	0x080156b0
 8007c78:	080156bc 	.word	0x080156bc
 8007c7c:	080156c8 	.word	0x080156c8
 8007c80:	080156d4 	.word	0x080156d4
 8007c84:	080156e0 	.word	0x080156e0
 8007c88:	080156f0 	.word	0x080156f0
 8007c8c:	08015700 	.word	0x08015700
 8007c90:	08015140 	.word	0x08015140
 8007c94:	0801514c 	.word	0x0801514c
 8007c98:	08015710 	.word	0x08015710
 8007c9c:	08015728 	.word	0x08015728
 8007ca0:	08015738 	.word	0x08015738
 8007ca4:	08015748 	.word	0x08015748
 8007ca8:	08015758 	.word	0x08015758
    }
    else if(grp == ALL_GRP)
 8007cac:	797b      	ldrb	r3, [r7, #5]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	f040 80f1 	bne.w	8007e96 <printReadPwmDutyCycle+0x48e>
    {
      printf("Read PWMA Duty Cycle:\n");
 8007cb4:	4880      	ldr	r0, [pc, #512]	@ (8007eb8 <printReadPwmDutyCycle+0x4b0>)
 8007cb6:	f00a faeb 	bl	8012290 <puts>
      printf("PWM1:0x%X, ", IC[ic].PwmA.pwma[0]);
 8007cba:	7bfb      	ldrb	r3, [r7, #15]
 8007cbc:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007cc0:	fb02 f303 	mul.w	r3, r2, r3
 8007cc4:	683a      	ldr	r2, [r7, #0]
 8007cc6:	4413      	add	r3, r2
 8007cc8:	f893 3111 	ldrb.w	r3, [r3, #273]	@ 0x111
 8007ccc:	4619      	mov	r1, r3
 8007cce:	487b      	ldr	r0, [pc, #492]	@ (8007ebc <printReadPwmDutyCycle+0x4b4>)
 8007cd0:	f00a fa6e 	bl	80121b0 <iprintf>
      printf("PWM2:0x%X, ", IC[ic].PwmA.pwma[1]);
 8007cd4:	7bfb      	ldrb	r3, [r7, #15]
 8007cd6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007cda:	fb02 f303 	mul.w	r3, r2, r3
 8007cde:	683a      	ldr	r2, [r7, #0]
 8007ce0:	4413      	add	r3, r2
 8007ce2:	f893 3112 	ldrb.w	r3, [r3, #274]	@ 0x112
 8007ce6:	4619      	mov	r1, r3
 8007ce8:	4875      	ldr	r0, [pc, #468]	@ (8007ec0 <printReadPwmDutyCycle+0x4b8>)
 8007cea:	f00a fa61 	bl	80121b0 <iprintf>
      printf("PWM3:0x%X, ", IC[ic].PwmA.pwma[2]);
 8007cee:	7bfb      	ldrb	r3, [r7, #15]
 8007cf0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007cf4:	fb02 f303 	mul.w	r3, r2, r3
 8007cf8:	683a      	ldr	r2, [r7, #0]
 8007cfa:	4413      	add	r3, r2
 8007cfc:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 8007d00:	4619      	mov	r1, r3
 8007d02:	4870      	ldr	r0, [pc, #448]	@ (8007ec4 <printReadPwmDutyCycle+0x4bc>)
 8007d04:	f00a fa54 	bl	80121b0 <iprintf>
      printf("PWM4:0x%X, ", IC[ic].PwmA.pwma[3]);
 8007d08:	7bfb      	ldrb	r3, [r7, #15]
 8007d0a:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d0e:	fb02 f303 	mul.w	r3, r2, r3
 8007d12:	683a      	ldr	r2, [r7, #0]
 8007d14:	4413      	add	r3, r2
 8007d16:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 8007d1a:	4619      	mov	r1, r3
 8007d1c:	486a      	ldr	r0, [pc, #424]	@ (8007ec8 <printReadPwmDutyCycle+0x4c0>)
 8007d1e:	f00a fa47 	bl	80121b0 <iprintf>
      printf("PWM5:0x%X, ", IC[ic].PwmA.pwma[4]);
 8007d22:	7bfb      	ldrb	r3, [r7, #15]
 8007d24:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d28:	fb02 f303 	mul.w	r3, r2, r3
 8007d2c:	683a      	ldr	r2, [r7, #0]
 8007d2e:	4413      	add	r3, r2
 8007d30:	f893 3115 	ldrb.w	r3, [r3, #277]	@ 0x115
 8007d34:	4619      	mov	r1, r3
 8007d36:	4865      	ldr	r0, [pc, #404]	@ (8007ecc <printReadPwmDutyCycle+0x4c4>)
 8007d38:	f00a fa3a 	bl	80121b0 <iprintf>
      printf("PWM6:0x%X, ", IC[ic].PwmA.pwma[5]);
 8007d3c:	7bfb      	ldrb	r3, [r7, #15]
 8007d3e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d42:	fb02 f303 	mul.w	r3, r2, r3
 8007d46:	683a      	ldr	r2, [r7, #0]
 8007d48:	4413      	add	r3, r2
 8007d4a:	f893 3116 	ldrb.w	r3, [r3, #278]	@ 0x116
 8007d4e:	4619      	mov	r1, r3
 8007d50:	485f      	ldr	r0, [pc, #380]	@ (8007ed0 <printReadPwmDutyCycle+0x4c8>)
 8007d52:	f00a fa2d 	bl	80121b0 <iprintf>
      printf("PWM7:0x%X, ", IC[ic].PwmA.pwma[6]);
 8007d56:	7bfb      	ldrb	r3, [r7, #15]
 8007d58:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d5c:	fb02 f303 	mul.w	r3, r2, r3
 8007d60:	683a      	ldr	r2, [r7, #0]
 8007d62:	4413      	add	r3, r2
 8007d64:	f893 3117 	ldrb.w	r3, [r3, #279]	@ 0x117
 8007d68:	4619      	mov	r1, r3
 8007d6a:	485a      	ldr	r0, [pc, #360]	@ (8007ed4 <printReadPwmDutyCycle+0x4cc>)
 8007d6c:	f00a fa20 	bl	80121b0 <iprintf>
      printf("PWM8:0x%X, ", IC[ic].PwmA.pwma[7]);
 8007d70:	7bfb      	ldrb	r3, [r7, #15]
 8007d72:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d76:	fb02 f303 	mul.w	r3, r2, r3
 8007d7a:	683a      	ldr	r2, [r7, #0]
 8007d7c:	4413      	add	r3, r2
 8007d7e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8007d82:	4619      	mov	r1, r3
 8007d84:	4854      	ldr	r0, [pc, #336]	@ (8007ed8 <printReadPwmDutyCycle+0x4d0>)
 8007d86:	f00a fa13 	bl	80121b0 <iprintf>
      printf("PWM9:0x%X, ", IC[ic].PwmA.pwma[8]);
 8007d8a:	7bfb      	ldrb	r3, [r7, #15]
 8007d8c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007d90:	fb02 f303 	mul.w	r3, r2, r3
 8007d94:	683a      	ldr	r2, [r7, #0]
 8007d96:	4413      	add	r3, r2
 8007d98:	f893 3119 	ldrb.w	r3, [r3, #281]	@ 0x119
 8007d9c:	4619      	mov	r1, r3
 8007d9e:	484f      	ldr	r0, [pc, #316]	@ (8007edc <printReadPwmDutyCycle+0x4d4>)
 8007da0:	f00a fa06 	bl	80121b0 <iprintf>
      printf("PWM10:0x%X, ", IC[ic].PwmA.pwma[9]);
 8007da4:	7bfb      	ldrb	r3, [r7, #15]
 8007da6:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007daa:	fb02 f303 	mul.w	r3, r2, r3
 8007dae:	683a      	ldr	r2, [r7, #0]
 8007db0:	4413      	add	r3, r2
 8007db2:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8007db6:	4619      	mov	r1, r3
 8007db8:	4849      	ldr	r0, [pc, #292]	@ (8007ee0 <printReadPwmDutyCycle+0x4d8>)
 8007dba:	f00a f9f9 	bl	80121b0 <iprintf>
      printf("PWM11:0x%X, ", IC[ic].PwmA.pwma[10]);
 8007dbe:	7bfb      	ldrb	r3, [r7, #15]
 8007dc0:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007dc4:	fb02 f303 	mul.w	r3, r2, r3
 8007dc8:	683a      	ldr	r2, [r7, #0]
 8007dca:	4413      	add	r3, r2
 8007dcc:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8007dd0:	4619      	mov	r1, r3
 8007dd2:	4844      	ldr	r0, [pc, #272]	@ (8007ee4 <printReadPwmDutyCycle+0x4dc>)
 8007dd4:	f00a f9ec 	bl	80121b0 <iprintf>
      printf("PWM12:0x%X\n", IC[ic].PwmA.pwma[11]);
 8007dd8:	7bfb      	ldrb	r3, [r7, #15]
 8007dda:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007dde:	fb02 f303 	mul.w	r3, r2, r3
 8007de2:	683a      	ldr	r2, [r7, #0]
 8007de4:	4413      	add	r3, r2
 8007de6:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8007dea:	4619      	mov	r1, r3
 8007dec:	483e      	ldr	r0, [pc, #248]	@ (8007ee8 <printReadPwmDutyCycle+0x4e0>)
 8007dee:	f00a f9df 	bl	80121b0 <iprintf>

      printf("Read PWMB Duty Cycle:\n");
 8007df2:	483e      	ldr	r0, [pc, #248]	@ (8007eec <printReadPwmDutyCycle+0x4e4>)
 8007df4:	f00a fa4c 	bl	8012290 <puts>
      printf("PWM13:0x%X, ", IC[ic].PwmB.pwmb[0]);
 8007df8:	7bfb      	ldrb	r3, [r7, #15]
 8007dfa:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007dfe:	fb02 f303 	mul.w	r3, r2, r3
 8007e02:	683a      	ldr	r2, [r7, #0]
 8007e04:	4413      	add	r3, r2
 8007e06:	f893 311d 	ldrb.w	r3, [r3, #285]	@ 0x11d
 8007e0a:	4619      	mov	r1, r3
 8007e0c:	4838      	ldr	r0, [pc, #224]	@ (8007ef0 <printReadPwmDutyCycle+0x4e8>)
 8007e0e:	f00a f9cf 	bl	80121b0 <iprintf>
      printf("PWM14:0x%X, ", IC[ic].PwmB.pwmb[1]);
 8007e12:	7bfb      	ldrb	r3, [r7, #15]
 8007e14:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007e18:	fb02 f303 	mul.w	r3, r2, r3
 8007e1c:	683a      	ldr	r2, [r7, #0]
 8007e1e:	4413      	add	r3, r2
 8007e20:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8007e24:	4619      	mov	r1, r3
 8007e26:	4833      	ldr	r0, [pc, #204]	@ (8007ef4 <printReadPwmDutyCycle+0x4ec>)
 8007e28:	f00a f9c2 	bl	80121b0 <iprintf>
      printf("PWM15:0x%X, ", IC[ic].PwmB.pwmb[2]);
 8007e2c:	7bfb      	ldrb	r3, [r7, #15]
 8007e2e:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007e32:	fb02 f303 	mul.w	r3, r2, r3
 8007e36:	683a      	ldr	r2, [r7, #0]
 8007e38:	4413      	add	r3, r2
 8007e3a:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 8007e3e:	4619      	mov	r1, r3
 8007e40:	482d      	ldr	r0, [pc, #180]	@ (8007ef8 <printReadPwmDutyCycle+0x4f0>)
 8007e42:	f00a f9b5 	bl	80121b0 <iprintf>
      printf("PWM16:0x%X, ", IC[ic].PwmB.pwmb[3]);
 8007e46:	7bfb      	ldrb	r3, [r7, #15]
 8007e48:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007e4c:	fb02 f303 	mul.w	r3, r2, r3
 8007e50:	683a      	ldr	r2, [r7, #0]
 8007e52:	4413      	add	r3, r2
 8007e54:	f893 3120 	ldrb.w	r3, [r3, #288]	@ 0x120
 8007e58:	4619      	mov	r1, r3
 8007e5a:	4828      	ldr	r0, [pc, #160]	@ (8007efc <printReadPwmDutyCycle+0x4f4>)
 8007e5c:	f00a f9a8 	bl	80121b0 <iprintf>
      printf("CCount:%d,",IC[ic].cccrc.cmd_cntr);
 8007e60:	7bfb      	ldrb	r3, [r7, #15]
 8007e62:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007e66:	fb02 f303 	mul.w	r3, r2, r3
 8007e6a:	683a      	ldr	r2, [r7, #0]
 8007e6c:	4413      	add	r3, r2
 8007e6e:	f893 31a5 	ldrb.w	r3, [r3, #421]	@ 0x1a5
 8007e72:	4619      	mov	r1, r3
 8007e74:	4822      	ldr	r0, [pc, #136]	@ (8007f00 <printReadPwmDutyCycle+0x4f8>)
 8007e76:	f00a f99b 	bl	80121b0 <iprintf>
      printf("PECError:%d\n\n",IC[ic].cccrc.pwm_pec);
 8007e7a:	7bfb      	ldrb	r3, [r7, #15]
 8007e7c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8007e80:	fb02 f303 	mul.w	r3, r2, r3
 8007e84:	683a      	ldr	r2, [r7, #0]
 8007e86:	4413      	add	r3, r2
 8007e88:	f893 31af 	ldrb.w	r3, [r3, #431]	@ 0x1af
 8007e8c:	4619      	mov	r1, r3
 8007e8e:	481d      	ldr	r0, [pc, #116]	@ (8007f04 <printReadPwmDutyCycle+0x4fc>)
 8007e90:	f00a f98e 	bl	80121b0 <iprintf>
 8007e94:	e002      	b.n	8007e9c <printReadPwmDutyCycle+0x494>
    }
    else{ printf("Wrong Register Type Select\n"); }
 8007e96:	481c      	ldr	r0, [pc, #112]	@ (8007f08 <printReadPwmDutyCycle+0x500>)
 8007e98:	f00a f9fa 	bl	8012290 <puts>
  for(uint8_t ic = 0; ic < tIC; ic++)
 8007e9c:	7bfb      	ldrb	r3, [r7, #15]
 8007e9e:	3301      	adds	r3, #1
 8007ea0:	73fb      	strb	r3, [r7, #15]
 8007ea2:	7bfa      	ldrb	r2, [r7, #15]
 8007ea4:	79fb      	ldrb	r3, [r7, #7]
 8007ea6:	429a      	cmp	r2, r3
 8007ea8:	f4ff adbd 	bcc.w	8007a26 <printReadPwmDutyCycle+0x1e>
  }
	}
}
 8007eac:	bf00      	nop
 8007eae:	bf00      	nop
 8007eb0:	3710      	adds	r7, #16
 8007eb2:	46bd      	mov	sp, r7
 8007eb4:	bd80      	pop	{r7, pc}
 8007eb6:	bf00      	nop
 8007eb8:	0801565c 	.word	0x0801565c
 8007ebc:	08015674 	.word	0x08015674
 8007ec0:	08015680 	.word	0x08015680
 8007ec4:	0801568c 	.word	0x0801568c
 8007ec8:	08015698 	.word	0x08015698
 8007ecc:	080156a4 	.word	0x080156a4
 8007ed0:	080156b0 	.word	0x080156b0
 8007ed4:	080156bc 	.word	0x080156bc
 8007ed8:	080156c8 	.word	0x080156c8
 8007edc:	080156d4 	.word	0x080156d4
 8007ee0:	080156e0 	.word	0x080156e0
 8007ee4:	080156f0 	.word	0x080156f0
 8007ee8:	08015768 	.word	0x08015768
 8007eec:	08015710 	.word	0x08015710
 8007ef0:	08015728 	.word	0x08015728
 8007ef4:	08015738 	.word	0x08015738
 8007ef8:	08015748 	.word	0x08015748
 8007efc:	08015758 	.word	0x08015758
 8007f00:	08015140 	.word	0x08015140
 8007f04:	0801514c 	.word	0x0801514c
 8007f08:	08015608 	.word	0x08015608
 8007f0c:	00000000 	.word	0x00000000

08007f10 <getVoltage>:
 * @return voltage(float)
 *
 *******************************************************************************
*/
float getVoltage(int data)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b084      	sub	sp, #16
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
//	printf("%d", data);
    float voltage_float; //voltage in Volts
    voltage_float = ((data + 10000) * 0.000150);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 8007f1e:	3310      	adds	r3, #16
 8007f20:	4618      	mov	r0, r3
 8007f22:	f7f8 fb07 	bl	8000534 <__aeabi_i2d>
 8007f26:	a30a      	add	r3, pc, #40	@ (adr r3, 8007f50 <getVoltage+0x40>)
 8007f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2c:	f7f8 fb6c 	bl	8000608 <__aeabi_dmul>
 8007f30:	4602      	mov	r2, r0
 8007f32:	460b      	mov	r3, r1
 8007f34:	4610      	mov	r0, r2
 8007f36:	4619      	mov	r1, r3
 8007f38:	f7f8 fe5e 	bl	8000bf8 <__aeabi_d2f>
 8007f3c:	4603      	mov	r3, r0
 8007f3e:	60fb      	str	r3, [r7, #12]
    return voltage_float;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	ee07 3a90 	vmov	s15, r3
}
 8007f46:	eeb0 0a67 	vmov.f32	s0, s15
 8007f4a:	3710      	adds	r7, #16
 8007f4c:	46bd      	mov	sp, r7
 8007f4e:	bd80      	pop	{r7, pc}
 8007f50:	30553261 	.word	0x30553261
 8007f54:	3f23a92a 	.word	0x3f23a92a

08007f58 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
ADC_HandleTypeDef hadc2;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8007f58:	b580      	push	{r7, lr}
 8007f5a:	b08c      	sub	sp, #48	@ 0x30
 8007f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8007f5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007f62:	2200      	movs	r2, #0
 8007f64:	601a      	str	r2, [r3, #0]
 8007f66:	605a      	str	r2, [r3, #4]
 8007f68:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8007f6a:	1d3b      	adds	r3, r7, #4
 8007f6c:	2220      	movs	r2, #32
 8007f6e:	2100      	movs	r1, #0
 8007f70:	4618      	mov	r0, r3
 8007f72:	f00a f995 	bl	80122a0 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8007f76:	4b32      	ldr	r3, [pc, #200]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007f78:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8007f7c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8007f7e:	4b30      	ldr	r3, [pc, #192]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007f80:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8007f84:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8007f86:	4b2e      	ldr	r3, [pc, #184]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007f88:	2200      	movs	r2, #0
 8007f8a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8007f8c:	4b2c      	ldr	r3, [pc, #176]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007f8e:	2200      	movs	r2, #0
 8007f90:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8007f92:	4b2b      	ldr	r3, [pc, #172]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007f94:	2200      	movs	r2, #0
 8007f96:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8007f98:	4b29      	ldr	r3, [pc, #164]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8007f9e:	4b28      	ldr	r3, [pc, #160]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007fa0:	2204      	movs	r2, #4
 8007fa2:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8007fa4:	4b26      	ldr	r3, [pc, #152]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8007faa:	4b25      	ldr	r3, [pc, #148]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007fac:	2200      	movs	r2, #0
 8007fae:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8007fb0:	4b23      	ldr	r3, [pc, #140]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007fb2:	2201      	movs	r2, #1
 8007fb4:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8007fb6:	4b22      	ldr	r3, [pc, #136]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007fb8:	2200      	movs	r2, #0
 8007fba:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8007fbe:	4b20      	ldr	r3, [pc, #128]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8007fc4:	4b1e      	ldr	r3, [pc, #120]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007fc6:	2200      	movs	r2, #0
 8007fc8:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8007fca:	4b1d      	ldr	r3, [pc, #116]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007fcc:	2200      	movs	r2, #0
 8007fce:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8007fd2:	4b1b      	ldr	r3, [pc, #108]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8007fd8:	4b19      	ldr	r3, [pc, #100]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8007fe0:	4817      	ldr	r0, [pc, #92]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007fe2:	f002 fe0b 	bl	800abfc <HAL_ADC_Init>
 8007fe6:	4603      	mov	r3, r0
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d001      	beq.n	8007ff0 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8007fec:	f001 ff4a 	bl	8009e84 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8007ff0:	2300      	movs	r3, #0
 8007ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8007ff4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8007ff8:	4619      	mov	r1, r3
 8007ffa:	4811      	ldr	r0, [pc, #68]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8007ffc:	f003 feae 	bl	800bd5c <HAL_ADCEx_MultiModeConfigChannel>
 8008000:	4603      	mov	r3, r0
 8008002:	2b00      	cmp	r3, #0
 8008004:	d001      	beq.n	800800a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8008006:	f001 ff3d 	bl	8009e84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800800a:	4b0e      	ldr	r3, [pc, #56]	@ (8008044 <MX_ADC1_Init+0xec>)
 800800c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800800e:	2306      	movs	r3, #6
 8008010:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8008012:	2300      	movs	r3, #0
 8008014:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8008016:	237f      	movs	r3, #127	@ 0x7f
 8008018:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800801a:	2304      	movs	r3, #4
 800801c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800801e:	2300      	movs	r3, #0
 8008020:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8008022:	1d3b      	adds	r3, r7, #4
 8008024:	4619      	mov	r1, r3
 8008026:	4806      	ldr	r0, [pc, #24]	@ (8008040 <MX_ADC1_Init+0xe8>)
 8008028:	f003 f99c 	bl	800b364 <HAL_ADC_ConfigChannel>
 800802c:	4603      	mov	r3, r0
 800802e:	2b00      	cmp	r3, #0
 8008030:	d001      	beq.n	8008036 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8008032:	f001 ff27 	bl	8009e84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8008036:	bf00      	nop
 8008038:	3730      	adds	r7, #48	@ 0x30
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop
 8008040:	200004d8 	.word	0x200004d8
 8008044:	32601000 	.word	0x32601000

08008048 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8008048:	b580      	push	{r7, lr}
 800804a:	b088      	sub	sp, #32
 800804c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800804e:	463b      	mov	r3, r7
 8008050:	2220      	movs	r2, #32
 8008052:	2100      	movs	r1, #0
 8008054:	4618      	mov	r0, r3
 8008056:	f00a f923 	bl	80122a0 <memset>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800805a:	4b2b      	ldr	r3, [pc, #172]	@ (8008108 <MX_ADC2_Init+0xc0>)
 800805c:	4a2b      	ldr	r2, [pc, #172]	@ (800810c <MX_ADC2_Init+0xc4>)
 800805e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8008060:	4b29      	ldr	r3, [pc, #164]	@ (8008108 <MX_ADC2_Init+0xc0>)
 8008062:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8008066:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8008068:	4b27      	ldr	r3, [pc, #156]	@ (8008108 <MX_ADC2_Init+0xc0>)
 800806a:	2200      	movs	r2, #0
 800806c:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800806e:	4b26      	ldr	r3, [pc, #152]	@ (8008108 <MX_ADC2_Init+0xc0>)
 8008070:	2200      	movs	r2, #0
 8008072:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 8008074:	4b24      	ldr	r3, [pc, #144]	@ (8008108 <MX_ADC2_Init+0xc0>)
 8008076:	2200      	movs	r2, #0
 8008078:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800807a:	4b23      	ldr	r3, [pc, #140]	@ (8008108 <MX_ADC2_Init+0xc0>)
 800807c:	2200      	movs	r2, #0
 800807e:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8008080:	4b21      	ldr	r3, [pc, #132]	@ (8008108 <MX_ADC2_Init+0xc0>)
 8008082:	2204      	movs	r2, #4
 8008084:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 8008086:	4b20      	ldr	r3, [pc, #128]	@ (8008108 <MX_ADC2_Init+0xc0>)
 8008088:	2200      	movs	r2, #0
 800808a:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800808c:	4b1e      	ldr	r3, [pc, #120]	@ (8008108 <MX_ADC2_Init+0xc0>)
 800808e:	2200      	movs	r2, #0
 8008090:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 1;
 8008092:	4b1d      	ldr	r3, [pc, #116]	@ (8008108 <MX_ADC2_Init+0xc0>)
 8008094:	2201      	movs	r2, #1
 8008096:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8008098:	4b1b      	ldr	r3, [pc, #108]	@ (8008108 <MX_ADC2_Init+0xc0>)
 800809a:	2200      	movs	r2, #0
 800809c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80080a0:	4b19      	ldr	r3, [pc, #100]	@ (8008108 <MX_ADC2_Init+0xc0>)
 80080a2:	2200      	movs	r2, #0
 80080a4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80080a6:	4b18      	ldr	r3, [pc, #96]	@ (8008108 <MX_ADC2_Init+0xc0>)
 80080a8:	2200      	movs	r2, #0
 80080aa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc2.Init.DMAContinuousRequests = DISABLE;
 80080ac:	4b16      	ldr	r3, [pc, #88]	@ (8008108 <MX_ADC2_Init+0xc0>)
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80080b4:	4b14      	ldr	r3, [pc, #80]	@ (8008108 <MX_ADC2_Init+0xc0>)
 80080b6:	2200      	movs	r2, #0
 80080b8:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80080ba:	4b13      	ldr	r3, [pc, #76]	@ (8008108 <MX_ADC2_Init+0xc0>)
 80080bc:	2200      	movs	r2, #0
 80080be:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80080c2:	4811      	ldr	r0, [pc, #68]	@ (8008108 <MX_ADC2_Init+0xc0>)
 80080c4:	f002 fd9a 	bl	800abfc <HAL_ADC_Init>
 80080c8:	4603      	mov	r3, r0
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d001      	beq.n	80080d2 <MX_ADC2_Init+0x8a>
  {
    Error_Handler();
 80080ce:	f001 fed9 	bl	8009e84 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80080d2:	4b0f      	ldr	r3, [pc, #60]	@ (8008110 <MX_ADC2_Init+0xc8>)
 80080d4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80080d6:	2306      	movs	r3, #6
 80080d8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80080da:	2300      	movs	r3, #0
 80080dc:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80080de:	237f      	movs	r3, #127	@ 0x7f
 80080e0:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80080e2:	2304      	movs	r3, #4
 80080e4:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80080e6:	2300      	movs	r3, #0
 80080e8:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80080ea:	463b      	mov	r3, r7
 80080ec:	4619      	mov	r1, r3
 80080ee:	4806      	ldr	r0, [pc, #24]	@ (8008108 <MX_ADC2_Init+0xc0>)
 80080f0:	f003 f938 	bl	800b364 <HAL_ADC_ConfigChannel>
 80080f4:	4603      	mov	r3, r0
 80080f6:	2b00      	cmp	r3, #0
 80080f8:	d001      	beq.n	80080fe <MX_ADC2_Init+0xb6>
  {
    Error_Handler();
 80080fa:	f001 fec3 	bl	8009e84 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80080fe:	bf00      	nop
 8008100:	3720      	adds	r7, #32
 8008102:	46bd      	mov	sp, r7
 8008104:	bd80      	pop	{r7, pc}
 8008106:	bf00      	nop
 8008108:	20000544 	.word	0x20000544
 800810c:	50000100 	.word	0x50000100
 8008110:	32601000 	.word	0x32601000

08008114 <HAL_ADC_MspInit>:

static uint32_t HAL_RCC_ADC12_CLK_ENABLED=0;

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8008114:	b580      	push	{r7, lr}
 8008116:	b0a0      	sub	sp, #128	@ 0x80
 8008118:	af00      	add	r7, sp, #0
 800811a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800811c:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8008120:	2200      	movs	r2, #0
 8008122:	601a      	str	r2, [r3, #0]
 8008124:	605a      	str	r2, [r3, #4]
 8008126:	609a      	str	r2, [r3, #8]
 8008128:	60da      	str	r2, [r3, #12]
 800812a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800812c:	f107 0318 	add.w	r3, r7, #24
 8008130:	2254      	movs	r2, #84	@ 0x54
 8008132:	2100      	movs	r1, #0
 8008134:	4618      	mov	r0, r3
 8008136:	f00a f8b3 	bl	80122a0 <memset>
  if(adcHandle->Instance==ADC1)
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008142:	d13d      	bne.n	80081c0 <HAL_ADC_MspInit+0xac>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8008144:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008148:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800814a:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800814e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8008150:	f107 0318 	add.w	r3, r7, #24
 8008154:	4618      	mov	r0, r3
 8008156:	f005 fcd7 	bl	800db08 <HAL_RCCEx_PeriphCLKConfig>
 800815a:	4603      	mov	r3, r0
 800815c:	2b00      	cmp	r3, #0
 800815e:	d001      	beq.n	8008164 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8008160:	f001 fe90 	bl	8009e84 <Error_Handler>
    }

    /* ADC1 clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8008164:	4b39      	ldr	r3, [pc, #228]	@ (800824c <HAL_ADC_MspInit+0x138>)
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	3301      	adds	r3, #1
 800816a:	4a38      	ldr	r2, [pc, #224]	@ (800824c <HAL_ADC_MspInit+0x138>)
 800816c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800816e:	4b37      	ldr	r3, [pc, #220]	@ (800824c <HAL_ADC_MspInit+0x138>)
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2b01      	cmp	r3, #1
 8008174:	d10b      	bne.n	800818e <HAL_ADC_MspInit+0x7a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8008176:	4b36      	ldr	r3, [pc, #216]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 8008178:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800817a:	4a35      	ldr	r2, [pc, #212]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 800817c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008180:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008182:	4b33      	ldr	r3, [pc, #204]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 8008184:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008186:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800818a:	617b      	str	r3, [r7, #20]
 800818c:	697b      	ldr	r3, [r7, #20]
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800818e:	4b30      	ldr	r3, [pc, #192]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 8008190:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008192:	4a2f      	ldr	r2, [pc, #188]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 8008194:	f043 0302 	orr.w	r3, r3, #2
 8008198:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800819a:	4b2d      	ldr	r3, [pc, #180]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 800819c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800819e:	f003 0302 	and.w	r3, r3, #2
 80081a2:	613b      	str	r3, [r7, #16]
 80081a4:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN12
    */
    GPIO_InitStruct.Pin = LOW_CURRENT_SENSOR_Pin;
 80081a6:	2302      	movs	r3, #2
 80081a8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80081aa:	2303      	movs	r3, #3
 80081ac:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80081ae:	2300      	movs	r3, #0
 80081b0:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(LOW_CURRENT_SENSOR_GPIO_Port, &GPIO_InitStruct);
 80081b2:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80081b6:	4619      	mov	r1, r3
 80081b8:	4826      	ldr	r0, [pc, #152]	@ (8008254 <HAL_ADC_MspInit+0x140>)
 80081ba:	f004 fd11 	bl	800cbe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }
}
 80081be:	e041      	b.n	8008244 <HAL_ADC_MspInit+0x130>
  else if(adcHandle->Instance==ADC2)
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	4a24      	ldr	r2, [pc, #144]	@ (8008258 <HAL_ADC_MspInit+0x144>)
 80081c6:	4293      	cmp	r3, r2
 80081c8:	d13c      	bne.n	8008244 <HAL_ADC_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 80081ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80081ce:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 80081d0:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 80081d4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80081d6:	f107 0318 	add.w	r3, r7, #24
 80081da:	4618      	mov	r0, r3
 80081dc:	f005 fc94 	bl	800db08 <HAL_RCCEx_PeriphCLKConfig>
 80081e0:	4603      	mov	r3, r0
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d001      	beq.n	80081ea <HAL_ADC_MspInit+0xd6>
      Error_Handler();
 80081e6:	f001 fe4d 	bl	8009e84 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 80081ea:	4b18      	ldr	r3, [pc, #96]	@ (800824c <HAL_ADC_MspInit+0x138>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	3301      	adds	r3, #1
 80081f0:	4a16      	ldr	r2, [pc, #88]	@ (800824c <HAL_ADC_MspInit+0x138>)
 80081f2:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 80081f4:	4b15      	ldr	r3, [pc, #84]	@ (800824c <HAL_ADC_MspInit+0x138>)
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	2b01      	cmp	r3, #1
 80081fa:	d10b      	bne.n	8008214 <HAL_ADC_MspInit+0x100>
      __HAL_RCC_ADC12_CLK_ENABLE();
 80081fc:	4b14      	ldr	r3, [pc, #80]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 80081fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008200:	4a13      	ldr	r2, [pc, #76]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 8008202:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8008206:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008208:	4b11      	ldr	r3, [pc, #68]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 800820a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800820c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008210:	60fb      	str	r3, [r7, #12]
 8008212:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8008214:	4b0e      	ldr	r3, [pc, #56]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 8008216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008218:	4a0d      	ldr	r2, [pc, #52]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 800821a:	f043 0302 	orr.w	r3, r3, #2
 800821e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8008220:	4b0b      	ldr	r3, [pc, #44]	@ (8008250 <HAL_ADC_MspInit+0x13c>)
 8008222:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008224:	f003 0302 	and.w	r3, r3, #2
 8008228:	60bb      	str	r3, [r7, #8]
 800822a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = HIGH_CURRENT_SENSOR_Pin;
 800822c:	2304      	movs	r3, #4
 800822e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8008230:	2303      	movs	r3, #3
 8008232:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008234:	2300      	movs	r3, #0
 8008236:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(HIGH_CURRENT_SENSOR_GPIO_Port, &GPIO_InitStruct);
 8008238:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800823c:	4619      	mov	r1, r3
 800823e:	4805      	ldr	r0, [pc, #20]	@ (8008254 <HAL_ADC_MspInit+0x140>)
 8008240:	f004 fcce 	bl	800cbe0 <HAL_GPIO_Init>
}
 8008244:	bf00      	nop
 8008246:	3780      	adds	r7, #128	@ 0x80
 8008248:	46bd      	mov	sp, r7
 800824a:	bd80      	pop	{r7, pc}
 800824c:	200005b0 	.word	0x200005b0
 8008250:	40021000 	.word	0x40021000
 8008254:	48000400 	.word	0x48000400
 8008258:	50000100 	.word	0x50000100

0800825c <init_FDCAN_header>:
	}

	return status;
}

void init_FDCAN_header(FDCAN_TxHeaderTypeDef *hdr, uint32_t id) {
 800825c:	b480      	push	{r7}
 800825e:	b083      	sub	sp, #12
 8008260:	af00      	add	r7, sp, #0
 8008262:	6078      	str	r0, [r7, #4]
 8008264:	6039      	str	r1, [r7, #0]
	hdr->Identifier = id;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	683a      	ldr	r2, [r7, #0]
 800826a:	601a      	str	r2, [r3, #0]
	hdr->IdType = FDCAN_STANDARD_ID;
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	2200      	movs	r2, #0
 8008270:	605a      	str	r2, [r3, #4]
	hdr->TxFrameType = FDCAN_DATA_FRAME;
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	2200      	movs	r2, #0
 8008276:	609a      	str	r2, [r3, #8]
	hdr->DataLength = FDCAN_DLC_BYTES_8;
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	2208      	movs	r2, #8
 800827c:	60da      	str	r2, [r3, #12]
	hdr->ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800827e:	687b      	ldr	r3, [r7, #4]
 8008280:	2200      	movs	r2, #0
 8008282:	611a      	str	r2, [r3, #16]
	hdr->BitRateSwitch = FDCAN_BRS_OFF;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	615a      	str	r2, [r3, #20]
	hdr->FDFormat = FDCAN_CLASSIC_CAN;
 800828a:	687b      	ldr	r3, [r7, #4]
 800828c:	2200      	movs	r2, #0
 800828e:	619a      	str	r2, [r3, #24]
	hdr->TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2200      	movs	r2, #0
 8008294:	61da      	str	r2, [r3, #28]
	hdr->MessageMarker = 0;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	2200      	movs	r2, #0
 800829a:	621a      	str	r2, [r3, #32]
}
 800829c:	bf00      	nop
 800829e:	370c      	adds	r7, #12
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr

080082a8 <init_FDCAN_header_EXTENDED>:

void init_FDCAN_header_EXTENDED(FDCAN_TxHeaderTypeDef *hdr, uint32_t id) {
 80082a8:	b480      	push	{r7}
 80082aa:	b083      	sub	sp, #12
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	6078      	str	r0, [r7, #4]
 80082b0:	6039      	str	r1, [r7, #0]
	hdr->Identifier = id;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	683a      	ldr	r2, [r7, #0]
 80082b6:	601a      	str	r2, [r3, #0]
	hdr->IdType = FDCAN_EXTENDED_ID;
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80082be:	605a      	str	r2, [r3, #4]
	hdr->TxFrameType = FDCAN_DATA_FRAME;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	2200      	movs	r2, #0
 80082c4:	609a      	str	r2, [r3, #8]
	hdr->DataLength = FDCAN_DLC_BYTES_8;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2208      	movs	r2, #8
 80082ca:	60da      	str	r2, [r3, #12]
	hdr->ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2200      	movs	r2, #0
 80082d0:	611a      	str	r2, [r3, #16]
	hdr->BitRateSwitch = FDCAN_BRS_OFF;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	2200      	movs	r2, #0
 80082d6:	615a      	str	r2, [r3, #20]
	hdr->FDFormat = FDCAN_CLASSIC_CAN;
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	2200      	movs	r2, #0
 80082dc:	619a      	str	r2, [r3, #24]
	hdr->TxEventFifoControl = FDCAN_NO_TX_EVENTS;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2200      	movs	r2, #0
 80082e2:	61da      	str	r2, [r3, #28]
	hdr->MessageMarker = 0;
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	2200      	movs	r2, #0
 80082e8:	621a      	str	r2, [r3, #32]
}
 80082ea:	bf00      	nop
 80082ec:	370c      	adds	r7, #12
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr
	...

080082f8 <add_fault>:
 * @param fault_type Type of fault (UV, OV, TEMP)
 * @param fault_value Value that caused the fault
 * @return index of the fault entry in the array
 */
int add_fault(uint8_t ic_num, uint8_t cell_num, uint8_t fault_type,
		float fault_value) {
 80082f8:	b580      	push	{r7, lr}
 80082fa:	b086      	sub	sp, #24
 80082fc:	af00      	add	r7, sp, #0
 80082fe:	4603      	mov	r3, r0
 8008300:	ed87 0a00 	vstr	s0, [r7]
 8008304:	71fb      	strb	r3, [r7, #7]
 8008306:	460b      	mov	r3, r1
 8008308:	71bb      	strb	r3, [r7, #6]
 800830a:	4613      	mov	r3, r2
 800830c:	717b      	strb	r3, [r7, #5]
	uint16_t cell_id = ic_num * 10 + cell_num;
 800830e:	79fb      	ldrb	r3, [r7, #7]
 8008310:	b29b      	uxth	r3, r3
 8008312:	461a      	mov	r2, r3
 8008314:	0092      	lsls	r2, r2, #2
 8008316:	4413      	add	r3, r2
 8008318:	005b      	lsls	r3, r3, #1
 800831a:	b29a      	uxth	r2, r3
 800831c:	79bb      	ldrb	r3, [r7, #6]
 800831e:	b29b      	uxth	r3, r3
 8008320:	4413      	add	r3, r2
 8008322:	81fb      	strh	r3, [r7, #14]

	// First check if this fault already exists
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 8008324:	2300      	movs	r3, #0
 8008326:	617b      	str	r3, [r7, #20]
 8008328:	e024      	b.n	8008374 <add_fault+0x7c>
		if (fault_log[i].active && fault_log[i].cell_id == cell_id
 800832a:	4a3e      	ldr	r2, [pc, #248]	@ (8008424 <add_fault+0x12c>)
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	011b      	lsls	r3, r3, #4
 8008330:	4413      	add	r3, r2
 8008332:	330c      	adds	r3, #12
 8008334:	781b      	ldrb	r3, [r3, #0]
 8008336:	2b00      	cmp	r3, #0
 8008338:	d019      	beq.n	800836e <add_fault+0x76>
 800833a:	4a3a      	ldr	r2, [pc, #232]	@ (8008424 <add_fault+0x12c>)
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	011b      	lsls	r3, r3, #4
 8008340:	4413      	add	r3, r2
 8008342:	881b      	ldrh	r3, [r3, #0]
 8008344:	89fa      	ldrh	r2, [r7, #14]
 8008346:	429a      	cmp	r2, r3
 8008348:	d111      	bne.n	800836e <add_fault+0x76>
				&& fault_log[i].fault_type == fault_type) {
 800834a:	4a36      	ldr	r2, [pc, #216]	@ (8008424 <add_fault+0x12c>)
 800834c:	697b      	ldr	r3, [r7, #20]
 800834e:	011b      	lsls	r3, r3, #4
 8008350:	4413      	add	r3, r2
 8008352:	3302      	adds	r3, #2
 8008354:	781b      	ldrb	r3, [r3, #0]
 8008356:	797a      	ldrb	r2, [r7, #5]
 8008358:	429a      	cmp	r2, r3
 800835a:	d108      	bne.n	800836e <add_fault+0x76>
			// Update existing fault entry
			fault_log[i].fault_value = fault_value;
 800835c:	4a31      	ldr	r2, [pc, #196]	@ (8008424 <add_fault+0x12c>)
 800835e:	697b      	ldr	r3, [r7, #20]
 8008360:	011b      	lsls	r3, r3, #4
 8008362:	4413      	add	r3, r2
 8008364:	3304      	adds	r3, #4
 8008366:	683a      	ldr	r2, [r7, #0]
 8008368:	601a      	str	r2, [r3, #0]
			return i;
 800836a:	697b      	ldr	r3, [r7, #20]
 800836c:	e056      	b.n	800841c <add_fault+0x124>
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	3301      	adds	r3, #1
 8008372:	617b      	str	r3, [r7, #20]
 8008374:	697b      	ldr	r3, [r7, #20]
 8008376:	2b13      	cmp	r3, #19
 8008378:	ddd7      	ble.n	800832a <add_fault+0x32>
		}
	}

	// Find an empty slot for a new fault
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 800837a:	2300      	movs	r3, #0
 800837c:	613b      	str	r3, [r7, #16]
 800837e:	e045      	b.n	800840c <add_fault+0x114>
		if (!fault_log[i].active) {
 8008380:	4a28      	ldr	r2, [pc, #160]	@ (8008424 <add_fault+0x12c>)
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	011b      	lsls	r3, r3, #4
 8008386:	4413      	add	r3, r2
 8008388:	330c      	adds	r3, #12
 800838a:	781b      	ldrb	r3, [r3, #0]
 800838c:	f083 0301 	eor.w	r3, r3, #1
 8008390:	b2db      	uxtb	r3, r3
 8008392:	2b00      	cmp	r3, #0
 8008394:	d037      	beq.n	8008406 <add_fault+0x10e>
			fault_log[i].cell_id = cell_id;
 8008396:	4a23      	ldr	r2, [pc, #140]	@ (8008424 <add_fault+0x12c>)
 8008398:	693b      	ldr	r3, [r7, #16]
 800839a:	011b      	lsls	r3, r3, #4
 800839c:	4413      	add	r3, r2
 800839e:	89fa      	ldrh	r2, [r7, #14]
 80083a0:	801a      	strh	r2, [r3, #0]
			fault_log[i].fault_type = fault_type;
 80083a2:	4a20      	ldr	r2, [pc, #128]	@ (8008424 <add_fault+0x12c>)
 80083a4:	693b      	ldr	r3, [r7, #16]
 80083a6:	011b      	lsls	r3, r3, #4
 80083a8:	4413      	add	r3, r2
 80083aa:	3302      	adds	r3, #2
 80083ac:	797a      	ldrb	r2, [r7, #5]
 80083ae:	701a      	strb	r2, [r3, #0]
			fault_log[i].fault_value = fault_value;
 80083b0:	4a1c      	ldr	r2, [pc, #112]	@ (8008424 <add_fault+0x12c>)
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	011b      	lsls	r3, r3, #4
 80083b6:	4413      	add	r3, r2
 80083b8:	3304      	adds	r3, #4
 80083ba:	683a      	ldr	r2, [r7, #0]
 80083bc:	601a      	str	r2, [r3, #0]
			fault_log[i].timestamp = HAL_GetTick();
 80083be:	f002 f9c3 	bl	800a748 <HAL_GetTick>
 80083c2:	4602      	mov	r2, r0
 80083c4:	4917      	ldr	r1, [pc, #92]	@ (8008424 <add_fault+0x12c>)
 80083c6:	693b      	ldr	r3, [r7, #16]
 80083c8:	011b      	lsls	r3, r3, #4
 80083ca:	440b      	add	r3, r1
 80083cc:	3308      	adds	r3, #8
 80083ce:	601a      	str	r2, [r3, #0]
			fault_log[i].active = true;
 80083d0:	4a14      	ldr	r2, [pc, #80]	@ (8008424 <add_fault+0x12c>)
 80083d2:	693b      	ldr	r3, [r7, #16]
 80083d4:	011b      	lsls	r3, r3, #4
 80083d6:	4413      	add	r3, r2
 80083d8:	330c      	adds	r3, #12
 80083da:	2201      	movs	r2, #1
 80083dc:	701a      	strb	r2, [r3, #0]
			num_active_faults++;
 80083de:	4b12      	ldr	r3, [pc, #72]	@ (8008428 <add_fault+0x130>)
 80083e0:	781b      	ldrb	r3, [r3, #0]
 80083e2:	3301      	adds	r3, #1
 80083e4:	b2da      	uxtb	r2, r3
 80083e6:	4b10      	ldr	r3, [pc, #64]	@ (8008428 <add_fault+0x130>)
 80083e8:	701a      	strb	r2, [r3, #0]

			// Print info about the new fault
			if (PRINT_ON) printf("New fault: IC%d Cell%d Type:%d Value:", ic_num + 1,
 80083ea:	79fb      	ldrb	r3, [r7, #7]
 80083ec:	1c59      	adds	r1, r3, #1
 80083ee:	79bb      	ldrb	r3, [r7, #6]
 80083f0:	1c5a      	adds	r2, r3, #1
 80083f2:	797b      	ldrb	r3, [r7, #5]
 80083f4:	480d      	ldr	r0, [pc, #52]	@ (800842c <add_fault+0x134>)
 80083f6:	f009 fedb 	bl	80121b0 <iprintf>
					cell_num + 1, fault_type);
			if (PRINT_ON) printFloat(fault_value);
 80083fa:	ed97 0a00 	vldr	s0, [r7]
 80083fe:	f000 fdc3 	bl	8008f88 <printFloat>

			return i;
 8008402:	693b      	ldr	r3, [r7, #16]
 8008404:	e00a      	b.n	800841c <add_fault+0x124>
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 8008406:	693b      	ldr	r3, [r7, #16]
 8008408:	3301      	adds	r3, #1
 800840a:	613b      	str	r3, [r7, #16]
 800840c:	693b      	ldr	r3, [r7, #16]
 800840e:	2b13      	cmp	r3, #19
 8008410:	ddb6      	ble.n	8008380 <add_fault+0x88>
		}
	}

	// If we get here, the fault log is full - just return -1
	if (PRINT_ON) printf("Fault log full! Cannot record new faults\n");
 8008412:	4807      	ldr	r0, [pc, #28]	@ (8008430 <add_fault+0x138>)
 8008414:	f009 ff3c 	bl	8012290 <puts>
	return -1;
 8008418:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800841c:	4618      	mov	r0, r3
 800841e:	3718      	adds	r7, #24
 8008420:	46bd      	mov	sp, r7
 8008422:	bd80      	pop	{r7, pc}
 8008424:	200005f8 	.word	0x200005f8
 8008428:	20000738 	.word	0x20000738
 800842c:	08015c44 	.word	0x08015c44
 8008430:	08015c6c 	.word	0x08015c6c

08008434 <clear_fault>:
 *
 * @param ic_num IC number (0-based)
 * @param cell_num Cell number (0-based)
 * @param fault_type Type of fault (UV, OV, TEMP)
 */
void clear_fault(uint8_t ic_num, uint8_t cell_num, uint8_t fault_type) {
 8008434:	b580      	push	{r7, lr}
 8008436:	b084      	sub	sp, #16
 8008438:	af00      	add	r7, sp, #0
 800843a:	4603      	mov	r3, r0
 800843c:	71fb      	strb	r3, [r7, #7]
 800843e:	460b      	mov	r3, r1
 8008440:	71bb      	strb	r3, [r7, #6]
 8008442:	4613      	mov	r3, r2
 8008444:	717b      	strb	r3, [r7, #5]
	uint16_t cell_id = ic_num * 10 + cell_num;
 8008446:	79fb      	ldrb	r3, [r7, #7]
 8008448:	b29b      	uxth	r3, r3
 800844a:	461a      	mov	r2, r3
 800844c:	0092      	lsls	r2, r2, #2
 800844e:	4413      	add	r3, r2
 8008450:	005b      	lsls	r3, r3, #1
 8008452:	b29a      	uxth	r2, r3
 8008454:	79bb      	ldrb	r3, [r7, #6]
 8008456:	b29b      	uxth	r3, r3
 8008458:	4413      	add	r3, r2
 800845a:	817b      	strh	r3, [r7, #10]

	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 800845c:	2300      	movs	r3, #0
 800845e:	60fb      	str	r3, [r7, #12]
 8008460:	e03d      	b.n	80084de <clear_fault+0xaa>
		if (fault_log[i].active && fault_log[i].cell_id == cell_id
 8008462:	4a22      	ldr	r2, [pc, #136]	@ (80084ec <clear_fault+0xb8>)
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	011b      	lsls	r3, r3, #4
 8008468:	4413      	add	r3, r2
 800846a:	330c      	adds	r3, #12
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d032      	beq.n	80084d8 <clear_fault+0xa4>
 8008472:	4a1e      	ldr	r2, [pc, #120]	@ (80084ec <clear_fault+0xb8>)
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	011b      	lsls	r3, r3, #4
 8008478:	4413      	add	r3, r2
 800847a:	881b      	ldrh	r3, [r3, #0]
 800847c:	897a      	ldrh	r2, [r7, #10]
 800847e:	429a      	cmp	r2, r3
 8008480:	d12a      	bne.n	80084d8 <clear_fault+0xa4>
				&& fault_log[i].fault_type == fault_type) {
 8008482:	4a1a      	ldr	r2, [pc, #104]	@ (80084ec <clear_fault+0xb8>)
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	011b      	lsls	r3, r3, #4
 8008488:	4413      	add	r3, r2
 800848a:	3302      	adds	r3, #2
 800848c:	781b      	ldrb	r3, [r3, #0]
 800848e:	797a      	ldrb	r2, [r7, #5]
 8008490:	429a      	cmp	r2, r3
 8008492:	d121      	bne.n	80084d8 <clear_fault+0xa4>

			if (PRINT_ON) printf("Cleared fault: IC%d Cell%d Type:%d Value:", ic_num + 1,
 8008494:	79fb      	ldrb	r3, [r7, #7]
 8008496:	1c59      	adds	r1, r3, #1
 8008498:	79bb      	ldrb	r3, [r7, #6]
 800849a:	1c5a      	adds	r2, r3, #1
 800849c:	797b      	ldrb	r3, [r7, #5]
 800849e:	3301      	adds	r3, #1
 80084a0:	4813      	ldr	r0, [pc, #76]	@ (80084f0 <clear_fault+0xbc>)
 80084a2:	f009 fe85 	bl	80121b0 <iprintf>
					cell_num + 1, fault_type + 1);
			if (PRINT_ON) printFloat(fault_log[i].fault_value);
 80084a6:	4a11      	ldr	r2, [pc, #68]	@ (80084ec <clear_fault+0xb8>)
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	011b      	lsls	r3, r3, #4
 80084ac:	4413      	add	r3, r2
 80084ae:	3304      	adds	r3, #4
 80084b0:	edd3 7a00 	vldr	s15, [r3]
 80084b4:	eeb0 0a67 	vmov.f32	s0, s15
 80084b8:	f000 fd66 	bl	8008f88 <printFloat>

			fault_log[i].active = false;
 80084bc:	4a0b      	ldr	r2, [pc, #44]	@ (80084ec <clear_fault+0xb8>)
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	011b      	lsls	r3, r3, #4
 80084c2:	4413      	add	r3, r2
 80084c4:	330c      	adds	r3, #12
 80084c6:	2200      	movs	r2, #0
 80084c8:	701a      	strb	r2, [r3, #0]
			num_active_faults--;
 80084ca:	4b0a      	ldr	r3, [pc, #40]	@ (80084f4 <clear_fault+0xc0>)
 80084cc:	781b      	ldrb	r3, [r3, #0]
 80084ce:	3b01      	subs	r3, #1
 80084d0:	b2da      	uxtb	r2, r3
 80084d2:	4b08      	ldr	r3, [pc, #32]	@ (80084f4 <clear_fault+0xc0>)
 80084d4:	701a      	strb	r2, [r3, #0]
			return;
 80084d6:	e005      	b.n	80084e4 <clear_fault+0xb0>
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 80084d8:	68fb      	ldr	r3, [r7, #12]
 80084da:	3301      	adds	r3, #1
 80084dc:	60fb      	str	r3, [r7, #12]
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	2b13      	cmp	r3, #19
 80084e2:	ddbe      	ble.n	8008462 <clear_fault+0x2e>
		}
	}
}
 80084e4:	3710      	adds	r7, #16
 80084e6:	46bd      	mov	sp, r7
 80084e8:	bd80      	pop	{r7, pc}
 80084ea:	bf00      	nop
 80084ec:	200005f8 	.word	0x200005f8
 80084f0:	08015c98 	.word	0x08015c98
 80084f4:	20000738 	.word	0x20000738

080084f8 <print_fault_summary>:
 * This function prints all active faults in a compact format showing:
 * - Cell ID (IC# * 10 + Cell#)
 * - Value that caused the fault
 * - Type of fault (V for voltage, T for temperature)
 */
void print_fault_summary(void) {
 80084f8:	b580      	push	{r7, lr}
 80084fa:	b084      	sub	sp, #16
 80084fc:	af00      	add	r7, sp, #0
	if (PRINT_ON) {
	if (num_active_faults == 0) {
 80084fe:	4b4a      	ldr	r3, [pc, #296]	@ (8008628 <print_fault_summary+0x130>)
 8008500:	781b      	ldrb	r3, [r3, #0]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d103      	bne.n	800850e <print_fault_summary+0x16>
		printf("No active faults\n");
 8008506:	4849      	ldr	r0, [pc, #292]	@ (800862c <print_fault_summary+0x134>)
 8008508:	f009 fec2 	bl	8012290 <puts>
		return;
 800850c:	e089      	b.n	8008622 <print_fault_summary+0x12a>
	}

	printf("Faulted cells:\n");
 800850e:	4848      	ldr	r0, [pc, #288]	@ (8008630 <print_fault_summary+0x138>)
 8008510:	f009 febe 	bl	8012290 <puts>

	int count = 0;
 8008514:	2300      	movs	r3, #0
 8008516:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 8008518:	2300      	movs	r3, #0
 800851a:	60bb      	str	r3, [r7, #8]
 800851c:	e076      	b.n	800860c <print_fault_summary+0x114>
		if (fault_log[i].active) {
 800851e:	4a45      	ldr	r2, [pc, #276]	@ (8008634 <print_fault_summary+0x13c>)
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	011b      	lsls	r3, r3, #4
 8008524:	4413      	add	r3, r2
 8008526:	330c      	adds	r3, #12
 8008528:	781b      	ldrb	r3, [r3, #0]
 800852a:	2b00      	cmp	r3, #0
 800852c:	d06b      	beq.n	8008606 <print_fault_summary+0x10e>
			uint8_t ic_num = fault_log[i].cell_id / 10;
 800852e:	4a41      	ldr	r2, [pc, #260]	@ (8008634 <print_fault_summary+0x13c>)
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	011b      	lsls	r3, r3, #4
 8008534:	4413      	add	r3, r2
 8008536:	881b      	ldrh	r3, [r3, #0]
 8008538:	4a3f      	ldr	r2, [pc, #252]	@ (8008638 <print_fault_summary+0x140>)
 800853a:	fba2 2303 	umull	r2, r3, r2, r3
 800853e:	08db      	lsrs	r3, r3, #3
 8008540:	b29b      	uxth	r3, r3
 8008542:	71fb      	strb	r3, [r7, #7]
			uint8_t cell_num = fault_log[i].cell_id % 10;
 8008544:	4a3b      	ldr	r2, [pc, #236]	@ (8008634 <print_fault_summary+0x13c>)
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	011b      	lsls	r3, r3, #4
 800854a:	4413      	add	r3, r2
 800854c:	881a      	ldrh	r2, [r3, #0]
 800854e:	4b3a      	ldr	r3, [pc, #232]	@ (8008638 <print_fault_summary+0x140>)
 8008550:	fba3 1302 	umull	r1, r3, r3, r2
 8008554:	08d9      	lsrs	r1, r3, #3
 8008556:	460b      	mov	r3, r1
 8008558:	009b      	lsls	r3, r3, #2
 800855a:	440b      	add	r3, r1
 800855c:	005b      	lsls	r3, r3, #1
 800855e:	1ad3      	subs	r3, r2, r3
 8008560:	b29b      	uxth	r3, r3
 8008562:	71bb      	strb	r3, [r7, #6]

			// Print cell information
			printf("IC%d Cell%d: ", ic_num + 1, cell_num + 1);
 8008564:	79fb      	ldrb	r3, [r7, #7]
 8008566:	1c59      	adds	r1, r3, #1
 8008568:	79bb      	ldrb	r3, [r7, #6]
 800856a:	3301      	adds	r3, #1
 800856c:	461a      	mov	r2, r3
 800856e:	4833      	ldr	r0, [pc, #204]	@ (800863c <print_fault_summary+0x144>)
 8008570:	f009 fe1e 	bl	80121b0 <iprintf>

			// Print fault value with appropriate units
			switch (fault_log[i].fault_type) {
 8008574:	4a2f      	ldr	r2, [pc, #188]	@ (8008634 <print_fault_summary+0x13c>)
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	011b      	lsls	r3, r3, #4
 800857a:	4413      	add	r3, r2
 800857c:	3302      	adds	r3, #2
 800857e:	781b      	ldrb	r3, [r3, #0]
 8008580:	2b02      	cmp	r3, #2
 8008582:	dc02      	bgt.n	800858a <print_fault_summary+0x92>
 8008584:	2b00      	cmp	r3, #0
 8008586:	dc03      	bgt.n	8008590 <print_fault_summary+0x98>
 8008588:	e020      	b.n	80085cc <print_fault_summary+0xd4>
 800858a:	2b03      	cmp	r3, #3
 800858c:	d00f      	beq.n	80085ae <print_fault_summary+0xb6>
 800858e:	e01d      	b.n	80085cc <print_fault_summary+0xd4>
			case FAULT_TYPE_UV:
			case FAULT_TYPE_OV:
				printf("%.2fV", fault_log[i].fault_value);
 8008590:	4a28      	ldr	r2, [pc, #160]	@ (8008634 <print_fault_summary+0x13c>)
 8008592:	68bb      	ldr	r3, [r7, #8]
 8008594:	011b      	lsls	r3, r3, #4
 8008596:	4413      	add	r3, r2
 8008598:	3304      	adds	r3, #4
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4618      	mov	r0, r3
 800859e:	f7f7 ffdb 	bl	8000558 <__aeabi_f2d>
 80085a2:	4602      	mov	r2, r0
 80085a4:	460b      	mov	r3, r1
 80085a6:	4826      	ldr	r0, [pc, #152]	@ (8008640 <print_fault_summary+0x148>)
 80085a8:	f009 fe02 	bl	80121b0 <iprintf>
				break;
 80085ac:	e01c      	b.n	80085e8 <print_fault_summary+0xf0>
			case FAULT_TYPE_TEMP:
				printf("%.1fC", fault_log[i].fault_value);
 80085ae:	4a21      	ldr	r2, [pc, #132]	@ (8008634 <print_fault_summary+0x13c>)
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	011b      	lsls	r3, r3, #4
 80085b4:	4413      	add	r3, r2
 80085b6:	3304      	adds	r3, #4
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	4618      	mov	r0, r3
 80085bc:	f7f7 ffcc 	bl	8000558 <__aeabi_f2d>
 80085c0:	4602      	mov	r2, r0
 80085c2:	460b      	mov	r3, r1
 80085c4:	481f      	ldr	r0, [pc, #124]	@ (8008644 <print_fault_summary+0x14c>)
 80085c6:	f009 fdf3 	bl	80121b0 <iprintf>
				break;
 80085ca:	e00d      	b.n	80085e8 <print_fault_summary+0xf0>
			default:
				printf("%.2f?", fault_log[i].fault_value);
 80085cc:	4a19      	ldr	r2, [pc, #100]	@ (8008634 <print_fault_summary+0x13c>)
 80085ce:	68bb      	ldr	r3, [r7, #8]
 80085d0:	011b      	lsls	r3, r3, #4
 80085d2:	4413      	add	r3, r2
 80085d4:	3304      	adds	r3, #4
 80085d6:	681b      	ldr	r3, [r3, #0]
 80085d8:	4618      	mov	r0, r3
 80085da:	f7f7 ffbd 	bl	8000558 <__aeabi_f2d>
 80085de:	4602      	mov	r2, r0
 80085e0:	460b      	mov	r3, r1
 80085e2:	4819      	ldr	r0, [pc, #100]	@ (8008648 <print_fault_summary+0x150>)
 80085e4:	f009 fde4 	bl	80121b0 <iprintf>
			}

			// Add separator or newline
			count++;
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	3301      	adds	r3, #1
 80085ec:	60fb      	str	r3, [r7, #12]
			if (count % 4 == 0) { // Four entries per line
 80085ee:	68fb      	ldr	r3, [r7, #12]
 80085f0:	f003 0303 	and.w	r3, r3, #3
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d103      	bne.n	8008600 <print_fault_summary+0x108>
				printf("\n");
 80085f8:	200a      	movs	r0, #10
 80085fa:	f009 fdeb 	bl	80121d4 <putchar>
 80085fe:	e002      	b.n	8008606 <print_fault_summary+0x10e>
			} else {
				printf("; ");
 8008600:	4812      	ldr	r0, [pc, #72]	@ (800864c <print_fault_summary+0x154>)
 8008602:	f009 fdd5 	bl	80121b0 <iprintf>
	for (int i = 0; i < MAX_FAULT_ENTRIES; i++) {
 8008606:	68bb      	ldr	r3, [r7, #8]
 8008608:	3301      	adds	r3, #1
 800860a:	60bb      	str	r3, [r7, #8]
 800860c:	68bb      	ldr	r3, [r7, #8]
 800860e:	2b13      	cmp	r3, #19
 8008610:	dd85      	ble.n	800851e <print_fault_summary+0x26>
			}
		}
	}

	// Ensure we end with a newline
	if (count % 4 != 0) {
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	f003 0303 	and.w	r3, r3, #3
 8008618:	2b00      	cmp	r3, #0
 800861a:	d002      	beq.n	8008622 <print_fault_summary+0x12a>
		printf("\n");
 800861c:	200a      	movs	r0, #10
 800861e:	f009 fdd9 	bl	80121d4 <putchar>
	}
	}
}
 8008622:	3710      	adds	r7, #16
 8008624:	46bd      	mov	sp, r7
 8008626:	bd80      	pop	{r7, pc}
 8008628:	20000738 	.word	0x20000738
 800862c:	08015cc4 	.word	0x08015cc4
 8008630:	08015cd8 	.word	0x08015cd8
 8008634:	200005f8 	.word	0x200005f8
 8008638:	cccccccd 	.word	0xcccccccd
 800863c:	08015ce8 	.word	0x08015ce8
 8008640:	08015cf8 	.word	0x08015cf8
 8008644:	08015d00 	.word	0x08015d00
 8008648:	08015d08 	.word	0x08015d08
 800864c:	08015d10 	.word	0x08015d10

08008650 <populateIC>:

void populateIC(cell_asic *IC, uint8_t tIC) {
 8008650:	b580      	push	{r7, lr}
 8008652:	b086      	sub	sp, #24
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	460b      	mov	r3, r1
 800865a:	70fb      	strb	r3, [r7, #3]
	uint32_t timingshits = HAL_GetTick();
 800865c:	f002 f874 	bl	800a748 <HAL_GetTick>
 8008660:	6178      	str	r0, [r7, #20]
	adBms6830_start_adc_cell_voltage_measurment(tIC);
 8008662:	78fb      	ldrb	r3, [r7, #3]
 8008664:	4618      	mov	r0, r3
 8008666:	f7fe fbd5 	bl	8006e14 <adBms6830_start_adc_cell_voltage_measurment>
	if (PRINT_ON) printf("time to read once: %d", HAL_GetTick() - timingshits);
 800866a:	f002 f86d 	bl	800a748 <HAL_GetTick>
 800866e:	4602      	mov	r2, r0
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	1ad3      	subs	r3, r2, r3
 8008674:	4619      	mov	r1, r3
 8008676:	4839      	ldr	r0, [pc, #228]	@ (800875c <populateIC+0x10c>)
 8008678:	f009 fd9a 	bl	80121b0 <iprintf>

	Delay_ms(8); // ADCs are updated at their conversion rate is 8ms
 800867c:	2008      	movs	r0, #8
 800867e:	f7fe fe03 	bl	8007288 <Delay_ms>
	timingshits = HAL_GetTick();
 8008682:	f002 f861 	bl	800a748 <HAL_GetTick>
 8008686:	6178      	str	r0, [r7, #20]
	adBms6830_read_cell_voltages(tIC, &IC[0]);
 8008688:	78fb      	ldrb	r3, [r7, #3]
 800868a:	6879      	ldr	r1, [r7, #4]
 800868c:	4618      	mov	r0, r3
 800868e:	f7fe fbd7 	bl	8006e40 <adBms6830_read_cell_voltages>
	if (PRINT_ON) printf("time to read once: %d", HAL_GetTick() - timingshits);
 8008692:	f002 f859 	bl	800a748 <HAL_GetTick>
 8008696:	4602      	mov	r2, r0
 8008698:	697b      	ldr	r3, [r7, #20]
 800869a:	1ad3      	subs	r3, r2, r3
 800869c:	4619      	mov	r1, r3
 800869e:	482f      	ldr	r0, [pc, #188]	@ (800875c <populateIC+0x10c>)
 80086a0:	f009 fd86 	bl	80121b0 <iprintf>

	int c_fault = user_adBms6830_cellFault(tIC, &IC[0]);
 80086a4:	78fb      	ldrb	r3, [r7, #3]
 80086a6:	6879      	ldr	r1, [r7, #4]
 80086a8:	4618      	mov	r0, r3
 80086aa:	f000 f85f 	bl	800876c <user_adBms6830_cellFault>
 80086ae:	6138      	str	r0, [r7, #16]
	if (c_fault != 0) {
 80086b0:	693b      	ldr	r3, [r7, #16]
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d003      	beq.n	80086be <populateIC+0x6e>
		cell_fault = c_fault;
 80086b6:	693b      	ldr	r3, [r7, #16]
 80086b8:	b2da      	uxtb	r2, r3
 80086ba:	4b29      	ldr	r3, [pc, #164]	@ (8008760 <populateIC+0x110>)
 80086bc:	701a      	strb	r2, [r3, #0]
	}
	Delay_ms(8);
 80086be:	2008      	movs	r0, #8
 80086c0:	f7fe fde2 	bl	8007288 <Delay_ms>
	timingshits = HAL_GetTick();
 80086c4:	f002 f840 	bl	800a748 <HAL_GetTick>
 80086c8:	6178      	str	r0, [r7, #20]
	adBms6830_start_aux_voltage_measurment(tIC, &IC[0]);
 80086ca:	78fb      	ldrb	r3, [r7, #3]
 80086cc:	6879      	ldr	r1, [r7, #4]
 80086ce:	4618      	mov	r0, r3
 80086d0:	f7fe fbfc 	bl	8006ecc <adBms6830_start_aux_voltage_measurment>
	if (PRINT_ON) printf("time to read once: %d", HAL_GetTick() - timingshits);
 80086d4:	f002 f838 	bl	800a748 <HAL_GetTick>
 80086d8:	4602      	mov	r2, r0
 80086da:	697b      	ldr	r3, [r7, #20]
 80086dc:	1ad3      	subs	r3, r2, r3
 80086de:	4619      	mov	r1, r3
 80086e0:	481e      	ldr	r0, [pc, #120]	@ (800875c <populateIC+0x10c>)
 80086e2:	f009 fd65 	bl	80121b0 <iprintf>

	Delay_ms(8); // ADCs are updated at their conversion rate is 8ms
 80086e6:	2008      	movs	r0, #8
 80086e8:	f7fe fdce 	bl	8007288 <Delay_ms>
	timingshits = HAL_GetTick();
 80086ec:	f002 f82c 	bl	800a748 <HAL_GetTick>
 80086f0:	6178      	str	r0, [r7, #20]

	adBms6830_read_aux_voltages(tIC, &IC[0]);
 80086f2:	78fb      	ldrb	r3, [r7, #3]
 80086f4:	6879      	ldr	r1, [r7, #4]
 80086f6:	4618      	mov	r0, r3
 80086f8:	f7fe fc28 	bl	8006f4c <adBms6830_read_aux_voltages>
	if (PRINT_ON) printf("time to read once: %d", HAL_GetTick() - timingshits);
 80086fc:	f002 f824 	bl	800a748 <HAL_GetTick>
 8008700:	4602      	mov	r2, r0
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	1ad3      	subs	r3, r2, r3
 8008706:	4619      	mov	r1, r3
 8008708:	4814      	ldr	r0, [pc, #80]	@ (800875c <populateIC+0x10c>)
 800870a:	f009 fd51 	bl	80121b0 <iprintf>

	int t_fault = user_adBms6830_tempFault(tIC, &IC[0]);
 800870e:	78fb      	ldrb	r3, [r7, #3]
 8008710:	6879      	ldr	r1, [r7, #4]
 8008712:	4618      	mov	r0, r3
 8008714:	f000 f908 	bl	8008928 <user_adBms6830_tempFault>
 8008718:	60f8      	str	r0, [r7, #12]
	if (t_fault == 1) {
 800871a:	68fb      	ldr	r3, [r7, #12]
 800871c:	2b01      	cmp	r3, #1
 800871e:	d102      	bne.n	8008726 <populateIC+0xd6>
		temp_fault = CELL_TEMP_FAULT;
 8008720:	2203      	movs	r2, #3
 8008722:	4b10      	ldr	r3, [pc, #64]	@ (8008764 <populateIC+0x114>)
 8008724:	701a      	strb	r2, [r3, #0]
	}

	timingshits = HAL_GetTick();
 8008726:	f002 f80f 	bl	800a748 <HAL_GetTick>
 800872a:	6178      	str	r0, [r7, #20]
	// Current sensor data + fault
	uint8_t current_fault = getCurrentSensorData();
 800872c:	f000 faf4 	bl	8008d18 <getCurrentSensorData>
 8008730:	4603      	mov	r3, r0
 8008732:	72fb      	strb	r3, [r7, #11]
	if (current_fault != 0) {
 8008734:	7afb      	ldrb	r3, [r7, #11]
 8008736:	2b00      	cmp	r3, #0
 8008738:	d002      	beq.n	8008740 <populateIC+0xf0>
		current_sensor_fault = CURRENT_SENSOR_FAULT;
 800873a:	2204      	movs	r2, #4
 800873c:	4b0a      	ldr	r3, [pc, #40]	@ (8008768 <populateIC+0x118>)
 800873e:	701a      	strb	r2, [r3, #0]
		// printf("Current sensor fault detected\n");
	}
	if (PRINT_ON) printf("time to read once: %d", HAL_GetTick() - timingshits);
 8008740:	f002 f802 	bl	800a748 <HAL_GetTick>
 8008744:	4602      	mov	r2, r0
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	1ad3      	subs	r3, r2, r3
 800874a:	4619      	mov	r1, r3
 800874c:	4803      	ldr	r0, [pc, #12]	@ (800875c <populateIC+0x10c>)
 800874e:	f009 fd2f 	bl	80121b0 <iprintf>
}
 8008752:	bf00      	nop
 8008754:	3718      	adds	r7, #24
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}
 800875a:	bf00      	nop
 800875c:	08015d14 	.word	0x08015d14
 8008760:	200005b4 	.word	0x200005b4
 8008764:	200005b5 	.word	0x200005b5
 8008768:	200005b6 	.word	0x200005b6

0800876c <user_adBms6830_cellFault>:

int user_adBms6830_cellFault(uint8_t tIC, cell_asic *IC) {
 800876c:	b580      	push	{r7, lr}
 800876e:	b086      	sub	sp, #24
 8008770:	af00      	add	r7, sp, #0
 8008772:	4603      	mov	r3, r0
 8008774:	6039      	str	r1, [r7, #0]
 8008776:	71fb      	strb	r3, [r7, #7]
	int error = 0;
 8008778:	2300      	movs	r3, #0
 800877a:	617b      	str	r3, [r7, #20]
	int16_t temp;
	float voltage;
	float adjusted_voltage;

	lowest_cell = 100.0; // Initialize to a high value
 800877c:	4b60      	ldr	r3, [pc, #384]	@ (8008900 <user_adBms6830_cellFault+0x194>)
 800877e:	4a61      	ldr	r2, [pc, #388]	@ (8008904 <user_adBms6830_cellFault+0x198>)
 8008780:	601a      	str	r2, [r3, #0]
	highest_cell = 0.0;  // Initialize to a low value
 8008782:	4b61      	ldr	r3, [pc, #388]	@ (8008908 <user_adBms6830_cellFault+0x19c>)
 8008784:	f04f 0200 	mov.w	r2, #0
 8008788:	601a      	str	r2, [r3, #0]

	for (uint8_t ic = 0; ic < tIC; ic++) {
 800878a:	2300      	movs	r3, #0
 800878c:	73fb      	strb	r3, [r7, #15]
 800878e:	e0a2      	b.n	80088d6 <user_adBms6830_cellFault+0x16a>
		for (uint8_t index = 0; index < cell_count; index++) {
 8008790:	2300      	movs	r3, #0
 8008792:	73bb      	strb	r3, [r7, #14]
 8008794:	e096      	b.n	80088c4 <user_adBms6830_cellFault+0x158>
			temp = IC[ic].cell.c_codes[index];
 8008796:	7bfb      	ldrb	r3, [r7, #15]
 8008798:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 800879c:	fb02 f303 	mul.w	r3, r2, r3
 80087a0:	683a      	ldr	r2, [r7, #0]
 80087a2:	4413      	add	r3, r2
 80087a4:	7bba      	ldrb	r2, [r7, #14]
 80087a6:	3214      	adds	r2, #20
 80087a8:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80087ac:	81bb      	strh	r3, [r7, #12]
			voltage = getVoltage(temp);
 80087ae:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80087b2:	4618      	mov	r0, r3
 80087b4:	f7ff fbac 	bl	8007f10 <getVoltage>
 80087b8:	ed87 0a02 	vstr	s0, [r7, #8]

			// Adjust voltage based on current if current sensor is not faulted
			if (current_sensor_fault == 0) {
 80087bc:	4b53      	ldr	r3, [pc, #332]	@ (800890c <user_adBms6830_cellFault+0x1a0>)
 80087be:	781b      	ldrb	r3, [r3, #0]
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d12c      	bne.n	800881e <user_adBms6830_cellFault+0xb2>
				if (accy_status == READY_POWER) {
 80087c4:	2301      	movs	r3, #1
 80087c6:	461a      	mov	r2, r3
 80087c8:	4b51      	ldr	r3, [pc, #324]	@ (8008910 <user_adBms6830_cellFault+0x1a4>)
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	d10e      	bne.n	80087ee <user_adBms6830_cellFault+0x82>
					// When discharging, actual cell voltage is higher than measured
					adjusted_voltage = voltage + (current * cell_resistance);
 80087d0:	4b50      	ldr	r3, [pc, #320]	@ (8008914 <user_adBms6830_cellFault+0x1a8>)
 80087d2:	ed93 7a00 	vldr	s14, [r3]
 80087d6:	4b50      	ldr	r3, [pc, #320]	@ (8008918 <user_adBms6830_cellFault+0x1ac>)
 80087d8:	edd3 7a00 	vldr	s15, [r3]
 80087dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80087e0:	ed97 7a02 	vldr	s14, [r7, #8]
 80087e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80087e8:	edc7 7a04 	vstr	s15, [r7, #16]
 80087ec:	e019      	b.n	8008822 <user_adBms6830_cellFault+0xb6>
				} else if (accy_status == CHARGE_POWER) {
 80087ee:	2302      	movs	r3, #2
 80087f0:	461a      	mov	r2, r3
 80087f2:	4b47      	ldr	r3, [pc, #284]	@ (8008910 <user_adBms6830_cellFault+0x1a4>)
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d10e      	bne.n	8008818 <user_adBms6830_cellFault+0xac>
					// When charging, actual cell voltage is lower than measured
					adjusted_voltage = voltage - (current * cell_resistance);
 80087fa:	4b46      	ldr	r3, [pc, #280]	@ (8008914 <user_adBms6830_cellFault+0x1a8>)
 80087fc:	ed93 7a00 	vldr	s14, [r3]
 8008800:	4b45      	ldr	r3, [pc, #276]	@ (8008918 <user_adBms6830_cellFault+0x1ac>)
 8008802:	edd3 7a00 	vldr	s15, [r3]
 8008806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800880a:	ed97 7a02 	vldr	s14, [r7, #8]
 800880e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008812:	edc7 7a04 	vstr	s15, [r7, #16]
 8008816:	e004      	b.n	8008822 <user_adBms6830_cellFault+0xb6>
				} else {
					adjusted_voltage = voltage; // No adjustment needed
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	613b      	str	r3, [r7, #16]
 800881c:	e001      	b.n	8008822 <user_adBms6830_cellFault+0xb6>
				}
			} else {
				adjusted_voltage = voltage; // No adjustment if current sensor is faulted
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	613b      	str	r3, [r7, #16]
			}

			if (adjusted_voltage < lowest_cell) {
 8008822:	4b37      	ldr	r3, [pc, #220]	@ (8008900 <user_adBms6830_cellFault+0x194>)
 8008824:	edd3 7a00 	vldr	s15, [r3]
 8008828:	ed97 7a04 	vldr	s14, [r7, #16]
 800882c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008830:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008834:	d502      	bpl.n	800883c <user_adBms6830_cellFault+0xd0>
				lowest_cell = adjusted_voltage;
 8008836:	4a32      	ldr	r2, [pc, #200]	@ (8008900 <user_adBms6830_cellFault+0x194>)
 8008838:	693b      	ldr	r3, [r7, #16]
 800883a:	6013      	str	r3, [r2, #0]
			}
			if (adjusted_voltage > highest_cell) {
 800883c:	4b32      	ldr	r3, [pc, #200]	@ (8008908 <user_adBms6830_cellFault+0x19c>)
 800883e:	edd3 7a00 	vldr	s15, [r3]
 8008842:	ed97 7a04 	vldr	s14, [r7, #16]
 8008846:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800884a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800884e:	dd02      	ble.n	8008856 <user_adBms6830_cellFault+0xea>
				highest_cell = adjusted_voltage;
 8008850:	4a2d      	ldr	r2, [pc, #180]	@ (8008908 <user_adBms6830_cellFault+0x19c>)
 8008852:	693b      	ldr	r3, [r7, #16]
 8008854:	6013      	str	r3, [r2, #0]
			}

			// Check for under-voltage faults using adjusted voltage
			if (adjusted_voltage < UV_THRESHOLD) {
 8008856:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 800885a:	edd7 7a04 	vldr	s15, [r7, #16]
 800885e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008862:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008866:	d50a      	bpl.n	800887e <user_adBms6830_cellFault+0x112>
				error = CELL_UV_FAULT;
 8008868:	2301      	movs	r3, #1
 800886a:	617b      	str	r3, [r7, #20]
				add_fault(ic, index, FAULT_TYPE_UV, adjusted_voltage);
 800886c:	7bb9      	ldrb	r1, [r7, #14]
 800886e:	7bfb      	ldrb	r3, [r7, #15]
 8008870:	ed97 0a04 	vldr	s0, [r7, #16]
 8008874:	2201      	movs	r2, #1
 8008876:	4618      	mov	r0, r3
 8008878:	f7ff fd3e 	bl	80082f8 <add_fault>
 800887c:	e005      	b.n	800888a <user_adBms6830_cellFault+0x11e>
			} else {
				// Clear the UV fault if it exists
				clear_fault(ic, index, FAULT_TYPE_UV);
 800887e:	7bb9      	ldrb	r1, [r7, #14]
 8008880:	7bfb      	ldrb	r3, [r7, #15]
 8008882:	2201      	movs	r2, #1
 8008884:	4618      	mov	r0, r3
 8008886:	f7ff fdd5 	bl	8008434 <clear_fault>
			}

			// Check for over-voltage faults using adjusted voltage
			if (adjusted_voltage > OV_THRESHOLD) {
 800888a:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800891c <user_adBms6830_cellFault+0x1b0>
 800888e:	edd7 7a04 	vldr	s15, [r7, #16]
 8008892:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800889a:	dd0a      	ble.n	80088b2 <user_adBms6830_cellFault+0x146>
				error = CELL_OV_FAULT;
 800889c:	2302      	movs	r3, #2
 800889e:	617b      	str	r3, [r7, #20]
				add_fault(ic, index, FAULT_TYPE_OV, adjusted_voltage);
 80088a0:	7bb9      	ldrb	r1, [r7, #14]
 80088a2:	7bfb      	ldrb	r3, [r7, #15]
 80088a4:	ed97 0a04 	vldr	s0, [r7, #16]
 80088a8:	2202      	movs	r2, #2
 80088aa:	4618      	mov	r0, r3
 80088ac:	f7ff fd24 	bl	80082f8 <add_fault>
 80088b0:	e005      	b.n	80088be <user_adBms6830_cellFault+0x152>
			} else {
				// Clear the OV fault if it exists
				clear_fault(ic, index, FAULT_TYPE_OV);
 80088b2:	7bb9      	ldrb	r1, [r7, #14]
 80088b4:	7bfb      	ldrb	r3, [r7, #15]
 80088b6:	2202      	movs	r2, #2
 80088b8:	4618      	mov	r0, r3
 80088ba:	f7ff fdbb 	bl	8008434 <clear_fault>
		for (uint8_t index = 0; index < cell_count; index++) {
 80088be:	7bbb      	ldrb	r3, [r7, #14]
 80088c0:	3301      	adds	r3, #1
 80088c2:	73bb      	strb	r3, [r7, #14]
 80088c4:	4b16      	ldr	r3, [pc, #88]	@ (8008920 <user_adBms6830_cellFault+0x1b4>)
 80088c6:	781b      	ldrb	r3, [r3, #0]
 80088c8:	7bba      	ldrb	r2, [r7, #14]
 80088ca:	429a      	cmp	r2, r3
 80088cc:	f4ff af63 	bcc.w	8008796 <user_adBms6830_cellFault+0x2a>
	for (uint8_t ic = 0; ic < tIC; ic++) {
 80088d0:	7bfb      	ldrb	r3, [r7, #15]
 80088d2:	3301      	adds	r3, #1
 80088d4:	73fb      	strb	r3, [r7, #15]
 80088d6:	7bfa      	ldrb	r2, [r7, #15]
 80088d8:	79fb      	ldrb	r3, [r7, #7]
 80088da:	429a      	cmp	r2, r3
 80088dc:	f4ff af58 	bcc.w	8008790 <user_adBms6830_cellFault+0x24>
			}
		}
	}

	delta_cell = highest_cell - lowest_cell;
 80088e0:	4b09      	ldr	r3, [pc, #36]	@ (8008908 <user_adBms6830_cellFault+0x19c>)
 80088e2:	ed93 7a00 	vldr	s14, [r3]
 80088e6:	4b06      	ldr	r3, [pc, #24]	@ (8008900 <user_adBms6830_cellFault+0x194>)
 80088e8:	edd3 7a00 	vldr	s15, [r3]
 80088ec:	ee77 7a67 	vsub.f32	s15, s14, s15
 80088f0:	4b0c      	ldr	r3, [pc, #48]	@ (8008924 <user_adBms6830_cellFault+0x1b8>)
 80088f2:	edc3 7a00 	vstr	s15, [r3]
	return error;
 80088f6:	697b      	ldr	r3, [r7, #20]
}
 80088f8:	4618      	mov	r0, r3
 80088fa:	3718      	adds	r7, #24
 80088fc:	46bd      	mov	sp, r7
 80088fe:	bd80      	pop	{r7, pc}
 8008900:	200005c4 	.word	0x200005c4
 8008904:	42c80000 	.word	0x42c80000
 8008908:	200005c8 	.word	0x200005c8
 800890c:	200005b6 	.word	0x200005b6
 8008910:	200005b8 	.word	0x200005b8
 8008914:	200005bc 	.word	0x200005bc
 8008918:	20000040 	.word	0x20000040
 800891c:	40866666 	.word	0x40866666
 8008920:	2000003c 	.word	0x2000003c
 8008924:	200005d0 	.word	0x200005d0

08008928 <user_adBms6830_tempFault>:

int user_adBms6830_tempFault(uint8_t tIC, cell_asic *IC) {
 8008928:	b5b0      	push	{r4, r5, r7, lr}
 800892a:	b08a      	sub	sp, #40	@ 0x28
 800892c:	af00      	add	r7, sp, #0
 800892e:	4603      	mov	r3, r0
 8008930:	6039      	str	r1, [r7, #0]
 8008932:	71fb      	strb	r3, [r7, #7]
	int error = 0;
 8008934:	2300      	movs	r3, #0
 8008936:	627b      	str	r3, [r7, #36]	@ 0x24
	int16_t temp;
	float temperature;
	float V;

	lowest_temp = 1000.0; // Initialize to a high value
 8008938:	4b91      	ldr	r3, [pc, #580]	@ (8008b80 <user_adBms6830_tempFault+0x258>)
 800893a:	4a92      	ldr	r2, [pc, #584]	@ (8008b84 <user_adBms6830_tempFault+0x25c>)
 800893c:	601a      	str	r2, [r3, #0]
	highest_temp = 0.0;   // Initialize to a low value
 800893e:	4b92      	ldr	r3, [pc, #584]	@ (8008b88 <user_adBms6830_tempFault+0x260>)
 8008940:	f04f 0200 	mov.w	r2, #0
 8008944:	601a      	str	r2, [r3, #0]
	float temp_sum = 0.0;
 8008946:	f04f 0300 	mov.w	r3, #0
 800894a:	61bb      	str	r3, [r7, #24]
	int faulted_cell_count = 0;
 800894c:	2300      	movs	r3, #0
 800894e:	623b      	str	r3, [r7, #32]

	for (uint8_t ic = 0; ic < tIC; ic++) {
 8008950:	2300      	movs	r3, #0
 8008952:	77fb      	strb	r3, [r7, #31]
 8008954:	e0e4      	b.n	8008b20 <user_adBms6830_tempFault+0x1f8>
		for (uint8_t index = 0; index < cell_count; index++) {
 8008956:	2300      	movs	r3, #0
 8008958:	77bb      	strb	r3, [r7, #30]
 800895a:	e0d8      	b.n	8008b0e <user_adBms6830_tempFault+0x1e6>
			if (ic * 10 + index + 1 == 55) {
 800895c:	7ffa      	ldrb	r2, [r7, #31]
 800895e:	4613      	mov	r3, r2
 8008960:	009b      	lsls	r3, r3, #2
 8008962:	4413      	add	r3, r2
 8008964:	005b      	lsls	r3, r3, #1
 8008966:	461a      	mov	r2, r3
 8008968:	7fbb      	ldrb	r3, [r7, #30]
 800896a:	4413      	add	r3, r2
 800896c:	2b36      	cmp	r3, #54	@ 0x36
 800896e:	f000 80ca 	beq.w	8008b06 <user_adBms6830_tempFault+0x1de>
				continue;
			}

			temp = IC[ic].aux.a_codes[index];
 8008972:	7ffb      	ldrb	r3, [r7, #31]
 8008974:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8008978:	fb02 f303 	mul.w	r3, r2, r3
 800897c:	683a      	ldr	r2, [r7, #0]
 800897e:	4413      	add	r3, r2
 8008980:	7fba      	ldrb	r2, [r7, #30]
 8008982:	3254      	adds	r2, #84	@ 0x54
 8008984:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8008988:	82fb      	strh	r3, [r7, #22]
			V = getVoltage(temp);
 800898a:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800898e:	4618      	mov	r0, r3
 8008990:	f7ff fabe 	bl	8007f10 <getVoltage>
 8008994:	ed87 0a04 	vstr	s0, [r7, #16]
			temperature = -225.6985 * (V * V * V) + 1310.5937 * (V * V)
 8008998:	edd7 7a04 	vldr	s15, [r7, #16]
 800899c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80089a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80089a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80089a8:	ee17 0a90 	vmov	r0, s15
 80089ac:	f7f7 fdd4 	bl	8000558 <__aeabi_f2d>
 80089b0:	a36b      	add	r3, pc, #428	@ (adr r3, 8008b60 <user_adBms6830_tempFault+0x238>)
 80089b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089b6:	f7f7 fe27 	bl	8000608 <__aeabi_dmul>
 80089ba:	4602      	mov	r2, r0
 80089bc:	460b      	mov	r3, r1
 80089be:	4614      	mov	r4, r2
 80089c0:	461d      	mov	r5, r3
 80089c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80089c6:	ee67 7aa7 	vmul.f32	s15, s15, s15
 80089ca:	ee17 0a90 	vmov	r0, s15
 80089ce:	f7f7 fdc3 	bl	8000558 <__aeabi_f2d>
 80089d2:	a365      	add	r3, pc, #404	@ (adr r3, 8008b68 <user_adBms6830_tempFault+0x240>)
 80089d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089d8:	f7f7 fe16 	bl	8000608 <__aeabi_dmul>
 80089dc:	4602      	mov	r2, r0
 80089de:	460b      	mov	r3, r1
 80089e0:	4620      	mov	r0, r4
 80089e2:	4629      	mov	r1, r5
 80089e4:	f7f7 fc5a 	bl	800029c <__adddf3>
 80089e8:	4602      	mov	r2, r0
 80089ea:	460b      	mov	r3, r1
 80089ec:	4614      	mov	r4, r2
 80089ee:	461d      	mov	r5, r3
																+ -2594.7697 * V + 1767.8260;
 80089f0:	6938      	ldr	r0, [r7, #16]
 80089f2:	f7f7 fdb1 	bl	8000558 <__aeabi_f2d>
 80089f6:	a35e      	add	r3, pc, #376	@ (adr r3, 8008b70 <user_adBms6830_tempFault+0x248>)
 80089f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fc:	f7f7 fe04 	bl	8000608 <__aeabi_dmul>
 8008a00:	4602      	mov	r2, r0
 8008a02:	460b      	mov	r3, r1
 8008a04:	4620      	mov	r0, r4
 8008a06:	4629      	mov	r1, r5
 8008a08:	f7f7 fc48 	bl	800029c <__adddf3>
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	460b      	mov	r3, r1
 8008a10:	4610      	mov	r0, r2
 8008a12:	4619      	mov	r1, r3
 8008a14:	a358      	add	r3, pc, #352	@ (adr r3, 8008b78 <user_adBms6830_tempFault+0x250>)
 8008a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008a1a:	f7f7 fc3f 	bl	800029c <__adddf3>
 8008a1e:	4602      	mov	r2, r0
 8008a20:	460b      	mov	r3, r1
			temperature = -225.6985 * (V * V * V) + 1310.5937 * (V * V)
 8008a22:	4610      	mov	r0, r2
 8008a24:	4619      	mov	r1, r3
 8008a26:	f7f8 f8e7 	bl	8000bf8 <__aeabi_d2f>
 8008a2a:	4603      	mov	r3, r0
 8008a2c:	60fb      	str	r3, [r7, #12]

			// Check for temperature faults
			if (temperature > TEMP_LIMIT || temperature < LOWER_TEMP_LIMIT) {
 8008a2e:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 8008b8c <user_adBms6830_tempFault+0x264>
 8008a32:	edd7 7a03 	vldr	s15, [r7, #12]
 8008a36:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008a3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a3e:	dc08      	bgt.n	8008a52 <user_adBms6830_tempFault+0x12a>
 8008a40:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8008a44:	edd7 7a03 	vldr	s15, [r7, #12]
 8008a48:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008a4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a50:	d510      	bpl.n	8008a74 <user_adBms6830_tempFault+0x14c>
				faulted_cell_count++;
 8008a52:	6a3b      	ldr	r3, [r7, #32]
 8008a54:	3301      	adds	r3, #1
 8008a56:	623b      	str	r3, [r7, #32]
				if (faulted_cell_count > MAX_ALLOWED_TEMP_FAULTS) {
 8008a58:	6a3b      	ldr	r3, [r7, #32]
 8008a5a:	2b0a      	cmp	r3, #10
 8008a5c:	dd54      	ble.n	8008b08 <user_adBms6830_tempFault+0x1e0>
					error = 1;
 8008a5e:	2301      	movs	r3, #1
 8008a60:	627b      	str	r3, [r7, #36]	@ 0x24
					add_fault(ic, index, FAULT_TYPE_TEMP, temperature);
 8008a62:	7fb9      	ldrb	r1, [r7, #30]
 8008a64:	7ffb      	ldrb	r3, [r7, #31]
 8008a66:	ed97 0a03 	vldr	s0, [r7, #12]
 8008a6a:	2203      	movs	r2, #3
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	f7ff fc43 	bl	80082f8 <add_fault>
				if (faulted_cell_count > MAX_ALLOWED_TEMP_FAULTS) {
 8008a72:	e049      	b.n	8008b08 <user_adBms6830_tempFault+0x1e0>
				}
			} else {


				if (temperature < lowest_temp) {
 8008a74:	4b42      	ldr	r3, [pc, #264]	@ (8008b80 <user_adBms6830_tempFault+0x258>)
 8008a76:	edd3 7a00 	vldr	s15, [r3]
 8008a7a:	ed97 7a03 	vldr	s14, [r7, #12]
 8008a7e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008a86:	d511      	bpl.n	8008aac <user_adBms6830_tempFault+0x184>
					lowest_temp_ID = ic * 10 + index + 1;
 8008a88:	7ffa      	ldrb	r2, [r7, #31]
 8008a8a:	4613      	mov	r3, r2
 8008a8c:	009b      	lsls	r3, r3, #2
 8008a8e:	4413      	add	r3, r2
 8008a90:	005b      	lsls	r3, r3, #1
 8008a92:	461a      	mov	r2, r3
 8008a94:	7fbb      	ldrb	r3, [r7, #30]
 8008a96:	4413      	add	r3, r2
 8008a98:	3301      	adds	r3, #1
 8008a9a:	4a3d      	ldr	r2, [pc, #244]	@ (8008b90 <user_adBms6830_tempFault+0x268>)
 8008a9c:	6013      	str	r3, [r2, #0]
					if (lowest_temp_ID != 11)
 8008a9e:	4b3c      	ldr	r3, [pc, #240]	@ (8008b90 <user_adBms6830_tempFault+0x268>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	2b0b      	cmp	r3, #11
 8008aa4:	d002      	beq.n	8008aac <user_adBms6830_tempFault+0x184>
						lowest_temp = temperature;
 8008aa6:	4a36      	ldr	r2, [pc, #216]	@ (8008b80 <user_adBms6830_tempFault+0x258>)
 8008aa8:	68fb      	ldr	r3, [r7, #12]
 8008aaa:	6013      	str	r3, [r2, #0]
				}
				if (temperature > highest_temp) {
 8008aac:	4b36      	ldr	r3, [pc, #216]	@ (8008b88 <user_adBms6830_tempFault+0x260>)
 8008aae:	edd3 7a00 	vldr	s15, [r3]
 8008ab2:	ed97 7a03 	vldr	s14, [r7, #12]
 8008ab6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008aba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008abe:	dd11      	ble.n	8008ae4 <user_adBms6830_tempFault+0x1bc>
					highest_temp_ID = ic * 10 + index + 1;
 8008ac0:	7ffa      	ldrb	r2, [r7, #31]
 8008ac2:	4613      	mov	r3, r2
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	4413      	add	r3, r2
 8008ac8:	005b      	lsls	r3, r3, #1
 8008aca:	461a      	mov	r2, r3
 8008acc:	7fbb      	ldrb	r3, [r7, #30]
 8008ace:	4413      	add	r3, r2
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	4a30      	ldr	r2, [pc, #192]	@ (8008b94 <user_adBms6830_tempFault+0x26c>)
 8008ad4:	6013      	str	r3, [r2, #0]
					if (highest_temp_ID != 45)
 8008ad6:	4b2f      	ldr	r3, [pc, #188]	@ (8008b94 <user_adBms6830_tempFault+0x26c>)
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	2b2d      	cmp	r3, #45	@ 0x2d
 8008adc:	d002      	beq.n	8008ae4 <user_adBms6830_tempFault+0x1bc>
						highest_temp = temperature;
 8008ade:	4a2a      	ldr	r2, [pc, #168]	@ (8008b88 <user_adBms6830_tempFault+0x260>)
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	6013      	str	r3, [r2, #0]
				}

				avg_temp += temperature;
 8008ae4:	4b2c      	ldr	r3, [pc, #176]	@ (8008b98 <user_adBms6830_tempFault+0x270>)
 8008ae6:	ed93 7a00 	vldr	s14, [r3]
 8008aea:	edd7 7a03 	vldr	s15, [r7, #12]
 8008aee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8008af2:	4b29      	ldr	r3, [pc, #164]	@ (8008b98 <user_adBms6830_tempFault+0x270>)
 8008af4:	edc3 7a00 	vstr	s15, [r3]


				// Clear the temperature fault if it exists
				clear_fault(ic, index, FAULT_TYPE_TEMP);
 8008af8:	7fb9      	ldrb	r1, [r7, #30]
 8008afa:	7ffb      	ldrb	r3, [r7, #31]
 8008afc:	2203      	movs	r2, #3
 8008afe:	4618      	mov	r0, r3
 8008b00:	f7ff fc98 	bl	8008434 <clear_fault>
 8008b04:	e000      	b.n	8008b08 <user_adBms6830_tempFault+0x1e0>
				continue;
 8008b06:	bf00      	nop
		for (uint8_t index = 0; index < cell_count; index++) {
 8008b08:	7fbb      	ldrb	r3, [r7, #30]
 8008b0a:	3301      	adds	r3, #1
 8008b0c:	77bb      	strb	r3, [r7, #30]
 8008b0e:	4b23      	ldr	r3, [pc, #140]	@ (8008b9c <user_adBms6830_tempFault+0x274>)
 8008b10:	781b      	ldrb	r3, [r3, #0]
 8008b12:	7fba      	ldrb	r2, [r7, #30]
 8008b14:	429a      	cmp	r2, r3
 8008b16:	f4ff af21 	bcc.w	800895c <user_adBms6830_tempFault+0x34>
	for (uint8_t ic = 0; ic < tIC; ic++) {
 8008b1a:	7ffb      	ldrb	r3, [r7, #31]
 8008b1c:	3301      	adds	r3, #1
 8008b1e:	77fb      	strb	r3, [r7, #31]
 8008b20:	7ffa      	ldrb	r2, [r7, #31]
 8008b22:	79fb      	ldrb	r3, [r7, #7]
 8008b24:	429a      	cmp	r2, r3
 8008b26:	f4ff af16 	bcc.w	8008956 <user_adBms6830_tempFault+0x2e>
			}
		}
	}

	avg_temp /= (tIC * cell_count) - faulted_cell_count;
 8008b2a:	4b1b      	ldr	r3, [pc, #108]	@ (8008b98 <user_adBms6830_tempFault+0x270>)
 8008b2c:	edd3 6a00 	vldr	s13, [r3]
 8008b30:	79fb      	ldrb	r3, [r7, #7]
 8008b32:	4a1a      	ldr	r2, [pc, #104]	@ (8008b9c <user_adBms6830_tempFault+0x274>)
 8008b34:	7812      	ldrb	r2, [r2, #0]
 8008b36:	fb03 f202 	mul.w	r2, r3, r2
 8008b3a:	6a3b      	ldr	r3, [r7, #32]
 8008b3c:	1ad3      	subs	r3, r2, r3
 8008b3e:	ee07 3a90 	vmov	s15, r3
 8008b42:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8008b46:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008b4a:	4b13      	ldr	r3, [pc, #76]	@ (8008b98 <user_adBms6830_tempFault+0x270>)
 8008b4c:	edc3 7a00 	vstr	s15, [r3]
	return error;
 8008b50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3728      	adds	r7, #40	@ 0x28
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bdb0      	pop	{r4, r5, r7, pc}
 8008b5a:	bf00      	nop
 8008b5c:	f3af 8000 	nop.w
 8008b60:	1cac0831 	.word	0x1cac0831
 8008b64:	c06c365a 	.word	0xc06c365a
 8008b68:	f2e48e8a 	.word	0xf2e48e8a
 8008b6c:	40947a5f 	.word	0x40947a5f
 8008b70:	161e4f76 	.word	0x161e4f76
 8008b74:	c0a4458a 	.word	0xc0a4458a
 8008b78:	d2f1a9fc 	.word	0xd2f1a9fc
 8008b7c:	409b9f4d 	.word	0x409b9f4d
 8008b80:	200005e0 	.word	0x200005e0
 8008b84:	447a0000 	.word	0x447a0000
 8008b88:	200005e4 	.word	0x200005e4
 8008b8c:	42700000 	.word	0x42700000
 8008b90:	200005e8 	.word	0x200005e8
 8008b94:	200005ec 	.word	0x200005ec
 8008b98:	200005f0 	.word	0x200005f0
 8008b9c:	2000003c 	.word	0x2000003c

08008ba0 <user_adBms6830_setFaults>:

void user_adBms6830_setFaults(void) {
 8008ba0:	b580      	push	{r7, lr}
 8008ba2:	af00      	add	r7, sp, #0
	if (cell_fault == CELL_UV_FAULT || cell_fault == CELL_OV_FAULT) {
 8008ba4:	4b3a      	ldr	r3, [pc, #232]	@ (8008c90 <user_adBms6830_setFaults+0xf0>)
 8008ba6:	781b      	ldrb	r3, [r3, #0]
 8008ba8:	2201      	movs	r2, #1
 8008baa:	4293      	cmp	r3, r2
 8008bac:	d004      	beq.n	8008bb8 <user_adBms6830_setFaults+0x18>
 8008bae:	4b38      	ldr	r3, [pc, #224]	@ (8008c90 <user_adBms6830_setFaults+0xf0>)
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	2202      	movs	r2, #2
 8008bb4:	4293      	cmp	r3, r2
 8008bb6:	d119      	bne.n	8008bec <user_adBms6830_setFaults+0x4c>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8008bb8:	2201      	movs	r2, #1
 8008bba:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008bbe:	4835      	ldr	r0, [pc, #212]	@ (8008c94 <user_adBms6830_setFaults+0xf4>)
 8008bc0:	f004 f9a8 	bl	800cf14 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	2108      	movs	r1, #8
 8008bc8:	4833      	ldr	r0, [pc, #204]	@ (8008c98 <user_adBms6830_setFaults+0xf8>)
 8008bca:	f004 f9a3 	bl	800cf14 <HAL_GPIO_WritePin>

		if (accy_status == CHARGE_POWER) {
 8008bce:	2302      	movs	r3, #2
 8008bd0:	461a      	mov	r2, r3
 8008bd2:	4b32      	ldr	r3, [pc, #200]	@ (8008c9c <user_adBms6830_setFaults+0xfc>)
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	d121      	bne.n	8008c1e <user_adBms6830_setFaults+0x7e>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008bda:	2200      	movs	r2, #0
 8008bdc:	2104      	movs	r1, #4
 8008bde:	482e      	ldr	r0, [pc, #184]	@ (8008c98 <user_adBms6830_setFaults+0xf8>)
 8008be0:	f004 f998 	bl	800cf14 <HAL_GPIO_WritePin>
			is_charging = 0;
 8008be4:	4b2e      	ldr	r3, [pc, #184]	@ (8008ca0 <user_adBms6830_setFaults+0x100>)
 8008be6:	2200      	movs	r2, #0
 8008be8:	701a      	strb	r2, [r3, #0]
		if (accy_status == CHARGE_POWER) {
 8008bea:	e018      	b.n	8008c1e <user_adBms6830_setFaults+0x7e>
		}
	} else {
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 8008bec:	2200      	movs	r2, #0
 8008bee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8008bf2:	4828      	ldr	r0, [pc, #160]	@ (8008c94 <user_adBms6830_setFaults+0xf4>)
 8008bf4:	f004 f98e 	bl	800cf14 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8008bf8:	2201      	movs	r2, #1
 8008bfa:	2108      	movs	r1, #8
 8008bfc:	4826      	ldr	r0, [pc, #152]	@ (8008c98 <user_adBms6830_setFaults+0xf8>)
 8008bfe:	f004 f989 	bl	800cf14 <HAL_GPIO_WritePin>
		if (accy_status == CHARGE_POWER) {
 8008c02:	2302      	movs	r3, #2
 8008c04:	461a      	mov	r2, r3
 8008c06:	4b25      	ldr	r3, [pc, #148]	@ (8008c9c <user_adBms6830_setFaults+0xfc>)
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	429a      	cmp	r2, r3
 8008c0c:	d107      	bne.n	8008c1e <user_adBms6830_setFaults+0x7e>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8008c0e:	2201      	movs	r2, #1
 8008c10:	2104      	movs	r1, #4
 8008c12:	4821      	ldr	r0, [pc, #132]	@ (8008c98 <user_adBms6830_setFaults+0xf8>)
 8008c14:	f004 f97e 	bl	800cf14 <HAL_GPIO_WritePin>
			is_charging = 1;
 8008c18:	4b21      	ldr	r3, [pc, #132]	@ (8008ca0 <user_adBms6830_setFaults+0x100>)
 8008c1a:	2201      	movs	r2, #1
 8008c1c:	701a      	strb	r2, [r3, #0]
		}
	}

	if (temp_fault == CELL_TEMP_FAULT) {
 8008c1e:	4b21      	ldr	r3, [pc, #132]	@ (8008ca4 <user_adBms6830_setFaults+0x104>)
 8008c20:	781b      	ldrb	r3, [r3, #0]
 8008c22:	2203      	movs	r2, #3
 8008c24:	4293      	cmp	r3, r2
 8008c26:	d118      	bne.n	8008c5a <user_adBms6830_setFaults+0xba>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8008c28:	2201      	movs	r2, #1
 8008c2a:	2102      	movs	r1, #2
 8008c2c:	4819      	ldr	r0, [pc, #100]	@ (8008c94 <user_adBms6830_setFaults+0xf4>)
 8008c2e:	f004 f971 	bl	800cf14 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008c32:	2200      	movs	r2, #0
 8008c34:	2108      	movs	r1, #8
 8008c36:	4818      	ldr	r0, [pc, #96]	@ (8008c98 <user_adBms6830_setFaults+0xf8>)
 8008c38:	f004 f96c 	bl	800cf14 <HAL_GPIO_WritePin>

		if (accy_status == CHARGE_POWER) {
 8008c3c:	2302      	movs	r3, #2
 8008c3e:	461a      	mov	r2, r3
 8008c40:	4b16      	ldr	r3, [pc, #88]	@ (8008c9c <user_adBms6830_setFaults+0xfc>)
 8008c42:	681b      	ldr	r3, [r3, #0]
 8008c44:	429a      	cmp	r2, r3
 8008c46:	d120      	bne.n	8008c8a <user_adBms6830_setFaults+0xea>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_RESET); // TODO: Change to PB3 on next iteration
 8008c48:	2200      	movs	r2, #0
 8008c4a:	2104      	movs	r1, #4
 8008c4c:	4812      	ldr	r0, [pc, #72]	@ (8008c98 <user_adBms6830_setFaults+0xf8>)
 8008c4e:	f004 f961 	bl	800cf14 <HAL_GPIO_WritePin>
			is_charging = 0;
 8008c52:	4b13      	ldr	r3, [pc, #76]	@ (8008ca0 <user_adBms6830_setFaults+0x100>)
 8008c54:	2200      	movs	r2, #0
 8008c56:	701a      	strb	r2, [r3, #0]
		if (accy_status == CHARGE_POWER) {
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
			is_charging = 1;
		}
	}
}
 8008c58:	e017      	b.n	8008c8a <user_adBms6830_setFaults+0xea>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	2102      	movs	r1, #2
 8008c5e:	480d      	ldr	r0, [pc, #52]	@ (8008c94 <user_adBms6830_setFaults+0xf4>)
 8008c60:	f004 f958 	bl	800cf14 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8008c64:	2201      	movs	r2, #1
 8008c66:	2108      	movs	r1, #8
 8008c68:	480b      	ldr	r0, [pc, #44]	@ (8008c98 <user_adBms6830_setFaults+0xf8>)
 8008c6a:	f004 f953 	bl	800cf14 <HAL_GPIO_WritePin>
		if (accy_status == CHARGE_POWER) {
 8008c6e:	2302      	movs	r3, #2
 8008c70:	461a      	mov	r2, r3
 8008c72:	4b0a      	ldr	r3, [pc, #40]	@ (8008c9c <user_adBms6830_setFaults+0xfc>)
 8008c74:	681b      	ldr	r3, [r3, #0]
 8008c76:	429a      	cmp	r2, r3
 8008c78:	d107      	bne.n	8008c8a <user_adBms6830_setFaults+0xea>
			HAL_GPIO_WritePin(GPIOC, GPIO_PIN_2, GPIO_PIN_SET); // TODO: Change to PB3 on next iteration
 8008c7a:	2201      	movs	r2, #1
 8008c7c:	2104      	movs	r1, #4
 8008c7e:	4806      	ldr	r0, [pc, #24]	@ (8008c98 <user_adBms6830_setFaults+0xf8>)
 8008c80:	f004 f948 	bl	800cf14 <HAL_GPIO_WritePin>
			is_charging = 1;
 8008c84:	4b06      	ldr	r3, [pc, #24]	@ (8008ca0 <user_adBms6830_setFaults+0x100>)
 8008c86:	2201      	movs	r2, #1
 8008c88:	701a      	strb	r2, [r3, #0]
}
 8008c8a:	bf00      	nop
 8008c8c:	bd80      	pop	{r7, pc}
 8008c8e:	bf00      	nop
 8008c90:	200005b4 	.word	0x200005b4
 8008c94:	48000400 	.word	0x48000400
 8008c98:	48000800 	.word	0x48000800
 8008c9c:	200005b8 	.word	0x200005b8
 8008ca0:	200005d4 	.word	0x200005d4
 8008ca4:	200005b5 	.word	0x200005b5

08008ca8 <user_adBms6830_getAccyStatus>:

void user_adBms6830_getAccyStatus(void) {
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	b082      	sub	sp, #8
 8008cac:	af00      	add	r7, sp, #0
	GPIO_PinState charge_power = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_5);
 8008cae:	2120      	movs	r1, #32
 8008cb0:	4816      	ldr	r0, [pc, #88]	@ (8008d0c <user_adBms6830_getAccyStatus+0x64>)
 8008cb2:	f004 f917 	bl	800cee4 <HAL_GPIO_ReadPin>
 8008cb6:	4603      	mov	r3, r0
 8008cb8:	71fb      	strb	r3, [r7, #7]
	GPIO_PinState ready_power = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_6);
 8008cba:	2140      	movs	r1, #64	@ 0x40
 8008cbc:	4813      	ldr	r0, [pc, #76]	@ (8008d0c <user_adBms6830_getAccyStatus+0x64>)
 8008cbe:	f004 f911 	bl	800cee4 <HAL_GPIO_ReadPin>
 8008cc2:	4603      	mov	r3, r0
 8008cc4:	71bb      	strb	r3, [r7, #6]

	if (charge_power == GPIO_PIN_SET && ready_power == GPIO_PIN_SET) {
 8008cc6:	79fb      	ldrb	r3, [r7, #7]
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	d107      	bne.n	8008cdc <user_adBms6830_getAccyStatus+0x34>
 8008ccc:	79bb      	ldrb	r3, [r7, #6]
 8008cce:	2b01      	cmp	r3, #1
 8008cd0:	d104      	bne.n	8008cdc <user_adBms6830_getAccyStatus+0x34>
		accy_status = -1;
 8008cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8008d10 <user_adBms6830_getAccyStatus+0x68>)
 8008cd4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008cd8:	601a      	str	r2, [r3, #0]
	} else if (ready_power == GPIO_PIN_SET) {
		accy_status = READY_POWER;
	} else {
		accy_status = 0;
	}
}
 8008cda:	e012      	b.n	8008d02 <user_adBms6830_getAccyStatus+0x5a>
	} else if (charge_power == GPIO_PIN_SET) {
 8008cdc:	79fb      	ldrb	r3, [r7, #7]
 8008cde:	2b01      	cmp	r3, #1
 8008ce0:	d104      	bne.n	8008cec <user_adBms6830_getAccyStatus+0x44>
		accy_status = CHARGE_POWER;
 8008ce2:	2302      	movs	r3, #2
 8008ce4:	461a      	mov	r2, r3
 8008ce6:	4b0a      	ldr	r3, [pc, #40]	@ (8008d10 <user_adBms6830_getAccyStatus+0x68>)
 8008ce8:	601a      	str	r2, [r3, #0]
}
 8008cea:	e00a      	b.n	8008d02 <user_adBms6830_getAccyStatus+0x5a>
	} else if (ready_power == GPIO_PIN_SET) {
 8008cec:	79bb      	ldrb	r3, [r7, #6]
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d104      	bne.n	8008cfc <user_adBms6830_getAccyStatus+0x54>
		accy_status = READY_POWER;
 8008cf2:	2301      	movs	r3, #1
 8008cf4:	461a      	mov	r2, r3
 8008cf6:	4b06      	ldr	r3, [pc, #24]	@ (8008d10 <user_adBms6830_getAccyStatus+0x68>)
 8008cf8:	601a      	str	r2, [r3, #0]
}
 8008cfa:	e002      	b.n	8008d02 <user_adBms6830_getAccyStatus+0x5a>
		accy_status = 0;
 8008cfc:	4b04      	ldr	r3, [pc, #16]	@ (8008d10 <user_adBms6830_getAccyStatus+0x68>)
 8008cfe:	2200      	movs	r2, #0
 8008d00:	601a      	str	r2, [r3, #0]
}
 8008d02:	bf00      	nop
 8008d04:	3708      	adds	r7, #8
 8008d06:	46bd      	mov	sp, r7
 8008d08:	bd80      	pop	{r7, pc}
 8008d0a:	bf00      	nop
 8008d0c:	48000800 	.word	0x48000800
 8008d10:	200005b8 	.word	0x200005b8
 8008d14:	00000000 	.word	0x00000000

08008d18 <getCurrentSensorData>:
 * @brief Get current sensor data with hysteresis to prevent jumps between ranges
 *
 * This function reads from two ADCs that measure current at different ranges,
 * then applies hysteresis logic to smoothly transition between ranges.
 */
uint8_t getCurrentSensorData(void) {
 8008d18:	b580      	push	{r7, lr}
 8008d1a:	b088      	sub	sp, #32
 8008d1c:	af00      	add	r7, sp, #0
	int adc1Value = 0;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	61fb      	str	r3, [r7, #28]
	int adc2Value = 0;
 8008d22:	2300      	movs	r3, #0
 8008d24:	61bb      	str	r3, [r7, #24]
	static int current_range = 0;                 // 0: low range, 1: high range
	static const float LOW_TO_HIGH_THRESHOLD = 29.0; // Threshold to switch from low to high
	static const float HIGH_TO_LOW_THRESHOLD = 24.0; // Threshold to switch from high to low

// Start ADC conversions
	HAL_ADC_Start(&hadc1);
 8008d26:	4872      	ldr	r0, [pc, #456]	@ (8008ef0 <getCurrentSensorData+0x1d8>)
 8008d28:	f002 f924 	bl	800af74 <HAL_ADC_Start>
	HAL_ADC_Start(&hadc2);
 8008d2c:	4871      	ldr	r0, [pc, #452]	@ (8008ef4 <getCurrentSensorData+0x1dc>)
 8008d2e:	f002 f921 	bl	800af74 <HAL_ADC_Start>

// Get ADC values with timeout
	if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8008d32:	210a      	movs	r1, #10
 8008d34:	486e      	ldr	r0, [pc, #440]	@ (8008ef0 <getCurrentSensorData+0x1d8>)
 8008d36:	f002 fa01 	bl	800b13c <HAL_ADC_PollForConversion>
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d104      	bne.n	8008d4a <getCurrentSensorData+0x32>
		adc1Value = HAL_ADC_GetValue(&hadc1);
 8008d40:	486b      	ldr	r0, [pc, #428]	@ (8008ef0 <getCurrentSensorData+0x1d8>)
 8008d42:	f002 fb01 	bl	800b348 <HAL_ADC_GetValue>
 8008d46:	4603      	mov	r3, r0
 8008d48:	61fb      	str	r3, [r7, #28]
	}

	if (HAL_ADC_PollForConversion(&hadc2, 10) == HAL_OK) {
 8008d4a:	210a      	movs	r1, #10
 8008d4c:	4869      	ldr	r0, [pc, #420]	@ (8008ef4 <getCurrentSensorData+0x1dc>)
 8008d4e:	f002 f9f5 	bl	800b13c <HAL_ADC_PollForConversion>
 8008d52:	4603      	mov	r3, r0
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d104      	bne.n	8008d62 <getCurrentSensorData+0x4a>
		adc2Value = HAL_ADC_GetValue(&hadc2);
 8008d58:	4866      	ldr	r0, [pc, #408]	@ (8008ef4 <getCurrentSensorData+0x1dc>)
 8008d5a:	f002 faf5 	bl	800b348 <HAL_ADC_GetValue>
 8008d5e:	4603      	mov	r3, r0
 8008d60:	61bb      	str	r3, [r7, #24]
	}

// Convert ADC values to voltages
	float v1 = getCurrentVoltage(adc1Value);
 8008d62:	69f8      	ldr	r0, [r7, #28]
 8008d64:	f000 f8dc 	bl	8008f20 <getCurrentVoltage>
 8008d68:	ed87 0a05 	vstr	s0, [r7, #20]
	float v2 = getCurrentVoltage(adc2Value);
 8008d6c:	69b8      	ldr	r0, [r7, #24]
 8008d6e:	f000 f8d7 	bl	8008f20 <getCurrentVoltage>
 8008d72:	ed87 0a04 	vstr	s0, [r7, #16]

// Calculate current from both ranges
	float current_high = 159.6343 * v2 - 401.4685;
 8008d76:	6938      	ldr	r0, [r7, #16]
 8008d78:	f7f7 fbee 	bl	8000558 <__aeabi_f2d>
 8008d7c:	a354      	add	r3, pc, #336	@ (adr r3, 8008ed0 <getCurrentSensorData+0x1b8>)
 8008d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d82:	f7f7 fc41 	bl	8000608 <__aeabi_dmul>
 8008d86:	4602      	mov	r2, r0
 8008d88:	460b      	mov	r3, r1
 8008d8a:	4610      	mov	r0, r2
 8008d8c:	4619      	mov	r1, r3
 8008d8e:	a352      	add	r3, pc, #328	@ (adr r3, 8008ed8 <getCurrentSensorData+0x1c0>)
 8008d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d94:	f7f7 fa80 	bl	8000298 <__aeabi_dsub>
 8008d98:	4602      	mov	r2, r0
 8008d9a:	460b      	mov	r3, r1
 8008d9c:	4610      	mov	r0, r2
 8008d9e:	4619      	mov	r1, r3
 8008da0:	f7f7 ff2a 	bl	8000bf8 <__aeabi_d2f>
 8008da4:	4603      	mov	r3, r0
 8008da6:	60fb      	str	r3, [r7, #12]
	float current_low = 13.2615 * v1 - 34.3672;
 8008da8:	6978      	ldr	r0, [r7, #20]
 8008daa:	f7f7 fbd5 	bl	8000558 <__aeabi_f2d>
 8008dae:	a34c      	add	r3, pc, #304	@ (adr r3, 8008ee0 <getCurrentSensorData+0x1c8>)
 8008db0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008db4:	f7f7 fc28 	bl	8000608 <__aeabi_dmul>
 8008db8:	4602      	mov	r2, r0
 8008dba:	460b      	mov	r3, r1
 8008dbc:	4610      	mov	r0, r2
 8008dbe:	4619      	mov	r1, r3
 8008dc0:	a349      	add	r3, pc, #292	@ (adr r3, 8008ee8 <getCurrentSensorData+0x1d0>)
 8008dc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008dc6:	f7f7 fa67 	bl	8000298 <__aeabi_dsub>
 8008dca:	4602      	mov	r2, r0
 8008dcc:	460b      	mov	r3, r1
 8008dce:	4610      	mov	r0, r2
 8008dd0:	4619      	mov	r1, r3
 8008dd2:	f7f7 ff11 	bl	8000bf8 <__aeabi_d2f>
 8008dd6:	4603      	mov	r3, r0
 8008dd8:	60bb      	str	r3, [r7, #8]

	if (fabs(current_high) > 400.0) {
 8008dda:	edd7 7a03 	vldr	s15, [r7, #12]
 8008dde:	eef0 7ae7 	vabs.f32	s15, s15
 8008de2:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 8008ef8 <getCurrentSensorData+0x1e0>
 8008de6:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008dea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008dee:	dd01      	ble.n	8008df4 <getCurrentSensorData+0xdc>
		return CURRENT_SENSOR_FAULT; // High current sensor out of range
 8008df0:	2304      	movs	r3, #4
 8008df2:	e068      	b.n	8008ec6 <getCurrentSensorData+0x1ae>
	}

// Apply hysteresis logic to determine range
	float abs_low = fabs(current_low);
 8008df4:	edd7 7a02 	vldr	s15, [r7, #8]
 8008df8:	eef0 7ae7 	vabs.f32	s15, s15
 8008dfc:	edc7 7a01 	vstr	s15, [r7, #4]

	if (current_range == 0 && abs_low > LOW_TO_HIGH_THRESHOLD) {
 8008e00:	4b3e      	ldr	r3, [pc, #248]	@ (8008efc <getCurrentSensorData+0x1e4>)
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d10d      	bne.n	8008e24 <getCurrentSensorData+0x10c>
 8008e08:	4b3d      	ldr	r3, [pc, #244]	@ (8008f00 <getCurrentSensorData+0x1e8>)
 8008e0a:	edd3 7a00 	vldr	s15, [r3]
 8008e0e:	ed97 7a01 	vldr	s14, [r7, #4]
 8008e12:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e1a:	dd03      	ble.n	8008e24 <getCurrentSensorData+0x10c>
		// Switch from low range to high range when current exceeds threshold
		current_range = 1;
 8008e1c:	4b37      	ldr	r3, [pc, #220]	@ (8008efc <getCurrentSensorData+0x1e4>)
 8008e1e:	2201      	movs	r2, #1
 8008e20:	601a      	str	r2, [r3, #0]
 8008e22:	e010      	b.n	8008e46 <getCurrentSensorData+0x12e>
	} else if (current_range == 1 && abs_low < HIGH_TO_LOW_THRESHOLD) {
 8008e24:	4b35      	ldr	r3, [pc, #212]	@ (8008efc <getCurrentSensorData+0x1e4>)
 8008e26:	681b      	ldr	r3, [r3, #0]
 8008e28:	2b01      	cmp	r3, #1
 8008e2a:	d10c      	bne.n	8008e46 <getCurrentSensorData+0x12e>
 8008e2c:	4b35      	ldr	r3, [pc, #212]	@ (8008f04 <getCurrentSensorData+0x1ec>)
 8008e2e:	edd3 7a00 	vldr	s15, [r3]
 8008e32:	ed97 7a01 	vldr	s14, [r7, #4]
 8008e36:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8008e3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008e3e:	d502      	bpl.n	8008e46 <getCurrentSensorData+0x12e>
		// Switch from high range to low range when current drops below threshold
		current_range = 0;
 8008e40:	4b2e      	ldr	r3, [pc, #184]	@ (8008efc <getCurrentSensorData+0x1e4>)
 8008e42:	2200      	movs	r2, #0
 8008e44:	601a      	str	r2, [r3, #0]
	}

// Select current value based on range with appropriate sign
	if (current_range == 0) {
 8008e46:	4b2d      	ldr	r3, [pc, #180]	@ (8008efc <getCurrentSensorData+0x1e4>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d111      	bne.n	8008e72 <getCurrentSensorData+0x15a>
		// Use low range value
		if (accy_status == CHARGE_POWER) {
 8008e4e:	2302      	movs	r3, #2
 8008e50:	461a      	mov	r2, r3
 8008e52:	4b2d      	ldr	r3, [pc, #180]	@ (8008f08 <getCurrentSensorData+0x1f0>)
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	429a      	cmp	r2, r3
 8008e58:	d107      	bne.n	8008e6a <getCurrentSensorData+0x152>
			current = -current_low;
 8008e5a:	edd7 7a02 	vldr	s15, [r7, #8]
 8008e5e:	eef1 7a67 	vneg.f32	s15, s15
 8008e62:	4b2a      	ldr	r3, [pc, #168]	@ (8008f0c <getCurrentSensorData+0x1f4>)
 8008e64:	edc3 7a00 	vstr	s15, [r3]
 8008e68:	e014      	b.n	8008e94 <getCurrentSensorData+0x17c>
		} else {
			current = current_low;
 8008e6a:	4a28      	ldr	r2, [pc, #160]	@ (8008f0c <getCurrentSensorData+0x1f4>)
 8008e6c:	68bb      	ldr	r3, [r7, #8]
 8008e6e:	6013      	str	r3, [r2, #0]
 8008e70:	e010      	b.n	8008e94 <getCurrentSensorData+0x17c>
		}
	} else {
		// Use high range value
		if (accy_status == CHARGE_POWER) {
 8008e72:	2302      	movs	r3, #2
 8008e74:	461a      	mov	r2, r3
 8008e76:	4b24      	ldr	r3, [pc, #144]	@ (8008f08 <getCurrentSensorData+0x1f0>)
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	d107      	bne.n	8008e8e <getCurrentSensorData+0x176>
			current = -current_high;
 8008e7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8008e82:	eef1 7a67 	vneg.f32	s15, s15
 8008e86:	4b21      	ldr	r3, [pc, #132]	@ (8008f0c <getCurrentSensorData+0x1f4>)
 8008e88:	edc3 7a00 	vstr	s15, [r3]
 8008e8c:	e002      	b.n	8008e94 <getCurrentSensorData+0x17c>
		} else {
			current = current_high;
 8008e8e:	4a1f      	ldr	r2, [pc, #124]	@ (8008f0c <getCurrentSensorData+0x1f4>)
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	6013      	str	r3, [r2, #0]
		}
	}
	if (PRINT_ON) {
	printf("Current Sensor Low Current: ");
 8008e94:	481e      	ldr	r0, [pc, #120]	@ (8008f10 <getCurrentSensorData+0x1f8>)
 8008e96:	f009 f98b 	bl	80121b0 <iprintf>
	printFloat(current_low);
 8008e9a:	ed97 0a02 	vldr	s0, [r7, #8]
 8008e9e:	f000 f873 	bl	8008f88 <printFloat>
	printf("Current Sensor High Current: ");
 8008ea2:	481c      	ldr	r0, [pc, #112]	@ (8008f14 <getCurrentSensorData+0x1fc>)
 8008ea4:	f009 f984 	bl	80121b0 <iprintf>
	printFloat(current_high);
 8008ea8:	ed97 0a03 	vldr	s0, [r7, #12]
 8008eac:	f000 f86c 	bl	8008f88 <printFloat>
	printf("Selected Current: ");
 8008eb0:	4819      	ldr	r0, [pc, #100]	@ (8008f18 <getCurrentSensorData+0x200>)
 8008eb2:	f009 f97d 	bl	80121b0 <iprintf>
	printFloat(current);
 8008eb6:	4b15      	ldr	r3, [pc, #84]	@ (8008f0c <getCurrentSensorData+0x1f4>)
 8008eb8:	edd3 7a00 	vldr	s15, [r3]
 8008ebc:	eeb0 0a67 	vmov.f32	s0, s15
 8008ec0:	f000 f862 	bl	8008f88 <printFloat>
	}

	return 0; // Return 0 to indicate success
 8008ec4:	2300      	movs	r3, #0
}
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	3720      	adds	r7, #32
 8008eca:	46bd      	mov	sp, r7
 8008ecc:	bd80      	pop	{r7, pc}
 8008ece:	bf00      	nop
 8008ed0:	2f837b4a 	.word	0x2f837b4a
 8008ed4:	4063f44c 	.word	0x4063f44c
 8008ed8:	f9db22d1 	.word	0xf9db22d1
 8008edc:	4079177e 	.word	0x4079177e
 8008ee0:	53f7ced9 	.word	0x53f7ced9
 8008ee4:	402a85e3 	.word	0x402a85e3
 8008ee8:	68db8bac 	.word	0x68db8bac
 8008eec:	40412f00 	.word	0x40412f00
 8008ef0:	200004d8 	.word	0x200004d8
 8008ef4:	20000544 	.word	0x20000544
 8008ef8:	43c80000 	.word	0x43c80000
 8008efc:	2000073c 	.word	0x2000073c
 8008f00:	08015fd0 	.word	0x08015fd0
 8008f04:	08015fd4 	.word	0x08015fd4
 8008f08:	200005b8 	.word	0x200005b8
 8008f0c:	200005bc 	.word	0x200005bc
 8008f10:	08015d2c 	.word	0x08015d2c
 8008f14:	08015d4c 	.word	0x08015d4c
 8008f18:	08015d6c 	.word	0x08015d6c
 8008f1c:	00000000 	.word	0x00000000

08008f20 <getCurrentVoltage>:

float getCurrentVoltage(int value) {
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b082      	sub	sp, #8
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
	return 0.001444863364 * (float) value + 0.110218620256712;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	ee07 3a90 	vmov	s15, r3
 8008f2e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008f32:	ee17 0a90 	vmov	r0, s15
 8008f36:	f7f7 fb0f 	bl	8000558 <__aeabi_f2d>
 8008f3a:	a30f      	add	r3, pc, #60	@ (adr r3, 8008f78 <getCurrentVoltage+0x58>)
 8008f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f40:	f7f7 fb62 	bl	8000608 <__aeabi_dmul>
 8008f44:	4602      	mov	r2, r0
 8008f46:	460b      	mov	r3, r1
 8008f48:	4610      	mov	r0, r2
 8008f4a:	4619      	mov	r1, r3
 8008f4c:	a30c      	add	r3, pc, #48	@ (adr r3, 8008f80 <getCurrentVoltage+0x60>)
 8008f4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f52:	f7f7 f9a3 	bl	800029c <__adddf3>
 8008f56:	4602      	mov	r2, r0
 8008f58:	460b      	mov	r3, r1
 8008f5a:	4610      	mov	r0, r2
 8008f5c:	4619      	mov	r1, r3
 8008f5e:	f7f7 fe4b 	bl	8000bf8 <__aeabi_d2f>
 8008f62:	4603      	mov	r3, r0
 8008f64:	ee07 3a90 	vmov	s15, r3
}
 8008f68:	eeb0 0a67 	vmov.f32	s0, s15
 8008f6c:	3708      	adds	r7, #8
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	f3af 8000 	nop.w
 8008f78:	3950feba 	.word	0x3950feba
 8008f7c:	3f57ac32 	.word	0x3f57ac32
 8008f80:	9969aea6 	.word	0x9969aea6
 8008f84:	3fbc3749 	.word	0x3fbc3749

08008f88 <printFloat>:

void printFloat(float num) {
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	ed87 0a01 	vstr	s0, [r7, #4]
	int intPart = (int) num;
 8008f92:	edd7 7a01 	vldr	s15, [r7, #4]
 8008f96:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8008f9a:	ee17 3a90 	vmov	r3, s15
 8008f9e:	60fb      	str	r3, [r7, #12]
	int fracPart = (int) (fabs(num - intPart) * 10000 + 0.5f);
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	ee07 3a90 	vmov	s15, r3
 8008fa6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008faa:	ed97 7a01 	vldr	s14, [r7, #4]
 8008fae:	ee77 7a67 	vsub.f32	s15, s14, s15
 8008fb2:	eef0 7ae7 	vabs.f32	s15, s15
 8008fb6:	ee17 0a90 	vmov	r0, s15
 8008fba:	f7f7 facd 	bl	8000558 <__aeabi_f2d>
 8008fbe:	a312      	add	r3, pc, #72	@ (adr r3, 8009008 <printFloat+0x80>)
 8008fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fc4:	f7f7 fb20 	bl	8000608 <__aeabi_dmul>
 8008fc8:	4602      	mov	r2, r0
 8008fca:	460b      	mov	r3, r1
 8008fcc:	4610      	mov	r0, r2
 8008fce:	4619      	mov	r1, r3
 8008fd0:	f04f 0200 	mov.w	r2, #0
 8008fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8009000 <printFloat+0x78>)
 8008fd6:	f7f7 f961 	bl	800029c <__adddf3>
 8008fda:	4602      	mov	r2, r0
 8008fdc:	460b      	mov	r3, r1
 8008fde:	4610      	mov	r0, r2
 8008fe0:	4619      	mov	r1, r3
 8008fe2:	f7f7 fdc1 	bl	8000b68 <__aeabi_d2iz>
 8008fe6:	4603      	mov	r3, r0
 8008fe8:	60bb      	str	r3, [r7, #8]
	printf("%d.%04d\n", intPart, fracPart);
 8008fea:	68ba      	ldr	r2, [r7, #8]
 8008fec:	68f9      	ldr	r1, [r7, #12]
 8008fee:	4805      	ldr	r0, [pc, #20]	@ (8009004 <printFloat+0x7c>)
 8008ff0:	f009 f8de 	bl	80121b0 <iprintf>
}
 8008ff4:	bf00      	nop
 8008ff6:	3710      	adds	r7, #16
 8008ff8:	46bd      	mov	sp, r7
 8008ffa:	bd80      	pop	{r7, pc}
 8008ffc:	f3af 8000 	nop.w
 8009000:	3fe00000 	.word	0x3fe00000
 8009004:	08015d80 	.word	0x08015d80
 8009008:	00000000 	.word	0x00000000
 800900c:	40c38800 	.word	0x40c38800

08009010 <getPackVoltage>:

// Function to get pack voltage and update lowest, highest, and average cell voltages
float getPackVoltage(int totalIC, cell_asic *ICs) {
 8009010:	b580      	push	{r7, lr}
 8009012:	b086      	sub	sp, #24
 8009014:	af00      	add	r7, sp, #0
 8009016:	6078      	str	r0, [r7, #4]
 8009018:	6039      	str	r1, [r7, #0]
	float pack_voltage_sum = 0.0f;
 800901a:	f04f 0300 	mov.w	r3, #0
 800901e:	617b      	str	r3, [r7, #20]
	lowest_cell = 100.0f; // Initialize to a high value
 8009020:	4b31      	ldr	r3, [pc, #196]	@ (80090e8 <getPackVoltage+0xd8>)
 8009022:	4a32      	ldr	r2, [pc, #200]	@ (80090ec <getPackVoltage+0xdc>)
 8009024:	601a      	str	r2, [r3, #0]
	highest_cell = 0.0f;  // Initialize to a low value
 8009026:	4b32      	ldr	r3, [pc, #200]	@ (80090f0 <getPackVoltage+0xe0>)
 8009028:	f04f 0200 	mov.w	r2, #0
 800902c:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < totalIC; i++) {
 800902e:	2300      	movs	r3, #0
 8009030:	613b      	str	r3, [r7, #16]
 8009032:	e03d      	b.n	80090b0 <getPackVoltage+0xa0>
		for (int j = 0; j < NUM_CELLS_PER_IC; j++) {
 8009034:	2300      	movs	r3, #0
 8009036:	60fb      	str	r3, [r7, #12]
 8009038:	e034      	b.n	80090a4 <getPackVoltage+0x94>
			float cell_voltage = getVoltage(ICs[i].cell.c_codes[j]);
 800903a:	693b      	ldr	r3, [r7, #16]
 800903c:	f44f 722e 	mov.w	r2, #696	@ 0x2b8
 8009040:	fb02 f303 	mul.w	r3, r2, r3
 8009044:	683a      	ldr	r2, [r7, #0]
 8009046:	4413      	add	r3, r2
 8009048:	68fa      	ldr	r2, [r7, #12]
 800904a:	3214      	adds	r2, #20
 800904c:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 8009050:	4618      	mov	r0, r3
 8009052:	f7fe ff5d 	bl	8007f10 <getVoltage>
 8009056:	ed87 0a02 	vstr	s0, [r7, #8]
			pack_voltage_sum += cell_voltage;
 800905a:	ed97 7a05 	vldr	s14, [r7, #20]
 800905e:	edd7 7a02 	vldr	s15, [r7, #8]
 8009062:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009066:	edc7 7a05 	vstr	s15, [r7, #20]
			if (cell_voltage < lowest_cell) {
 800906a:	4b1f      	ldr	r3, [pc, #124]	@ (80090e8 <getPackVoltage+0xd8>)
 800906c:	edd3 7a00 	vldr	s15, [r3]
 8009070:	ed97 7a02 	vldr	s14, [r7, #8]
 8009074:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800907c:	d502      	bpl.n	8009084 <getPackVoltage+0x74>
				lowest_cell = cell_voltage;
 800907e:	4a1a      	ldr	r2, [pc, #104]	@ (80090e8 <getPackVoltage+0xd8>)
 8009080:	68bb      	ldr	r3, [r7, #8]
 8009082:	6013      	str	r3, [r2, #0]
			}
			if (cell_voltage > highest_cell) {
 8009084:	4b1a      	ldr	r3, [pc, #104]	@ (80090f0 <getPackVoltage+0xe0>)
 8009086:	edd3 7a00 	vldr	s15, [r3]
 800908a:	ed97 7a02 	vldr	s14, [r7, #8]
 800908e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009092:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009096:	dd02      	ble.n	800909e <getPackVoltage+0x8e>
				highest_cell = cell_voltage;
 8009098:	4a15      	ldr	r2, [pc, #84]	@ (80090f0 <getPackVoltage+0xe0>)
 800909a:	68bb      	ldr	r3, [r7, #8]
 800909c:	6013      	str	r3, [r2, #0]
		for (int j = 0; j < NUM_CELLS_PER_IC; j++) {
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	3301      	adds	r3, #1
 80090a2:	60fb      	str	r3, [r7, #12]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	2b09      	cmp	r3, #9
 80090a8:	ddc7      	ble.n	800903a <getPackVoltage+0x2a>
	for (int i = 0; i < totalIC; i++) {
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	3301      	adds	r3, #1
 80090ae:	613b      	str	r3, [r7, #16]
 80090b0:	693a      	ldr	r2, [r7, #16]
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	429a      	cmp	r2, r3
 80090b6:	dbbd      	blt.n	8009034 <getPackVoltage+0x24>
			}
		}
	}
	avg_cell = pack_voltage_sum / (totalIC * NUM_CELLS_PER_IC);
 80090b8:	687a      	ldr	r2, [r7, #4]
 80090ba:	4613      	mov	r3, r2
 80090bc:	009b      	lsls	r3, r3, #2
 80090be:	4413      	add	r3, r2
 80090c0:	005b      	lsls	r3, r3, #1
 80090c2:	ee07 3a90 	vmov	s15, r3
 80090c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80090ca:	edd7 6a05 	vldr	s13, [r7, #20]
 80090ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80090d2:	4b08      	ldr	r3, [pc, #32]	@ (80090f4 <getPackVoltage+0xe4>)
 80090d4:	edc3 7a00 	vstr	s15, [r3]

	return pack_voltage_sum;
 80090d8:	697b      	ldr	r3, [r7, #20]
 80090da:	ee07 3a90 	vmov	s15, r3
}
 80090de:	eeb0 0a67 	vmov.f32	s0, s15
 80090e2:	3718      	adds	r7, #24
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}
 80090e8:	200005c4 	.word	0x200005c4
 80090ec:	42c80000 	.word	0x42c80000
 80090f0:	200005c8 	.word	0x200005c8
 80090f4:	200005cc 	.word	0x200005cc

080090f8 <updateSOC>:

#define SOC_READ_TIMEOUT 30000 // wait time before it takes a SOC read based off settled voltage, in ms
uint32_t lastNonZeroCurrentTime = 0;
uint8_t waitingForSOCReinit = 0; // boolean, is 1 if looking and 0 if not

float updateSOC() {
 80090f8:	b580      	push	{r7, lr}
 80090fa:	af00      	add	r7, sp, #0
	if (cell_fault != 0) {
 80090fc:	4b25      	ldr	r3, [pc, #148]	@ (8009194 <updateSOC+0x9c>)
 80090fe:	781b      	ldrb	r3, [r3, #0]
 8009100:	2b00      	cmp	r3, #0
 8009102:	d006      	beq.n	8009112 <updateSOC+0x1a>
		soc = 0.0f;
 8009104:	4b24      	ldr	r3, [pc, #144]	@ (8009198 <updateSOC+0xa0>)
 8009106:	f04f 0200 	mov.w	r2, #0
 800910a:	601a      	str	r2, [r3, #0]
		return soc; // Return 0% SOC if there is a cell fault
 800910c:	4b22      	ldr	r3, [pc, #136]	@ (8009198 <updateSOC+0xa0>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	e03a      	b.n	8009188 <updateSOC+0x90>
	}
	soc = voltagetoSOC(avg_cell);
 8009112:	4b22      	ldr	r3, [pc, #136]	@ (800919c <updateSOC+0xa4>)
 8009114:	edd3 7a00 	vldr	s15, [r3]
 8009118:	eeb0 0a67 	vmov.f32	s0, s15
 800911c:	f000 f846 	bl	80091ac <voltagetoSOC>
 8009120:	eef0 7a40 	vmov.f32	s15, s0
 8009124:	4b1c      	ldr	r3, [pc, #112]	@ (8009198 <updateSOC+0xa0>)
 8009126:	edc3 7a00 	vstr	s15, [r3]
	if (soc > 50) {
 800912a:	4b1b      	ldr	r3, [pc, #108]	@ (8009198 <updateSOC+0xa0>)
 800912c:	edd3 7a00 	vldr	s15, [r3]
 8009130:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80091a0 <updateSOC+0xa8>
 8009134:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800913c:	dd0c      	ble.n	8009158 <updateSOC+0x60>
		soc = voltagetoSOC(highest_cell);
 800913e:	4b19      	ldr	r3, [pc, #100]	@ (80091a4 <updateSOC+0xac>)
 8009140:	edd3 7a00 	vldr	s15, [r3]
 8009144:	eeb0 0a67 	vmov.f32	s0, s15
 8009148:	f000 f830 	bl	80091ac <voltagetoSOC>
 800914c:	eef0 7a40 	vmov.f32	s15, s0
 8009150:	4b11      	ldr	r3, [pc, #68]	@ (8009198 <updateSOC+0xa0>)
 8009152:	edc3 7a00 	vstr	s15, [r3]
 8009156:	e015      	b.n	8009184 <updateSOC+0x8c>
	} else if (soc < 50) {
 8009158:	4b0f      	ldr	r3, [pc, #60]	@ (8009198 <updateSOC+0xa0>)
 800915a:	edd3 7a00 	vldr	s15, [r3]
 800915e:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 80091a0 <updateSOC+0xa8>
 8009162:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800916a:	d50b      	bpl.n	8009184 <updateSOC+0x8c>
		soc = voltagetoSOC(lowest_cell);
 800916c:	4b0e      	ldr	r3, [pc, #56]	@ (80091a8 <updateSOC+0xb0>)
 800916e:	edd3 7a00 	vldr	s15, [r3]
 8009172:	eeb0 0a67 	vmov.f32	s0, s15
 8009176:	f000 f819 	bl	80091ac <voltagetoSOC>
 800917a:	eef0 7a40 	vmov.f32	s15, s0
 800917e:	4b06      	ldr	r3, [pc, #24]	@ (8009198 <updateSOC+0xa0>)
 8009180:	edc3 7a00 	vstr	s15, [r3]
//    last_time = current_time;
//
//    // Coulomb counting to track SOC
//    coulombs += current * delta_t_sec;
//    soc = initial_soc - 100 * (coulombs / 64800000.0f); // 64800000 is the amount of total coulombs in 18000 Ah (in percentage)
	return soc;
 8009184:	4b04      	ldr	r3, [pc, #16]	@ (8009198 <updateSOC+0xa0>)
 8009186:	681b      	ldr	r3, [r3, #0]
}
 8009188:	ee07 3a90 	vmov	s15, r3
 800918c:	eeb0 0a67 	vmov.f32	s0, s15
 8009190:	bd80      	pop	{r7, pc}
 8009192:	bf00      	nop
 8009194:	200005b4 	.word	0x200005b4
 8009198:	200005c0 	.word	0x200005c0
 800919c:	200005cc 	.word	0x200005cc
 80091a0:	42480000 	.word	0x42480000
 80091a4:	200005c8 	.word	0x200005c8
 80091a8:	200005c4 	.word	0x200005c4

080091ac <voltagetoSOC>:
// Debug output
	if (PRINT_ON) printf("Temp: %.1fC, Error: %.1f, PID: %.2f, Fan: %.0f%%, PWM: %lu\r\n",
			max_temp, error, pid_output, fan_status, pwm_value);
}

float voltagetoSOC(float voltage) {
 80091ac:	b480      	push	{r7}
 80091ae:	b083      	sub	sp, #12
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	ed87 0a01 	vstr	s0, [r7, #4]
	if (voltage <= 2.5f)
 80091b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80091ba:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 80091be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091c6:	d802      	bhi.n	80091ce <voltagetoSOC+0x22>
		return 0.0f;
 80091c8:	eddf 7a73 	vldr	s15, [pc, #460]	@ 8009398 <voltagetoSOC+0x1ec>
 80091cc:	e0dd      	b.n	800938a <voltagetoSOC+0x1de>
	else if (voltage < 3.15f)
 80091ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80091d2:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 800939c <voltagetoSOC+0x1f0>
 80091d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091de:	d50e      	bpl.n	80091fe <voltagetoSOC+0x52>
		return (voltage - 2.5f) * (12.0f - 0.0f) / (3.15f - 2.5f);
 80091e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80091e4:	eeb0 7a04 	vmov.f32	s14, #4	@ 0x40200000  2.5
 80091e8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80091ec:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80091f0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80091f4:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 80093a0 <voltagetoSOC+0x1f4>
 80091f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80091fc:	e0c5      	b.n	800938a <voltagetoSOC+0x1de>
	else if (voltage < 3.41f)
 80091fe:	edd7 7a01 	vldr	s15, [r7, #4]
 8009202:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 80093a4 <voltagetoSOC+0x1f8>
 8009206:	eef4 7ac7 	vcmpe.f32	s15, s14
 800920a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800920e:	d512      	bpl.n	8009236 <voltagetoSOC+0x8a>
		return 12.0f + (voltage - 3.15f) * (25.0f - 12.0f) / (3.41f - 3.15f);
 8009210:	edd7 7a01 	vldr	s15, [r7, #4]
 8009214:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 800939c <voltagetoSOC+0x1f0>
 8009218:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800921c:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8009220:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009224:	eddf 6a60 	vldr	s13, [pc, #384]	@ 80093a8 <voltagetoSOC+0x1fc>
 8009228:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800922c:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8009230:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009234:	e0a9      	b.n	800938a <voltagetoSOC+0x1de>
	else if (voltage < 3.53f)
 8009236:	edd7 7a01 	vldr	s15, [r7, #4]
 800923a:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 80093ac <voltagetoSOC+0x200>
 800923e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009246:	d512      	bpl.n	800926e <voltagetoSOC+0xc2>
		return 25.0f + (voltage - 3.41f) * (37.0f - 25.0f) / (3.53f - 3.41f);
 8009248:	edd7 7a01 	vldr	s15, [r7, #4]
 800924c:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 80093a4 <voltagetoSOC+0x1f8>
 8009250:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009254:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8009258:	ee27 7a87 	vmul.f32	s14, s15, s14
 800925c:	eddf 6a54 	vldr	s13, [pc, #336]	@ 80093b0 <voltagetoSOC+0x204>
 8009260:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009264:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8009268:	ee77 7a87 	vadd.f32	s15, s15, s14
 800926c:	e08d      	b.n	800938a <voltagetoSOC+0x1de>
	else if (voltage < 3.66f)
 800926e:	edd7 7a01 	vldr	s15, [r7, #4]
 8009272:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 80093b4 <voltagetoSOC+0x208>
 8009276:	eef4 7ac7 	vcmpe.f32	s15, s14
 800927a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800927e:	d512      	bpl.n	80092a6 <voltagetoSOC+0xfa>
		return 37.0f + (voltage - 3.53f) * (50.0f - 37.0f) / (3.66f - 3.53f);
 8009280:	edd7 7a01 	vldr	s15, [r7, #4]
 8009284:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80093ac <voltagetoSOC+0x200>
 8009288:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800928c:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8009290:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009294:	eddf 6a48 	vldr	s13, [pc, #288]	@ 80093b8 <voltagetoSOC+0x20c>
 8009298:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800929c:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80093bc <voltagetoSOC+0x210>
 80092a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80092a4:	e071      	b.n	800938a <voltagetoSOC+0x1de>
	else if (voltage < 3.77f)
 80092a6:	edd7 7a01 	vldr	s15, [r7, #4]
 80092aa:	ed9f 7a45 	vldr	s14, [pc, #276]	@ 80093c0 <voltagetoSOC+0x214>
 80092ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80092b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092b6:	d512      	bpl.n	80092de <voltagetoSOC+0x132>
		return 50.0f + (voltage - 3.66f) * (62.0f - 50.0f) / (3.77f - 3.66f);
 80092b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80092bc:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 80093b4 <voltagetoSOC+0x208>
 80092c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80092c4:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 80092c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80092cc:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80093c4 <voltagetoSOC+0x218>
 80092d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80092d4:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 80093c8 <voltagetoSOC+0x21c>
 80092d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80092dc:	e055      	b.n	800938a <voltagetoSOC+0x1de>
	else if (voltage < 3.88f)
 80092de:	edd7 7a01 	vldr	s15, [r7, #4]
 80092e2:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 80093cc <voltagetoSOC+0x220>
 80092e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80092ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092ee:	d512      	bpl.n	8009316 <voltagetoSOC+0x16a>
		return 62.0f + (voltage - 3.77f) * (75.0f - 62.0f) / (3.88f - 3.77f);
 80092f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80092f4:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 80093c0 <voltagetoSOC+0x214>
 80092f8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80092fc:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8009300:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009304:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80093d0 <voltagetoSOC+0x224>
 8009308:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800930c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80093d4 <voltagetoSOC+0x228>
 8009310:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009314:	e039      	b.n	800938a <voltagetoSOC+0x1de>
	else if (voltage < 3.98f)
 8009316:	edd7 7a01 	vldr	s15, [r7, #4]
 800931a:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 80093d8 <voltagetoSOC+0x22c>
 800931e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009326:	d512      	bpl.n	800934e <voltagetoSOC+0x1a2>
		return 75.0f + (voltage - 3.88f) * (87.0f - 75.0f) / (3.98f - 3.88f);
 8009328:	edd7 7a01 	vldr	s15, [r7, #4]
 800932c:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80093cc <voltagetoSOC+0x220>
 8009330:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009334:	eeb2 7a08 	vmov.f32	s14, #40	@ 0x41400000  12.0
 8009338:	ee27 7a87 	vmul.f32	s14, s15, s14
 800933c:	eddf 6a27 	vldr	s13, [pc, #156]	@ 80093dc <voltagetoSOC+0x230>
 8009340:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009344:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 80093e0 <voltagetoSOC+0x234>
 8009348:	ee77 7a87 	vadd.f32	s15, s15, s14
 800934c:	e01d      	b.n	800938a <voltagetoSOC+0x1de>
	else if (voltage < 4.10f)
 800934e:	edd7 7a01 	vldr	s15, [r7, #4]
 8009352:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 80093e4 <voltagetoSOC+0x238>
 8009356:	eef4 7ac7 	vcmpe.f32	s15, s14
 800935a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800935e:	d512      	bpl.n	8009386 <voltagetoSOC+0x1da>
		return 87.0f + (voltage - 3.98f) * (100.0f - 87.0f) / (4.10f - 3.98f);
 8009360:	edd7 7a01 	vldr	s15, [r7, #4]
 8009364:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 80093d8 <voltagetoSOC+0x22c>
 8009368:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800936c:	eeb2 7a0a 	vmov.f32	s14, #42	@ 0x41500000  13.0
 8009370:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009374:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 80093b0 <voltagetoSOC+0x204>
 8009378:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800937c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80093e8 <voltagetoSOC+0x23c>
 8009380:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009384:	e001      	b.n	800938a <voltagetoSOC+0x1de>
	else
		return 100.0f;
 8009386:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80093ec <voltagetoSOC+0x240>
}
 800938a:	eeb0 0a67 	vmov.f32	s0, s15
 800938e:	370c      	adds	r7, #12
 8009390:	46bd      	mov	sp, r7
 8009392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009396:	4770      	bx	lr
 8009398:	00000000 	.word	0x00000000
 800939c:	4049999a 	.word	0x4049999a
 80093a0:	3f266668 	.word	0x3f266668
 80093a4:	405a3d71 	.word	0x405a3d71
 80093a8:	3e851eb8 	.word	0x3e851eb8
 80093ac:	4061eb85 	.word	0x4061eb85
 80093b0:	3df5c280 	.word	0x3df5c280
 80093b4:	406a3d71 	.word	0x406a3d71
 80093b8:	3e051ec0 	.word	0x3e051ec0
 80093bc:	42140000 	.word	0x42140000
 80093c0:	407147ae 	.word	0x407147ae
 80093c4:	3de147a0 	.word	0x3de147a0
 80093c8:	42480000 	.word	0x42480000
 80093cc:	407851ec 	.word	0x407851ec
 80093d0:	3de147c0 	.word	0x3de147c0
 80093d4:	42780000 	.word	0x42780000
 80093d8:	407eb852 	.word	0x407eb852
 80093dc:	3dccccc0 	.word	0x3dccccc0
 80093e0:	42960000 	.word	0x42960000
 80093e4:	40833333 	.word	0x40833333
 80093e8:	42ae0000 	.word	0x42ae0000
 80093ec:	42c80000 	.word	0x42c80000

080093f0 <calcDCL>:
		return 4.10f;
}


// todo: make stuff like this like, normal and not stupid (make a map of constants instead of whatever the shit this is
float calcDCL() {
 80093f0:	b480      	push	{r7}
 80093f2:	af00      	add	r7, sp, #0
	if (highest_temp <= 0.0f)
 80093f4:	4bbb      	ldr	r3, [pc, #748]	@ (80096e4 <calcDCL+0x2f4>)
 80093f6:	edd3 7a00 	vldr	s15, [r3]
 80093fa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80093fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009402:	d802      	bhi.n	800940a <calcDCL+0x1a>
		return 0.0f;
 8009404:	eddf 7ab8 	vldr	s15, [pc, #736]	@ 80096e8 <calcDCL+0x2f8>
 8009408:	e165      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 5.0f)
 800940a:	4bb6      	ldr	r3, [pc, #728]	@ (80096e4 <calcDCL+0x2f4>)
 800940c:	edd3 7a00 	vldr	s15, [r3]
 8009410:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8009414:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009418:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800941c:	d50f      	bpl.n	800943e <calcDCL+0x4e>
		return 0.0f + (highest_temp - 0.0f) * (40.0f - 0.0f) / (5.0f - 0.0f);
 800941e:	4bb1      	ldr	r3, [pc, #708]	@ (80096e4 <calcDCL+0x2f4>)
 8009420:	edd3 7a00 	vldr	s15, [r3]
 8009424:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 80096ec <calcDCL+0x2fc>
 8009428:	ee27 7a87 	vmul.f32	s14, s15, s14
 800942c:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009430:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009434:	ed9f 7aac 	vldr	s14, [pc, #688]	@ 80096e8 <calcDCL+0x2f8>
 8009438:	ee77 7a87 	vadd.f32	s15, s15, s14
 800943c:	e14b      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 10.0f)
 800943e:	4ba9      	ldr	r3, [pc, #676]	@ (80096e4 <calcDCL+0x2f4>)
 8009440:	edd3 7a00 	vldr	s15, [r3]
 8009444:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009448:	eef4 7ac7 	vcmpe.f32	s15, s14
 800944c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009450:	d513      	bpl.n	800947a <calcDCL+0x8a>
		return 40.0f + (highest_temp - 5.0f) * (100.0f - 40.0f) / (10.0f - 5.0f);
 8009452:	4ba4      	ldr	r3, [pc, #656]	@ (80096e4 <calcDCL+0x2f4>)
 8009454:	edd3 7a00 	vldr	s15, [r3]
 8009458:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800945c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009460:	ed9f 7aa3 	vldr	s14, [pc, #652]	@ 80096f0 <calcDCL+0x300>
 8009464:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009468:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800946c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009470:	ed9f 7a9e 	vldr	s14, [pc, #632]	@ 80096ec <calcDCL+0x2fc>
 8009474:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009478:	e12d      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 15.0f)
 800947a:	4b9a      	ldr	r3, [pc, #616]	@ (80096e4 <calcDCL+0x2f4>)
 800947c:	edd3 7a00 	vldr	s15, [r3]
 8009480:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8009484:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009488:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800948c:	d513      	bpl.n	80094b6 <calcDCL+0xc6>
		return 100.0f
				+ (highest_temp - 10.0f) * (180.0f - 100.0f) / (15.0f - 10.0f);
 800948e:	4b95      	ldr	r3, [pc, #596]	@ (80096e4 <calcDCL+0x2f4>)
 8009490:	edd3 7a00 	vldr	s15, [r3]
 8009494:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009498:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800949c:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 80096f4 <calcDCL+0x304>
 80094a0:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094a4:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80094a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094ac:	ed9f 7a92 	vldr	s14, [pc, #584]	@ 80096f8 <calcDCL+0x308>
 80094b0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80094b4:	e10f      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 20.0f)
 80094b6:	4b8b      	ldr	r3, [pc, #556]	@ (80096e4 <calcDCL+0x2f4>)
 80094b8:	edd3 7a00 	vldr	s15, [r3]
 80094bc:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80094c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80094c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80094c8:	d513      	bpl.n	80094f2 <calcDCL+0x102>
		return 180.0f
				+ (highest_temp - 15.0f) * (180.0f - 180.0f) / (20.0f - 15.0f);
 80094ca:	4b86      	ldr	r3, [pc, #536]	@ (80096e4 <calcDCL+0x2f4>)
 80094cc:	edd3 7a00 	vldr	s15, [r3]
 80094d0:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80094d4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80094d8:	ed9f 7a83 	vldr	s14, [pc, #524]	@ 80096e8 <calcDCL+0x2f8>
 80094dc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80094e0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80094e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80094e8:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 80096fc <calcDCL+0x30c>
 80094ec:	ee77 7a87 	vadd.f32	s15, s15, s14
 80094f0:	e0f1      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 25.0f)
 80094f2:	4b7c      	ldr	r3, [pc, #496]	@ (80096e4 <calcDCL+0x2f4>)
 80094f4:	edd3 7a00 	vldr	s15, [r3]
 80094f8:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 80094fc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009500:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009504:	d513      	bpl.n	800952e <calcDCL+0x13e>
		return 180.0f
				+ (highest_temp - 20.0f) * (180.0f - 180.0f) / (25.0f - 20.0f);
 8009506:	4b77      	ldr	r3, [pc, #476]	@ (80096e4 <calcDCL+0x2f4>)
 8009508:	edd3 7a00 	vldr	s15, [r3]
 800950c:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8009510:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009514:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 80096e8 <calcDCL+0x2f8>
 8009518:	ee27 7a87 	vmul.f32	s14, s15, s14
 800951c:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009520:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009524:	ed9f 7a75 	vldr	s14, [pc, #468]	@ 80096fc <calcDCL+0x30c>
 8009528:	ee77 7a87 	vadd.f32	s15, s15, s14
 800952c:	e0d3      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 30.0f)
 800952e:	4b6d      	ldr	r3, [pc, #436]	@ (80096e4 <calcDCL+0x2f4>)
 8009530:	edd3 7a00 	vldr	s15, [r3]
 8009534:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009538:	eef4 7ac7 	vcmpe.f32	s15, s14
 800953c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009540:	d513      	bpl.n	800956a <calcDCL+0x17a>
		return 180.0f
				+ (highest_temp - 25.0f) * (180.0f - 180.0f) / (30.0f - 25.0f);
 8009542:	4b68      	ldr	r3, [pc, #416]	@ (80096e4 <calcDCL+0x2f4>)
 8009544:	edd3 7a00 	vldr	s15, [r3]
 8009548:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 800954c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009550:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 80096e8 <calcDCL+0x2f8>
 8009554:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009558:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800955c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009560:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 80096fc <calcDCL+0x30c>
 8009564:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009568:	e0b5      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 35.0f)
 800956a:	4b5e      	ldr	r3, [pc, #376]	@ (80096e4 <calcDCL+0x2f4>)
 800956c:	edd3 7a00 	vldr	s15, [r3]
 8009570:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8009700 <calcDCL+0x310>
 8009574:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009578:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800957c:	d513      	bpl.n	80095a6 <calcDCL+0x1b6>
		return 180.0f
				+ (highest_temp - 30.0f) * (180.0f - 180.0f) / (35.0f - 30.0f);
 800957e:	4b59      	ldr	r3, [pc, #356]	@ (80096e4 <calcDCL+0x2f4>)
 8009580:	edd3 7a00 	vldr	s15, [r3]
 8009584:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009588:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800958c:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 80096e8 <calcDCL+0x2f8>
 8009590:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009594:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009598:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800959c:	ed9f 7a57 	vldr	s14, [pc, #348]	@ 80096fc <calcDCL+0x30c>
 80095a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80095a4:	e097      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 40.0f)
 80095a6:	4b4f      	ldr	r3, [pc, #316]	@ (80096e4 <calcDCL+0x2f4>)
 80095a8:	edd3 7a00 	vldr	s15, [r3]
 80095ac:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 80096ec <calcDCL+0x2fc>
 80095b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80095b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095b8:	d513      	bpl.n	80095e2 <calcDCL+0x1f2>
		return 180.0f
				+ (highest_temp - 35.0f) * (180.0f - 180.0f) / (40.0f - 35.0f);
 80095ba:	4b4a      	ldr	r3, [pc, #296]	@ (80096e4 <calcDCL+0x2f4>)
 80095bc:	edd3 7a00 	vldr	s15, [r3]
 80095c0:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 8009700 <calcDCL+0x310>
 80095c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80095c8:	ed9f 7a47 	vldr	s14, [pc, #284]	@ 80096e8 <calcDCL+0x2f8>
 80095cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80095d0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80095d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80095d8:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80096fc <calcDCL+0x30c>
 80095dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80095e0:	e079      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 45.0f)
 80095e2:	4b40      	ldr	r3, [pc, #256]	@ (80096e4 <calcDCL+0x2f4>)
 80095e4:	edd3 7a00 	vldr	s15, [r3]
 80095e8:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8009704 <calcDCL+0x314>
 80095ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80095f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80095f4:	d513      	bpl.n	800961e <calcDCL+0x22e>
		return 180.0f
				+ (highest_temp - 40.0f) * (180.0f - 180.0f) / (45.0f - 40.0f);
 80095f6:	4b3b      	ldr	r3, [pc, #236]	@ (80096e4 <calcDCL+0x2f4>)
 80095f8:	edd3 7a00 	vldr	s15, [r3]
 80095fc:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 80096ec <calcDCL+0x2fc>
 8009600:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009604:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80096e8 <calcDCL+0x2f8>
 8009608:	ee27 7a87 	vmul.f32	s14, s15, s14
 800960c:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009610:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009614:	ed9f 7a39 	vldr	s14, [pc, #228]	@ 80096fc <calcDCL+0x30c>
 8009618:	ee77 7a87 	vadd.f32	s15, s15, s14
 800961c:	e05b      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 50.0f)
 800961e:	4b31      	ldr	r3, [pc, #196]	@ (80096e4 <calcDCL+0x2f4>)
 8009620:	edd3 7a00 	vldr	s15, [r3]
 8009624:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8009708 <calcDCL+0x318>
 8009628:	eef4 7ac7 	vcmpe.f32	s15, s14
 800962c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009630:	d513      	bpl.n	800965a <calcDCL+0x26a>
		return 180.0f
				+ (highest_temp - 45.0f) * (70.0f - 180.0f) / (50.0f - 45.0f);
 8009632:	4b2c      	ldr	r3, [pc, #176]	@ (80096e4 <calcDCL+0x2f4>)
 8009634:	edd3 7a00 	vldr	s15, [r3]
 8009638:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8009704 <calcDCL+0x314>
 800963c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009640:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 800970c <calcDCL+0x31c>
 8009644:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009648:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800964c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009650:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 80096fc <calcDCL+0x30c>
 8009654:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009658:	e03d      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 55.0f)
 800965a:	4b22      	ldr	r3, [pc, #136]	@ (80096e4 <calcDCL+0x2f4>)
 800965c:	edd3 7a00 	vldr	s15, [r3]
 8009660:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8009710 <calcDCL+0x320>
 8009664:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800966c:	d513      	bpl.n	8009696 <calcDCL+0x2a6>
		return 70.0f
				+ (highest_temp - 50.0f) * (10.0f - 70.0f) / (55.00f - 50.0f);
 800966e:	4b1d      	ldr	r3, [pc, #116]	@ (80096e4 <calcDCL+0x2f4>)
 8009670:	edd3 7a00 	vldr	s15, [r3]
 8009674:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8009708 <calcDCL+0x318>
 8009678:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800967c:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8009714 <calcDCL+0x324>
 8009680:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009684:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009688:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800968c:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 8009718 <calcDCL+0x328>
 8009690:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009694:	e01f      	b.n	80096d6 <calcDCL+0x2e6>
	else if (highest_temp < 60.0f)
 8009696:	4b13      	ldr	r3, [pc, #76]	@ (80096e4 <calcDCL+0x2f4>)
 8009698:	edd3 7a00 	vldr	s15, [r3]
 800969c:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 80096f0 <calcDCL+0x300>
 80096a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80096a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80096a8:	d513      	bpl.n	80096d2 <calcDCL+0x2e2>
		return 10.0f + (highest_temp - 55.0f) * (0.0f - 10.0f) / (60.0f - 55.0f);
 80096aa:	4b0e      	ldr	r3, [pc, #56]	@ (80096e4 <calcDCL+0x2f4>)
 80096ac:	edd3 7a00 	vldr	s15, [r3]
 80096b0:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8009710 <calcDCL+0x320>
 80096b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80096b8:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 80096bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80096c0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80096c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80096c8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80096cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80096d0:	e001      	b.n	80096d6 <calcDCL+0x2e6>

	else
		return 0.0f;
 80096d2:	eddf 7a05 	vldr	s15, [pc, #20]	@ 80096e8 <calcDCL+0x2f8>
}
 80096d6:	eeb0 0a67 	vmov.f32	s0, s15
 80096da:	46bd      	mov	sp, r7
 80096dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096e0:	4770      	bx	lr
 80096e2:	bf00      	nop
 80096e4:	200005e4 	.word	0x200005e4
 80096e8:	00000000 	.word	0x00000000
 80096ec:	42200000 	.word	0x42200000
 80096f0:	42700000 	.word	0x42700000
 80096f4:	42a00000 	.word	0x42a00000
 80096f8:	42c80000 	.word	0x42c80000
 80096fc:	43340000 	.word	0x43340000
 8009700:	420c0000 	.word	0x420c0000
 8009704:	42340000 	.word	0x42340000
 8009708:	42480000 	.word	0x42480000
 800970c:	c2dc0000 	.word	0xc2dc0000
 8009710:	425c0000 	.word	0x425c0000
 8009714:	c2700000 	.word	0xc2700000
 8009718:	428c0000 	.word	0x428c0000

0800971c <calcCCL>:

float calcCCL() {
 800971c:	b480      	push	{r7}
 800971e:	af00      	add	r7, sp, #0
	if (highest_temp <= 0.0f)
 8009720:	4bbb      	ldr	r3, [pc, #748]	@ (8009a10 <calcCCL+0x2f4>)
 8009722:	edd3 7a00 	vldr	s15, [r3]
 8009726:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800972a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800972e:	d802      	bhi.n	8009736 <calcCCL+0x1a>
		return 0.0f;
 8009730:	eddf 7ab8 	vldr	s15, [pc, #736]	@ 8009a14 <calcCCL+0x2f8>
 8009734:	e165      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 5.0f)
 8009736:	4bb6      	ldr	r3, [pc, #728]	@ (8009a10 <calcCCL+0x2f4>)
 8009738:	edd3 7a00 	vldr	s15, [r3]
 800973c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8009740:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009744:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009748:	d50f      	bpl.n	800976a <calcCCL+0x4e>
		return 0.0f + (highest_temp - 0.0f) * (0.0f - 0.0f) / (5.0f - 0.0f);
 800974a:	4bb1      	ldr	r3, [pc, #708]	@ (8009a10 <calcCCL+0x2f4>)
 800974c:	edd3 7a00 	vldr	s15, [r3]
 8009750:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8009a14 <calcCCL+0x2f8>
 8009754:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009758:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800975c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009760:	ed9f 7aac 	vldr	s14, [pc, #688]	@ 8009a14 <calcCCL+0x2f8>
 8009764:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009768:	e14b      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 10.0f)
 800976a:	4ba9      	ldr	r3, [pc, #676]	@ (8009a10 <calcCCL+0x2f4>)
 800976c:	edd3 7a00 	vldr	s15, [r3]
 8009770:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009774:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800977c:	d513      	bpl.n	80097a6 <calcCCL+0x8a>
		return 0.0f + (highest_temp - 5.0f) * (10.0f - 0.0f) / (10.0f - 5.0f);
 800977e:	4ba4      	ldr	r3, [pc, #656]	@ (8009a10 <calcCCL+0x2f4>)
 8009780:	edd3 7a00 	vldr	s15, [r3]
 8009784:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8009788:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800978c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009790:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009794:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009798:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800979c:	ed9f 7a9d 	vldr	s14, [pc, #628]	@ 8009a14 <calcCCL+0x2f8>
 80097a0:	ee77 7a87 	vadd.f32	s15, s15, s14
 80097a4:	e12d      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 15.0f)
 80097a6:	4b9a      	ldr	r3, [pc, #616]	@ (8009a10 <calcCCL+0x2f4>)
 80097a8:	edd3 7a00 	vldr	s15, [r3]
 80097ac:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 80097b0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097b8:	d513      	bpl.n	80097e2 <calcCCL+0xc6>
		return 10.0f
				+ (highest_temp - 10.0f) * (20.0f - 10.0f) / (15.0f - 10.0f);
 80097ba:	4b95      	ldr	r3, [pc, #596]	@ (8009a10 <calcCCL+0x2f4>)
 80097bc:	edd3 7a00 	vldr	s15, [r3]
 80097c0:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80097c4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80097c8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80097cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80097d0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80097d4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80097d8:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 80097dc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80097e0:	e10f      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 20.0f)
 80097e2:	4b8b      	ldr	r3, [pc, #556]	@ (8009a10 <calcCCL+0x2f4>)
 80097e4:	edd3 7a00 	vldr	s15, [r3]
 80097e8:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 80097ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80097f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80097f4:	d513      	bpl.n	800981e <calcCCL+0x102>
		return 20.0f
				+ (highest_temp - 15.0f) * (30.0f - 20.0f) / (20.0f - 15.0f);
 80097f6:	4b86      	ldr	r3, [pc, #536]	@ (8009a10 <calcCCL+0x2f4>)
 80097f8:	edd3 7a00 	vldr	s15, [r3]
 80097fc:	eeb2 7a0e 	vmov.f32	s14, #46	@ 0x41700000  15.0
 8009800:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009804:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009808:	ee27 7a87 	vmul.f32	s14, s15, s14
 800980c:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009810:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009814:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8009818:	ee77 7a87 	vadd.f32	s15, s15, s14
 800981c:	e0f1      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 25.0f)
 800981e:	4b7c      	ldr	r3, [pc, #496]	@ (8009a10 <calcCCL+0x2f4>)
 8009820:	edd3 7a00 	vldr	s15, [r3]
 8009824:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8009828:	eef4 7ac7 	vcmpe.f32	s15, s14
 800982c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009830:	d513      	bpl.n	800985a <calcCCL+0x13e>
		return 30.0f
				+ (highest_temp - 20.0f) * (30.0f - 30.0f) / (25.0f - 20.0f);
 8009832:	4b77      	ldr	r3, [pc, #476]	@ (8009a10 <calcCCL+0x2f4>)
 8009834:	edd3 7a00 	vldr	s15, [r3]
 8009838:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800983c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009840:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 8009a14 <calcCCL+0x2f8>
 8009844:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009848:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800984c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009850:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009854:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009858:	e0d3      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 30.0f)
 800985a:	4b6d      	ldr	r3, [pc, #436]	@ (8009a10 <calcCCL+0x2f4>)
 800985c:	edd3 7a00 	vldr	s15, [r3]
 8009860:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009864:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009868:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800986c:	d513      	bpl.n	8009896 <calcCCL+0x17a>
		return 30.0f
				+ (highest_temp - 25.0f) * (30.0f - 30.0f) / (30.0f - 25.0f);
 800986e:	4b68      	ldr	r3, [pc, #416]	@ (8009a10 <calcCCL+0x2f4>)
 8009870:	edd3 7a00 	vldr	s15, [r3]
 8009874:	eeb3 7a09 	vmov.f32	s14, #57	@ 0x41c80000  25.0
 8009878:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800987c:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8009a14 <calcCCL+0x2f8>
 8009880:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009884:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009888:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800988c:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009890:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009894:	e0b5      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 35.0f)
 8009896:	4b5e      	ldr	r3, [pc, #376]	@ (8009a10 <calcCCL+0x2f4>)
 8009898:	edd3 7a00 	vldr	s15, [r3]
 800989c:	ed9f 7a5e 	vldr	s14, [pc, #376]	@ 8009a18 <calcCCL+0x2fc>
 80098a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80098a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098a8:	d513      	bpl.n	80098d2 <calcCCL+0x1b6>
		return 30.0f
				+ (highest_temp - 30.0f) * (30.0f - 30.0f) / (35.0f - 30.0f);
 80098aa:	4b59      	ldr	r3, [pc, #356]	@ (8009a10 <calcCCL+0x2f4>)
 80098ac:	edd3 7a00 	vldr	s15, [r3]
 80098b0:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80098b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80098b8:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8009a14 <calcCCL+0x2f8>
 80098bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80098c0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80098c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80098c8:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 80098cc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80098d0:	e097      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 40.0f)
 80098d2:	4b4f      	ldr	r3, [pc, #316]	@ (8009a10 <calcCCL+0x2f4>)
 80098d4:	edd3 7a00 	vldr	s15, [r3]
 80098d8:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8009a1c <calcCCL+0x300>
 80098dc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80098e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80098e4:	d513      	bpl.n	800990e <calcCCL+0x1f2>
		return 30.0f
				+ (highest_temp - 35.0f) * (20.0f - 30.0f) / (40.0f - 35.0f);
 80098e6:	4b4a      	ldr	r3, [pc, #296]	@ (8009a10 <calcCCL+0x2f4>)
 80098e8:	edd3 7a00 	vldr	s15, [r3]
 80098ec:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8009a18 <calcCCL+0x2fc>
 80098f0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80098f4:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 80098f8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80098fc:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009900:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009904:	eeb3 7a0e 	vmov.f32	s14, #62	@ 0x41f00000  30.0
 8009908:	ee77 7a87 	vadd.f32	s15, s15, s14
 800990c:	e079      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 45.0f)
 800990e:	4b40      	ldr	r3, [pc, #256]	@ (8009a10 <calcCCL+0x2f4>)
 8009910:	edd3 7a00 	vldr	s15, [r3]
 8009914:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8009a20 <calcCCL+0x304>
 8009918:	eef4 7ac7 	vcmpe.f32	s15, s14
 800991c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009920:	d513      	bpl.n	800994a <calcCCL+0x22e>
		return 20.0f
				+ (highest_temp - 40.0f) * (10.0f - 20.0f) / (45.0f - 40.0f);
 8009922:	4b3b      	ldr	r3, [pc, #236]	@ (8009a10 <calcCCL+0x2f4>)
 8009924:	edd3 7a00 	vldr	s15, [r3]
 8009928:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 8009a1c <calcCCL+0x300>
 800992c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8009930:	eeba 7a04 	vmov.f32	s14, #164	@ 0xc1200000 -10.0
 8009934:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009938:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 800993c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009940:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 8009944:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009948:	e05b      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 50.0f)
 800994a:	4b31      	ldr	r3, [pc, #196]	@ (8009a10 <calcCCL+0x2f4>)
 800994c:	edd3 7a00 	vldr	s15, [r3]
 8009950:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8009a24 <calcCCL+0x308>
 8009954:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009958:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800995c:	d513      	bpl.n	8009986 <calcCCL+0x26a>
		return 10.0f + (highest_temp - 45.0f) * (5.0f - 10.0f) / (50.0f - 45.0f);
 800995e:	4b2c      	ldr	r3, [pc, #176]	@ (8009a10 <calcCCL+0x2f4>)
 8009960:	edd3 7a00 	vldr	s15, [r3]
 8009964:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8009a20 <calcCCL+0x304>
 8009968:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800996c:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 8009970:	ee27 7a87 	vmul.f32	s14, s15, s14
 8009974:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 8009978:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800997c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8009980:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009984:	e03d      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 55.0f)
 8009986:	4b22      	ldr	r3, [pc, #136]	@ (8009a10 <calcCCL+0x2f4>)
 8009988:	edd3 7a00 	vldr	s15, [r3]
 800998c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8009a28 <calcCCL+0x30c>
 8009990:	eef4 7ac7 	vcmpe.f32	s15, s14
 8009994:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009998:	d513      	bpl.n	80099c2 <calcCCL+0x2a6>
		return 5.0f + (highest_temp - 50.0f) * (0.0f - 5.0f) / (55.00f - 50.0f);
 800999a:	4b1d      	ldr	r3, [pc, #116]	@ (8009a10 <calcCCL+0x2f4>)
 800999c:	edd3 7a00 	vldr	s15, [r3]
 80099a0:	ed9f 7a20 	vldr	s14, [pc, #128]	@ 8009a24 <calcCCL+0x308>
 80099a4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80099a8:	eeb9 7a04 	vmov.f32	s14, #148	@ 0xc0a00000 -5.0
 80099ac:	ee27 7a87 	vmul.f32	s14, s15, s14
 80099b0:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80099b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80099b8:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80099bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80099c0:	e01f      	b.n	8009a02 <calcCCL+0x2e6>
	else if (highest_temp < 60.0f)
 80099c2:	4b13      	ldr	r3, [pc, #76]	@ (8009a10 <calcCCL+0x2f4>)
 80099c4:	edd3 7a00 	vldr	s15, [r3]
 80099c8:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8009a2c <calcCCL+0x310>
 80099cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80099d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80099d4:	d513      	bpl.n	80099fe <calcCCL+0x2e2>
		return 0.0f + (highest_temp - 55.0f) * (0.0f - 0.0f) / (60.0f - 55.0f);
 80099d6:	4b0e      	ldr	r3, [pc, #56]	@ (8009a10 <calcCCL+0x2f4>)
 80099d8:	edd3 7a00 	vldr	s15, [r3]
 80099dc:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8009a28 <calcCCL+0x30c>
 80099e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80099e4:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 8009a14 <calcCCL+0x2f8>
 80099e8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80099ec:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80099f0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80099f4:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8009a14 <calcCCL+0x2f8>
 80099f8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80099fc:	e001      	b.n	8009a02 <calcCCL+0x2e6>

	else
		return 0.0f;
 80099fe:	eddf 7a05 	vldr	s15, [pc, #20]	@ 8009a14 <calcCCL+0x2f8>
}
 8009a02:	eeb0 0a67 	vmov.f32	s0, s15
 8009a06:	46bd      	mov	sp, r7
 8009a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a0c:	4770      	bx	lr
 8009a0e:	bf00      	nop
 8009a10:	200005e4 	.word	0x200005e4
 8009a14:	00000000 	.word	0x00000000
 8009a18:	420c0000 	.word	0x420c0000
 8009a1c:	42200000 	.word	0x42200000
 8009a20:	42340000 	.word	0x42340000
 8009a24:	42480000 	.word	0x42480000
 8009a28:	425c0000 	.word	0x425c0000
 8009a2c:	42700000 	.word	0x42700000

08009a30 <MX_FDCAN1_Init>:

FDCAN_HandleTypeDef hfdcan1;

/* FDCAN1 init function */
void MX_FDCAN1_Init(void)
{
 8009a30:	b580      	push	{r7, lr}
 8009a32:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8009a34:	4b1f      	ldr	r3, [pc, #124]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a36:	4a20      	ldr	r2, [pc, #128]	@ (8009ab8 <MX_FDCAN1_Init+0x88>)
 8009a38:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8009a3a:	4b1e      	ldr	r3, [pc, #120]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8009a40:	4b1c      	ldr	r3, [pc, #112]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a42:	2200      	movs	r2, #0
 8009a44:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8009a46:	4b1b      	ldr	r3, [pc, #108]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a48:	2200      	movs	r2, #0
 8009a4a:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = ENABLE;
 8009a4c:	4b19      	ldr	r3, [pc, #100]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a4e:	2201      	movs	r2, #1
 8009a50:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8009a52:	4b18      	ldr	r3, [pc, #96]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a54:	2200      	movs	r2, #0
 8009a56:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8009a58:	4b16      	ldr	r3, [pc, #88]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a5a:	2200      	movs	r2, #0
 8009a5c:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 20;
 8009a5e:	4b15      	ldr	r3, [pc, #84]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a60:	2214      	movs	r2, #20
 8009a62:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 3;
 8009a64:	4b13      	ldr	r3, [pc, #76]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a66:	2203      	movs	r2, #3
 8009a68:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 13;
 8009a6a:	4b12      	ldr	r3, [pc, #72]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a6c:	220d      	movs	r2, #13
 8009a6e:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 3;
 8009a70:	4b10      	ldr	r3, [pc, #64]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a72:	2203      	movs	r2, #3
 8009a74:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 20;
 8009a76:	4b0f      	ldr	r3, [pc, #60]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a78:	2214      	movs	r2, #20
 8009a7a:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 3;
 8009a7c:	4b0d      	ldr	r3, [pc, #52]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a7e:	2203      	movs	r2, #3
 8009a80:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 13;
 8009a82:	4b0c      	ldr	r3, [pc, #48]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a84:	220d      	movs	r2, #13
 8009a86:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 3;
 8009a88:	4b0a      	ldr	r3, [pc, #40]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a8a:	2203      	movs	r2, #3
 8009a8c:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 1;
 8009a8e:	4b09      	ldr	r3, [pc, #36]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a90:	2201      	movs	r2, #1
 8009a92:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8009a94:	4b07      	ldr	r3, [pc, #28]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a96:	2200      	movs	r2, #0
 8009a98:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8009a9a:	4b06      	ldr	r3, [pc, #24]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009a9c:	2200      	movs	r2, #0
 8009a9e:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8009aa0:	4804      	ldr	r0, [pc, #16]	@ (8009ab4 <MX_FDCAN1_Init+0x84>)
 8009aa2:	f002 fb73 	bl	800c18c <HAL_FDCAN_Init>
 8009aa6:	4603      	mov	r3, r0
 8009aa8:	2b00      	cmp	r3, #0
 8009aaa:	d001      	beq.n	8009ab0 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8009aac:	f000 f9ea 	bl	8009e84 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8009ab0:	bf00      	nop
 8009ab2:	bd80      	pop	{r7, pc}
 8009ab4:	20000740 	.word	0x20000740
 8009ab8:	40006400 	.word	0x40006400

08009abc <HAL_FDCAN_MspInit>:

void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* fdcanHandle)
{
 8009abc:	b580      	push	{r7, lr}
 8009abe:	b09e      	sub	sp, #120	@ 0x78
 8009ac0:	af00      	add	r7, sp, #0
 8009ac2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009ac4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8009ac8:	2200      	movs	r2, #0
 8009aca:	601a      	str	r2, [r3, #0]
 8009acc:	605a      	str	r2, [r3, #4]
 8009ace:	609a      	str	r2, [r3, #8]
 8009ad0:	60da      	str	r2, [r3, #12]
 8009ad2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8009ad4:	f107 0310 	add.w	r3, r7, #16
 8009ad8:	2254      	movs	r2, #84	@ 0x54
 8009ada:	2100      	movs	r1, #0
 8009adc:	4618      	mov	r0, r3
 8009ade:	f008 fbdf 	bl	80122a0 <memset>
  if(fdcanHandle->Instance==FDCAN1)
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	4a24      	ldr	r2, [pc, #144]	@ (8009b78 <HAL_FDCAN_MspInit+0xbc>)
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d141      	bne.n	8009b70 <HAL_FDCAN_MspInit+0xb4>

  /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8009aec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009af0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PCLK1;
 8009af2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8009af6:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8009af8:	f107 0310 	add.w	r3, r7, #16
 8009afc:	4618      	mov	r0, r3
 8009afe:	f004 f803 	bl	800db08 <HAL_RCCEx_PeriphCLKConfig>
 8009b02:	4603      	mov	r3, r0
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d001      	beq.n	8009b0c <HAL_FDCAN_MspInit+0x50>
    {
      Error_Handler();
 8009b08:	f000 f9bc 	bl	8009e84 <Error_Handler>
    }

    /* FDCAN1 clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8009b0c:	4b1b      	ldr	r3, [pc, #108]	@ (8009b7c <HAL_FDCAN_MspInit+0xc0>)
 8009b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b10:	4a1a      	ldr	r2, [pc, #104]	@ (8009b7c <HAL_FDCAN_MspInit+0xc0>)
 8009b12:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009b16:	6593      	str	r3, [r2, #88]	@ 0x58
 8009b18:	4b18      	ldr	r3, [pc, #96]	@ (8009b7c <HAL_FDCAN_MspInit+0xc0>)
 8009b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b1c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b20:	60fb      	str	r3, [r7, #12]
 8009b22:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009b24:	4b15      	ldr	r3, [pc, #84]	@ (8009b7c <HAL_FDCAN_MspInit+0xc0>)
 8009b26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b28:	4a14      	ldr	r2, [pc, #80]	@ (8009b7c <HAL_FDCAN_MspInit+0xc0>)
 8009b2a:	f043 0301 	orr.w	r3, r3, #1
 8009b2e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009b30:	4b12      	ldr	r3, [pc, #72]	@ (8009b7c <HAL_FDCAN_MspInit+0xc0>)
 8009b32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b34:	f003 0301 	and.w	r3, r3, #1
 8009b38:	60bb      	str	r3, [r7, #8]
 8009b3a:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8009b3c:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8009b40:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009b42:	2302      	movs	r3, #2
 8009b44:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009b46:	2300      	movs	r3, #0
 8009b48:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009b4a:	2300      	movs	r3, #0
 8009b4c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8009b4e:	2309      	movs	r3, #9
 8009b50:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009b52:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8009b56:	4619      	mov	r1, r3
 8009b58:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009b5c:	f003 f840 	bl	800cbe0 <HAL_GPIO_Init>

    /* FDCAN1 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN1_IT0_IRQn, 0, 0);
 8009b60:	2200      	movs	r2, #0
 8009b62:	2100      	movs	r1, #0
 8009b64:	2015      	movs	r0, #21
 8009b66:	f002 fadc 	bl	800c122 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN1_IT0_IRQn);
 8009b6a:	2015      	movs	r0, #21
 8009b6c:	f002 faf3 	bl	800c156 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }
}
 8009b70:	bf00      	nop
 8009b72:	3778      	adds	r7, #120	@ 0x78
 8009b74:	46bd      	mov	sp, r7
 8009b76:	bd80      	pop	{r7, pc}
 8009b78:	40006400 	.word	0x40006400
 8009b7c:	40021000 	.word	0x40021000

08009b80 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8009b80:	b580      	push	{r7, lr}
 8009b82:	b08a      	sub	sp, #40	@ 0x28
 8009b84:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009b86:	f107 0314 	add.w	r3, r7, #20
 8009b8a:	2200      	movs	r2, #0
 8009b8c:	601a      	str	r2, [r3, #0]
 8009b8e:	605a      	str	r2, [r3, #4]
 8009b90:	609a      	str	r2, [r3, #8]
 8009b92:	60da      	str	r2, [r3, #12]
 8009b94:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8009b96:	4b3b      	ldr	r3, [pc, #236]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009b98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009b9a:	4a3a      	ldr	r2, [pc, #232]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009b9c:	f043 0304 	orr.w	r3, r3, #4
 8009ba0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009ba2:	4b38      	ldr	r3, [pc, #224]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ba6:	f003 0304 	and.w	r3, r3, #4
 8009baa:	613b      	str	r3, [r7, #16]
 8009bac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8009bae:	4b35      	ldr	r3, [pc, #212]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009bb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bb2:	4a34      	ldr	r2, [pc, #208]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009bb4:	f043 0320 	orr.w	r3, r3, #32
 8009bb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009bba:	4b32      	ldr	r3, [pc, #200]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009bbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bbe:	f003 0320 	and.w	r3, r3, #32
 8009bc2:	60fb      	str	r3, [r7, #12]
 8009bc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8009bc6:	4b2f      	ldr	r3, [pc, #188]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009bc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bca:	4a2e      	ldr	r2, [pc, #184]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009bcc:	f043 0301 	orr.w	r3, r3, #1
 8009bd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009bd2:	4b2c      	ldr	r3, [pc, #176]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009bd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bd6:	f003 0301 	and.w	r3, r3, #1
 8009bda:	60bb      	str	r3, [r7, #8]
 8009bdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8009bde:	4b29      	ldr	r3, [pc, #164]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009be2:	4a28      	ldr	r2, [pc, #160]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009be4:	f043 0302 	orr.w	r3, r3, #2
 8009be8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009bea:	4b26      	ldr	r3, [pc, #152]	@ (8009c84 <MX_GPIO_Init+0x104>)
 8009bec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bee:	f003 0302 	and.w	r3, r3, #2
 8009bf2:	607b      	str	r3, [r7, #4]
 8009bf4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NEG_AIR_GND_Pin|POS_AIR_GND_Pin|PRECHARGE_Pin, GPIO_PIN_RESET);
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	210b      	movs	r1, #11
 8009bfa:	4823      	ldr	r0, [pc, #140]	@ (8009c88 <MX_GPIO_Init+0x108>)
 8009bfc:	f003 f98a 	bl	800cf14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CHRG_DISCHRG_ENABLE_GPIO_Port, CHRG_DISCHRG_ENABLE_Pin, GPIO_PIN_RESET);
 8009c00:	2200      	movs	r2, #0
 8009c02:	2140      	movs	r1, #64	@ 0x40
 8009c04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009c08:	f003 f984 	bl	800cf14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NEG_AIR_GND_Pin POS_AIR_GND_Pin PRECHARGE_Pin */
  GPIO_InitStruct.Pin = NEG_AIR_GND_Pin|POS_AIR_GND_Pin|PRECHARGE_Pin;
 8009c0c:	230b      	movs	r3, #11
 8009c0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009c10:	2301      	movs	r3, #1
 8009c12:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c14:	2300      	movs	r3, #0
 8009c16:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009c18:	2300      	movs	r3, #0
 8009c1a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8009c1c:	f107 0314 	add.w	r3, r7, #20
 8009c20:	4619      	mov	r1, r3
 8009c22:	4819      	ldr	r0, [pc, #100]	@ (8009c88 <MX_GPIO_Init+0x108>)
 8009c24:	f002 ffdc 	bl	800cbe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : J1772_PILOT_Pin J1772_PROXIMITY_Pin CHARGE_SIGNAL_Pin */
  GPIO_InitStruct.Pin = J1772_PILOT_Pin|J1772_PROXIMITY_Pin|CHARGE_SIGNAL_Pin;
 8009c28:	f240 2303 	movw	r3, #515	@ 0x203
 8009c2c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009c2e:	2300      	movs	r3, #0
 8009c30:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c32:	2300      	movs	r3, #0
 8009c34:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8009c36:	f107 0314 	add.w	r3, r7, #20
 8009c3a:	4619      	mov	r1, r3
 8009c3c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009c40:	f002 ffce 	bl	800cbe0 <HAL_GPIO_Init>

  /*Configure GPIO pin : CHRG_DISCHRG_ENABLE_Pin */
  GPIO_InitStruct.Pin = CHRG_DISCHRG_ENABLE_Pin;
 8009c44:	2340      	movs	r3, #64	@ 0x40
 8009c46:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8009c48:	2301      	movs	r3, #1
 8009c4a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c4c:	2300      	movs	r3, #0
 8009c4e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009c50:	2300      	movs	r3, #0
 8009c52:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(CHRG_DISCHRG_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8009c54:	f107 0314 	add.w	r3, r7, #20
 8009c58:	4619      	mov	r1, r3
 8009c5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8009c5e:	f002 ffbf 	bl	800cbe0 <HAL_GPIO_Init>

  /*Configure GPIO pins : J1772_PILOT_SWITCH_Pin SHUTDOWN_POWER_Pin READY_SIGNAL_Pin */
  GPIO_InitStruct.Pin = J1772_PILOT_SWITCH_Pin|SHUTDOWN_POWER_Pin|READY_SIGNAL_Pin;
 8009c62:	f640 4301 	movw	r3, #3073	@ 0xc01
 8009c66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8009c68:	2300      	movs	r3, #0
 8009c6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009c6c:	2300      	movs	r3, #0
 8009c6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009c70:	f107 0314 	add.w	r3, r7, #20
 8009c74:	4619      	mov	r1, r3
 8009c76:	4805      	ldr	r0, [pc, #20]	@ (8009c8c <MX_GPIO_Init+0x10c>)
 8009c78:	f002 ffb2 	bl	800cbe0 <HAL_GPIO_Init>

}
 8009c7c:	bf00      	nop
 8009c7e:	3728      	adds	r7, #40	@ 0x28
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}
 8009c84:	40021000 	.word	0x40021000
 8009c88:	48000800 	.word	0x48000800
 8009c8c:	48000400 	.word	0x48000400

08009c90 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8009c90:	b580      	push	{r7, lr}
 8009c92:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8009c94:	f000 fcf3 	bl	800a67e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8009c98:	f000 f84e 	bl	8009d38 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8009c9c:	f7ff ff70 	bl	8009b80 <MX_GPIO_Init>
  MX_ADC1_Init();
 8009ca0:	f7fe f95a 	bl	8007f58 <MX_ADC1_Init>
  MX_LPUART1_UART_Init();
 8009ca4:	f000 fc20 	bl	800a4e8 <MX_LPUART1_UART_Init>
  MX_TIM2_Init();
 8009ca8:	f000 fb4a 	bl	800a340 <MX_TIM2_Init>
  MX_TIM8_Init();
 8009cac:	f000 fb96 	bl	800a3dc <MX_TIM8_Init>
  MX_SPI2_Init();
 8009cb0:	f000 f8ee 	bl	8009e90 <MX_SPI2_Init>
  MX_SPI3_Init();
 8009cb4:	f000 f92a 	bl	8009f0c <MX_SPI3_Init>
  MX_FDCAN1_Init();
 8009cb8:	f7ff feba 	bl	8009a30 <MX_FDCAN1_Init>
  MX_ADC2_Init();
 8009cbc:	f7fe f9c4 	bl	8008048 <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */
	user_adBms6830_getAccyStatus();
 8009cc0:	f7fe fff2 	bl	8008ca8 <user_adBms6830_getAccyStatus>
	//  // Set duty cycle (e.g., 50%)
	//  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 196600);	// full on is 196600
	//  Delay_ms(5000);
	//  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, 196570);	// full on is 196600

	init_FDCAN_header(&FDCAN_BMS_CONTEXT_INSTANCE.header_6b0, FDCAN_MSG_ID_6B0);
 8009cc4:	f44f 61d6 	mov.w	r1, #1712	@ 0x6b0
 8009cc8:	4810      	ldr	r0, [pc, #64]	@ (8009d0c <main+0x7c>)
 8009cca:	f7fe fac7 	bl	800825c <init_FDCAN_header>
			init_FDCAN_header(&FDCAN_BMS_CONTEXT_INSTANCE.header_6b1, FDCAN_MSG_ID_6B1);
 8009cce:	f240 61b1 	movw	r1, #1713	@ 0x6b1
 8009cd2:	480f      	ldr	r0, [pc, #60]	@ (8009d10 <main+0x80>)
 8009cd4:	f7fe fac2 	bl	800825c <init_FDCAN_header>
			init_FDCAN_header(&FDCAN_BMS_CONTEXT_INSTANCE.header_6b2, FDCAN_MSG_ID_6B2);
 8009cd8:	f240 61b2 	movw	r1, #1714	@ 0x6b2
 8009cdc:	480d      	ldr	r0, [pc, #52]	@ (8009d14 <main+0x84>)
 8009cde:	f7fe fabd 	bl	800825c <init_FDCAN_header>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_1806E7F4, 0x1806E7F4);
 8009ce2:	490d      	ldr	r1, [pc, #52]	@ (8009d18 <main+0x88>)
 8009ce4:	480d      	ldr	r0, [pc, #52]	@ (8009d1c <main+0x8c>)
 8009ce6:	f7fe fadf 	bl	80082a8 <init_FDCAN_header_EXTENDED>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_1806E5F4, 0x1806E5F4);
 8009cea:	490d      	ldr	r1, [pc, #52]	@ (8009d20 <main+0x90>)
 8009cec:	480d      	ldr	r0, [pc, #52]	@ (8009d24 <main+0x94>)
 8009cee:	f7fe fadb 	bl	80082a8 <init_FDCAN_header_EXTENDED>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_1806E9F4, 0x1806E9F4);
 8009cf2:	490d      	ldr	r1, [pc, #52]	@ (8009d28 <main+0x98>)
 8009cf4:	480d      	ldr	r0, [pc, #52]	@ (8009d2c <main+0x9c>)
 8009cf6:	f7fe fad7 	bl	80082a8 <init_FDCAN_header_EXTENDED>
			init_FDCAN_header_EXTENDED(&FDCAN_BMS_CONTEXT_INSTANCE.CAN_CHGCONTEXT.header_18FF50E5, 0x18FF50E5);
 8009cfa:	490d      	ldr	r1, [pc, #52]	@ (8009d30 <main+0xa0>)
 8009cfc:	480d      	ldr	r0, [pc, #52]	@ (8009d34 <main+0xa4>)
 8009cfe:	f7fe fad3 	bl	80082a8 <init_FDCAN_header_EXTENDED>
//		};
//
//		uint8_t data[8] = {0xDE, 0xAD, 0xBE, 0xEF, 0xAA, 0xBB, 0xCC, 0xDD};
//
//		HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &txHeader, data);
		adbms_main(16);
 8009d02:	2010      	movs	r0, #16
 8009d04:	f7fc fef0 	bl	8006ae8 <adbms_main>
 8009d08:	e7fb      	b.n	8009d02 <main+0x72>
 8009d0a:	bf00      	nop
 8009d0c:	200007c8 	.word	0x200007c8
 8009d10:	200007ec 	.word	0x200007ec
 8009d14:	20000810 	.word	0x20000810
 8009d18:	1806e7f4 	.word	0x1806e7f4
 8009d1c:	20000858 	.word	0x20000858
 8009d20:	1806e5f4 	.word	0x1806e5f4
 8009d24:	2000087c 	.word	0x2000087c
 8009d28:	1806e9f4 	.word	0x1806e9f4
 8009d2c:	200008a0 	.word	0x200008a0
 8009d30:	18ff50e5 	.word	0x18ff50e5
 8009d34:	200008c4 	.word	0x200008c4

08009d38 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8009d38:	b580      	push	{r7, lr}
 8009d3a:	b094      	sub	sp, #80	@ 0x50
 8009d3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8009d3e:	f107 0318 	add.w	r3, r7, #24
 8009d42:	2238      	movs	r2, #56	@ 0x38
 8009d44:	2100      	movs	r1, #0
 8009d46:	4618      	mov	r0, r3
 8009d48:	f008 faaa 	bl	80122a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8009d4c:	1d3b      	adds	r3, r7, #4
 8009d4e:	2200      	movs	r2, #0
 8009d50:	601a      	str	r2, [r3, #0]
 8009d52:	605a      	str	r2, [r3, #4]
 8009d54:	609a      	str	r2, [r3, #8]
 8009d56:	60da      	str	r2, [r3, #12]
 8009d58:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8009d5a:	2000      	movs	r0, #0
 8009d5c:	f003 f8f2 	bl	800cf44 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8009d60:	2302      	movs	r3, #2
 8009d62:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8009d64:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009d68:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8009d6a:	2340      	movs	r3, #64	@ 0x40
 8009d6c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8009d6e:	2302      	movs	r3, #2
 8009d70:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8009d72:	2302      	movs	r3, #2
 8009d74:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8009d76:	2304      	movs	r3, #4
 8009d78:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8009d7a:	2355      	movs	r3, #85	@ 0x55
 8009d7c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8009d7e:	2302      	movs	r3, #2
 8009d80:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8009d82:	2302      	movs	r3, #2
 8009d84:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8009d86:	2302      	movs	r3, #2
 8009d88:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8009d8a:	f107 0318 	add.w	r3, r7, #24
 8009d8e:	4618      	mov	r0, r3
 8009d90:	f003 f98c 	bl	800d0ac <HAL_RCC_OscConfig>
 8009d94:	4603      	mov	r3, r0
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	d001      	beq.n	8009d9e <SystemClock_Config+0x66>
  {
    Error_Handler();
 8009d9a:	f000 f873 	bl	8009e84 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8009d9e:	230f      	movs	r3, #15
 8009da0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8009da2:	2303      	movs	r3, #3
 8009da4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8009da6:	2300      	movs	r3, #0
 8009da8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8009daa:	2300      	movs	r3, #0
 8009dac:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8009dae:	2300      	movs	r3, #0
 8009db0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8009db2:	1d3b      	adds	r3, r7, #4
 8009db4:	2104      	movs	r1, #4
 8009db6:	4618      	mov	r0, r3
 8009db8:	f003 fc8a 	bl	800d6d0 <HAL_RCC_ClockConfig>
 8009dbc:	4603      	mov	r3, r0
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d001      	beq.n	8009dc6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8009dc2:	f000 f85f 	bl	8009e84 <Error_Handler>
  }
}
 8009dc6:	bf00      	nop
 8009dc8:	3750      	adds	r7, #80	@ 0x50
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	bd80      	pop	{r7, pc}
	...

08009dd0 <__io_putchar>:

/**
 * @brief  Retargets the C library printf function to the USART.
 */
PUTCHAR_PROTOTYPE
{
 8009dd0:	b580      	push	{r7, lr}
 8009dd2:	b082      	sub	sp, #8
 8009dd4:	af00      	add	r7, sp, #0
 8009dd6:	6078      	str	r0, [r7, #4]
	/* Place your implementation of fputc here */
	/* e.g. write a character to the LPUART1 and Loop until the end of transmission */
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, 0xFFFF);
 8009dd8:	1d39      	adds	r1, r7, #4
 8009dda:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8009dde:	2201      	movs	r2, #1
 8009de0:	4803      	ldr	r0, [pc, #12]	@ (8009df0 <__io_putchar+0x20>)
 8009de2:	f005 fbb7 	bl	800f554 <HAL_UART_Transmit>

	return ch;
 8009de6:	687b      	ldr	r3, [r7, #4]
}
 8009de8:	4618      	mov	r0, r3
 8009dea:	3708      	adds	r7, #8
 8009dec:	46bd      	mov	sp, r7
 8009dee:	bd80      	pop	{r7, pc}
 8009df0:	20000a7c 	.word	0x20000a7c

08009df4 <__io_getchar>:

GETCHAR_PROTOTYPE
{
 8009df4:	b580      	push	{r7, lr}
 8009df6:	b082      	sub	sp, #8
 8009df8:	af00      	add	r7, sp, #0
	uint8_t ch = 0;
 8009dfa:	2300      	movs	r3, #0
 8009dfc:	71fb      	strb	r3, [r7, #7]

	/* Clear the Overrun flag just before receiving the first character */
	__HAL_UART_CLEAR_OREFLAG(&hlpuart1);
 8009dfe:	4b0b      	ldr	r3, [pc, #44]	@ (8009e2c <__io_getchar+0x38>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	2208      	movs	r2, #8
 8009e04:	621a      	str	r2, [r3, #32]

	/* Wait for reception of a character on the USART RX line and echo this
	 * character on console */
	HAL_UART_Receive(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8009e06:	1df9      	adds	r1, r7, #7
 8009e08:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009e0c:	2201      	movs	r2, #1
 8009e0e:	4807      	ldr	r0, [pc, #28]	@ (8009e2c <__io_getchar+0x38>)
 8009e10:	f005 fc2e 	bl	800f670 <HAL_UART_Receive>
	HAL_UART_Transmit(&hlpuart1, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 8009e14:	1df9      	adds	r1, r7, #7
 8009e16:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	4803      	ldr	r0, [pc, #12]	@ (8009e2c <__io_getchar+0x38>)
 8009e1e:	f005 fb99 	bl	800f554 <HAL_UART_Transmit>
	return ch;
 8009e22:	79fb      	ldrb	r3, [r7, #7]
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3708      	adds	r7, #8
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}
 8009e2c:	20000a7c 	.word	0x20000a7c

08009e30 <HAL_FDCAN_RxFifo0Callback>:

/*placeholder echo function*/
void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 8009e30:	b580      	push	{r7, lr}
 8009e32:	b08e      	sub	sp, #56	@ 0x38
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
 8009e38:	6039      	str	r1, [r7, #0]
	if (RxFifo0ITs & FDCAN_IT_RX_FIFO0_NEW_MESSAGE)
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	f003 0301 	and.w	r3, r3, #1
 8009e40:	2b00      	cmp	r3, #0
 8009e42:	d01a      	beq.n	8009e7a <HAL_FDCAN_RxFifo0Callback+0x4a>
	{
		FDCAN_RxHeaderTypeDef localRxHeader;
		uint8_t localRxData[8];

		if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &localRxHeader, localRxData) != HAL_OK)
 8009e44:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009e48:	f107 0208 	add.w	r2, r7, #8
 8009e4c:	2140      	movs	r1, #64	@ 0x40
 8009e4e:	6878      	ldr	r0, [r7, #4]
 8009e50:	f002 fb3a 	bl	800c4c8 <HAL_FDCAN_GetRxMessage>
 8009e54:	4603      	mov	r3, r0
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d002      	beq.n	8009e60 <HAL_FDCAN_RxFifo0Callback+0x30>
		{
			Error_Handler();
 8009e5a:	f000 f813 	bl	8009e84 <Error_Handler>
			return;
 8009e5e:	e00c      	b.n	8009e7a <HAL_FDCAN_RxFifo0Callback+0x4a>
		}

		if (HAL_FDCAN_AddMessageToTxFifoQ(hfdcan, &TxHeader, localRxData) != HAL_OK)
 8009e60:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009e64:	461a      	mov	r2, r3
 8009e66:	4906      	ldr	r1, [pc, #24]	@ (8009e80 <HAL_FDCAN_RxFifo0Callback+0x50>)
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f002 fae9 	bl	800c440 <HAL_FDCAN_AddMessageToTxFifoQ>
 8009e6e:	4603      	mov	r3, r0
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d002      	beq.n	8009e7a <HAL_FDCAN_RxFifo0Callback+0x4a>
		{
			Error_Handler();
 8009e74:	f000 f806 	bl	8009e84 <Error_Handler>
			return;
 8009e78:	bf00      	nop
		}
	}
}
 8009e7a:	3738      	adds	r7, #56	@ 0x38
 8009e7c:	46bd      	mov	sp, r7
 8009e7e:	bd80      	pop	{r7, pc}
 8009e80:	200007a4 	.word	0x200007a4

08009e84 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8009e84:	b480      	push	{r7}
 8009e86:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8009e88:	b672      	cpsid	i
}
 8009e8a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8009e8c:	bf00      	nop
 8009e8e:	e7fd      	b.n	8009e8c <Error_Handler+0x8>

08009e90 <MX_SPI2_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8009e90:	b580      	push	{r7, lr}
 8009e92:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8009e94:	4b1b      	ldr	r3, [pc, #108]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009e96:	4a1c      	ldr	r2, [pc, #112]	@ (8009f08 <MX_SPI2_Init+0x78>)
 8009e98:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8009e9a:	4b1a      	ldr	r3, [pc, #104]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009e9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8009ea0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8009ea2:	4b18      	ldr	r3, [pc, #96]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8009ea8:	4b16      	ldr	r3, [pc, #88]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009eaa:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8009eae:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009eb0:	4b14      	ldr	r3, [pc, #80]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009eb2:	2200      	movs	r2, #0
 8009eb4:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009eb6:	4b13      	ldr	r3, [pc, #76]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009eb8:	2200      	movs	r2, #0
 8009eba:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8009ebc:	4b11      	ldr	r3, [pc, #68]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009ebe:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009ec2:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8009ec4:	4b0f      	ldr	r3, [pc, #60]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009ec6:	2230      	movs	r2, #48	@ 0x30
 8009ec8:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_LSB;
 8009eca:	4b0e      	ldr	r3, [pc, #56]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009ecc:	2280      	movs	r2, #128	@ 0x80
 8009ece:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8009ed0:	4b0c      	ldr	r3, [pc, #48]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009ed6:	4b0b      	ldr	r3, [pc, #44]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009ed8:	2200      	movs	r2, #0
 8009eda:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8009edc:	4b09      	ldr	r3, [pc, #36]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009ede:	2207      	movs	r2, #7
 8009ee0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009ee2:	4b08      	ldr	r3, [pc, #32]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009ee8:	4b06      	ldr	r3, [pc, #24]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009eea:	2208      	movs	r2, #8
 8009eec:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8009eee:	4805      	ldr	r0, [pc, #20]	@ (8009f04 <MX_SPI2_Init+0x74>)
 8009ef0:	f004 f858 	bl	800dfa4 <HAL_SPI_Init>
 8009ef4:	4603      	mov	r3, r0
 8009ef6:	2b00      	cmp	r3, #0
 8009ef8:	d001      	beq.n	8009efe <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8009efa:	f7ff ffc3 	bl	8009e84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8009efe:	bf00      	nop
 8009f00:	bd80      	pop	{r7, pc}
 8009f02:	bf00      	nop
 8009f04:	20000918 	.word	0x20000918
 8009f08:	40003800 	.word	0x40003800

08009f0c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8009f0c:	b580      	push	{r7, lr}
 8009f0e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8009f10:	4b1b      	ldr	r3, [pc, #108]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f12:	4a1c      	ldr	r2, [pc, #112]	@ (8009f84 <MX_SPI3_Init+0x78>)
 8009f14:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8009f16:	4b1a      	ldr	r3, [pc, #104]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f18:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8009f1c:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8009f1e:	4b18      	ldr	r3, [pc, #96]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f20:	2200      	movs	r2, #0
 8009f22:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8009f24:	4b16      	ldr	r3, [pc, #88]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f26:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8009f2a:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8009f2c:	4b14      	ldr	r3, [pc, #80]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f2e:	2200      	movs	r2, #0
 8009f30:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8009f32:	4b13      	ldr	r3, [pc, #76]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f34:	2200      	movs	r2, #0
 8009f36:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8009f38:	4b11      	ldr	r3, [pc, #68]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f3a:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8009f3e:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8009f40:	4b0f      	ldr	r3, [pc, #60]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f42:	2230      	movs	r2, #48	@ 0x30
 8009f44:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8009f46:	4b0e      	ldr	r3, [pc, #56]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f48:	2200      	movs	r2, #0
 8009f4a:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8009f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f4e:	2200      	movs	r2, #0
 8009f50:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009f52:	4b0b      	ldr	r3, [pc, #44]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f54:	2200      	movs	r2, #0
 8009f56:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8009f58:	4b09      	ldr	r3, [pc, #36]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f5a:	2207      	movs	r2, #7
 8009f5c:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8009f5e:	4b08      	ldr	r3, [pc, #32]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f60:	2200      	movs	r2, #0
 8009f62:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8009f64:	4b06      	ldr	r3, [pc, #24]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f66:	2208      	movs	r2, #8
 8009f68:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8009f6a:	4805      	ldr	r0, [pc, #20]	@ (8009f80 <MX_SPI3_Init+0x74>)
 8009f6c:	f004 f81a 	bl	800dfa4 <HAL_SPI_Init>
 8009f70:	4603      	mov	r3, r0
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d001      	beq.n	8009f7a <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8009f76:	f7ff ff85 	bl	8009e84 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8009f7a:	bf00      	nop
 8009f7c:	bd80      	pop	{r7, pc}
 8009f7e:	bf00      	nop
 8009f80:	2000097c 	.word	0x2000097c
 8009f84:	40003c00 	.word	0x40003c00

08009f88 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8009f88:	b580      	push	{r7, lr}
 8009f8a:	b08c      	sub	sp, #48	@ 0x30
 8009f8c:	af00      	add	r7, sp, #0
 8009f8e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8009f90:	f107 031c 	add.w	r3, r7, #28
 8009f94:	2200      	movs	r2, #0
 8009f96:	601a      	str	r2, [r3, #0]
 8009f98:	605a      	str	r2, [r3, #4]
 8009f9a:	609a      	str	r2, [r3, #8]
 8009f9c:	60da      	str	r2, [r3, #12]
 8009f9e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	4a46      	ldr	r2, [pc, #280]	@ (800a0c0 <HAL_SPI_MspInit+0x138>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d13a      	bne.n	800a020 <HAL_SPI_MspInit+0x98>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8009faa:	4b46      	ldr	r3, [pc, #280]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 8009fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fae:	4a45      	ldr	r2, [pc, #276]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 8009fb0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8009fb4:	6593      	str	r3, [r2, #88]	@ 0x58
 8009fb6:	4b43      	ldr	r3, [pc, #268]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 8009fb8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009fba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009fbe:	61bb      	str	r3, [r7, #24]
 8009fc0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009fc2:	4b40      	ldr	r3, [pc, #256]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 8009fc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fc6:	4a3f      	ldr	r2, [pc, #252]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 8009fc8:	f043 0302 	orr.w	r3, r3, #2
 8009fcc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009fce:	4b3d      	ldr	r3, [pc, #244]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 8009fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fd2:	f003 0302 	and.w	r3, r3, #2
 8009fd6:	617b      	str	r3, [r7, #20]
 8009fd8:	697b      	ldr	r3, [r7, #20]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8009fda:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8009fde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009fe0:	2302      	movs	r3, #2
 8009fe2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009fe4:	2300      	movs	r3, #0
 8009fe6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8009fec:	2305      	movs	r3, #5
 8009fee:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009ff0:	f107 031c 	add.w	r3, r7, #28
 8009ff4:	4619      	mov	r1, r3
 8009ff6:	4834      	ldr	r0, [pc, #208]	@ (800a0c8 <HAL_SPI_MspInit+0x140>)
 8009ff8:	f002 fdf2 	bl	800cbe0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8009ffc:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800a000:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a002:	2302      	movs	r3, #2
 800a004:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a006:	2300      	movs	r3, #0
 800a008:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a00a:	2303      	movs	r3, #3
 800a00c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800a00e:	2305      	movs	r3, #5
 800a010:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a012:	f107 031c 	add.w	r3, r7, #28
 800a016:	4619      	mov	r1, r3
 800a018:	482b      	ldr	r0, [pc, #172]	@ (800a0c8 <HAL_SPI_MspInit+0x140>)
 800a01a:	f002 fde1 	bl	800cbe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 800a01e:	e04a      	b.n	800a0b6 <HAL_SPI_MspInit+0x12e>
  else if(spiHandle->Instance==SPI3)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	4a29      	ldr	r2, [pc, #164]	@ (800a0cc <HAL_SPI_MspInit+0x144>)
 800a026:	4293      	cmp	r3, r2
 800a028:	d145      	bne.n	800a0b6 <HAL_SPI_MspInit+0x12e>
    __HAL_RCC_SPI3_CLK_ENABLE();
 800a02a:	4b26      	ldr	r3, [pc, #152]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 800a02c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a02e:	4a25      	ldr	r2, [pc, #148]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 800a030:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800a034:	6593      	str	r3, [r2, #88]	@ 0x58
 800a036:	4b23      	ldr	r3, [pc, #140]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 800a038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a03a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800a03e:	613b      	str	r3, [r7, #16]
 800a040:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a042:	4b20      	ldr	r3, [pc, #128]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 800a044:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a046:	4a1f      	ldr	r2, [pc, #124]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 800a048:	f043 0301 	orr.w	r3, r3, #1
 800a04c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a04e:	4b1d      	ldr	r3, [pc, #116]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 800a050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a052:	f003 0301 	and.w	r3, r3, #1
 800a056:	60fb      	str	r3, [r7, #12]
 800a058:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800a05a:	4b1a      	ldr	r3, [pc, #104]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 800a05c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a05e:	4a19      	ldr	r2, [pc, #100]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 800a060:	f043 0304 	orr.w	r3, r3, #4
 800a064:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a066:	4b17      	ldr	r3, [pc, #92]	@ (800a0c4 <HAL_SPI_MspInit+0x13c>)
 800a068:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a06a:	f003 0304 	and.w	r3, r3, #4
 800a06e:	60bb      	str	r3, [r7, #8]
 800a070:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800a072:	2310      	movs	r3, #16
 800a074:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a076:	2302      	movs	r3, #2
 800a078:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a07a:	2300      	movs	r3, #0
 800a07c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a07e:	2300      	movs	r3, #0
 800a080:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800a082:	2306      	movs	r3, #6
 800a084:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a086:	f107 031c 	add.w	r3, r7, #28
 800a08a:	4619      	mov	r1, r3
 800a08c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a090:	f002 fda6 	bl	800cbe0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 800a094:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800a098:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a09a:	2302      	movs	r3, #2
 800a09c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a09e:	2300      	movs	r3, #0
 800a0a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a0a2:	2303      	movs	r3, #3
 800a0a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800a0a6:	2306      	movs	r3, #6
 800a0a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a0aa:	f107 031c 	add.w	r3, r7, #28
 800a0ae:	4619      	mov	r1, r3
 800a0b0:	4807      	ldr	r0, [pc, #28]	@ (800a0d0 <HAL_SPI_MspInit+0x148>)
 800a0b2:	f002 fd95 	bl	800cbe0 <HAL_GPIO_Init>
}
 800a0b6:	bf00      	nop
 800a0b8:	3730      	adds	r7, #48	@ 0x30
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bd80      	pop	{r7, pc}
 800a0be:	bf00      	nop
 800a0c0:	40003800 	.word	0x40003800
 800a0c4:	40021000 	.word	0x40021000
 800a0c8:	48000400 	.word	0x48000400
 800a0cc:	40003c00 	.word	0x40003c00
 800a0d0:	48000800 	.word	0x48000800

0800a0d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a0d4:	b580      	push	{r7, lr}
 800a0d6:	b082      	sub	sp, #8
 800a0d8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800a0da:	4b0f      	ldr	r3, [pc, #60]	@ (800a118 <HAL_MspInit+0x44>)
 800a0dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0de:	4a0e      	ldr	r2, [pc, #56]	@ (800a118 <HAL_MspInit+0x44>)
 800a0e0:	f043 0301 	orr.w	r3, r3, #1
 800a0e4:	6613      	str	r3, [r2, #96]	@ 0x60
 800a0e6:	4b0c      	ldr	r3, [pc, #48]	@ (800a118 <HAL_MspInit+0x44>)
 800a0e8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a0ea:	f003 0301 	and.w	r3, r3, #1
 800a0ee:	607b      	str	r3, [r7, #4]
 800a0f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800a0f2:	4b09      	ldr	r3, [pc, #36]	@ (800a118 <HAL_MspInit+0x44>)
 800a0f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a0f6:	4a08      	ldr	r2, [pc, #32]	@ (800a118 <HAL_MspInit+0x44>)
 800a0f8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a0fc:	6593      	str	r3, [r2, #88]	@ 0x58
 800a0fe:	4b06      	ldr	r3, [pc, #24]	@ (800a118 <HAL_MspInit+0x44>)
 800a100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a102:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800a106:	603b      	str	r3, [r7, #0]
 800a108:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800a10a:	f002 ffbf 	bl	800d08c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a10e:	bf00      	nop
 800a110:	3708      	adds	r7, #8
 800a112:	46bd      	mov	sp, r7
 800a114:	bd80      	pop	{r7, pc}
 800a116:	bf00      	nop
 800a118:	40021000 	.word	0x40021000

0800a11c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800a11c:	b480      	push	{r7}
 800a11e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800a120:	bf00      	nop
 800a122:	e7fd      	b.n	800a120 <NMI_Handler+0x4>

0800a124 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800a124:	b480      	push	{r7}
 800a126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a128:	bf00      	nop
 800a12a:	e7fd      	b.n	800a128 <HardFault_Handler+0x4>

0800a12c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800a12c:	b480      	push	{r7}
 800a12e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a130:	bf00      	nop
 800a132:	e7fd      	b.n	800a130 <MemManage_Handler+0x4>

0800a134 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800a134:	b480      	push	{r7}
 800a136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a138:	bf00      	nop
 800a13a:	e7fd      	b.n	800a138 <BusFault_Handler+0x4>

0800a13c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800a13c:	b480      	push	{r7}
 800a13e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a140:	bf00      	nop
 800a142:	e7fd      	b.n	800a140 <UsageFault_Handler+0x4>

0800a144 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800a144:	b480      	push	{r7}
 800a146:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800a148:	bf00      	nop
 800a14a:	46bd      	mov	sp, r7
 800a14c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a150:	4770      	bx	lr

0800a152 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800a152:	b480      	push	{r7}
 800a154:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a156:	bf00      	nop
 800a158:	46bd      	mov	sp, r7
 800a15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a15e:	4770      	bx	lr

0800a160 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800a160:	b480      	push	{r7}
 800a162:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800a164:	bf00      	nop
 800a166:	46bd      	mov	sp, r7
 800a168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a16c:	4770      	bx	lr

0800a16e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800a16e:	b580      	push	{r7, lr}
 800a170:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a172:	f000 fad7 	bl	800a724 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a176:	bf00      	nop
 800a178:	bd80      	pop	{r7, pc}
	...

0800a17c <FDCAN1_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN1 interrupt 0.
  */
void FDCAN1_IT0_IRQHandler(void)
{
 800a17c:	b580      	push	{r7, lr}
 800a17e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 0 */

  /* USER CODE END FDCAN1_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan1);
 800a180:	4802      	ldr	r0, [pc, #8]	@ (800a18c <FDCAN1_IT0_IRQHandler+0x10>)
 800a182:	f002 faa9 	bl	800c6d8 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN1_IT0_IRQn 1 */

  /* USER CODE END FDCAN1_IT0_IRQn 1 */
}
 800a186:	bf00      	nop
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop
 800a18c:	20000740 	.word	0x20000740

0800a190 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800a190:	b480      	push	{r7}
 800a192:	af00      	add	r7, sp, #0
  return 1;
 800a194:	2301      	movs	r3, #1
}
 800a196:	4618      	mov	r0, r3
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr

0800a1a0 <_kill>:

int _kill(int pid, int sig)
{
 800a1a0:	b580      	push	{r7, lr}
 800a1a2:	b082      	sub	sp, #8
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800a1aa:	f008 f8a3 	bl	80122f4 <__errno>
 800a1ae:	4603      	mov	r3, r0
 800a1b0:	2216      	movs	r2, #22
 800a1b2:	601a      	str	r2, [r3, #0]
  return -1;
 800a1b4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800a1b8:	4618      	mov	r0, r3
 800a1ba:	3708      	adds	r7, #8
 800a1bc:	46bd      	mov	sp, r7
 800a1be:	bd80      	pop	{r7, pc}

0800a1c0 <_exit>:

void _exit (int status)
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b082      	sub	sp, #8
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800a1c8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800a1cc:	6878      	ldr	r0, [r7, #4]
 800a1ce:	f7ff ffe7 	bl	800a1a0 <_kill>
  while (1) {}    /* Make sure we hang here */
 800a1d2:	bf00      	nop
 800a1d4:	e7fd      	b.n	800a1d2 <_exit+0x12>

0800a1d6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800a1d6:	b580      	push	{r7, lr}
 800a1d8:	b086      	sub	sp, #24
 800a1da:	af00      	add	r7, sp, #0
 800a1dc:	60f8      	str	r0, [r7, #12]
 800a1de:	60b9      	str	r1, [r7, #8]
 800a1e0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a1e2:	2300      	movs	r3, #0
 800a1e4:	617b      	str	r3, [r7, #20]
 800a1e6:	e00a      	b.n	800a1fe <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800a1e8:	f7ff fe04 	bl	8009df4 <__io_getchar>
 800a1ec:	4601      	mov	r1, r0
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	1c5a      	adds	r2, r3, #1
 800a1f2:	60ba      	str	r2, [r7, #8]
 800a1f4:	b2ca      	uxtb	r2, r1
 800a1f6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a1f8:	697b      	ldr	r3, [r7, #20]
 800a1fa:	3301      	adds	r3, #1
 800a1fc:	617b      	str	r3, [r7, #20]
 800a1fe:	697a      	ldr	r2, [r7, #20]
 800a200:	687b      	ldr	r3, [r7, #4]
 800a202:	429a      	cmp	r2, r3
 800a204:	dbf0      	blt.n	800a1e8 <_read+0x12>
  }

  return len;
 800a206:	687b      	ldr	r3, [r7, #4]
}
 800a208:	4618      	mov	r0, r3
 800a20a:	3718      	adds	r7, #24
 800a20c:	46bd      	mov	sp, r7
 800a20e:	bd80      	pop	{r7, pc}

0800a210 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800a210:	b580      	push	{r7, lr}
 800a212:	b086      	sub	sp, #24
 800a214:	af00      	add	r7, sp, #0
 800a216:	60f8      	str	r0, [r7, #12]
 800a218:	60b9      	str	r1, [r7, #8]
 800a21a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a21c:	2300      	movs	r3, #0
 800a21e:	617b      	str	r3, [r7, #20]
 800a220:	e009      	b.n	800a236 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800a222:	68bb      	ldr	r3, [r7, #8]
 800a224:	1c5a      	adds	r2, r3, #1
 800a226:	60ba      	str	r2, [r7, #8]
 800a228:	781b      	ldrb	r3, [r3, #0]
 800a22a:	4618      	mov	r0, r3
 800a22c:	f7ff fdd0 	bl	8009dd0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800a230:	697b      	ldr	r3, [r7, #20]
 800a232:	3301      	adds	r3, #1
 800a234:	617b      	str	r3, [r7, #20]
 800a236:	697a      	ldr	r2, [r7, #20]
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	429a      	cmp	r2, r3
 800a23c:	dbf1      	blt.n	800a222 <_write+0x12>
  }
  return len;
 800a23e:	687b      	ldr	r3, [r7, #4]
}
 800a240:	4618      	mov	r0, r3
 800a242:	3718      	adds	r7, #24
 800a244:	46bd      	mov	sp, r7
 800a246:	bd80      	pop	{r7, pc}

0800a248 <_close>:

int _close(int file)
{
 800a248:	b480      	push	{r7}
 800a24a:	b083      	sub	sp, #12
 800a24c:	af00      	add	r7, sp, #0
 800a24e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800a250:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800a254:	4618      	mov	r0, r3
 800a256:	370c      	adds	r7, #12
 800a258:	46bd      	mov	sp, r7
 800a25a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a25e:	4770      	bx	lr

0800a260 <_fstat>:


int _fstat(int file, struct stat *st)
{
 800a260:	b480      	push	{r7}
 800a262:	b083      	sub	sp, #12
 800a264:	af00      	add	r7, sp, #0
 800a266:	6078      	str	r0, [r7, #4]
 800a268:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800a26a:	683b      	ldr	r3, [r7, #0]
 800a26c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800a270:	605a      	str	r2, [r3, #4]
  return 0;
 800a272:	2300      	movs	r3, #0
}
 800a274:	4618      	mov	r0, r3
 800a276:	370c      	adds	r7, #12
 800a278:	46bd      	mov	sp, r7
 800a27a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27e:	4770      	bx	lr

0800a280 <_isatty>:

int _isatty(int file)
{
 800a280:	b480      	push	{r7}
 800a282:	b083      	sub	sp, #12
 800a284:	af00      	add	r7, sp, #0
 800a286:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800a288:	2301      	movs	r3, #1
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	370c      	adds	r7, #12
 800a28e:	46bd      	mov	sp, r7
 800a290:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a294:	4770      	bx	lr

0800a296 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800a296:	b480      	push	{r7}
 800a298:	b085      	sub	sp, #20
 800a29a:	af00      	add	r7, sp, #0
 800a29c:	60f8      	str	r0, [r7, #12]
 800a29e:	60b9      	str	r1, [r7, #8]
 800a2a0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800a2a2:	2300      	movs	r3, #0
}
 800a2a4:	4618      	mov	r0, r3
 800a2a6:	3714      	adds	r7, #20
 800a2a8:	46bd      	mov	sp, r7
 800a2aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ae:	4770      	bx	lr

0800a2b0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800a2b0:	b580      	push	{r7, lr}
 800a2b2:	b086      	sub	sp, #24
 800a2b4:	af00      	add	r7, sp, #0
 800a2b6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800a2b8:	4a14      	ldr	r2, [pc, #80]	@ (800a30c <_sbrk+0x5c>)
 800a2ba:	4b15      	ldr	r3, [pc, #84]	@ (800a310 <_sbrk+0x60>)
 800a2bc:	1ad3      	subs	r3, r2, r3
 800a2be:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800a2c0:	697b      	ldr	r3, [r7, #20]
 800a2c2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800a2c4:	4b13      	ldr	r3, [pc, #76]	@ (800a314 <_sbrk+0x64>)
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d102      	bne.n	800a2d2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800a2cc:	4b11      	ldr	r3, [pc, #68]	@ (800a314 <_sbrk+0x64>)
 800a2ce:	4a12      	ldr	r2, [pc, #72]	@ (800a318 <_sbrk+0x68>)
 800a2d0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800a2d2:	4b10      	ldr	r3, [pc, #64]	@ (800a314 <_sbrk+0x64>)
 800a2d4:	681a      	ldr	r2, [r3, #0]
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	4413      	add	r3, r2
 800a2da:	693a      	ldr	r2, [r7, #16]
 800a2dc:	429a      	cmp	r2, r3
 800a2de:	d207      	bcs.n	800a2f0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 800a2e0:	f008 f808 	bl	80122f4 <__errno>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	220c      	movs	r2, #12
 800a2e8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800a2ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a2ee:	e009      	b.n	800a304 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800a2f0:	4b08      	ldr	r3, [pc, #32]	@ (800a314 <_sbrk+0x64>)
 800a2f2:	681b      	ldr	r3, [r3, #0]
 800a2f4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800a2f6:	4b07      	ldr	r3, [pc, #28]	@ (800a314 <_sbrk+0x64>)
 800a2f8:	681a      	ldr	r2, [r3, #0]
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	4413      	add	r3, r2
 800a2fe:	4a05      	ldr	r2, [pc, #20]	@ (800a314 <_sbrk+0x64>)
 800a300:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800a302:	68fb      	ldr	r3, [r7, #12]
}
 800a304:	4618      	mov	r0, r3
 800a306:	3718      	adds	r7, #24
 800a308:	46bd      	mov	sp, r7
 800a30a:	bd80      	pop	{r7, pc}
 800a30c:	20020000 	.word	0x20020000
 800a310:	00000400 	.word	0x00000400
 800a314:	200009e0 	.word	0x200009e0
 800a318:	20000c60 	.word	0x20000c60

0800a31c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800a31c:	b480      	push	{r7}
 800a31e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800a320:	4b06      	ldr	r3, [pc, #24]	@ (800a33c <SystemInit+0x20>)
 800a322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a326:	4a05      	ldr	r2, [pc, #20]	@ (800a33c <SystemInit+0x20>)
 800a328:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a32c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800a330:	bf00      	nop
 800a332:	46bd      	mov	sp, r7
 800a334:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a338:	4770      	bx	lr
 800a33a:	bf00      	nop
 800a33c:	e000ed00 	.word	0xe000ed00

0800a340 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim8;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800a340:	b580      	push	{r7, lr}
 800a342:	b088      	sub	sp, #32
 800a344:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a346:	f107 0310 	add.w	r3, r7, #16
 800a34a:	2200      	movs	r2, #0
 800a34c:	601a      	str	r2, [r3, #0]
 800a34e:	605a      	str	r2, [r3, #4]
 800a350:	609a      	str	r2, [r3, #8]
 800a352:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a354:	1d3b      	adds	r3, r7, #4
 800a356:	2200      	movs	r2, #0
 800a358:	601a      	str	r2, [r3, #0]
 800a35a:	605a      	str	r2, [r3, #4]
 800a35c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800a35e:	4b1e      	ldr	r3, [pc, #120]	@ (800a3d8 <MX_TIM2_Init+0x98>)
 800a360:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800a364:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 800a366:	4b1c      	ldr	r3, [pc, #112]	@ (800a3d8 <MX_TIM2_Init+0x98>)
 800a368:	22a9      	movs	r2, #169	@ 0xa9
 800a36a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a36c:	4b1a      	ldr	r3, [pc, #104]	@ (800a3d8 <MX_TIM2_Init+0x98>)
 800a36e:	2200      	movs	r2, #0
 800a370:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 800a372:	4b19      	ldr	r3, [pc, #100]	@ (800a3d8 <MX_TIM2_Init+0x98>)
 800a374:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800a378:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a37a:	4b17      	ldr	r3, [pc, #92]	@ (800a3d8 <MX_TIM2_Init+0x98>)
 800a37c:	2200      	movs	r2, #0
 800a37e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a380:	4b15      	ldr	r3, [pc, #84]	@ (800a3d8 <MX_TIM2_Init+0x98>)
 800a382:	2200      	movs	r2, #0
 800a384:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800a386:	4814      	ldr	r0, [pc, #80]	@ (800a3d8 <MX_TIM2_Init+0x98>)
 800a388:	f004 fd40 	bl	800ee0c <HAL_TIM_Base_Init>
 800a38c:	4603      	mov	r3, r0
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d001      	beq.n	800a396 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800a392:	f7ff fd77 	bl	8009e84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a396:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a39a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800a39c:	f107 0310 	add.w	r3, r7, #16
 800a3a0:	4619      	mov	r1, r3
 800a3a2:	480d      	ldr	r0, [pc, #52]	@ (800a3d8 <MX_TIM2_Init+0x98>)
 800a3a4:	f004 fd8a 	bl	800eebc <HAL_TIM_ConfigClockSource>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	2b00      	cmp	r3, #0
 800a3ac:	d001      	beq.n	800a3b2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800a3ae:	f7ff fd69 	bl	8009e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a3b2:	2300      	movs	r3, #0
 800a3b4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a3b6:	2300      	movs	r3, #0
 800a3b8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800a3ba:	1d3b      	adds	r3, r7, #4
 800a3bc:	4619      	mov	r1, r3
 800a3be:	4806      	ldr	r0, [pc, #24]	@ (800a3d8 <MX_TIM2_Init+0x98>)
 800a3c0:	f004 ffe2 	bl	800f388 <HAL_TIMEx_MasterConfigSynchronization>
 800a3c4:	4603      	mov	r3, r0
 800a3c6:	2b00      	cmp	r3, #0
 800a3c8:	d001      	beq.n	800a3ce <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 800a3ca:	f7ff fd5b 	bl	8009e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 800a3ce:	bf00      	nop
 800a3d0:	3720      	adds	r7, #32
 800a3d2:	46bd      	mov	sp, r7
 800a3d4:	bd80      	pop	{r7, pc}
 800a3d6:	bf00      	nop
 800a3d8:	200009e4 	.word	0x200009e4

0800a3dc <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800a3dc:	b580      	push	{r7, lr}
 800a3de:	b088      	sub	sp, #32
 800a3e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800a3e2:	f107 0310 	add.w	r3, r7, #16
 800a3e6:	2200      	movs	r2, #0
 800a3e8:	601a      	str	r2, [r3, #0]
 800a3ea:	605a      	str	r2, [r3, #4]
 800a3ec:	609a      	str	r2, [r3, #8]
 800a3ee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800a3f0:	1d3b      	adds	r3, r7, #4
 800a3f2:	2200      	movs	r2, #0
 800a3f4:	601a      	str	r2, [r3, #0]
 800a3f6:	605a      	str	r2, [r3, #4]
 800a3f8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 800a3fa:	4b20      	ldr	r3, [pc, #128]	@ (800a47c <MX_TIM8_Init+0xa0>)
 800a3fc:	4a20      	ldr	r2, [pc, #128]	@ (800a480 <MX_TIM8_Init+0xa4>)
 800a3fe:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 800a400:	4b1e      	ldr	r3, [pc, #120]	@ (800a47c <MX_TIM8_Init+0xa0>)
 800a402:	2200      	movs	r2, #0
 800a404:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a406:	4b1d      	ldr	r3, [pc, #116]	@ (800a47c <MX_TIM8_Init+0xa0>)
 800a408:	2200      	movs	r2, #0
 800a40a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 800a40c:	4b1b      	ldr	r3, [pc, #108]	@ (800a47c <MX_TIM8_Init+0xa0>)
 800a40e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a412:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a414:	4b19      	ldr	r3, [pc, #100]	@ (800a47c <MX_TIM8_Init+0xa0>)
 800a416:	2200      	movs	r2, #0
 800a418:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 800a41a:	4b18      	ldr	r3, [pc, #96]	@ (800a47c <MX_TIM8_Init+0xa0>)
 800a41c:	2200      	movs	r2, #0
 800a41e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800a420:	4b16      	ldr	r3, [pc, #88]	@ (800a47c <MX_TIM8_Init+0xa0>)
 800a422:	2200      	movs	r2, #0
 800a424:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 800a426:	4815      	ldr	r0, [pc, #84]	@ (800a47c <MX_TIM8_Init+0xa0>)
 800a428:	f004 fcf0 	bl	800ee0c <HAL_TIM_Base_Init>
 800a42c:	4603      	mov	r3, r0
 800a42e:	2b00      	cmp	r3, #0
 800a430:	d001      	beq.n	800a436 <MX_TIM8_Init+0x5a>
  {
    Error_Handler();
 800a432:	f7ff fd27 	bl	8009e84 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a436:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800a43a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 800a43c:	f107 0310 	add.w	r3, r7, #16
 800a440:	4619      	mov	r1, r3
 800a442:	480e      	ldr	r0, [pc, #56]	@ (800a47c <MX_TIM8_Init+0xa0>)
 800a444:	f004 fd3a 	bl	800eebc <HAL_TIM_ConfigClockSource>
 800a448:	4603      	mov	r3, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d001      	beq.n	800a452 <MX_TIM8_Init+0x76>
  {
    Error_Handler();
 800a44e:	f7ff fd19 	bl	8009e84 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a452:	2300      	movs	r3, #0
 800a454:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800a456:	2300      	movs	r3, #0
 800a458:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a45a:	2300      	movs	r3, #0
 800a45c:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800a45e:	1d3b      	adds	r3, r7, #4
 800a460:	4619      	mov	r1, r3
 800a462:	4806      	ldr	r0, [pc, #24]	@ (800a47c <MX_TIM8_Init+0xa0>)
 800a464:	f004 ff90 	bl	800f388 <HAL_TIMEx_MasterConfigSynchronization>
 800a468:	4603      	mov	r3, r0
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d001      	beq.n	800a472 <MX_TIM8_Init+0x96>
  {
    Error_Handler();
 800a46e:	f7ff fd09 	bl	8009e84 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 800a472:	bf00      	nop
 800a474:	3720      	adds	r7, #32
 800a476:	46bd      	mov	sp, r7
 800a478:	bd80      	pop	{r7, pc}
 800a47a:	bf00      	nop
 800a47c:	20000a30 	.word	0x20000a30
 800a480:	40013400 	.word	0x40013400

0800a484 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800a484:	b480      	push	{r7}
 800a486:	b085      	sub	sp, #20
 800a488:	af00      	add	r7, sp, #0
 800a48a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a494:	d10c      	bne.n	800a4b0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800a496:	4b12      	ldr	r3, [pc, #72]	@ (800a4e0 <HAL_TIM_Base_MspInit+0x5c>)
 800a498:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a49a:	4a11      	ldr	r2, [pc, #68]	@ (800a4e0 <HAL_TIM_Base_MspInit+0x5c>)
 800a49c:	f043 0301 	orr.w	r3, r3, #1
 800a4a0:	6593      	str	r3, [r2, #88]	@ 0x58
 800a4a2:	4b0f      	ldr	r3, [pc, #60]	@ (800a4e0 <HAL_TIM_Base_MspInit+0x5c>)
 800a4a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800a4a6:	f003 0301 	and.w	r3, r3, #1
 800a4aa:	60fb      	str	r3, [r7, #12]
 800a4ac:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 800a4ae:	e010      	b.n	800a4d2 <HAL_TIM_Base_MspInit+0x4e>
  else if(tim_baseHandle->Instance==TIM8)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a0b      	ldr	r2, [pc, #44]	@ (800a4e4 <HAL_TIM_Base_MspInit+0x60>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d10b      	bne.n	800a4d2 <HAL_TIM_Base_MspInit+0x4e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800a4ba:	4b09      	ldr	r3, [pc, #36]	@ (800a4e0 <HAL_TIM_Base_MspInit+0x5c>)
 800a4bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4be:	4a08      	ldr	r2, [pc, #32]	@ (800a4e0 <HAL_TIM_Base_MspInit+0x5c>)
 800a4c0:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a4c4:	6613      	str	r3, [r2, #96]	@ 0x60
 800a4c6:	4b06      	ldr	r3, [pc, #24]	@ (800a4e0 <HAL_TIM_Base_MspInit+0x5c>)
 800a4c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800a4ca:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800a4ce:	60bb      	str	r3, [r7, #8]
 800a4d0:	68bb      	ldr	r3, [r7, #8]
}
 800a4d2:	bf00      	nop
 800a4d4:	3714      	adds	r7, #20
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4dc:	4770      	bx	lr
 800a4de:	bf00      	nop
 800a4e0:	40021000 	.word	0x40021000
 800a4e4:	40013400 	.word	0x40013400

0800a4e8 <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800a4e8:	b580      	push	{r7, lr}
 800a4ea:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 800a4ec:	4b21      	ldr	r3, [pc, #132]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a4ee:	4a22      	ldr	r2, [pc, #136]	@ (800a578 <MX_LPUART1_UART_Init+0x90>)
 800a4f0:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 800a4f2:	4b20      	ldr	r3, [pc, #128]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a4f4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800a4f8:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800a4fa:	4b1e      	ldr	r3, [pc, #120]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 800a500:	4b1c      	ldr	r3, [pc, #112]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a502:	2200      	movs	r2, #0
 800a504:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800a506:	4b1b      	ldr	r3, [pc, #108]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a508:	2200      	movs	r2, #0
 800a50a:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800a50c:	4b19      	ldr	r3, [pc, #100]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a50e:	220c      	movs	r2, #12
 800a510:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800a512:	4b18      	ldr	r3, [pc, #96]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a514:	2200      	movs	r2, #0
 800a516:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800a518:	4b16      	ldr	r3, [pc, #88]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a51a:	2200      	movs	r2, #0
 800a51c:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800a51e:	4b15      	ldr	r3, [pc, #84]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a520:	2200      	movs	r2, #0
 800a522:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800a524:	4b13      	ldr	r3, [pc, #76]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a526:	2200      	movs	r2, #0
 800a528:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800a52a:	4812      	ldr	r0, [pc, #72]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a52c:	f004 ffc2 	bl	800f4b4 <HAL_UART_Init>
 800a530:	4603      	mov	r3, r0
 800a532:	2b00      	cmp	r3, #0
 800a534:	d001      	beq.n	800a53a <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 800a536:	f7ff fca5 	bl	8009e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a53a:	2100      	movs	r1, #0
 800a53c:	480d      	ldr	r0, [pc, #52]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a53e:	f005 feb3 	bl	80102a8 <HAL_UARTEx_SetTxFifoThreshold>
 800a542:	4603      	mov	r3, r0
 800a544:	2b00      	cmp	r3, #0
 800a546:	d001      	beq.n	800a54c <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 800a548:	f7ff fc9c 	bl	8009e84 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800a54c:	2100      	movs	r1, #0
 800a54e:	4809      	ldr	r0, [pc, #36]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a550:	f005 fee8 	bl	8010324 <HAL_UARTEx_SetRxFifoThreshold>
 800a554:	4603      	mov	r3, r0
 800a556:	2b00      	cmp	r3, #0
 800a558:	d001      	beq.n	800a55e <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 800a55a:	f7ff fc93 	bl	8009e84 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800a55e:	4805      	ldr	r0, [pc, #20]	@ (800a574 <MX_LPUART1_UART_Init+0x8c>)
 800a560:	f005 fe69 	bl	8010236 <HAL_UARTEx_DisableFifoMode>
 800a564:	4603      	mov	r3, r0
 800a566:	2b00      	cmp	r3, #0
 800a568:	d001      	beq.n	800a56e <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 800a56a:	f7ff fc8b 	bl	8009e84 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800a56e:	bf00      	nop
 800a570:	bd80      	pop	{r7, pc}
 800a572:	bf00      	nop
 800a574:	20000a7c 	.word	0x20000a7c
 800a578:	40008000 	.word	0x40008000

0800a57c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800a57c:	b580      	push	{r7, lr}
 800a57e:	b09e      	sub	sp, #120	@ 0x78
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a584:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a588:	2200      	movs	r2, #0
 800a58a:	601a      	str	r2, [r3, #0]
 800a58c:	605a      	str	r2, [r3, #4]
 800a58e:	609a      	str	r2, [r3, #8]
 800a590:	60da      	str	r2, [r3, #12]
 800a592:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800a594:	f107 0310 	add.w	r3, r7, #16
 800a598:	2254      	movs	r2, #84	@ 0x54
 800a59a:	2100      	movs	r1, #0
 800a59c:	4618      	mov	r0, r3
 800a59e:	f007 fe7f 	bl	80122a0 <memset>
  if(uartHandle->Instance==LPUART1)
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	681b      	ldr	r3, [r3, #0]
 800a5a6:	4a1f      	ldr	r2, [pc, #124]	@ (800a624 <HAL_UART_MspInit+0xa8>)
 800a5a8:	4293      	cmp	r3, r2
 800a5aa:	d136      	bne.n	800a61a <HAL_UART_MspInit+0x9e>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 800a5ac:	2320      	movs	r3, #32
 800a5ae:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 800a5b0:	2300      	movs	r3, #0
 800a5b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a5b4:	f107 0310 	add.w	r3, r7, #16
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	f003 faa5 	bl	800db08 <HAL_RCCEx_PeriphCLKConfig>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d001      	beq.n	800a5c8 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800a5c4:	f7ff fc5e 	bl	8009e84 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800a5c8:	4b17      	ldr	r3, [pc, #92]	@ (800a628 <HAL_UART_MspInit+0xac>)
 800a5ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5cc:	4a16      	ldr	r2, [pc, #88]	@ (800a628 <HAL_UART_MspInit+0xac>)
 800a5ce:	f043 0301 	orr.w	r3, r3, #1
 800a5d2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800a5d4:	4b14      	ldr	r3, [pc, #80]	@ (800a628 <HAL_UART_MspInit+0xac>)
 800a5d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800a5d8:	f003 0301 	and.w	r3, r3, #1
 800a5dc:	60fb      	str	r3, [r7, #12]
 800a5de:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a5e0:	4b11      	ldr	r3, [pc, #68]	@ (800a628 <HAL_UART_MspInit+0xac>)
 800a5e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5e4:	4a10      	ldr	r2, [pc, #64]	@ (800a628 <HAL_UART_MspInit+0xac>)
 800a5e6:	f043 0301 	orr.w	r3, r3, #1
 800a5ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800a5ec:	4b0e      	ldr	r3, [pc, #56]	@ (800a628 <HAL_UART_MspInit+0xac>)
 800a5ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a5f0:	f003 0301 	and.w	r3, r3, #1
 800a5f4:	60bb      	str	r3, [r7, #8]
 800a5f6:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800a5f8:	230c      	movs	r3, #12
 800a5fa:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a5fc:	2302      	movs	r3, #2
 800a5fe:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a600:	2300      	movs	r3, #0
 800a602:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a604:	2300      	movs	r3, #0
 800a606:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800a608:	230c      	movs	r3, #12
 800a60a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a60c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800a610:	4619      	mov	r1, r3
 800a612:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a616:	f002 fae3 	bl	800cbe0 <HAL_GPIO_Init>

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 800a61a:	bf00      	nop
 800a61c:	3778      	adds	r7, #120	@ 0x78
 800a61e:	46bd      	mov	sp, r7
 800a620:	bd80      	pop	{r7, pc}
 800a622:	bf00      	nop
 800a624:	40008000 	.word	0x40008000
 800a628:	40021000 	.word	0x40021000

0800a62c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800a62c:	480d      	ldr	r0, [pc, #52]	@ (800a664 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800a62e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 800a630:	f7ff fe74 	bl	800a31c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800a634:	480c      	ldr	r0, [pc, #48]	@ (800a668 <LoopForever+0x6>)
  ldr r1, =_edata
 800a636:	490d      	ldr	r1, [pc, #52]	@ (800a66c <LoopForever+0xa>)
  ldr r2, =_sidata
 800a638:	4a0d      	ldr	r2, [pc, #52]	@ (800a670 <LoopForever+0xe>)
  movs r3, #0
 800a63a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800a63c:	e002      	b.n	800a644 <LoopCopyDataInit>

0800a63e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800a63e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800a640:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800a642:	3304      	adds	r3, #4

0800a644 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800a644:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800a646:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800a648:	d3f9      	bcc.n	800a63e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800a64a:	4a0a      	ldr	r2, [pc, #40]	@ (800a674 <LoopForever+0x12>)
  ldr r4, =_ebss
 800a64c:	4c0a      	ldr	r4, [pc, #40]	@ (800a678 <LoopForever+0x16>)
  movs r3, #0
 800a64e:	2300      	movs	r3, #0
  b LoopFillZerobss
 800a650:	e001      	b.n	800a656 <LoopFillZerobss>

0800a652 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800a652:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800a654:	3204      	adds	r2, #4

0800a656 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800a656:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800a658:	d3fb      	bcc.n	800a652 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800a65a:	f007 fe51 	bl	8012300 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800a65e:	f7ff fb17 	bl	8009c90 <main>

0800a662 <LoopForever>:

LoopForever:
    b LoopForever
 800a662:	e7fe      	b.n	800a662 <LoopForever>
  ldr   r0, =_estack
 800a664:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800a668:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800a66c:	20000218 	.word	0x20000218
  ldr r2, =_sidata
 800a670:	08016458 	.word	0x08016458
  ldr r2, =_sbss
 800a674:	20000218 	.word	0x20000218
  ldr r4, =_ebss
 800a678:	20000c60 	.word	0x20000c60

0800a67c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800a67c:	e7fe      	b.n	800a67c <ADC1_2_IRQHandler>

0800a67e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800a67e:	b580      	push	{r7, lr}
 800a680:	b082      	sub	sp, #8
 800a682:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800a684:	2300      	movs	r3, #0
 800a686:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a688:	2003      	movs	r0, #3
 800a68a:	f001 fd3f 	bl	800c10c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800a68e:	2000      	movs	r0, #0
 800a690:	f000 f80e 	bl	800a6b0 <HAL_InitTick>
 800a694:	4603      	mov	r3, r0
 800a696:	2b00      	cmp	r3, #0
 800a698:	d002      	beq.n	800a6a0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800a69a:	2301      	movs	r3, #1
 800a69c:	71fb      	strb	r3, [r7, #7]
 800a69e:	e001      	b.n	800a6a4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 800a6a0:	f7ff fd18 	bl	800a0d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800a6a4:	79fb      	ldrb	r3, [r7, #7]

}
 800a6a6:	4618      	mov	r0, r3
 800a6a8:	3708      	adds	r7, #8
 800a6aa:	46bd      	mov	sp, r7
 800a6ac:	bd80      	pop	{r7, pc}
	...

0800a6b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800a6b0:	b580      	push	{r7, lr}
 800a6b2:	b084      	sub	sp, #16
 800a6b4:	af00      	add	r7, sp, #0
 800a6b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800a6bc:	4b16      	ldr	r3, [pc, #88]	@ (800a718 <HAL_InitTick+0x68>)
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	2b00      	cmp	r3, #0
 800a6c2:	d022      	beq.n	800a70a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 800a6c4:	4b15      	ldr	r3, [pc, #84]	@ (800a71c <HAL_InitTick+0x6c>)
 800a6c6:	681a      	ldr	r2, [r3, #0]
 800a6c8:	4b13      	ldr	r3, [pc, #76]	@ (800a718 <HAL_InitTick+0x68>)
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800a6d0:	fbb1 f3f3 	udiv	r3, r1, r3
 800a6d4:	fbb2 f3f3 	udiv	r3, r2, r3
 800a6d8:	4618      	mov	r0, r3
 800a6da:	f001 fd4a 	bl	800c172 <HAL_SYSTICK_Config>
 800a6de:	4603      	mov	r3, r0
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d10f      	bne.n	800a704 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800a6e4:	687b      	ldr	r3, [r7, #4]
 800a6e6:	2b0f      	cmp	r3, #15
 800a6e8:	d809      	bhi.n	800a6fe <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800a6ea:	2200      	movs	r2, #0
 800a6ec:	6879      	ldr	r1, [r7, #4]
 800a6ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800a6f2:	f001 fd16 	bl	800c122 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800a6f6:	4a0a      	ldr	r2, [pc, #40]	@ (800a720 <HAL_InitTick+0x70>)
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	6013      	str	r3, [r2, #0]
 800a6fc:	e007      	b.n	800a70e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800a6fe:	2301      	movs	r3, #1
 800a700:	73fb      	strb	r3, [r7, #15]
 800a702:	e004      	b.n	800a70e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 800a704:	2301      	movs	r3, #1
 800a706:	73fb      	strb	r3, [r7, #15]
 800a708:	e001      	b.n	800a70e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800a70a:	2301      	movs	r3, #1
 800a70c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800a70e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a710:	4618      	mov	r0, r3
 800a712:	3710      	adds	r7, #16
 800a714:	46bd      	mov	sp, r7
 800a716:	bd80      	pop	{r7, pc}
 800a718:	2000004c 	.word	0x2000004c
 800a71c:	20000044 	.word	0x20000044
 800a720:	20000048 	.word	0x20000048

0800a724 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800a724:	b480      	push	{r7}
 800a726:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800a728:	4b05      	ldr	r3, [pc, #20]	@ (800a740 <HAL_IncTick+0x1c>)
 800a72a:	681a      	ldr	r2, [r3, #0]
 800a72c:	4b05      	ldr	r3, [pc, #20]	@ (800a744 <HAL_IncTick+0x20>)
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	4413      	add	r3, r2
 800a732:	4a03      	ldr	r2, [pc, #12]	@ (800a740 <HAL_IncTick+0x1c>)
 800a734:	6013      	str	r3, [r2, #0]
}
 800a736:	bf00      	nop
 800a738:	46bd      	mov	sp, r7
 800a73a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73e:	4770      	bx	lr
 800a740:	20000b10 	.word	0x20000b10
 800a744:	2000004c 	.word	0x2000004c

0800a748 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800a748:	b480      	push	{r7}
 800a74a:	af00      	add	r7, sp, #0
  return uwTick;
 800a74c:	4b03      	ldr	r3, [pc, #12]	@ (800a75c <HAL_GetTick+0x14>)
 800a74e:	681b      	ldr	r3, [r3, #0]
}
 800a750:	4618      	mov	r0, r3
 800a752:	46bd      	mov	sp, r7
 800a754:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a758:	4770      	bx	lr
 800a75a:	bf00      	nop
 800a75c:	20000b10 	.word	0x20000b10

0800a760 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b084      	sub	sp, #16
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800a768:	f7ff ffee 	bl	800a748 <HAL_GetTick>
 800a76c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a778:	d004      	beq.n	800a784 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800a77a:	4b09      	ldr	r3, [pc, #36]	@ (800a7a0 <HAL_Delay+0x40>)
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	68fa      	ldr	r2, [r7, #12]
 800a780:	4413      	add	r3, r2
 800a782:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800a784:	bf00      	nop
 800a786:	f7ff ffdf 	bl	800a748 <HAL_GetTick>
 800a78a:	4602      	mov	r2, r0
 800a78c:	68bb      	ldr	r3, [r7, #8]
 800a78e:	1ad3      	subs	r3, r2, r3
 800a790:	68fa      	ldr	r2, [r7, #12]
 800a792:	429a      	cmp	r2, r3
 800a794:	d8f7      	bhi.n	800a786 <HAL_Delay+0x26>
  {
  }
}
 800a796:	bf00      	nop
 800a798:	bf00      	nop
 800a79a:	3710      	adds	r7, #16
 800a79c:	46bd      	mov	sp, r7
 800a79e:	bd80      	pop	{r7, pc}
 800a7a0:	2000004c 	.word	0x2000004c

0800a7a4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b083      	sub	sp, #12
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	6078      	str	r0, [r7, #4]
 800a7ac:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800a7ae:	687b      	ldr	r3, [r7, #4]
 800a7b0:	689b      	ldr	r3, [r3, #8]
 800a7b2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 800a7b6:	683b      	ldr	r3, [r7, #0]
 800a7b8:	431a      	orrs	r2, r3
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	609a      	str	r2, [r3, #8]
}
 800a7be:	bf00      	nop
 800a7c0:	370c      	adds	r7, #12
 800a7c2:	46bd      	mov	sp, r7
 800a7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c8:	4770      	bx	lr

0800a7ca <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800a7ca:	b480      	push	{r7}
 800a7cc:	b083      	sub	sp, #12
 800a7ce:	af00      	add	r7, sp, #0
 800a7d0:	6078      	str	r0, [r7, #4]
 800a7d2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	689b      	ldr	r3, [r3, #8]
 800a7d8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800a7dc:	683b      	ldr	r3, [r7, #0]
 800a7de:	431a      	orrs	r2, r3
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	609a      	str	r2, [r3, #8]
}
 800a7e4:	bf00      	nop
 800a7e6:	370c      	adds	r7, #12
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7ee:	4770      	bx	lr

0800a7f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800a7f0:	b480      	push	{r7}
 800a7f2:	b083      	sub	sp, #12
 800a7f4:	af00      	add	r7, sp, #0
 800a7f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	689b      	ldr	r3, [r3, #8]
 800a7fc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 800a800:	4618      	mov	r0, r3
 800a802:	370c      	adds	r7, #12
 800a804:	46bd      	mov	sp, r7
 800a806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a80a:	4770      	bx	lr

0800a80c <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800a80c:	b480      	push	{r7}
 800a80e:	b087      	sub	sp, #28
 800a810:	af00      	add	r7, sp, #0
 800a812:	60f8      	str	r0, [r7, #12]
 800a814:	60b9      	str	r1, [r7, #8]
 800a816:	607a      	str	r2, [r7, #4]
 800a818:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	3360      	adds	r3, #96	@ 0x60
 800a81e:	461a      	mov	r2, r3
 800a820:	68bb      	ldr	r3, [r7, #8]
 800a822:	009b      	lsls	r3, r3, #2
 800a824:	4413      	add	r3, r2
 800a826:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a828:	697b      	ldr	r3, [r7, #20]
 800a82a:	681a      	ldr	r2, [r3, #0]
 800a82c:	4b08      	ldr	r3, [pc, #32]	@ (800a850 <LL_ADC_SetOffset+0x44>)
 800a82e:	4013      	ands	r3, r2
 800a830:	687a      	ldr	r2, [r7, #4]
 800a832:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800a836:	683a      	ldr	r2, [r7, #0]
 800a838:	430a      	orrs	r2, r1
 800a83a:	4313      	orrs	r3, r2
 800a83c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800a840:	697b      	ldr	r3, [r7, #20]
 800a842:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800a844:	bf00      	nop
 800a846:	371c      	adds	r7, #28
 800a848:	46bd      	mov	sp, r7
 800a84a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84e:	4770      	bx	lr
 800a850:	03fff000 	.word	0x03fff000

0800a854 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 800a854:	b480      	push	{r7}
 800a856:	b085      	sub	sp, #20
 800a858:	af00      	add	r7, sp, #0
 800a85a:	6078      	str	r0, [r7, #4]
 800a85c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a85e:	687b      	ldr	r3, [r7, #4]
 800a860:	3360      	adds	r3, #96	@ 0x60
 800a862:	461a      	mov	r2, r3
 800a864:	683b      	ldr	r3, [r7, #0]
 800a866:	009b      	lsls	r3, r3, #2
 800a868:	4413      	add	r3, r2
 800a86a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800a86c:	68fb      	ldr	r3, [r7, #12]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 800a874:	4618      	mov	r0, r3
 800a876:	3714      	adds	r7, #20
 800a878:	46bd      	mov	sp, r7
 800a87a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a87e:	4770      	bx	lr

0800a880 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800a880:	b480      	push	{r7}
 800a882:	b087      	sub	sp, #28
 800a884:	af00      	add	r7, sp, #0
 800a886:	60f8      	str	r0, [r7, #12]
 800a888:	60b9      	str	r1, [r7, #8]
 800a88a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a88c:	68fb      	ldr	r3, [r7, #12]
 800a88e:	3360      	adds	r3, #96	@ 0x60
 800a890:	461a      	mov	r2, r3
 800a892:	68bb      	ldr	r3, [r7, #8]
 800a894:	009b      	lsls	r3, r3, #2
 800a896:	4413      	add	r3, r2
 800a898:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a89a:	697b      	ldr	r3, [r7, #20]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	431a      	orrs	r2, r3
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800a8aa:	bf00      	nop
 800a8ac:	371c      	adds	r7, #28
 800a8ae:	46bd      	mov	sp, r7
 800a8b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b4:	4770      	bx	lr

0800a8b6 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800a8b6:	b480      	push	{r7}
 800a8b8:	b087      	sub	sp, #28
 800a8ba:	af00      	add	r7, sp, #0
 800a8bc:	60f8      	str	r0, [r7, #12]
 800a8be:	60b9      	str	r1, [r7, #8]
 800a8c0:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a8c2:	68fb      	ldr	r3, [r7, #12]
 800a8c4:	3360      	adds	r3, #96	@ 0x60
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	68bb      	ldr	r3, [r7, #8]
 800a8ca:	009b      	lsls	r3, r3, #2
 800a8cc:	4413      	add	r3, r2
 800a8ce:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a8d0:	697b      	ldr	r3, [r7, #20]
 800a8d2:	681b      	ldr	r3, [r3, #0]
 800a8d4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800a8d8:	687b      	ldr	r3, [r7, #4]
 800a8da:	431a      	orrs	r2, r3
 800a8dc:	697b      	ldr	r3, [r7, #20]
 800a8de:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 800a8e0:	bf00      	nop
 800a8e2:	371c      	adds	r7, #28
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8ea:	4770      	bx	lr

0800a8ec <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 800a8ec:	b480      	push	{r7}
 800a8ee:	b087      	sub	sp, #28
 800a8f0:	af00      	add	r7, sp, #0
 800a8f2:	60f8      	str	r0, [r7, #12]
 800a8f4:	60b9      	str	r1, [r7, #8]
 800a8f6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	3360      	adds	r3, #96	@ 0x60
 800a8fc:	461a      	mov	r2, r3
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	009b      	lsls	r3, r3, #2
 800a902:	4413      	add	r3, r2
 800a904:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800a906:	697b      	ldr	r3, [r7, #20]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	431a      	orrs	r2, r3
 800a912:	697b      	ldr	r3, [r7, #20]
 800a914:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800a916:	bf00      	nop
 800a918:	371c      	adds	r7, #28
 800a91a:	46bd      	mov	sp, r7
 800a91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a920:	4770      	bx	lr

0800a922 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800a922:	b480      	push	{r7}
 800a924:	b083      	sub	sp, #12
 800a926:	af00      	add	r7, sp, #0
 800a928:	6078      	str	r0, [r7, #4]
 800a92a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	695b      	ldr	r3, [r3, #20]
 800a930:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800a934:	683b      	ldr	r3, [r7, #0]
 800a936:	431a      	orrs	r2, r3
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	615a      	str	r2, [r3, #20]
}
 800a93c:	bf00      	nop
 800a93e:	370c      	adds	r7, #12
 800a940:	46bd      	mov	sp, r7
 800a942:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a946:	4770      	bx	lr

0800a948 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800a948:	b480      	push	{r7}
 800a94a:	b083      	sub	sp, #12
 800a94c:	af00      	add	r7, sp, #0
 800a94e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	68db      	ldr	r3, [r3, #12]
 800a954:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800a958:	2b00      	cmp	r3, #0
 800a95a:	d101      	bne.n	800a960 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800a95c:	2301      	movs	r3, #1
 800a95e:	e000      	b.n	800a962 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800a960:	2300      	movs	r3, #0
}
 800a962:	4618      	mov	r0, r3
 800a964:	370c      	adds	r7, #12
 800a966:	46bd      	mov	sp, r7
 800a968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a96c:	4770      	bx	lr

0800a96e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800a96e:	b480      	push	{r7}
 800a970:	b087      	sub	sp, #28
 800a972:	af00      	add	r7, sp, #0
 800a974:	60f8      	str	r0, [r7, #12]
 800a976:	60b9      	str	r1, [r7, #8]
 800a978:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	3330      	adds	r3, #48	@ 0x30
 800a97e:	461a      	mov	r2, r3
 800a980:	68bb      	ldr	r3, [r7, #8]
 800a982:	0a1b      	lsrs	r3, r3, #8
 800a984:	009b      	lsls	r3, r3, #2
 800a986:	f003 030c 	and.w	r3, r3, #12
 800a98a:	4413      	add	r3, r2
 800a98c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800a98e:	697b      	ldr	r3, [r7, #20]
 800a990:	681a      	ldr	r2, [r3, #0]
 800a992:	68bb      	ldr	r3, [r7, #8]
 800a994:	f003 031f 	and.w	r3, r3, #31
 800a998:	211f      	movs	r1, #31
 800a99a:	fa01 f303 	lsl.w	r3, r1, r3
 800a99e:	43db      	mvns	r3, r3
 800a9a0:	401a      	ands	r2, r3
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	0e9b      	lsrs	r3, r3, #26
 800a9a6:	f003 011f 	and.w	r1, r3, #31
 800a9aa:	68bb      	ldr	r3, [r7, #8]
 800a9ac:	f003 031f 	and.w	r3, r3, #31
 800a9b0:	fa01 f303 	lsl.w	r3, r1, r3
 800a9b4:	431a      	orrs	r2, r3
 800a9b6:	697b      	ldr	r3, [r7, #20]
 800a9b8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800a9ba:	bf00      	nop
 800a9bc:	371c      	adds	r7, #28
 800a9be:	46bd      	mov	sp, r7
 800a9c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c4:	4770      	bx	lr

0800a9c6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800a9c6:	b480      	push	{r7}
 800a9c8:	b087      	sub	sp, #28
 800a9ca:	af00      	add	r7, sp, #0
 800a9cc:	60f8      	str	r0, [r7, #12]
 800a9ce:	60b9      	str	r1, [r7, #8]
 800a9d0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 800a9d2:	68fb      	ldr	r3, [r7, #12]
 800a9d4:	3314      	adds	r3, #20
 800a9d6:	461a      	mov	r2, r3
 800a9d8:	68bb      	ldr	r3, [r7, #8]
 800a9da:	0e5b      	lsrs	r3, r3, #25
 800a9dc:	009b      	lsls	r3, r3, #2
 800a9de:	f003 0304 	and.w	r3, r3, #4
 800a9e2:	4413      	add	r3, r2
 800a9e4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800a9e6:	697b      	ldr	r3, [r7, #20]
 800a9e8:	681a      	ldr	r2, [r3, #0]
 800a9ea:	68bb      	ldr	r3, [r7, #8]
 800a9ec:	0d1b      	lsrs	r3, r3, #20
 800a9ee:	f003 031f 	and.w	r3, r3, #31
 800a9f2:	2107      	movs	r1, #7
 800a9f4:	fa01 f303 	lsl.w	r3, r1, r3
 800a9f8:	43db      	mvns	r3, r3
 800a9fa:	401a      	ands	r2, r3
 800a9fc:	68bb      	ldr	r3, [r7, #8]
 800a9fe:	0d1b      	lsrs	r3, r3, #20
 800aa00:	f003 031f 	and.w	r3, r3, #31
 800aa04:	6879      	ldr	r1, [r7, #4]
 800aa06:	fa01 f303 	lsl.w	r3, r1, r3
 800aa0a:	431a      	orrs	r2, r3
 800aa0c:	697b      	ldr	r3, [r7, #20]
 800aa0e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800aa10:	bf00      	nop
 800aa12:	371c      	adds	r7, #28
 800aa14:	46bd      	mov	sp, r7
 800aa16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1a:	4770      	bx	lr

0800aa1c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b085      	sub	sp, #20
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	60f8      	str	r0, [r7, #12]
 800aa24:	60b9      	str	r1, [r7, #8]
 800aa26:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa34:	43db      	mvns	r3, r3
 800aa36:	401a      	ands	r2, r3
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	f003 0318 	and.w	r3, r3, #24
 800aa3e:	4908      	ldr	r1, [pc, #32]	@ (800aa60 <LL_ADC_SetChannelSingleDiff+0x44>)
 800aa40:	40d9      	lsrs	r1, r3
 800aa42:	68bb      	ldr	r3, [r7, #8]
 800aa44:	400b      	ands	r3, r1
 800aa46:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800aa4a:	431a      	orrs	r2, r3
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800aa52:	bf00      	nop
 800aa54:	3714      	adds	r7, #20
 800aa56:	46bd      	mov	sp, r7
 800aa58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa5c:	4770      	bx	lr
 800aa5e:	bf00      	nop
 800aa60:	0007ffff 	.word	0x0007ffff

0800aa64 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800aa64:	b480      	push	{r7}
 800aa66:	b083      	sub	sp, #12
 800aa68:	af00      	add	r7, sp, #0
 800aa6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 800aa6c:	687b      	ldr	r3, [r7, #4]
 800aa6e:	689b      	ldr	r3, [r3, #8]
 800aa70:	f003 031f 	and.w	r3, r3, #31
}
 800aa74:	4618      	mov	r0, r3
 800aa76:	370c      	adds	r7, #12
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa7e:	4770      	bx	lr

0800aa80 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800aa80:	b480      	push	{r7}
 800aa82:	b083      	sub	sp, #12
 800aa84:	af00      	add	r7, sp, #0
 800aa86:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	689b      	ldr	r3, [r3, #8]
 800aa8c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 800aa90:	4618      	mov	r0, r3
 800aa92:	370c      	adds	r7, #12
 800aa94:	46bd      	mov	sp, r7
 800aa96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa9a:	4770      	bx	lr

0800aa9c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b083      	sub	sp, #12
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	689b      	ldr	r3, [r3, #8]
 800aaa8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 800aaac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800aab0:	687a      	ldr	r2, [r7, #4]
 800aab2:	6093      	str	r3, [r2, #8]
}
 800aab4:	bf00      	nop
 800aab6:	370c      	adds	r7, #12
 800aab8:	46bd      	mov	sp, r7
 800aaba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aabe:	4770      	bx	lr

0800aac0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 800aac0:	b480      	push	{r7}
 800aac2:	b083      	sub	sp, #12
 800aac4:	af00      	add	r7, sp, #0
 800aac6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	689b      	ldr	r3, [r3, #8]
 800aacc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aad0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800aad4:	d101      	bne.n	800aada <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800aad6:	2301      	movs	r3, #1
 800aad8:	e000      	b.n	800aadc <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800aada:	2300      	movs	r3, #0
}
 800aadc:	4618      	mov	r0, r3
 800aade:	370c      	adds	r7, #12
 800aae0:	46bd      	mov	sp, r7
 800aae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae6:	4770      	bx	lr

0800aae8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800aae8:	b480      	push	{r7}
 800aaea:	b083      	sub	sp, #12
 800aaec:	af00      	add	r7, sp, #0
 800aaee:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800aaf0:	687b      	ldr	r3, [r7, #4]
 800aaf2:	689b      	ldr	r3, [r3, #8]
 800aaf4:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 800aaf8:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800aafc:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800ab04:	bf00      	nop
 800ab06:	370c      	adds	r7, #12
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0e:	4770      	bx	lr

0800ab10 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 800ab10:	b480      	push	{r7}
 800ab12:	b083      	sub	sp, #12
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	689b      	ldr	r3, [r3, #8]
 800ab1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800ab20:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ab24:	d101      	bne.n	800ab2a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800ab26:	2301      	movs	r3, #1
 800ab28:	e000      	b.n	800ab2c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800ab2a:	2300      	movs	r3, #0
}
 800ab2c:	4618      	mov	r0, r3
 800ab2e:	370c      	adds	r7, #12
 800ab30:	46bd      	mov	sp, r7
 800ab32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab36:	4770      	bx	lr

0800ab38 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800ab38:	b480      	push	{r7}
 800ab3a:	b083      	sub	sp, #12
 800ab3c:	af00      	add	r7, sp, #0
 800ab3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	689b      	ldr	r3, [r3, #8]
 800ab44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ab48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800ab4c:	f043 0201 	orr.w	r2, r3, #1
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800ab54:	bf00      	nop
 800ab56:	370c      	adds	r7, #12
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5e:	4770      	bx	lr

0800ab60 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 800ab60:	b480      	push	{r7}
 800ab62:	b083      	sub	sp, #12
 800ab64:	af00      	add	r7, sp, #0
 800ab66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800ab68:	687b      	ldr	r3, [r7, #4]
 800ab6a:	689b      	ldr	r3, [r3, #8]
 800ab6c:	f003 0301 	and.w	r3, r3, #1
 800ab70:	2b01      	cmp	r3, #1
 800ab72:	d101      	bne.n	800ab78 <LL_ADC_IsEnabled+0x18>
 800ab74:	2301      	movs	r3, #1
 800ab76:	e000      	b.n	800ab7a <LL_ADC_IsEnabled+0x1a>
 800ab78:	2300      	movs	r3, #0
}
 800ab7a:	4618      	mov	r0, r3
 800ab7c:	370c      	adds	r7, #12
 800ab7e:	46bd      	mov	sp, r7
 800ab80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab84:	4770      	bx	lr

0800ab86 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800ab86:	b480      	push	{r7}
 800ab88:	b083      	sub	sp, #12
 800ab8a:	af00      	add	r7, sp, #0
 800ab8c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	689b      	ldr	r3, [r3, #8]
 800ab92:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800ab96:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800ab9a:	f043 0204 	orr.w	r2, r3, #4
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800aba2:	bf00      	nop
 800aba4:	370c      	adds	r7, #12
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr

0800abae <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800abae:	b480      	push	{r7}
 800abb0:	b083      	sub	sp, #12
 800abb2:	af00      	add	r7, sp, #0
 800abb4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	689b      	ldr	r3, [r3, #8]
 800abba:	f003 0304 	and.w	r3, r3, #4
 800abbe:	2b04      	cmp	r3, #4
 800abc0:	d101      	bne.n	800abc6 <LL_ADC_REG_IsConversionOngoing+0x18>
 800abc2:	2301      	movs	r3, #1
 800abc4:	e000      	b.n	800abc8 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800abc6:	2300      	movs	r3, #0
}
 800abc8:	4618      	mov	r0, r3
 800abca:	370c      	adds	r7, #12
 800abcc:	46bd      	mov	sp, r7
 800abce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd2:	4770      	bx	lr

0800abd4 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800abd4:	b480      	push	{r7}
 800abd6:	b083      	sub	sp, #12
 800abd8:	af00      	add	r7, sp, #0
 800abda:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800abdc:	687b      	ldr	r3, [r7, #4]
 800abde:	689b      	ldr	r3, [r3, #8]
 800abe0:	f003 0308 	and.w	r3, r3, #8
 800abe4:	2b08      	cmp	r3, #8
 800abe6:	d101      	bne.n	800abec <LL_ADC_INJ_IsConversionOngoing+0x18>
 800abe8:	2301      	movs	r3, #1
 800abea:	e000      	b.n	800abee <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800abec:	2300      	movs	r3, #0
}
 800abee:	4618      	mov	r0, r3
 800abf0:	370c      	adds	r7, #12
 800abf2:	46bd      	mov	sp, r7
 800abf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf8:	4770      	bx	lr
	...

0800abfc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800abfc:	b590      	push	{r4, r7, lr}
 800abfe:	b089      	sub	sp, #36	@ 0x24
 800ac00:	af00      	add	r7, sp, #0
 800ac02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800ac04:	2300      	movs	r3, #0
 800ac06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 800ac08:	2300      	movs	r3, #0
 800ac0a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	2b00      	cmp	r3, #0
 800ac10:	d101      	bne.n	800ac16 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800ac12:	2301      	movs	r3, #1
 800ac14:	e1a9      	b.n	800af6a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	695b      	ldr	r3, [r3, #20]
 800ac1a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ac20:	2b00      	cmp	r3, #0
 800ac22:	d109      	bne.n	800ac38 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800ac24:	6878      	ldr	r0, [r7, #4]
 800ac26:	f7fd fa75 	bl	8008114 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	2200      	movs	r2, #0
 800ac34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800ac38:	687b      	ldr	r3, [r7, #4]
 800ac3a:	681b      	ldr	r3, [r3, #0]
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	f7ff ff3f 	bl	800aac0 <LL_ADC_IsDeepPowerDownEnabled>
 800ac42:	4603      	mov	r3, r0
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d004      	beq.n	800ac52 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	4618      	mov	r0, r3
 800ac4e:	f7ff ff25 	bl	800aa9c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	681b      	ldr	r3, [r3, #0]
 800ac56:	4618      	mov	r0, r3
 800ac58:	f7ff ff5a 	bl	800ab10 <LL_ADC_IsInternalRegulatorEnabled>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	2b00      	cmp	r3, #0
 800ac60:	d115      	bne.n	800ac8e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4618      	mov	r0, r3
 800ac68:	f7ff ff3e 	bl	800aae8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800ac6c:	4b9c      	ldr	r3, [pc, #624]	@ (800aee0 <HAL_ADC_Init+0x2e4>)
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	099b      	lsrs	r3, r3, #6
 800ac72:	4a9c      	ldr	r2, [pc, #624]	@ (800aee4 <HAL_ADC_Init+0x2e8>)
 800ac74:	fba2 2303 	umull	r2, r3, r2, r3
 800ac78:	099b      	lsrs	r3, r3, #6
 800ac7a:	3301      	adds	r3, #1
 800ac7c:	005b      	lsls	r3, r3, #1
 800ac7e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800ac80:	e002      	b.n	800ac88 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 800ac82:	68fb      	ldr	r3, [r7, #12]
 800ac84:	3b01      	subs	r3, #1
 800ac86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	2b00      	cmp	r3, #0
 800ac8c:	d1f9      	bne.n	800ac82 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	4618      	mov	r0, r3
 800ac94:	f7ff ff3c 	bl	800ab10 <LL_ADC_IsInternalRegulatorEnabled>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d10d      	bne.n	800acba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800aca2:	f043 0210 	orr.w	r2, r3, #16
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800acae:	f043 0201 	orr.w	r2, r3, #1
 800acb2:	687b      	ldr	r3, [r7, #4]
 800acb4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 800acb6:	2301      	movs	r3, #1
 800acb8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800acba:	687b      	ldr	r3, [r7, #4]
 800acbc:	681b      	ldr	r3, [r3, #0]
 800acbe:	4618      	mov	r0, r3
 800acc0:	f7ff ff75 	bl	800abae <LL_ADC_REG_IsConversionOngoing>
 800acc4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800acc6:	687b      	ldr	r3, [r7, #4]
 800acc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800acca:	f003 0310 	and.w	r3, r3, #16
 800acce:	2b00      	cmp	r3, #0
 800acd0:	f040 8142 	bne.w	800af58 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	f040 813e 	bne.w	800af58 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800ace0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800ace4:	f043 0202 	orr.w	r2, r3, #2
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	681b      	ldr	r3, [r3, #0]
 800acf0:	4618      	mov	r0, r3
 800acf2:	f7ff ff35 	bl	800ab60 <LL_ADC_IsEnabled>
 800acf6:	4603      	mov	r3, r0
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d141      	bne.n	800ad80 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad04:	d004      	beq.n	800ad10 <HAL_ADC_Init+0x114>
 800ad06:	687b      	ldr	r3, [r7, #4]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	4a77      	ldr	r2, [pc, #476]	@ (800aee8 <HAL_ADC_Init+0x2ec>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d10f      	bne.n	800ad30 <HAL_ADC_Init+0x134>
 800ad10:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800ad14:	f7ff ff24 	bl	800ab60 <LL_ADC_IsEnabled>
 800ad18:	4604      	mov	r4, r0
 800ad1a:	4873      	ldr	r0, [pc, #460]	@ (800aee8 <HAL_ADC_Init+0x2ec>)
 800ad1c:	f7ff ff20 	bl	800ab60 <LL_ADC_IsEnabled>
 800ad20:	4603      	mov	r3, r0
 800ad22:	4323      	orrs	r3, r4
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	bf0c      	ite	eq
 800ad28:	2301      	moveq	r3, #1
 800ad2a:	2300      	movne	r3, #0
 800ad2c:	b2db      	uxtb	r3, r3
 800ad2e:	e012      	b.n	800ad56 <HAL_ADC_Init+0x15a>
 800ad30:	486e      	ldr	r0, [pc, #440]	@ (800aeec <HAL_ADC_Init+0x2f0>)
 800ad32:	f7ff ff15 	bl	800ab60 <LL_ADC_IsEnabled>
 800ad36:	4604      	mov	r4, r0
 800ad38:	486d      	ldr	r0, [pc, #436]	@ (800aef0 <HAL_ADC_Init+0x2f4>)
 800ad3a:	f7ff ff11 	bl	800ab60 <LL_ADC_IsEnabled>
 800ad3e:	4603      	mov	r3, r0
 800ad40:	431c      	orrs	r4, r3
 800ad42:	486c      	ldr	r0, [pc, #432]	@ (800aef4 <HAL_ADC_Init+0x2f8>)
 800ad44:	f7ff ff0c 	bl	800ab60 <LL_ADC_IsEnabled>
 800ad48:	4603      	mov	r3, r0
 800ad4a:	4323      	orrs	r3, r4
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	bf0c      	ite	eq
 800ad50:	2301      	moveq	r3, #1
 800ad52:	2300      	movne	r3, #0
 800ad54:	b2db      	uxtb	r3, r3
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d012      	beq.n	800ad80 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ad62:	d004      	beq.n	800ad6e <HAL_ADC_Init+0x172>
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4a5f      	ldr	r2, [pc, #380]	@ (800aee8 <HAL_ADC_Init+0x2ec>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d101      	bne.n	800ad72 <HAL_ADC_Init+0x176>
 800ad6e:	4a62      	ldr	r2, [pc, #392]	@ (800aef8 <HAL_ADC_Init+0x2fc>)
 800ad70:	e000      	b.n	800ad74 <HAL_ADC_Init+0x178>
 800ad72:	4a62      	ldr	r2, [pc, #392]	@ (800aefc <HAL_ADC_Init+0x300>)
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	685b      	ldr	r3, [r3, #4]
 800ad78:	4619      	mov	r1, r3
 800ad7a:	4610      	mov	r0, r2
 800ad7c:	f7ff fd12 	bl	800a7a4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	7f5b      	ldrb	r3, [r3, #29]
 800ad84:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800ad8a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 800ad90:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800ad96:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800ad9e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800ada0:	4313      	orrs	r3, r2
 800ada2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800adaa:	2b01      	cmp	r3, #1
 800adac:	d106      	bne.n	800adbc <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800adb2:	3b01      	subs	r3, #1
 800adb4:	045b      	lsls	r3, r3, #17
 800adb6:	69ba      	ldr	r2, [r7, #24]
 800adb8:	4313      	orrs	r3, r2
 800adba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800adbc:	687b      	ldr	r3, [r7, #4]
 800adbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	d009      	beq.n	800add8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800adc8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800add0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800add2:	69ba      	ldr	r2, [r7, #24]
 800add4:	4313      	orrs	r3, r2
 800add6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	68da      	ldr	r2, [r3, #12]
 800adde:	4b48      	ldr	r3, [pc, #288]	@ (800af00 <HAL_ADC_Init+0x304>)
 800ade0:	4013      	ands	r3, r2
 800ade2:	687a      	ldr	r2, [r7, #4]
 800ade4:	6812      	ldr	r2, [r2, #0]
 800ade6:	69b9      	ldr	r1, [r7, #24]
 800ade8:	430b      	orrs	r3, r1
 800adea:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 800adec:	687b      	ldr	r3, [r7, #4]
 800adee:	681b      	ldr	r3, [r3, #0]
 800adf0:	691b      	ldr	r3, [r3, #16]
 800adf2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	681b      	ldr	r3, [r3, #0]
 800adfe:	430a      	orrs	r2, r1
 800ae00:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	4618      	mov	r0, r3
 800ae08:	f7ff fee4 	bl	800abd4 <LL_ADC_INJ_IsConversionOngoing>
 800ae0c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800ae0e:	697b      	ldr	r3, [r7, #20]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d17f      	bne.n	800af14 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800ae14:	693b      	ldr	r3, [r7, #16]
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d17c      	bne.n	800af14 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800ae1e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800ae26:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800ae28:	4313      	orrs	r3, r2
 800ae2a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	681b      	ldr	r3, [r3, #0]
 800ae30:	68db      	ldr	r3, [r3, #12]
 800ae32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ae36:	f023 0302 	bic.w	r3, r3, #2
 800ae3a:	687a      	ldr	r2, [r7, #4]
 800ae3c:	6812      	ldr	r2, [r2, #0]
 800ae3e:	69b9      	ldr	r1, [r7, #24]
 800ae40:	430b      	orrs	r3, r1
 800ae42:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800ae44:	687b      	ldr	r3, [r7, #4]
 800ae46:	691b      	ldr	r3, [r3, #16]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d017      	beq.n	800ae7c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	681b      	ldr	r3, [r3, #0]
 800ae50:	691a      	ldr	r2, [r3, #16]
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	681b      	ldr	r3, [r3, #0]
 800ae56:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 800ae5a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	681b      	ldr	r3, [r3, #0]
 800ae60:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ae64:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800ae68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800ae6c:	687a      	ldr	r2, [r7, #4]
 800ae6e:	6911      	ldr	r1, [r2, #16]
 800ae70:	687a      	ldr	r2, [r7, #4]
 800ae72:	6812      	ldr	r2, [r2, #0]
 800ae74:	430b      	orrs	r3, r1
 800ae76:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 800ae7a:	e013      	b.n	800aea4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	681b      	ldr	r3, [r3, #0]
 800ae80:	691a      	ldr	r2, [r3, #16]
 800ae82:	687b      	ldr	r3, [r7, #4]
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800ae8a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800ae94:	687a      	ldr	r2, [r7, #4]
 800ae96:	6812      	ldr	r2, [r2, #0]
 800ae98:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800ae9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800aea0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800aeaa:	2b01      	cmp	r3, #1
 800aeac:	d12a      	bne.n	800af04 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	681b      	ldr	r3, [r3, #0]
 800aeb2:	691b      	ldr	r3, [r3, #16]
 800aeb4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800aeb8:	f023 0304 	bic.w	r3, r3, #4
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 800aec0:	687a      	ldr	r2, [r7, #4]
 800aec2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800aec4:	4311      	orrs	r1, r2
 800aec6:	687a      	ldr	r2, [r7, #4]
 800aec8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800aeca:	4311      	orrs	r1, r2
 800aecc:	687a      	ldr	r2, [r7, #4]
 800aece:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800aed0:	430a      	orrs	r2, r1
 800aed2:	431a      	orrs	r2, r3
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	681b      	ldr	r3, [r3, #0]
 800aed8:	f042 0201 	orr.w	r2, r2, #1
 800aedc:	611a      	str	r2, [r3, #16]
 800aede:	e019      	b.n	800af14 <HAL_ADC_Init+0x318>
 800aee0:	20000044 	.word	0x20000044
 800aee4:	053e2d63 	.word	0x053e2d63
 800aee8:	50000100 	.word	0x50000100
 800aeec:	50000400 	.word	0x50000400
 800aef0:	50000500 	.word	0x50000500
 800aef4:	50000600 	.word	0x50000600
 800aef8:	50000300 	.word	0x50000300
 800aefc:	50000700 	.word	0x50000700
 800af00:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	691a      	ldr	r2, [r3, #16]
 800af0a:	687b      	ldr	r3, [r7, #4]
 800af0c:	681b      	ldr	r3, [r3, #0]
 800af0e:	f022 0201 	bic.w	r2, r2, #1
 800af12:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800af14:	687b      	ldr	r3, [r7, #4]
 800af16:	695b      	ldr	r3, [r3, #20]
 800af18:	2b01      	cmp	r3, #1
 800af1a:	d10c      	bne.n	800af36 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	681b      	ldr	r3, [r3, #0]
 800af20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af22:	f023 010f 	bic.w	r1, r3, #15
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	6a1b      	ldr	r3, [r3, #32]
 800af2a:	1e5a      	subs	r2, r3, #1
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	430a      	orrs	r2, r1
 800af32:	631a      	str	r2, [r3, #48]	@ 0x30
 800af34:	e007      	b.n	800af46 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800af3c:	687b      	ldr	r3, [r7, #4]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	f022 020f 	bic.w	r2, r2, #15
 800af44:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af4a:	f023 0303 	bic.w	r3, r3, #3
 800af4e:	f043 0201 	orr.w	r2, r3, #1
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	65da      	str	r2, [r3, #92]	@ 0x5c
 800af56:	e007      	b.n	800af68 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800af5c:	f043 0210 	orr.w	r2, r3, #16
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800af64:	2301      	movs	r3, #1
 800af66:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800af68:	7ffb      	ldrb	r3, [r7, #31]
}
 800af6a:	4618      	mov	r0, r3
 800af6c:	3724      	adds	r7, #36	@ 0x24
 800af6e:	46bd      	mov	sp, r7
 800af70:	bd90      	pop	{r4, r7, pc}
 800af72:	bf00      	nop

0800af74 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b086      	sub	sp, #24
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	681b      	ldr	r3, [r3, #0]
 800af80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800af84:	d004      	beq.n	800af90 <HAL_ADC_Start+0x1c>
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	4a67      	ldr	r2, [pc, #412]	@ (800b128 <HAL_ADC_Start+0x1b4>)
 800af8c:	4293      	cmp	r3, r2
 800af8e:	d101      	bne.n	800af94 <HAL_ADC_Start+0x20>
 800af90:	4b66      	ldr	r3, [pc, #408]	@ (800b12c <HAL_ADC_Start+0x1b8>)
 800af92:	e000      	b.n	800af96 <HAL_ADC_Start+0x22>
 800af94:	4b66      	ldr	r3, [pc, #408]	@ (800b130 <HAL_ADC_Start+0x1bc>)
 800af96:	4618      	mov	r0, r3
 800af98:	f7ff fd64 	bl	800aa64 <LL_ADC_GetMultimode>
 800af9c:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	4618      	mov	r0, r3
 800afa4:	f7ff fe03 	bl	800abae <LL_ADC_REG_IsConversionOngoing>
 800afa8:	4603      	mov	r3, r0
 800afaa:	2b00      	cmp	r3, #0
 800afac:	f040 80b4 	bne.w	800b118 <HAL_ADC_Start+0x1a4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800afb6:	2b01      	cmp	r3, #1
 800afb8:	d101      	bne.n	800afbe <HAL_ADC_Start+0x4a>
 800afba:	2302      	movs	r3, #2
 800afbc:	e0af      	b.n	800b11e <HAL_ADC_Start+0x1aa>
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	2201      	movs	r2, #1
 800afc2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800afc6:	6878      	ldr	r0, [r7, #4]
 800afc8:	f000 fe0c 	bl	800bbe4 <ADC_Enable>
 800afcc:	4603      	mov	r3, r0
 800afce:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800afd0:	7dfb      	ldrb	r3, [r7, #23]
 800afd2:	2b00      	cmp	r3, #0
 800afd4:	f040 809b 	bne.w	800b10e <HAL_ADC_Start+0x19a>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800afdc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800afe0:	f023 0301 	bic.w	r3, r3, #1
 800afe4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800afe8:	687b      	ldr	r3, [r7, #4]
 800afea:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	4a4d      	ldr	r2, [pc, #308]	@ (800b128 <HAL_ADC_Start+0x1b4>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d009      	beq.n	800b00a <HAL_ADC_Start+0x96>
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	4a4e      	ldr	r2, [pc, #312]	@ (800b134 <HAL_ADC_Start+0x1c0>)
 800affc:	4293      	cmp	r3, r2
 800affe:	d002      	beq.n	800b006 <HAL_ADC_Start+0x92>
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	681b      	ldr	r3, [r3, #0]
 800b004:	e003      	b.n	800b00e <HAL_ADC_Start+0x9a>
 800b006:	4b4c      	ldr	r3, [pc, #304]	@ (800b138 <HAL_ADC_Start+0x1c4>)
 800b008:	e001      	b.n	800b00e <HAL_ADC_Start+0x9a>
 800b00a:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b00e:	687a      	ldr	r2, [r7, #4]
 800b010:	6812      	ldr	r2, [r2, #0]
 800b012:	4293      	cmp	r3, r2
 800b014:	d002      	beq.n	800b01c <HAL_ADC_Start+0xa8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b016:	693b      	ldr	r3, [r7, #16]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d105      	bne.n	800b028 <HAL_ADC_Start+0xb4>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b020:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	65da      	str	r2, [r3, #92]	@ 0x5c
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b02c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b030:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b034:	d106      	bne.n	800b044 <HAL_ADC_Start+0xd0>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800b03a:	f023 0206 	bic.w	r2, r3, #6
 800b03e:	687b      	ldr	r3, [r7, #4]
 800b040:	661a      	str	r2, [r3, #96]	@ 0x60
 800b042:	e002      	b.n	800b04a <HAL_ADC_Start+0xd6>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 800b044:	687b      	ldr	r3, [r7, #4]
 800b046:	2200      	movs	r2, #0
 800b048:	661a      	str	r2, [r3, #96]	@ 0x60
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	681b      	ldr	r3, [r3, #0]
 800b04e:	221c      	movs	r2, #28
 800b050:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800b052:	687b      	ldr	r3, [r7, #4]
 800b054:	2200      	movs	r2, #0
 800b056:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	681b      	ldr	r3, [r3, #0]
 800b05e:	4a32      	ldr	r2, [pc, #200]	@ (800b128 <HAL_ADC_Start+0x1b4>)
 800b060:	4293      	cmp	r3, r2
 800b062:	d009      	beq.n	800b078 <HAL_ADC_Start+0x104>
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	681b      	ldr	r3, [r3, #0]
 800b068:	4a32      	ldr	r2, [pc, #200]	@ (800b134 <HAL_ADC_Start+0x1c0>)
 800b06a:	4293      	cmp	r3, r2
 800b06c:	d002      	beq.n	800b074 <HAL_ADC_Start+0x100>
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	681b      	ldr	r3, [r3, #0]
 800b072:	e003      	b.n	800b07c <HAL_ADC_Start+0x108>
 800b074:	4b30      	ldr	r3, [pc, #192]	@ (800b138 <HAL_ADC_Start+0x1c4>)
 800b076:	e001      	b.n	800b07c <HAL_ADC_Start+0x108>
 800b078:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b07c:	687a      	ldr	r2, [r7, #4]
 800b07e:	6812      	ldr	r2, [r2, #0]
 800b080:	4293      	cmp	r3, r2
 800b082:	d008      	beq.n	800b096 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b084:	693b      	ldr	r3, [r7, #16]
 800b086:	2b00      	cmp	r3, #0
 800b088:	d005      	beq.n	800b096 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b08a:	693b      	ldr	r3, [r7, #16]
 800b08c:	2b05      	cmp	r3, #5
 800b08e:	d002      	beq.n	800b096 <HAL_ADC_Start+0x122>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b090:	693b      	ldr	r3, [r7, #16]
 800b092:	2b09      	cmp	r3, #9
 800b094:	d114      	bne.n	800b0c0 <HAL_ADC_Start+0x14c>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	681b      	ldr	r3, [r3, #0]
 800b09a:	68db      	ldr	r3, [r3, #12]
 800b09c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b0a0:	2b00      	cmp	r3, #0
 800b0a2:	d007      	beq.n	800b0b4 <HAL_ADC_Start+0x140>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0a8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b0ac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800b0b0:	687b      	ldr	r3, [r7, #4]
 800b0b2:	65da      	str	r2, [r3, #92]	@ 0x5c
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800b0b4:	687b      	ldr	r3, [r7, #4]
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	4618      	mov	r0, r3
 800b0ba:	f7ff fd64 	bl	800ab86 <LL_ADC_REG_StartConversion>
 800b0be:	e02d      	b.n	800b11c <HAL_ADC_Start+0x1a8>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b0c4:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	681b      	ldr	r3, [r3, #0]
 800b0d0:	4a15      	ldr	r2, [pc, #84]	@ (800b128 <HAL_ADC_Start+0x1b4>)
 800b0d2:	4293      	cmp	r3, r2
 800b0d4:	d009      	beq.n	800b0ea <HAL_ADC_Start+0x176>
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	681b      	ldr	r3, [r3, #0]
 800b0da:	4a16      	ldr	r2, [pc, #88]	@ (800b134 <HAL_ADC_Start+0x1c0>)
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	d002      	beq.n	800b0e6 <HAL_ADC_Start+0x172>
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	e003      	b.n	800b0ee <HAL_ADC_Start+0x17a>
 800b0e6:	4b14      	ldr	r3, [pc, #80]	@ (800b138 <HAL_ADC_Start+0x1c4>)
 800b0e8:	e001      	b.n	800b0ee <HAL_ADC_Start+0x17a>
 800b0ea:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b0ee:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	68db      	ldr	r3, [r3, #12]
 800b0f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d00f      	beq.n	800b11c <HAL_ADC_Start+0x1a8>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800b0fc:	687b      	ldr	r3, [r7, #4]
 800b0fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b100:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800b104:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800b108:	687b      	ldr	r3, [r7, #4]
 800b10a:	65da      	str	r2, [r3, #92]	@ 0x5c
 800b10c:	e006      	b.n	800b11c <HAL_ADC_Start+0x1a8>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2200      	movs	r2, #0
 800b112:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 800b116:	e001      	b.n	800b11c <HAL_ADC_Start+0x1a8>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 800b118:	2302      	movs	r3, #2
 800b11a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800b11c:	7dfb      	ldrb	r3, [r7, #23]
}
 800b11e:	4618      	mov	r0, r3
 800b120:	3718      	adds	r7, #24
 800b122:	46bd      	mov	sp, r7
 800b124:	bd80      	pop	{r7, pc}
 800b126:	bf00      	nop
 800b128:	50000100 	.word	0x50000100
 800b12c:	50000300 	.word	0x50000300
 800b130:	50000700 	.word	0x50000700
 800b134:	50000500 	.word	0x50000500
 800b138:	50000400 	.word	0x50000400

0800b13c <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800b13c:	b580      	push	{r7, lr}
 800b13e:	b088      	sub	sp, #32
 800b140:	af00      	add	r7, sp, #0
 800b142:	6078      	str	r0, [r7, #4]
 800b144:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	681b      	ldr	r3, [r3, #0]
 800b14a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b14e:	d004      	beq.n	800b15a <HAL_ADC_PollForConversion+0x1e>
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	4a77      	ldr	r2, [pc, #476]	@ (800b334 <HAL_ADC_PollForConversion+0x1f8>)
 800b156:	4293      	cmp	r3, r2
 800b158:	d101      	bne.n	800b15e <HAL_ADC_PollForConversion+0x22>
 800b15a:	4b77      	ldr	r3, [pc, #476]	@ (800b338 <HAL_ADC_PollForConversion+0x1fc>)
 800b15c:	e000      	b.n	800b160 <HAL_ADC_PollForConversion+0x24>
 800b15e:	4b77      	ldr	r3, [pc, #476]	@ (800b33c <HAL_ADC_PollForConversion+0x200>)
 800b160:	4618      	mov	r0, r3
 800b162:	f7ff fc7f 	bl	800aa64 <LL_ADC_GetMultimode>
 800b166:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	699b      	ldr	r3, [r3, #24]
 800b16c:	2b08      	cmp	r3, #8
 800b16e:	d102      	bne.n	800b176 <HAL_ADC_PollForConversion+0x3a>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800b170:	2308      	movs	r3, #8
 800b172:	61fb      	str	r3, [r7, #28]
 800b174:	e037      	b.n	800b1e6 <HAL_ADC_PollForConversion+0xaa>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b176:	697b      	ldr	r3, [r7, #20]
 800b178:	2b00      	cmp	r3, #0
 800b17a:	d005      	beq.n	800b188 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b17c:	697b      	ldr	r3, [r7, #20]
 800b17e:	2b05      	cmp	r3, #5
 800b180:	d002      	beq.n	800b188 <HAL_ADC_PollForConversion+0x4c>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b182:	697b      	ldr	r3, [r7, #20]
 800b184:	2b09      	cmp	r3, #9
 800b186:	d111      	bne.n	800b1ac <HAL_ADC_PollForConversion+0x70>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	68db      	ldr	r3, [r3, #12]
 800b18e:	f003 0301 	and.w	r3, r3, #1
 800b192:	2b00      	cmp	r3, #0
 800b194:	d007      	beq.n	800b1a6 <HAL_ADC_PollForConversion+0x6a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b19a:	f043 0220 	orr.w	r2, r3, #32
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	e0c1      	b.n	800b32a <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800b1a6:	2304      	movs	r3, #4
 800b1a8:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 800b1aa:	e01c      	b.n	800b1e6 <HAL_ADC_PollForConversion+0xaa>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800b1b4:	d004      	beq.n	800b1c0 <HAL_ADC_PollForConversion+0x84>
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	4a5e      	ldr	r2, [pc, #376]	@ (800b334 <HAL_ADC_PollForConversion+0x1f8>)
 800b1bc:	4293      	cmp	r3, r2
 800b1be:	d101      	bne.n	800b1c4 <HAL_ADC_PollForConversion+0x88>
 800b1c0:	4b5d      	ldr	r3, [pc, #372]	@ (800b338 <HAL_ADC_PollForConversion+0x1fc>)
 800b1c2:	e000      	b.n	800b1c6 <HAL_ADC_PollForConversion+0x8a>
 800b1c4:	4b5d      	ldr	r3, [pc, #372]	@ (800b33c <HAL_ADC_PollForConversion+0x200>)
 800b1c6:	4618      	mov	r0, r3
 800b1c8:	f7ff fc5a 	bl	800aa80 <LL_ADC_GetMultiDMATransfer>
 800b1cc:	4603      	mov	r3, r0
 800b1ce:	2b00      	cmp	r3, #0
 800b1d0:	d007      	beq.n	800b1e2 <HAL_ADC_PollForConversion+0xa6>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b1d6:	f043 0220 	orr.w	r2, r3, #32
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	65da      	str	r2, [r3, #92]	@ 0x5c
        return HAL_ERROR;
 800b1de:	2301      	movs	r3, #1
 800b1e0:	e0a3      	b.n	800b32a <HAL_ADC_PollForConversion+0x1ee>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 800b1e2:	2304      	movs	r3, #4
 800b1e4:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800b1e6:	f7ff faaf 	bl	800a748 <HAL_GetTick>
 800b1ea:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b1ec:	e021      	b.n	800b232 <HAL_ADC_PollForConversion+0xf6>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800b1ee:	683b      	ldr	r3, [r7, #0]
 800b1f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800b1f4:	d01d      	beq.n	800b232 <HAL_ADC_PollForConversion+0xf6>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800b1f6:	f7ff faa7 	bl	800a748 <HAL_GetTick>
 800b1fa:	4602      	mov	r2, r0
 800b1fc:	693b      	ldr	r3, [r7, #16]
 800b1fe:	1ad3      	subs	r3, r2, r3
 800b200:	683a      	ldr	r2, [r7, #0]
 800b202:	429a      	cmp	r2, r3
 800b204:	d302      	bcc.n	800b20c <HAL_ADC_PollForConversion+0xd0>
 800b206:	683b      	ldr	r3, [r7, #0]
 800b208:	2b00      	cmp	r3, #0
 800b20a:	d112      	bne.n	800b232 <HAL_ADC_PollForConversion+0xf6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	681a      	ldr	r2, [r3, #0]
 800b212:	69fb      	ldr	r3, [r7, #28]
 800b214:	4013      	ands	r3, r2
 800b216:	2b00      	cmp	r3, #0
 800b218:	d10b      	bne.n	800b232 <HAL_ADC_PollForConversion+0xf6>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800b21a:	687b      	ldr	r3, [r7, #4]
 800b21c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b21e:	f043 0204 	orr.w	r2, r3, #4
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	2200      	movs	r2, #0
 800b22a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

          return HAL_TIMEOUT;
 800b22e:	2303      	movs	r3, #3
 800b230:	e07b      	b.n	800b32a <HAL_ADC_PollForConversion+0x1ee>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	681b      	ldr	r3, [r3, #0]
 800b236:	681a      	ldr	r2, [r3, #0]
 800b238:	69fb      	ldr	r3, [r7, #28]
 800b23a:	4013      	ands	r3, r2
 800b23c:	2b00      	cmp	r3, #0
 800b23e:	d0d6      	beq.n	800b1ee <HAL_ADC_PollForConversion+0xb2>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800b240:	687b      	ldr	r3, [r7, #4]
 800b242:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b244:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800b248:	687b      	ldr	r3, [r7, #4]
 800b24a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	681b      	ldr	r3, [r3, #0]
 800b250:	4618      	mov	r0, r3
 800b252:	f7ff fb79 	bl	800a948 <LL_ADC_REG_IsTriggerSourceSWStart>
 800b256:	4603      	mov	r3, r0
 800b258:	2b00      	cmp	r3, #0
 800b25a:	d01c      	beq.n	800b296 <HAL_ADC_PollForConversion+0x15a>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	7f5b      	ldrb	r3, [r3, #29]
 800b260:	2b00      	cmp	r3, #0
 800b262:	d118      	bne.n	800b296 <HAL_ADC_PollForConversion+0x15a>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	681b      	ldr	r3, [r3, #0]
 800b26a:	f003 0308 	and.w	r3, r3, #8
 800b26e:	2b08      	cmp	r3, #8
 800b270:	d111      	bne.n	800b296 <HAL_ADC_PollForConversion+0x15a>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800b272:	687b      	ldr	r3, [r7, #4]
 800b274:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b276:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	65da      	str	r2, [r3, #92]	@ 0x5c

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800b27e:	687b      	ldr	r3, [r7, #4]
 800b280:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b282:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b286:	2b00      	cmp	r3, #0
 800b288:	d105      	bne.n	800b296 <HAL_ADC_PollForConversion+0x15a>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800b28a:	687b      	ldr	r3, [r7, #4]
 800b28c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800b28e:	f043 0201 	orr.w	r2, r3, #1
 800b292:	687b      	ldr	r3, [r7, #4]
 800b294:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	681b      	ldr	r3, [r3, #0]
 800b29a:	4a26      	ldr	r2, [pc, #152]	@ (800b334 <HAL_ADC_PollForConversion+0x1f8>)
 800b29c:	4293      	cmp	r3, r2
 800b29e:	d009      	beq.n	800b2b4 <HAL_ADC_PollForConversion+0x178>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	681b      	ldr	r3, [r3, #0]
 800b2a4:	4a26      	ldr	r2, [pc, #152]	@ (800b340 <HAL_ADC_PollForConversion+0x204>)
 800b2a6:	4293      	cmp	r3, r2
 800b2a8:	d002      	beq.n	800b2b0 <HAL_ADC_PollForConversion+0x174>
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	681b      	ldr	r3, [r3, #0]
 800b2ae:	e003      	b.n	800b2b8 <HAL_ADC_PollForConversion+0x17c>
 800b2b0:	4b24      	ldr	r3, [pc, #144]	@ (800b344 <HAL_ADC_PollForConversion+0x208>)
 800b2b2:	e001      	b.n	800b2b8 <HAL_ADC_PollForConversion+0x17c>
 800b2b4:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b2b8:	687a      	ldr	r2, [r7, #4]
 800b2ba:	6812      	ldr	r2, [r2, #0]
 800b2bc:	4293      	cmp	r3, r2
 800b2be:	d008      	beq.n	800b2d2 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800b2c0:	697b      	ldr	r3, [r7, #20]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d005      	beq.n	800b2d2 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800b2c6:	697b      	ldr	r3, [r7, #20]
 800b2c8:	2b05      	cmp	r3, #5
 800b2ca:	d002      	beq.n	800b2d2 <HAL_ADC_PollForConversion+0x196>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800b2cc:	697b      	ldr	r3, [r7, #20]
 800b2ce:	2b09      	cmp	r3, #9
 800b2d0:	d104      	bne.n	800b2dc <HAL_ADC_PollForConversion+0x1a0>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	681b      	ldr	r3, [r3, #0]
 800b2d6:	68db      	ldr	r3, [r3, #12]
 800b2d8:	61bb      	str	r3, [r7, #24]
 800b2da:	e014      	b.n	800b306 <HAL_ADC_PollForConversion+0x1ca>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800b2dc:	687b      	ldr	r3, [r7, #4]
 800b2de:	681b      	ldr	r3, [r3, #0]
 800b2e0:	4a14      	ldr	r2, [pc, #80]	@ (800b334 <HAL_ADC_PollForConversion+0x1f8>)
 800b2e2:	4293      	cmp	r3, r2
 800b2e4:	d009      	beq.n	800b2fa <HAL_ADC_PollForConversion+0x1be>
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	4a15      	ldr	r2, [pc, #84]	@ (800b340 <HAL_ADC_PollForConversion+0x204>)
 800b2ec:	4293      	cmp	r3, r2
 800b2ee:	d002      	beq.n	800b2f6 <HAL_ADC_PollForConversion+0x1ba>
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	e003      	b.n	800b2fe <HAL_ADC_PollForConversion+0x1c2>
 800b2f6:	4b13      	ldr	r3, [pc, #76]	@ (800b344 <HAL_ADC_PollForConversion+0x208>)
 800b2f8:	e001      	b.n	800b2fe <HAL_ADC_PollForConversion+0x1c2>
 800b2fa:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800b2fe:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	68db      	ldr	r3, [r3, #12]
 800b304:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 800b306:	69fb      	ldr	r3, [r7, #28]
 800b308:	2b08      	cmp	r3, #8
 800b30a:	d104      	bne.n	800b316 <HAL_ADC_PollForConversion+0x1da>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 800b30c:	687b      	ldr	r3, [r7, #4]
 800b30e:	681b      	ldr	r3, [r3, #0]
 800b310:	2208      	movs	r2, #8
 800b312:	601a      	str	r2, [r3, #0]
 800b314:	e008      	b.n	800b328 <HAL_ADC_PollForConversion+0x1ec>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 800b316:	69bb      	ldr	r3, [r7, #24]
 800b318:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d103      	bne.n	800b328 <HAL_ADC_PollForConversion+0x1ec>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800b320:	687b      	ldr	r3, [r7, #4]
 800b322:	681b      	ldr	r3, [r3, #0]
 800b324:	220c      	movs	r2, #12
 800b326:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 800b328:	2300      	movs	r3, #0
}
 800b32a:	4618      	mov	r0, r3
 800b32c:	3720      	adds	r7, #32
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}
 800b332:	bf00      	nop
 800b334:	50000100 	.word	0x50000100
 800b338:	50000300 	.word	0x50000300
 800b33c:	50000700 	.word	0x50000700
 800b340:	50000500 	.word	0x50000500
 800b344:	50000400 	.word	0x50000400

0800b348 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800b348:	b480      	push	{r7}
 800b34a:	b083      	sub	sp, #12
 800b34c:	af00      	add	r7, sp, #0
 800b34e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	681b      	ldr	r3, [r3, #0]
 800b354:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800b356:	4618      	mov	r0, r3
 800b358:	370c      	adds	r7, #12
 800b35a:	46bd      	mov	sp, r7
 800b35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b360:	4770      	bx	lr
	...

0800b364 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800b364:	b580      	push	{r7, lr}
 800b366:	b0b6      	sub	sp, #216	@ 0xd8
 800b368:	af00      	add	r7, sp, #0
 800b36a:	6078      	str	r0, [r7, #4]
 800b36c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800b36e:	2300      	movs	r3, #0
 800b370:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800b374:	2300      	movs	r3, #0
 800b376:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800b37e:	2b01      	cmp	r3, #1
 800b380:	d102      	bne.n	800b388 <HAL_ADC_ConfigChannel+0x24>
 800b382:	2302      	movs	r3, #2
 800b384:	f000 bc13 	b.w	800bbae <HAL_ADC_ConfigChannel+0x84a>
 800b388:	687b      	ldr	r3, [r7, #4]
 800b38a:	2201      	movs	r2, #1
 800b38c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800b390:	687b      	ldr	r3, [r7, #4]
 800b392:	681b      	ldr	r3, [r3, #0]
 800b394:	4618      	mov	r0, r3
 800b396:	f7ff fc0a 	bl	800abae <LL_ADC_REG_IsConversionOngoing>
 800b39a:	4603      	mov	r3, r0
 800b39c:	2b00      	cmp	r3, #0
 800b39e:	f040 83f3 	bne.w	800bb88 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	6818      	ldr	r0, [r3, #0]
 800b3a6:	683b      	ldr	r3, [r7, #0]
 800b3a8:	6859      	ldr	r1, [r3, #4]
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	681b      	ldr	r3, [r3, #0]
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	f7ff fadd 	bl	800a96e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800b3b4:	687b      	ldr	r3, [r7, #4]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	f7ff fbf8 	bl	800abae <LL_ADC_REG_IsConversionOngoing>
 800b3be:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	681b      	ldr	r3, [r3, #0]
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	f7ff fc04 	bl	800abd4 <LL_ADC_INJ_IsConversionOngoing>
 800b3cc:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800b3d0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	f040 81d9 	bne.w	800b78c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800b3da:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	f040 81d4 	bne.w	800b78c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 800b3e4:	683b      	ldr	r3, [r7, #0]
 800b3e6:	689b      	ldr	r3, [r3, #8]
 800b3e8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b3ec:	d10f      	bne.n	800b40e <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	6818      	ldr	r0, [r3, #0]
 800b3f2:	683b      	ldr	r3, [r7, #0]
 800b3f4:	681b      	ldr	r3, [r3, #0]
 800b3f6:	2200      	movs	r2, #0
 800b3f8:	4619      	mov	r1, r3
 800b3fa:	f7ff fae4 	bl	800a9c6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	681b      	ldr	r3, [r3, #0]
 800b402:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 800b406:	4618      	mov	r0, r3
 800b408:	f7ff fa8b 	bl	800a922 <LL_ADC_SetSamplingTimeCommonConfig>
 800b40c:	e00e      	b.n	800b42c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	6818      	ldr	r0, [r3, #0]
 800b412:	683b      	ldr	r3, [r7, #0]
 800b414:	6819      	ldr	r1, [r3, #0]
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	689b      	ldr	r3, [r3, #8]
 800b41a:	461a      	mov	r2, r3
 800b41c:	f7ff fad3 	bl	800a9c6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800b420:	687b      	ldr	r3, [r7, #4]
 800b422:	681b      	ldr	r3, [r3, #0]
 800b424:	2100      	movs	r1, #0
 800b426:	4618      	mov	r0, r3
 800b428:	f7ff fa7b 	bl	800a922 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	695a      	ldr	r2, [r3, #20]
 800b430:	687b      	ldr	r3, [r7, #4]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	68db      	ldr	r3, [r3, #12]
 800b436:	08db      	lsrs	r3, r3, #3
 800b438:	f003 0303 	and.w	r3, r3, #3
 800b43c:	005b      	lsls	r3, r3, #1
 800b43e:	fa02 f303 	lsl.w	r3, r2, r3
 800b442:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800b446:	683b      	ldr	r3, [r7, #0]
 800b448:	691b      	ldr	r3, [r3, #16]
 800b44a:	2b04      	cmp	r3, #4
 800b44c:	d022      	beq.n	800b494 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	6818      	ldr	r0, [r3, #0]
 800b452:	683b      	ldr	r3, [r7, #0]
 800b454:	6919      	ldr	r1, [r3, #16]
 800b456:	683b      	ldr	r3, [r7, #0]
 800b458:	681a      	ldr	r2, [r3, #0]
 800b45a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b45e:	f7ff f9d5 	bl	800a80c <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 800b462:	687b      	ldr	r3, [r7, #4]
 800b464:	6818      	ldr	r0, [r3, #0]
 800b466:	683b      	ldr	r3, [r7, #0]
 800b468:	6919      	ldr	r1, [r3, #16]
 800b46a:	683b      	ldr	r3, [r7, #0]
 800b46c:	699b      	ldr	r3, [r3, #24]
 800b46e:	461a      	mov	r2, r3
 800b470:	f7ff fa21 	bl	800a8b6 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	6818      	ldr	r0, [r3, #0]
 800b478:	683b      	ldr	r3, [r7, #0]
 800b47a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 800b480:	2b01      	cmp	r3, #1
 800b482:	d102      	bne.n	800b48a <HAL_ADC_ConfigChannel+0x126>
 800b484:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800b488:	e000      	b.n	800b48c <HAL_ADC_ConfigChannel+0x128>
 800b48a:	2300      	movs	r3, #0
 800b48c:	461a      	mov	r2, r3
 800b48e:	f7ff fa2d 	bl	800a8ec <LL_ADC_SetOffsetSaturation>
 800b492:	e17b      	b.n	800b78c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	2100      	movs	r1, #0
 800b49a:	4618      	mov	r0, r3
 800b49c:	f7ff f9da 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b4a0:	4603      	mov	r3, r0
 800b4a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b4a6:	2b00      	cmp	r3, #0
 800b4a8:	d10a      	bne.n	800b4c0 <HAL_ADC_ConfigChannel+0x15c>
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	2100      	movs	r1, #0
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	f7ff f9cf 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b4b6:	4603      	mov	r3, r0
 800b4b8:	0e9b      	lsrs	r3, r3, #26
 800b4ba:	f003 021f 	and.w	r2, r3, #31
 800b4be:	e01e      	b.n	800b4fe <HAL_ADC_ConfigChannel+0x19a>
 800b4c0:	687b      	ldr	r3, [r7, #4]
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	2100      	movs	r1, #0
 800b4c6:	4618      	mov	r0, r3
 800b4c8:	f7ff f9c4 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b4d2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800b4d6:	fa93 f3a3 	rbit	r3, r3
 800b4da:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800b4de:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800b4e2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800b4e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d101      	bne.n	800b4f2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 800b4ee:	2320      	movs	r3, #32
 800b4f0:	e004      	b.n	800b4fc <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 800b4f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b4f6:	fab3 f383 	clz	r3, r3
 800b4fa:	b2db      	uxtb	r3, r3
 800b4fc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	681b      	ldr	r3, [r3, #0]
 800b502:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b506:	2b00      	cmp	r3, #0
 800b508:	d105      	bne.n	800b516 <HAL_ADC_ConfigChannel+0x1b2>
 800b50a:	683b      	ldr	r3, [r7, #0]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	0e9b      	lsrs	r3, r3, #26
 800b510:	f003 031f 	and.w	r3, r3, #31
 800b514:	e018      	b.n	800b548 <HAL_ADC_ConfigChannel+0x1e4>
 800b516:	683b      	ldr	r3, [r7, #0]
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b51e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800b522:	fa93 f3a3 	rbit	r3, r3
 800b526:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800b52a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b52e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 800b532:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b536:	2b00      	cmp	r3, #0
 800b538:	d101      	bne.n	800b53e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800b53a:	2320      	movs	r3, #32
 800b53c:	e004      	b.n	800b548 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800b53e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800b542:	fab3 f383 	clz	r3, r3
 800b546:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800b548:	429a      	cmp	r2, r3
 800b54a:	d106      	bne.n	800b55a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800b54c:	687b      	ldr	r3, [r7, #4]
 800b54e:	681b      	ldr	r3, [r3, #0]
 800b550:	2200      	movs	r2, #0
 800b552:	2100      	movs	r1, #0
 800b554:	4618      	mov	r0, r3
 800b556:	f7ff f993 	bl	800a880 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681b      	ldr	r3, [r3, #0]
 800b55e:	2101      	movs	r1, #1
 800b560:	4618      	mov	r0, r3
 800b562:	f7ff f977 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b566:	4603      	mov	r3, r0
 800b568:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d10a      	bne.n	800b586 <HAL_ADC_ConfigChannel+0x222>
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	681b      	ldr	r3, [r3, #0]
 800b574:	2101      	movs	r1, #1
 800b576:	4618      	mov	r0, r3
 800b578:	f7ff f96c 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b57c:	4603      	mov	r3, r0
 800b57e:	0e9b      	lsrs	r3, r3, #26
 800b580:	f003 021f 	and.w	r2, r3, #31
 800b584:	e01e      	b.n	800b5c4 <HAL_ADC_ConfigChannel+0x260>
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	2101      	movs	r1, #1
 800b58c:	4618      	mov	r0, r3
 800b58e:	f7ff f961 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b592:	4603      	mov	r3, r0
 800b594:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b598:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800b59c:	fa93 f3a3 	rbit	r3, r3
 800b5a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 800b5a4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b5a8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800b5ac:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b5b0:	2b00      	cmp	r3, #0
 800b5b2:	d101      	bne.n	800b5b8 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 800b5b4:	2320      	movs	r3, #32
 800b5b6:	e004      	b.n	800b5c2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 800b5b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800b5bc:	fab3 f383 	clz	r3, r3
 800b5c0:	b2db      	uxtb	r3, r3
 800b5c2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b5c4:	683b      	ldr	r3, [r7, #0]
 800b5c6:	681b      	ldr	r3, [r3, #0]
 800b5c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b5cc:	2b00      	cmp	r3, #0
 800b5ce:	d105      	bne.n	800b5dc <HAL_ADC_ConfigChannel+0x278>
 800b5d0:	683b      	ldr	r3, [r7, #0]
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	0e9b      	lsrs	r3, r3, #26
 800b5d6:	f003 031f 	and.w	r3, r3, #31
 800b5da:	e018      	b.n	800b60e <HAL_ADC_ConfigChannel+0x2aa>
 800b5dc:	683b      	ldr	r3, [r7, #0]
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b5e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b5e8:	fa93 f3a3 	rbit	r3, r3
 800b5ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 800b5f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800b5f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 800b5f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d101      	bne.n	800b604 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 800b600:	2320      	movs	r3, #32
 800b602:	e004      	b.n	800b60e <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 800b604:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b608:	fab3 f383 	clz	r3, r3
 800b60c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800b60e:	429a      	cmp	r2, r3
 800b610:	d106      	bne.n	800b620 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800b612:	687b      	ldr	r3, [r7, #4]
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	2200      	movs	r2, #0
 800b618:	2101      	movs	r1, #1
 800b61a:	4618      	mov	r0, r3
 800b61c:	f7ff f930 	bl	800a880 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	681b      	ldr	r3, [r3, #0]
 800b624:	2102      	movs	r1, #2
 800b626:	4618      	mov	r0, r3
 800b628:	f7ff f914 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b62c:	4603      	mov	r3, r0
 800b62e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b632:	2b00      	cmp	r3, #0
 800b634:	d10a      	bne.n	800b64c <HAL_ADC_ConfigChannel+0x2e8>
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	2102      	movs	r1, #2
 800b63c:	4618      	mov	r0, r3
 800b63e:	f7ff f909 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b642:	4603      	mov	r3, r0
 800b644:	0e9b      	lsrs	r3, r3, #26
 800b646:	f003 021f 	and.w	r2, r3, #31
 800b64a:	e01e      	b.n	800b68a <HAL_ADC_ConfigChannel+0x326>
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	681b      	ldr	r3, [r3, #0]
 800b650:	2102      	movs	r1, #2
 800b652:	4618      	mov	r0, r3
 800b654:	f7ff f8fe 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b658:	4603      	mov	r3, r0
 800b65a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b65e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b662:	fa93 f3a3 	rbit	r3, r3
 800b666:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800b66a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b66e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 800b672:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b676:	2b00      	cmp	r3, #0
 800b678:	d101      	bne.n	800b67e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800b67a:	2320      	movs	r3, #32
 800b67c:	e004      	b.n	800b688 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800b67e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800b682:	fab3 f383 	clz	r3, r3
 800b686:	b2db      	uxtb	r3, r3
 800b688:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b68a:	683b      	ldr	r3, [r7, #0]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b692:	2b00      	cmp	r3, #0
 800b694:	d105      	bne.n	800b6a2 <HAL_ADC_ConfigChannel+0x33e>
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	0e9b      	lsrs	r3, r3, #26
 800b69c:	f003 031f 	and.w	r3, r3, #31
 800b6a0:	e016      	b.n	800b6d0 <HAL_ADC_ConfigChannel+0x36c>
 800b6a2:	683b      	ldr	r3, [r7, #0]
 800b6a4:	681b      	ldr	r3, [r3, #0]
 800b6a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b6aa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800b6ae:	fa93 f3a3 	rbit	r3, r3
 800b6b2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800b6b4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800b6b6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800b6ba:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d101      	bne.n	800b6c6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 800b6c2:	2320      	movs	r3, #32
 800b6c4:	e004      	b.n	800b6d0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 800b6c6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b6ca:	fab3 f383 	clz	r3, r3
 800b6ce:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800b6d0:	429a      	cmp	r2, r3
 800b6d2:	d106      	bne.n	800b6e2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800b6d4:	687b      	ldr	r3, [r7, #4]
 800b6d6:	681b      	ldr	r3, [r3, #0]
 800b6d8:	2200      	movs	r2, #0
 800b6da:	2102      	movs	r1, #2
 800b6dc:	4618      	mov	r0, r3
 800b6de:	f7ff f8cf 	bl	800a880 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	681b      	ldr	r3, [r3, #0]
 800b6e6:	2103      	movs	r1, #3
 800b6e8:	4618      	mov	r0, r3
 800b6ea:	f7ff f8b3 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b6ee:	4603      	mov	r3, r0
 800b6f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d10a      	bne.n	800b70e <HAL_ADC_ConfigChannel+0x3aa>
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	2103      	movs	r1, #3
 800b6fe:	4618      	mov	r0, r3
 800b700:	f7ff f8a8 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b704:	4603      	mov	r3, r0
 800b706:	0e9b      	lsrs	r3, r3, #26
 800b708:	f003 021f 	and.w	r2, r3, #31
 800b70c:	e017      	b.n	800b73e <HAL_ADC_ConfigChannel+0x3da>
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	681b      	ldr	r3, [r3, #0]
 800b712:	2103      	movs	r1, #3
 800b714:	4618      	mov	r0, r3
 800b716:	f7ff f89d 	bl	800a854 <LL_ADC_GetOffsetChannel>
 800b71a:	4603      	mov	r3, r0
 800b71c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b71e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b720:	fa93 f3a3 	rbit	r3, r3
 800b724:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800b726:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b728:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800b72a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d101      	bne.n	800b734 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 800b730:	2320      	movs	r3, #32
 800b732:	e003      	b.n	800b73c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 800b734:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b736:	fab3 f383 	clz	r3, r3
 800b73a:	b2db      	uxtb	r3, r3
 800b73c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b746:	2b00      	cmp	r3, #0
 800b748:	d105      	bne.n	800b756 <HAL_ADC_ConfigChannel+0x3f2>
 800b74a:	683b      	ldr	r3, [r7, #0]
 800b74c:	681b      	ldr	r3, [r3, #0]
 800b74e:	0e9b      	lsrs	r3, r3, #26
 800b750:	f003 031f 	and.w	r3, r3, #31
 800b754:	e011      	b.n	800b77a <HAL_ADC_ConfigChannel+0x416>
 800b756:	683b      	ldr	r3, [r7, #0]
 800b758:	681b      	ldr	r3, [r3, #0]
 800b75a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b75c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800b75e:	fa93 f3a3 	rbit	r3, r3
 800b762:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800b764:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b766:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800b768:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b76a:	2b00      	cmp	r3, #0
 800b76c:	d101      	bne.n	800b772 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800b76e:	2320      	movs	r3, #32
 800b770:	e003      	b.n	800b77a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 800b772:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800b774:	fab3 f383 	clz	r3, r3
 800b778:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800b77a:	429a      	cmp	r2, r3
 800b77c:	d106      	bne.n	800b78c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	681b      	ldr	r3, [r3, #0]
 800b782:	2200      	movs	r2, #0
 800b784:	2103      	movs	r1, #3
 800b786:	4618      	mov	r0, r3
 800b788:	f7ff f87a 	bl	800a880 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	4618      	mov	r0, r3
 800b792:	f7ff f9e5 	bl	800ab60 <LL_ADC_IsEnabled>
 800b796:	4603      	mov	r3, r0
 800b798:	2b00      	cmp	r3, #0
 800b79a:	f040 813d 	bne.w	800ba18 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	6818      	ldr	r0, [r3, #0]
 800b7a2:	683b      	ldr	r3, [r7, #0]
 800b7a4:	6819      	ldr	r1, [r3, #0]
 800b7a6:	683b      	ldr	r3, [r7, #0]
 800b7a8:	68db      	ldr	r3, [r3, #12]
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	f7ff f936 	bl	800aa1c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	68db      	ldr	r3, [r3, #12]
 800b7b4:	4aa2      	ldr	r2, [pc, #648]	@ (800ba40 <HAL_ADC_ConfigChannel+0x6dc>)
 800b7b6:	4293      	cmp	r3, r2
 800b7b8:	f040 812e 	bne.w	800ba18 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b7c0:	683b      	ldr	r3, [r7, #0]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d10b      	bne.n	800b7e4 <HAL_ADC_ConfigChannel+0x480>
 800b7cc:	683b      	ldr	r3, [r7, #0]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	0e9b      	lsrs	r3, r3, #26
 800b7d2:	3301      	adds	r3, #1
 800b7d4:	f003 031f 	and.w	r3, r3, #31
 800b7d8:	2b09      	cmp	r3, #9
 800b7da:	bf94      	ite	ls
 800b7dc:	2301      	movls	r3, #1
 800b7de:	2300      	movhi	r3, #0
 800b7e0:	b2db      	uxtb	r3, r3
 800b7e2:	e019      	b.n	800b818 <HAL_ADC_ConfigChannel+0x4b4>
 800b7e4:	683b      	ldr	r3, [r7, #0]
 800b7e6:	681b      	ldr	r3, [r3, #0]
 800b7e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b7ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b7ec:	fa93 f3a3 	rbit	r3, r3
 800b7f0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800b7f2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800b7f4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 800b7f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d101      	bne.n	800b800 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 800b7fc:	2320      	movs	r3, #32
 800b7fe:	e003      	b.n	800b808 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800b800:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b802:	fab3 f383 	clz	r3, r3
 800b806:	b2db      	uxtb	r3, r3
 800b808:	3301      	adds	r3, #1
 800b80a:	f003 031f 	and.w	r3, r3, #31
 800b80e:	2b09      	cmp	r3, #9
 800b810:	bf94      	ite	ls
 800b812:	2301      	movls	r3, #1
 800b814:	2300      	movhi	r3, #0
 800b816:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d079      	beq.n	800b910 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b824:	2b00      	cmp	r3, #0
 800b826:	d107      	bne.n	800b838 <HAL_ADC_ConfigChannel+0x4d4>
 800b828:	683b      	ldr	r3, [r7, #0]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	0e9b      	lsrs	r3, r3, #26
 800b82e:	3301      	adds	r3, #1
 800b830:	069b      	lsls	r3, r3, #26
 800b832:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b836:	e015      	b.n	800b864 <HAL_ADC_ConfigChannel+0x500>
 800b838:	683b      	ldr	r3, [r7, #0]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b83e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b840:	fa93 f3a3 	rbit	r3, r3
 800b844:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800b846:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b848:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800b84a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b84c:	2b00      	cmp	r3, #0
 800b84e:	d101      	bne.n	800b854 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800b850:	2320      	movs	r3, #32
 800b852:	e003      	b.n	800b85c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 800b854:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b856:	fab3 f383 	clz	r3, r3
 800b85a:	b2db      	uxtb	r3, r3
 800b85c:	3301      	adds	r3, #1
 800b85e:	069b      	lsls	r3, r3, #26
 800b860:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b864:	683b      	ldr	r3, [r7, #0]
 800b866:	681b      	ldr	r3, [r3, #0]
 800b868:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b86c:	2b00      	cmp	r3, #0
 800b86e:	d109      	bne.n	800b884 <HAL_ADC_ConfigChannel+0x520>
 800b870:	683b      	ldr	r3, [r7, #0]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	0e9b      	lsrs	r3, r3, #26
 800b876:	3301      	adds	r3, #1
 800b878:	f003 031f 	and.w	r3, r3, #31
 800b87c:	2101      	movs	r1, #1
 800b87e:	fa01 f303 	lsl.w	r3, r1, r3
 800b882:	e017      	b.n	800b8b4 <HAL_ADC_ConfigChannel+0x550>
 800b884:	683b      	ldr	r3, [r7, #0]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b88a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b88c:	fa93 f3a3 	rbit	r3, r3
 800b890:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 800b892:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b894:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800b896:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b898:	2b00      	cmp	r3, #0
 800b89a:	d101      	bne.n	800b8a0 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800b89c:	2320      	movs	r3, #32
 800b89e:	e003      	b.n	800b8a8 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 800b8a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8a2:	fab3 f383 	clz	r3, r3
 800b8a6:	b2db      	uxtb	r3, r3
 800b8a8:	3301      	adds	r3, #1
 800b8aa:	f003 031f 	and.w	r3, r3, #31
 800b8ae:	2101      	movs	r1, #1
 800b8b0:	fa01 f303 	lsl.w	r3, r1, r3
 800b8b4:	ea42 0103 	orr.w	r1, r2, r3
 800b8b8:	683b      	ldr	r3, [r7, #0]
 800b8ba:	681b      	ldr	r3, [r3, #0]
 800b8bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b8c0:	2b00      	cmp	r3, #0
 800b8c2:	d10a      	bne.n	800b8da <HAL_ADC_ConfigChannel+0x576>
 800b8c4:	683b      	ldr	r3, [r7, #0]
 800b8c6:	681b      	ldr	r3, [r3, #0]
 800b8c8:	0e9b      	lsrs	r3, r3, #26
 800b8ca:	3301      	adds	r3, #1
 800b8cc:	f003 021f 	and.w	r2, r3, #31
 800b8d0:	4613      	mov	r3, r2
 800b8d2:	005b      	lsls	r3, r3, #1
 800b8d4:	4413      	add	r3, r2
 800b8d6:	051b      	lsls	r3, r3, #20
 800b8d8:	e018      	b.n	800b90c <HAL_ADC_ConfigChannel+0x5a8>
 800b8da:	683b      	ldr	r3, [r7, #0]
 800b8dc:	681b      	ldr	r3, [r3, #0]
 800b8de:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b8e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b8e2:	fa93 f3a3 	rbit	r3, r3
 800b8e6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800b8e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b8ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800b8ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8ee:	2b00      	cmp	r3, #0
 800b8f0:	d101      	bne.n	800b8f6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800b8f2:	2320      	movs	r3, #32
 800b8f4:	e003      	b.n	800b8fe <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 800b8f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b8f8:	fab3 f383 	clz	r3, r3
 800b8fc:	b2db      	uxtb	r3, r3
 800b8fe:	3301      	adds	r3, #1
 800b900:	f003 021f 	and.w	r2, r3, #31
 800b904:	4613      	mov	r3, r2
 800b906:	005b      	lsls	r3, r3, #1
 800b908:	4413      	add	r3, r2
 800b90a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800b90c:	430b      	orrs	r3, r1
 800b90e:	e07e      	b.n	800ba0e <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800b910:	683b      	ldr	r3, [r7, #0]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d107      	bne.n	800b92c <HAL_ADC_ConfigChannel+0x5c8>
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	0e9b      	lsrs	r3, r3, #26
 800b922:	3301      	adds	r3, #1
 800b924:	069b      	lsls	r3, r3, #26
 800b926:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b92a:	e015      	b.n	800b958 <HAL_ADC_ConfigChannel+0x5f4>
 800b92c:	683b      	ldr	r3, [r7, #0]
 800b92e:	681b      	ldr	r3, [r3, #0]
 800b930:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b934:	fa93 f3a3 	rbit	r3, r3
 800b938:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800b93a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b93c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800b93e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b940:	2b00      	cmp	r3, #0
 800b942:	d101      	bne.n	800b948 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 800b944:	2320      	movs	r3, #32
 800b946:	e003      	b.n	800b950 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 800b948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b94a:	fab3 f383 	clz	r3, r3
 800b94e:	b2db      	uxtb	r3, r3
 800b950:	3301      	adds	r3, #1
 800b952:	069b      	lsls	r3, r3, #26
 800b954:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	681b      	ldr	r3, [r3, #0]
 800b95c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b960:	2b00      	cmp	r3, #0
 800b962:	d109      	bne.n	800b978 <HAL_ADC_ConfigChannel+0x614>
 800b964:	683b      	ldr	r3, [r7, #0]
 800b966:	681b      	ldr	r3, [r3, #0]
 800b968:	0e9b      	lsrs	r3, r3, #26
 800b96a:	3301      	adds	r3, #1
 800b96c:	f003 031f 	and.w	r3, r3, #31
 800b970:	2101      	movs	r1, #1
 800b972:	fa01 f303 	lsl.w	r3, r1, r3
 800b976:	e017      	b.n	800b9a8 <HAL_ADC_ConfigChannel+0x644>
 800b978:	683b      	ldr	r3, [r7, #0]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b97e:	6a3b      	ldr	r3, [r7, #32]
 800b980:	fa93 f3a3 	rbit	r3, r3
 800b984:	61fb      	str	r3, [r7, #28]
  return result;
 800b986:	69fb      	ldr	r3, [r7, #28]
 800b988:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800b98a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b98c:	2b00      	cmp	r3, #0
 800b98e:	d101      	bne.n	800b994 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 800b990:	2320      	movs	r3, #32
 800b992:	e003      	b.n	800b99c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 800b994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b996:	fab3 f383 	clz	r3, r3
 800b99a:	b2db      	uxtb	r3, r3
 800b99c:	3301      	adds	r3, #1
 800b99e:	f003 031f 	and.w	r3, r3, #31
 800b9a2:	2101      	movs	r1, #1
 800b9a4:	fa01 f303 	lsl.w	r3, r1, r3
 800b9a8:	ea42 0103 	orr.w	r1, r2, r3
 800b9ac:	683b      	ldr	r3, [r7, #0]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800b9b4:	2b00      	cmp	r3, #0
 800b9b6:	d10d      	bne.n	800b9d4 <HAL_ADC_ConfigChannel+0x670>
 800b9b8:	683b      	ldr	r3, [r7, #0]
 800b9ba:	681b      	ldr	r3, [r3, #0]
 800b9bc:	0e9b      	lsrs	r3, r3, #26
 800b9be:	3301      	adds	r3, #1
 800b9c0:	f003 021f 	and.w	r2, r3, #31
 800b9c4:	4613      	mov	r3, r2
 800b9c6:	005b      	lsls	r3, r3, #1
 800b9c8:	4413      	add	r3, r2
 800b9ca:	3b1e      	subs	r3, #30
 800b9cc:	051b      	lsls	r3, r3, #20
 800b9ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800b9d2:	e01b      	b.n	800ba0c <HAL_ADC_ConfigChannel+0x6a8>
 800b9d4:	683b      	ldr	r3, [r7, #0]
 800b9d6:	681b      	ldr	r3, [r3, #0]
 800b9d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800b9da:	697b      	ldr	r3, [r7, #20]
 800b9dc:	fa93 f3a3 	rbit	r3, r3
 800b9e0:	613b      	str	r3, [r7, #16]
  return result;
 800b9e2:	693b      	ldr	r3, [r7, #16]
 800b9e4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800b9e6:	69bb      	ldr	r3, [r7, #24]
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d101      	bne.n	800b9f0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 800b9ec:	2320      	movs	r3, #32
 800b9ee:	e003      	b.n	800b9f8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800b9f0:	69bb      	ldr	r3, [r7, #24]
 800b9f2:	fab3 f383 	clz	r3, r3
 800b9f6:	b2db      	uxtb	r3, r3
 800b9f8:	3301      	adds	r3, #1
 800b9fa:	f003 021f 	and.w	r2, r3, #31
 800b9fe:	4613      	mov	r3, r2
 800ba00:	005b      	lsls	r3, r3, #1
 800ba02:	4413      	add	r3, r2
 800ba04:	3b1e      	subs	r3, #30
 800ba06:	051b      	lsls	r3, r3, #20
 800ba08:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ba0c:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800ba0e:	683a      	ldr	r2, [r7, #0]
 800ba10:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800ba12:	4619      	mov	r1, r3
 800ba14:	f7fe ffd7 	bl	800a9c6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800ba18:	683b      	ldr	r3, [r7, #0]
 800ba1a:	681a      	ldr	r2, [r3, #0]
 800ba1c:	4b09      	ldr	r3, [pc, #36]	@ (800ba44 <HAL_ADC_ConfigChannel+0x6e0>)
 800ba1e:	4013      	ands	r3, r2
 800ba20:	2b00      	cmp	r3, #0
 800ba22:	f000 80be 	beq.w	800bba2 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800ba26:	687b      	ldr	r3, [r7, #4]
 800ba28:	681b      	ldr	r3, [r3, #0]
 800ba2a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba2e:	d004      	beq.n	800ba3a <HAL_ADC_ConfigChannel+0x6d6>
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	681b      	ldr	r3, [r3, #0]
 800ba34:	4a04      	ldr	r2, [pc, #16]	@ (800ba48 <HAL_ADC_ConfigChannel+0x6e4>)
 800ba36:	4293      	cmp	r3, r2
 800ba38:	d10a      	bne.n	800ba50 <HAL_ADC_ConfigChannel+0x6ec>
 800ba3a:	4b04      	ldr	r3, [pc, #16]	@ (800ba4c <HAL_ADC_ConfigChannel+0x6e8>)
 800ba3c:	e009      	b.n	800ba52 <HAL_ADC_ConfigChannel+0x6ee>
 800ba3e:	bf00      	nop
 800ba40:	407f0000 	.word	0x407f0000
 800ba44:	80080000 	.word	0x80080000
 800ba48:	50000100 	.word	0x50000100
 800ba4c:	50000300 	.word	0x50000300
 800ba50:	4b59      	ldr	r3, [pc, #356]	@ (800bbb8 <HAL_ADC_ConfigChannel+0x854>)
 800ba52:	4618      	mov	r0, r3
 800ba54:	f7fe fecc 	bl	800a7f0 <LL_ADC_GetCommonPathInternalCh>
 800ba58:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	681b      	ldr	r3, [r3, #0]
 800ba60:	4a56      	ldr	r2, [pc, #344]	@ (800bbbc <HAL_ADC_ConfigChannel+0x858>)
 800ba62:	4293      	cmp	r3, r2
 800ba64:	d004      	beq.n	800ba70 <HAL_ADC_ConfigChannel+0x70c>
 800ba66:	683b      	ldr	r3, [r7, #0]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	4a55      	ldr	r2, [pc, #340]	@ (800bbc0 <HAL_ADC_ConfigChannel+0x85c>)
 800ba6c:	4293      	cmp	r3, r2
 800ba6e:	d13a      	bne.n	800bae6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800ba70:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800ba74:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d134      	bne.n	800bae6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba84:	d005      	beq.n	800ba92 <HAL_ADC_ConfigChannel+0x72e>
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	4a4e      	ldr	r2, [pc, #312]	@ (800bbc4 <HAL_ADC_ConfigChannel+0x860>)
 800ba8c:	4293      	cmp	r3, r2
 800ba8e:	f040 8085 	bne.w	800bb9c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800ba92:	687b      	ldr	r3, [r7, #4]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800ba9a:	d004      	beq.n	800baa6 <HAL_ADC_ConfigChannel+0x742>
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	681b      	ldr	r3, [r3, #0]
 800baa0:	4a49      	ldr	r2, [pc, #292]	@ (800bbc8 <HAL_ADC_ConfigChannel+0x864>)
 800baa2:	4293      	cmp	r3, r2
 800baa4:	d101      	bne.n	800baaa <HAL_ADC_ConfigChannel+0x746>
 800baa6:	4a49      	ldr	r2, [pc, #292]	@ (800bbcc <HAL_ADC_ConfigChannel+0x868>)
 800baa8:	e000      	b.n	800baac <HAL_ADC_ConfigChannel+0x748>
 800baaa:	4a43      	ldr	r2, [pc, #268]	@ (800bbb8 <HAL_ADC_ConfigChannel+0x854>)
 800baac:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bab0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800bab4:	4619      	mov	r1, r3
 800bab6:	4610      	mov	r0, r2
 800bab8:	f7fe fe87 	bl	800a7ca <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800babc:	4b44      	ldr	r3, [pc, #272]	@ (800bbd0 <HAL_ADC_ConfigChannel+0x86c>)
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	099b      	lsrs	r3, r3, #6
 800bac2:	4a44      	ldr	r2, [pc, #272]	@ (800bbd4 <HAL_ADC_ConfigChannel+0x870>)
 800bac4:	fba2 2303 	umull	r2, r3, r2, r3
 800bac8:	099b      	lsrs	r3, r3, #6
 800baca:	1c5a      	adds	r2, r3, #1
 800bacc:	4613      	mov	r3, r2
 800bace:	005b      	lsls	r3, r3, #1
 800bad0:	4413      	add	r3, r2
 800bad2:	009b      	lsls	r3, r3, #2
 800bad4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800bad6:	e002      	b.n	800bade <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 800bad8:	68fb      	ldr	r3, [r7, #12]
 800bada:	3b01      	subs	r3, #1
 800badc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800bade:	68fb      	ldr	r3, [r7, #12]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d1f9      	bne.n	800bad8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bae4:	e05a      	b.n	800bb9c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 800bae6:	683b      	ldr	r3, [r7, #0]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	4a3b      	ldr	r2, [pc, #236]	@ (800bbd8 <HAL_ADC_ConfigChannel+0x874>)
 800baec:	4293      	cmp	r3, r2
 800baee:	d125      	bne.n	800bb3c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800baf0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800baf4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d11f      	bne.n	800bb3c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	4a31      	ldr	r2, [pc, #196]	@ (800bbc8 <HAL_ADC_ConfigChannel+0x864>)
 800bb02:	4293      	cmp	r3, r2
 800bb04:	d104      	bne.n	800bb10 <HAL_ADC_ConfigChannel+0x7ac>
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	4a34      	ldr	r2, [pc, #208]	@ (800bbdc <HAL_ADC_ConfigChannel+0x878>)
 800bb0c:	4293      	cmp	r3, r2
 800bb0e:	d047      	beq.n	800bba0 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bb18:	d004      	beq.n	800bb24 <HAL_ADC_ConfigChannel+0x7c0>
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	4a2a      	ldr	r2, [pc, #168]	@ (800bbc8 <HAL_ADC_ConfigChannel+0x864>)
 800bb20:	4293      	cmp	r3, r2
 800bb22:	d101      	bne.n	800bb28 <HAL_ADC_ConfigChannel+0x7c4>
 800bb24:	4a29      	ldr	r2, [pc, #164]	@ (800bbcc <HAL_ADC_ConfigChannel+0x868>)
 800bb26:	e000      	b.n	800bb2a <HAL_ADC_ConfigChannel+0x7c6>
 800bb28:	4a23      	ldr	r2, [pc, #140]	@ (800bbb8 <HAL_ADC_ConfigChannel+0x854>)
 800bb2a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bb2e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800bb32:	4619      	mov	r1, r3
 800bb34:	4610      	mov	r0, r2
 800bb36:	f7fe fe48 	bl	800a7ca <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bb3a:	e031      	b.n	800bba0 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 800bb3c:	683b      	ldr	r3, [r7, #0]
 800bb3e:	681b      	ldr	r3, [r3, #0]
 800bb40:	4a27      	ldr	r2, [pc, #156]	@ (800bbe0 <HAL_ADC_ConfigChannel+0x87c>)
 800bb42:	4293      	cmp	r3, r2
 800bb44:	d12d      	bne.n	800bba2 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800bb46:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bb4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800bb4e:	2b00      	cmp	r3, #0
 800bb50:	d127      	bne.n	800bba2 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	681b      	ldr	r3, [r3, #0]
 800bb56:	4a1c      	ldr	r2, [pc, #112]	@ (800bbc8 <HAL_ADC_ConfigChannel+0x864>)
 800bb58:	4293      	cmp	r3, r2
 800bb5a:	d022      	beq.n	800bba2 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800bb5c:	687b      	ldr	r3, [r7, #4]
 800bb5e:	681b      	ldr	r3, [r3, #0]
 800bb60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bb64:	d004      	beq.n	800bb70 <HAL_ADC_ConfigChannel+0x80c>
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	681b      	ldr	r3, [r3, #0]
 800bb6a:	4a17      	ldr	r2, [pc, #92]	@ (800bbc8 <HAL_ADC_ConfigChannel+0x864>)
 800bb6c:	4293      	cmp	r3, r2
 800bb6e:	d101      	bne.n	800bb74 <HAL_ADC_ConfigChannel+0x810>
 800bb70:	4a16      	ldr	r2, [pc, #88]	@ (800bbcc <HAL_ADC_ConfigChannel+0x868>)
 800bb72:	e000      	b.n	800bb76 <HAL_ADC_ConfigChannel+0x812>
 800bb74:	4a10      	ldr	r2, [pc, #64]	@ (800bbb8 <HAL_ADC_ConfigChannel+0x854>)
 800bb76:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800bb7a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800bb7e:	4619      	mov	r1, r3
 800bb80:	4610      	mov	r0, r2
 800bb82:	f7fe fe22 	bl	800a7ca <LL_ADC_SetCommonPathInternalCh>
 800bb86:	e00c      	b.n	800bba2 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bb88:	687b      	ldr	r3, [r7, #4]
 800bb8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bb8c:	f043 0220 	orr.w	r2, r3, #32
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800bb94:	2301      	movs	r3, #1
 800bb96:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 800bb9a:	e002      	b.n	800bba2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800bb9c:	bf00      	nop
 800bb9e:	e000      	b.n	800bba2 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800bba0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	2200      	movs	r2, #0
 800bba6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800bbaa:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 800bbae:	4618      	mov	r0, r3
 800bbb0:	37d8      	adds	r7, #216	@ 0xd8
 800bbb2:	46bd      	mov	sp, r7
 800bbb4:	bd80      	pop	{r7, pc}
 800bbb6:	bf00      	nop
 800bbb8:	50000700 	.word	0x50000700
 800bbbc:	c3210000 	.word	0xc3210000
 800bbc0:	90c00010 	.word	0x90c00010
 800bbc4:	50000600 	.word	0x50000600
 800bbc8:	50000100 	.word	0x50000100
 800bbcc:	50000300 	.word	0x50000300
 800bbd0:	20000044 	.word	0x20000044
 800bbd4:	053e2d63 	.word	0x053e2d63
 800bbd8:	c7520000 	.word	0xc7520000
 800bbdc:	50000500 	.word	0x50000500
 800bbe0:	cb840000 	.word	0xcb840000

0800bbe4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 800bbe4:	b580      	push	{r7, lr}
 800bbe6:	b084      	sub	sp, #16
 800bbe8:	af00      	add	r7, sp, #0
 800bbea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800bbec:	2300      	movs	r3, #0
 800bbee:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bbf0:	687b      	ldr	r3, [r7, #4]
 800bbf2:	681b      	ldr	r3, [r3, #0]
 800bbf4:	4618      	mov	r0, r3
 800bbf6:	f7fe ffb3 	bl	800ab60 <LL_ADC_IsEnabled>
 800bbfa:	4603      	mov	r3, r0
 800bbfc:	2b00      	cmp	r3, #0
 800bbfe:	d176      	bne.n	800bcee <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	681b      	ldr	r3, [r3, #0]
 800bc04:	689a      	ldr	r2, [r3, #8]
 800bc06:	4b3c      	ldr	r3, [pc, #240]	@ (800bcf8 <ADC_Enable+0x114>)
 800bc08:	4013      	ands	r3, r2
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d00d      	beq.n	800bc2a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bc0e:	687b      	ldr	r3, [r7, #4]
 800bc10:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bc12:	f043 0210 	orr.w	r2, r3, #16
 800bc16:	687b      	ldr	r3, [r7, #4]
 800bc18:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bc1e:	f043 0201 	orr.w	r2, r3, #1
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800bc26:	2301      	movs	r3, #1
 800bc28:	e062      	b.n	800bcf0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	4618      	mov	r0, r3
 800bc30:	f7fe ff82 	bl	800ab38 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc3c:	d004      	beq.n	800bc48 <ADC_Enable+0x64>
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	681b      	ldr	r3, [r3, #0]
 800bc42:	4a2e      	ldr	r2, [pc, #184]	@ (800bcfc <ADC_Enable+0x118>)
 800bc44:	4293      	cmp	r3, r2
 800bc46:	d101      	bne.n	800bc4c <ADC_Enable+0x68>
 800bc48:	4b2d      	ldr	r3, [pc, #180]	@ (800bd00 <ADC_Enable+0x11c>)
 800bc4a:	e000      	b.n	800bc4e <ADC_Enable+0x6a>
 800bc4c:	4b2d      	ldr	r3, [pc, #180]	@ (800bd04 <ADC_Enable+0x120>)
 800bc4e:	4618      	mov	r0, r3
 800bc50:	f7fe fdce 	bl	800a7f0 <LL_ADC_GetCommonPathInternalCh>
 800bc54:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 800bc56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d013      	beq.n	800bc86 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800bc5e:	4b2a      	ldr	r3, [pc, #168]	@ (800bd08 <ADC_Enable+0x124>)
 800bc60:	681b      	ldr	r3, [r3, #0]
 800bc62:	099b      	lsrs	r3, r3, #6
 800bc64:	4a29      	ldr	r2, [pc, #164]	@ (800bd0c <ADC_Enable+0x128>)
 800bc66:	fba2 2303 	umull	r2, r3, r2, r3
 800bc6a:	099b      	lsrs	r3, r3, #6
 800bc6c:	1c5a      	adds	r2, r3, #1
 800bc6e:	4613      	mov	r3, r2
 800bc70:	005b      	lsls	r3, r3, #1
 800bc72:	4413      	add	r3, r2
 800bc74:	009b      	lsls	r3, r3, #2
 800bc76:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800bc78:	e002      	b.n	800bc80 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 800bc7a:	68bb      	ldr	r3, [r7, #8]
 800bc7c:	3b01      	subs	r3, #1
 800bc7e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800bc80:	68bb      	ldr	r3, [r7, #8]
 800bc82:	2b00      	cmp	r3, #0
 800bc84:	d1f9      	bne.n	800bc7a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800bc86:	f7fe fd5f 	bl	800a748 <HAL_GetTick>
 800bc8a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800bc8c:	e028      	b.n	800bce0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	681b      	ldr	r3, [r3, #0]
 800bc92:	4618      	mov	r0, r3
 800bc94:	f7fe ff64 	bl	800ab60 <LL_ADC_IsEnabled>
 800bc98:	4603      	mov	r3, r0
 800bc9a:	2b00      	cmp	r3, #0
 800bc9c:	d104      	bne.n	800bca8 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	681b      	ldr	r3, [r3, #0]
 800bca2:	4618      	mov	r0, r3
 800bca4:	f7fe ff48 	bl	800ab38 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800bca8:	f7fe fd4e 	bl	800a748 <HAL_GetTick>
 800bcac:	4602      	mov	r2, r0
 800bcae:	68fb      	ldr	r3, [r7, #12]
 800bcb0:	1ad3      	subs	r3, r2, r3
 800bcb2:	2b02      	cmp	r3, #2
 800bcb4:	d914      	bls.n	800bce0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	681b      	ldr	r3, [r3, #0]
 800bcba:	681b      	ldr	r3, [r3, #0]
 800bcbc:	f003 0301 	and.w	r3, r3, #1
 800bcc0:	2b01      	cmp	r3, #1
 800bcc2:	d00d      	beq.n	800bce0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bcc8:	f043 0210 	orr.w	r2, r3, #16
 800bccc:	687b      	ldr	r3, [r7, #4]
 800bcce:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bcd4:	f043 0201 	orr.w	r2, r3, #1
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 800bcdc:	2301      	movs	r3, #1
 800bcde:	e007      	b.n	800bcf0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	681b      	ldr	r3, [r3, #0]
 800bce4:	681b      	ldr	r3, [r3, #0]
 800bce6:	f003 0301 	and.w	r3, r3, #1
 800bcea:	2b01      	cmp	r3, #1
 800bcec:	d1cf      	bne.n	800bc8e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800bcee:	2300      	movs	r3, #0
}
 800bcf0:	4618      	mov	r0, r3
 800bcf2:	3710      	adds	r7, #16
 800bcf4:	46bd      	mov	sp, r7
 800bcf6:	bd80      	pop	{r7, pc}
 800bcf8:	8000003f 	.word	0x8000003f
 800bcfc:	50000100 	.word	0x50000100
 800bd00:	50000300 	.word	0x50000300
 800bd04:	50000700 	.word	0x50000700
 800bd08:	20000044 	.word	0x20000044
 800bd0c:	053e2d63 	.word	0x053e2d63

0800bd10 <LL_ADC_IsEnabled>:
{
 800bd10:	b480      	push	{r7}
 800bd12:	b083      	sub	sp, #12
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	689b      	ldr	r3, [r3, #8]
 800bd1c:	f003 0301 	and.w	r3, r3, #1
 800bd20:	2b01      	cmp	r3, #1
 800bd22:	d101      	bne.n	800bd28 <LL_ADC_IsEnabled+0x18>
 800bd24:	2301      	movs	r3, #1
 800bd26:	e000      	b.n	800bd2a <LL_ADC_IsEnabled+0x1a>
 800bd28:	2300      	movs	r3, #0
}
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	370c      	adds	r7, #12
 800bd2e:	46bd      	mov	sp, r7
 800bd30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd34:	4770      	bx	lr

0800bd36 <LL_ADC_REG_IsConversionOngoing>:
{
 800bd36:	b480      	push	{r7}
 800bd38:	b083      	sub	sp, #12
 800bd3a:	af00      	add	r7, sp, #0
 800bd3c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800bd3e:	687b      	ldr	r3, [r7, #4]
 800bd40:	689b      	ldr	r3, [r3, #8]
 800bd42:	f003 0304 	and.w	r3, r3, #4
 800bd46:	2b04      	cmp	r3, #4
 800bd48:	d101      	bne.n	800bd4e <LL_ADC_REG_IsConversionOngoing+0x18>
 800bd4a:	2301      	movs	r3, #1
 800bd4c:	e000      	b.n	800bd50 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800bd4e:	2300      	movs	r3, #0
}
 800bd50:	4618      	mov	r0, r3
 800bd52:	370c      	adds	r7, #12
 800bd54:	46bd      	mov	sp, r7
 800bd56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd5a:	4770      	bx	lr

0800bd5c <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 800bd5c:	b590      	push	{r4, r7, lr}
 800bd5e:	b0a1      	sub	sp, #132	@ 0x84
 800bd60:	af00      	add	r7, sp, #0
 800bd62:	6078      	str	r0, [r7, #4]
 800bd64:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800bd66:	2300      	movs	r3, #0
 800bd68:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800bd72:	2b01      	cmp	r3, #1
 800bd74:	d101      	bne.n	800bd7a <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 800bd76:	2302      	movs	r3, #2
 800bd78:	e0e7      	b.n	800bf4a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	2201      	movs	r2, #1
 800bd7e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800bd82:	2300      	movs	r3, #0
 800bd84:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 800bd86:	2300      	movs	r3, #0
 800bd88:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	681b      	ldr	r3, [r3, #0]
 800bd8e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bd92:	d102      	bne.n	800bd9a <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 800bd94:	4b6f      	ldr	r3, [pc, #444]	@ (800bf54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bd96:	60bb      	str	r3, [r7, #8]
 800bd98:	e009      	b.n	800bdae <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800bd9a:	687b      	ldr	r3, [r7, #4]
 800bd9c:	681b      	ldr	r3, [r3, #0]
 800bd9e:	4a6e      	ldr	r2, [pc, #440]	@ (800bf58 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800bda0:	4293      	cmp	r3, r2
 800bda2:	d102      	bne.n	800bdaa <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 800bda4:	4b6d      	ldr	r3, [pc, #436]	@ (800bf5c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800bda6:	60bb      	str	r3, [r7, #8]
 800bda8:	e001      	b.n	800bdae <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800bdaa:	2300      	movs	r3, #0
 800bdac:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 800bdae:	68bb      	ldr	r3, [r7, #8]
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d10b      	bne.n	800bdcc <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bdb4:	687b      	ldr	r3, [r7, #4]
 800bdb6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bdb8:	f043 0220 	orr.w	r2, r3, #32
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	2200      	movs	r2, #0
 800bdc4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800bdc8:	2301      	movs	r3, #1
 800bdca:	e0be      	b.n	800bf4a <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 800bdcc:	68bb      	ldr	r3, [r7, #8]
 800bdce:	4618      	mov	r0, r3
 800bdd0:	f7ff ffb1 	bl	800bd36 <LL_ADC_REG_IsConversionOngoing>
 800bdd4:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	4618      	mov	r0, r3
 800bddc:	f7ff ffab 	bl	800bd36 <LL_ADC_REG_IsConversionOngoing>
 800bde0:	4603      	mov	r3, r0
 800bde2:	2b00      	cmp	r3, #0
 800bde4:	f040 80a0 	bne.w	800bf28 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800bde8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800bdea:	2b00      	cmp	r3, #0
 800bdec:	f040 809c 	bne.w	800bf28 <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bdf8:	d004      	beq.n	800be04 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	4a55      	ldr	r2, [pc, #340]	@ (800bf54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800be00:	4293      	cmp	r3, r2
 800be02:	d101      	bne.n	800be08 <HAL_ADCEx_MultiModeConfigChannel+0xac>
 800be04:	4b56      	ldr	r3, [pc, #344]	@ (800bf60 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800be06:	e000      	b.n	800be0a <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800be08:	4b56      	ldr	r3, [pc, #344]	@ (800bf64 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800be0a:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	681b      	ldr	r3, [r3, #0]
 800be10:	2b00      	cmp	r3, #0
 800be12:	d04b      	beq.n	800beac <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 800be14:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be16:	689b      	ldr	r3, [r3, #8]
 800be18:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800be1c:	683b      	ldr	r3, [r7, #0]
 800be1e:	6859      	ldr	r1, [r3, #4]
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800be26:	035b      	lsls	r3, r3, #13
 800be28:	430b      	orrs	r3, r1
 800be2a:	431a      	orrs	r2, r3
 800be2c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be2e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800be38:	d004      	beq.n	800be44 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	681b      	ldr	r3, [r3, #0]
 800be3e:	4a45      	ldr	r2, [pc, #276]	@ (800bf54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800be40:	4293      	cmp	r3, r2
 800be42:	d10f      	bne.n	800be64 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 800be44:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800be48:	f7ff ff62 	bl	800bd10 <LL_ADC_IsEnabled>
 800be4c:	4604      	mov	r4, r0
 800be4e:	4841      	ldr	r0, [pc, #260]	@ (800bf54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800be50:	f7ff ff5e 	bl	800bd10 <LL_ADC_IsEnabled>
 800be54:	4603      	mov	r3, r0
 800be56:	4323      	orrs	r3, r4
 800be58:	2b00      	cmp	r3, #0
 800be5a:	bf0c      	ite	eq
 800be5c:	2301      	moveq	r3, #1
 800be5e:	2300      	movne	r3, #0
 800be60:	b2db      	uxtb	r3, r3
 800be62:	e012      	b.n	800be8a <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 800be64:	483c      	ldr	r0, [pc, #240]	@ (800bf58 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800be66:	f7ff ff53 	bl	800bd10 <LL_ADC_IsEnabled>
 800be6a:	4604      	mov	r4, r0
 800be6c:	483b      	ldr	r0, [pc, #236]	@ (800bf5c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800be6e:	f7ff ff4f 	bl	800bd10 <LL_ADC_IsEnabled>
 800be72:	4603      	mov	r3, r0
 800be74:	431c      	orrs	r4, r3
 800be76:	483c      	ldr	r0, [pc, #240]	@ (800bf68 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800be78:	f7ff ff4a 	bl	800bd10 <LL_ADC_IsEnabled>
 800be7c:	4603      	mov	r3, r0
 800be7e:	4323      	orrs	r3, r4
 800be80:	2b00      	cmp	r3, #0
 800be82:	bf0c      	ite	eq
 800be84:	2301      	moveq	r3, #1
 800be86:	2300      	movne	r3, #0
 800be88:	b2db      	uxtb	r3, r3
 800be8a:	2b00      	cmp	r3, #0
 800be8c:	d056      	beq.n	800bf3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 800be8e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800be90:	689b      	ldr	r3, [r3, #8]
 800be92:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800be96:	f023 030f 	bic.w	r3, r3, #15
 800be9a:	683a      	ldr	r2, [r7, #0]
 800be9c:	6811      	ldr	r1, [r2, #0]
 800be9e:	683a      	ldr	r2, [r7, #0]
 800bea0:	6892      	ldr	r2, [r2, #8]
 800bea2:	430a      	orrs	r2, r1
 800bea4:	431a      	orrs	r2, r3
 800bea6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bea8:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800beaa:	e047      	b.n	800bf3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800beac:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800beae:	689b      	ldr	r3, [r3, #8]
 800beb0:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800beb4:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800beb6:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	681b      	ldr	r3, [r3, #0]
 800bebc:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bec0:	d004      	beq.n	800becc <HAL_ADCEx_MultiModeConfigChannel+0x170>
 800bec2:	687b      	ldr	r3, [r7, #4]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	4a23      	ldr	r2, [pc, #140]	@ (800bf54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bec8:	4293      	cmp	r3, r2
 800beca:	d10f      	bne.n	800beec <HAL_ADCEx_MultiModeConfigChannel+0x190>
 800becc:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800bed0:	f7ff ff1e 	bl	800bd10 <LL_ADC_IsEnabled>
 800bed4:	4604      	mov	r4, r0
 800bed6:	481f      	ldr	r0, [pc, #124]	@ (800bf54 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800bed8:	f7ff ff1a 	bl	800bd10 <LL_ADC_IsEnabled>
 800bedc:	4603      	mov	r3, r0
 800bede:	4323      	orrs	r3, r4
 800bee0:	2b00      	cmp	r3, #0
 800bee2:	bf0c      	ite	eq
 800bee4:	2301      	moveq	r3, #1
 800bee6:	2300      	movne	r3, #0
 800bee8:	b2db      	uxtb	r3, r3
 800beea:	e012      	b.n	800bf12 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 800beec:	481a      	ldr	r0, [pc, #104]	@ (800bf58 <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800beee:	f7ff ff0f 	bl	800bd10 <LL_ADC_IsEnabled>
 800bef2:	4604      	mov	r4, r0
 800bef4:	4819      	ldr	r0, [pc, #100]	@ (800bf5c <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800bef6:	f7ff ff0b 	bl	800bd10 <LL_ADC_IsEnabled>
 800befa:	4603      	mov	r3, r0
 800befc:	431c      	orrs	r4, r3
 800befe:	481a      	ldr	r0, [pc, #104]	@ (800bf68 <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800bf00:	f7ff ff06 	bl	800bd10 <LL_ADC_IsEnabled>
 800bf04:	4603      	mov	r3, r0
 800bf06:	4323      	orrs	r3, r4
 800bf08:	2b00      	cmp	r3, #0
 800bf0a:	bf0c      	ite	eq
 800bf0c:	2301      	moveq	r3, #1
 800bf0e:	2300      	movne	r3, #0
 800bf10:	b2db      	uxtb	r3, r3
 800bf12:	2b00      	cmp	r3, #0
 800bf14:	d012      	beq.n	800bf3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800bf16:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800bf18:	689b      	ldr	r3, [r3, #8]
 800bf1a:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800bf1e:	f023 030f 	bic.w	r3, r3, #15
 800bf22:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800bf24:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800bf26:	e009      	b.n	800bf3c <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800bf2c:	f043 0220 	orr.w	r2, r3, #32
 800bf30:	687b      	ldr	r3, [r7, #4]
 800bf32:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800bf34:	2301      	movs	r3, #1
 800bf36:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800bf3a:	e000      	b.n	800bf3e <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800bf3c:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800bf3e:	687b      	ldr	r3, [r7, #4]
 800bf40:	2200      	movs	r2, #0
 800bf42:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800bf46:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3784      	adds	r7, #132	@ 0x84
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd90      	pop	{r4, r7, pc}
 800bf52:	bf00      	nop
 800bf54:	50000100 	.word	0x50000100
 800bf58:	50000400 	.word	0x50000400
 800bf5c:	50000500 	.word	0x50000500
 800bf60:	50000300 	.word	0x50000300
 800bf64:	50000700 	.word	0x50000700
 800bf68:	50000600 	.word	0x50000600

0800bf6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800bf6c:	b480      	push	{r7}
 800bf6e:	b085      	sub	sp, #20
 800bf70:	af00      	add	r7, sp, #0
 800bf72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f003 0307 	and.w	r3, r3, #7
 800bf7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800bf7c:	4b0c      	ldr	r3, [pc, #48]	@ (800bfb0 <__NVIC_SetPriorityGrouping+0x44>)
 800bf7e:	68db      	ldr	r3, [r3, #12]
 800bf80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800bf82:	68ba      	ldr	r2, [r7, #8]
 800bf84:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800bf88:	4013      	ands	r3, r2
 800bf8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800bf8c:	68fb      	ldr	r3, [r7, #12]
 800bf8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800bf90:	68bb      	ldr	r3, [r7, #8]
 800bf92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800bf94:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800bf98:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800bf9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800bf9e:	4a04      	ldr	r2, [pc, #16]	@ (800bfb0 <__NVIC_SetPriorityGrouping+0x44>)
 800bfa0:	68bb      	ldr	r3, [r7, #8]
 800bfa2:	60d3      	str	r3, [r2, #12]
}
 800bfa4:	bf00      	nop
 800bfa6:	3714      	adds	r7, #20
 800bfa8:	46bd      	mov	sp, r7
 800bfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfae:	4770      	bx	lr
 800bfb0:	e000ed00 	.word	0xe000ed00

0800bfb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800bfb4:	b480      	push	{r7}
 800bfb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800bfb8:	4b04      	ldr	r3, [pc, #16]	@ (800bfcc <__NVIC_GetPriorityGrouping+0x18>)
 800bfba:	68db      	ldr	r3, [r3, #12]
 800bfbc:	0a1b      	lsrs	r3, r3, #8
 800bfbe:	f003 0307 	and.w	r3, r3, #7
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	46bd      	mov	sp, r7
 800bfc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfca:	4770      	bx	lr
 800bfcc:	e000ed00 	.word	0xe000ed00

0800bfd0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800bfd0:	b480      	push	{r7}
 800bfd2:	b083      	sub	sp, #12
 800bfd4:	af00      	add	r7, sp, #0
 800bfd6:	4603      	mov	r3, r0
 800bfd8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800bfda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	db0b      	blt.n	800bffa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800bfe2:	79fb      	ldrb	r3, [r7, #7]
 800bfe4:	f003 021f 	and.w	r2, r3, #31
 800bfe8:	4907      	ldr	r1, [pc, #28]	@ (800c008 <__NVIC_EnableIRQ+0x38>)
 800bfea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800bfee:	095b      	lsrs	r3, r3, #5
 800bff0:	2001      	movs	r0, #1
 800bff2:	fa00 f202 	lsl.w	r2, r0, r2
 800bff6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800bffa:	bf00      	nop
 800bffc:	370c      	adds	r7, #12
 800bffe:	46bd      	mov	sp, r7
 800c000:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c004:	4770      	bx	lr
 800c006:	bf00      	nop
 800c008:	e000e100 	.word	0xe000e100

0800c00c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800c00c:	b480      	push	{r7}
 800c00e:	b083      	sub	sp, #12
 800c010:	af00      	add	r7, sp, #0
 800c012:	4603      	mov	r3, r0
 800c014:	6039      	str	r1, [r7, #0]
 800c016:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800c018:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c01c:	2b00      	cmp	r3, #0
 800c01e:	db0a      	blt.n	800c036 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	b2da      	uxtb	r2, r3
 800c024:	490c      	ldr	r1, [pc, #48]	@ (800c058 <__NVIC_SetPriority+0x4c>)
 800c026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c02a:	0112      	lsls	r2, r2, #4
 800c02c:	b2d2      	uxtb	r2, r2
 800c02e:	440b      	add	r3, r1
 800c030:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800c034:	e00a      	b.n	800c04c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800c036:	683b      	ldr	r3, [r7, #0]
 800c038:	b2da      	uxtb	r2, r3
 800c03a:	4908      	ldr	r1, [pc, #32]	@ (800c05c <__NVIC_SetPriority+0x50>)
 800c03c:	79fb      	ldrb	r3, [r7, #7]
 800c03e:	f003 030f 	and.w	r3, r3, #15
 800c042:	3b04      	subs	r3, #4
 800c044:	0112      	lsls	r2, r2, #4
 800c046:	b2d2      	uxtb	r2, r2
 800c048:	440b      	add	r3, r1
 800c04a:	761a      	strb	r2, [r3, #24]
}
 800c04c:	bf00      	nop
 800c04e:	370c      	adds	r7, #12
 800c050:	46bd      	mov	sp, r7
 800c052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c056:	4770      	bx	lr
 800c058:	e000e100 	.word	0xe000e100
 800c05c:	e000ed00 	.word	0xe000ed00

0800c060 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c060:	b480      	push	{r7}
 800c062:	b089      	sub	sp, #36	@ 0x24
 800c064:	af00      	add	r7, sp, #0
 800c066:	60f8      	str	r0, [r7, #12]
 800c068:	60b9      	str	r1, [r7, #8]
 800c06a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	f003 0307 	and.w	r3, r3, #7
 800c072:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800c074:	69fb      	ldr	r3, [r7, #28]
 800c076:	f1c3 0307 	rsb	r3, r3, #7
 800c07a:	2b04      	cmp	r3, #4
 800c07c:	bf28      	it	cs
 800c07e:	2304      	movcs	r3, #4
 800c080:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800c082:	69fb      	ldr	r3, [r7, #28]
 800c084:	3304      	adds	r3, #4
 800c086:	2b06      	cmp	r3, #6
 800c088:	d902      	bls.n	800c090 <NVIC_EncodePriority+0x30>
 800c08a:	69fb      	ldr	r3, [r7, #28]
 800c08c:	3b03      	subs	r3, #3
 800c08e:	e000      	b.n	800c092 <NVIC_EncodePriority+0x32>
 800c090:	2300      	movs	r3, #0
 800c092:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c094:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c098:	69bb      	ldr	r3, [r7, #24]
 800c09a:	fa02 f303 	lsl.w	r3, r2, r3
 800c09e:	43da      	mvns	r2, r3
 800c0a0:	68bb      	ldr	r3, [r7, #8]
 800c0a2:	401a      	ands	r2, r3
 800c0a4:	697b      	ldr	r3, [r7, #20]
 800c0a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800c0a8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800c0ac:	697b      	ldr	r3, [r7, #20]
 800c0ae:	fa01 f303 	lsl.w	r3, r1, r3
 800c0b2:	43d9      	mvns	r1, r3
 800c0b4:	687b      	ldr	r3, [r7, #4]
 800c0b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800c0b8:	4313      	orrs	r3, r2
         );
}
 800c0ba:	4618      	mov	r0, r3
 800c0bc:	3724      	adds	r7, #36	@ 0x24
 800c0be:	46bd      	mov	sp, r7
 800c0c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c4:	4770      	bx	lr
	...

0800c0c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800c0c8:	b580      	push	{r7, lr}
 800c0ca:	b082      	sub	sp, #8
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800c0d0:	687b      	ldr	r3, [r7, #4]
 800c0d2:	3b01      	subs	r3, #1
 800c0d4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c0d8:	d301      	bcc.n	800c0de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800c0da:	2301      	movs	r3, #1
 800c0dc:	e00f      	b.n	800c0fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800c0de:	4a0a      	ldr	r2, [pc, #40]	@ (800c108 <SysTick_Config+0x40>)
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	3b01      	subs	r3, #1
 800c0e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800c0e6:	210f      	movs	r1, #15
 800c0e8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c0ec:	f7ff ff8e 	bl	800c00c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800c0f0:	4b05      	ldr	r3, [pc, #20]	@ (800c108 <SysTick_Config+0x40>)
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800c0f6:	4b04      	ldr	r3, [pc, #16]	@ (800c108 <SysTick_Config+0x40>)
 800c0f8:	2207      	movs	r2, #7
 800c0fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800c0fc:	2300      	movs	r3, #0
}
 800c0fe:	4618      	mov	r0, r3
 800c100:	3708      	adds	r7, #8
 800c102:	46bd      	mov	sp, r7
 800c104:	bd80      	pop	{r7, pc}
 800c106:	bf00      	nop
 800c108:	e000e010 	.word	0xe000e010

0800c10c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800c10c:	b580      	push	{r7, lr}
 800c10e:	b082      	sub	sp, #8
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800c114:	6878      	ldr	r0, [r7, #4]
 800c116:	f7ff ff29 	bl	800bf6c <__NVIC_SetPriorityGrouping>
}
 800c11a:	bf00      	nop
 800c11c:	3708      	adds	r7, #8
 800c11e:	46bd      	mov	sp, r7
 800c120:	bd80      	pop	{r7, pc}

0800c122 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800c122:	b580      	push	{r7, lr}
 800c124:	b086      	sub	sp, #24
 800c126:	af00      	add	r7, sp, #0
 800c128:	4603      	mov	r3, r0
 800c12a:	60b9      	str	r1, [r7, #8]
 800c12c:	607a      	str	r2, [r7, #4]
 800c12e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800c130:	f7ff ff40 	bl	800bfb4 <__NVIC_GetPriorityGrouping>
 800c134:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800c136:	687a      	ldr	r2, [r7, #4]
 800c138:	68b9      	ldr	r1, [r7, #8]
 800c13a:	6978      	ldr	r0, [r7, #20]
 800c13c:	f7ff ff90 	bl	800c060 <NVIC_EncodePriority>
 800c140:	4602      	mov	r2, r0
 800c142:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800c146:	4611      	mov	r1, r2
 800c148:	4618      	mov	r0, r3
 800c14a:	f7ff ff5f 	bl	800c00c <__NVIC_SetPriority>
}
 800c14e:	bf00      	nop
 800c150:	3718      	adds	r7, #24
 800c152:	46bd      	mov	sp, r7
 800c154:	bd80      	pop	{r7, pc}

0800c156 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800c156:	b580      	push	{r7, lr}
 800c158:	b082      	sub	sp, #8
 800c15a:	af00      	add	r7, sp, #0
 800c15c:	4603      	mov	r3, r0
 800c15e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800c160:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800c164:	4618      	mov	r0, r3
 800c166:	f7ff ff33 	bl	800bfd0 <__NVIC_EnableIRQ>
}
 800c16a:	bf00      	nop
 800c16c:	3708      	adds	r7, #8
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}

0800c172 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800c172:	b580      	push	{r7, lr}
 800c174:	b082      	sub	sp, #8
 800c176:	af00      	add	r7, sp, #0
 800c178:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800c17a:	6878      	ldr	r0, [r7, #4]
 800c17c:	f7ff ffa4 	bl	800c0c8 <SysTick_Config>
 800c180:	4603      	mov	r3, r0
}
 800c182:	4618      	mov	r0, r3
 800c184:	3708      	adds	r7, #8
 800c186:	46bd      	mov	sp, r7
 800c188:	bd80      	pop	{r7, pc}
	...

0800c18c <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800c18c:	b580      	push	{r7, lr}
 800c18e:	b084      	sub	sp, #16
 800c190:	af00      	add	r7, sp, #0
 800c192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	2b00      	cmp	r3, #0
 800c198:	d101      	bne.n	800c19e <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 800c19a:	2301      	movs	r3, #1
 800c19c:	e147      	b.n	800c42e <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c1a4:	b2db      	uxtb	r3, r3
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	d106      	bne.n	800c1b8 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	2200      	movs	r2, #0
 800c1ae:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800c1b2:	6878      	ldr	r0, [r7, #4]
 800c1b4:	f7fd fc82 	bl	8009abc <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800c1b8:	687b      	ldr	r3, [r7, #4]
 800c1ba:	681b      	ldr	r3, [r3, #0]
 800c1bc:	699a      	ldr	r2, [r3, #24]
 800c1be:	687b      	ldr	r3, [r7, #4]
 800c1c0:	681b      	ldr	r3, [r3, #0]
 800c1c2:	f022 0210 	bic.w	r2, r2, #16
 800c1c6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c1c8:	f7fe fabe 	bl	800a748 <HAL_GetTick>
 800c1cc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800c1ce:	e012      	b.n	800c1f6 <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800c1d0:	f7fe faba 	bl	800a748 <HAL_GetTick>
 800c1d4:	4602      	mov	r2, r0
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	1ad3      	subs	r3, r2, r3
 800c1da:	2b0a      	cmp	r3, #10
 800c1dc:	d90b      	bls.n	800c1f6 <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c1e2:	f043 0201 	orr.w	r2, r3, #1
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800c1ea:	687b      	ldr	r3, [r7, #4]
 800c1ec:	2203      	movs	r2, #3
 800c1ee:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800c1f2:	2301      	movs	r3, #1
 800c1f4:	e11b      	b.n	800c42e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800c1f6:	687b      	ldr	r3, [r7, #4]
 800c1f8:	681b      	ldr	r3, [r3, #0]
 800c1fa:	699b      	ldr	r3, [r3, #24]
 800c1fc:	f003 0308 	and.w	r3, r3, #8
 800c200:	2b08      	cmp	r3, #8
 800c202:	d0e5      	beq.n	800c1d0 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	681b      	ldr	r3, [r3, #0]
 800c208:	699a      	ldr	r2, [r3, #24]
 800c20a:	687b      	ldr	r3, [r7, #4]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	f042 0201 	orr.w	r2, r2, #1
 800c212:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800c214:	f7fe fa98 	bl	800a748 <HAL_GetTick>
 800c218:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800c21a:	e012      	b.n	800c242 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800c21c:	f7fe fa94 	bl	800a748 <HAL_GetTick>
 800c220:	4602      	mov	r2, r0
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	1ad3      	subs	r3, r2, r3
 800c226:	2b0a      	cmp	r3, #10
 800c228:	d90b      	bls.n	800c242 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c22e:	f043 0201 	orr.w	r2, r3, #1
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2203      	movs	r2, #3
 800c23a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 800c23e:	2301      	movs	r3, #1
 800c240:	e0f5      	b.n	800c42e <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800c242:	687b      	ldr	r3, [r7, #4]
 800c244:	681b      	ldr	r3, [r3, #0]
 800c246:	699b      	ldr	r3, [r3, #24]
 800c248:	f003 0301 	and.w	r3, r3, #1
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d0e5      	beq.n	800c21c <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800c250:	687b      	ldr	r3, [r7, #4]
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	699a      	ldr	r2, [r3, #24]
 800c256:	687b      	ldr	r3, [r7, #4]
 800c258:	681b      	ldr	r3, [r3, #0]
 800c25a:	f042 0202 	orr.w	r2, r2, #2
 800c25e:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	4a74      	ldr	r2, [pc, #464]	@ (800c438 <HAL_FDCAN_Init+0x2ac>)
 800c266:	4293      	cmp	r3, r2
 800c268:	d103      	bne.n	800c272 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 800c26a:	4a74      	ldr	r2, [pc, #464]	@ (800c43c <HAL_FDCAN_Init+0x2b0>)
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	685b      	ldr	r3, [r3, #4]
 800c270:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800c272:	687b      	ldr	r3, [r7, #4]
 800c274:	7c1b      	ldrb	r3, [r3, #16]
 800c276:	2b01      	cmp	r3, #1
 800c278:	d108      	bne.n	800c28c <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800c27a:	687b      	ldr	r3, [r7, #4]
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	699a      	ldr	r2, [r3, #24]
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c288:	619a      	str	r2, [r3, #24]
 800c28a:	e007      	b.n	800c29c <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	681b      	ldr	r3, [r3, #0]
 800c290:	699a      	ldr	r2, [r3, #24]
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c29a:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	7c5b      	ldrb	r3, [r3, #17]
 800c2a0:	2b01      	cmp	r3, #1
 800c2a2:	d108      	bne.n	800c2b6 <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800c2a4:	687b      	ldr	r3, [r7, #4]
 800c2a6:	681b      	ldr	r3, [r3, #0]
 800c2a8:	699a      	ldr	r2, [r3, #24]
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800c2b2:	619a      	str	r2, [r3, #24]
 800c2b4:	e007      	b.n	800c2c6 <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800c2b6:	687b      	ldr	r3, [r7, #4]
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	699a      	ldr	r2, [r3, #24]
 800c2bc:	687b      	ldr	r3, [r7, #4]
 800c2be:	681b      	ldr	r3, [r3, #0]
 800c2c0:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c2c4:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	7c9b      	ldrb	r3, [r3, #18]
 800c2ca:	2b01      	cmp	r3, #1
 800c2cc:	d108      	bne.n	800c2e0 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	699a      	ldr	r2, [r3, #24]
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c2dc:	619a      	str	r2, [r3, #24]
 800c2de:	e007      	b.n	800c2f0 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800c2e0:	687b      	ldr	r3, [r7, #4]
 800c2e2:	681b      	ldr	r3, [r3, #0]
 800c2e4:	699a      	ldr	r2, [r3, #24]
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	681b      	ldr	r3, [r3, #0]
 800c2ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c2ee:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800c2f0:	687b      	ldr	r3, [r7, #4]
 800c2f2:	681b      	ldr	r3, [r3, #0]
 800c2f4:	699b      	ldr	r3, [r3, #24]
 800c2f6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	689a      	ldr	r2, [r3, #8]
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	430a      	orrs	r2, r1
 800c304:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	699a      	ldr	r2, [r3, #24]
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 800c314:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	691a      	ldr	r2, [r3, #16]
 800c31c:	687b      	ldr	r3, [r7, #4]
 800c31e:	681b      	ldr	r3, [r3, #0]
 800c320:	f022 0210 	bic.w	r2, r2, #16
 800c324:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	68db      	ldr	r3, [r3, #12]
 800c32a:	2b01      	cmp	r3, #1
 800c32c:	d108      	bne.n	800c340 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 800c32e:	687b      	ldr	r3, [r7, #4]
 800c330:	681b      	ldr	r3, [r3, #0]
 800c332:	699a      	ldr	r2, [r3, #24]
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	f042 0204 	orr.w	r2, r2, #4
 800c33c:	619a      	str	r2, [r3, #24]
 800c33e:	e02c      	b.n	800c39a <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 800c340:	687b      	ldr	r3, [r7, #4]
 800c342:	68db      	ldr	r3, [r3, #12]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d028      	beq.n	800c39a <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	68db      	ldr	r3, [r3, #12]
 800c34c:	2b02      	cmp	r3, #2
 800c34e:	d01c      	beq.n	800c38a <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	681b      	ldr	r3, [r3, #0]
 800c354:	699a      	ldr	r2, [r3, #24]
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c35e:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	691a      	ldr	r2, [r3, #16]
 800c366:	687b      	ldr	r3, [r7, #4]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	f042 0210 	orr.w	r2, r2, #16
 800c36e:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	68db      	ldr	r3, [r3, #12]
 800c374:	2b03      	cmp	r3, #3
 800c376:	d110      	bne.n	800c39a <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	699a      	ldr	r2, [r3, #24]
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	f042 0220 	orr.w	r2, r2, #32
 800c386:	619a      	str	r2, [r3, #24]
 800c388:	e007      	b.n	800c39a <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	681b      	ldr	r3, [r3, #0]
 800c38e:	699a      	ldr	r2, [r3, #24]
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	681b      	ldr	r3, [r3, #0]
 800c394:	f042 0220 	orr.w	r2, r2, #32
 800c398:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c39a:	687b      	ldr	r3, [r7, #4]
 800c39c:	699b      	ldr	r3, [r3, #24]
 800c39e:	3b01      	subs	r3, #1
 800c3a0:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	69db      	ldr	r3, [r3, #28]
 800c3a6:	3b01      	subs	r3, #1
 800c3a8:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c3aa:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800c3ac:	687b      	ldr	r3, [r7, #4]
 800c3ae:	6a1b      	ldr	r3, [r3, #32]
 800c3b0:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 800c3b2:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 800c3b6:	687b      	ldr	r3, [r7, #4]
 800c3b8:	695b      	ldr	r3, [r3, #20]
 800c3ba:	3b01      	subs	r3, #1
 800c3bc:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c3be:	687b      	ldr	r3, [r7, #4]
 800c3c0:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800c3c2:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800c3c4:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 800c3c6:	687b      	ldr	r3, [r7, #4]
 800c3c8:	689b      	ldr	r3, [r3, #8]
 800c3ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800c3ce:	d115      	bne.n	800c3fc <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c3d0:	687b      	ldr	r3, [r7, #4]
 800c3d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c3d4:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c3da:	3b01      	subs	r3, #1
 800c3dc:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c3de:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c3e4:	3b01      	subs	r3, #1
 800c3e6:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800c3e8:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c3f0:	3b01      	subs	r3, #1
 800c3f2:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c3f4:	687b      	ldr	r3, [r7, #4]
 800c3f6:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 800c3f8:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 800c3fa:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 800c3fc:	687b      	ldr	r3, [r7, #4]
 800c3fe:	681b      	ldr	r3, [r3, #0]
 800c400:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c408:	687b      	ldr	r3, [r7, #4]
 800c40a:	681b      	ldr	r3, [r3, #0]
 800c40c:	430a      	orrs	r2, r1
 800c40e:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 800c412:	6878      	ldr	r0, [r7, #4]
 800c414:	f000 fafc 	bl	800ca10 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 800c418:	687b      	ldr	r3, [r7, #4]
 800c41a:	2200      	movs	r2, #0
 800c41c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 800c41e:	687b      	ldr	r3, [r7, #4]
 800c420:	2200      	movs	r2, #0
 800c422:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	2201      	movs	r2, #1
 800c428:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 800c42c:	2300      	movs	r3, #0
}
 800c42e:	4618      	mov	r0, r3
 800c430:	3710      	adds	r7, #16
 800c432:	46bd      	mov	sp, r7
 800c434:	bd80      	pop	{r7, pc}
 800c436:	bf00      	nop
 800c438:	40006400 	.word	0x40006400
 800c43c:	40006500 	.word	0x40006500

0800c440 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 800c440:	b580      	push	{r7, lr}
 800c442:	b086      	sub	sp, #24
 800c444:	af00      	add	r7, sp, #0
 800c446:	60f8      	str	r0, [r7, #12]
 800c448:	60b9      	str	r1, [r7, #8]
 800c44a:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c452:	b2db      	uxtb	r3, r3
 800c454:	2b02      	cmp	r3, #2
 800c456:	d12c      	bne.n	800c4b2 <HAL_FDCAN_AddMessageToTxFifoQ+0x72>
  {
    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 800c458:	68fb      	ldr	r3, [r7, #12]
 800c45a:	681b      	ldr	r3, [r3, #0]
 800c45c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c460:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c464:	2b00      	cmp	r3, #0
 800c466:	d007      	beq.n	800c478 <HAL_FDCAN_AddMessageToTxFifoQ+0x38>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 800c468:	68fb      	ldr	r3, [r7, #12]
 800c46a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c46c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800c470:	68fb      	ldr	r3, [r7, #12]
 800c472:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 800c474:	2301      	movs	r3, #1
 800c476:	e023      	b.n	800c4c0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 800c478:	68fb      	ldr	r3, [r7, #12]
 800c47a:	681b      	ldr	r3, [r3, #0]
 800c47c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 800c480:	0c1b      	lsrs	r3, r3, #16
 800c482:	f003 0303 	and.w	r3, r3, #3
 800c486:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 800c488:	697b      	ldr	r3, [r7, #20]
 800c48a:	687a      	ldr	r2, [r7, #4]
 800c48c:	68b9      	ldr	r1, [r7, #8]
 800c48e:	68f8      	ldr	r0, [r7, #12]
 800c490:	f000 fb2a 	bl	800cae8 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 800c494:	68fb      	ldr	r3, [r7, #12]
 800c496:	681b      	ldr	r3, [r3, #0]
 800c498:	2101      	movs	r1, #1
 800c49a:	697a      	ldr	r2, [r7, #20]
 800c49c:	fa01 f202 	lsl.w	r2, r1, r2
 800c4a0:	f8c3 20cc 	str.w	r2, [r3, #204]	@ 0xcc

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 800c4a4:	2201      	movs	r2, #1
 800c4a6:	697b      	ldr	r3, [r7, #20]
 800c4a8:	409a      	lsls	r2, r3
 800c4aa:	68fb      	ldr	r3, [r7, #12]
 800c4ac:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Return function status */
    return HAL_OK;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	e006      	b.n	800c4c0 <HAL_FDCAN_AddMessageToTxFifoQ+0x80>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c4b6:	f043 0208 	orr.w	r2, r3, #8
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800c4be:	2301      	movs	r3, #1
  }
}
 800c4c0:	4618      	mov	r0, r3
 800c4c2:	3718      	adds	r7, #24
 800c4c4:	46bd      	mov	sp, r7
 800c4c6:	bd80      	pop	{r7, pc}

0800c4c8 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 800c4c8:	b480      	push	{r7}
 800c4ca:	b08b      	sub	sp, #44	@ 0x2c
 800c4cc:	af00      	add	r7, sp, #0
 800c4ce:	60f8      	str	r0, [r7, #12]
 800c4d0:	60b9      	str	r1, [r7, #8]
 800c4d2:	607a      	str	r2, [r7, #4]
 800c4d4:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 800c4d6:	2300      	movs	r3, #0
 800c4d8:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c4e0:	76fb      	strb	r3, [r7, #27]

  /* Check function parameters */
  assert_param(IS_FDCAN_RX_FIFO(RxLocation));

  if (state == HAL_FDCAN_STATE_BUSY)
 800c4e2:	7efb      	ldrb	r3, [r7, #27]
 800c4e4:	2b02      	cmp	r3, #2
 800c4e6:	f040 80e8 	bne.w	800c6ba <HAL_FDCAN_GetRxMessage+0x1f2>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800c4ea:	68bb      	ldr	r3, [r7, #8]
 800c4ec:	2b40      	cmp	r3, #64	@ 0x40
 800c4ee:	d137      	bne.n	800c560 <HAL_FDCAN_GetRxMessage+0x98>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 800c4f0:	68fb      	ldr	r3, [r7, #12]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c4f8:	f003 030f 	and.w	r3, r3, #15
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d107      	bne.n	800c510 <HAL_FDCAN_GetRxMessage+0x48>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800c500:	68fb      	ldr	r3, [r7, #12]
 800c502:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c504:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800c50c:	2301      	movs	r3, #1
 800c50e:	e0db      	b.n	800c6c8 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	681b      	ldr	r3, [r3, #0]
 800c514:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c518:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c51c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c520:	d10a      	bne.n	800c538 <HAL_FDCAN_GetRxMessage+0x70>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F0OM) >> FDCAN_RXGFC_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800c522:	68fb      	ldr	r3, [r7, #12]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c52a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800c52e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c532:	d101      	bne.n	800c538 <HAL_FDCAN_GetRxMessage+0x70>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800c534:	2301      	movs	r3, #1
 800c536:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 800c538:	68fb      	ldr	r3, [r7, #12]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800c540:	0a1b      	lsrs	r3, r3, #8
 800c542:	f003 0303 	and.w	r3, r3, #3
 800c546:	69fa      	ldr	r2, [r7, #28]
 800c548:	4413      	add	r3, r2
 800c54a:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * SRAMCAN_RF0_SIZE));
 800c54c:	68fb      	ldr	r3, [r7, #12]
 800c54e:	6c99      	ldr	r1, [r3, #72]	@ 0x48
 800c550:	69fa      	ldr	r2, [r7, #28]
 800c552:	4613      	mov	r3, r2
 800c554:	00db      	lsls	r3, r3, #3
 800c556:	4413      	add	r3, r2
 800c558:	00db      	lsls	r3, r3, #3
 800c55a:	440b      	add	r3, r1
 800c55c:	627b      	str	r3, [r7, #36]	@ 0x24
 800c55e:	e036      	b.n	800c5ce <HAL_FDCAN_GetRxMessage+0x106>
      }
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	681b      	ldr	r3, [r3, #0]
 800c564:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c568:	f003 030f 	and.w	r3, r3, #15
 800c56c:	2b00      	cmp	r3, #0
 800c56e:	d107      	bne.n	800c580 <HAL_FDCAN_GetRxMessage+0xb8>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 800c570:	68fb      	ldr	r3, [r7, #12]
 800c572:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c574:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	661a      	str	r2, [r3, #96]	@ 0x60

        return HAL_ERROR;
 800c57c:	2301      	movs	r3, #1
 800c57e:	e0a3      	b.n	800c6c8 <HAL_FDCAN_GetRxMessage+0x200>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c588:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c58c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c590:	d10a      	bne.n	800c5a8 <HAL_FDCAN_GetRxMessage+0xe0>
        {
          if (((hfdcan->Instance->RXGFC & FDCAN_RXGFC_F1OM) >> FDCAN_RXGFC_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 800c592:	68fb      	ldr	r3, [r7, #12]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c59a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c59e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c5a2:	d101      	bne.n	800c5a8 <HAL_FDCAN_GetRxMessage+0xe0>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 800c5a4:	2301      	movs	r3, #1
 800c5a6:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800c5b0:	0a1b      	lsrs	r3, r3, #8
 800c5b2:	f003 0303 	and.w	r3, r3, #3
 800c5b6:	69fa      	ldr	r2, [r7, #28]
 800c5b8:	4413      	add	r3, r2
 800c5ba:	61fb      	str	r3, [r7, #28]
        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * SRAMCAN_RF1_SIZE));
 800c5bc:	68fb      	ldr	r3, [r7, #12]
 800c5be:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800c5c0:	69fa      	ldr	r2, [r7, #28]
 800c5c2:	4613      	mov	r3, r2
 800c5c4:	00db      	lsls	r3, r3, #3
 800c5c6:	4413      	add	r3, r2
 800c5c8:	00db      	lsls	r3, r3, #3
 800c5ca:	440b      	add	r3, r1
 800c5cc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 800c5ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5d0:	681b      	ldr	r3, [r3, #0]
 800c5d2:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 800c5da:	687b      	ldr	r3, [r7, #4]
 800c5dc:	685b      	ldr	r3, [r3, #4]
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d107      	bne.n	800c5f2 <HAL_FDCAN_GetRxMessage+0x12a>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 800c5e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	0c9b      	lsrs	r3, r3, #18
 800c5e8:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800c5ec:	687b      	ldr	r3, [r7, #4]
 800c5ee:	601a      	str	r2, [r3, #0]
 800c5f0:	e005      	b.n	800c5fe <HAL_FDCAN_GetRxMessage+0x136>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 800c5f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c5f4:	681b      	ldr	r3, [r3, #0]
 800c5f6:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800c5fa:	687b      	ldr	r3, [r7, #4]
 800c5fc:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 800c5fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c600:	681b      	ldr	r3, [r3, #0]
 800c602:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 800c606:	687b      	ldr	r3, [r7, #4]
 800c608:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 800c60a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c60c:	681b      	ldr	r3, [r3, #0]
 800c60e:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 800c612:	687b      	ldr	r3, [r7, #4]
 800c614:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 800c616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c618:	3304      	adds	r3, #4
 800c61a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 800c61c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c61e:	681b      	ldr	r3, [r3, #0]
 800c620:	b29a      	uxth	r2, r3
 800c622:	687b      	ldr	r3, [r7, #4]
 800c624:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 800c626:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c628:	681b      	ldr	r3, [r3, #0]
 800c62a:	0c1b      	lsrs	r3, r3, #16
 800c62c:	f003 020f 	and.w	r2, r3, #15
 800c630:	687b      	ldr	r3, [r7, #4]
 800c632:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 800c634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c636:	681b      	ldr	r3, [r3, #0]
 800c638:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 800c640:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c642:	681b      	ldr	r3, [r3, #0]
 800c644:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 800c648:	687b      	ldr	r3, [r7, #4]
 800c64a:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 800c64c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c64e:	681b      	ldr	r3, [r3, #0]
 800c650:	0e1b      	lsrs	r3, r3, #24
 800c652:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 800c65a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	0fda      	lsrs	r2, r3, #31
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 800c664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c666:	3304      	adds	r3, #4
 800c668:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 800c66a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c66c:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800c66e:	2300      	movs	r3, #0
 800c670:	623b      	str	r3, [r7, #32]
 800c672:	e00a      	b.n	800c68a <HAL_FDCAN_GetRxMessage+0x1c2>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 800c674:	697a      	ldr	r2, [r7, #20]
 800c676:	6a3b      	ldr	r3, [r7, #32]
 800c678:	441a      	add	r2, r3
 800c67a:	6839      	ldr	r1, [r7, #0]
 800c67c:	6a3b      	ldr	r3, [r7, #32]
 800c67e:	440b      	add	r3, r1
 800c680:	7812      	ldrb	r2, [r2, #0]
 800c682:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 800c684:	6a3b      	ldr	r3, [r7, #32]
 800c686:	3301      	adds	r3, #1
 800c688:	623b      	str	r3, [r7, #32]
 800c68a:	687b      	ldr	r3, [r7, #4]
 800c68c:	68db      	ldr	r3, [r3, #12]
 800c68e:	4a11      	ldr	r2, [pc, #68]	@ (800c6d4 <HAL_FDCAN_GetRxMessage+0x20c>)
 800c690:	5cd3      	ldrb	r3, [r2, r3]
 800c692:	461a      	mov	r2, r3
 800c694:	6a3b      	ldr	r3, [r7, #32]
 800c696:	4293      	cmp	r3, r2
 800c698:	d3ec      	bcc.n	800c674 <HAL_FDCAN_GetRxMessage+0x1ac>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 800c69a:	68bb      	ldr	r3, [r7, #8]
 800c69c:	2b40      	cmp	r3, #64	@ 0x40
 800c69e:	d105      	bne.n	800c6ac <HAL_FDCAN_GetRxMessage+0x1e4>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 800c6a0:	68fb      	ldr	r3, [r7, #12]
 800c6a2:	681b      	ldr	r3, [r3, #0]
 800c6a4:	69fa      	ldr	r2, [r7, #28]
 800c6a6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
 800c6aa:	e004      	b.n	800c6b6 <HAL_FDCAN_GetRxMessage+0x1ee>
    }
    else /* Rx element is assigned to the Rx FIFO 1 */
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 800c6ac:	68fb      	ldr	r3, [r7, #12]
 800c6ae:	681b      	ldr	r3, [r3, #0]
 800c6b0:	69fa      	ldr	r2, [r7, #28]
 800c6b2:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }

    /* Return function status */
    return HAL_OK;
 800c6b6:	2300      	movs	r3, #0
 800c6b8:	e006      	b.n	800c6c8 <HAL_FDCAN_GetRxMessage+0x200>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 800c6ba:	68fb      	ldr	r3, [r7, #12]
 800c6bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c6be:	f043 0208 	orr.w	r2, r3, #8
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	661a      	str	r2, [r3, #96]	@ 0x60

    return HAL_ERROR;
 800c6c6:	2301      	movs	r3, #1
  }
}
 800c6c8:	4618      	mov	r0, r3
 800c6ca:	372c      	adds	r7, #44	@ 0x2c
 800c6cc:	46bd      	mov	sp, r7
 800c6ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6d2:	4770      	bx	lr
 800c6d4:	08015ff0 	.word	0x08015ff0

0800c6d8 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 800c6d8:	b580      	push	{r7, lr}
 800c6da:	b08c      	sub	sp, #48	@ 0x30
 800c6dc:	af00      	add	r7, sp, #0
 800c6de:	6078      	str	r0, [r7, #4]
  uint32_t TransmittedBuffers;
  uint32_t AbortedBuffers;
  uint32_t itsource;
  uint32_t itflag;

  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	681b      	ldr	r3, [r3, #0]
 800c6e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6e6:	f403 53e0 	and.w	r3, r3, #7168	@ 0x1c00
 800c6ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
  TxEventFifoITs &= hfdcan->Instance->IE;
 800c6ec:	687b      	ldr	r3, [r7, #4]
 800c6ee:	681b      	ldr	r3, [r3, #0]
 800c6f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c6f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c6f4:	4013      	ands	r3, r2
 800c6f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 800c6f8:	687b      	ldr	r3, [r7, #4]
 800c6fa:	681b      	ldr	r3, [r3, #0]
 800c6fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c6fe:	f003 0307 	and.w	r3, r3, #7
 800c702:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo0ITs &= hfdcan->Instance->IE;
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c70a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c70c:	4013      	ands	r3, r2
 800c70e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 800c710:	687b      	ldr	r3, [r7, #4]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c716:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c71a:	627b      	str	r3, [r7, #36]	@ 0x24
  RxFifo1ITs &= hfdcan->Instance->IE;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	681b      	ldr	r3, [r3, #0]
 800c720:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c722:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c724:	4013      	ands	r3, r2
 800c726:	627b      	str	r3, [r7, #36]	@ 0x24
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 800c728:	687b      	ldr	r3, [r7, #4]
 800c72a:	681b      	ldr	r3, [r3, #0]
 800c72c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c72e:	f403 0371 	and.w	r3, r3, #15794176	@ 0xf10000
 800c732:	623b      	str	r3, [r7, #32]
  Errors &= hfdcan->Instance->IE;
 800c734:	687b      	ldr	r3, [r7, #4]
 800c736:	681b      	ldr	r3, [r3, #0]
 800c738:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c73a:	6a3a      	ldr	r2, [r7, #32]
 800c73c:	4013      	ands	r3, r2
 800c73e:	623b      	str	r3, [r7, #32]
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c746:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800c74a:	61fb      	str	r3, [r7, #28]
  ErrorStatusITs &= hfdcan->Instance->IE;
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	681b      	ldr	r3, [r3, #0]
 800c750:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c752:	69fa      	ldr	r2, [r7, #28]
 800c754:	4013      	ands	r3, r2
 800c756:	61fb      	str	r3, [r7, #28]
  itsource = hfdcan->Instance->IE;
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c75e:	61bb      	str	r3, [r7, #24]
  itflag = hfdcan->Instance->IR;
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	681b      	ldr	r3, [r3, #0]
 800c764:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800c766:	617b      	str	r3, [r7, #20]

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 800c768:	697b      	ldr	r3, [r7, #20]
 800c76a:	099b      	lsrs	r3, r3, #6
 800c76c:	f003 0301 	and.w	r3, r3, #1
 800c770:	2b00      	cmp	r3, #0
 800c772:	d00c      	beq.n	800c78e <HAL_FDCAN_IRQHandler+0xb6>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 800c774:	69bb      	ldr	r3, [r7, #24]
 800c776:	099b      	lsrs	r3, r3, #6
 800c778:	f003 0301 	and.w	r3, r3, #1
 800c77c:	2b00      	cmp	r3, #0
 800c77e:	d006      	beq.n	800c78e <HAL_FDCAN_IRQHandler+0xb6>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	681b      	ldr	r3, [r3, #0]
 800c784:	2240      	movs	r2, #64	@ 0x40
 800c786:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 800c788:	6878      	ldr	r0, [r7, #4]
 800c78a:	f000 f922 	bl	800c9d2 <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 800c78e:	697b      	ldr	r3, [r7, #20]
 800c790:	0a1b      	lsrs	r3, r3, #8
 800c792:	f003 0301 	and.w	r3, r3, #1
 800c796:	2b00      	cmp	r3, #0
 800c798:	d01a      	beq.n	800c7d0 <HAL_FDCAN_IRQHandler+0xf8>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 800c79a:	69bb      	ldr	r3, [r7, #24]
 800c79c:	0a1b      	lsrs	r3, r3, #8
 800c79e:	f003 0301 	and.w	r3, r3, #1
 800c7a2:	2b00      	cmp	r3, #0
 800c7a4:	d014      	beq.n	800c7d0 <HAL_FDCAN_IRQHandler+0xf8>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 800c7a6:	687b      	ldr	r3, [r7, #4]
 800c7a8:	681b      	ldr	r3, [r3, #0]
 800c7aa:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800c7ae:	613b      	str	r3, [r7, #16]
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800c7b8:	693a      	ldr	r2, [r7, #16]
 800c7ba:	4013      	ands	r3, r2
 800c7bc:	613b      	str	r3, [r7, #16]

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	681b      	ldr	r3, [r3, #0]
 800c7c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c7c6:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 800c7c8:	6939      	ldr	r1, [r7, #16]
 800c7ca:	6878      	ldr	r0, [r7, #4]
 800c7cc:	f000 f8e2 	bl	800c994 <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 800c7d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c7d2:	2b00      	cmp	r3, #0
 800c7d4:	d007      	beq.n	800c7e6 <HAL_FDCAN_IRQHandler+0x10e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	681b      	ldr	r3, [r3, #0]
 800c7da:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c7dc:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 800c7de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c7e0:	6878      	ldr	r0, [r7, #4]
 800c7e2:	f000 f8ac 	bl	800c93e <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 800c7e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c7e8:	2b00      	cmp	r3, #0
 800c7ea:	d007      	beq.n	800c7fc <HAL_FDCAN_IRQHandler+0x124>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c7f2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 800c7f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c7f6:	6878      	ldr	r0, [r7, #4]
 800c7f8:	f7fd fb1a 	bl	8009e30 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 800c7fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	d007      	beq.n	800c812 <HAL_FDCAN_IRQHandler+0x13a>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 800c802:	687b      	ldr	r3, [r7, #4]
 800c804:	681b      	ldr	r3, [r3, #0]
 800c806:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c808:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 800c80a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c80c:	6878      	ldr	r0, [r7, #4]
 800c80e:	f000 f8a1 	bl	800c954 <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 800c812:	697b      	ldr	r3, [r7, #20]
 800c814:	0a5b      	lsrs	r3, r3, #9
 800c816:	f003 0301 	and.w	r3, r3, #1
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d00d      	beq.n	800c83a <HAL_FDCAN_IRQHandler+0x162>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 800c81e:	69bb      	ldr	r3, [r7, #24]
 800c820:	0a5b      	lsrs	r3, r3, #9
 800c822:	f003 0301 	and.w	r3, r3, #1
 800c826:	2b00      	cmp	r3, #0
 800c828:	d007      	beq.n	800c83a <HAL_FDCAN_IRQHandler+0x162>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 800c82a:	687b      	ldr	r3, [r7, #4]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c832:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 800c834:	6878      	ldr	r0, [r7, #4]
 800c836:	f000 f898 	bl	800c96a <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TX_COMPLETE) != RESET)
 800c83a:	697b      	ldr	r3, [r7, #20]
 800c83c:	09db      	lsrs	r3, r3, #7
 800c83e:	f003 0301 	and.w	r3, r3, #1
 800c842:	2b00      	cmp	r3, #0
 800c844:	d019      	beq.n	800c87a <HAL_FDCAN_IRQHandler+0x1a2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TX_COMPLETE) != RESET)
 800c846:	69bb      	ldr	r3, [r7, #24]
 800c848:	09db      	lsrs	r3, r3, #7
 800c84a:	f003 0301 	and.w	r3, r3, #1
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d013      	beq.n	800c87a <HAL_FDCAN_IRQHandler+0x1a2>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 800c852:	687b      	ldr	r3, [r7, #4]
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800c85a:	60fb      	str	r3, [r7, #12]
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	681b      	ldr	r3, [r3, #0]
 800c860:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 800c864:	68fa      	ldr	r2, [r7, #12]
 800c866:	4013      	ands	r3, r2
 800c868:	60fb      	str	r3, [r7, #12]

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	681b      	ldr	r3, [r3, #0]
 800c86e:	2280      	movs	r2, #128	@ 0x80
 800c870:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 800c872:	68f9      	ldr	r1, [r7, #12]
 800c874:	6878      	ldr	r0, [r7, #4]
 800c876:	f000 f882 	bl	800c97e <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 800c87a:	697b      	ldr	r3, [r7, #20]
 800c87c:	0b5b      	lsrs	r3, r3, #13
 800c87e:	f003 0301 	and.w	r3, r3, #1
 800c882:	2b00      	cmp	r3, #0
 800c884:	d00d      	beq.n	800c8a2 <HAL_FDCAN_IRQHandler+0x1ca>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 800c886:	69bb      	ldr	r3, [r7, #24]
 800c888:	0b5b      	lsrs	r3, r3, #13
 800c88a:	f003 0301 	and.w	r3, r3, #1
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d007      	beq.n	800c8a2 <HAL_FDCAN_IRQHandler+0x1ca>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800c89a:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 800c89c:	6878      	ldr	r0, [r7, #4]
 800c89e:	f000 f884 	bl	800c9aa <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 800c8a2:	697b      	ldr	r3, [r7, #20]
 800c8a4:	0bdb      	lsrs	r3, r3, #15
 800c8a6:	f003 0301 	and.w	r3, r3, #1
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d00d      	beq.n	800c8ca <HAL_FDCAN_IRQHandler+0x1f2>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 800c8ae:	69bb      	ldr	r3, [r7, #24]
 800c8b0:	0bdb      	lsrs	r3, r3, #15
 800c8b2:	f003 0301 	and.w	r3, r3, #1
 800c8b6:	2b00      	cmp	r3, #0
 800c8b8:	d007      	beq.n	800c8ca <HAL_FDCAN_IRQHandler+0x1f2>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	681b      	ldr	r3, [r3, #0]
 800c8be:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800c8c2:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 800c8c4:	6878      	ldr	r0, [r7, #4]
 800c8c6:	f000 f87a 	bl	800c9be <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_FLAG(itflag, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 800c8ca:	697b      	ldr	r3, [r7, #20]
 800c8cc:	0b9b      	lsrs	r3, r3, #14
 800c8ce:	f003 0301 	and.w	r3, r3, #1
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d010      	beq.n	800c8f8 <HAL_FDCAN_IRQHandler+0x220>
  {
    if (FDCAN_CHECK_IT_SOURCE(itsource, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 800c8d6:	69bb      	ldr	r3, [r7, #24]
 800c8d8:	0b9b      	lsrs	r3, r3, #14
 800c8da:	f003 0301 	and.w	r3, r3, #1
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d00a      	beq.n	800c8f8 <HAL_FDCAN_IRQHandler+0x220>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800c8ea:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c8f0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	661a      	str	r2, [r3, #96]	@ 0x60
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 800c8f8:	69fb      	ldr	r3, [r7, #28]
 800c8fa:	2b00      	cmp	r3, #0
 800c8fc:	d007      	beq.n	800c90e <HAL_FDCAN_IRQHandler+0x236>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	69fa      	ldr	r2, [r7, #28]
 800c904:	651a      	str	r2, [r3, #80]	@ 0x50
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 800c906:	69f9      	ldr	r1, [r7, #28]
 800c908:	6878      	ldr	r0, [r7, #4]
 800c90a:	f000 f876 	bl	800c9fa <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 800c90e:	6a3b      	ldr	r3, [r7, #32]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d009      	beq.n	800c928 <HAL_FDCAN_IRQHandler+0x250>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	681b      	ldr	r3, [r3, #0]
 800c918:	6a3a      	ldr	r2, [r7, #32]
 800c91a:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 800c91c:	687b      	ldr	r3, [r7, #4]
 800c91e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800c920:	6a3b      	ldr	r3, [r7, #32]
 800c922:	431a      	orrs	r2, r3
 800c924:	687b      	ldr	r3, [r7, #4]
 800c926:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	d002      	beq.n	800c936 <HAL_FDCAN_IRQHandler+0x25e>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	f000 f858 	bl	800c9e6 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 800c936:	bf00      	nop
 800c938:	3730      	adds	r7, #48	@ 0x30
 800c93a:	46bd      	mov	sp, r7
 800c93c:	bd80      	pop	{r7, pc}

0800c93e <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 800c93e:	b480      	push	{r7}
 800c940:	b083      	sub	sp, #12
 800c942:	af00      	add	r7, sp, #0
 800c944:	6078      	str	r0, [r7, #4]
 800c946:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 800c948:	bf00      	nop
 800c94a:	370c      	adds	r7, #12
 800c94c:	46bd      	mov	sp, r7
 800c94e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c952:	4770      	bx	lr

0800c954 <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 800c954:	b480      	push	{r7}
 800c956:	b083      	sub	sp, #12
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
 800c95c:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 800c95e:	bf00      	nop
 800c960:	370c      	adds	r7, #12
 800c962:	46bd      	mov	sp, r7
 800c964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c968:	4770      	bx	lr

0800c96a <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800c96a:	b480      	push	{r7}
 800c96c:	b083      	sub	sp, #12
 800c96e:	af00      	add	r7, sp, #0
 800c970:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 800c972:	bf00      	nop
 800c974:	370c      	adds	r7, #12
 800c976:	46bd      	mov	sp, r7
 800c978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c97c:	4770      	bx	lr

0800c97e <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800c97e:	b480      	push	{r7}
 800c980:	b083      	sub	sp, #12
 800c982:	af00      	add	r7, sp, #0
 800c984:	6078      	str	r0, [r7, #4]
 800c986:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 800c988:	bf00      	nop
 800c98a:	370c      	adds	r7, #12
 800c98c:	46bd      	mov	sp, r7
 800c98e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c992:	4770      	bx	lr

0800c994 <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 800c994:	b480      	push	{r7}
 800c996:	b083      	sub	sp, #12
 800c998:	af00      	add	r7, sp, #0
 800c99a:	6078      	str	r0, [r7, #4]
 800c99c:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 800c99e:	bf00      	nop
 800c9a0:	370c      	adds	r7, #12
 800c9a2:	46bd      	mov	sp, r7
 800c9a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9a8:	4770      	bx	lr

0800c9aa <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800c9aa:	b480      	push	{r7}
 800c9ac:	b083      	sub	sp, #12
 800c9ae:	af00      	add	r7, sp, #0
 800c9b0:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 800c9b2:	bf00      	nop
 800c9b4:	370c      	adds	r7, #12
 800c9b6:	46bd      	mov	sp, r7
 800c9b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9bc:	4770      	bx	lr

0800c9be <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800c9be:	b480      	push	{r7}
 800c9c0:	b083      	sub	sp, #12
 800c9c2:	af00      	add	r7, sp, #0
 800c9c4:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 800c9c6:	bf00      	nop
 800c9c8:	370c      	adds	r7, #12
 800c9ca:	46bd      	mov	sp, r7
 800c9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9d0:	4770      	bx	lr

0800c9d2 <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800c9d2:	b480      	push	{r7}
 800c9d4:	b083      	sub	sp, #12
 800c9d6:	af00      	add	r7, sp, #0
 800c9d8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 800c9da:	bf00      	nop
 800c9dc:	370c      	adds	r7, #12
 800c9de:	46bd      	mov	sp, r7
 800c9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9e4:	4770      	bx	lr

0800c9e6 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 800c9e6:	b480      	push	{r7}
 800c9e8:	b083      	sub	sp, #12
 800c9ea:	af00      	add	r7, sp, #0
 800c9ec:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 800c9ee:	bf00      	nop
 800c9f0:	370c      	adds	r7, #12
 800c9f2:	46bd      	mov	sp, r7
 800c9f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c9f8:	4770      	bx	lr

0800c9fa <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 800c9fa:	b480      	push	{r7}
 800c9fc:	b083      	sub	sp, #12
 800c9fe:	af00      	add	r7, sp, #0
 800ca00:	6078      	str	r0, [r7, #4]
 800ca02:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 800ca04:	bf00      	nop
 800ca06:	370c      	adds	r7, #12
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca0e:	4770      	bx	lr

0800ca10 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 800ca10:	b480      	push	{r7}
 800ca12:	b085      	sub	sp, #20
 800ca14:	af00      	add	r7, sp, #0
 800ca16:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 800ca18:	4b30      	ldr	r3, [pc, #192]	@ (800cadc <FDCAN_CalcultateRamBlockAddresses+0xcc>)
 800ca1a:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	4a2f      	ldr	r2, [pc, #188]	@ (800cae0 <FDCAN_CalcultateRamBlockAddresses+0xd0>)
 800ca22:	4293      	cmp	r3, r2
 800ca24:	d103      	bne.n	800ca2e <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 800ca26:	68bb      	ldr	r3, [r7, #8]
 800ca28:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800ca2c:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN2 */
#if defined(FDCAN3)
  if (hfdcan->Instance == FDCAN3)
 800ca2e:	687b      	ldr	r3, [r7, #4]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	4a2c      	ldr	r2, [pc, #176]	@ (800cae4 <FDCAN_CalcultateRamBlockAddresses+0xd4>)
 800ca34:	4293      	cmp	r3, r2
 800ca36:	d103      	bne.n	800ca40 <FDCAN_CalcultateRamBlockAddresses+0x30>
  {
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
 800ca38:	68bb      	ldr	r3, [r7, #8]
 800ca3a:	f503 63d4 	add.w	r3, r3, #1696	@ 0x6a0
 800ca3e:	60bb      	str	r3, [r7, #8]
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	68ba      	ldr	r2, [r7, #8]
 800ca44:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 800ca46:	687b      	ldr	r3, [r7, #4]
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca4e:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 800ca52:	687b      	ldr	r3, [r7, #4]
 800ca54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ca56:	041a      	lsls	r2, r3, #16
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	681b      	ldr	r3, [r3, #0]
 800ca5c:	430a      	orrs	r2, r1
 800ca5e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 800ca62:	68bb      	ldr	r3, [r7, #8]
 800ca64:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 800ca68:	687b      	ldr	r3, [r7, #4]
 800ca6a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 800ca6c:	687b      	ldr	r3, [r7, #4]
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800ca74:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ca7c:	061a      	lsls	r2, r3, #24
 800ca7e:	687b      	ldr	r3, [r7, #4]
 800ca80:	681b      	ldr	r3, [r3, #0]
 800ca82:	430a      	orrs	r2, r1
 800ca84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 800ca88:	68bb      	ldr	r3, [r7, #8]
 800ca8a:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 800ca92:	68bb      	ldr	r3, [r7, #8]
 800ca94:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 800ca9c:	68bb      	ldr	r3, [r7, #8]
 800ca9e:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 800caa6:	68bb      	ldr	r3, [r7, #8]
 800caa8:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800cab0:	68bb      	ldr	r3, [r7, #8]
 800cab2:	60fb      	str	r3, [r7, #12]
 800cab4:	e005      	b.n	800cac2 <FDCAN_CalcultateRamBlockAddresses+0xb2>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 800cab6:	68fb      	ldr	r3, [r7, #12]
 800cab8:	2200      	movs	r2, #0
 800caba:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 800cabc:	68fb      	ldr	r3, [r7, #12]
 800cabe:	3304      	adds	r3, #4
 800cac0:	60fb      	str	r3, [r7, #12]
 800cac2:	68bb      	ldr	r3, [r7, #8]
 800cac4:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 800cac8:	68fa      	ldr	r2, [r7, #12]
 800caca:	429a      	cmp	r2, r3
 800cacc:	d3f3      	bcc.n	800cab6 <FDCAN_CalcultateRamBlockAddresses+0xa6>
  }
}
 800cace:	bf00      	nop
 800cad0:	bf00      	nop
 800cad2:	3714      	adds	r7, #20
 800cad4:	46bd      	mov	sp, r7
 800cad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cada:	4770      	bx	lr
 800cadc:	4000a400 	.word	0x4000a400
 800cae0:	40006800 	.word	0x40006800
 800cae4:	40006c00 	.word	0x40006c00

0800cae8 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 800cae8:	b480      	push	{r7}
 800caea:	b089      	sub	sp, #36	@ 0x24
 800caec:	af00      	add	r7, sp, #0
 800caee:	60f8      	str	r0, [r7, #12]
 800caf0:	60b9      	str	r1, [r7, #8]
 800caf2:	607a      	str	r2, [r7, #4]
 800caf4:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 800caf6:	68bb      	ldr	r3, [r7, #8]
 800caf8:	685b      	ldr	r3, [r3, #4]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d10a      	bne.n	800cb14 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800cafe:	68bb      	ldr	r3, [r7, #8]
 800cb00:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 800cb02:	68bb      	ldr	r3, [r7, #8]
 800cb04:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 800cb06:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 800cb08:	68bb      	ldr	r3, [r7, #8]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800cb0e:	4313      	orrs	r3, r2
 800cb10:	61fb      	str	r3, [r7, #28]
 800cb12:	e00a      	b.n	800cb2a <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800cb14:	68bb      	ldr	r3, [r7, #8]
 800cb16:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 800cb1c:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 800cb1e:	68bb      	ldr	r3, [r7, #8]
 800cb20:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 800cb22:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 800cb24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800cb28:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	6a1b      	ldr	r3, [r3, #32]
 800cb2e:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 800cb30:	68bb      	ldr	r3, [r7, #8]
 800cb32:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800cb34:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 800cb36:	68bb      	ldr	r3, [r7, #8]
 800cb38:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 800cb3a:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 800cb3c:	68bb      	ldr	r3, [r7, #8]
 800cb3e:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 800cb40:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 800cb42:	68bb      	ldr	r3, [r7, #8]
 800cb44:	68db      	ldr	r3, [r3, #12]
 800cb46:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 800cb48:	4313      	orrs	r3, r2
 800cb4a:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxFIFOQSA + (BufferIndex * SRAMCAN_TFQ_SIZE));
 800cb4c:	68fb      	ldr	r3, [r7, #12]
 800cb4e:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800cb50:	683a      	ldr	r2, [r7, #0]
 800cb52:	4613      	mov	r3, r2
 800cb54:	00db      	lsls	r3, r3, #3
 800cb56:	4413      	add	r3, r2
 800cb58:	00db      	lsls	r3, r3, #3
 800cb5a:	440b      	add	r3, r1
 800cb5c:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 800cb5e:	69bb      	ldr	r3, [r7, #24]
 800cb60:	69fa      	ldr	r2, [r7, #28]
 800cb62:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800cb64:	69bb      	ldr	r3, [r7, #24]
 800cb66:	3304      	adds	r3, #4
 800cb68:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 800cb6a:	69bb      	ldr	r3, [r7, #24]
 800cb6c:	693a      	ldr	r2, [r7, #16]
 800cb6e:	601a      	str	r2, [r3, #0]
  TxAddress++;
 800cb70:	69bb      	ldr	r3, [r7, #24]
 800cb72:	3304      	adds	r3, #4
 800cb74:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800cb76:	2300      	movs	r3, #0
 800cb78:	617b      	str	r3, [r7, #20]
 800cb7a:	e020      	b.n	800cbbe <FDCAN_CopyMessageToRAM+0xd6>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800cb7c:	697b      	ldr	r3, [r7, #20]
 800cb7e:	3303      	adds	r3, #3
 800cb80:	687a      	ldr	r2, [r7, #4]
 800cb82:	4413      	add	r3, r2
 800cb84:	781b      	ldrb	r3, [r3, #0]
 800cb86:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800cb88:	697b      	ldr	r3, [r7, #20]
 800cb8a:	3302      	adds	r3, #2
 800cb8c:	6879      	ldr	r1, [r7, #4]
 800cb8e:	440b      	add	r3, r1
 800cb90:	781b      	ldrb	r3, [r3, #0]
 800cb92:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800cb94:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800cb96:	697b      	ldr	r3, [r7, #20]
 800cb98:	3301      	adds	r3, #1
 800cb9a:	6879      	ldr	r1, [r7, #4]
 800cb9c:	440b      	add	r3, r1
 800cb9e:	781b      	ldrb	r3, [r3, #0]
 800cba0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 800cba2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 800cba4:	6879      	ldr	r1, [r7, #4]
 800cba6:	697a      	ldr	r2, [r7, #20]
 800cba8:	440a      	add	r2, r1
 800cbaa:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 800cbac:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 800cbae:	69bb      	ldr	r3, [r7, #24]
 800cbb0:	601a      	str	r2, [r3, #0]
    TxAddress++;
 800cbb2:	69bb      	ldr	r3, [r7, #24]
 800cbb4:	3304      	adds	r3, #4
 800cbb6:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 800cbb8:	697b      	ldr	r3, [r7, #20]
 800cbba:	3304      	adds	r3, #4
 800cbbc:	617b      	str	r3, [r7, #20]
 800cbbe:	68bb      	ldr	r3, [r7, #8]
 800cbc0:	68db      	ldr	r3, [r3, #12]
 800cbc2:	4a06      	ldr	r2, [pc, #24]	@ (800cbdc <FDCAN_CopyMessageToRAM+0xf4>)
 800cbc4:	5cd3      	ldrb	r3, [r2, r3]
 800cbc6:	461a      	mov	r2, r3
 800cbc8:	697b      	ldr	r3, [r7, #20]
 800cbca:	4293      	cmp	r3, r2
 800cbcc:	d3d6      	bcc.n	800cb7c <FDCAN_CopyMessageToRAM+0x94>
  }
}
 800cbce:	bf00      	nop
 800cbd0:	bf00      	nop
 800cbd2:	3724      	adds	r7, #36	@ 0x24
 800cbd4:	46bd      	mov	sp, r7
 800cbd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbda:	4770      	bx	lr
 800cbdc:	08015ff0 	.word	0x08015ff0

0800cbe0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800cbe0:	b480      	push	{r7}
 800cbe2:	b087      	sub	sp, #28
 800cbe4:	af00      	add	r7, sp, #0
 800cbe6:	6078      	str	r0, [r7, #4]
 800cbe8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800cbea:	2300      	movs	r3, #0
 800cbec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 800cbee:	e15a      	b.n	800cea6 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800cbf0:	683b      	ldr	r3, [r7, #0]
 800cbf2:	681a      	ldr	r2, [r3, #0]
 800cbf4:	2101      	movs	r1, #1
 800cbf6:	697b      	ldr	r3, [r7, #20]
 800cbf8:	fa01 f303 	lsl.w	r3, r1, r3
 800cbfc:	4013      	ands	r3, r2
 800cbfe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	2b00      	cmp	r3, #0
 800cc04:	f000 814c 	beq.w	800cea0 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800cc08:	683b      	ldr	r3, [r7, #0]
 800cc0a:	685b      	ldr	r3, [r3, #4]
 800cc0c:	f003 0303 	and.w	r3, r3, #3
 800cc10:	2b01      	cmp	r3, #1
 800cc12:	d005      	beq.n	800cc20 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800cc14:	683b      	ldr	r3, [r7, #0]
 800cc16:	685b      	ldr	r3, [r3, #4]
 800cc18:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800cc1c:	2b02      	cmp	r3, #2
 800cc1e:	d130      	bne.n	800cc82 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	689b      	ldr	r3, [r3, #8]
 800cc24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800cc26:	697b      	ldr	r3, [r7, #20]
 800cc28:	005b      	lsls	r3, r3, #1
 800cc2a:	2203      	movs	r2, #3
 800cc2c:	fa02 f303 	lsl.w	r3, r2, r3
 800cc30:	43db      	mvns	r3, r3
 800cc32:	693a      	ldr	r2, [r7, #16]
 800cc34:	4013      	ands	r3, r2
 800cc36:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800cc38:	683b      	ldr	r3, [r7, #0]
 800cc3a:	68da      	ldr	r2, [r3, #12]
 800cc3c:	697b      	ldr	r3, [r7, #20]
 800cc3e:	005b      	lsls	r3, r3, #1
 800cc40:	fa02 f303 	lsl.w	r3, r2, r3
 800cc44:	693a      	ldr	r2, [r7, #16]
 800cc46:	4313      	orrs	r3, r2
 800cc48:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800cc4a:	687b      	ldr	r3, [r7, #4]
 800cc4c:	693a      	ldr	r2, [r7, #16]
 800cc4e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800cc50:	687b      	ldr	r3, [r7, #4]
 800cc52:	685b      	ldr	r3, [r3, #4]
 800cc54:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800cc56:	2201      	movs	r2, #1
 800cc58:	697b      	ldr	r3, [r7, #20]
 800cc5a:	fa02 f303 	lsl.w	r3, r2, r3
 800cc5e:	43db      	mvns	r3, r3
 800cc60:	693a      	ldr	r2, [r7, #16]
 800cc62:	4013      	ands	r3, r2
 800cc64:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800cc66:	683b      	ldr	r3, [r7, #0]
 800cc68:	685b      	ldr	r3, [r3, #4]
 800cc6a:	091b      	lsrs	r3, r3, #4
 800cc6c:	f003 0201 	and.w	r2, r3, #1
 800cc70:	697b      	ldr	r3, [r7, #20]
 800cc72:	fa02 f303 	lsl.w	r3, r2, r3
 800cc76:	693a      	ldr	r2, [r7, #16]
 800cc78:	4313      	orrs	r3, r2
 800cc7a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	693a      	ldr	r2, [r7, #16]
 800cc80:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800cc82:	683b      	ldr	r3, [r7, #0]
 800cc84:	685b      	ldr	r3, [r3, #4]
 800cc86:	f003 0303 	and.w	r3, r3, #3
 800cc8a:	2b03      	cmp	r3, #3
 800cc8c:	d017      	beq.n	800ccbe <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	68db      	ldr	r3, [r3, #12]
 800cc92:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800cc94:	697b      	ldr	r3, [r7, #20]
 800cc96:	005b      	lsls	r3, r3, #1
 800cc98:	2203      	movs	r2, #3
 800cc9a:	fa02 f303 	lsl.w	r3, r2, r3
 800cc9e:	43db      	mvns	r3, r3
 800cca0:	693a      	ldr	r2, [r7, #16]
 800cca2:	4013      	ands	r3, r2
 800cca4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800cca6:	683b      	ldr	r3, [r7, #0]
 800cca8:	689a      	ldr	r2, [r3, #8]
 800ccaa:	697b      	ldr	r3, [r7, #20]
 800ccac:	005b      	lsls	r3, r3, #1
 800ccae:	fa02 f303 	lsl.w	r3, r2, r3
 800ccb2:	693a      	ldr	r2, [r7, #16]
 800ccb4:	4313      	orrs	r3, r2
 800ccb6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800ccb8:	687b      	ldr	r3, [r7, #4]
 800ccba:	693a      	ldr	r2, [r7, #16]
 800ccbc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800ccbe:	683b      	ldr	r3, [r7, #0]
 800ccc0:	685b      	ldr	r3, [r3, #4]
 800ccc2:	f003 0303 	and.w	r3, r3, #3
 800ccc6:	2b02      	cmp	r3, #2
 800ccc8:	d123      	bne.n	800cd12 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800ccca:	697b      	ldr	r3, [r7, #20]
 800cccc:	08da      	lsrs	r2, r3, #3
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	3208      	adds	r2, #8
 800ccd2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ccd6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800ccd8:	697b      	ldr	r3, [r7, #20]
 800ccda:	f003 0307 	and.w	r3, r3, #7
 800ccde:	009b      	lsls	r3, r3, #2
 800cce0:	220f      	movs	r2, #15
 800cce2:	fa02 f303 	lsl.w	r3, r2, r3
 800cce6:	43db      	mvns	r3, r3
 800cce8:	693a      	ldr	r2, [r7, #16]
 800ccea:	4013      	ands	r3, r2
 800ccec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 800ccee:	683b      	ldr	r3, [r7, #0]
 800ccf0:	691a      	ldr	r2, [r3, #16]
 800ccf2:	697b      	ldr	r3, [r7, #20]
 800ccf4:	f003 0307 	and.w	r3, r3, #7
 800ccf8:	009b      	lsls	r3, r3, #2
 800ccfa:	fa02 f303 	lsl.w	r3, r2, r3
 800ccfe:	693a      	ldr	r2, [r7, #16]
 800cd00:	4313      	orrs	r3, r2
 800cd02:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800cd04:	697b      	ldr	r3, [r7, #20]
 800cd06:	08da      	lsrs	r2, r3, #3
 800cd08:	687b      	ldr	r3, [r7, #4]
 800cd0a:	3208      	adds	r2, #8
 800cd0c:	6939      	ldr	r1, [r7, #16]
 800cd0e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800cd12:	687b      	ldr	r3, [r7, #4]
 800cd14:	681b      	ldr	r3, [r3, #0]
 800cd16:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800cd18:	697b      	ldr	r3, [r7, #20]
 800cd1a:	005b      	lsls	r3, r3, #1
 800cd1c:	2203      	movs	r2, #3
 800cd1e:	fa02 f303 	lsl.w	r3, r2, r3
 800cd22:	43db      	mvns	r3, r3
 800cd24:	693a      	ldr	r2, [r7, #16]
 800cd26:	4013      	ands	r3, r2
 800cd28:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800cd2a:	683b      	ldr	r3, [r7, #0]
 800cd2c:	685b      	ldr	r3, [r3, #4]
 800cd2e:	f003 0203 	and.w	r2, r3, #3
 800cd32:	697b      	ldr	r3, [r7, #20]
 800cd34:	005b      	lsls	r3, r3, #1
 800cd36:	fa02 f303 	lsl.w	r3, r2, r3
 800cd3a:	693a      	ldr	r2, [r7, #16]
 800cd3c:	4313      	orrs	r3, r2
 800cd3e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	693a      	ldr	r2, [r7, #16]
 800cd44:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800cd46:	683b      	ldr	r3, [r7, #0]
 800cd48:	685b      	ldr	r3, [r3, #4]
 800cd4a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	f000 80a6 	beq.w	800cea0 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800cd54:	4b5b      	ldr	r3, [pc, #364]	@ (800cec4 <HAL_GPIO_Init+0x2e4>)
 800cd56:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cd58:	4a5a      	ldr	r2, [pc, #360]	@ (800cec4 <HAL_GPIO_Init+0x2e4>)
 800cd5a:	f043 0301 	orr.w	r3, r3, #1
 800cd5e:	6613      	str	r3, [r2, #96]	@ 0x60
 800cd60:	4b58      	ldr	r3, [pc, #352]	@ (800cec4 <HAL_GPIO_Init+0x2e4>)
 800cd62:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800cd64:	f003 0301 	and.w	r3, r3, #1
 800cd68:	60bb      	str	r3, [r7, #8]
 800cd6a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 800cd6c:	4a56      	ldr	r2, [pc, #344]	@ (800cec8 <HAL_GPIO_Init+0x2e8>)
 800cd6e:	697b      	ldr	r3, [r7, #20]
 800cd70:	089b      	lsrs	r3, r3, #2
 800cd72:	3302      	adds	r3, #2
 800cd74:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cd78:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800cd7a:	697b      	ldr	r3, [r7, #20]
 800cd7c:	f003 0303 	and.w	r3, r3, #3
 800cd80:	009b      	lsls	r3, r3, #2
 800cd82:	220f      	movs	r2, #15
 800cd84:	fa02 f303 	lsl.w	r3, r2, r3
 800cd88:	43db      	mvns	r3, r3
 800cd8a:	693a      	ldr	r2, [r7, #16]
 800cd8c:	4013      	ands	r3, r2
 800cd8e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800cd90:	687b      	ldr	r3, [r7, #4]
 800cd92:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800cd96:	d01f      	beq.n	800cdd8 <HAL_GPIO_Init+0x1f8>
 800cd98:	687b      	ldr	r3, [r7, #4]
 800cd9a:	4a4c      	ldr	r2, [pc, #304]	@ (800cecc <HAL_GPIO_Init+0x2ec>)
 800cd9c:	4293      	cmp	r3, r2
 800cd9e:	d019      	beq.n	800cdd4 <HAL_GPIO_Init+0x1f4>
 800cda0:	687b      	ldr	r3, [r7, #4]
 800cda2:	4a4b      	ldr	r2, [pc, #300]	@ (800ced0 <HAL_GPIO_Init+0x2f0>)
 800cda4:	4293      	cmp	r3, r2
 800cda6:	d013      	beq.n	800cdd0 <HAL_GPIO_Init+0x1f0>
 800cda8:	687b      	ldr	r3, [r7, #4]
 800cdaa:	4a4a      	ldr	r2, [pc, #296]	@ (800ced4 <HAL_GPIO_Init+0x2f4>)
 800cdac:	4293      	cmp	r3, r2
 800cdae:	d00d      	beq.n	800cdcc <HAL_GPIO_Init+0x1ec>
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	4a49      	ldr	r2, [pc, #292]	@ (800ced8 <HAL_GPIO_Init+0x2f8>)
 800cdb4:	4293      	cmp	r3, r2
 800cdb6:	d007      	beq.n	800cdc8 <HAL_GPIO_Init+0x1e8>
 800cdb8:	687b      	ldr	r3, [r7, #4]
 800cdba:	4a48      	ldr	r2, [pc, #288]	@ (800cedc <HAL_GPIO_Init+0x2fc>)
 800cdbc:	4293      	cmp	r3, r2
 800cdbe:	d101      	bne.n	800cdc4 <HAL_GPIO_Init+0x1e4>
 800cdc0:	2305      	movs	r3, #5
 800cdc2:	e00a      	b.n	800cdda <HAL_GPIO_Init+0x1fa>
 800cdc4:	2306      	movs	r3, #6
 800cdc6:	e008      	b.n	800cdda <HAL_GPIO_Init+0x1fa>
 800cdc8:	2304      	movs	r3, #4
 800cdca:	e006      	b.n	800cdda <HAL_GPIO_Init+0x1fa>
 800cdcc:	2303      	movs	r3, #3
 800cdce:	e004      	b.n	800cdda <HAL_GPIO_Init+0x1fa>
 800cdd0:	2302      	movs	r3, #2
 800cdd2:	e002      	b.n	800cdda <HAL_GPIO_Init+0x1fa>
 800cdd4:	2301      	movs	r3, #1
 800cdd6:	e000      	b.n	800cdda <HAL_GPIO_Init+0x1fa>
 800cdd8:	2300      	movs	r3, #0
 800cdda:	697a      	ldr	r2, [r7, #20]
 800cddc:	f002 0203 	and.w	r2, r2, #3
 800cde0:	0092      	lsls	r2, r2, #2
 800cde2:	4093      	lsls	r3, r2
 800cde4:	693a      	ldr	r2, [r7, #16]
 800cde6:	4313      	orrs	r3, r2
 800cde8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800cdea:	4937      	ldr	r1, [pc, #220]	@ (800cec8 <HAL_GPIO_Init+0x2e8>)
 800cdec:	697b      	ldr	r3, [r7, #20]
 800cdee:	089b      	lsrs	r3, r3, #2
 800cdf0:	3302      	adds	r3, #2
 800cdf2:	693a      	ldr	r2, [r7, #16]
 800cdf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800cdf8:	4b39      	ldr	r3, [pc, #228]	@ (800cee0 <HAL_GPIO_Init+0x300>)
 800cdfa:	689b      	ldr	r3, [r3, #8]
 800cdfc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	43db      	mvns	r3, r3
 800ce02:	693a      	ldr	r2, [r7, #16]
 800ce04:	4013      	ands	r3, r2
 800ce06:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800ce08:	683b      	ldr	r3, [r7, #0]
 800ce0a:	685b      	ldr	r3, [r3, #4]
 800ce0c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d003      	beq.n	800ce1c <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 800ce14:	693a      	ldr	r2, [r7, #16]
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	4313      	orrs	r3, r2
 800ce1a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800ce1c:	4a30      	ldr	r2, [pc, #192]	@ (800cee0 <HAL_GPIO_Init+0x300>)
 800ce1e:	693b      	ldr	r3, [r7, #16]
 800ce20:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800ce22:	4b2f      	ldr	r3, [pc, #188]	@ (800cee0 <HAL_GPIO_Init+0x300>)
 800ce24:	68db      	ldr	r3, [r3, #12]
 800ce26:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	43db      	mvns	r3, r3
 800ce2c:	693a      	ldr	r2, [r7, #16]
 800ce2e:	4013      	ands	r3, r2
 800ce30:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800ce32:	683b      	ldr	r3, [r7, #0]
 800ce34:	685b      	ldr	r3, [r3, #4]
 800ce36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800ce3a:	2b00      	cmp	r3, #0
 800ce3c:	d003      	beq.n	800ce46 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 800ce3e:	693a      	ldr	r2, [r7, #16]
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	4313      	orrs	r3, r2
 800ce44:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800ce46:	4a26      	ldr	r2, [pc, #152]	@ (800cee0 <HAL_GPIO_Init+0x300>)
 800ce48:	693b      	ldr	r3, [r7, #16]
 800ce4a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 800ce4c:	4b24      	ldr	r3, [pc, #144]	@ (800cee0 <HAL_GPIO_Init+0x300>)
 800ce4e:	685b      	ldr	r3, [r3, #4]
 800ce50:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ce52:	68fb      	ldr	r3, [r7, #12]
 800ce54:	43db      	mvns	r3, r3
 800ce56:	693a      	ldr	r2, [r7, #16]
 800ce58:	4013      	ands	r3, r2
 800ce5a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800ce5c:	683b      	ldr	r3, [r7, #0]
 800ce5e:	685b      	ldr	r3, [r3, #4]
 800ce60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800ce64:	2b00      	cmp	r3, #0
 800ce66:	d003      	beq.n	800ce70 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800ce68:	693a      	ldr	r2, [r7, #16]
 800ce6a:	68fb      	ldr	r3, [r7, #12]
 800ce6c:	4313      	orrs	r3, r2
 800ce6e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800ce70:	4a1b      	ldr	r2, [pc, #108]	@ (800cee0 <HAL_GPIO_Init+0x300>)
 800ce72:	693b      	ldr	r3, [r7, #16]
 800ce74:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800ce76:	4b1a      	ldr	r3, [pc, #104]	@ (800cee0 <HAL_GPIO_Init+0x300>)
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	43db      	mvns	r3, r3
 800ce80:	693a      	ldr	r2, [r7, #16]
 800ce82:	4013      	ands	r3, r2
 800ce84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	685b      	ldr	r3, [r3, #4]
 800ce8a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d003      	beq.n	800ce9a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800ce92:	693a      	ldr	r2, [r7, #16]
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	4313      	orrs	r3, r2
 800ce98:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800ce9a:	4a11      	ldr	r2, [pc, #68]	@ (800cee0 <HAL_GPIO_Init+0x300>)
 800ce9c:	693b      	ldr	r3, [r7, #16]
 800ce9e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800cea0:	697b      	ldr	r3, [r7, #20]
 800cea2:	3301      	adds	r3, #1
 800cea4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800cea6:	683b      	ldr	r3, [r7, #0]
 800cea8:	681a      	ldr	r2, [r3, #0]
 800ceaa:	697b      	ldr	r3, [r7, #20]
 800ceac:	fa22 f303 	lsr.w	r3, r2, r3
 800ceb0:	2b00      	cmp	r3, #0
 800ceb2:	f47f ae9d 	bne.w	800cbf0 <HAL_GPIO_Init+0x10>
  }
}
 800ceb6:	bf00      	nop
 800ceb8:	bf00      	nop
 800ceba:	371c      	adds	r7, #28
 800cebc:	46bd      	mov	sp, r7
 800cebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cec2:	4770      	bx	lr
 800cec4:	40021000 	.word	0x40021000
 800cec8:	40010000 	.word	0x40010000
 800cecc:	48000400 	.word	0x48000400
 800ced0:	48000800 	.word	0x48000800
 800ced4:	48000c00 	.word	0x48000c00
 800ced8:	48001000 	.word	0x48001000
 800cedc:	48001400 	.word	0x48001400
 800cee0:	40010400 	.word	0x40010400

0800cee4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800cee4:	b480      	push	{r7}
 800cee6:	b085      	sub	sp, #20
 800cee8:	af00      	add	r7, sp, #0
 800ceea:	6078      	str	r0, [r7, #4]
 800ceec:	460b      	mov	r3, r1
 800ceee:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 800cef0:	687b      	ldr	r3, [r7, #4]
 800cef2:	691a      	ldr	r2, [r3, #16]
 800cef4:	887b      	ldrh	r3, [r7, #2]
 800cef6:	4013      	ands	r3, r2
 800cef8:	2b00      	cmp	r3, #0
 800cefa:	d002      	beq.n	800cf02 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800cefc:	2301      	movs	r3, #1
 800cefe:	73fb      	strb	r3, [r7, #15]
 800cf00:	e001      	b.n	800cf06 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800cf02:	2300      	movs	r3, #0
 800cf04:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800cf06:	7bfb      	ldrb	r3, [r7, #15]
}
 800cf08:	4618      	mov	r0, r3
 800cf0a:	3714      	adds	r7, #20
 800cf0c:	46bd      	mov	sp, r7
 800cf0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf12:	4770      	bx	lr

0800cf14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800cf14:	b480      	push	{r7}
 800cf16:	b083      	sub	sp, #12
 800cf18:	af00      	add	r7, sp, #0
 800cf1a:	6078      	str	r0, [r7, #4]
 800cf1c:	460b      	mov	r3, r1
 800cf1e:	807b      	strh	r3, [r7, #2]
 800cf20:	4613      	mov	r3, r2
 800cf22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800cf24:	787b      	ldrb	r3, [r7, #1]
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d003      	beq.n	800cf32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800cf2a:	887a      	ldrh	r2, [r7, #2]
 800cf2c:	687b      	ldr	r3, [r7, #4]
 800cf2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800cf30:	e002      	b.n	800cf38 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800cf32:	887a      	ldrh	r2, [r7, #2]
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800cf38:	bf00      	nop
 800cf3a:	370c      	adds	r7, #12
 800cf3c:	46bd      	mov	sp, r7
 800cf3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf42:	4770      	bx	lr

0800cf44 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800cf44:	b480      	push	{r7}
 800cf46:	b085      	sub	sp, #20
 800cf48:	af00      	add	r7, sp, #0
 800cf4a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d141      	bne.n	800cfd6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cf52:	4b4b      	ldr	r3, [pc, #300]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf54:	681b      	ldr	r3, [r3, #0]
 800cf56:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cf5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cf5e:	d131      	bne.n	800cfc4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cf60:	4b47      	ldr	r3, [pc, #284]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf62:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cf66:	4a46      	ldr	r2, [pc, #280]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf68:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cf6c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cf70:	4b43      	ldr	r3, [pc, #268]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800cf78:	4a41      	ldr	r2, [pc, #260]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cf7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800cf7e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800cf80:	4b40      	ldr	r3, [pc, #256]	@ (800d084 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800cf82:	681b      	ldr	r3, [r3, #0]
 800cf84:	2232      	movs	r2, #50	@ 0x32
 800cf86:	fb02 f303 	mul.w	r3, r2, r3
 800cf8a:	4a3f      	ldr	r2, [pc, #252]	@ (800d088 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800cf8c:	fba2 2303 	umull	r2, r3, r2, r3
 800cf90:	0c9b      	lsrs	r3, r3, #18
 800cf92:	3301      	adds	r3, #1
 800cf94:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cf96:	e002      	b.n	800cf9e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	3b01      	subs	r3, #1
 800cf9c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800cf9e:	4b38      	ldr	r3, [pc, #224]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfa0:	695b      	ldr	r3, [r3, #20]
 800cfa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cfa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cfaa:	d102      	bne.n	800cfb2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800cfac:	68fb      	ldr	r3, [r7, #12]
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d1f2      	bne.n	800cf98 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800cfb2:	4b33      	ldr	r3, [pc, #204]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfb4:	695b      	ldr	r3, [r3, #20]
 800cfb6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800cfba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cfbe:	d158      	bne.n	800d072 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800cfc0:	2303      	movs	r3, #3
 800cfc2:	e057      	b.n	800d074 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cfc4:	4b2e      	ldr	r3, [pc, #184]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cfca:	4a2d      	ldr	r2, [pc, #180]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cfd0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800cfd4:	e04d      	b.n	800d072 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cfdc:	d141      	bne.n	800d062 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800cfde:	4b28      	ldr	r3, [pc, #160]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800cfe6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800cfea:	d131      	bne.n	800d050 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800cfec:	4b24      	ldr	r3, [pc, #144]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cfee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800cff2:	4a23      	ldr	r2, [pc, #140]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cff8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800cffc:	4b20      	ldr	r3, [pc, #128]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d004:	4a1e      	ldr	r2, [pc, #120]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d006:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800d00a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800d00c:	4b1d      	ldr	r3, [pc, #116]	@ (800d084 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	2232      	movs	r2, #50	@ 0x32
 800d012:	fb02 f303 	mul.w	r3, r2, r3
 800d016:	4a1c      	ldr	r2, [pc, #112]	@ (800d088 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800d018:	fba2 2303 	umull	r2, r3, r2, r3
 800d01c:	0c9b      	lsrs	r3, r3, #18
 800d01e:	3301      	adds	r3, #1
 800d020:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d022:	e002      	b.n	800d02a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800d024:	68fb      	ldr	r3, [r7, #12]
 800d026:	3b01      	subs	r3, #1
 800d028:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800d02a:	4b15      	ldr	r3, [pc, #84]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d02c:	695b      	ldr	r3, [r3, #20]
 800d02e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d032:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d036:	d102      	bne.n	800d03e <HAL_PWREx_ControlVoltageScaling+0xfa>
 800d038:	68fb      	ldr	r3, [r7, #12]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d1f2      	bne.n	800d024 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800d03e:	4b10      	ldr	r3, [pc, #64]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d040:	695b      	ldr	r3, [r3, #20]
 800d042:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d046:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d04a:	d112      	bne.n	800d072 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800d04c:	2303      	movs	r3, #3
 800d04e:	e011      	b.n	800d074 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800d050:	4b0b      	ldr	r3, [pc, #44]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d052:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d056:	4a0a      	ldr	r2, [pc, #40]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d058:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d05c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800d060:	e007      	b.n	800d072 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800d062:	4b07      	ldr	r3, [pc, #28]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d064:	681b      	ldr	r3, [r3, #0]
 800d066:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800d06a:	4a05      	ldr	r2, [pc, #20]	@ (800d080 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800d06c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800d070:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800d072:	2300      	movs	r3, #0
}
 800d074:	4618      	mov	r0, r3
 800d076:	3714      	adds	r7, #20
 800d078:	46bd      	mov	sp, r7
 800d07a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07e:	4770      	bx	lr
 800d080:	40007000 	.word	0x40007000
 800d084:	20000044 	.word	0x20000044
 800d088:	431bde83 	.word	0x431bde83

0800d08c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800d08c:	b480      	push	{r7}
 800d08e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800d090:	4b05      	ldr	r3, [pc, #20]	@ (800d0a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d092:	689b      	ldr	r3, [r3, #8]
 800d094:	4a04      	ldr	r2, [pc, #16]	@ (800d0a8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800d096:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d09a:	6093      	str	r3, [r2, #8]
}
 800d09c:	bf00      	nop
 800d09e:	46bd      	mov	sp, r7
 800d0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0a4:	4770      	bx	lr
 800d0a6:	bf00      	nop
 800d0a8:	40007000 	.word	0x40007000

0800d0ac <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800d0ac:	b580      	push	{r7, lr}
 800d0ae:	b088      	sub	sp, #32
 800d0b0:	af00      	add	r7, sp, #0
 800d0b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800d0b4:	687b      	ldr	r3, [r7, #4]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d101      	bne.n	800d0be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800d0ba:	2301      	movs	r3, #1
 800d0bc:	e2fe      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	681b      	ldr	r3, [r3, #0]
 800d0c2:	f003 0301 	and.w	r3, r3, #1
 800d0c6:	2b00      	cmp	r3, #0
 800d0c8:	d075      	beq.n	800d1b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d0ca:	4b97      	ldr	r3, [pc, #604]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d0cc:	689b      	ldr	r3, [r3, #8]
 800d0ce:	f003 030c 	and.w	r3, r3, #12
 800d0d2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d0d4:	4b94      	ldr	r3, [pc, #592]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d0d6:	68db      	ldr	r3, [r3, #12]
 800d0d8:	f003 0303 	and.w	r3, r3, #3
 800d0dc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800d0de:	69bb      	ldr	r3, [r7, #24]
 800d0e0:	2b0c      	cmp	r3, #12
 800d0e2:	d102      	bne.n	800d0ea <HAL_RCC_OscConfig+0x3e>
 800d0e4:	697b      	ldr	r3, [r7, #20]
 800d0e6:	2b03      	cmp	r3, #3
 800d0e8:	d002      	beq.n	800d0f0 <HAL_RCC_OscConfig+0x44>
 800d0ea:	69bb      	ldr	r3, [r7, #24]
 800d0ec:	2b08      	cmp	r3, #8
 800d0ee:	d10b      	bne.n	800d108 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d0f0:	4b8d      	ldr	r3, [pc, #564]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d0f2:	681b      	ldr	r3, [r3, #0]
 800d0f4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d05b      	beq.n	800d1b4 <HAL_RCC_OscConfig+0x108>
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	685b      	ldr	r3, [r3, #4]
 800d100:	2b00      	cmp	r3, #0
 800d102:	d157      	bne.n	800d1b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800d104:	2301      	movs	r3, #1
 800d106:	e2d9      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800d108:	687b      	ldr	r3, [r7, #4]
 800d10a:	685b      	ldr	r3, [r3, #4]
 800d10c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d110:	d106      	bne.n	800d120 <HAL_RCC_OscConfig+0x74>
 800d112:	4b85      	ldr	r3, [pc, #532]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	4a84      	ldr	r2, [pc, #528]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d118:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d11c:	6013      	str	r3, [r2, #0]
 800d11e:	e01d      	b.n	800d15c <HAL_RCC_OscConfig+0xb0>
 800d120:	687b      	ldr	r3, [r7, #4]
 800d122:	685b      	ldr	r3, [r3, #4]
 800d124:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800d128:	d10c      	bne.n	800d144 <HAL_RCC_OscConfig+0x98>
 800d12a:	4b7f      	ldr	r3, [pc, #508]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	4a7e      	ldr	r2, [pc, #504]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d130:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800d134:	6013      	str	r3, [r2, #0]
 800d136:	4b7c      	ldr	r3, [pc, #496]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d138:	681b      	ldr	r3, [r3, #0]
 800d13a:	4a7b      	ldr	r2, [pc, #492]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d13c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800d140:	6013      	str	r3, [r2, #0]
 800d142:	e00b      	b.n	800d15c <HAL_RCC_OscConfig+0xb0>
 800d144:	4b78      	ldr	r3, [pc, #480]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d146:	681b      	ldr	r3, [r3, #0]
 800d148:	4a77      	ldr	r2, [pc, #476]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d14a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800d14e:	6013      	str	r3, [r2, #0]
 800d150:	4b75      	ldr	r3, [pc, #468]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d152:	681b      	ldr	r3, [r3, #0]
 800d154:	4a74      	ldr	r2, [pc, #464]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d156:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800d15a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800d15c:	687b      	ldr	r3, [r7, #4]
 800d15e:	685b      	ldr	r3, [r3, #4]
 800d160:	2b00      	cmp	r3, #0
 800d162:	d013      	beq.n	800d18c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d164:	f7fd faf0 	bl	800a748 <HAL_GetTick>
 800d168:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d16a:	e008      	b.n	800d17e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d16c:	f7fd faec 	bl	800a748 <HAL_GetTick>
 800d170:	4602      	mov	r2, r0
 800d172:	693b      	ldr	r3, [r7, #16]
 800d174:	1ad3      	subs	r3, r2, r3
 800d176:	2b64      	cmp	r3, #100	@ 0x64
 800d178:	d901      	bls.n	800d17e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800d17a:	2303      	movs	r3, #3
 800d17c:	e29e      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d17e:	4b6a      	ldr	r3, [pc, #424]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d180:	681b      	ldr	r3, [r3, #0]
 800d182:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d186:	2b00      	cmp	r3, #0
 800d188:	d0f0      	beq.n	800d16c <HAL_RCC_OscConfig+0xc0>
 800d18a:	e014      	b.n	800d1b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d18c:	f7fd fadc 	bl	800a748 <HAL_GetTick>
 800d190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d192:	e008      	b.n	800d1a6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800d194:	f7fd fad8 	bl	800a748 <HAL_GetTick>
 800d198:	4602      	mov	r2, r0
 800d19a:	693b      	ldr	r3, [r7, #16]
 800d19c:	1ad3      	subs	r3, r2, r3
 800d19e:	2b64      	cmp	r3, #100	@ 0x64
 800d1a0:	d901      	bls.n	800d1a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800d1a2:	2303      	movs	r3, #3
 800d1a4:	e28a      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800d1a6:	4b60      	ldr	r3, [pc, #384]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d1ae:	2b00      	cmp	r3, #0
 800d1b0:	d1f0      	bne.n	800d194 <HAL_RCC_OscConfig+0xe8>
 800d1b2:	e000      	b.n	800d1b6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800d1b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	f003 0302 	and.w	r3, r3, #2
 800d1be:	2b00      	cmp	r3, #0
 800d1c0:	d075      	beq.n	800d2ae <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800d1c2:	4b59      	ldr	r3, [pc, #356]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d1c4:	689b      	ldr	r3, [r3, #8]
 800d1c6:	f003 030c 	and.w	r3, r3, #12
 800d1ca:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800d1cc:	4b56      	ldr	r3, [pc, #344]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d1ce:	68db      	ldr	r3, [r3, #12]
 800d1d0:	f003 0303 	and.w	r3, r3, #3
 800d1d4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800d1d6:	69bb      	ldr	r3, [r7, #24]
 800d1d8:	2b0c      	cmp	r3, #12
 800d1da:	d102      	bne.n	800d1e2 <HAL_RCC_OscConfig+0x136>
 800d1dc:	697b      	ldr	r3, [r7, #20]
 800d1de:	2b02      	cmp	r3, #2
 800d1e0:	d002      	beq.n	800d1e8 <HAL_RCC_OscConfig+0x13c>
 800d1e2:	69bb      	ldr	r3, [r7, #24]
 800d1e4:	2b04      	cmp	r3, #4
 800d1e6:	d11f      	bne.n	800d228 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d1e8:	4b4f      	ldr	r3, [pc, #316]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d1ea:	681b      	ldr	r3, [r3, #0]
 800d1ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d1f0:	2b00      	cmp	r3, #0
 800d1f2:	d005      	beq.n	800d200 <HAL_RCC_OscConfig+0x154>
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	68db      	ldr	r3, [r3, #12]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d101      	bne.n	800d200 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800d1fc:	2301      	movs	r3, #1
 800d1fe:	e25d      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d200:	4b49      	ldr	r3, [pc, #292]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d202:	685b      	ldr	r3, [r3, #4]
 800d204:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	691b      	ldr	r3, [r3, #16]
 800d20c:	061b      	lsls	r3, r3, #24
 800d20e:	4946      	ldr	r1, [pc, #280]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d210:	4313      	orrs	r3, r2
 800d212:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800d214:	4b45      	ldr	r3, [pc, #276]	@ (800d32c <HAL_RCC_OscConfig+0x280>)
 800d216:	681b      	ldr	r3, [r3, #0]
 800d218:	4618      	mov	r0, r3
 800d21a:	f7fd fa49 	bl	800a6b0 <HAL_InitTick>
 800d21e:	4603      	mov	r3, r0
 800d220:	2b00      	cmp	r3, #0
 800d222:	d043      	beq.n	800d2ac <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800d224:	2301      	movs	r3, #1
 800d226:	e249      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	68db      	ldr	r3, [r3, #12]
 800d22c:	2b00      	cmp	r3, #0
 800d22e:	d023      	beq.n	800d278 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800d230:	4b3d      	ldr	r3, [pc, #244]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d232:	681b      	ldr	r3, [r3, #0]
 800d234:	4a3c      	ldr	r2, [pc, #240]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d236:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d23a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d23c:	f7fd fa84 	bl	800a748 <HAL_GetTick>
 800d240:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d242:	e008      	b.n	800d256 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d244:	f7fd fa80 	bl	800a748 <HAL_GetTick>
 800d248:	4602      	mov	r2, r0
 800d24a:	693b      	ldr	r3, [r7, #16]
 800d24c:	1ad3      	subs	r3, r2, r3
 800d24e:	2b02      	cmp	r3, #2
 800d250:	d901      	bls.n	800d256 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800d252:	2303      	movs	r3, #3
 800d254:	e232      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d256:	4b34      	ldr	r3, [pc, #208]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d25e:	2b00      	cmp	r3, #0
 800d260:	d0f0      	beq.n	800d244 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800d262:	4b31      	ldr	r3, [pc, #196]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d264:	685b      	ldr	r3, [r3, #4]
 800d266:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	691b      	ldr	r3, [r3, #16]
 800d26e:	061b      	lsls	r3, r3, #24
 800d270:	492d      	ldr	r1, [pc, #180]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d272:	4313      	orrs	r3, r2
 800d274:	604b      	str	r3, [r1, #4]
 800d276:	e01a      	b.n	800d2ae <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800d278:	4b2b      	ldr	r3, [pc, #172]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	4a2a      	ldr	r2, [pc, #168]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d27e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d282:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d284:	f7fd fa60 	bl	800a748 <HAL_GetTick>
 800d288:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d28a:	e008      	b.n	800d29e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800d28c:	f7fd fa5c 	bl	800a748 <HAL_GetTick>
 800d290:	4602      	mov	r2, r0
 800d292:	693b      	ldr	r3, [r7, #16]
 800d294:	1ad3      	subs	r3, r2, r3
 800d296:	2b02      	cmp	r3, #2
 800d298:	d901      	bls.n	800d29e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800d29a:	2303      	movs	r3, #3
 800d29c:	e20e      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800d29e:	4b22      	ldr	r3, [pc, #136]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d1f0      	bne.n	800d28c <HAL_RCC_OscConfig+0x1e0>
 800d2aa:	e000      	b.n	800d2ae <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800d2ac:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800d2ae:	687b      	ldr	r3, [r7, #4]
 800d2b0:	681b      	ldr	r3, [r3, #0]
 800d2b2:	f003 0308 	and.w	r3, r3, #8
 800d2b6:	2b00      	cmp	r3, #0
 800d2b8:	d041      	beq.n	800d33e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	695b      	ldr	r3, [r3, #20]
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d01c      	beq.n	800d2fc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800d2c2:	4b19      	ldr	r3, [pc, #100]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d2c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d2c8:	4a17      	ldr	r2, [pc, #92]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d2ca:	f043 0301 	orr.w	r3, r3, #1
 800d2ce:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d2d2:	f7fd fa39 	bl	800a748 <HAL_GetTick>
 800d2d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d2d8:	e008      	b.n	800d2ec <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d2da:	f7fd fa35 	bl	800a748 <HAL_GetTick>
 800d2de:	4602      	mov	r2, r0
 800d2e0:	693b      	ldr	r3, [r7, #16]
 800d2e2:	1ad3      	subs	r3, r2, r3
 800d2e4:	2b02      	cmp	r3, #2
 800d2e6:	d901      	bls.n	800d2ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800d2e8:	2303      	movs	r3, #3
 800d2ea:	e1e7      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800d2ec:	4b0e      	ldr	r3, [pc, #56]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d2ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d2f2:	f003 0302 	and.w	r3, r3, #2
 800d2f6:	2b00      	cmp	r3, #0
 800d2f8:	d0ef      	beq.n	800d2da <HAL_RCC_OscConfig+0x22e>
 800d2fa:	e020      	b.n	800d33e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800d2fc:	4b0a      	ldr	r3, [pc, #40]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d2fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d302:	4a09      	ldr	r2, [pc, #36]	@ (800d328 <HAL_RCC_OscConfig+0x27c>)
 800d304:	f023 0301 	bic.w	r3, r3, #1
 800d308:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d30c:	f7fd fa1c 	bl	800a748 <HAL_GetTick>
 800d310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d312:	e00d      	b.n	800d330 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800d314:	f7fd fa18 	bl	800a748 <HAL_GetTick>
 800d318:	4602      	mov	r2, r0
 800d31a:	693b      	ldr	r3, [r7, #16]
 800d31c:	1ad3      	subs	r3, r2, r3
 800d31e:	2b02      	cmp	r3, #2
 800d320:	d906      	bls.n	800d330 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800d322:	2303      	movs	r3, #3
 800d324:	e1ca      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
 800d326:	bf00      	nop
 800d328:	40021000 	.word	0x40021000
 800d32c:	20000048 	.word	0x20000048
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800d330:	4b8c      	ldr	r3, [pc, #560]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d332:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800d336:	f003 0302 	and.w	r3, r3, #2
 800d33a:	2b00      	cmp	r3, #0
 800d33c:	d1ea      	bne.n	800d314 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800d33e:	687b      	ldr	r3, [r7, #4]
 800d340:	681b      	ldr	r3, [r3, #0]
 800d342:	f003 0304 	and.w	r3, r3, #4
 800d346:	2b00      	cmp	r3, #0
 800d348:	f000 80a6 	beq.w	800d498 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800d34c:	2300      	movs	r3, #0
 800d34e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800d350:	4b84      	ldr	r3, [pc, #528]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d354:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d358:	2b00      	cmp	r3, #0
 800d35a:	d101      	bne.n	800d360 <HAL_RCC_OscConfig+0x2b4>
 800d35c:	2301      	movs	r3, #1
 800d35e:	e000      	b.n	800d362 <HAL_RCC_OscConfig+0x2b6>
 800d360:	2300      	movs	r3, #0
 800d362:	2b00      	cmp	r3, #0
 800d364:	d00d      	beq.n	800d382 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800d366:	4b7f      	ldr	r3, [pc, #508]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d368:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d36a:	4a7e      	ldr	r2, [pc, #504]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d36c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d370:	6593      	str	r3, [r2, #88]	@ 0x58
 800d372:	4b7c      	ldr	r3, [pc, #496]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800d37a:	60fb      	str	r3, [r7, #12]
 800d37c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800d37e:	2301      	movs	r3, #1
 800d380:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d382:	4b79      	ldr	r3, [pc, #484]	@ (800d568 <HAL_RCC_OscConfig+0x4bc>)
 800d384:	681b      	ldr	r3, [r3, #0]
 800d386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d38a:	2b00      	cmp	r3, #0
 800d38c:	d118      	bne.n	800d3c0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800d38e:	4b76      	ldr	r3, [pc, #472]	@ (800d568 <HAL_RCC_OscConfig+0x4bc>)
 800d390:	681b      	ldr	r3, [r3, #0]
 800d392:	4a75      	ldr	r2, [pc, #468]	@ (800d568 <HAL_RCC_OscConfig+0x4bc>)
 800d394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800d39a:	f7fd f9d5 	bl	800a748 <HAL_GetTick>
 800d39e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d3a0:	e008      	b.n	800d3b4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800d3a2:	f7fd f9d1 	bl	800a748 <HAL_GetTick>
 800d3a6:	4602      	mov	r2, r0
 800d3a8:	693b      	ldr	r3, [r7, #16]
 800d3aa:	1ad3      	subs	r3, r2, r3
 800d3ac:	2b02      	cmp	r3, #2
 800d3ae:	d901      	bls.n	800d3b4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 800d3b0:	2303      	movs	r3, #3
 800d3b2:	e183      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800d3b4:	4b6c      	ldr	r3, [pc, #432]	@ (800d568 <HAL_RCC_OscConfig+0x4bc>)
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d3bc:	2b00      	cmp	r3, #0
 800d3be:	d0f0      	beq.n	800d3a2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800d3c0:	687b      	ldr	r3, [r7, #4]
 800d3c2:	689b      	ldr	r3, [r3, #8]
 800d3c4:	2b01      	cmp	r3, #1
 800d3c6:	d108      	bne.n	800d3da <HAL_RCC_OscConfig+0x32e>
 800d3c8:	4b66      	ldr	r3, [pc, #408]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d3ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3ce:	4a65      	ldr	r2, [pc, #404]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d3d0:	f043 0301 	orr.w	r3, r3, #1
 800d3d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d3d8:	e024      	b.n	800d424 <HAL_RCC_OscConfig+0x378>
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	689b      	ldr	r3, [r3, #8]
 800d3de:	2b05      	cmp	r3, #5
 800d3e0:	d110      	bne.n	800d404 <HAL_RCC_OscConfig+0x358>
 800d3e2:	4b60      	ldr	r3, [pc, #384]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d3e4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3e8:	4a5e      	ldr	r2, [pc, #376]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d3ea:	f043 0304 	orr.w	r3, r3, #4
 800d3ee:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d3f2:	4b5c      	ldr	r3, [pc, #368]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d3f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d3f8:	4a5a      	ldr	r2, [pc, #360]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d3fa:	f043 0301 	orr.w	r3, r3, #1
 800d3fe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d402:	e00f      	b.n	800d424 <HAL_RCC_OscConfig+0x378>
 800d404:	4b57      	ldr	r3, [pc, #348]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d406:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d40a:	4a56      	ldr	r2, [pc, #344]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d40c:	f023 0301 	bic.w	r3, r3, #1
 800d410:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800d414:	4b53      	ldr	r3, [pc, #332]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d416:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d41a:	4a52      	ldr	r2, [pc, #328]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d41c:	f023 0304 	bic.w	r3, r3, #4
 800d420:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800d424:	687b      	ldr	r3, [r7, #4]
 800d426:	689b      	ldr	r3, [r3, #8]
 800d428:	2b00      	cmp	r3, #0
 800d42a:	d016      	beq.n	800d45a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d42c:	f7fd f98c 	bl	800a748 <HAL_GetTick>
 800d430:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d432:	e00a      	b.n	800d44a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d434:	f7fd f988 	bl	800a748 <HAL_GetTick>
 800d438:	4602      	mov	r2, r0
 800d43a:	693b      	ldr	r3, [r7, #16]
 800d43c:	1ad3      	subs	r3, r2, r3
 800d43e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d442:	4293      	cmp	r3, r2
 800d444:	d901      	bls.n	800d44a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800d446:	2303      	movs	r3, #3
 800d448:	e138      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800d44a:	4b46      	ldr	r3, [pc, #280]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d44c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d450:	f003 0302 	and.w	r3, r3, #2
 800d454:	2b00      	cmp	r3, #0
 800d456:	d0ed      	beq.n	800d434 <HAL_RCC_OscConfig+0x388>
 800d458:	e015      	b.n	800d486 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d45a:	f7fd f975 	bl	800a748 <HAL_GetTick>
 800d45e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d460:	e00a      	b.n	800d478 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800d462:	f7fd f971 	bl	800a748 <HAL_GetTick>
 800d466:	4602      	mov	r2, r0
 800d468:	693b      	ldr	r3, [r7, #16]
 800d46a:	1ad3      	subs	r3, r2, r3
 800d46c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d470:	4293      	cmp	r3, r2
 800d472:	d901      	bls.n	800d478 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 800d474:	2303      	movs	r3, #3
 800d476:	e121      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800d478:	4b3a      	ldr	r3, [pc, #232]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d47a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d47e:	f003 0302 	and.w	r3, r3, #2
 800d482:	2b00      	cmp	r3, #0
 800d484:	d1ed      	bne.n	800d462 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800d486:	7ffb      	ldrb	r3, [r7, #31]
 800d488:	2b01      	cmp	r3, #1
 800d48a:	d105      	bne.n	800d498 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800d48c:	4b35      	ldr	r3, [pc, #212]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d48e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d490:	4a34      	ldr	r2, [pc, #208]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d492:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d496:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800d498:	687b      	ldr	r3, [r7, #4]
 800d49a:	681b      	ldr	r3, [r3, #0]
 800d49c:	f003 0320 	and.w	r3, r3, #32
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d03c      	beq.n	800d51e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	699b      	ldr	r3, [r3, #24]
 800d4a8:	2b00      	cmp	r3, #0
 800d4aa:	d01c      	beq.n	800d4e6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800d4ac:	4b2d      	ldr	r3, [pc, #180]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d4ae:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d4b2:	4a2c      	ldr	r2, [pc, #176]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d4b4:	f043 0301 	orr.w	r3, r3, #1
 800d4b8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d4bc:	f7fd f944 	bl	800a748 <HAL_GetTick>
 800d4c0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d4c2:	e008      	b.n	800d4d6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d4c4:	f7fd f940 	bl	800a748 <HAL_GetTick>
 800d4c8:	4602      	mov	r2, r0
 800d4ca:	693b      	ldr	r3, [r7, #16]
 800d4cc:	1ad3      	subs	r3, r2, r3
 800d4ce:	2b02      	cmp	r3, #2
 800d4d0:	d901      	bls.n	800d4d6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800d4d2:	2303      	movs	r3, #3
 800d4d4:	e0f2      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800d4d6:	4b23      	ldr	r3, [pc, #140]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d4d8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d4dc:	f003 0302 	and.w	r3, r3, #2
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d0ef      	beq.n	800d4c4 <HAL_RCC_OscConfig+0x418>
 800d4e4:	e01b      	b.n	800d51e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800d4e6:	4b1f      	ldr	r3, [pc, #124]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d4e8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d4ec:	4a1d      	ldr	r2, [pc, #116]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d4ee:	f023 0301 	bic.w	r3, r3, #1
 800d4f2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800d4f6:	f7fd f927 	bl	800a748 <HAL_GetTick>
 800d4fa:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d4fc:	e008      	b.n	800d510 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800d4fe:	f7fd f923 	bl	800a748 <HAL_GetTick>
 800d502:	4602      	mov	r2, r0
 800d504:	693b      	ldr	r3, [r7, #16]
 800d506:	1ad3      	subs	r3, r2, r3
 800d508:	2b02      	cmp	r3, #2
 800d50a:	d901      	bls.n	800d510 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800d50c:	2303      	movs	r3, #3
 800d50e:	e0d5      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800d510:	4b14      	ldr	r3, [pc, #80]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d512:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800d516:	f003 0302 	and.w	r3, r3, #2
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	d1ef      	bne.n	800d4fe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800d51e:	687b      	ldr	r3, [r7, #4]
 800d520:	69db      	ldr	r3, [r3, #28]
 800d522:	2b00      	cmp	r3, #0
 800d524:	f000 80c9 	beq.w	800d6ba <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800d528:	4b0e      	ldr	r3, [pc, #56]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d52a:	689b      	ldr	r3, [r3, #8]
 800d52c:	f003 030c 	and.w	r3, r3, #12
 800d530:	2b0c      	cmp	r3, #12
 800d532:	f000 8083 	beq.w	800d63c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800d536:	687b      	ldr	r3, [r7, #4]
 800d538:	69db      	ldr	r3, [r3, #28]
 800d53a:	2b02      	cmp	r3, #2
 800d53c:	d15e      	bne.n	800d5fc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d53e:	4b09      	ldr	r3, [pc, #36]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d540:	681b      	ldr	r3, [r3, #0]
 800d542:	4a08      	ldr	r2, [pc, #32]	@ (800d564 <HAL_RCC_OscConfig+0x4b8>)
 800d544:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d548:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d54a:	f7fd f8fd 	bl	800a748 <HAL_GetTick>
 800d54e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d550:	e00c      	b.n	800d56c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d552:	f7fd f8f9 	bl	800a748 <HAL_GetTick>
 800d556:	4602      	mov	r2, r0
 800d558:	693b      	ldr	r3, [r7, #16]
 800d55a:	1ad3      	subs	r3, r2, r3
 800d55c:	2b02      	cmp	r3, #2
 800d55e:	d905      	bls.n	800d56c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 800d560:	2303      	movs	r3, #3
 800d562:	e0ab      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
 800d564:	40021000 	.word	0x40021000
 800d568:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d56c:	4b55      	ldr	r3, [pc, #340]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d574:	2b00      	cmp	r3, #0
 800d576:	d1ec      	bne.n	800d552 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800d578:	4b52      	ldr	r3, [pc, #328]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d57a:	68da      	ldr	r2, [r3, #12]
 800d57c:	4b52      	ldr	r3, [pc, #328]	@ (800d6c8 <HAL_RCC_OscConfig+0x61c>)
 800d57e:	4013      	ands	r3, r2
 800d580:	687a      	ldr	r2, [r7, #4]
 800d582:	6a11      	ldr	r1, [r2, #32]
 800d584:	687a      	ldr	r2, [r7, #4]
 800d586:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800d588:	3a01      	subs	r2, #1
 800d58a:	0112      	lsls	r2, r2, #4
 800d58c:	4311      	orrs	r1, r2
 800d58e:	687a      	ldr	r2, [r7, #4]
 800d590:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 800d592:	0212      	lsls	r2, r2, #8
 800d594:	4311      	orrs	r1, r2
 800d596:	687a      	ldr	r2, [r7, #4]
 800d598:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800d59a:	0852      	lsrs	r2, r2, #1
 800d59c:	3a01      	subs	r2, #1
 800d59e:	0552      	lsls	r2, r2, #21
 800d5a0:	4311      	orrs	r1, r2
 800d5a2:	687a      	ldr	r2, [r7, #4]
 800d5a4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800d5a6:	0852      	lsrs	r2, r2, #1
 800d5a8:	3a01      	subs	r2, #1
 800d5aa:	0652      	lsls	r2, r2, #25
 800d5ac:	4311      	orrs	r1, r2
 800d5ae:	687a      	ldr	r2, [r7, #4]
 800d5b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800d5b2:	06d2      	lsls	r2, r2, #27
 800d5b4:	430a      	orrs	r2, r1
 800d5b6:	4943      	ldr	r1, [pc, #268]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d5b8:	4313      	orrs	r3, r2
 800d5ba:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800d5bc:	4b41      	ldr	r3, [pc, #260]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d5be:	681b      	ldr	r3, [r3, #0]
 800d5c0:	4a40      	ldr	r2, [pc, #256]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d5c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d5c6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800d5c8:	4b3e      	ldr	r3, [pc, #248]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d5ca:	68db      	ldr	r3, [r3, #12]
 800d5cc:	4a3d      	ldr	r2, [pc, #244]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d5ce:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800d5d2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d5d4:	f7fd f8b8 	bl	800a748 <HAL_GetTick>
 800d5d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d5da:	e008      	b.n	800d5ee <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d5dc:	f7fd f8b4 	bl	800a748 <HAL_GetTick>
 800d5e0:	4602      	mov	r2, r0
 800d5e2:	693b      	ldr	r3, [r7, #16]
 800d5e4:	1ad3      	subs	r3, r2, r3
 800d5e6:	2b02      	cmp	r3, #2
 800d5e8:	d901      	bls.n	800d5ee <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800d5ea:	2303      	movs	r3, #3
 800d5ec:	e066      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d5ee:	4b35      	ldr	r3, [pc, #212]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d5f0:	681b      	ldr	r3, [r3, #0]
 800d5f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d5f6:	2b00      	cmp	r3, #0
 800d5f8:	d0f0      	beq.n	800d5dc <HAL_RCC_OscConfig+0x530>
 800d5fa:	e05e      	b.n	800d6ba <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800d5fc:	4b31      	ldr	r3, [pc, #196]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	4a30      	ldr	r2, [pc, #192]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d602:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800d606:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800d608:	f7fd f89e 	bl	800a748 <HAL_GetTick>
 800d60c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d60e:	e008      	b.n	800d622 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800d610:	f7fd f89a 	bl	800a748 <HAL_GetTick>
 800d614:	4602      	mov	r2, r0
 800d616:	693b      	ldr	r3, [r7, #16]
 800d618:	1ad3      	subs	r3, r2, r3
 800d61a:	2b02      	cmp	r3, #2
 800d61c:	d901      	bls.n	800d622 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800d61e:	2303      	movs	r3, #3
 800d620:	e04c      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800d622:	4b28      	ldr	r3, [pc, #160]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d1f0      	bne.n	800d610 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800d62e:	4b25      	ldr	r3, [pc, #148]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d630:	68da      	ldr	r2, [r3, #12]
 800d632:	4924      	ldr	r1, [pc, #144]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d634:	4b25      	ldr	r3, [pc, #148]	@ (800d6cc <HAL_RCC_OscConfig+0x620>)
 800d636:	4013      	ands	r3, r2
 800d638:	60cb      	str	r3, [r1, #12]
 800d63a:	e03e      	b.n	800d6ba <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800d63c:	687b      	ldr	r3, [r7, #4]
 800d63e:	69db      	ldr	r3, [r3, #28]
 800d640:	2b01      	cmp	r3, #1
 800d642:	d101      	bne.n	800d648 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 800d644:	2301      	movs	r3, #1
 800d646:	e039      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800d648:	4b1e      	ldr	r3, [pc, #120]	@ (800d6c4 <HAL_RCC_OscConfig+0x618>)
 800d64a:	68db      	ldr	r3, [r3, #12]
 800d64c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d64e:	697b      	ldr	r3, [r7, #20]
 800d650:	f003 0203 	and.w	r2, r3, #3
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	6a1b      	ldr	r3, [r3, #32]
 800d658:	429a      	cmp	r2, r3
 800d65a:	d12c      	bne.n	800d6b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d65c:	697b      	ldr	r3, [r7, #20]
 800d65e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 800d662:	687b      	ldr	r3, [r7, #4]
 800d664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d666:	3b01      	subs	r3, #1
 800d668:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800d66a:	429a      	cmp	r2, r3
 800d66c:	d123      	bne.n	800d6b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d66e:	697b      	ldr	r3, [r7, #20]
 800d670:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d678:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800d67a:	429a      	cmp	r2, r3
 800d67c:	d11b      	bne.n	800d6b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d67e:	697b      	ldr	r3, [r7, #20]
 800d680:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d688:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800d68a:	429a      	cmp	r2, r3
 800d68c:	d113      	bne.n	800d6b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d68e:	697b      	ldr	r3, [r7, #20]
 800d690:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d698:	085b      	lsrs	r3, r3, #1
 800d69a:	3b01      	subs	r3, #1
 800d69c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800d69e:	429a      	cmp	r2, r3
 800d6a0:	d109      	bne.n	800d6b6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800d6a2:	697b      	ldr	r3, [r7, #20]
 800d6a4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d6ac:	085b      	lsrs	r3, r3, #1
 800d6ae:	3b01      	subs	r3, #1
 800d6b0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800d6b2:	429a      	cmp	r2, r3
 800d6b4:	d001      	beq.n	800d6ba <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 800d6b6:	2301      	movs	r3, #1
 800d6b8:	e000      	b.n	800d6bc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 800d6ba:	2300      	movs	r3, #0
}
 800d6bc:	4618      	mov	r0, r3
 800d6be:	3720      	adds	r7, #32
 800d6c0:	46bd      	mov	sp, r7
 800d6c2:	bd80      	pop	{r7, pc}
 800d6c4:	40021000 	.word	0x40021000
 800d6c8:	019f800c 	.word	0x019f800c
 800d6cc:	feeefffc 	.word	0xfeeefffc

0800d6d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800d6d0:	b580      	push	{r7, lr}
 800d6d2:	b086      	sub	sp, #24
 800d6d4:	af00      	add	r7, sp, #0
 800d6d6:	6078      	str	r0, [r7, #4]
 800d6d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800d6da:	2300      	movs	r3, #0
 800d6dc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	d101      	bne.n	800d6e8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800d6e4:	2301      	movs	r3, #1
 800d6e6:	e11e      	b.n	800d926 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800d6e8:	4b91      	ldr	r3, [pc, #580]	@ (800d930 <HAL_RCC_ClockConfig+0x260>)
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	f003 030f 	and.w	r3, r3, #15
 800d6f0:	683a      	ldr	r2, [r7, #0]
 800d6f2:	429a      	cmp	r2, r3
 800d6f4:	d910      	bls.n	800d718 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d6f6:	4b8e      	ldr	r3, [pc, #568]	@ (800d930 <HAL_RCC_ClockConfig+0x260>)
 800d6f8:	681b      	ldr	r3, [r3, #0]
 800d6fa:	f023 020f 	bic.w	r2, r3, #15
 800d6fe:	498c      	ldr	r1, [pc, #560]	@ (800d930 <HAL_RCC_ClockConfig+0x260>)
 800d700:	683b      	ldr	r3, [r7, #0]
 800d702:	4313      	orrs	r3, r2
 800d704:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d706:	4b8a      	ldr	r3, [pc, #552]	@ (800d930 <HAL_RCC_ClockConfig+0x260>)
 800d708:	681b      	ldr	r3, [r3, #0]
 800d70a:	f003 030f 	and.w	r3, r3, #15
 800d70e:	683a      	ldr	r2, [r7, #0]
 800d710:	429a      	cmp	r2, r3
 800d712:	d001      	beq.n	800d718 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800d714:	2301      	movs	r3, #1
 800d716:	e106      	b.n	800d926 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	f003 0301 	and.w	r3, r3, #1
 800d720:	2b00      	cmp	r3, #0
 800d722:	d073      	beq.n	800d80c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	685b      	ldr	r3, [r3, #4]
 800d728:	2b03      	cmp	r3, #3
 800d72a:	d129      	bne.n	800d780 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800d72c:	4b81      	ldr	r3, [pc, #516]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d72e:	681b      	ldr	r3, [r3, #0]
 800d730:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800d734:	2b00      	cmp	r3, #0
 800d736:	d101      	bne.n	800d73c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800d738:	2301      	movs	r3, #1
 800d73a:	e0f4      	b.n	800d926 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800d73c:	f000 f99e 	bl	800da7c <RCC_GetSysClockFreqFromPLLSource>
 800d740:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800d742:	693b      	ldr	r3, [r7, #16]
 800d744:	4a7c      	ldr	r2, [pc, #496]	@ (800d938 <HAL_RCC_ClockConfig+0x268>)
 800d746:	4293      	cmp	r3, r2
 800d748:	d93f      	bls.n	800d7ca <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d74a:	4b7a      	ldr	r3, [pc, #488]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d74c:	689b      	ldr	r3, [r3, #8]
 800d74e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d752:	2b00      	cmp	r3, #0
 800d754:	d009      	beq.n	800d76a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	681b      	ldr	r3, [r3, #0]
 800d75a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800d75e:	2b00      	cmp	r3, #0
 800d760:	d033      	beq.n	800d7ca <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 800d762:	687b      	ldr	r3, [r7, #4]
 800d764:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800d766:	2b00      	cmp	r3, #0
 800d768:	d12f      	bne.n	800d7ca <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d76a:	4b72      	ldr	r3, [pc, #456]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d76c:	689b      	ldr	r3, [r3, #8]
 800d76e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d772:	4a70      	ldr	r2, [pc, #448]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d774:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d778:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800d77a:	2380      	movs	r3, #128	@ 0x80
 800d77c:	617b      	str	r3, [r7, #20]
 800d77e:	e024      	b.n	800d7ca <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800d780:	687b      	ldr	r3, [r7, #4]
 800d782:	685b      	ldr	r3, [r3, #4]
 800d784:	2b02      	cmp	r3, #2
 800d786:	d107      	bne.n	800d798 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800d788:	4b6a      	ldr	r3, [pc, #424]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d78a:	681b      	ldr	r3, [r3, #0]
 800d78c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800d790:	2b00      	cmp	r3, #0
 800d792:	d109      	bne.n	800d7a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d794:	2301      	movs	r3, #1
 800d796:	e0c6      	b.n	800d926 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800d798:	4b66      	ldr	r3, [pc, #408]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d79a:	681b      	ldr	r3, [r3, #0]
 800d79c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800d7a0:	2b00      	cmp	r3, #0
 800d7a2:	d101      	bne.n	800d7a8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 800d7a4:	2301      	movs	r3, #1
 800d7a6:	e0be      	b.n	800d926 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 800d7a8:	f000 f8ce 	bl	800d948 <HAL_RCC_GetSysClockFreq>
 800d7ac:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800d7ae:	693b      	ldr	r3, [r7, #16]
 800d7b0:	4a61      	ldr	r2, [pc, #388]	@ (800d938 <HAL_RCC_ClockConfig+0x268>)
 800d7b2:	4293      	cmp	r3, r2
 800d7b4:	d909      	bls.n	800d7ca <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800d7b6:	4b5f      	ldr	r3, [pc, #380]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d7b8:	689b      	ldr	r3, [r3, #8]
 800d7ba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d7be:	4a5d      	ldr	r2, [pc, #372]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d7c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d7c4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800d7c6:	2380      	movs	r3, #128	@ 0x80
 800d7c8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800d7ca:	4b5a      	ldr	r3, [pc, #360]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d7cc:	689b      	ldr	r3, [r3, #8]
 800d7ce:	f023 0203 	bic.w	r2, r3, #3
 800d7d2:	687b      	ldr	r3, [r7, #4]
 800d7d4:	685b      	ldr	r3, [r3, #4]
 800d7d6:	4957      	ldr	r1, [pc, #348]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d7d8:	4313      	orrs	r3, r2
 800d7da:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800d7dc:	f7fc ffb4 	bl	800a748 <HAL_GetTick>
 800d7e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d7e2:	e00a      	b.n	800d7fa <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d7e4:	f7fc ffb0 	bl	800a748 <HAL_GetTick>
 800d7e8:	4602      	mov	r2, r0
 800d7ea:	68fb      	ldr	r3, [r7, #12]
 800d7ec:	1ad3      	subs	r3, r2, r3
 800d7ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d7f2:	4293      	cmp	r3, r2
 800d7f4:	d901      	bls.n	800d7fa <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800d7f6:	2303      	movs	r3, #3
 800d7f8:	e095      	b.n	800d926 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800d7fa:	4b4e      	ldr	r3, [pc, #312]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d7fc:	689b      	ldr	r3, [r3, #8]
 800d7fe:	f003 020c 	and.w	r2, r3, #12
 800d802:	687b      	ldr	r3, [r7, #4]
 800d804:	685b      	ldr	r3, [r3, #4]
 800d806:	009b      	lsls	r3, r3, #2
 800d808:	429a      	cmp	r2, r3
 800d80a:	d1eb      	bne.n	800d7e4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	f003 0302 	and.w	r3, r3, #2
 800d814:	2b00      	cmp	r3, #0
 800d816:	d023      	beq.n	800d860 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d818:	687b      	ldr	r3, [r7, #4]
 800d81a:	681b      	ldr	r3, [r3, #0]
 800d81c:	f003 0304 	and.w	r3, r3, #4
 800d820:	2b00      	cmp	r3, #0
 800d822:	d005      	beq.n	800d830 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800d824:	4b43      	ldr	r3, [pc, #268]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d826:	689b      	ldr	r3, [r3, #8]
 800d828:	4a42      	ldr	r2, [pc, #264]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d82a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d82e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d830:	687b      	ldr	r3, [r7, #4]
 800d832:	681b      	ldr	r3, [r3, #0]
 800d834:	f003 0308 	and.w	r3, r3, #8
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d007      	beq.n	800d84c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800d83c:	4b3d      	ldr	r3, [pc, #244]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d83e:	689b      	ldr	r3, [r3, #8]
 800d840:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800d844:	4a3b      	ldr	r2, [pc, #236]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d846:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800d84a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800d84c:	4b39      	ldr	r3, [pc, #228]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d84e:	689b      	ldr	r3, [r3, #8]
 800d850:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800d854:	687b      	ldr	r3, [r7, #4]
 800d856:	689b      	ldr	r3, [r3, #8]
 800d858:	4936      	ldr	r1, [pc, #216]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d85a:	4313      	orrs	r3, r2
 800d85c:	608b      	str	r3, [r1, #8]
 800d85e:	e008      	b.n	800d872 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800d860:	697b      	ldr	r3, [r7, #20]
 800d862:	2b80      	cmp	r3, #128	@ 0x80
 800d864:	d105      	bne.n	800d872 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800d866:	4b33      	ldr	r3, [pc, #204]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d868:	689b      	ldr	r3, [r3, #8]
 800d86a:	4a32      	ldr	r2, [pc, #200]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d86c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d870:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800d872:	4b2f      	ldr	r3, [pc, #188]	@ (800d930 <HAL_RCC_ClockConfig+0x260>)
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	f003 030f 	and.w	r3, r3, #15
 800d87a:	683a      	ldr	r2, [r7, #0]
 800d87c:	429a      	cmp	r2, r3
 800d87e:	d21d      	bcs.n	800d8bc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800d880:	4b2b      	ldr	r3, [pc, #172]	@ (800d930 <HAL_RCC_ClockConfig+0x260>)
 800d882:	681b      	ldr	r3, [r3, #0]
 800d884:	f023 020f 	bic.w	r2, r3, #15
 800d888:	4929      	ldr	r1, [pc, #164]	@ (800d930 <HAL_RCC_ClockConfig+0x260>)
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	4313      	orrs	r3, r2
 800d88e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800d890:	f7fc ff5a 	bl	800a748 <HAL_GetTick>
 800d894:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d896:	e00a      	b.n	800d8ae <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800d898:	f7fc ff56 	bl	800a748 <HAL_GetTick>
 800d89c:	4602      	mov	r2, r0
 800d89e:	68fb      	ldr	r3, [r7, #12]
 800d8a0:	1ad3      	subs	r3, r2, r3
 800d8a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800d8a6:	4293      	cmp	r3, r2
 800d8a8:	d901      	bls.n	800d8ae <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800d8aa:	2303      	movs	r3, #3
 800d8ac:	e03b      	b.n	800d926 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800d8ae:	4b20      	ldr	r3, [pc, #128]	@ (800d930 <HAL_RCC_ClockConfig+0x260>)
 800d8b0:	681b      	ldr	r3, [r3, #0]
 800d8b2:	f003 030f 	and.w	r3, r3, #15
 800d8b6:	683a      	ldr	r2, [r7, #0]
 800d8b8:	429a      	cmp	r2, r3
 800d8ba:	d1ed      	bne.n	800d898 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	f003 0304 	and.w	r3, r3, #4
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d008      	beq.n	800d8da <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800d8c8:	4b1a      	ldr	r3, [pc, #104]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d8ca:	689b      	ldr	r3, [r3, #8]
 800d8cc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800d8d0:	687b      	ldr	r3, [r7, #4]
 800d8d2:	68db      	ldr	r3, [r3, #12]
 800d8d4:	4917      	ldr	r1, [pc, #92]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d8d6:	4313      	orrs	r3, r2
 800d8d8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800d8da:	687b      	ldr	r3, [r7, #4]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	f003 0308 	and.w	r3, r3, #8
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d009      	beq.n	800d8fa <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800d8e6:	4b13      	ldr	r3, [pc, #76]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d8e8:	689b      	ldr	r3, [r3, #8]
 800d8ea:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800d8ee:	687b      	ldr	r3, [r7, #4]
 800d8f0:	691b      	ldr	r3, [r3, #16]
 800d8f2:	00db      	lsls	r3, r3, #3
 800d8f4:	490f      	ldr	r1, [pc, #60]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d8f6:	4313      	orrs	r3, r2
 800d8f8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800d8fa:	f000 f825 	bl	800d948 <HAL_RCC_GetSysClockFreq>
 800d8fe:	4602      	mov	r2, r0
 800d900:	4b0c      	ldr	r3, [pc, #48]	@ (800d934 <HAL_RCC_ClockConfig+0x264>)
 800d902:	689b      	ldr	r3, [r3, #8]
 800d904:	091b      	lsrs	r3, r3, #4
 800d906:	f003 030f 	and.w	r3, r3, #15
 800d90a:	490c      	ldr	r1, [pc, #48]	@ (800d93c <HAL_RCC_ClockConfig+0x26c>)
 800d90c:	5ccb      	ldrb	r3, [r1, r3]
 800d90e:	f003 031f 	and.w	r3, r3, #31
 800d912:	fa22 f303 	lsr.w	r3, r2, r3
 800d916:	4a0a      	ldr	r2, [pc, #40]	@ (800d940 <HAL_RCC_ClockConfig+0x270>)
 800d918:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800d91a:	4b0a      	ldr	r3, [pc, #40]	@ (800d944 <HAL_RCC_ClockConfig+0x274>)
 800d91c:	681b      	ldr	r3, [r3, #0]
 800d91e:	4618      	mov	r0, r3
 800d920:	f7fc fec6 	bl	800a6b0 <HAL_InitTick>
 800d924:	4603      	mov	r3, r0
}
 800d926:	4618      	mov	r0, r3
 800d928:	3718      	adds	r7, #24
 800d92a:	46bd      	mov	sp, r7
 800d92c:	bd80      	pop	{r7, pc}
 800d92e:	bf00      	nop
 800d930:	40022000 	.word	0x40022000
 800d934:	40021000 	.word	0x40021000
 800d938:	04c4b400 	.word	0x04c4b400
 800d93c:	08015fd8 	.word	0x08015fd8
 800d940:	20000044 	.word	0x20000044
 800d944:	20000048 	.word	0x20000048

0800d948 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800d948:	b480      	push	{r7}
 800d94a:	b087      	sub	sp, #28
 800d94c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800d94e:	4b2c      	ldr	r3, [pc, #176]	@ (800da00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d950:	689b      	ldr	r3, [r3, #8]
 800d952:	f003 030c 	and.w	r3, r3, #12
 800d956:	2b04      	cmp	r3, #4
 800d958:	d102      	bne.n	800d960 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800d95a:	4b2a      	ldr	r3, [pc, #168]	@ (800da04 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d95c:	613b      	str	r3, [r7, #16]
 800d95e:	e047      	b.n	800d9f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800d960:	4b27      	ldr	r3, [pc, #156]	@ (800da00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d962:	689b      	ldr	r3, [r3, #8]
 800d964:	f003 030c 	and.w	r3, r3, #12
 800d968:	2b08      	cmp	r3, #8
 800d96a:	d102      	bne.n	800d972 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800d96c:	4b26      	ldr	r3, [pc, #152]	@ (800da08 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d96e:	613b      	str	r3, [r7, #16]
 800d970:	e03e      	b.n	800d9f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800d972:	4b23      	ldr	r3, [pc, #140]	@ (800da00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d974:	689b      	ldr	r3, [r3, #8]
 800d976:	f003 030c 	and.w	r3, r3, #12
 800d97a:	2b0c      	cmp	r3, #12
 800d97c:	d136      	bne.n	800d9ec <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800d97e:	4b20      	ldr	r3, [pc, #128]	@ (800da00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d980:	68db      	ldr	r3, [r3, #12]
 800d982:	f003 0303 	and.w	r3, r3, #3
 800d986:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800d988:	4b1d      	ldr	r3, [pc, #116]	@ (800da00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d98a:	68db      	ldr	r3, [r3, #12]
 800d98c:	091b      	lsrs	r3, r3, #4
 800d98e:	f003 030f 	and.w	r3, r3, #15
 800d992:	3301      	adds	r3, #1
 800d994:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800d996:	68fb      	ldr	r3, [r7, #12]
 800d998:	2b03      	cmp	r3, #3
 800d99a:	d10c      	bne.n	800d9b6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d99c:	4a1a      	ldr	r2, [pc, #104]	@ (800da08 <HAL_RCC_GetSysClockFreq+0xc0>)
 800d99e:	68bb      	ldr	r3, [r7, #8]
 800d9a0:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9a4:	4a16      	ldr	r2, [pc, #88]	@ (800da00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d9a6:	68d2      	ldr	r2, [r2, #12]
 800d9a8:	0a12      	lsrs	r2, r2, #8
 800d9aa:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d9ae:	fb02 f303 	mul.w	r3, r2, r3
 800d9b2:	617b      	str	r3, [r7, #20]
      break;
 800d9b4:	e00c      	b.n	800d9d0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800d9b6:	4a13      	ldr	r2, [pc, #76]	@ (800da04 <HAL_RCC_GetSysClockFreq+0xbc>)
 800d9b8:	68bb      	ldr	r3, [r7, #8]
 800d9ba:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9be:	4a10      	ldr	r2, [pc, #64]	@ (800da00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d9c0:	68d2      	ldr	r2, [r2, #12]
 800d9c2:	0a12      	lsrs	r2, r2, #8
 800d9c4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800d9c8:	fb02 f303 	mul.w	r3, r2, r3
 800d9cc:	617b      	str	r3, [r7, #20]
      break;
 800d9ce:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800d9d0:	4b0b      	ldr	r3, [pc, #44]	@ (800da00 <HAL_RCC_GetSysClockFreq+0xb8>)
 800d9d2:	68db      	ldr	r3, [r3, #12]
 800d9d4:	0e5b      	lsrs	r3, r3, #25
 800d9d6:	f003 0303 	and.w	r3, r3, #3
 800d9da:	3301      	adds	r3, #1
 800d9dc:	005b      	lsls	r3, r3, #1
 800d9de:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800d9e0:	697a      	ldr	r2, [r7, #20]
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	fbb2 f3f3 	udiv	r3, r2, r3
 800d9e8:	613b      	str	r3, [r7, #16]
 800d9ea:	e001      	b.n	800d9f0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800d9ec:	2300      	movs	r3, #0
 800d9ee:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800d9f0:	693b      	ldr	r3, [r7, #16]
}
 800d9f2:	4618      	mov	r0, r3
 800d9f4:	371c      	adds	r7, #28
 800d9f6:	46bd      	mov	sp, r7
 800d9f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9fc:	4770      	bx	lr
 800d9fe:	bf00      	nop
 800da00:	40021000 	.word	0x40021000
 800da04:	00f42400 	.word	0x00f42400
 800da08:	016e3600 	.word	0x016e3600

0800da0c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800da0c:	b480      	push	{r7}
 800da0e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800da10:	4b03      	ldr	r3, [pc, #12]	@ (800da20 <HAL_RCC_GetHCLKFreq+0x14>)
 800da12:	681b      	ldr	r3, [r3, #0]
}
 800da14:	4618      	mov	r0, r3
 800da16:	46bd      	mov	sp, r7
 800da18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800da1c:	4770      	bx	lr
 800da1e:	bf00      	nop
 800da20:	20000044 	.word	0x20000044

0800da24 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800da24:	b580      	push	{r7, lr}
 800da26:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800da28:	f7ff fff0 	bl	800da0c <HAL_RCC_GetHCLKFreq>
 800da2c:	4602      	mov	r2, r0
 800da2e:	4b06      	ldr	r3, [pc, #24]	@ (800da48 <HAL_RCC_GetPCLK1Freq+0x24>)
 800da30:	689b      	ldr	r3, [r3, #8]
 800da32:	0a1b      	lsrs	r3, r3, #8
 800da34:	f003 0307 	and.w	r3, r3, #7
 800da38:	4904      	ldr	r1, [pc, #16]	@ (800da4c <HAL_RCC_GetPCLK1Freq+0x28>)
 800da3a:	5ccb      	ldrb	r3, [r1, r3]
 800da3c:	f003 031f 	and.w	r3, r3, #31
 800da40:	fa22 f303 	lsr.w	r3, r2, r3
}
 800da44:	4618      	mov	r0, r3
 800da46:	bd80      	pop	{r7, pc}
 800da48:	40021000 	.word	0x40021000
 800da4c:	08015fe8 	.word	0x08015fe8

0800da50 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800da50:	b580      	push	{r7, lr}
 800da52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800da54:	f7ff ffda 	bl	800da0c <HAL_RCC_GetHCLKFreq>
 800da58:	4602      	mov	r2, r0
 800da5a:	4b06      	ldr	r3, [pc, #24]	@ (800da74 <HAL_RCC_GetPCLK2Freq+0x24>)
 800da5c:	689b      	ldr	r3, [r3, #8]
 800da5e:	0adb      	lsrs	r3, r3, #11
 800da60:	f003 0307 	and.w	r3, r3, #7
 800da64:	4904      	ldr	r1, [pc, #16]	@ (800da78 <HAL_RCC_GetPCLK2Freq+0x28>)
 800da66:	5ccb      	ldrb	r3, [r1, r3]
 800da68:	f003 031f 	and.w	r3, r3, #31
 800da6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 800da70:	4618      	mov	r0, r3
 800da72:	bd80      	pop	{r7, pc}
 800da74:	40021000 	.word	0x40021000
 800da78:	08015fe8 	.word	0x08015fe8

0800da7c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800da7c:	b480      	push	{r7}
 800da7e:	b087      	sub	sp, #28
 800da80:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800da82:	4b1e      	ldr	r3, [pc, #120]	@ (800dafc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800da84:	68db      	ldr	r3, [r3, #12]
 800da86:	f003 0303 	and.w	r3, r3, #3
 800da8a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800da8c:	4b1b      	ldr	r3, [pc, #108]	@ (800dafc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800da8e:	68db      	ldr	r3, [r3, #12]
 800da90:	091b      	lsrs	r3, r3, #4
 800da92:	f003 030f 	and.w	r3, r3, #15
 800da96:	3301      	adds	r3, #1
 800da98:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800da9a:	693b      	ldr	r3, [r7, #16]
 800da9c:	2b03      	cmp	r3, #3
 800da9e:	d10c      	bne.n	800daba <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800daa0:	4a17      	ldr	r2, [pc, #92]	@ (800db00 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	fbb2 f3f3 	udiv	r3, r2, r3
 800daa8:	4a14      	ldr	r2, [pc, #80]	@ (800dafc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800daaa:	68d2      	ldr	r2, [r2, #12]
 800daac:	0a12      	lsrs	r2, r2, #8
 800daae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dab2:	fb02 f303 	mul.w	r3, r2, r3
 800dab6:	617b      	str	r3, [r7, #20]
    break;
 800dab8:	e00c      	b.n	800dad4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800daba:	4a12      	ldr	r2, [pc, #72]	@ (800db04 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	fbb2 f3f3 	udiv	r3, r2, r3
 800dac2:	4a0e      	ldr	r2, [pc, #56]	@ (800dafc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dac4:	68d2      	ldr	r2, [r2, #12]
 800dac6:	0a12      	lsrs	r2, r2, #8
 800dac8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800dacc:	fb02 f303 	mul.w	r3, r2, r3
 800dad0:	617b      	str	r3, [r7, #20]
    break;
 800dad2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800dad4:	4b09      	ldr	r3, [pc, #36]	@ (800dafc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800dad6:	68db      	ldr	r3, [r3, #12]
 800dad8:	0e5b      	lsrs	r3, r3, #25
 800dada:	f003 0303 	and.w	r3, r3, #3
 800dade:	3301      	adds	r3, #1
 800dae0:	005b      	lsls	r3, r3, #1
 800dae2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 800dae4:	697a      	ldr	r2, [r7, #20]
 800dae6:	68bb      	ldr	r3, [r7, #8]
 800dae8:	fbb2 f3f3 	udiv	r3, r2, r3
 800daec:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800daee:	687b      	ldr	r3, [r7, #4]
}
 800daf0:	4618      	mov	r0, r3
 800daf2:	371c      	adds	r7, #28
 800daf4:	46bd      	mov	sp, r7
 800daf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dafa:	4770      	bx	lr
 800dafc:	40021000 	.word	0x40021000
 800db00:	016e3600 	.word	0x016e3600
 800db04:	00f42400 	.word	0x00f42400

0800db08 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800db08:	b580      	push	{r7, lr}
 800db0a:	b086      	sub	sp, #24
 800db0c:	af00      	add	r7, sp, #0
 800db0e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800db10:	2300      	movs	r3, #0
 800db12:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800db14:	2300      	movs	r3, #0
 800db16:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800db18:	687b      	ldr	r3, [r7, #4]
 800db1a:	681b      	ldr	r3, [r3, #0]
 800db1c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800db20:	2b00      	cmp	r3, #0
 800db22:	f000 8098 	beq.w	800dc56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800db26:	2300      	movs	r3, #0
 800db28:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800db2a:	4b43      	ldr	r3, [pc, #268]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800db32:	2b00      	cmp	r3, #0
 800db34:	d10d      	bne.n	800db52 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800db36:	4b40      	ldr	r3, [pc, #256]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db3a:	4a3f      	ldr	r2, [pc, #252]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800db40:	6593      	str	r3, [r2, #88]	@ 0x58
 800db42:	4b3d      	ldr	r3, [pc, #244]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800db46:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800db4a:	60bb      	str	r3, [r7, #8]
 800db4c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800db4e:	2301      	movs	r3, #1
 800db50:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800db52:	4b3a      	ldr	r3, [pc, #232]	@ (800dc3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800db54:	681b      	ldr	r3, [r3, #0]
 800db56:	4a39      	ldr	r2, [pc, #228]	@ (800dc3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800db58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800db5c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800db5e:	f7fc fdf3 	bl	800a748 <HAL_GetTick>
 800db62:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800db64:	e009      	b.n	800db7a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800db66:	f7fc fdef 	bl	800a748 <HAL_GetTick>
 800db6a:	4602      	mov	r2, r0
 800db6c:	68fb      	ldr	r3, [r7, #12]
 800db6e:	1ad3      	subs	r3, r2, r3
 800db70:	2b02      	cmp	r3, #2
 800db72:	d902      	bls.n	800db7a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 800db74:	2303      	movs	r3, #3
 800db76:	74fb      	strb	r3, [r7, #19]
        break;
 800db78:	e005      	b.n	800db86 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800db7a:	4b30      	ldr	r3, [pc, #192]	@ (800dc3c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800db7c:	681b      	ldr	r3, [r3, #0]
 800db7e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db82:	2b00      	cmp	r3, #0
 800db84:	d0ef      	beq.n	800db66 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 800db86:	7cfb      	ldrb	r3, [r7, #19]
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d159      	bne.n	800dc40 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800db8c:	4b2a      	ldr	r3, [pc, #168]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800db8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800db96:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800db98:	697b      	ldr	r3, [r7, #20]
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d01e      	beq.n	800dbdc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dba2:	697a      	ldr	r2, [r7, #20]
 800dba4:	429a      	cmp	r2, r3
 800dba6:	d019      	beq.n	800dbdc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800dba8:	4b23      	ldr	r3, [pc, #140]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800dbb2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800dbb4:	4b20      	ldr	r3, [pc, #128]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbba:	4a1f      	ldr	r2, [pc, #124]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800dbc0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800dbc4:	4b1c      	ldr	r3, [pc, #112]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbca:	4a1b      	ldr	r2, [pc, #108]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbcc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800dbd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800dbd4:	4a18      	ldr	r2, [pc, #96]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dbd6:	697b      	ldr	r3, [r7, #20]
 800dbd8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800dbdc:	697b      	ldr	r3, [r7, #20]
 800dbde:	f003 0301 	and.w	r3, r3, #1
 800dbe2:	2b00      	cmp	r3, #0
 800dbe4:	d016      	beq.n	800dc14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dbe6:	f7fc fdaf 	bl	800a748 <HAL_GetTick>
 800dbea:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dbec:	e00b      	b.n	800dc06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800dbee:	f7fc fdab 	bl	800a748 <HAL_GetTick>
 800dbf2:	4602      	mov	r2, r0
 800dbf4:	68fb      	ldr	r3, [r7, #12]
 800dbf6:	1ad3      	subs	r3, r2, r3
 800dbf8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800dbfc:	4293      	cmp	r3, r2
 800dbfe:	d902      	bls.n	800dc06 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800dc00:	2303      	movs	r3, #3
 800dc02:	74fb      	strb	r3, [r7, #19]
            break;
 800dc04:	e006      	b.n	800dc14 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800dc06:	4b0c      	ldr	r3, [pc, #48]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc0c:	f003 0302 	and.w	r3, r3, #2
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d0ec      	beq.n	800dbee <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 800dc14:	7cfb      	ldrb	r3, [r7, #19]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d10b      	bne.n	800dc32 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800dc1a:	4b07      	ldr	r3, [pc, #28]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dc20:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dc24:	687b      	ldr	r3, [r7, #4]
 800dc26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800dc28:	4903      	ldr	r1, [pc, #12]	@ (800dc38 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800dc2a:	4313      	orrs	r3, r2
 800dc2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800dc30:	e008      	b.n	800dc44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800dc32:	7cfb      	ldrb	r3, [r7, #19]
 800dc34:	74bb      	strb	r3, [r7, #18]
 800dc36:	e005      	b.n	800dc44 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 800dc38:	40021000 	.word	0x40021000
 800dc3c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800dc40:	7cfb      	ldrb	r3, [r7, #19]
 800dc42:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800dc44:	7c7b      	ldrb	r3, [r7, #17]
 800dc46:	2b01      	cmp	r3, #1
 800dc48:	d105      	bne.n	800dc56 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800dc4a:	4ba7      	ldr	r3, [pc, #668]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800dc4e:	4aa6      	ldr	r2, [pc, #664]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dc54:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800dc56:	687b      	ldr	r3, [r7, #4]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	f003 0301 	and.w	r3, r3, #1
 800dc5e:	2b00      	cmp	r3, #0
 800dc60:	d00a      	beq.n	800dc78 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800dc62:	4ba1      	ldr	r3, [pc, #644]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc68:	f023 0203 	bic.w	r2, r3, #3
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	685b      	ldr	r3, [r3, #4]
 800dc70:	499d      	ldr	r1, [pc, #628]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc72:	4313      	orrs	r3, r2
 800dc74:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800dc78:	687b      	ldr	r3, [r7, #4]
 800dc7a:	681b      	ldr	r3, [r3, #0]
 800dc7c:	f003 0302 	and.w	r3, r3, #2
 800dc80:	2b00      	cmp	r3, #0
 800dc82:	d00a      	beq.n	800dc9a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800dc84:	4b98      	ldr	r3, [pc, #608]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dc8a:	f023 020c 	bic.w	r2, r3, #12
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	689b      	ldr	r3, [r3, #8]
 800dc92:	4995      	ldr	r1, [pc, #596]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dc94:	4313      	orrs	r3, r2
 800dc96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800dc9a:	687b      	ldr	r3, [r7, #4]
 800dc9c:	681b      	ldr	r3, [r3, #0]
 800dc9e:	f003 0304 	and.w	r3, r3, #4
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d00a      	beq.n	800dcbc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800dca6:	4b90      	ldr	r3, [pc, #576]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcac:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800dcb0:	687b      	ldr	r3, [r7, #4]
 800dcb2:	68db      	ldr	r3, [r3, #12]
 800dcb4:	498c      	ldr	r1, [pc, #560]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcb6:	4313      	orrs	r3, r2
 800dcb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800dcbc:	687b      	ldr	r3, [r7, #4]
 800dcbe:	681b      	ldr	r3, [r3, #0]
 800dcc0:	f003 0308 	and.w	r3, r3, #8
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d00a      	beq.n	800dcde <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 800dcc8:	4b87      	ldr	r3, [pc, #540]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcce:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	691b      	ldr	r3, [r3, #16]
 800dcd6:	4984      	ldr	r1, [pc, #528]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcd8:	4313      	orrs	r3, r2
 800dcda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800dcde:	687b      	ldr	r3, [r7, #4]
 800dce0:	681b      	ldr	r3, [r3, #0]
 800dce2:	f003 0310 	and.w	r3, r3, #16
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d00a      	beq.n	800dd00 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800dcea:	4b7f      	ldr	r3, [pc, #508]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dcf0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800dcf4:	687b      	ldr	r3, [r7, #4]
 800dcf6:	695b      	ldr	r3, [r3, #20]
 800dcf8:	497b      	ldr	r1, [pc, #492]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dcfa:	4313      	orrs	r3, r2
 800dcfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	681b      	ldr	r3, [r3, #0]
 800dd04:	f003 0320 	and.w	r3, r3, #32
 800dd08:	2b00      	cmp	r3, #0
 800dd0a:	d00a      	beq.n	800dd22 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800dd0c:	4b76      	ldr	r3, [pc, #472]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd12:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800dd16:	687b      	ldr	r3, [r7, #4]
 800dd18:	699b      	ldr	r3, [r3, #24]
 800dd1a:	4973      	ldr	r1, [pc, #460]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd1c:	4313      	orrs	r3, r2
 800dd1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800dd22:	687b      	ldr	r3, [r7, #4]
 800dd24:	681b      	ldr	r3, [r3, #0]
 800dd26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	d00a      	beq.n	800dd44 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800dd2e:	4b6e      	ldr	r3, [pc, #440]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd34:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800dd38:	687b      	ldr	r3, [r7, #4]
 800dd3a:	69db      	ldr	r3, [r3, #28]
 800dd3c:	496a      	ldr	r1, [pc, #424]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd3e:	4313      	orrs	r3, r2
 800dd40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800dd44:	687b      	ldr	r3, [r7, #4]
 800dd46:	681b      	ldr	r3, [r3, #0]
 800dd48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800dd4c:	2b00      	cmp	r3, #0
 800dd4e:	d00a      	beq.n	800dd66 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800dd50:	4b65      	ldr	r3, [pc, #404]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd56:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800dd5a:	687b      	ldr	r3, [r7, #4]
 800dd5c:	6a1b      	ldr	r3, [r3, #32]
 800dd5e:	4962      	ldr	r1, [pc, #392]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd60:	4313      	orrs	r3, r2
 800dd62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800dd66:	687b      	ldr	r3, [r7, #4]
 800dd68:	681b      	ldr	r3, [r3, #0]
 800dd6a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	d00a      	beq.n	800dd88 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800dd72:	4b5d      	ldr	r3, [pc, #372]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800dd78:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800dd7c:	687b      	ldr	r3, [r7, #4]
 800dd7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dd80:	4959      	ldr	r1, [pc, #356]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd82:	4313      	orrs	r3, r2
 800dd84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 800dd88:	687b      	ldr	r3, [r7, #4]
 800dd8a:	681b      	ldr	r3, [r3, #0]
 800dd8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d00a      	beq.n	800ddaa <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800dd94:	4b54      	ldr	r3, [pc, #336]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dd96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800dd9a:	f023 0203 	bic.w	r2, r3, #3
 800dd9e:	687b      	ldr	r3, [r7, #4]
 800dda0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dda2:	4951      	ldr	r1, [pc, #324]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dda4:	4313      	orrs	r3, r2
 800dda6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d00a      	beq.n	800ddcc <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800ddb6:	4b4c      	ldr	r3, [pc, #304]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ddbc:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800ddc0:	687b      	ldr	r3, [r7, #4]
 800ddc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ddc4:	4948      	ldr	r1, [pc, #288]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddc6:	4313      	orrs	r3, r2
 800ddc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 800ddcc:	687b      	ldr	r3, [r7, #4]
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d015      	beq.n	800de04 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800ddd8:	4b43      	ldr	r3, [pc, #268]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddda:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ddde:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800dde6:	4940      	ldr	r1, [pc, #256]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dde8:	4313      	orrs	r3, r2
 800ddea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800ddee:	687b      	ldr	r3, [r7, #4]
 800ddf0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ddf2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ddf6:	d105      	bne.n	800de04 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ddf8:	4b3b      	ldr	r3, [pc, #236]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddfa:	68db      	ldr	r3, [r3, #12]
 800ddfc:	4a3a      	ldr	r2, [pc, #232]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800ddfe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800de02:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 800de04:	687b      	ldr	r3, [r7, #4]
 800de06:	681b      	ldr	r3, [r3, #0]
 800de08:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800de0c:	2b00      	cmp	r3, #0
 800de0e:	d015      	beq.n	800de3c <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800de10:	4b35      	ldr	r3, [pc, #212]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de16:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de1e:	4932      	ldr	r1, [pc, #200]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de20:	4313      	orrs	r3, r2
 800de22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 800de26:	687b      	ldr	r3, [r7, #4]
 800de28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800de2a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800de2e:	d105      	bne.n	800de3c <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800de30:	4b2d      	ldr	r3, [pc, #180]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de32:	68db      	ldr	r3, [r3, #12]
 800de34:	4a2c      	ldr	r2, [pc, #176]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de36:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800de3a:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	681b      	ldr	r3, [r3, #0]
 800de40:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800de44:	2b00      	cmp	r3, #0
 800de46:	d015      	beq.n	800de74 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800de48:	4b27      	ldr	r3, [pc, #156]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de4e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de56:	4924      	ldr	r1, [pc, #144]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de58:	4313      	orrs	r3, r2
 800de5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800de5e:	687b      	ldr	r3, [r7, #4]
 800de60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800de62:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800de66:	d105      	bne.n	800de74 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800de68:	4b1f      	ldr	r3, [pc, #124]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de6a:	68db      	ldr	r3, [r3, #12]
 800de6c:	4a1e      	ldr	r2, [pc, #120]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800de72:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800de74:	687b      	ldr	r3, [r7, #4]
 800de76:	681b      	ldr	r3, [r3, #0]
 800de78:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800de7c:	2b00      	cmp	r3, #0
 800de7e:	d015      	beq.n	800deac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800de80:	4b19      	ldr	r3, [pc, #100]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800de86:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800de8a:	687b      	ldr	r3, [r7, #4]
 800de8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de8e:	4916      	ldr	r1, [pc, #88]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800de90:	4313      	orrs	r3, r2
 800de92:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800de96:	687b      	ldr	r3, [r7, #4]
 800de98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800de9a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800de9e:	d105      	bne.n	800deac <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800dea0:	4b11      	ldr	r3, [pc, #68]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dea2:	68db      	ldr	r3, [r3, #12]
 800dea4:	4a10      	ldr	r2, [pc, #64]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dea6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800deaa:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800deac:	687b      	ldr	r3, [r7, #4]
 800deae:	681b      	ldr	r3, [r3, #0]
 800deb0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800deb4:	2b00      	cmp	r3, #0
 800deb6:	d019      	beq.n	800deec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800deb8:	4b0b      	ldr	r3, [pc, #44]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800deba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800debe:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800dec2:	687b      	ldr	r3, [r7, #4]
 800dec4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800dec6:	4908      	ldr	r1, [pc, #32]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dec8:	4313      	orrs	r3, r2
 800deca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800ded2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800ded6:	d109      	bne.n	800deec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800ded8:	4b03      	ldr	r3, [pc, #12]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800deda:	68db      	ldr	r3, [r3, #12]
 800dedc:	4a02      	ldr	r2, [pc, #8]	@ (800dee8 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800dede:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dee2:	60d3      	str	r3, [r2, #12]
 800dee4:	e002      	b.n	800deec <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800dee6:	bf00      	nop
 800dee8:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 800deec:	687b      	ldr	r3, [r7, #4]
 800deee:	681b      	ldr	r3, [r3, #0]
 800def0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800def4:	2b00      	cmp	r3, #0
 800def6:	d015      	beq.n	800df24 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800def8:	4b29      	ldr	r3, [pc, #164]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800defa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800defe:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df06:	4926      	ldr	r1, [pc, #152]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df08:	4313      	orrs	r3, r2
 800df0a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800df12:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800df16:	d105      	bne.n	800df24 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800df18:	4b21      	ldr	r3, [pc, #132]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df1a:	68db      	ldr	r3, [r3, #12]
 800df1c:	4a20      	ldr	r2, [pc, #128]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800df22:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 800df24:	687b      	ldr	r3, [r7, #4]
 800df26:	681b      	ldr	r3, [r3, #0]
 800df28:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d015      	beq.n	800df5c <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 800df30:	4b1b      	ldr	r3, [pc, #108]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800df36:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800df3a:	687b      	ldr	r3, [r7, #4]
 800df3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800df3e:	4918      	ldr	r1, [pc, #96]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df40:	4313      	orrs	r3, r2
 800df42:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800df46:	687b      	ldr	r3, [r7, #4]
 800df48:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800df4a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800df4e:	d105      	bne.n	800df5c <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800df50:	4b13      	ldr	r3, [pc, #76]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df52:	68db      	ldr	r3, [r3, #12]
 800df54:	4a12      	ldr	r2, [pc, #72]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800df5a:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800df64:	2b00      	cmp	r3, #0
 800df66:	d015      	beq.n	800df94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 800df68:	4b0d      	ldr	r3, [pc, #52]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df6a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800df6e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800df76:	490a      	ldr	r1, [pc, #40]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df78:	4313      	orrs	r3, r2
 800df7a:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800df82:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800df86:	d105      	bne.n	800df94 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800df88:	4b05      	ldr	r3, [pc, #20]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df8a:	68db      	ldr	r3, [r3, #12]
 800df8c:	4a04      	ldr	r2, [pc, #16]	@ (800dfa0 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800df8e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800df92:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 800df94:	7cbb      	ldrb	r3, [r7, #18]
}
 800df96:	4618      	mov	r0, r3
 800df98:	3718      	adds	r7, #24
 800df9a:	46bd      	mov	sp, r7
 800df9c:	bd80      	pop	{r7, pc}
 800df9e:	bf00      	nop
 800dfa0:	40021000 	.word	0x40021000

0800dfa4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800dfa4:	b580      	push	{r7, lr}
 800dfa6:	b084      	sub	sp, #16
 800dfa8:	af00      	add	r7, sp, #0
 800dfaa:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	2b00      	cmp	r3, #0
 800dfb0:	d101      	bne.n	800dfb6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800dfb2:	2301      	movs	r3, #1
 800dfb4:	e09d      	b.n	800e0f2 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d108      	bne.n	800dfd0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	685b      	ldr	r3, [r3, #4]
 800dfc2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800dfc6:	d009      	beq.n	800dfdc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800dfc8:	687b      	ldr	r3, [r7, #4]
 800dfca:	2200      	movs	r2, #0
 800dfcc:	61da      	str	r2, [r3, #28]
 800dfce:	e005      	b.n	800dfdc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	2200      	movs	r2, #0
 800dfd4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800dfd6:	687b      	ldr	r3, [r7, #4]
 800dfd8:	2200      	movs	r2, #0
 800dfda:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800dfdc:	687b      	ldr	r3, [r7, #4]
 800dfde:	2200      	movs	r2, #0
 800dfe0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800dfe8:	b2db      	uxtb	r3, r3
 800dfea:	2b00      	cmp	r3, #0
 800dfec:	d106      	bne.n	800dffc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800dfee:	687b      	ldr	r3, [r7, #4]
 800dff0:	2200      	movs	r2, #0
 800dff2:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800dff6:	6878      	ldr	r0, [r7, #4]
 800dff8:	f7fb ffc6 	bl	8009f88 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800dffc:	687b      	ldr	r3, [r7, #4]
 800dffe:	2202      	movs	r2, #2
 800e000:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	681b      	ldr	r3, [r3, #0]
 800e008:	681a      	ldr	r2, [r3, #0]
 800e00a:	687b      	ldr	r3, [r7, #4]
 800e00c:	681b      	ldr	r3, [r3, #0]
 800e00e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e012:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e014:	687b      	ldr	r3, [r7, #4]
 800e016:	68db      	ldr	r3, [r3, #12]
 800e018:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e01c:	d902      	bls.n	800e024 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800e01e:	2300      	movs	r3, #0
 800e020:	60fb      	str	r3, [r7, #12]
 800e022:	e002      	b.n	800e02a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800e024:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800e028:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800e02a:	687b      	ldr	r3, [r7, #4]
 800e02c:	68db      	ldr	r3, [r3, #12]
 800e02e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800e032:	d007      	beq.n	800e044 <HAL_SPI_Init+0xa0>
 800e034:	687b      	ldr	r3, [r7, #4]
 800e036:	68db      	ldr	r3, [r3, #12]
 800e038:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e03c:	d002      	beq.n	800e044 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	2200      	movs	r2, #0
 800e042:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	685b      	ldr	r3, [r3, #4]
 800e048:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	689b      	ldr	r3, [r3, #8]
 800e050:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800e054:	431a      	orrs	r2, r3
 800e056:	687b      	ldr	r3, [r7, #4]
 800e058:	691b      	ldr	r3, [r3, #16]
 800e05a:	f003 0302 	and.w	r3, r3, #2
 800e05e:	431a      	orrs	r2, r3
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	695b      	ldr	r3, [r3, #20]
 800e064:	f003 0301 	and.w	r3, r3, #1
 800e068:	431a      	orrs	r2, r3
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	699b      	ldr	r3, [r3, #24]
 800e06e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800e072:	431a      	orrs	r2, r3
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	69db      	ldr	r3, [r3, #28]
 800e078:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800e07c:	431a      	orrs	r2, r3
 800e07e:	687b      	ldr	r3, [r7, #4]
 800e080:	6a1b      	ldr	r3, [r3, #32]
 800e082:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e086:	ea42 0103 	orr.w	r1, r2, r3
 800e08a:	687b      	ldr	r3, [r7, #4]
 800e08c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e08e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	681b      	ldr	r3, [r3, #0]
 800e096:	430a      	orrs	r2, r1
 800e098:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800e09a:	687b      	ldr	r3, [r7, #4]
 800e09c:	699b      	ldr	r3, [r3, #24]
 800e09e:	0c1b      	lsrs	r3, r3, #16
 800e0a0:	f003 0204 	and.w	r2, r3, #4
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e0a8:	f003 0310 	and.w	r3, r3, #16
 800e0ac:	431a      	orrs	r2, r3
 800e0ae:	687b      	ldr	r3, [r7, #4]
 800e0b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800e0b2:	f003 0308 	and.w	r3, r3, #8
 800e0b6:	431a      	orrs	r2, r3
 800e0b8:	687b      	ldr	r3, [r7, #4]
 800e0ba:	68db      	ldr	r3, [r3, #12]
 800e0bc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800e0c0:	ea42 0103 	orr.w	r1, r2, r3
 800e0c4:	68fb      	ldr	r3, [r7, #12]
 800e0c6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800e0ca:	687b      	ldr	r3, [r7, #4]
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	430a      	orrs	r2, r1
 800e0d0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800e0d2:	687b      	ldr	r3, [r7, #4]
 800e0d4:	681b      	ldr	r3, [r3, #0]
 800e0d6:	69da      	ldr	r2, [r3, #28]
 800e0d8:	687b      	ldr	r3, [r7, #4]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800e0e0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800e0e2:	687b      	ldr	r3, [r7, #4]
 800e0e4:	2200      	movs	r2, #0
 800e0e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	2201      	movs	r2, #1
 800e0ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800e0f0:	2300      	movs	r3, #0
}
 800e0f2:	4618      	mov	r0, r3
 800e0f4:	3710      	adds	r7, #16
 800e0f6:	46bd      	mov	sp, r7
 800e0f8:	bd80      	pop	{r7, pc}

0800e0fa <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e0fa:	b580      	push	{r7, lr}
 800e0fc:	b088      	sub	sp, #32
 800e0fe:	af00      	add	r7, sp, #0
 800e100:	60f8      	str	r0, [r7, #12]
 800e102:	60b9      	str	r1, [r7, #8]
 800e104:	603b      	str	r3, [r7, #0]
 800e106:	4613      	mov	r3, r2
 800e108:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e10a:	f7fc fb1d 	bl	800a748 <HAL_GetTick>
 800e10e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800e110:	88fb      	ldrh	r3, [r7, #6]
 800e112:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800e114:	68fb      	ldr	r3, [r7, #12]
 800e116:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e11a:	b2db      	uxtb	r3, r3
 800e11c:	2b01      	cmp	r3, #1
 800e11e:	d001      	beq.n	800e124 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800e120:	2302      	movs	r3, #2
 800e122:	e15c      	b.n	800e3de <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800e124:	68bb      	ldr	r3, [r7, #8]
 800e126:	2b00      	cmp	r3, #0
 800e128:	d002      	beq.n	800e130 <HAL_SPI_Transmit+0x36>
 800e12a:	88fb      	ldrh	r3, [r7, #6]
 800e12c:	2b00      	cmp	r3, #0
 800e12e:	d101      	bne.n	800e134 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800e130:	2301      	movs	r3, #1
 800e132:	e154      	b.n	800e3de <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e134:	68fb      	ldr	r3, [r7, #12]
 800e136:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e13a:	2b01      	cmp	r3, #1
 800e13c:	d101      	bne.n	800e142 <HAL_SPI_Transmit+0x48>
 800e13e:	2302      	movs	r3, #2
 800e140:	e14d      	b.n	800e3de <HAL_SPI_Transmit+0x2e4>
 800e142:	68fb      	ldr	r3, [r7, #12]
 800e144:	2201      	movs	r2, #1
 800e146:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800e14a:	68fb      	ldr	r3, [r7, #12]
 800e14c:	2203      	movs	r2, #3
 800e14e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e152:	68fb      	ldr	r3, [r7, #12]
 800e154:	2200      	movs	r2, #0
 800e156:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	68ba      	ldr	r2, [r7, #8]
 800e15c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800e15e:	68fb      	ldr	r3, [r7, #12]
 800e160:	88fa      	ldrh	r2, [r7, #6]
 800e162:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800e164:	68fb      	ldr	r3, [r7, #12]
 800e166:	88fa      	ldrh	r2, [r7, #6]
 800e168:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800e16a:	68fb      	ldr	r3, [r7, #12]
 800e16c:	2200      	movs	r2, #0
 800e16e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800e170:	68fb      	ldr	r3, [r7, #12]
 800e172:	2200      	movs	r2, #0
 800e174:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800e178:	68fb      	ldr	r3, [r7, #12]
 800e17a:	2200      	movs	r2, #0
 800e17c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800e180:	68fb      	ldr	r3, [r7, #12]
 800e182:	2200      	movs	r2, #0
 800e184:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800e186:	68fb      	ldr	r3, [r7, #12]
 800e188:	2200      	movs	r2, #0
 800e18a:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e18c:	68fb      	ldr	r3, [r7, #12]
 800e18e:	689b      	ldr	r3, [r3, #8]
 800e190:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e194:	d10f      	bne.n	800e1b6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e196:	68fb      	ldr	r3, [r7, #12]
 800e198:	681b      	ldr	r3, [r3, #0]
 800e19a:	681a      	ldr	r2, [r3, #0]
 800e19c:	68fb      	ldr	r3, [r7, #12]
 800e19e:	681b      	ldr	r3, [r3, #0]
 800e1a0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e1a4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800e1a6:	68fb      	ldr	r3, [r7, #12]
 800e1a8:	681b      	ldr	r3, [r3, #0]
 800e1aa:	681a      	ldr	r2, [r3, #0]
 800e1ac:	68fb      	ldr	r3, [r7, #12]
 800e1ae:	681b      	ldr	r3, [r3, #0]
 800e1b0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800e1b4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e1b6:	68fb      	ldr	r3, [r7, #12]
 800e1b8:	681b      	ldr	r3, [r3, #0]
 800e1ba:	681b      	ldr	r3, [r3, #0]
 800e1bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e1c0:	2b40      	cmp	r3, #64	@ 0x40
 800e1c2:	d007      	beq.n	800e1d4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e1c4:	68fb      	ldr	r3, [r7, #12]
 800e1c6:	681b      	ldr	r3, [r3, #0]
 800e1c8:	681a      	ldr	r2, [r3, #0]
 800e1ca:	68fb      	ldr	r3, [r7, #12]
 800e1cc:	681b      	ldr	r3, [r3, #0]
 800e1ce:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e1d2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e1d4:	68fb      	ldr	r3, [r7, #12]
 800e1d6:	68db      	ldr	r3, [r3, #12]
 800e1d8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e1dc:	d952      	bls.n	800e284 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e1de:	68fb      	ldr	r3, [r7, #12]
 800e1e0:	685b      	ldr	r3, [r3, #4]
 800e1e2:	2b00      	cmp	r3, #0
 800e1e4:	d002      	beq.n	800e1ec <HAL_SPI_Transmit+0xf2>
 800e1e6:	8b7b      	ldrh	r3, [r7, #26]
 800e1e8:	2b01      	cmp	r3, #1
 800e1ea:	d145      	bne.n	800e278 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e1ec:	68fb      	ldr	r3, [r7, #12]
 800e1ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1f0:	881a      	ldrh	r2, [r3, #0]
 800e1f2:	68fb      	ldr	r3, [r7, #12]
 800e1f4:	681b      	ldr	r3, [r3, #0]
 800e1f6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e1f8:	68fb      	ldr	r3, [r7, #12]
 800e1fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e1fc:	1c9a      	adds	r2, r3, #2
 800e1fe:	68fb      	ldr	r3, [r7, #12]
 800e200:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e206:	b29b      	uxth	r3, r3
 800e208:	3b01      	subs	r3, #1
 800e20a:	b29a      	uxth	r2, r3
 800e20c:	68fb      	ldr	r3, [r7, #12]
 800e20e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800e210:	e032      	b.n	800e278 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e212:	68fb      	ldr	r3, [r7, #12]
 800e214:	681b      	ldr	r3, [r3, #0]
 800e216:	689b      	ldr	r3, [r3, #8]
 800e218:	f003 0302 	and.w	r3, r3, #2
 800e21c:	2b02      	cmp	r3, #2
 800e21e:	d112      	bne.n	800e246 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e220:	68fb      	ldr	r3, [r7, #12]
 800e222:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e224:	881a      	ldrh	r2, [r3, #0]
 800e226:	68fb      	ldr	r3, [r7, #12]
 800e228:	681b      	ldr	r3, [r3, #0]
 800e22a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e22c:	68fb      	ldr	r3, [r7, #12]
 800e22e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e230:	1c9a      	adds	r2, r3, #2
 800e232:	68fb      	ldr	r3, [r7, #12]
 800e234:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e236:	68fb      	ldr	r3, [r7, #12]
 800e238:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e23a:	b29b      	uxth	r3, r3
 800e23c:	3b01      	subs	r3, #1
 800e23e:	b29a      	uxth	r2, r3
 800e240:	68fb      	ldr	r3, [r7, #12]
 800e242:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e244:	e018      	b.n	800e278 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e246:	f7fc fa7f 	bl	800a748 <HAL_GetTick>
 800e24a:	4602      	mov	r2, r0
 800e24c:	69fb      	ldr	r3, [r7, #28]
 800e24e:	1ad3      	subs	r3, r2, r3
 800e250:	683a      	ldr	r2, [r7, #0]
 800e252:	429a      	cmp	r2, r3
 800e254:	d803      	bhi.n	800e25e <HAL_SPI_Transmit+0x164>
 800e256:	683b      	ldr	r3, [r7, #0]
 800e258:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e25c:	d102      	bne.n	800e264 <HAL_SPI_Transmit+0x16a>
 800e25e:	683b      	ldr	r3, [r7, #0]
 800e260:	2b00      	cmp	r3, #0
 800e262:	d109      	bne.n	800e278 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e264:	68fb      	ldr	r3, [r7, #12]
 800e266:	2201      	movs	r2, #1
 800e268:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e26c:	68fb      	ldr	r3, [r7, #12]
 800e26e:	2200      	movs	r2, #0
 800e270:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e274:	2303      	movs	r3, #3
 800e276:	e0b2      	b.n	800e3de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e278:	68fb      	ldr	r3, [r7, #12]
 800e27a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e27c:	b29b      	uxth	r3, r3
 800e27e:	2b00      	cmp	r3, #0
 800e280:	d1c7      	bne.n	800e212 <HAL_SPI_Transmit+0x118>
 800e282:	e083      	b.n	800e38c <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e284:	68fb      	ldr	r3, [r7, #12]
 800e286:	685b      	ldr	r3, [r3, #4]
 800e288:	2b00      	cmp	r3, #0
 800e28a:	d002      	beq.n	800e292 <HAL_SPI_Transmit+0x198>
 800e28c:	8b7b      	ldrh	r3, [r7, #26]
 800e28e:	2b01      	cmp	r3, #1
 800e290:	d177      	bne.n	800e382 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800e292:	68fb      	ldr	r3, [r7, #12]
 800e294:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e296:	b29b      	uxth	r3, r3
 800e298:	2b01      	cmp	r3, #1
 800e29a:	d912      	bls.n	800e2c2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e29c:	68fb      	ldr	r3, [r7, #12]
 800e29e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2a0:	881a      	ldrh	r2, [r3, #0]
 800e2a2:	68fb      	ldr	r3, [r7, #12]
 800e2a4:	681b      	ldr	r3, [r3, #0]
 800e2a6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e2a8:	68fb      	ldr	r3, [r7, #12]
 800e2aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2ac:	1c9a      	adds	r2, r3, #2
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e2b2:	68fb      	ldr	r3, [r7, #12]
 800e2b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e2b6:	b29b      	uxth	r3, r3
 800e2b8:	3b02      	subs	r3, #2
 800e2ba:	b29a      	uxth	r2, r3
 800e2bc:	68fb      	ldr	r3, [r7, #12]
 800e2be:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e2c0:	e05f      	b.n	800e382 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e2c2:	68fb      	ldr	r3, [r7, #12]
 800e2c4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e2c6:	68fb      	ldr	r3, [r7, #12]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	330c      	adds	r3, #12
 800e2cc:	7812      	ldrb	r2, [r2, #0]
 800e2ce:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800e2d0:	68fb      	ldr	r3, [r7, #12]
 800e2d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e2d4:	1c5a      	adds	r2, r3, #1
 800e2d6:	68fb      	ldr	r3, [r7, #12]
 800e2d8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e2da:	68fb      	ldr	r3, [r7, #12]
 800e2dc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e2de:	b29b      	uxth	r3, r3
 800e2e0:	3b01      	subs	r3, #1
 800e2e2:	b29a      	uxth	r2, r3
 800e2e4:	68fb      	ldr	r3, [r7, #12]
 800e2e6:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800e2e8:	e04b      	b.n	800e382 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800e2ea:	68fb      	ldr	r3, [r7, #12]
 800e2ec:	681b      	ldr	r3, [r3, #0]
 800e2ee:	689b      	ldr	r3, [r3, #8]
 800e2f0:	f003 0302 	and.w	r3, r3, #2
 800e2f4:	2b02      	cmp	r3, #2
 800e2f6:	d12b      	bne.n	800e350 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800e2f8:	68fb      	ldr	r3, [r7, #12]
 800e2fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e2fc:	b29b      	uxth	r3, r3
 800e2fe:	2b01      	cmp	r3, #1
 800e300:	d912      	bls.n	800e328 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e306:	881a      	ldrh	r2, [r3, #0]
 800e308:	68fb      	ldr	r3, [r7, #12]
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e30e:	68fb      	ldr	r3, [r7, #12]
 800e310:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e312:	1c9a      	adds	r2, r3, #2
 800e314:	68fb      	ldr	r3, [r7, #12]
 800e316:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e31c:	b29b      	uxth	r3, r3
 800e31e:	3b02      	subs	r3, #2
 800e320:	b29a      	uxth	r2, r3
 800e322:	68fb      	ldr	r3, [r7, #12]
 800e324:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e326:	e02c      	b.n	800e382 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800e328:	68fb      	ldr	r3, [r7, #12]
 800e32a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e32c:	68fb      	ldr	r3, [r7, #12]
 800e32e:	681b      	ldr	r3, [r3, #0]
 800e330:	330c      	adds	r3, #12
 800e332:	7812      	ldrb	r2, [r2, #0]
 800e334:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e336:	68fb      	ldr	r3, [r7, #12]
 800e338:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e33a:	1c5a      	adds	r2, r3, #1
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e340:	68fb      	ldr	r3, [r7, #12]
 800e342:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e344:	b29b      	uxth	r3, r3
 800e346:	3b01      	subs	r3, #1
 800e348:	b29a      	uxth	r2, r3
 800e34a:	68fb      	ldr	r3, [r7, #12]
 800e34c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e34e:	e018      	b.n	800e382 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e350:	f7fc f9fa 	bl	800a748 <HAL_GetTick>
 800e354:	4602      	mov	r2, r0
 800e356:	69fb      	ldr	r3, [r7, #28]
 800e358:	1ad3      	subs	r3, r2, r3
 800e35a:	683a      	ldr	r2, [r7, #0]
 800e35c:	429a      	cmp	r2, r3
 800e35e:	d803      	bhi.n	800e368 <HAL_SPI_Transmit+0x26e>
 800e360:	683b      	ldr	r3, [r7, #0]
 800e362:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e366:	d102      	bne.n	800e36e <HAL_SPI_Transmit+0x274>
 800e368:	683b      	ldr	r3, [r7, #0]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d109      	bne.n	800e382 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e36e:	68fb      	ldr	r3, [r7, #12]
 800e370:	2201      	movs	r2, #1
 800e372:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e376:	68fb      	ldr	r3, [r7, #12]
 800e378:	2200      	movs	r2, #0
 800e37a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e37e:	2303      	movs	r3, #3
 800e380:	e02d      	b.n	800e3de <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800e382:	68fb      	ldr	r3, [r7, #12]
 800e384:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e386:	b29b      	uxth	r3, r3
 800e388:	2b00      	cmp	r3, #0
 800e38a:	d1ae      	bne.n	800e2ea <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e38c:	69fa      	ldr	r2, [r7, #28]
 800e38e:	6839      	ldr	r1, [r7, #0]
 800e390:	68f8      	ldr	r0, [r7, #12]
 800e392:	f000 fcf5 	bl	800ed80 <SPI_EndRxTxTransaction>
 800e396:	4603      	mov	r3, r0
 800e398:	2b00      	cmp	r3, #0
 800e39a:	d002      	beq.n	800e3a2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e39c:	68fb      	ldr	r3, [r7, #12]
 800e39e:	2220      	movs	r2, #32
 800e3a0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800e3a2:	68fb      	ldr	r3, [r7, #12]
 800e3a4:	689b      	ldr	r3, [r3, #8]
 800e3a6:	2b00      	cmp	r3, #0
 800e3a8:	d10a      	bne.n	800e3c0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800e3aa:	2300      	movs	r3, #0
 800e3ac:	617b      	str	r3, [r7, #20]
 800e3ae:	68fb      	ldr	r3, [r7, #12]
 800e3b0:	681b      	ldr	r3, [r3, #0]
 800e3b2:	68db      	ldr	r3, [r3, #12]
 800e3b4:	617b      	str	r3, [r7, #20]
 800e3b6:	68fb      	ldr	r3, [r7, #12]
 800e3b8:	681b      	ldr	r3, [r3, #0]
 800e3ba:	689b      	ldr	r3, [r3, #8]
 800e3bc:	617b      	str	r3, [r7, #20]
 800e3be:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800e3c0:	68fb      	ldr	r3, [r7, #12]
 800e3c2:	2201      	movs	r2, #1
 800e3c4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800e3c8:	68fb      	ldr	r3, [r7, #12]
 800e3ca:	2200      	movs	r2, #0
 800e3cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e3d0:	68fb      	ldr	r3, [r7, #12]
 800e3d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d001      	beq.n	800e3dc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800e3d8:	2301      	movs	r3, #1
 800e3da:	e000      	b.n	800e3de <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800e3dc:	2300      	movs	r3, #0
  }
}
 800e3de:	4618      	mov	r0, r3
 800e3e0:	3720      	adds	r7, #32
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	bd80      	pop	{r7, pc}

0800e3e6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800e3e6:	b580      	push	{r7, lr}
 800e3e8:	b088      	sub	sp, #32
 800e3ea:	af02      	add	r7, sp, #8
 800e3ec:	60f8      	str	r0, [r7, #12]
 800e3ee:	60b9      	str	r1, [r7, #8]
 800e3f0:	603b      	str	r3, [r7, #0]
 800e3f2:	4613      	mov	r3, r2
 800e3f4:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800e3f6:	68fb      	ldr	r3, [r7, #12]
 800e3f8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e3fc:	b2db      	uxtb	r3, r3
 800e3fe:	2b01      	cmp	r3, #1
 800e400:	d001      	beq.n	800e406 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800e402:	2302      	movs	r3, #2
 800e404:	e123      	b.n	800e64e <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800e406:	68bb      	ldr	r3, [r7, #8]
 800e408:	2b00      	cmp	r3, #0
 800e40a:	d002      	beq.n	800e412 <HAL_SPI_Receive+0x2c>
 800e40c:	88fb      	ldrh	r3, [r7, #6]
 800e40e:	2b00      	cmp	r3, #0
 800e410:	d101      	bne.n	800e416 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800e412:	2301      	movs	r3, #1
 800e414:	e11b      	b.n	800e64e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800e416:	68fb      	ldr	r3, [r7, #12]
 800e418:	685b      	ldr	r3, [r3, #4]
 800e41a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e41e:	d112      	bne.n	800e446 <HAL_SPI_Receive+0x60>
 800e420:	68fb      	ldr	r3, [r7, #12]
 800e422:	689b      	ldr	r3, [r3, #8]
 800e424:	2b00      	cmp	r3, #0
 800e426:	d10e      	bne.n	800e446 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	2204      	movs	r2, #4
 800e42c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800e430:	88fa      	ldrh	r2, [r7, #6]
 800e432:	683b      	ldr	r3, [r7, #0]
 800e434:	9300      	str	r3, [sp, #0]
 800e436:	4613      	mov	r3, r2
 800e438:	68ba      	ldr	r2, [r7, #8]
 800e43a:	68b9      	ldr	r1, [r7, #8]
 800e43c:	68f8      	ldr	r0, [r7, #12]
 800e43e:	f000 f90a 	bl	800e656 <HAL_SPI_TransmitReceive>
 800e442:	4603      	mov	r3, r0
 800e444:	e103      	b.n	800e64e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e446:	f7fc f97f 	bl	800a748 <HAL_GetTick>
 800e44a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e44c:	68fb      	ldr	r3, [r7, #12]
 800e44e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e452:	2b01      	cmp	r3, #1
 800e454:	d101      	bne.n	800e45a <HAL_SPI_Receive+0x74>
 800e456:	2302      	movs	r3, #2
 800e458:	e0f9      	b.n	800e64e <HAL_SPI_Receive+0x268>
 800e45a:	68fb      	ldr	r3, [r7, #12]
 800e45c:	2201      	movs	r2, #1
 800e45e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800e462:	68fb      	ldr	r3, [r7, #12]
 800e464:	2204      	movs	r2, #4
 800e466:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e46a:	68fb      	ldr	r3, [r7, #12]
 800e46c:	2200      	movs	r2, #0
 800e46e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	68ba      	ldr	r2, [r7, #8]
 800e474:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800e476:	68fb      	ldr	r3, [r7, #12]
 800e478:	88fa      	ldrh	r2, [r7, #6]
 800e47a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800e47e:	68fb      	ldr	r3, [r7, #12]
 800e480:	88fa      	ldrh	r2, [r7, #6]
 800e482:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800e486:	68fb      	ldr	r3, [r7, #12]
 800e488:	2200      	movs	r2, #0
 800e48a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800e48c:	68fb      	ldr	r3, [r7, #12]
 800e48e:	2200      	movs	r2, #0
 800e490:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800e492:	68fb      	ldr	r3, [r7, #12]
 800e494:	2200      	movs	r2, #0
 800e496:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800e498:	68fb      	ldr	r3, [r7, #12]
 800e49a:	2200      	movs	r2, #0
 800e49c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	2200      	movs	r2, #0
 800e4a2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e4a4:	68fb      	ldr	r3, [r7, #12]
 800e4a6:	68db      	ldr	r3, [r3, #12]
 800e4a8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e4ac:	d908      	bls.n	800e4c0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e4ae:	68fb      	ldr	r3, [r7, #12]
 800e4b0:	681b      	ldr	r3, [r3, #0]
 800e4b2:	685a      	ldr	r2, [r3, #4]
 800e4b4:	68fb      	ldr	r3, [r7, #12]
 800e4b6:	681b      	ldr	r3, [r3, #0]
 800e4b8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e4bc:	605a      	str	r2, [r3, #4]
 800e4be:	e007      	b.n	800e4d0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e4c0:	68fb      	ldr	r3, [r7, #12]
 800e4c2:	681b      	ldr	r3, [r3, #0]
 800e4c4:	685a      	ldr	r2, [r3, #4]
 800e4c6:	68fb      	ldr	r3, [r7, #12]
 800e4c8:	681b      	ldr	r3, [r3, #0]
 800e4ca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e4ce:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800e4d0:	68fb      	ldr	r3, [r7, #12]
 800e4d2:	689b      	ldr	r3, [r3, #8]
 800e4d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800e4d8:	d10f      	bne.n	800e4fa <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	681b      	ldr	r3, [r3, #0]
 800e4de:	681a      	ldr	r2, [r3, #0]
 800e4e0:	68fb      	ldr	r3, [r7, #12]
 800e4e2:	681b      	ldr	r3, [r3, #0]
 800e4e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800e4e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800e4ea:	68fb      	ldr	r3, [r7, #12]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	681a      	ldr	r2, [r3, #0]
 800e4f0:	68fb      	ldr	r3, [r7, #12]
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800e4f8:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e4fa:	68fb      	ldr	r3, [r7, #12]
 800e4fc:	681b      	ldr	r3, [r3, #0]
 800e4fe:	681b      	ldr	r3, [r3, #0]
 800e500:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e504:	2b40      	cmp	r3, #64	@ 0x40
 800e506:	d007      	beq.n	800e518 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	681b      	ldr	r3, [r3, #0]
 800e50c:	681a      	ldr	r2, [r3, #0]
 800e50e:	68fb      	ldr	r3, [r7, #12]
 800e510:	681b      	ldr	r3, [r3, #0]
 800e512:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e516:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800e518:	68fb      	ldr	r3, [r7, #12]
 800e51a:	68db      	ldr	r3, [r3, #12]
 800e51c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e520:	d875      	bhi.n	800e60e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800e522:	e037      	b.n	800e594 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e524:	68fb      	ldr	r3, [r7, #12]
 800e526:	681b      	ldr	r3, [r3, #0]
 800e528:	689b      	ldr	r3, [r3, #8]
 800e52a:	f003 0301 	and.w	r3, r3, #1
 800e52e:	2b01      	cmp	r3, #1
 800e530:	d117      	bne.n	800e562 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	681b      	ldr	r3, [r3, #0]
 800e536:	f103 020c 	add.w	r2, r3, #12
 800e53a:	68fb      	ldr	r3, [r7, #12]
 800e53c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e53e:	7812      	ldrb	r2, [r2, #0]
 800e540:	b2d2      	uxtb	r2, r2
 800e542:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800e544:	68fb      	ldr	r3, [r7, #12]
 800e546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e548:	1c5a      	adds	r2, r3, #1
 800e54a:	68fb      	ldr	r3, [r7, #12]
 800e54c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e54e:	68fb      	ldr	r3, [r7, #12]
 800e550:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e554:	b29b      	uxth	r3, r3
 800e556:	3b01      	subs	r3, #1
 800e558:	b29a      	uxth	r2, r3
 800e55a:	68fb      	ldr	r3, [r7, #12]
 800e55c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800e560:	e018      	b.n	800e594 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e562:	f7fc f8f1 	bl	800a748 <HAL_GetTick>
 800e566:	4602      	mov	r2, r0
 800e568:	697b      	ldr	r3, [r7, #20]
 800e56a:	1ad3      	subs	r3, r2, r3
 800e56c:	683a      	ldr	r2, [r7, #0]
 800e56e:	429a      	cmp	r2, r3
 800e570:	d803      	bhi.n	800e57a <HAL_SPI_Receive+0x194>
 800e572:	683b      	ldr	r3, [r7, #0]
 800e574:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e578:	d102      	bne.n	800e580 <HAL_SPI_Receive+0x19a>
 800e57a:	683b      	ldr	r3, [r7, #0]
 800e57c:	2b00      	cmp	r3, #0
 800e57e:	d109      	bne.n	800e594 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	2201      	movs	r2, #1
 800e584:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e588:	68fb      	ldr	r3, [r7, #12]
 800e58a:	2200      	movs	r2, #0
 800e58c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e590:	2303      	movs	r3, #3
 800e592:	e05c      	b.n	800e64e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e59a:	b29b      	uxth	r3, r3
 800e59c:	2b00      	cmp	r3, #0
 800e59e:	d1c1      	bne.n	800e524 <HAL_SPI_Receive+0x13e>
 800e5a0:	e03b      	b.n	800e61a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800e5a2:	68fb      	ldr	r3, [r7, #12]
 800e5a4:	681b      	ldr	r3, [r3, #0]
 800e5a6:	689b      	ldr	r3, [r3, #8]
 800e5a8:	f003 0301 	and.w	r3, r3, #1
 800e5ac:	2b01      	cmp	r3, #1
 800e5ae:	d115      	bne.n	800e5dc <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e5b0:	68fb      	ldr	r3, [r7, #12]
 800e5b2:	681b      	ldr	r3, [r3, #0]
 800e5b4:	68da      	ldr	r2, [r3, #12]
 800e5b6:	68fb      	ldr	r3, [r7, #12]
 800e5b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5ba:	b292      	uxth	r2, r2
 800e5bc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e5be:	68fb      	ldr	r3, [r7, #12]
 800e5c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e5c2:	1c9a      	adds	r2, r3, #2
 800e5c4:	68fb      	ldr	r3, [r7, #12]
 800e5c6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e5c8:	68fb      	ldr	r3, [r7, #12]
 800e5ca:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e5ce:	b29b      	uxth	r3, r3
 800e5d0:	3b01      	subs	r3, #1
 800e5d2:	b29a      	uxth	r2, r3
 800e5d4:	68fb      	ldr	r3, [r7, #12]
 800e5d6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800e5da:	e018      	b.n	800e60e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800e5dc:	f7fc f8b4 	bl	800a748 <HAL_GetTick>
 800e5e0:	4602      	mov	r2, r0
 800e5e2:	697b      	ldr	r3, [r7, #20]
 800e5e4:	1ad3      	subs	r3, r2, r3
 800e5e6:	683a      	ldr	r2, [r7, #0]
 800e5e8:	429a      	cmp	r2, r3
 800e5ea:	d803      	bhi.n	800e5f4 <HAL_SPI_Receive+0x20e>
 800e5ec:	683b      	ldr	r3, [r7, #0]
 800e5ee:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e5f2:	d102      	bne.n	800e5fa <HAL_SPI_Receive+0x214>
 800e5f4:	683b      	ldr	r3, [r7, #0]
 800e5f6:	2b00      	cmp	r3, #0
 800e5f8:	d109      	bne.n	800e60e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800e5fa:	68fb      	ldr	r3, [r7, #12]
 800e5fc:	2201      	movs	r2, #1
 800e5fe:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800e602:	68fb      	ldr	r3, [r7, #12]
 800e604:	2200      	movs	r2, #0
 800e606:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800e60a:	2303      	movs	r3, #3
 800e60c:	e01f      	b.n	800e64e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800e60e:	68fb      	ldr	r3, [r7, #12]
 800e610:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e614:	b29b      	uxth	r3, r3
 800e616:	2b00      	cmp	r3, #0
 800e618:	d1c3      	bne.n	800e5a2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800e61a:	697a      	ldr	r2, [r7, #20]
 800e61c:	6839      	ldr	r1, [r7, #0]
 800e61e:	68f8      	ldr	r0, [r7, #12]
 800e620:	f000 fb56 	bl	800ecd0 <SPI_EndRxTransaction>
 800e624:	4603      	mov	r3, r0
 800e626:	2b00      	cmp	r3, #0
 800e628:	d002      	beq.n	800e630 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800e62a:	68fb      	ldr	r3, [r7, #12]
 800e62c:	2220      	movs	r2, #32
 800e62e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800e630:	68fb      	ldr	r3, [r7, #12]
 800e632:	2201      	movs	r2, #1
 800e634:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800e638:	68fb      	ldr	r3, [r7, #12]
 800e63a:	2200      	movs	r2, #0
 800e63c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800e644:	2b00      	cmp	r3, #0
 800e646:	d001      	beq.n	800e64c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800e648:	2301      	movs	r3, #1
 800e64a:	e000      	b.n	800e64e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800e64c:	2300      	movs	r3, #0
  }
}
 800e64e:	4618      	mov	r0, r3
 800e650:	3718      	adds	r7, #24
 800e652:	46bd      	mov	sp, r7
 800e654:	bd80      	pop	{r7, pc}

0800e656 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800e656:	b580      	push	{r7, lr}
 800e658:	b08a      	sub	sp, #40	@ 0x28
 800e65a:	af00      	add	r7, sp, #0
 800e65c:	60f8      	str	r0, [r7, #12]
 800e65e:	60b9      	str	r1, [r7, #8]
 800e660:	607a      	str	r2, [r7, #4]
 800e662:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800e664:	2301      	movs	r3, #1
 800e666:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800e668:	f7fc f86e 	bl	800a748 <HAL_GetTick>
 800e66c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800e66e:	68fb      	ldr	r3, [r7, #12]
 800e670:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e674:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800e676:	68fb      	ldr	r3, [r7, #12]
 800e678:	685b      	ldr	r3, [r3, #4]
 800e67a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800e67c:	887b      	ldrh	r3, [r7, #2]
 800e67e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800e680:	887b      	ldrh	r3, [r7, #2]
 800e682:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800e684:	7ffb      	ldrb	r3, [r7, #31]
 800e686:	2b01      	cmp	r3, #1
 800e688:	d00c      	beq.n	800e6a4 <HAL_SPI_TransmitReceive+0x4e>
 800e68a:	69bb      	ldr	r3, [r7, #24]
 800e68c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800e690:	d106      	bne.n	800e6a0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800e692:	68fb      	ldr	r3, [r7, #12]
 800e694:	689b      	ldr	r3, [r3, #8]
 800e696:	2b00      	cmp	r3, #0
 800e698:	d102      	bne.n	800e6a0 <HAL_SPI_TransmitReceive+0x4a>
 800e69a:	7ffb      	ldrb	r3, [r7, #31]
 800e69c:	2b04      	cmp	r3, #4
 800e69e:	d001      	beq.n	800e6a4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800e6a0:	2302      	movs	r3, #2
 800e6a2:	e1f3      	b.n	800ea8c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800e6a4:	68bb      	ldr	r3, [r7, #8]
 800e6a6:	2b00      	cmp	r3, #0
 800e6a8:	d005      	beq.n	800e6b6 <HAL_SPI_TransmitReceive+0x60>
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	2b00      	cmp	r3, #0
 800e6ae:	d002      	beq.n	800e6b6 <HAL_SPI_TransmitReceive+0x60>
 800e6b0:	887b      	ldrh	r3, [r7, #2]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d101      	bne.n	800e6ba <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800e6b6:	2301      	movs	r3, #1
 800e6b8:	e1e8      	b.n	800ea8c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800e6ba:	68fb      	ldr	r3, [r7, #12]
 800e6bc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800e6c0:	2b01      	cmp	r3, #1
 800e6c2:	d101      	bne.n	800e6c8 <HAL_SPI_TransmitReceive+0x72>
 800e6c4:	2302      	movs	r3, #2
 800e6c6:	e1e1      	b.n	800ea8c <HAL_SPI_TransmitReceive+0x436>
 800e6c8:	68fb      	ldr	r3, [r7, #12]
 800e6ca:	2201      	movs	r2, #1
 800e6cc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800e6d0:	68fb      	ldr	r3, [r7, #12]
 800e6d2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800e6d6:	b2db      	uxtb	r3, r3
 800e6d8:	2b04      	cmp	r3, #4
 800e6da:	d003      	beq.n	800e6e4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800e6dc:	68fb      	ldr	r3, [r7, #12]
 800e6de:	2205      	movs	r2, #5
 800e6e0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800e6e4:	68fb      	ldr	r3, [r7, #12]
 800e6e6:	2200      	movs	r2, #0
 800e6e8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800e6ea:	68fb      	ldr	r3, [r7, #12]
 800e6ec:	687a      	ldr	r2, [r7, #4]
 800e6ee:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	887a      	ldrh	r2, [r7, #2]
 800e6f4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800e6f8:	68fb      	ldr	r3, [r7, #12]
 800e6fa:	887a      	ldrh	r2, [r7, #2]
 800e6fc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800e700:	68fb      	ldr	r3, [r7, #12]
 800e702:	68ba      	ldr	r2, [r7, #8]
 800e704:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800e706:	68fb      	ldr	r3, [r7, #12]
 800e708:	887a      	ldrh	r2, [r7, #2]
 800e70a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800e70c:	68fb      	ldr	r3, [r7, #12]
 800e70e:	887a      	ldrh	r2, [r7, #2]
 800e710:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800e712:	68fb      	ldr	r3, [r7, #12]
 800e714:	2200      	movs	r2, #0
 800e716:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800e718:	68fb      	ldr	r3, [r7, #12]
 800e71a:	2200      	movs	r2, #0
 800e71c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800e71e:	68fb      	ldr	r3, [r7, #12]
 800e720:	68db      	ldr	r3, [r3, #12]
 800e722:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e726:	d802      	bhi.n	800e72e <HAL_SPI_TransmitReceive+0xd8>
 800e728:	8abb      	ldrh	r3, [r7, #20]
 800e72a:	2b01      	cmp	r3, #1
 800e72c:	d908      	bls.n	800e740 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e72e:	68fb      	ldr	r3, [r7, #12]
 800e730:	681b      	ldr	r3, [r3, #0]
 800e732:	685a      	ldr	r2, [r3, #4]
 800e734:	68fb      	ldr	r3, [r7, #12]
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800e73c:	605a      	str	r2, [r3, #4]
 800e73e:	e007      	b.n	800e750 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e740:	68fb      	ldr	r3, [r7, #12]
 800e742:	681b      	ldr	r3, [r3, #0]
 800e744:	685a      	ldr	r2, [r3, #4]
 800e746:	68fb      	ldr	r3, [r7, #12]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e74e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800e750:	68fb      	ldr	r3, [r7, #12]
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	681b      	ldr	r3, [r3, #0]
 800e756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e75a:	2b40      	cmp	r3, #64	@ 0x40
 800e75c:	d007      	beq.n	800e76e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800e75e:	68fb      	ldr	r3, [r7, #12]
 800e760:	681b      	ldr	r3, [r3, #0]
 800e762:	681a      	ldr	r2, [r3, #0]
 800e764:	68fb      	ldr	r3, [r7, #12]
 800e766:	681b      	ldr	r3, [r3, #0]
 800e768:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800e76c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800e76e:	68fb      	ldr	r3, [r7, #12]
 800e770:	68db      	ldr	r3, [r3, #12]
 800e772:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800e776:	f240 8083 	bls.w	800e880 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e77a:	68fb      	ldr	r3, [r7, #12]
 800e77c:	685b      	ldr	r3, [r3, #4]
 800e77e:	2b00      	cmp	r3, #0
 800e780:	d002      	beq.n	800e788 <HAL_SPI_TransmitReceive+0x132>
 800e782:	8afb      	ldrh	r3, [r7, #22]
 800e784:	2b01      	cmp	r3, #1
 800e786:	d16f      	bne.n	800e868 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e788:	68fb      	ldr	r3, [r7, #12]
 800e78a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e78c:	881a      	ldrh	r2, [r3, #0]
 800e78e:	68fb      	ldr	r3, [r7, #12]
 800e790:	681b      	ldr	r3, [r3, #0]
 800e792:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800e794:	68fb      	ldr	r3, [r7, #12]
 800e796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e798:	1c9a      	adds	r2, r3, #2
 800e79a:	68fb      	ldr	r3, [r7, #12]
 800e79c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800e79e:	68fb      	ldr	r3, [r7, #12]
 800e7a0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e7a2:	b29b      	uxth	r3, r3
 800e7a4:	3b01      	subs	r3, #1
 800e7a6:	b29a      	uxth	r2, r3
 800e7a8:	68fb      	ldr	r3, [r7, #12]
 800e7aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e7ac:	e05c      	b.n	800e868 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e7ae:	68fb      	ldr	r3, [r7, #12]
 800e7b0:	681b      	ldr	r3, [r3, #0]
 800e7b2:	689b      	ldr	r3, [r3, #8]
 800e7b4:	f003 0302 	and.w	r3, r3, #2
 800e7b8:	2b02      	cmp	r3, #2
 800e7ba:	d11b      	bne.n	800e7f4 <HAL_SPI_TransmitReceive+0x19e>
 800e7bc:	68fb      	ldr	r3, [r7, #12]
 800e7be:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e7c0:	b29b      	uxth	r3, r3
 800e7c2:	2b00      	cmp	r3, #0
 800e7c4:	d016      	beq.n	800e7f4 <HAL_SPI_TransmitReceive+0x19e>
 800e7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e7c8:	2b01      	cmp	r3, #1
 800e7ca:	d113      	bne.n	800e7f4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7d0:	881a      	ldrh	r2, [r3, #0]
 800e7d2:	68fb      	ldr	r3, [r7, #12]
 800e7d4:	681b      	ldr	r3, [r3, #0]
 800e7d6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e7d8:	68fb      	ldr	r3, [r7, #12]
 800e7da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e7dc:	1c9a      	adds	r2, r3, #2
 800e7de:	68fb      	ldr	r3, [r7, #12]
 800e7e0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e7e2:	68fb      	ldr	r3, [r7, #12]
 800e7e4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e7e6:	b29b      	uxth	r3, r3
 800e7e8:	3b01      	subs	r3, #1
 800e7ea:	b29a      	uxth	r2, r3
 800e7ec:	68fb      	ldr	r3, [r7, #12]
 800e7ee:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e7f0:	2300      	movs	r3, #0
 800e7f2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e7f4:	68fb      	ldr	r3, [r7, #12]
 800e7f6:	681b      	ldr	r3, [r3, #0]
 800e7f8:	689b      	ldr	r3, [r3, #8]
 800e7fa:	f003 0301 	and.w	r3, r3, #1
 800e7fe:	2b01      	cmp	r3, #1
 800e800:	d11c      	bne.n	800e83c <HAL_SPI_TransmitReceive+0x1e6>
 800e802:	68fb      	ldr	r3, [r7, #12]
 800e804:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e808:	b29b      	uxth	r3, r3
 800e80a:	2b00      	cmp	r3, #0
 800e80c:	d016      	beq.n	800e83c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e80e:	68fb      	ldr	r3, [r7, #12]
 800e810:	681b      	ldr	r3, [r3, #0]
 800e812:	68da      	ldr	r2, [r3, #12]
 800e814:	68fb      	ldr	r3, [r7, #12]
 800e816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e818:	b292      	uxth	r2, r2
 800e81a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800e81c:	68fb      	ldr	r3, [r7, #12]
 800e81e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e820:	1c9a      	adds	r2, r3, #2
 800e822:	68fb      	ldr	r3, [r7, #12]
 800e824:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800e826:	68fb      	ldr	r3, [r7, #12]
 800e828:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e82c:	b29b      	uxth	r3, r3
 800e82e:	3b01      	subs	r3, #1
 800e830:	b29a      	uxth	r2, r3
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e838:	2301      	movs	r3, #1
 800e83a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800e83c:	f7fb ff84 	bl	800a748 <HAL_GetTick>
 800e840:	4602      	mov	r2, r0
 800e842:	6a3b      	ldr	r3, [r7, #32]
 800e844:	1ad3      	subs	r3, r2, r3
 800e846:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e848:	429a      	cmp	r2, r3
 800e84a:	d80d      	bhi.n	800e868 <HAL_SPI_TransmitReceive+0x212>
 800e84c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e84e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800e852:	d009      	beq.n	800e868 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800e854:	68fb      	ldr	r3, [r7, #12]
 800e856:	2201      	movs	r2, #1
 800e858:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	2200      	movs	r2, #0
 800e860:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800e864:	2303      	movs	r3, #3
 800e866:	e111      	b.n	800ea8c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e86c:	b29b      	uxth	r3, r3
 800e86e:	2b00      	cmp	r3, #0
 800e870:	d19d      	bne.n	800e7ae <HAL_SPI_TransmitReceive+0x158>
 800e872:	68fb      	ldr	r3, [r7, #12]
 800e874:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e878:	b29b      	uxth	r3, r3
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d197      	bne.n	800e7ae <HAL_SPI_TransmitReceive+0x158>
 800e87e:	e0e5      	b.n	800ea4c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800e880:	68fb      	ldr	r3, [r7, #12]
 800e882:	685b      	ldr	r3, [r3, #4]
 800e884:	2b00      	cmp	r3, #0
 800e886:	d003      	beq.n	800e890 <HAL_SPI_TransmitReceive+0x23a>
 800e888:	8afb      	ldrh	r3, [r7, #22]
 800e88a:	2b01      	cmp	r3, #1
 800e88c:	f040 80d1 	bne.w	800ea32 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800e890:	68fb      	ldr	r3, [r7, #12]
 800e892:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e894:	b29b      	uxth	r3, r3
 800e896:	2b01      	cmp	r3, #1
 800e898:	d912      	bls.n	800e8c0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e89e:	881a      	ldrh	r2, [r3, #0]
 800e8a0:	68fb      	ldr	r3, [r7, #12]
 800e8a2:	681b      	ldr	r3, [r3, #0]
 800e8a4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8aa:	1c9a      	adds	r2, r3, #2
 800e8ac:	68fb      	ldr	r3, [r7, #12]
 800e8ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800e8b0:	68fb      	ldr	r3, [r7, #12]
 800e8b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8b4:	b29b      	uxth	r3, r3
 800e8b6:	3b02      	subs	r3, #2
 800e8b8:	b29a      	uxth	r2, r3
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e8be:	e0b8      	b.n	800ea32 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e8c0:	68fb      	ldr	r3, [r7, #12]
 800e8c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e8c4:	68fb      	ldr	r3, [r7, #12]
 800e8c6:	681b      	ldr	r3, [r3, #0]
 800e8c8:	330c      	adds	r3, #12
 800e8ca:	7812      	ldrb	r2, [r2, #0]
 800e8cc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e8d2:	1c5a      	adds	r2, r3, #1
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800e8d8:	68fb      	ldr	r3, [r7, #12]
 800e8da:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8dc:	b29b      	uxth	r3, r3
 800e8de:	3b01      	subs	r3, #1
 800e8e0:	b29a      	uxth	r2, r3
 800e8e2:	68fb      	ldr	r3, [r7, #12]
 800e8e4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800e8e6:	e0a4      	b.n	800ea32 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800e8e8:	68fb      	ldr	r3, [r7, #12]
 800e8ea:	681b      	ldr	r3, [r3, #0]
 800e8ec:	689b      	ldr	r3, [r3, #8]
 800e8ee:	f003 0302 	and.w	r3, r3, #2
 800e8f2:	2b02      	cmp	r3, #2
 800e8f4:	d134      	bne.n	800e960 <HAL_SPI_TransmitReceive+0x30a>
 800e8f6:	68fb      	ldr	r3, [r7, #12]
 800e8f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e8fa:	b29b      	uxth	r3, r3
 800e8fc:	2b00      	cmp	r3, #0
 800e8fe:	d02f      	beq.n	800e960 <HAL_SPI_TransmitReceive+0x30a>
 800e900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e902:	2b01      	cmp	r3, #1
 800e904:	d12c      	bne.n	800e960 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800e906:	68fb      	ldr	r3, [r7, #12]
 800e908:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e90a:	b29b      	uxth	r3, r3
 800e90c:	2b01      	cmp	r3, #1
 800e90e:	d912      	bls.n	800e936 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800e910:	68fb      	ldr	r3, [r7, #12]
 800e912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e914:	881a      	ldrh	r2, [r3, #0]
 800e916:	68fb      	ldr	r3, [r7, #12]
 800e918:	681b      	ldr	r3, [r3, #0]
 800e91a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800e91c:	68fb      	ldr	r3, [r7, #12]
 800e91e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e920:	1c9a      	adds	r2, r3, #2
 800e922:	68fb      	ldr	r3, [r7, #12]
 800e924:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800e926:	68fb      	ldr	r3, [r7, #12]
 800e928:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e92a:	b29b      	uxth	r3, r3
 800e92c:	3b02      	subs	r3, #2
 800e92e:	b29a      	uxth	r2, r3
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800e934:	e012      	b.n	800e95c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800e936:	68fb      	ldr	r3, [r7, #12]
 800e938:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800e93a:	68fb      	ldr	r3, [r7, #12]
 800e93c:	681b      	ldr	r3, [r3, #0]
 800e93e:	330c      	adds	r3, #12
 800e940:	7812      	ldrb	r2, [r2, #0]
 800e942:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800e944:	68fb      	ldr	r3, [r7, #12]
 800e946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800e948:	1c5a      	adds	r2, r3, #1
 800e94a:	68fb      	ldr	r3, [r7, #12]
 800e94c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800e94e:	68fb      	ldr	r3, [r7, #12]
 800e950:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800e952:	b29b      	uxth	r3, r3
 800e954:	3b01      	subs	r3, #1
 800e956:	b29a      	uxth	r2, r3
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800e95c:	2300      	movs	r3, #0
 800e95e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800e960:	68fb      	ldr	r3, [r7, #12]
 800e962:	681b      	ldr	r3, [r3, #0]
 800e964:	689b      	ldr	r3, [r3, #8]
 800e966:	f003 0301 	and.w	r3, r3, #1
 800e96a:	2b01      	cmp	r3, #1
 800e96c:	d148      	bne.n	800ea00 <HAL_SPI_TransmitReceive+0x3aa>
 800e96e:	68fb      	ldr	r3, [r7, #12]
 800e970:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e974:	b29b      	uxth	r3, r3
 800e976:	2b00      	cmp	r3, #0
 800e978:	d042      	beq.n	800ea00 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800e97a:	68fb      	ldr	r3, [r7, #12]
 800e97c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e980:	b29b      	uxth	r3, r3
 800e982:	2b01      	cmp	r3, #1
 800e984:	d923      	bls.n	800e9ce <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800e986:	68fb      	ldr	r3, [r7, #12]
 800e988:	681b      	ldr	r3, [r3, #0]
 800e98a:	68da      	ldr	r2, [r3, #12]
 800e98c:	68fb      	ldr	r3, [r7, #12]
 800e98e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e990:	b292      	uxth	r2, r2
 800e992:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800e994:	68fb      	ldr	r3, [r7, #12]
 800e996:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e998:	1c9a      	adds	r2, r3, #2
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800e99e:	68fb      	ldr	r3, [r7, #12]
 800e9a0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e9a4:	b29b      	uxth	r3, r3
 800e9a6:	3b02      	subs	r3, #2
 800e9a8:	b29a      	uxth	r2, r3
 800e9aa:	68fb      	ldr	r3, [r7, #12]
 800e9ac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800e9b0:	68fb      	ldr	r3, [r7, #12]
 800e9b2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e9b6:	b29b      	uxth	r3, r3
 800e9b8:	2b01      	cmp	r3, #1
 800e9ba:	d81f      	bhi.n	800e9fc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800e9bc:	68fb      	ldr	r3, [r7, #12]
 800e9be:	681b      	ldr	r3, [r3, #0]
 800e9c0:	685a      	ldr	r2, [r3, #4]
 800e9c2:	68fb      	ldr	r3, [r7, #12]
 800e9c4:	681b      	ldr	r3, [r3, #0]
 800e9c6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800e9ca:	605a      	str	r2, [r3, #4]
 800e9cc:	e016      	b.n	800e9fc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800e9ce:	68fb      	ldr	r3, [r7, #12]
 800e9d0:	681b      	ldr	r3, [r3, #0]
 800e9d2:	f103 020c 	add.w	r2, r3, #12
 800e9d6:	68fb      	ldr	r3, [r7, #12]
 800e9d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9da:	7812      	ldrb	r2, [r2, #0]
 800e9dc:	b2d2      	uxtb	r2, r2
 800e9de:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800e9e0:	68fb      	ldr	r3, [r7, #12]
 800e9e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800e9e4:	1c5a      	adds	r2, r3, #1
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800e9ea:	68fb      	ldr	r3, [r7, #12]
 800e9ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800e9f0:	b29b      	uxth	r3, r3
 800e9f2:	3b01      	subs	r3, #1
 800e9f4:	b29a      	uxth	r2, r3
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800e9fc:	2301      	movs	r3, #1
 800e9fe:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800ea00:	f7fb fea2 	bl	800a748 <HAL_GetTick>
 800ea04:	4602      	mov	r2, r0
 800ea06:	6a3b      	ldr	r3, [r7, #32]
 800ea08:	1ad3      	subs	r3, r2, r3
 800ea0a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ea0c:	429a      	cmp	r2, r3
 800ea0e:	d803      	bhi.n	800ea18 <HAL_SPI_TransmitReceive+0x3c2>
 800ea10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea12:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ea16:	d102      	bne.n	800ea1e <HAL_SPI_TransmitReceive+0x3c8>
 800ea18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d109      	bne.n	800ea32 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800ea1e:	68fb      	ldr	r3, [r7, #12]
 800ea20:	2201      	movs	r2, #1
 800ea22:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800ea26:	68fb      	ldr	r3, [r7, #12]
 800ea28:	2200      	movs	r2, #0
 800ea2a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800ea2e:	2303      	movs	r3, #3
 800ea30:	e02c      	b.n	800ea8c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800ea36:	b29b      	uxth	r3, r3
 800ea38:	2b00      	cmp	r3, #0
 800ea3a:	f47f af55 	bne.w	800e8e8 <HAL_SPI_TransmitReceive+0x292>
 800ea3e:	68fb      	ldr	r3, [r7, #12]
 800ea40:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800ea44:	b29b      	uxth	r3, r3
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	f47f af4e 	bne.w	800e8e8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ea4c:	6a3a      	ldr	r2, [r7, #32]
 800ea4e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800ea50:	68f8      	ldr	r0, [r7, #12]
 800ea52:	f000 f995 	bl	800ed80 <SPI_EndRxTxTransaction>
 800ea56:	4603      	mov	r3, r0
 800ea58:	2b00      	cmp	r3, #0
 800ea5a:	d008      	beq.n	800ea6e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	2220      	movs	r2, #32
 800ea60:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800ea62:	68fb      	ldr	r3, [r7, #12]
 800ea64:	2200      	movs	r2, #0
 800ea66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800ea6a:	2301      	movs	r3, #1
 800ea6c:	e00e      	b.n	800ea8c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800ea6e:	68fb      	ldr	r3, [r7, #12]
 800ea70:	2201      	movs	r2, #1
 800ea72:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800ea76:	68fb      	ldr	r3, [r7, #12]
 800ea78:	2200      	movs	r2, #0
 800ea7a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ea7e:	68fb      	ldr	r3, [r7, #12]
 800ea80:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d001      	beq.n	800ea8a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800ea86:	2301      	movs	r3, #1
 800ea88:	e000      	b.n	800ea8c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800ea8a:	2300      	movs	r3, #0
  }
}
 800ea8c:	4618      	mov	r0, r3
 800ea8e:	3728      	adds	r7, #40	@ 0x28
 800ea90:	46bd      	mov	sp, r7
 800ea92:	bd80      	pop	{r7, pc}

0800ea94 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ea94:	b580      	push	{r7, lr}
 800ea96:	b088      	sub	sp, #32
 800ea98:	af00      	add	r7, sp, #0
 800ea9a:	60f8      	str	r0, [r7, #12]
 800ea9c:	60b9      	str	r1, [r7, #8]
 800ea9e:	603b      	str	r3, [r7, #0]
 800eaa0:	4613      	mov	r3, r2
 800eaa2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800eaa4:	f7fb fe50 	bl	800a748 <HAL_GetTick>
 800eaa8:	4602      	mov	r2, r0
 800eaaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eaac:	1a9b      	subs	r3, r3, r2
 800eaae:	683a      	ldr	r2, [r7, #0]
 800eab0:	4413      	add	r3, r2
 800eab2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800eab4:	f7fb fe48 	bl	800a748 <HAL_GetTick>
 800eab8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800eaba:	4b39      	ldr	r3, [pc, #228]	@ (800eba0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800eabc:	681b      	ldr	r3, [r3, #0]
 800eabe:	015b      	lsls	r3, r3, #5
 800eac0:	0d1b      	lsrs	r3, r3, #20
 800eac2:	69fa      	ldr	r2, [r7, #28]
 800eac4:	fb02 f303 	mul.w	r3, r2, r3
 800eac8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eaca:	e054      	b.n	800eb76 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800eacc:	683b      	ldr	r3, [r7, #0]
 800eace:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ead2:	d050      	beq.n	800eb76 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ead4:	f7fb fe38 	bl	800a748 <HAL_GetTick>
 800ead8:	4602      	mov	r2, r0
 800eada:	69bb      	ldr	r3, [r7, #24]
 800eadc:	1ad3      	subs	r3, r2, r3
 800eade:	69fa      	ldr	r2, [r7, #28]
 800eae0:	429a      	cmp	r2, r3
 800eae2:	d902      	bls.n	800eaea <SPI_WaitFlagStateUntilTimeout+0x56>
 800eae4:	69fb      	ldr	r3, [r7, #28]
 800eae6:	2b00      	cmp	r3, #0
 800eae8:	d13d      	bne.n	800eb66 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	681b      	ldr	r3, [r3, #0]
 800eaee:	685a      	ldr	r2, [r3, #4]
 800eaf0:	68fb      	ldr	r3, [r7, #12]
 800eaf2:	681b      	ldr	r3, [r3, #0]
 800eaf4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800eaf8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eafa:	68fb      	ldr	r3, [r7, #12]
 800eafc:	685b      	ldr	r3, [r3, #4]
 800eafe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800eb02:	d111      	bne.n	800eb28 <SPI_WaitFlagStateUntilTimeout+0x94>
 800eb04:	68fb      	ldr	r3, [r7, #12]
 800eb06:	689b      	ldr	r3, [r3, #8]
 800eb08:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800eb0c:	d004      	beq.n	800eb18 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	689b      	ldr	r3, [r3, #8]
 800eb12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800eb16:	d107      	bne.n	800eb28 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800eb18:	68fb      	ldr	r3, [r7, #12]
 800eb1a:	681b      	ldr	r3, [r3, #0]
 800eb1c:	681a      	ldr	r2, [r3, #0]
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	681b      	ldr	r3, [r3, #0]
 800eb22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800eb26:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb2c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800eb30:	d10f      	bne.n	800eb52 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	681b      	ldr	r3, [r3, #0]
 800eb36:	681a      	ldr	r2, [r3, #0]
 800eb38:	68fb      	ldr	r3, [r7, #12]
 800eb3a:	681b      	ldr	r3, [r3, #0]
 800eb3c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800eb40:	601a      	str	r2, [r3, #0]
 800eb42:	68fb      	ldr	r3, [r7, #12]
 800eb44:	681b      	ldr	r3, [r3, #0]
 800eb46:	681a      	ldr	r2, [r3, #0]
 800eb48:	68fb      	ldr	r3, [r7, #12]
 800eb4a:	681b      	ldr	r3, [r3, #0]
 800eb4c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800eb50:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	2201      	movs	r2, #1
 800eb56:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800eb5a:	68fb      	ldr	r3, [r7, #12]
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800eb62:	2303      	movs	r3, #3
 800eb64:	e017      	b.n	800eb96 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800eb66:	697b      	ldr	r3, [r7, #20]
 800eb68:	2b00      	cmp	r3, #0
 800eb6a:	d101      	bne.n	800eb70 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800eb6c:	2300      	movs	r3, #0
 800eb6e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800eb70:	697b      	ldr	r3, [r7, #20]
 800eb72:	3b01      	subs	r3, #1
 800eb74:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	681b      	ldr	r3, [r3, #0]
 800eb7a:	689a      	ldr	r2, [r3, #8]
 800eb7c:	68bb      	ldr	r3, [r7, #8]
 800eb7e:	4013      	ands	r3, r2
 800eb80:	68ba      	ldr	r2, [r7, #8]
 800eb82:	429a      	cmp	r2, r3
 800eb84:	bf0c      	ite	eq
 800eb86:	2301      	moveq	r3, #1
 800eb88:	2300      	movne	r3, #0
 800eb8a:	b2db      	uxtb	r3, r3
 800eb8c:	461a      	mov	r2, r3
 800eb8e:	79fb      	ldrb	r3, [r7, #7]
 800eb90:	429a      	cmp	r2, r3
 800eb92:	d19b      	bne.n	800eacc <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800eb94:	2300      	movs	r3, #0
}
 800eb96:	4618      	mov	r0, r3
 800eb98:	3720      	adds	r7, #32
 800eb9a:	46bd      	mov	sp, r7
 800eb9c:	bd80      	pop	{r7, pc}
 800eb9e:	bf00      	nop
 800eba0:	20000044 	.word	0x20000044

0800eba4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800eba4:	b580      	push	{r7, lr}
 800eba6:	b08a      	sub	sp, #40	@ 0x28
 800eba8:	af00      	add	r7, sp, #0
 800ebaa:	60f8      	str	r0, [r7, #12]
 800ebac:	60b9      	str	r1, [r7, #8]
 800ebae:	607a      	str	r2, [r7, #4]
 800ebb0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ebb2:	2300      	movs	r3, #0
 800ebb4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800ebb6:	f7fb fdc7 	bl	800a748 <HAL_GetTick>
 800ebba:	4602      	mov	r2, r0
 800ebbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ebbe:	1a9b      	subs	r3, r3, r2
 800ebc0:	683a      	ldr	r2, [r7, #0]
 800ebc2:	4413      	add	r3, r2
 800ebc4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800ebc6:	f7fb fdbf 	bl	800a748 <HAL_GetTick>
 800ebca:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	681b      	ldr	r3, [r3, #0]
 800ebd0:	330c      	adds	r3, #12
 800ebd2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ebd4:	4b3d      	ldr	r3, [pc, #244]	@ (800eccc <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ebd6:	681a      	ldr	r2, [r3, #0]
 800ebd8:	4613      	mov	r3, r2
 800ebda:	009b      	lsls	r3, r3, #2
 800ebdc:	4413      	add	r3, r2
 800ebde:	00da      	lsls	r2, r3, #3
 800ebe0:	1ad3      	subs	r3, r2, r3
 800ebe2:	0d1b      	lsrs	r3, r3, #20
 800ebe4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ebe6:	fb02 f303 	mul.w	r3, r2, r3
 800ebea:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ebec:	e060      	b.n	800ecb0 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ebee:	68bb      	ldr	r3, [r7, #8]
 800ebf0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800ebf4:	d107      	bne.n	800ec06 <SPI_WaitFifoStateUntilTimeout+0x62>
 800ebf6:	687b      	ldr	r3, [r7, #4]
 800ebf8:	2b00      	cmp	r3, #0
 800ebfa:	d104      	bne.n	800ec06 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ebfc:	69fb      	ldr	r3, [r7, #28]
 800ebfe:	781b      	ldrb	r3, [r3, #0]
 800ec00:	b2db      	uxtb	r3, r3
 800ec02:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ec04:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ec06:	683b      	ldr	r3, [r7, #0]
 800ec08:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ec0c:	d050      	beq.n	800ecb0 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ec0e:	f7fb fd9b 	bl	800a748 <HAL_GetTick>
 800ec12:	4602      	mov	r2, r0
 800ec14:	6a3b      	ldr	r3, [r7, #32]
 800ec16:	1ad3      	subs	r3, r2, r3
 800ec18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec1a:	429a      	cmp	r2, r3
 800ec1c:	d902      	bls.n	800ec24 <SPI_WaitFifoStateUntilTimeout+0x80>
 800ec1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec20:	2b00      	cmp	r3, #0
 800ec22:	d13d      	bne.n	800eca0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ec24:	68fb      	ldr	r3, [r7, #12]
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	685a      	ldr	r2, [r3, #4]
 800ec2a:	68fb      	ldr	r3, [r7, #12]
 800ec2c:	681b      	ldr	r3, [r3, #0]
 800ec2e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800ec32:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ec34:	68fb      	ldr	r3, [r7, #12]
 800ec36:	685b      	ldr	r3, [r3, #4]
 800ec38:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ec3c:	d111      	bne.n	800ec62 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	689b      	ldr	r3, [r3, #8]
 800ec42:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ec46:	d004      	beq.n	800ec52 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	689b      	ldr	r3, [r3, #8]
 800ec4c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ec50:	d107      	bne.n	800ec62 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ec52:	68fb      	ldr	r3, [r7, #12]
 800ec54:	681b      	ldr	r3, [r3, #0]
 800ec56:	681a      	ldr	r2, [r3, #0]
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	681b      	ldr	r3, [r3, #0]
 800ec5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ec60:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ec66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ec6a:	d10f      	bne.n	800ec8c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	681b      	ldr	r3, [r3, #0]
 800ec70:	681a      	ldr	r2, [r3, #0]
 800ec72:	68fb      	ldr	r3, [r7, #12]
 800ec74:	681b      	ldr	r3, [r3, #0]
 800ec76:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ec7a:	601a      	str	r2, [r3, #0]
 800ec7c:	68fb      	ldr	r3, [r7, #12]
 800ec7e:	681b      	ldr	r3, [r3, #0]
 800ec80:	681a      	ldr	r2, [r3, #0]
 800ec82:	68fb      	ldr	r3, [r7, #12]
 800ec84:	681b      	ldr	r3, [r3, #0]
 800ec86:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ec8a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	2201      	movs	r2, #1
 800ec90:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ec94:	68fb      	ldr	r3, [r7, #12]
 800ec96:	2200      	movs	r2, #0
 800ec98:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800ec9c:	2303      	movs	r3, #3
 800ec9e:	e010      	b.n	800ecc2 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800eca0:	69bb      	ldr	r3, [r7, #24]
 800eca2:	2b00      	cmp	r3, #0
 800eca4:	d101      	bne.n	800ecaa <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800eca6:	2300      	movs	r3, #0
 800eca8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800ecaa:	69bb      	ldr	r3, [r7, #24]
 800ecac:	3b01      	subs	r3, #1
 800ecae:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	681b      	ldr	r3, [r3, #0]
 800ecb4:	689a      	ldr	r2, [r3, #8]
 800ecb6:	68bb      	ldr	r3, [r7, #8]
 800ecb8:	4013      	ands	r3, r2
 800ecba:	687a      	ldr	r2, [r7, #4]
 800ecbc:	429a      	cmp	r2, r3
 800ecbe:	d196      	bne.n	800ebee <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800ecc0:	2300      	movs	r3, #0
}
 800ecc2:	4618      	mov	r0, r3
 800ecc4:	3728      	adds	r7, #40	@ 0x28
 800ecc6:	46bd      	mov	sp, r7
 800ecc8:	bd80      	pop	{r7, pc}
 800ecca:	bf00      	nop
 800eccc:	20000044 	.word	0x20000044

0800ecd0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800ecd0:	b580      	push	{r7, lr}
 800ecd2:	b086      	sub	sp, #24
 800ecd4:	af02      	add	r7, sp, #8
 800ecd6:	60f8      	str	r0, [r7, #12]
 800ecd8:	60b9      	str	r1, [r7, #8]
 800ecda:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	685b      	ldr	r3, [r3, #4]
 800ece0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ece4:	d111      	bne.n	800ed0a <SPI_EndRxTransaction+0x3a>
 800ece6:	68fb      	ldr	r3, [r7, #12]
 800ece8:	689b      	ldr	r3, [r3, #8]
 800ecea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ecee:	d004      	beq.n	800ecfa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ecf0:	68fb      	ldr	r3, [r7, #12]
 800ecf2:	689b      	ldr	r3, [r3, #8]
 800ecf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ecf8:	d107      	bne.n	800ed0a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	681b      	ldr	r3, [r3, #0]
 800ecfe:	681a      	ldr	r2, [r3, #0]
 800ed00:	68fb      	ldr	r3, [r7, #12]
 800ed02:	681b      	ldr	r3, [r3, #0]
 800ed04:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ed08:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800ed0a:	687b      	ldr	r3, [r7, #4]
 800ed0c:	9300      	str	r3, [sp, #0]
 800ed0e:	68bb      	ldr	r3, [r7, #8]
 800ed10:	2200      	movs	r2, #0
 800ed12:	2180      	movs	r1, #128	@ 0x80
 800ed14:	68f8      	ldr	r0, [r7, #12]
 800ed16:	f7ff febd 	bl	800ea94 <SPI_WaitFlagStateUntilTimeout>
 800ed1a:	4603      	mov	r3, r0
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d007      	beq.n	800ed30 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed20:	68fb      	ldr	r3, [r7, #12]
 800ed22:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ed24:	f043 0220 	orr.w	r2, r3, #32
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ed2c:	2303      	movs	r3, #3
 800ed2e:	e023      	b.n	800ed78 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	685b      	ldr	r3, [r3, #4]
 800ed34:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800ed38:	d11d      	bne.n	800ed76 <SPI_EndRxTransaction+0xa6>
 800ed3a:	68fb      	ldr	r3, [r7, #12]
 800ed3c:	689b      	ldr	r3, [r3, #8]
 800ed3e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ed42:	d004      	beq.n	800ed4e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ed44:	68fb      	ldr	r3, [r7, #12]
 800ed46:	689b      	ldr	r3, [r3, #8]
 800ed48:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800ed4c:	d113      	bne.n	800ed76 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ed4e:	687b      	ldr	r3, [r7, #4]
 800ed50:	9300      	str	r3, [sp, #0]
 800ed52:	68bb      	ldr	r3, [r7, #8]
 800ed54:	2200      	movs	r2, #0
 800ed56:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ed5a:	68f8      	ldr	r0, [r7, #12]
 800ed5c:	f7ff ff22 	bl	800eba4 <SPI_WaitFifoStateUntilTimeout>
 800ed60:	4603      	mov	r3, r0
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d007      	beq.n	800ed76 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ed66:	68fb      	ldr	r3, [r7, #12]
 800ed68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ed6a:	f043 0220 	orr.w	r2, r3, #32
 800ed6e:	68fb      	ldr	r3, [r7, #12]
 800ed70:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800ed72:	2303      	movs	r3, #3
 800ed74:	e000      	b.n	800ed78 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800ed76:	2300      	movs	r3, #0
}
 800ed78:	4618      	mov	r0, r3
 800ed7a:	3710      	adds	r7, #16
 800ed7c:	46bd      	mov	sp, r7
 800ed7e:	bd80      	pop	{r7, pc}

0800ed80 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b086      	sub	sp, #24
 800ed84:	af02      	add	r7, sp, #8
 800ed86:	60f8      	str	r0, [r7, #12]
 800ed88:	60b9      	str	r1, [r7, #8]
 800ed8a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800ed8c:	687b      	ldr	r3, [r7, #4]
 800ed8e:	9300      	str	r3, [sp, #0]
 800ed90:	68bb      	ldr	r3, [r7, #8]
 800ed92:	2200      	movs	r2, #0
 800ed94:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800ed98:	68f8      	ldr	r0, [r7, #12]
 800ed9a:	f7ff ff03 	bl	800eba4 <SPI_WaitFifoStateUntilTimeout>
 800ed9e:	4603      	mov	r3, r0
 800eda0:	2b00      	cmp	r3, #0
 800eda2:	d007      	beq.n	800edb4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800eda4:	68fb      	ldr	r3, [r7, #12]
 800eda6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800eda8:	f043 0220 	orr.w	r2, r3, #32
 800edac:	68fb      	ldr	r3, [r7, #12]
 800edae:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800edb0:	2303      	movs	r3, #3
 800edb2:	e027      	b.n	800ee04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	9300      	str	r3, [sp, #0]
 800edb8:	68bb      	ldr	r3, [r7, #8]
 800edba:	2200      	movs	r2, #0
 800edbc:	2180      	movs	r1, #128	@ 0x80
 800edbe:	68f8      	ldr	r0, [r7, #12]
 800edc0:	f7ff fe68 	bl	800ea94 <SPI_WaitFlagStateUntilTimeout>
 800edc4:	4603      	mov	r3, r0
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d007      	beq.n	800edda <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800edca:	68fb      	ldr	r3, [r7, #12]
 800edcc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800edce:	f043 0220 	orr.w	r2, r3, #32
 800edd2:	68fb      	ldr	r3, [r7, #12]
 800edd4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800edd6:	2303      	movs	r3, #3
 800edd8:	e014      	b.n	800ee04 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800edda:	687b      	ldr	r3, [r7, #4]
 800eddc:	9300      	str	r3, [sp, #0]
 800edde:	68bb      	ldr	r3, [r7, #8]
 800ede0:	2200      	movs	r2, #0
 800ede2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ede6:	68f8      	ldr	r0, [r7, #12]
 800ede8:	f7ff fedc 	bl	800eba4 <SPI_WaitFifoStateUntilTimeout>
 800edec:	4603      	mov	r3, r0
 800edee:	2b00      	cmp	r3, #0
 800edf0:	d007      	beq.n	800ee02 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800edf6:	f043 0220 	orr.w	r2, r3, #32
 800edfa:	68fb      	ldr	r3, [r7, #12]
 800edfc:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800edfe:	2303      	movs	r3, #3
 800ee00:	e000      	b.n	800ee04 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800ee02:	2300      	movs	r3, #0
}
 800ee04:	4618      	mov	r0, r3
 800ee06:	3710      	adds	r7, #16
 800ee08:	46bd      	mov	sp, r7
 800ee0a:	bd80      	pop	{r7, pc}

0800ee0c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ee0c:	b580      	push	{r7, lr}
 800ee0e:	b082      	sub	sp, #8
 800ee10:	af00      	add	r7, sp, #0
 800ee12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d101      	bne.n	800ee1e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ee1a:	2301      	movs	r3, #1
 800ee1c:	e049      	b.n	800eeb2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ee1e:	687b      	ldr	r3, [r7, #4]
 800ee20:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ee24:	b2db      	uxtb	r3, r3
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d106      	bne.n	800ee38 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	2200      	movs	r2, #0
 800ee2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ee32:	6878      	ldr	r0, [r7, #4]
 800ee34:	f7fb fb26 	bl	800a484 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ee38:	687b      	ldr	r3, [r7, #4]
 800ee3a:	2202      	movs	r2, #2
 800ee3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ee40:	687b      	ldr	r3, [r7, #4]
 800ee42:	681a      	ldr	r2, [r3, #0]
 800ee44:	687b      	ldr	r3, [r7, #4]
 800ee46:	3304      	adds	r3, #4
 800ee48:	4619      	mov	r1, r3
 800ee4a:	4610      	mov	r0, r2
 800ee4c:	f000 f94c 	bl	800f0e8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	2201      	movs	r2, #1
 800ee54:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee58:	687b      	ldr	r3, [r7, #4]
 800ee5a:	2201      	movs	r2, #1
 800ee5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ee60:	687b      	ldr	r3, [r7, #4]
 800ee62:	2201      	movs	r2, #1
 800ee64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	2201      	movs	r2, #1
 800ee6c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ee70:	687b      	ldr	r3, [r7, #4]
 800ee72:	2201      	movs	r2, #1
 800ee74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ee78:	687b      	ldr	r3, [r7, #4]
 800ee7a:	2201      	movs	r2, #1
 800ee7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ee80:	687b      	ldr	r3, [r7, #4]
 800ee82:	2201      	movs	r2, #1
 800ee84:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ee88:	687b      	ldr	r3, [r7, #4]
 800ee8a:	2201      	movs	r2, #1
 800ee8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800ee90:	687b      	ldr	r3, [r7, #4]
 800ee92:	2201      	movs	r2, #1
 800ee94:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800ee98:	687b      	ldr	r3, [r7, #4]
 800ee9a:	2201      	movs	r2, #1
 800ee9c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800eea0:	687b      	ldr	r3, [r7, #4]
 800eea2:	2201      	movs	r2, #1
 800eea4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	2201      	movs	r2, #1
 800eeac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800eeb0:	2300      	movs	r3, #0
}
 800eeb2:	4618      	mov	r0, r3
 800eeb4:	3708      	adds	r7, #8
 800eeb6:	46bd      	mov	sp, r7
 800eeb8:	bd80      	pop	{r7, pc}
	...

0800eebc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800eebc:	b580      	push	{r7, lr}
 800eebe:	b084      	sub	sp, #16
 800eec0:	af00      	add	r7, sp, #0
 800eec2:	6078      	str	r0, [r7, #4]
 800eec4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800eec6:	2300      	movs	r3, #0
 800eec8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800eeca:	687b      	ldr	r3, [r7, #4]
 800eecc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800eed0:	2b01      	cmp	r3, #1
 800eed2:	d101      	bne.n	800eed8 <HAL_TIM_ConfigClockSource+0x1c>
 800eed4:	2302      	movs	r3, #2
 800eed6:	e0f6      	b.n	800f0c6 <HAL_TIM_ConfigClockSource+0x20a>
 800eed8:	687b      	ldr	r3, [r7, #4]
 800eeda:	2201      	movs	r2, #1
 800eedc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800eee0:	687b      	ldr	r3, [r7, #4]
 800eee2:	2202      	movs	r2, #2
 800eee4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800eee8:	687b      	ldr	r3, [r7, #4]
 800eeea:	681b      	ldr	r3, [r3, #0]
 800eeec:	689b      	ldr	r3, [r3, #8]
 800eeee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800eef0:	68bb      	ldr	r3, [r7, #8]
 800eef2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800eef6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800eefa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800eefc:	68bb      	ldr	r3, [r7, #8]
 800eefe:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800ef02:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ef04:	687b      	ldr	r3, [r7, #4]
 800ef06:	681b      	ldr	r3, [r3, #0]
 800ef08:	68ba      	ldr	r2, [r7, #8]
 800ef0a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ef0c:	683b      	ldr	r3, [r7, #0]
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	4a6f      	ldr	r2, [pc, #444]	@ (800f0d0 <HAL_TIM_ConfigClockSource+0x214>)
 800ef12:	4293      	cmp	r3, r2
 800ef14:	f000 80c1 	beq.w	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800ef18:	4a6d      	ldr	r2, [pc, #436]	@ (800f0d0 <HAL_TIM_ConfigClockSource+0x214>)
 800ef1a:	4293      	cmp	r3, r2
 800ef1c:	f200 80c6 	bhi.w	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800ef20:	4a6c      	ldr	r2, [pc, #432]	@ (800f0d4 <HAL_TIM_ConfigClockSource+0x218>)
 800ef22:	4293      	cmp	r3, r2
 800ef24:	f000 80b9 	beq.w	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800ef28:	4a6a      	ldr	r2, [pc, #424]	@ (800f0d4 <HAL_TIM_ConfigClockSource+0x218>)
 800ef2a:	4293      	cmp	r3, r2
 800ef2c:	f200 80be 	bhi.w	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800ef30:	4a69      	ldr	r2, [pc, #420]	@ (800f0d8 <HAL_TIM_ConfigClockSource+0x21c>)
 800ef32:	4293      	cmp	r3, r2
 800ef34:	f000 80b1 	beq.w	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800ef38:	4a67      	ldr	r2, [pc, #412]	@ (800f0d8 <HAL_TIM_ConfigClockSource+0x21c>)
 800ef3a:	4293      	cmp	r3, r2
 800ef3c:	f200 80b6 	bhi.w	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800ef40:	4a66      	ldr	r2, [pc, #408]	@ (800f0dc <HAL_TIM_ConfigClockSource+0x220>)
 800ef42:	4293      	cmp	r3, r2
 800ef44:	f000 80a9 	beq.w	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800ef48:	4a64      	ldr	r2, [pc, #400]	@ (800f0dc <HAL_TIM_ConfigClockSource+0x220>)
 800ef4a:	4293      	cmp	r3, r2
 800ef4c:	f200 80ae 	bhi.w	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800ef50:	4a63      	ldr	r2, [pc, #396]	@ (800f0e0 <HAL_TIM_ConfigClockSource+0x224>)
 800ef52:	4293      	cmp	r3, r2
 800ef54:	f000 80a1 	beq.w	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800ef58:	4a61      	ldr	r2, [pc, #388]	@ (800f0e0 <HAL_TIM_ConfigClockSource+0x224>)
 800ef5a:	4293      	cmp	r3, r2
 800ef5c:	f200 80a6 	bhi.w	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800ef60:	4a60      	ldr	r2, [pc, #384]	@ (800f0e4 <HAL_TIM_ConfigClockSource+0x228>)
 800ef62:	4293      	cmp	r3, r2
 800ef64:	f000 8099 	beq.w	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800ef68:	4a5e      	ldr	r2, [pc, #376]	@ (800f0e4 <HAL_TIM_ConfigClockSource+0x228>)
 800ef6a:	4293      	cmp	r3, r2
 800ef6c:	f200 809e 	bhi.w	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800ef70:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ef74:	f000 8091 	beq.w	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800ef78:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ef7c:	f200 8096 	bhi.w	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800ef80:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ef84:	f000 8089 	beq.w	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800ef88:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ef8c:	f200 808e 	bhi.w	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800ef90:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ef94:	d03e      	beq.n	800f014 <HAL_TIM_ConfigClockSource+0x158>
 800ef96:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ef9a:	f200 8087 	bhi.w	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800ef9e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800efa2:	f000 8086 	beq.w	800f0b2 <HAL_TIM_ConfigClockSource+0x1f6>
 800efa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800efaa:	d87f      	bhi.n	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800efac:	2b70      	cmp	r3, #112	@ 0x70
 800efae:	d01a      	beq.n	800efe6 <HAL_TIM_ConfigClockSource+0x12a>
 800efb0:	2b70      	cmp	r3, #112	@ 0x70
 800efb2:	d87b      	bhi.n	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800efb4:	2b60      	cmp	r3, #96	@ 0x60
 800efb6:	d050      	beq.n	800f05a <HAL_TIM_ConfigClockSource+0x19e>
 800efb8:	2b60      	cmp	r3, #96	@ 0x60
 800efba:	d877      	bhi.n	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800efbc:	2b50      	cmp	r3, #80	@ 0x50
 800efbe:	d03c      	beq.n	800f03a <HAL_TIM_ConfigClockSource+0x17e>
 800efc0:	2b50      	cmp	r3, #80	@ 0x50
 800efc2:	d873      	bhi.n	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800efc4:	2b40      	cmp	r3, #64	@ 0x40
 800efc6:	d058      	beq.n	800f07a <HAL_TIM_ConfigClockSource+0x1be>
 800efc8:	2b40      	cmp	r3, #64	@ 0x40
 800efca:	d86f      	bhi.n	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800efcc:	2b30      	cmp	r3, #48	@ 0x30
 800efce:	d064      	beq.n	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800efd0:	2b30      	cmp	r3, #48	@ 0x30
 800efd2:	d86b      	bhi.n	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800efd4:	2b20      	cmp	r3, #32
 800efd6:	d060      	beq.n	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800efd8:	2b20      	cmp	r3, #32
 800efda:	d867      	bhi.n	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
 800efdc:	2b00      	cmp	r3, #0
 800efde:	d05c      	beq.n	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800efe0:	2b10      	cmp	r3, #16
 800efe2:	d05a      	beq.n	800f09a <HAL_TIM_ConfigClockSource+0x1de>
 800efe4:	e062      	b.n	800f0ac <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800efea:	683b      	ldr	r3, [r7, #0]
 800efec:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800efee:	683b      	ldr	r3, [r7, #0]
 800eff0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800eff2:	683b      	ldr	r3, [r7, #0]
 800eff4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800eff6:	f000 f9a7 	bl	800f348 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	681b      	ldr	r3, [r3, #0]
 800effe:	689b      	ldr	r3, [r3, #8]
 800f000:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f002:	68bb      	ldr	r3, [r7, #8]
 800f004:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800f008:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	681b      	ldr	r3, [r3, #0]
 800f00e:	68ba      	ldr	r2, [r7, #8]
 800f010:	609a      	str	r2, [r3, #8]
      break;
 800f012:	e04f      	b.n	800f0b4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800f018:	683b      	ldr	r3, [r7, #0]
 800f01a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800f01c:	683b      	ldr	r3, [r7, #0]
 800f01e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800f020:	683b      	ldr	r3, [r7, #0]
 800f022:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800f024:	f000 f990 	bl	800f348 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	689a      	ldr	r2, [r3, #8]
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	681b      	ldr	r3, [r3, #0]
 800f032:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800f036:	609a      	str	r2, [r3, #8]
      break;
 800f038:	e03c      	b.n	800f0b4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f03e:	683b      	ldr	r3, [r7, #0]
 800f040:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f042:	683b      	ldr	r3, [r7, #0]
 800f044:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f046:	461a      	mov	r2, r3
 800f048:	f000 f902 	bl	800f250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	681b      	ldr	r3, [r3, #0]
 800f050:	2150      	movs	r1, #80	@ 0x50
 800f052:	4618      	mov	r0, r3
 800f054:	f000 f95b 	bl	800f30e <TIM_ITRx_SetConfig>
      break;
 800f058:	e02c      	b.n	800f0b4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f05e:	683b      	ldr	r3, [r7, #0]
 800f060:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f062:	683b      	ldr	r3, [r7, #0]
 800f064:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f066:	461a      	mov	r2, r3
 800f068:	f000 f921 	bl	800f2ae <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f06c:	687b      	ldr	r3, [r7, #4]
 800f06e:	681b      	ldr	r3, [r3, #0]
 800f070:	2160      	movs	r1, #96	@ 0x60
 800f072:	4618      	mov	r0, r3
 800f074:	f000 f94b 	bl	800f30e <TIM_ITRx_SetConfig>
      break;
 800f078:	e01c      	b.n	800f0b4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800f07a:	687b      	ldr	r3, [r7, #4]
 800f07c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800f07e:	683b      	ldr	r3, [r7, #0]
 800f080:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800f082:	683b      	ldr	r3, [r7, #0]
 800f084:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f086:	461a      	mov	r2, r3
 800f088:	f000 f8e2 	bl	800f250 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f08c:	687b      	ldr	r3, [r7, #4]
 800f08e:	681b      	ldr	r3, [r3, #0]
 800f090:	2140      	movs	r1, #64	@ 0x40
 800f092:	4618      	mov	r0, r3
 800f094:	f000 f93b 	bl	800f30e <TIM_ITRx_SetConfig>
      break;
 800f098:	e00c      	b.n	800f0b4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f09a:	687b      	ldr	r3, [r7, #4]
 800f09c:	681a      	ldr	r2, [r3, #0]
 800f09e:	683b      	ldr	r3, [r7, #0]
 800f0a0:	681b      	ldr	r3, [r3, #0]
 800f0a2:	4619      	mov	r1, r3
 800f0a4:	4610      	mov	r0, r2
 800f0a6:	f000 f932 	bl	800f30e <TIM_ITRx_SetConfig>
      break;
 800f0aa:	e003      	b.n	800f0b4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800f0ac:	2301      	movs	r3, #1
 800f0ae:	73fb      	strb	r3, [r7, #15]
      break;
 800f0b0:	e000      	b.n	800f0b4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800f0b2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	2201      	movs	r2, #1
 800f0b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f0bc:	687b      	ldr	r3, [r7, #4]
 800f0be:	2200      	movs	r2, #0
 800f0c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800f0c4:	7bfb      	ldrb	r3, [r7, #15]
}
 800f0c6:	4618      	mov	r0, r3
 800f0c8:	3710      	adds	r7, #16
 800f0ca:	46bd      	mov	sp, r7
 800f0cc:	bd80      	pop	{r7, pc}
 800f0ce:	bf00      	nop
 800f0d0:	00100070 	.word	0x00100070
 800f0d4:	00100060 	.word	0x00100060
 800f0d8:	00100050 	.word	0x00100050
 800f0dc:	00100040 	.word	0x00100040
 800f0e0:	00100030 	.word	0x00100030
 800f0e4:	00100020 	.word	0x00100020

0800f0e8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800f0e8:	b480      	push	{r7}
 800f0ea:	b085      	sub	sp, #20
 800f0ec:	af00      	add	r7, sp, #0
 800f0ee:	6078      	str	r0, [r7, #4]
 800f0f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f0f2:	687b      	ldr	r3, [r7, #4]
 800f0f4:	681b      	ldr	r3, [r3, #0]
 800f0f6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f0f8:	687b      	ldr	r3, [r7, #4]
 800f0fa:	4a4c      	ldr	r2, [pc, #304]	@ (800f22c <TIM_Base_SetConfig+0x144>)
 800f0fc:	4293      	cmp	r3, r2
 800f0fe:	d017      	beq.n	800f130 <TIM_Base_SetConfig+0x48>
 800f100:	687b      	ldr	r3, [r7, #4]
 800f102:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f106:	d013      	beq.n	800f130 <TIM_Base_SetConfig+0x48>
 800f108:	687b      	ldr	r3, [r7, #4]
 800f10a:	4a49      	ldr	r2, [pc, #292]	@ (800f230 <TIM_Base_SetConfig+0x148>)
 800f10c:	4293      	cmp	r3, r2
 800f10e:	d00f      	beq.n	800f130 <TIM_Base_SetConfig+0x48>
 800f110:	687b      	ldr	r3, [r7, #4]
 800f112:	4a48      	ldr	r2, [pc, #288]	@ (800f234 <TIM_Base_SetConfig+0x14c>)
 800f114:	4293      	cmp	r3, r2
 800f116:	d00b      	beq.n	800f130 <TIM_Base_SetConfig+0x48>
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	4a47      	ldr	r2, [pc, #284]	@ (800f238 <TIM_Base_SetConfig+0x150>)
 800f11c:	4293      	cmp	r3, r2
 800f11e:	d007      	beq.n	800f130 <TIM_Base_SetConfig+0x48>
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	4a46      	ldr	r2, [pc, #280]	@ (800f23c <TIM_Base_SetConfig+0x154>)
 800f124:	4293      	cmp	r3, r2
 800f126:	d003      	beq.n	800f130 <TIM_Base_SetConfig+0x48>
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	4a45      	ldr	r2, [pc, #276]	@ (800f240 <TIM_Base_SetConfig+0x158>)
 800f12c:	4293      	cmp	r3, r2
 800f12e:	d108      	bne.n	800f142 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f130:	68fb      	ldr	r3, [r7, #12]
 800f132:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f136:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f138:	683b      	ldr	r3, [r7, #0]
 800f13a:	685b      	ldr	r3, [r3, #4]
 800f13c:	68fa      	ldr	r2, [r7, #12]
 800f13e:	4313      	orrs	r3, r2
 800f140:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	4a39      	ldr	r2, [pc, #228]	@ (800f22c <TIM_Base_SetConfig+0x144>)
 800f146:	4293      	cmp	r3, r2
 800f148:	d023      	beq.n	800f192 <TIM_Base_SetConfig+0xaa>
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f150:	d01f      	beq.n	800f192 <TIM_Base_SetConfig+0xaa>
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	4a36      	ldr	r2, [pc, #216]	@ (800f230 <TIM_Base_SetConfig+0x148>)
 800f156:	4293      	cmp	r3, r2
 800f158:	d01b      	beq.n	800f192 <TIM_Base_SetConfig+0xaa>
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	4a35      	ldr	r2, [pc, #212]	@ (800f234 <TIM_Base_SetConfig+0x14c>)
 800f15e:	4293      	cmp	r3, r2
 800f160:	d017      	beq.n	800f192 <TIM_Base_SetConfig+0xaa>
 800f162:	687b      	ldr	r3, [r7, #4]
 800f164:	4a34      	ldr	r2, [pc, #208]	@ (800f238 <TIM_Base_SetConfig+0x150>)
 800f166:	4293      	cmp	r3, r2
 800f168:	d013      	beq.n	800f192 <TIM_Base_SetConfig+0xaa>
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	4a33      	ldr	r2, [pc, #204]	@ (800f23c <TIM_Base_SetConfig+0x154>)
 800f16e:	4293      	cmp	r3, r2
 800f170:	d00f      	beq.n	800f192 <TIM_Base_SetConfig+0xaa>
 800f172:	687b      	ldr	r3, [r7, #4]
 800f174:	4a33      	ldr	r2, [pc, #204]	@ (800f244 <TIM_Base_SetConfig+0x15c>)
 800f176:	4293      	cmp	r3, r2
 800f178:	d00b      	beq.n	800f192 <TIM_Base_SetConfig+0xaa>
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	4a32      	ldr	r2, [pc, #200]	@ (800f248 <TIM_Base_SetConfig+0x160>)
 800f17e:	4293      	cmp	r3, r2
 800f180:	d007      	beq.n	800f192 <TIM_Base_SetConfig+0xaa>
 800f182:	687b      	ldr	r3, [r7, #4]
 800f184:	4a31      	ldr	r2, [pc, #196]	@ (800f24c <TIM_Base_SetConfig+0x164>)
 800f186:	4293      	cmp	r3, r2
 800f188:	d003      	beq.n	800f192 <TIM_Base_SetConfig+0xaa>
 800f18a:	687b      	ldr	r3, [r7, #4]
 800f18c:	4a2c      	ldr	r2, [pc, #176]	@ (800f240 <TIM_Base_SetConfig+0x158>)
 800f18e:	4293      	cmp	r3, r2
 800f190:	d108      	bne.n	800f1a4 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800f192:	68fb      	ldr	r3, [r7, #12]
 800f194:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800f198:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800f19a:	683b      	ldr	r3, [r7, #0]
 800f19c:	68db      	ldr	r3, [r3, #12]
 800f19e:	68fa      	ldr	r2, [r7, #12]
 800f1a0:	4313      	orrs	r3, r2
 800f1a2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800f1aa:	683b      	ldr	r3, [r7, #0]
 800f1ac:	695b      	ldr	r3, [r3, #20]
 800f1ae:	4313      	orrs	r3, r2
 800f1b0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	68fa      	ldr	r2, [r7, #12]
 800f1b6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800f1b8:	683b      	ldr	r3, [r7, #0]
 800f1ba:	689a      	ldr	r2, [r3, #8]
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800f1c0:	683b      	ldr	r3, [r7, #0]
 800f1c2:	681a      	ldr	r2, [r3, #0]
 800f1c4:	687b      	ldr	r3, [r7, #4]
 800f1c6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	4a18      	ldr	r2, [pc, #96]	@ (800f22c <TIM_Base_SetConfig+0x144>)
 800f1cc:	4293      	cmp	r3, r2
 800f1ce:	d013      	beq.n	800f1f8 <TIM_Base_SetConfig+0x110>
 800f1d0:	687b      	ldr	r3, [r7, #4]
 800f1d2:	4a1a      	ldr	r2, [pc, #104]	@ (800f23c <TIM_Base_SetConfig+0x154>)
 800f1d4:	4293      	cmp	r3, r2
 800f1d6:	d00f      	beq.n	800f1f8 <TIM_Base_SetConfig+0x110>
 800f1d8:	687b      	ldr	r3, [r7, #4]
 800f1da:	4a1a      	ldr	r2, [pc, #104]	@ (800f244 <TIM_Base_SetConfig+0x15c>)
 800f1dc:	4293      	cmp	r3, r2
 800f1de:	d00b      	beq.n	800f1f8 <TIM_Base_SetConfig+0x110>
 800f1e0:	687b      	ldr	r3, [r7, #4]
 800f1e2:	4a19      	ldr	r2, [pc, #100]	@ (800f248 <TIM_Base_SetConfig+0x160>)
 800f1e4:	4293      	cmp	r3, r2
 800f1e6:	d007      	beq.n	800f1f8 <TIM_Base_SetConfig+0x110>
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	4a18      	ldr	r2, [pc, #96]	@ (800f24c <TIM_Base_SetConfig+0x164>)
 800f1ec:	4293      	cmp	r3, r2
 800f1ee:	d003      	beq.n	800f1f8 <TIM_Base_SetConfig+0x110>
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	4a13      	ldr	r2, [pc, #76]	@ (800f240 <TIM_Base_SetConfig+0x158>)
 800f1f4:	4293      	cmp	r3, r2
 800f1f6:	d103      	bne.n	800f200 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800f1f8:	683b      	ldr	r3, [r7, #0]
 800f1fa:	691a      	ldr	r2, [r3, #16]
 800f1fc:	687b      	ldr	r3, [r7, #4]
 800f1fe:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800f200:	687b      	ldr	r3, [r7, #4]
 800f202:	2201      	movs	r2, #1
 800f204:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	691b      	ldr	r3, [r3, #16]
 800f20a:	f003 0301 	and.w	r3, r3, #1
 800f20e:	2b01      	cmp	r3, #1
 800f210:	d105      	bne.n	800f21e <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	691b      	ldr	r3, [r3, #16]
 800f216:	f023 0201 	bic.w	r2, r3, #1
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	611a      	str	r2, [r3, #16]
  }
}
 800f21e:	bf00      	nop
 800f220:	3714      	adds	r7, #20
 800f222:	46bd      	mov	sp, r7
 800f224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f228:	4770      	bx	lr
 800f22a:	bf00      	nop
 800f22c:	40012c00 	.word	0x40012c00
 800f230:	40000400 	.word	0x40000400
 800f234:	40000800 	.word	0x40000800
 800f238:	40000c00 	.word	0x40000c00
 800f23c:	40013400 	.word	0x40013400
 800f240:	40015000 	.word	0x40015000
 800f244:	40014000 	.word	0x40014000
 800f248:	40014400 	.word	0x40014400
 800f24c:	40014800 	.word	0x40014800

0800f250 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f250:	b480      	push	{r7}
 800f252:	b087      	sub	sp, #28
 800f254:	af00      	add	r7, sp, #0
 800f256:	60f8      	str	r0, [r7, #12]
 800f258:	60b9      	str	r1, [r7, #8]
 800f25a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800f25c:	68fb      	ldr	r3, [r7, #12]
 800f25e:	6a1b      	ldr	r3, [r3, #32]
 800f260:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800f262:	68fb      	ldr	r3, [r7, #12]
 800f264:	6a1b      	ldr	r3, [r3, #32]
 800f266:	f023 0201 	bic.w	r2, r3, #1
 800f26a:	68fb      	ldr	r3, [r7, #12]
 800f26c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	699b      	ldr	r3, [r3, #24]
 800f272:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800f274:	693b      	ldr	r3, [r7, #16]
 800f276:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800f27a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800f27c:	687b      	ldr	r3, [r7, #4]
 800f27e:	011b      	lsls	r3, r3, #4
 800f280:	693a      	ldr	r2, [r7, #16]
 800f282:	4313      	orrs	r3, r2
 800f284:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800f286:	697b      	ldr	r3, [r7, #20]
 800f288:	f023 030a 	bic.w	r3, r3, #10
 800f28c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800f28e:	697a      	ldr	r2, [r7, #20]
 800f290:	68bb      	ldr	r3, [r7, #8]
 800f292:	4313      	orrs	r3, r2
 800f294:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800f296:	68fb      	ldr	r3, [r7, #12]
 800f298:	693a      	ldr	r2, [r7, #16]
 800f29a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f29c:	68fb      	ldr	r3, [r7, #12]
 800f29e:	697a      	ldr	r2, [r7, #20]
 800f2a0:	621a      	str	r2, [r3, #32]
}
 800f2a2:	bf00      	nop
 800f2a4:	371c      	adds	r7, #28
 800f2a6:	46bd      	mov	sp, r7
 800f2a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2ac:	4770      	bx	lr

0800f2ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800f2ae:	b480      	push	{r7}
 800f2b0:	b087      	sub	sp, #28
 800f2b2:	af00      	add	r7, sp, #0
 800f2b4:	60f8      	str	r0, [r7, #12]
 800f2b6:	60b9      	str	r1, [r7, #8]
 800f2b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800f2ba:	68fb      	ldr	r3, [r7, #12]
 800f2bc:	6a1b      	ldr	r3, [r3, #32]
 800f2be:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800f2c0:	68fb      	ldr	r3, [r7, #12]
 800f2c2:	6a1b      	ldr	r3, [r3, #32]
 800f2c4:	f023 0210 	bic.w	r2, r3, #16
 800f2c8:	68fb      	ldr	r3, [r7, #12]
 800f2ca:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800f2cc:	68fb      	ldr	r3, [r7, #12]
 800f2ce:	699b      	ldr	r3, [r3, #24]
 800f2d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800f2d2:	693b      	ldr	r3, [r7, #16]
 800f2d4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800f2d8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800f2da:	687b      	ldr	r3, [r7, #4]
 800f2dc:	031b      	lsls	r3, r3, #12
 800f2de:	693a      	ldr	r2, [r7, #16]
 800f2e0:	4313      	orrs	r3, r2
 800f2e2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800f2e4:	697b      	ldr	r3, [r7, #20]
 800f2e6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800f2ea:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800f2ec:	68bb      	ldr	r3, [r7, #8]
 800f2ee:	011b      	lsls	r3, r3, #4
 800f2f0:	697a      	ldr	r2, [r7, #20]
 800f2f2:	4313      	orrs	r3, r2
 800f2f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800f2f6:	68fb      	ldr	r3, [r7, #12]
 800f2f8:	693a      	ldr	r2, [r7, #16]
 800f2fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	697a      	ldr	r2, [r7, #20]
 800f300:	621a      	str	r2, [r3, #32]
}
 800f302:	bf00      	nop
 800f304:	371c      	adds	r7, #28
 800f306:	46bd      	mov	sp, r7
 800f308:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f30c:	4770      	bx	lr

0800f30e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800f30e:	b480      	push	{r7}
 800f310:	b085      	sub	sp, #20
 800f312:	af00      	add	r7, sp, #0
 800f314:	6078      	str	r0, [r7, #4]
 800f316:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800f318:	687b      	ldr	r3, [r7, #4]
 800f31a:	689b      	ldr	r3, [r3, #8]
 800f31c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800f324:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f328:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800f32a:	683a      	ldr	r2, [r7, #0]
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	4313      	orrs	r3, r2
 800f330:	f043 0307 	orr.w	r3, r3, #7
 800f334:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	68fa      	ldr	r2, [r7, #12]
 800f33a:	609a      	str	r2, [r3, #8]
}
 800f33c:	bf00      	nop
 800f33e:	3714      	adds	r7, #20
 800f340:	46bd      	mov	sp, r7
 800f342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f346:	4770      	bx	lr

0800f348 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800f348:	b480      	push	{r7}
 800f34a:	b087      	sub	sp, #28
 800f34c:	af00      	add	r7, sp, #0
 800f34e:	60f8      	str	r0, [r7, #12]
 800f350:	60b9      	str	r1, [r7, #8]
 800f352:	607a      	str	r2, [r7, #4]
 800f354:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800f356:	68fb      	ldr	r3, [r7, #12]
 800f358:	689b      	ldr	r3, [r3, #8]
 800f35a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f35c:	697b      	ldr	r3, [r7, #20]
 800f35e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800f362:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800f364:	683b      	ldr	r3, [r7, #0]
 800f366:	021a      	lsls	r2, r3, #8
 800f368:	687b      	ldr	r3, [r7, #4]
 800f36a:	431a      	orrs	r2, r3
 800f36c:	68bb      	ldr	r3, [r7, #8]
 800f36e:	4313      	orrs	r3, r2
 800f370:	697a      	ldr	r2, [r7, #20]
 800f372:	4313      	orrs	r3, r2
 800f374:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800f376:	68fb      	ldr	r3, [r7, #12]
 800f378:	697a      	ldr	r2, [r7, #20]
 800f37a:	609a      	str	r2, [r3, #8]
}
 800f37c:	bf00      	nop
 800f37e:	371c      	adds	r7, #28
 800f380:	46bd      	mov	sp, r7
 800f382:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f386:	4770      	bx	lr

0800f388 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800f388:	b480      	push	{r7}
 800f38a:	b085      	sub	sp, #20
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	6078      	str	r0, [r7, #4]
 800f390:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800f398:	2b01      	cmp	r3, #1
 800f39a:	d101      	bne.n	800f3a0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800f39c:	2302      	movs	r3, #2
 800f39e:	e074      	b.n	800f48a <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800f3a0:	687b      	ldr	r3, [r7, #4]
 800f3a2:	2201      	movs	r2, #1
 800f3a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	2202      	movs	r2, #2
 800f3ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	681b      	ldr	r3, [r3, #0]
 800f3b4:	685b      	ldr	r3, [r3, #4]
 800f3b6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800f3b8:	687b      	ldr	r3, [r7, #4]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	689b      	ldr	r3, [r3, #8]
 800f3be:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800f3c0:	687b      	ldr	r3, [r7, #4]
 800f3c2:	681b      	ldr	r3, [r3, #0]
 800f3c4:	4a34      	ldr	r2, [pc, #208]	@ (800f498 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f3c6:	4293      	cmp	r3, r2
 800f3c8:	d009      	beq.n	800f3de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f3ca:	687b      	ldr	r3, [r7, #4]
 800f3cc:	681b      	ldr	r3, [r3, #0]
 800f3ce:	4a33      	ldr	r2, [pc, #204]	@ (800f49c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f3d0:	4293      	cmp	r3, r2
 800f3d2:	d004      	beq.n	800f3de <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800f3d4:	687b      	ldr	r3, [r7, #4]
 800f3d6:	681b      	ldr	r3, [r3, #0]
 800f3d8:	4a31      	ldr	r2, [pc, #196]	@ (800f4a0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f3da:	4293      	cmp	r3, r2
 800f3dc:	d108      	bne.n	800f3f0 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800f3de:	68fb      	ldr	r3, [r7, #12]
 800f3e0:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800f3e4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800f3e6:	683b      	ldr	r3, [r7, #0]
 800f3e8:	685b      	ldr	r3, [r3, #4]
 800f3ea:	68fa      	ldr	r2, [r7, #12]
 800f3ec:	4313      	orrs	r3, r2
 800f3ee:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800f3f0:	68fb      	ldr	r3, [r7, #12]
 800f3f2:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800f3f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f3fa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800f3fc:	683b      	ldr	r3, [r7, #0]
 800f3fe:	681b      	ldr	r3, [r3, #0]
 800f400:	68fa      	ldr	r2, [r7, #12]
 800f402:	4313      	orrs	r3, r2
 800f404:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800f406:	687b      	ldr	r3, [r7, #4]
 800f408:	681b      	ldr	r3, [r3, #0]
 800f40a:	68fa      	ldr	r2, [r7, #12]
 800f40c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800f40e:	687b      	ldr	r3, [r7, #4]
 800f410:	681b      	ldr	r3, [r3, #0]
 800f412:	4a21      	ldr	r2, [pc, #132]	@ (800f498 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800f414:	4293      	cmp	r3, r2
 800f416:	d022      	beq.n	800f45e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f418:	687b      	ldr	r3, [r7, #4]
 800f41a:	681b      	ldr	r3, [r3, #0]
 800f41c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f420:	d01d      	beq.n	800f45e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	681b      	ldr	r3, [r3, #0]
 800f426:	4a1f      	ldr	r2, [pc, #124]	@ (800f4a4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800f428:	4293      	cmp	r3, r2
 800f42a:	d018      	beq.n	800f45e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	681b      	ldr	r3, [r3, #0]
 800f430:	4a1d      	ldr	r2, [pc, #116]	@ (800f4a8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800f432:	4293      	cmp	r3, r2
 800f434:	d013      	beq.n	800f45e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	681b      	ldr	r3, [r3, #0]
 800f43a:	4a1c      	ldr	r2, [pc, #112]	@ (800f4ac <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800f43c:	4293      	cmp	r3, r2
 800f43e:	d00e      	beq.n	800f45e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f440:	687b      	ldr	r3, [r7, #4]
 800f442:	681b      	ldr	r3, [r3, #0]
 800f444:	4a15      	ldr	r2, [pc, #84]	@ (800f49c <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800f446:	4293      	cmp	r3, r2
 800f448:	d009      	beq.n	800f45e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	681b      	ldr	r3, [r3, #0]
 800f44e:	4a18      	ldr	r2, [pc, #96]	@ (800f4b0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800f450:	4293      	cmp	r3, r2
 800f452:	d004      	beq.n	800f45e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	681b      	ldr	r3, [r3, #0]
 800f458:	4a11      	ldr	r2, [pc, #68]	@ (800f4a0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800f45a:	4293      	cmp	r3, r2
 800f45c:	d10c      	bne.n	800f478 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800f45e:	68bb      	ldr	r3, [r7, #8]
 800f460:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f464:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800f466:	683b      	ldr	r3, [r7, #0]
 800f468:	689b      	ldr	r3, [r3, #8]
 800f46a:	68ba      	ldr	r2, [r7, #8]
 800f46c:	4313      	orrs	r3, r2
 800f46e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800f470:	687b      	ldr	r3, [r7, #4]
 800f472:	681b      	ldr	r3, [r3, #0]
 800f474:	68ba      	ldr	r2, [r7, #8]
 800f476:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	2201      	movs	r2, #1
 800f47c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	2200      	movs	r2, #0
 800f484:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800f488:	2300      	movs	r3, #0
}
 800f48a:	4618      	mov	r0, r3
 800f48c:	3714      	adds	r7, #20
 800f48e:	46bd      	mov	sp, r7
 800f490:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f494:	4770      	bx	lr
 800f496:	bf00      	nop
 800f498:	40012c00 	.word	0x40012c00
 800f49c:	40013400 	.word	0x40013400
 800f4a0:	40015000 	.word	0x40015000
 800f4a4:	40000400 	.word	0x40000400
 800f4a8:	40000800 	.word	0x40000800
 800f4ac:	40000c00 	.word	0x40000c00
 800f4b0:	40014000 	.word	0x40014000

0800f4b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800f4b4:	b580      	push	{r7, lr}
 800f4b6:	b082      	sub	sp, #8
 800f4b8:	af00      	add	r7, sp, #0
 800f4ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800f4bc:	687b      	ldr	r3, [r7, #4]
 800f4be:	2b00      	cmp	r3, #0
 800f4c0:	d101      	bne.n	800f4c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800f4c2:	2301      	movs	r3, #1
 800f4c4:	e042      	b.n	800f54c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800f4c6:	687b      	ldr	r3, [r7, #4]
 800f4c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f4cc:	2b00      	cmp	r3, #0
 800f4ce:	d106      	bne.n	800f4de <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2200      	movs	r2, #0
 800f4d4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800f4d8:	6878      	ldr	r0, [r7, #4]
 800f4da:	f7fb f84f 	bl	800a57c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	2224      	movs	r2, #36	@ 0x24
 800f4e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800f4e6:	687b      	ldr	r3, [r7, #4]
 800f4e8:	681b      	ldr	r3, [r3, #0]
 800f4ea:	681a      	ldr	r2, [r3, #0]
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	681b      	ldr	r3, [r3, #0]
 800f4f0:	f022 0201 	bic.w	r2, r2, #1
 800f4f4:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800f4fa:	2b00      	cmp	r3, #0
 800f4fc:	d002      	beq.n	800f504 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800f4fe:	6878      	ldr	r0, [r7, #4]
 800f500:	f000 fc7a 	bl	800fdf8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800f504:	6878      	ldr	r0, [r7, #4]
 800f506:	f000 f97b 	bl	800f800 <UART_SetConfig>
 800f50a:	4603      	mov	r3, r0
 800f50c:	2b01      	cmp	r3, #1
 800f50e:	d101      	bne.n	800f514 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800f510:	2301      	movs	r3, #1
 800f512:	e01b      	b.n	800f54c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	681b      	ldr	r3, [r3, #0]
 800f518:	685a      	ldr	r2, [r3, #4]
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	681b      	ldr	r3, [r3, #0]
 800f51e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800f522:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800f524:	687b      	ldr	r3, [r7, #4]
 800f526:	681b      	ldr	r3, [r3, #0]
 800f528:	689a      	ldr	r2, [r3, #8]
 800f52a:	687b      	ldr	r3, [r7, #4]
 800f52c:	681b      	ldr	r3, [r3, #0]
 800f52e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800f532:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	681b      	ldr	r3, [r3, #0]
 800f538:	681a      	ldr	r2, [r3, #0]
 800f53a:	687b      	ldr	r3, [r7, #4]
 800f53c:	681b      	ldr	r3, [r3, #0]
 800f53e:	f042 0201 	orr.w	r2, r2, #1
 800f542:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800f544:	6878      	ldr	r0, [r7, #4]
 800f546:	f000 fcf9 	bl	800ff3c <UART_CheckIdleState>
 800f54a:	4603      	mov	r3, r0
}
 800f54c:	4618      	mov	r0, r3
 800f54e:	3708      	adds	r7, #8
 800f550:	46bd      	mov	sp, r7
 800f552:	bd80      	pop	{r7, pc}

0800f554 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f554:	b580      	push	{r7, lr}
 800f556:	b08a      	sub	sp, #40	@ 0x28
 800f558:	af02      	add	r7, sp, #8
 800f55a:	60f8      	str	r0, [r7, #12]
 800f55c:	60b9      	str	r1, [r7, #8]
 800f55e:	603b      	str	r3, [r7, #0]
 800f560:	4613      	mov	r3, r2
 800f562:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800f564:	68fb      	ldr	r3, [r7, #12]
 800f566:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f56a:	2b20      	cmp	r3, #32
 800f56c:	d17b      	bne.n	800f666 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800f56e:	68bb      	ldr	r3, [r7, #8]
 800f570:	2b00      	cmp	r3, #0
 800f572:	d002      	beq.n	800f57a <HAL_UART_Transmit+0x26>
 800f574:	88fb      	ldrh	r3, [r7, #6]
 800f576:	2b00      	cmp	r3, #0
 800f578:	d101      	bne.n	800f57e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800f57a:	2301      	movs	r3, #1
 800f57c:	e074      	b.n	800f668 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f57e:	68fb      	ldr	r3, [r7, #12]
 800f580:	2200      	movs	r2, #0
 800f582:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800f586:	68fb      	ldr	r3, [r7, #12]
 800f588:	2221      	movs	r2, #33	@ 0x21
 800f58a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f58e:	f7fb f8db 	bl	800a748 <HAL_GetTick>
 800f592:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	88fa      	ldrh	r2, [r7, #6]
 800f598:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800f59c:	68fb      	ldr	r3, [r7, #12]
 800f59e:	88fa      	ldrh	r2, [r7, #6]
 800f5a0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	689b      	ldr	r3, [r3, #8]
 800f5a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f5ac:	d108      	bne.n	800f5c0 <HAL_UART_Transmit+0x6c>
 800f5ae:	68fb      	ldr	r3, [r7, #12]
 800f5b0:	691b      	ldr	r3, [r3, #16]
 800f5b2:	2b00      	cmp	r3, #0
 800f5b4:	d104      	bne.n	800f5c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800f5b6:	2300      	movs	r3, #0
 800f5b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800f5ba:	68bb      	ldr	r3, [r7, #8]
 800f5bc:	61bb      	str	r3, [r7, #24]
 800f5be:	e003      	b.n	800f5c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800f5c0:	68bb      	ldr	r3, [r7, #8]
 800f5c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f5c4:	2300      	movs	r3, #0
 800f5c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800f5c8:	e030      	b.n	800f62c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800f5ca:	683b      	ldr	r3, [r7, #0]
 800f5cc:	9300      	str	r3, [sp, #0]
 800f5ce:	697b      	ldr	r3, [r7, #20]
 800f5d0:	2200      	movs	r2, #0
 800f5d2:	2180      	movs	r1, #128	@ 0x80
 800f5d4:	68f8      	ldr	r0, [r7, #12]
 800f5d6:	f000 fd5b 	bl	8010090 <UART_WaitOnFlagUntilTimeout>
 800f5da:	4603      	mov	r3, r0
 800f5dc:	2b00      	cmp	r3, #0
 800f5de:	d005      	beq.n	800f5ec <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800f5e0:	68fb      	ldr	r3, [r7, #12]
 800f5e2:	2220      	movs	r2, #32
 800f5e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800f5e8:	2303      	movs	r3, #3
 800f5ea:	e03d      	b.n	800f668 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800f5ec:	69fb      	ldr	r3, [r7, #28]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d10b      	bne.n	800f60a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800f5f2:	69bb      	ldr	r3, [r7, #24]
 800f5f4:	881b      	ldrh	r3, [r3, #0]
 800f5f6:	461a      	mov	r2, r3
 800f5f8:	68fb      	ldr	r3, [r7, #12]
 800f5fa:	681b      	ldr	r3, [r3, #0]
 800f5fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800f600:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800f602:	69bb      	ldr	r3, [r7, #24]
 800f604:	3302      	adds	r3, #2
 800f606:	61bb      	str	r3, [r7, #24]
 800f608:	e007      	b.n	800f61a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800f60a:	69fb      	ldr	r3, [r7, #28]
 800f60c:	781a      	ldrb	r2, [r3, #0]
 800f60e:	68fb      	ldr	r3, [r7, #12]
 800f610:	681b      	ldr	r3, [r3, #0]
 800f612:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800f614:	69fb      	ldr	r3, [r7, #28]
 800f616:	3301      	adds	r3, #1
 800f618:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f620:	b29b      	uxth	r3, r3
 800f622:	3b01      	subs	r3, #1
 800f624:	b29a      	uxth	r2, r3
 800f626:	68fb      	ldr	r3, [r7, #12]
 800f628:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800f62c:	68fb      	ldr	r3, [r7, #12]
 800f62e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800f632:	b29b      	uxth	r3, r3
 800f634:	2b00      	cmp	r3, #0
 800f636:	d1c8      	bne.n	800f5ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800f638:	683b      	ldr	r3, [r7, #0]
 800f63a:	9300      	str	r3, [sp, #0]
 800f63c:	697b      	ldr	r3, [r7, #20]
 800f63e:	2200      	movs	r2, #0
 800f640:	2140      	movs	r1, #64	@ 0x40
 800f642:	68f8      	ldr	r0, [r7, #12]
 800f644:	f000 fd24 	bl	8010090 <UART_WaitOnFlagUntilTimeout>
 800f648:	4603      	mov	r3, r0
 800f64a:	2b00      	cmp	r3, #0
 800f64c:	d005      	beq.n	800f65a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800f64e:	68fb      	ldr	r3, [r7, #12]
 800f650:	2220      	movs	r2, #32
 800f652:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800f656:	2303      	movs	r3, #3
 800f658:	e006      	b.n	800f668 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800f65a:	68fb      	ldr	r3, [r7, #12]
 800f65c:	2220      	movs	r2, #32
 800f65e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800f662:	2300      	movs	r3, #0
 800f664:	e000      	b.n	800f668 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800f666:	2302      	movs	r3, #2
  }
}
 800f668:	4618      	mov	r0, r3
 800f66a:	3720      	adds	r7, #32
 800f66c:	46bd      	mov	sp, r7
 800f66e:	bd80      	pop	{r7, pc}

0800f670 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800f670:	b580      	push	{r7, lr}
 800f672:	b08a      	sub	sp, #40	@ 0x28
 800f674:	af02      	add	r7, sp, #8
 800f676:	60f8      	str	r0, [r7, #12]
 800f678:	60b9      	str	r1, [r7, #8]
 800f67a:	603b      	str	r3, [r7, #0]
 800f67c:	4613      	mov	r3, r2
 800f67e:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800f680:	68fb      	ldr	r3, [r7, #12]
 800f682:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800f686:	2b20      	cmp	r3, #32
 800f688:	f040 80b5 	bne.w	800f7f6 <HAL_UART_Receive+0x186>
  {
    if ((pData == NULL) || (Size == 0U))
 800f68c:	68bb      	ldr	r3, [r7, #8]
 800f68e:	2b00      	cmp	r3, #0
 800f690:	d002      	beq.n	800f698 <HAL_UART_Receive+0x28>
 800f692:	88fb      	ldrh	r3, [r7, #6]
 800f694:	2b00      	cmp	r3, #0
 800f696:	d101      	bne.n	800f69c <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800f698:	2301      	movs	r3, #1
 800f69a:	e0ad      	b.n	800f7f8 <HAL_UART_Receive+0x188>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800f69c:	68fb      	ldr	r3, [r7, #12]
 800f69e:	2200      	movs	r2, #0
 800f6a0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800f6a4:	68fb      	ldr	r3, [r7, #12]
 800f6a6:	2222      	movs	r2, #34	@ 0x22
 800f6a8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	2200      	movs	r2, #0
 800f6b0:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800f6b2:	f7fb f849 	bl	800a748 <HAL_GetTick>
 800f6b6:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	88fa      	ldrh	r2, [r7, #6]
 800f6bc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
    huart->RxXferCount = Size;
 800f6c0:	68fb      	ldr	r3, [r7, #12]
 800f6c2:	88fa      	ldrh	r2, [r7, #6]
 800f6c4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800f6c8:	68fb      	ldr	r3, [r7, #12]
 800f6ca:	689b      	ldr	r3, [r3, #8]
 800f6cc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f6d0:	d10e      	bne.n	800f6f0 <HAL_UART_Receive+0x80>
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	691b      	ldr	r3, [r3, #16]
 800f6d6:	2b00      	cmp	r3, #0
 800f6d8:	d105      	bne.n	800f6e6 <HAL_UART_Receive+0x76>
 800f6da:	68fb      	ldr	r3, [r7, #12]
 800f6dc:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800f6e0:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f6e4:	e02d      	b.n	800f742 <HAL_UART_Receive+0xd2>
 800f6e6:	68fb      	ldr	r3, [r7, #12]
 800f6e8:	22ff      	movs	r2, #255	@ 0xff
 800f6ea:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f6ee:	e028      	b.n	800f742 <HAL_UART_Receive+0xd2>
 800f6f0:	68fb      	ldr	r3, [r7, #12]
 800f6f2:	689b      	ldr	r3, [r3, #8]
 800f6f4:	2b00      	cmp	r3, #0
 800f6f6:	d10d      	bne.n	800f714 <HAL_UART_Receive+0xa4>
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	691b      	ldr	r3, [r3, #16]
 800f6fc:	2b00      	cmp	r3, #0
 800f6fe:	d104      	bne.n	800f70a <HAL_UART_Receive+0x9a>
 800f700:	68fb      	ldr	r3, [r7, #12]
 800f702:	22ff      	movs	r2, #255	@ 0xff
 800f704:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f708:	e01b      	b.n	800f742 <HAL_UART_Receive+0xd2>
 800f70a:	68fb      	ldr	r3, [r7, #12]
 800f70c:	227f      	movs	r2, #127	@ 0x7f
 800f70e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f712:	e016      	b.n	800f742 <HAL_UART_Receive+0xd2>
 800f714:	68fb      	ldr	r3, [r7, #12]
 800f716:	689b      	ldr	r3, [r3, #8]
 800f718:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f71c:	d10d      	bne.n	800f73a <HAL_UART_Receive+0xca>
 800f71e:	68fb      	ldr	r3, [r7, #12]
 800f720:	691b      	ldr	r3, [r3, #16]
 800f722:	2b00      	cmp	r3, #0
 800f724:	d104      	bne.n	800f730 <HAL_UART_Receive+0xc0>
 800f726:	68fb      	ldr	r3, [r7, #12]
 800f728:	227f      	movs	r2, #127	@ 0x7f
 800f72a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f72e:	e008      	b.n	800f742 <HAL_UART_Receive+0xd2>
 800f730:	68fb      	ldr	r3, [r7, #12]
 800f732:	223f      	movs	r2, #63	@ 0x3f
 800f734:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800f738:	e003      	b.n	800f742 <HAL_UART_Receive+0xd2>
 800f73a:	68fb      	ldr	r3, [r7, #12]
 800f73c:	2200      	movs	r2, #0
 800f73e:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    uhMask = huart->Mask;
 800f742:	68fb      	ldr	r3, [r7, #12]
 800f744:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f748:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	689b      	ldr	r3, [r3, #8]
 800f74e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800f752:	d108      	bne.n	800f766 <HAL_UART_Receive+0xf6>
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	691b      	ldr	r3, [r3, #16]
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d104      	bne.n	800f766 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800f75c:	2300      	movs	r3, #0
 800f75e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800f760:	68bb      	ldr	r3, [r7, #8]
 800f762:	61bb      	str	r3, [r7, #24]
 800f764:	e003      	b.n	800f76e <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800f766:	68bb      	ldr	r3, [r7, #8]
 800f768:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800f76a:	2300      	movs	r3, #0
 800f76c:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800f76e:	e036      	b.n	800f7de <HAL_UART_Receive+0x16e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800f770:	683b      	ldr	r3, [r7, #0]
 800f772:	9300      	str	r3, [sp, #0]
 800f774:	697b      	ldr	r3, [r7, #20]
 800f776:	2200      	movs	r2, #0
 800f778:	2120      	movs	r1, #32
 800f77a:	68f8      	ldr	r0, [r7, #12]
 800f77c:	f000 fc88 	bl	8010090 <UART_WaitOnFlagUntilTimeout>
 800f780:	4603      	mov	r3, r0
 800f782:	2b00      	cmp	r3, #0
 800f784:	d005      	beq.n	800f792 <HAL_UART_Receive+0x122>
      {
        huart->RxState = HAL_UART_STATE_READY;
 800f786:	68fb      	ldr	r3, [r7, #12]
 800f788:	2220      	movs	r2, #32
 800f78a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        return HAL_TIMEOUT;
 800f78e:	2303      	movs	r3, #3
 800f790:	e032      	b.n	800f7f8 <HAL_UART_Receive+0x188>
      }
      if (pdata8bits == NULL)
 800f792:	69fb      	ldr	r3, [r7, #28]
 800f794:	2b00      	cmp	r3, #0
 800f796:	d10c      	bne.n	800f7b2 <HAL_UART_Receive+0x142>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800f798:	68fb      	ldr	r3, [r7, #12]
 800f79a:	681b      	ldr	r3, [r3, #0]
 800f79c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f79e:	b29a      	uxth	r2, r3
 800f7a0:	8a7b      	ldrh	r3, [r7, #18]
 800f7a2:	4013      	ands	r3, r2
 800f7a4:	b29a      	uxth	r2, r3
 800f7a6:	69bb      	ldr	r3, [r7, #24]
 800f7a8:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800f7aa:	69bb      	ldr	r3, [r7, #24]
 800f7ac:	3302      	adds	r3, #2
 800f7ae:	61bb      	str	r3, [r7, #24]
 800f7b0:	e00c      	b.n	800f7cc <HAL_UART_Receive+0x15c>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800f7b2:	68fb      	ldr	r3, [r7, #12]
 800f7b4:	681b      	ldr	r3, [r3, #0]
 800f7b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f7b8:	b2da      	uxtb	r2, r3
 800f7ba:	8a7b      	ldrh	r3, [r7, #18]
 800f7bc:	b2db      	uxtb	r3, r3
 800f7be:	4013      	ands	r3, r2
 800f7c0:	b2da      	uxtb	r2, r3
 800f7c2:	69fb      	ldr	r3, [r7, #28]
 800f7c4:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800f7c6:	69fb      	ldr	r3, [r7, #28]
 800f7c8:	3301      	adds	r3, #1
 800f7ca:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800f7cc:	68fb      	ldr	r3, [r7, #12]
 800f7ce:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f7d2:	b29b      	uxth	r3, r3
 800f7d4:	3b01      	subs	r3, #1
 800f7d6:	b29a      	uxth	r2, r3
 800f7d8:	68fb      	ldr	r3, [r7, #12]
 800f7da:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    while (huart->RxXferCount > 0U)
 800f7de:	68fb      	ldr	r3, [r7, #12]
 800f7e0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800f7e4:	b29b      	uxth	r3, r3
 800f7e6:	2b00      	cmp	r3, #0
 800f7e8:	d1c2      	bne.n	800f770 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800f7ea:	68fb      	ldr	r3, [r7, #12]
 800f7ec:	2220      	movs	r2, #32
 800f7ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    return HAL_OK;
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	e000      	b.n	800f7f8 <HAL_UART_Receive+0x188>
  }
  else
  {
    return HAL_BUSY;
 800f7f6:	2302      	movs	r3, #2
  }
}
 800f7f8:	4618      	mov	r0, r3
 800f7fa:	3720      	adds	r7, #32
 800f7fc:	46bd      	mov	sp, r7
 800f7fe:	bd80      	pop	{r7, pc}

0800f800 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800f800:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800f804:	b08c      	sub	sp, #48	@ 0x30
 800f806:	af00      	add	r7, sp, #0
 800f808:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800f80a:	2300      	movs	r3, #0
 800f80c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800f810:	697b      	ldr	r3, [r7, #20]
 800f812:	689a      	ldr	r2, [r3, #8]
 800f814:	697b      	ldr	r3, [r7, #20]
 800f816:	691b      	ldr	r3, [r3, #16]
 800f818:	431a      	orrs	r2, r3
 800f81a:	697b      	ldr	r3, [r7, #20]
 800f81c:	695b      	ldr	r3, [r3, #20]
 800f81e:	431a      	orrs	r2, r3
 800f820:	697b      	ldr	r3, [r7, #20]
 800f822:	69db      	ldr	r3, [r3, #28]
 800f824:	4313      	orrs	r3, r2
 800f826:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800f828:	697b      	ldr	r3, [r7, #20]
 800f82a:	681b      	ldr	r3, [r3, #0]
 800f82c:	681a      	ldr	r2, [r3, #0]
 800f82e:	4baa      	ldr	r3, [pc, #680]	@ (800fad8 <UART_SetConfig+0x2d8>)
 800f830:	4013      	ands	r3, r2
 800f832:	697a      	ldr	r2, [r7, #20]
 800f834:	6812      	ldr	r2, [r2, #0]
 800f836:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f838:	430b      	orrs	r3, r1
 800f83a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800f83c:	697b      	ldr	r3, [r7, #20]
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	685b      	ldr	r3, [r3, #4]
 800f842:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800f846:	697b      	ldr	r3, [r7, #20]
 800f848:	68da      	ldr	r2, [r3, #12]
 800f84a:	697b      	ldr	r3, [r7, #20]
 800f84c:	681b      	ldr	r3, [r3, #0]
 800f84e:	430a      	orrs	r2, r1
 800f850:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800f852:	697b      	ldr	r3, [r7, #20]
 800f854:	699b      	ldr	r3, [r3, #24]
 800f856:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800f858:	697b      	ldr	r3, [r7, #20]
 800f85a:	681b      	ldr	r3, [r3, #0]
 800f85c:	4a9f      	ldr	r2, [pc, #636]	@ (800fadc <UART_SetConfig+0x2dc>)
 800f85e:	4293      	cmp	r3, r2
 800f860:	d004      	beq.n	800f86c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800f862:	697b      	ldr	r3, [r7, #20]
 800f864:	6a1b      	ldr	r3, [r3, #32]
 800f866:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f868:	4313      	orrs	r3, r2
 800f86a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800f86c:	697b      	ldr	r3, [r7, #20]
 800f86e:	681b      	ldr	r3, [r3, #0]
 800f870:	689b      	ldr	r3, [r3, #8]
 800f872:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800f876:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800f87a:	697a      	ldr	r2, [r7, #20]
 800f87c:	6812      	ldr	r2, [r2, #0]
 800f87e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800f880:	430b      	orrs	r3, r1
 800f882:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800f884:	697b      	ldr	r3, [r7, #20]
 800f886:	681b      	ldr	r3, [r3, #0]
 800f888:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f88a:	f023 010f 	bic.w	r1, r3, #15
 800f88e:	697b      	ldr	r3, [r7, #20]
 800f890:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800f892:	697b      	ldr	r3, [r7, #20]
 800f894:	681b      	ldr	r3, [r3, #0]
 800f896:	430a      	orrs	r2, r1
 800f898:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800f89a:	697b      	ldr	r3, [r7, #20]
 800f89c:	681b      	ldr	r3, [r3, #0]
 800f89e:	4a90      	ldr	r2, [pc, #576]	@ (800fae0 <UART_SetConfig+0x2e0>)
 800f8a0:	4293      	cmp	r3, r2
 800f8a2:	d125      	bne.n	800f8f0 <UART_SetConfig+0xf0>
 800f8a4:	4b8f      	ldr	r3, [pc, #572]	@ (800fae4 <UART_SetConfig+0x2e4>)
 800f8a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f8aa:	f003 0303 	and.w	r3, r3, #3
 800f8ae:	2b03      	cmp	r3, #3
 800f8b0:	d81a      	bhi.n	800f8e8 <UART_SetConfig+0xe8>
 800f8b2:	a201      	add	r2, pc, #4	@ (adr r2, 800f8b8 <UART_SetConfig+0xb8>)
 800f8b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f8b8:	0800f8c9 	.word	0x0800f8c9
 800f8bc:	0800f8d9 	.word	0x0800f8d9
 800f8c0:	0800f8d1 	.word	0x0800f8d1
 800f8c4:	0800f8e1 	.word	0x0800f8e1
 800f8c8:	2301      	movs	r3, #1
 800f8ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8ce:	e116      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f8d0:	2302      	movs	r3, #2
 800f8d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8d6:	e112      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f8d8:	2304      	movs	r3, #4
 800f8da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8de:	e10e      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f8e0:	2308      	movs	r3, #8
 800f8e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8e6:	e10a      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f8e8:	2310      	movs	r3, #16
 800f8ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f8ee:	e106      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f8f0:	697b      	ldr	r3, [r7, #20]
 800f8f2:	681b      	ldr	r3, [r3, #0]
 800f8f4:	4a7c      	ldr	r2, [pc, #496]	@ (800fae8 <UART_SetConfig+0x2e8>)
 800f8f6:	4293      	cmp	r3, r2
 800f8f8:	d138      	bne.n	800f96c <UART_SetConfig+0x16c>
 800f8fa:	4b7a      	ldr	r3, [pc, #488]	@ (800fae4 <UART_SetConfig+0x2e4>)
 800f8fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f900:	f003 030c 	and.w	r3, r3, #12
 800f904:	2b0c      	cmp	r3, #12
 800f906:	d82d      	bhi.n	800f964 <UART_SetConfig+0x164>
 800f908:	a201      	add	r2, pc, #4	@ (adr r2, 800f910 <UART_SetConfig+0x110>)
 800f90a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f90e:	bf00      	nop
 800f910:	0800f945 	.word	0x0800f945
 800f914:	0800f965 	.word	0x0800f965
 800f918:	0800f965 	.word	0x0800f965
 800f91c:	0800f965 	.word	0x0800f965
 800f920:	0800f955 	.word	0x0800f955
 800f924:	0800f965 	.word	0x0800f965
 800f928:	0800f965 	.word	0x0800f965
 800f92c:	0800f965 	.word	0x0800f965
 800f930:	0800f94d 	.word	0x0800f94d
 800f934:	0800f965 	.word	0x0800f965
 800f938:	0800f965 	.word	0x0800f965
 800f93c:	0800f965 	.word	0x0800f965
 800f940:	0800f95d 	.word	0x0800f95d
 800f944:	2300      	movs	r3, #0
 800f946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f94a:	e0d8      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f94c:	2302      	movs	r3, #2
 800f94e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f952:	e0d4      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f954:	2304      	movs	r3, #4
 800f956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f95a:	e0d0      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f95c:	2308      	movs	r3, #8
 800f95e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f962:	e0cc      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f964:	2310      	movs	r3, #16
 800f966:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f96a:	e0c8      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f96c:	697b      	ldr	r3, [r7, #20]
 800f96e:	681b      	ldr	r3, [r3, #0]
 800f970:	4a5e      	ldr	r2, [pc, #376]	@ (800faec <UART_SetConfig+0x2ec>)
 800f972:	4293      	cmp	r3, r2
 800f974:	d125      	bne.n	800f9c2 <UART_SetConfig+0x1c2>
 800f976:	4b5b      	ldr	r3, [pc, #364]	@ (800fae4 <UART_SetConfig+0x2e4>)
 800f978:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f97c:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800f980:	2b30      	cmp	r3, #48	@ 0x30
 800f982:	d016      	beq.n	800f9b2 <UART_SetConfig+0x1b2>
 800f984:	2b30      	cmp	r3, #48	@ 0x30
 800f986:	d818      	bhi.n	800f9ba <UART_SetConfig+0x1ba>
 800f988:	2b20      	cmp	r3, #32
 800f98a:	d00a      	beq.n	800f9a2 <UART_SetConfig+0x1a2>
 800f98c:	2b20      	cmp	r3, #32
 800f98e:	d814      	bhi.n	800f9ba <UART_SetConfig+0x1ba>
 800f990:	2b00      	cmp	r3, #0
 800f992:	d002      	beq.n	800f99a <UART_SetConfig+0x19a>
 800f994:	2b10      	cmp	r3, #16
 800f996:	d008      	beq.n	800f9aa <UART_SetConfig+0x1aa>
 800f998:	e00f      	b.n	800f9ba <UART_SetConfig+0x1ba>
 800f99a:	2300      	movs	r3, #0
 800f99c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9a0:	e0ad      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f9a2:	2302      	movs	r3, #2
 800f9a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9a8:	e0a9      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f9aa:	2304      	movs	r3, #4
 800f9ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9b0:	e0a5      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f9b2:	2308      	movs	r3, #8
 800f9b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9b8:	e0a1      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f9ba:	2310      	movs	r3, #16
 800f9bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9c0:	e09d      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f9c2:	697b      	ldr	r3, [r7, #20]
 800f9c4:	681b      	ldr	r3, [r3, #0]
 800f9c6:	4a4a      	ldr	r2, [pc, #296]	@ (800faf0 <UART_SetConfig+0x2f0>)
 800f9c8:	4293      	cmp	r3, r2
 800f9ca:	d125      	bne.n	800fa18 <UART_SetConfig+0x218>
 800f9cc:	4b45      	ldr	r3, [pc, #276]	@ (800fae4 <UART_SetConfig+0x2e4>)
 800f9ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f9d2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800f9d6:	2bc0      	cmp	r3, #192	@ 0xc0
 800f9d8:	d016      	beq.n	800fa08 <UART_SetConfig+0x208>
 800f9da:	2bc0      	cmp	r3, #192	@ 0xc0
 800f9dc:	d818      	bhi.n	800fa10 <UART_SetConfig+0x210>
 800f9de:	2b80      	cmp	r3, #128	@ 0x80
 800f9e0:	d00a      	beq.n	800f9f8 <UART_SetConfig+0x1f8>
 800f9e2:	2b80      	cmp	r3, #128	@ 0x80
 800f9e4:	d814      	bhi.n	800fa10 <UART_SetConfig+0x210>
 800f9e6:	2b00      	cmp	r3, #0
 800f9e8:	d002      	beq.n	800f9f0 <UART_SetConfig+0x1f0>
 800f9ea:	2b40      	cmp	r3, #64	@ 0x40
 800f9ec:	d008      	beq.n	800fa00 <UART_SetConfig+0x200>
 800f9ee:	e00f      	b.n	800fa10 <UART_SetConfig+0x210>
 800f9f0:	2300      	movs	r3, #0
 800f9f2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9f6:	e082      	b.n	800fafe <UART_SetConfig+0x2fe>
 800f9f8:	2302      	movs	r3, #2
 800f9fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800f9fe:	e07e      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fa00:	2304      	movs	r3, #4
 800fa02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa06:	e07a      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fa08:	2308      	movs	r3, #8
 800fa0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa0e:	e076      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fa10:	2310      	movs	r3, #16
 800fa12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa16:	e072      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fa18:	697b      	ldr	r3, [r7, #20]
 800fa1a:	681b      	ldr	r3, [r3, #0]
 800fa1c:	4a35      	ldr	r2, [pc, #212]	@ (800faf4 <UART_SetConfig+0x2f4>)
 800fa1e:	4293      	cmp	r3, r2
 800fa20:	d12a      	bne.n	800fa78 <UART_SetConfig+0x278>
 800fa22:	4b30      	ldr	r3, [pc, #192]	@ (800fae4 <UART_SetConfig+0x2e4>)
 800fa24:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa28:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800fa2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fa30:	d01a      	beq.n	800fa68 <UART_SetConfig+0x268>
 800fa32:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fa36:	d81b      	bhi.n	800fa70 <UART_SetConfig+0x270>
 800fa38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa3c:	d00c      	beq.n	800fa58 <UART_SetConfig+0x258>
 800fa3e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800fa42:	d815      	bhi.n	800fa70 <UART_SetConfig+0x270>
 800fa44:	2b00      	cmp	r3, #0
 800fa46:	d003      	beq.n	800fa50 <UART_SetConfig+0x250>
 800fa48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800fa4c:	d008      	beq.n	800fa60 <UART_SetConfig+0x260>
 800fa4e:	e00f      	b.n	800fa70 <UART_SetConfig+0x270>
 800fa50:	2300      	movs	r3, #0
 800fa52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa56:	e052      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fa58:	2302      	movs	r3, #2
 800fa5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa5e:	e04e      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fa60:	2304      	movs	r3, #4
 800fa62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa66:	e04a      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fa68:	2308      	movs	r3, #8
 800fa6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa6e:	e046      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fa70:	2310      	movs	r3, #16
 800fa72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fa76:	e042      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fa78:	697b      	ldr	r3, [r7, #20]
 800fa7a:	681b      	ldr	r3, [r3, #0]
 800fa7c:	4a17      	ldr	r2, [pc, #92]	@ (800fadc <UART_SetConfig+0x2dc>)
 800fa7e:	4293      	cmp	r3, r2
 800fa80:	d13a      	bne.n	800faf8 <UART_SetConfig+0x2f8>
 800fa82:	4b18      	ldr	r3, [pc, #96]	@ (800fae4 <UART_SetConfig+0x2e4>)
 800fa84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800fa88:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800fa8c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fa90:	d01a      	beq.n	800fac8 <UART_SetConfig+0x2c8>
 800fa92:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800fa96:	d81b      	bhi.n	800fad0 <UART_SetConfig+0x2d0>
 800fa98:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800fa9c:	d00c      	beq.n	800fab8 <UART_SetConfig+0x2b8>
 800fa9e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800faa2:	d815      	bhi.n	800fad0 <UART_SetConfig+0x2d0>
 800faa4:	2b00      	cmp	r3, #0
 800faa6:	d003      	beq.n	800fab0 <UART_SetConfig+0x2b0>
 800faa8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800faac:	d008      	beq.n	800fac0 <UART_SetConfig+0x2c0>
 800faae:	e00f      	b.n	800fad0 <UART_SetConfig+0x2d0>
 800fab0:	2300      	movs	r3, #0
 800fab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fab6:	e022      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fab8:	2302      	movs	r3, #2
 800faba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fabe:	e01e      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fac0:	2304      	movs	r3, #4
 800fac2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fac6:	e01a      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fac8:	2308      	movs	r3, #8
 800faca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800face:	e016      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fad0:	2310      	movs	r3, #16
 800fad2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800fad6:	e012      	b.n	800fafe <UART_SetConfig+0x2fe>
 800fad8:	cfff69f3 	.word	0xcfff69f3
 800fadc:	40008000 	.word	0x40008000
 800fae0:	40013800 	.word	0x40013800
 800fae4:	40021000 	.word	0x40021000
 800fae8:	40004400 	.word	0x40004400
 800faec:	40004800 	.word	0x40004800
 800faf0:	40004c00 	.word	0x40004c00
 800faf4:	40005000 	.word	0x40005000
 800faf8:	2310      	movs	r3, #16
 800fafa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800fafe:	697b      	ldr	r3, [r7, #20]
 800fb00:	681b      	ldr	r3, [r3, #0]
 800fb02:	4aae      	ldr	r2, [pc, #696]	@ (800fdbc <UART_SetConfig+0x5bc>)
 800fb04:	4293      	cmp	r3, r2
 800fb06:	f040 8097 	bne.w	800fc38 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800fb0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fb0e:	2b08      	cmp	r3, #8
 800fb10:	d823      	bhi.n	800fb5a <UART_SetConfig+0x35a>
 800fb12:	a201      	add	r2, pc, #4	@ (adr r2, 800fb18 <UART_SetConfig+0x318>)
 800fb14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb18:	0800fb3d 	.word	0x0800fb3d
 800fb1c:	0800fb5b 	.word	0x0800fb5b
 800fb20:	0800fb45 	.word	0x0800fb45
 800fb24:	0800fb5b 	.word	0x0800fb5b
 800fb28:	0800fb4b 	.word	0x0800fb4b
 800fb2c:	0800fb5b 	.word	0x0800fb5b
 800fb30:	0800fb5b 	.word	0x0800fb5b
 800fb34:	0800fb5b 	.word	0x0800fb5b
 800fb38:	0800fb53 	.word	0x0800fb53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fb3c:	f7fd ff72 	bl	800da24 <HAL_RCC_GetPCLK1Freq>
 800fb40:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb42:	e010      	b.n	800fb66 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fb44:	4b9e      	ldr	r3, [pc, #632]	@ (800fdc0 <UART_SetConfig+0x5c0>)
 800fb46:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fb48:	e00d      	b.n	800fb66 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fb4a:	f7fd fefd 	bl	800d948 <HAL_RCC_GetSysClockFreq>
 800fb4e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fb50:	e009      	b.n	800fb66 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fb52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fb56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fb58:	e005      	b.n	800fb66 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800fb5a:	2300      	movs	r3, #0
 800fb5c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fb5e:	2301      	movs	r3, #1
 800fb60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fb64:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800fb66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb68:	2b00      	cmp	r3, #0
 800fb6a:	f000 8130 	beq.w	800fdce <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800fb6e:	697b      	ldr	r3, [r7, #20]
 800fb70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fb72:	4a94      	ldr	r2, [pc, #592]	@ (800fdc4 <UART_SetConfig+0x5c4>)
 800fb74:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fb78:	461a      	mov	r2, r3
 800fb7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fb7c:	fbb3 f3f2 	udiv	r3, r3, r2
 800fb80:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fb82:	697b      	ldr	r3, [r7, #20]
 800fb84:	685a      	ldr	r2, [r3, #4]
 800fb86:	4613      	mov	r3, r2
 800fb88:	005b      	lsls	r3, r3, #1
 800fb8a:	4413      	add	r3, r2
 800fb8c:	69ba      	ldr	r2, [r7, #24]
 800fb8e:	429a      	cmp	r2, r3
 800fb90:	d305      	bcc.n	800fb9e <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800fb92:	697b      	ldr	r3, [r7, #20]
 800fb94:	685b      	ldr	r3, [r3, #4]
 800fb96:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800fb98:	69ba      	ldr	r2, [r7, #24]
 800fb9a:	429a      	cmp	r2, r3
 800fb9c:	d903      	bls.n	800fba6 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800fb9e:	2301      	movs	r3, #1
 800fba0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fba4:	e113      	b.n	800fdce <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fba8:	2200      	movs	r2, #0
 800fbaa:	60bb      	str	r3, [r7, #8]
 800fbac:	60fa      	str	r2, [r7, #12]
 800fbae:	697b      	ldr	r3, [r7, #20]
 800fbb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fbb2:	4a84      	ldr	r2, [pc, #528]	@ (800fdc4 <UART_SetConfig+0x5c4>)
 800fbb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fbb8:	b29b      	uxth	r3, r3
 800fbba:	2200      	movs	r2, #0
 800fbbc:	603b      	str	r3, [r7, #0]
 800fbbe:	607a      	str	r2, [r7, #4]
 800fbc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800fbc4:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800fbc8:	f7f1 f866 	bl	8000c98 <__aeabi_uldivmod>
 800fbcc:	4602      	mov	r2, r0
 800fbce:	460b      	mov	r3, r1
 800fbd0:	4610      	mov	r0, r2
 800fbd2:	4619      	mov	r1, r3
 800fbd4:	f04f 0200 	mov.w	r2, #0
 800fbd8:	f04f 0300 	mov.w	r3, #0
 800fbdc:	020b      	lsls	r3, r1, #8
 800fbde:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800fbe2:	0202      	lsls	r2, r0, #8
 800fbe4:	6979      	ldr	r1, [r7, #20]
 800fbe6:	6849      	ldr	r1, [r1, #4]
 800fbe8:	0849      	lsrs	r1, r1, #1
 800fbea:	2000      	movs	r0, #0
 800fbec:	460c      	mov	r4, r1
 800fbee:	4605      	mov	r5, r0
 800fbf0:	eb12 0804 	adds.w	r8, r2, r4
 800fbf4:	eb43 0905 	adc.w	r9, r3, r5
 800fbf8:	697b      	ldr	r3, [r7, #20]
 800fbfa:	685b      	ldr	r3, [r3, #4]
 800fbfc:	2200      	movs	r2, #0
 800fbfe:	469a      	mov	sl, r3
 800fc00:	4693      	mov	fp, r2
 800fc02:	4652      	mov	r2, sl
 800fc04:	465b      	mov	r3, fp
 800fc06:	4640      	mov	r0, r8
 800fc08:	4649      	mov	r1, r9
 800fc0a:	f7f1 f845 	bl	8000c98 <__aeabi_uldivmod>
 800fc0e:	4602      	mov	r2, r0
 800fc10:	460b      	mov	r3, r1
 800fc12:	4613      	mov	r3, r2
 800fc14:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800fc16:	6a3b      	ldr	r3, [r7, #32]
 800fc18:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800fc1c:	d308      	bcc.n	800fc30 <UART_SetConfig+0x430>
 800fc1e:	6a3b      	ldr	r3, [r7, #32]
 800fc20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fc24:	d204      	bcs.n	800fc30 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800fc26:	697b      	ldr	r3, [r7, #20]
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	6a3a      	ldr	r2, [r7, #32]
 800fc2c:	60da      	str	r2, [r3, #12]
 800fc2e:	e0ce      	b.n	800fdce <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800fc30:	2301      	movs	r3, #1
 800fc32:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fc36:	e0ca      	b.n	800fdce <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fc38:	697b      	ldr	r3, [r7, #20]
 800fc3a:	69db      	ldr	r3, [r3, #28]
 800fc3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800fc40:	d166      	bne.n	800fd10 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800fc42:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fc46:	2b08      	cmp	r3, #8
 800fc48:	d827      	bhi.n	800fc9a <UART_SetConfig+0x49a>
 800fc4a:	a201      	add	r2, pc, #4	@ (adr r2, 800fc50 <UART_SetConfig+0x450>)
 800fc4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fc50:	0800fc75 	.word	0x0800fc75
 800fc54:	0800fc7d 	.word	0x0800fc7d
 800fc58:	0800fc85 	.word	0x0800fc85
 800fc5c:	0800fc9b 	.word	0x0800fc9b
 800fc60:	0800fc8b 	.word	0x0800fc8b
 800fc64:	0800fc9b 	.word	0x0800fc9b
 800fc68:	0800fc9b 	.word	0x0800fc9b
 800fc6c:	0800fc9b 	.word	0x0800fc9b
 800fc70:	0800fc93 	.word	0x0800fc93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fc74:	f7fd fed6 	bl	800da24 <HAL_RCC_GetPCLK1Freq>
 800fc78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc7a:	e014      	b.n	800fca6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fc7c:	f7fd fee8 	bl	800da50 <HAL_RCC_GetPCLK2Freq>
 800fc80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc82:	e010      	b.n	800fca6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fc84:	4b4e      	ldr	r3, [pc, #312]	@ (800fdc0 <UART_SetConfig+0x5c0>)
 800fc86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc88:	e00d      	b.n	800fca6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fc8a:	f7fd fe5d 	bl	800d948 <HAL_RCC_GetSysClockFreq>
 800fc8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fc90:	e009      	b.n	800fca6 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fc92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fc96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fc98:	e005      	b.n	800fca6 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800fc9a:	2300      	movs	r3, #0
 800fc9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fc9e:	2301      	movs	r3, #1
 800fca0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fca4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800fca6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fca8:	2b00      	cmp	r3, #0
 800fcaa:	f000 8090 	beq.w	800fdce <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fcae:	697b      	ldr	r3, [r7, #20]
 800fcb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fcb2:	4a44      	ldr	r2, [pc, #272]	@ (800fdc4 <UART_SetConfig+0x5c4>)
 800fcb4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fcb8:	461a      	mov	r2, r3
 800fcba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fcbc:	fbb3 f3f2 	udiv	r3, r3, r2
 800fcc0:	005a      	lsls	r2, r3, #1
 800fcc2:	697b      	ldr	r3, [r7, #20]
 800fcc4:	685b      	ldr	r3, [r3, #4]
 800fcc6:	085b      	lsrs	r3, r3, #1
 800fcc8:	441a      	add	r2, r3
 800fcca:	697b      	ldr	r3, [r7, #20]
 800fccc:	685b      	ldr	r3, [r3, #4]
 800fcce:	fbb2 f3f3 	udiv	r3, r2, r3
 800fcd2:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fcd4:	6a3b      	ldr	r3, [r7, #32]
 800fcd6:	2b0f      	cmp	r3, #15
 800fcd8:	d916      	bls.n	800fd08 <UART_SetConfig+0x508>
 800fcda:	6a3b      	ldr	r3, [r7, #32]
 800fcdc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fce0:	d212      	bcs.n	800fd08 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800fce2:	6a3b      	ldr	r3, [r7, #32]
 800fce4:	b29b      	uxth	r3, r3
 800fce6:	f023 030f 	bic.w	r3, r3, #15
 800fcea:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800fcec:	6a3b      	ldr	r3, [r7, #32]
 800fcee:	085b      	lsrs	r3, r3, #1
 800fcf0:	b29b      	uxth	r3, r3
 800fcf2:	f003 0307 	and.w	r3, r3, #7
 800fcf6:	b29a      	uxth	r2, r3
 800fcf8:	8bfb      	ldrh	r3, [r7, #30]
 800fcfa:	4313      	orrs	r3, r2
 800fcfc:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800fcfe:	697b      	ldr	r3, [r7, #20]
 800fd00:	681b      	ldr	r3, [r3, #0]
 800fd02:	8bfa      	ldrh	r2, [r7, #30]
 800fd04:	60da      	str	r2, [r3, #12]
 800fd06:	e062      	b.n	800fdce <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800fd08:	2301      	movs	r3, #1
 800fd0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800fd0e:	e05e      	b.n	800fdce <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800fd10:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800fd14:	2b08      	cmp	r3, #8
 800fd16:	d828      	bhi.n	800fd6a <UART_SetConfig+0x56a>
 800fd18:	a201      	add	r2, pc, #4	@ (adr r2, 800fd20 <UART_SetConfig+0x520>)
 800fd1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd1e:	bf00      	nop
 800fd20:	0800fd45 	.word	0x0800fd45
 800fd24:	0800fd4d 	.word	0x0800fd4d
 800fd28:	0800fd55 	.word	0x0800fd55
 800fd2c:	0800fd6b 	.word	0x0800fd6b
 800fd30:	0800fd5b 	.word	0x0800fd5b
 800fd34:	0800fd6b 	.word	0x0800fd6b
 800fd38:	0800fd6b 	.word	0x0800fd6b
 800fd3c:	0800fd6b 	.word	0x0800fd6b
 800fd40:	0800fd63 	.word	0x0800fd63
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800fd44:	f7fd fe6e 	bl	800da24 <HAL_RCC_GetPCLK1Freq>
 800fd48:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd4a:	e014      	b.n	800fd76 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800fd4c:	f7fd fe80 	bl	800da50 <HAL_RCC_GetPCLK2Freq>
 800fd50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd52:	e010      	b.n	800fd76 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800fd54:	4b1a      	ldr	r3, [pc, #104]	@ (800fdc0 <UART_SetConfig+0x5c0>)
 800fd56:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fd58:	e00d      	b.n	800fd76 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800fd5a:	f7fd fdf5 	bl	800d948 <HAL_RCC_GetSysClockFreq>
 800fd5e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800fd60:	e009      	b.n	800fd76 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800fd62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800fd66:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800fd68:	e005      	b.n	800fd76 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800fd6a:	2300      	movs	r3, #0
 800fd6c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800fd6e:	2301      	movs	r3, #1
 800fd70:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800fd74:	bf00      	nop
    }

    if (pclk != 0U)
 800fd76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd78:	2b00      	cmp	r3, #0
 800fd7a:	d028      	beq.n	800fdce <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800fd7c:	697b      	ldr	r3, [r7, #20]
 800fd7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fd80:	4a10      	ldr	r2, [pc, #64]	@ (800fdc4 <UART_SetConfig+0x5c4>)
 800fd82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800fd86:	461a      	mov	r2, r3
 800fd88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd8a:	fbb3 f2f2 	udiv	r2, r3, r2
 800fd8e:	697b      	ldr	r3, [r7, #20]
 800fd90:	685b      	ldr	r3, [r3, #4]
 800fd92:	085b      	lsrs	r3, r3, #1
 800fd94:	441a      	add	r2, r3
 800fd96:	697b      	ldr	r3, [r7, #20]
 800fd98:	685b      	ldr	r3, [r3, #4]
 800fd9a:	fbb2 f3f3 	udiv	r3, r2, r3
 800fd9e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800fda0:	6a3b      	ldr	r3, [r7, #32]
 800fda2:	2b0f      	cmp	r3, #15
 800fda4:	d910      	bls.n	800fdc8 <UART_SetConfig+0x5c8>
 800fda6:	6a3b      	ldr	r3, [r7, #32]
 800fda8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800fdac:	d20c      	bcs.n	800fdc8 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800fdae:	6a3b      	ldr	r3, [r7, #32]
 800fdb0:	b29a      	uxth	r2, r3
 800fdb2:	697b      	ldr	r3, [r7, #20]
 800fdb4:	681b      	ldr	r3, [r3, #0]
 800fdb6:	60da      	str	r2, [r3, #12]
 800fdb8:	e009      	b.n	800fdce <UART_SetConfig+0x5ce>
 800fdba:	bf00      	nop
 800fdbc:	40008000 	.word	0x40008000
 800fdc0:	00f42400 	.word	0x00f42400
 800fdc4:	08016000 	.word	0x08016000
      }
      else
      {
        ret = HAL_ERROR;
 800fdc8:	2301      	movs	r3, #1
 800fdca:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800fdce:	697b      	ldr	r3, [r7, #20]
 800fdd0:	2201      	movs	r2, #1
 800fdd2:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800fdd6:	697b      	ldr	r3, [r7, #20]
 800fdd8:	2201      	movs	r2, #1
 800fdda:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800fdde:	697b      	ldr	r3, [r7, #20]
 800fde0:	2200      	movs	r2, #0
 800fde2:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800fde4:	697b      	ldr	r3, [r7, #20]
 800fde6:	2200      	movs	r2, #0
 800fde8:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800fdea:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800fdee:	4618      	mov	r0, r3
 800fdf0:	3730      	adds	r7, #48	@ 0x30
 800fdf2:	46bd      	mov	sp, r7
 800fdf4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800fdf8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800fdf8:	b480      	push	{r7}
 800fdfa:	b083      	sub	sp, #12
 800fdfc:	af00      	add	r7, sp, #0
 800fdfe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe04:	f003 0308 	and.w	r3, r3, #8
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d00a      	beq.n	800fe22 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800fe0c:	687b      	ldr	r3, [r7, #4]
 800fe0e:	681b      	ldr	r3, [r3, #0]
 800fe10:	685b      	ldr	r3, [r3, #4]
 800fe12:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800fe16:	687b      	ldr	r3, [r7, #4]
 800fe18:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fe1a:	687b      	ldr	r3, [r7, #4]
 800fe1c:	681b      	ldr	r3, [r3, #0]
 800fe1e:	430a      	orrs	r2, r1
 800fe20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800fe22:	687b      	ldr	r3, [r7, #4]
 800fe24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe26:	f003 0301 	and.w	r3, r3, #1
 800fe2a:	2b00      	cmp	r3, #0
 800fe2c:	d00a      	beq.n	800fe44 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800fe2e:	687b      	ldr	r3, [r7, #4]
 800fe30:	681b      	ldr	r3, [r3, #0]
 800fe32:	685b      	ldr	r3, [r3, #4]
 800fe34:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800fe38:	687b      	ldr	r3, [r7, #4]
 800fe3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fe3c:	687b      	ldr	r3, [r7, #4]
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	430a      	orrs	r2, r1
 800fe42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800fe44:	687b      	ldr	r3, [r7, #4]
 800fe46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe48:	f003 0302 	and.w	r3, r3, #2
 800fe4c:	2b00      	cmp	r3, #0
 800fe4e:	d00a      	beq.n	800fe66 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800fe50:	687b      	ldr	r3, [r7, #4]
 800fe52:	681b      	ldr	r3, [r3, #0]
 800fe54:	685b      	ldr	r3, [r3, #4]
 800fe56:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	681b      	ldr	r3, [r3, #0]
 800fe62:	430a      	orrs	r2, r1
 800fe64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800fe66:	687b      	ldr	r3, [r7, #4]
 800fe68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe6a:	f003 0304 	and.w	r3, r3, #4
 800fe6e:	2b00      	cmp	r3, #0
 800fe70:	d00a      	beq.n	800fe88 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800fe72:	687b      	ldr	r3, [r7, #4]
 800fe74:	681b      	ldr	r3, [r3, #0]
 800fe76:	685b      	ldr	r3, [r3, #4]
 800fe78:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800fe7c:	687b      	ldr	r3, [r7, #4]
 800fe7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	430a      	orrs	r2, r1
 800fe86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800fe88:	687b      	ldr	r3, [r7, #4]
 800fe8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fe8c:	f003 0310 	and.w	r3, r3, #16
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d00a      	beq.n	800feaa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	681b      	ldr	r3, [r3, #0]
 800fe98:	689b      	ldr	r3, [r3, #8]
 800fe9a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800fe9e:	687b      	ldr	r3, [r7, #4]
 800fea0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800fea2:	687b      	ldr	r3, [r7, #4]
 800fea4:	681b      	ldr	r3, [r3, #0]
 800fea6:	430a      	orrs	r2, r1
 800fea8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800feaa:	687b      	ldr	r3, [r7, #4]
 800feac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800feae:	f003 0320 	and.w	r3, r3, #32
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d00a      	beq.n	800fecc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	689b      	ldr	r3, [r3, #8]
 800febc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800fec4:	687b      	ldr	r3, [r7, #4]
 800fec6:	681b      	ldr	r3, [r3, #0]
 800fec8:	430a      	orrs	r2, r1
 800feca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800fecc:	687b      	ldr	r3, [r7, #4]
 800fece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fed0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d01a      	beq.n	800ff0e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800fed8:	687b      	ldr	r3, [r7, #4]
 800feda:	681b      	ldr	r3, [r3, #0]
 800fedc:	685b      	ldr	r3, [r3, #4]
 800fede:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800fee2:	687b      	ldr	r3, [r7, #4]
 800fee4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800fee6:	687b      	ldr	r3, [r7, #4]
 800fee8:	681b      	ldr	r3, [r3, #0]
 800feea:	430a      	orrs	r2, r1
 800feec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fef2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800fef6:	d10a      	bne.n	800ff0e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800fef8:	687b      	ldr	r3, [r7, #4]
 800fefa:	681b      	ldr	r3, [r3, #0]
 800fefc:	685b      	ldr	r3, [r3, #4]
 800fefe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800ff02:	687b      	ldr	r3, [r7, #4]
 800ff04:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800ff06:	687b      	ldr	r3, [r7, #4]
 800ff08:	681b      	ldr	r3, [r3, #0]
 800ff0a:	430a      	orrs	r2, r1
 800ff0c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ff12:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ff16:	2b00      	cmp	r3, #0
 800ff18:	d00a      	beq.n	800ff30 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	681b      	ldr	r3, [r3, #0]
 800ff1e:	685b      	ldr	r3, [r3, #4]
 800ff20:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ff24:	687b      	ldr	r3, [r7, #4]
 800ff26:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	681b      	ldr	r3, [r3, #0]
 800ff2c:	430a      	orrs	r2, r1
 800ff2e:	605a      	str	r2, [r3, #4]
  }
}
 800ff30:	bf00      	nop
 800ff32:	370c      	adds	r7, #12
 800ff34:	46bd      	mov	sp, r7
 800ff36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff3a:	4770      	bx	lr

0800ff3c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800ff3c:	b580      	push	{r7, lr}
 800ff3e:	b098      	sub	sp, #96	@ 0x60
 800ff40:	af02      	add	r7, sp, #8
 800ff42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ff44:	687b      	ldr	r3, [r7, #4]
 800ff46:	2200      	movs	r2, #0
 800ff48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ff4c:	f7fa fbfc 	bl	800a748 <HAL_GetTick>
 800ff50:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ff52:	687b      	ldr	r3, [r7, #4]
 800ff54:	681b      	ldr	r3, [r3, #0]
 800ff56:	681b      	ldr	r3, [r3, #0]
 800ff58:	f003 0308 	and.w	r3, r3, #8
 800ff5c:	2b08      	cmp	r3, #8
 800ff5e:	d12f      	bne.n	800ffc0 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ff60:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ff64:	9300      	str	r3, [sp, #0]
 800ff66:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ff68:	2200      	movs	r2, #0
 800ff6a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800ff6e:	6878      	ldr	r0, [r7, #4]
 800ff70:	f000 f88e 	bl	8010090 <UART_WaitOnFlagUntilTimeout>
 800ff74:	4603      	mov	r3, r0
 800ff76:	2b00      	cmp	r3, #0
 800ff78:	d022      	beq.n	800ffc0 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ff80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ff82:	e853 3f00 	ldrex	r3, [r3]
 800ff86:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ff88:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ff8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800ff8e:	653b      	str	r3, [r7, #80]	@ 0x50
 800ff90:	687b      	ldr	r3, [r7, #4]
 800ff92:	681b      	ldr	r3, [r3, #0]
 800ff94:	461a      	mov	r2, r3
 800ff96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ff98:	647b      	str	r3, [r7, #68]	@ 0x44
 800ff9a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ff9c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ff9e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ffa0:	e841 2300 	strex	r3, r2, [r1]
 800ffa4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ffa6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ffa8:	2b00      	cmp	r3, #0
 800ffaa:	d1e6      	bne.n	800ff7a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800ffac:	687b      	ldr	r3, [r7, #4]
 800ffae:	2220      	movs	r2, #32
 800ffb0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800ffb4:	687b      	ldr	r3, [r7, #4]
 800ffb6:	2200      	movs	r2, #0
 800ffb8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800ffbc:	2303      	movs	r3, #3
 800ffbe:	e063      	b.n	8010088 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800ffc0:	687b      	ldr	r3, [r7, #4]
 800ffc2:	681b      	ldr	r3, [r3, #0]
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	f003 0304 	and.w	r3, r3, #4
 800ffca:	2b04      	cmp	r3, #4
 800ffcc:	d149      	bne.n	8010062 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800ffce:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800ffd2:	9300      	str	r3, [sp, #0]
 800ffd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ffd6:	2200      	movs	r2, #0
 800ffd8:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800ffdc:	6878      	ldr	r0, [r7, #4]
 800ffde:	f000 f857 	bl	8010090 <UART_WaitOnFlagUntilTimeout>
 800ffe2:	4603      	mov	r3, r0
 800ffe4:	2b00      	cmp	r3, #0
 800ffe6:	d03c      	beq.n	8010062 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	681b      	ldr	r3, [r3, #0]
 800ffec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ffee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fff0:	e853 3f00 	ldrex	r3, [r3]
 800fff4:	623b      	str	r3, [r7, #32]
   return(result);
 800fff6:	6a3b      	ldr	r3, [r7, #32]
 800fff8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800fffc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fffe:	687b      	ldr	r3, [r7, #4]
 8010000:	681b      	ldr	r3, [r3, #0]
 8010002:	461a      	mov	r2, r3
 8010004:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010006:	633b      	str	r3, [r7, #48]	@ 0x30
 8010008:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801000a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801000c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801000e:	e841 2300 	strex	r3, r2, [r1]
 8010012:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8010014:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010016:	2b00      	cmp	r3, #0
 8010018:	d1e6      	bne.n	800ffe8 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	681b      	ldr	r3, [r3, #0]
 801001e:	3308      	adds	r3, #8
 8010020:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010022:	693b      	ldr	r3, [r7, #16]
 8010024:	e853 3f00 	ldrex	r3, [r3]
 8010028:	60fb      	str	r3, [r7, #12]
   return(result);
 801002a:	68fb      	ldr	r3, [r7, #12]
 801002c:	f023 0301 	bic.w	r3, r3, #1
 8010030:	64bb      	str	r3, [r7, #72]	@ 0x48
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	3308      	adds	r3, #8
 8010038:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801003a:	61fa      	str	r2, [r7, #28]
 801003c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 801003e:	69b9      	ldr	r1, [r7, #24]
 8010040:	69fa      	ldr	r2, [r7, #28]
 8010042:	e841 2300 	strex	r3, r2, [r1]
 8010046:	617b      	str	r3, [r7, #20]
   return(result);
 8010048:	697b      	ldr	r3, [r7, #20]
 801004a:	2b00      	cmp	r3, #0
 801004c:	d1e5      	bne.n	801001a <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	2220      	movs	r2, #32
 8010052:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8010056:	687b      	ldr	r3, [r7, #4]
 8010058:	2200      	movs	r2, #0
 801005a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 801005e:	2303      	movs	r3, #3
 8010060:	e012      	b.n	8010088 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	2220      	movs	r2, #32
 8010066:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 801006a:	687b      	ldr	r3, [r7, #4]
 801006c:	2220      	movs	r2, #32
 801006e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8010072:	687b      	ldr	r3, [r7, #4]
 8010074:	2200      	movs	r2, #0
 8010076:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8010078:	687b      	ldr	r3, [r7, #4]
 801007a:	2200      	movs	r2, #0
 801007c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 801007e:	687b      	ldr	r3, [r7, #4]
 8010080:	2200      	movs	r2, #0
 8010082:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010086:	2300      	movs	r3, #0
}
 8010088:	4618      	mov	r0, r3
 801008a:	3758      	adds	r7, #88	@ 0x58
 801008c:	46bd      	mov	sp, r7
 801008e:	bd80      	pop	{r7, pc}

08010090 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8010090:	b580      	push	{r7, lr}
 8010092:	b084      	sub	sp, #16
 8010094:	af00      	add	r7, sp, #0
 8010096:	60f8      	str	r0, [r7, #12]
 8010098:	60b9      	str	r1, [r7, #8]
 801009a:	603b      	str	r3, [r7, #0]
 801009c:	4613      	mov	r3, r2
 801009e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80100a0:	e04f      	b.n	8010142 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80100a2:	69bb      	ldr	r3, [r7, #24]
 80100a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80100a8:	d04b      	beq.n	8010142 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80100aa:	f7fa fb4d 	bl	800a748 <HAL_GetTick>
 80100ae:	4602      	mov	r2, r0
 80100b0:	683b      	ldr	r3, [r7, #0]
 80100b2:	1ad3      	subs	r3, r2, r3
 80100b4:	69ba      	ldr	r2, [r7, #24]
 80100b6:	429a      	cmp	r2, r3
 80100b8:	d302      	bcc.n	80100c0 <UART_WaitOnFlagUntilTimeout+0x30>
 80100ba:	69bb      	ldr	r3, [r7, #24]
 80100bc:	2b00      	cmp	r3, #0
 80100be:	d101      	bne.n	80100c4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80100c0:	2303      	movs	r3, #3
 80100c2:	e04e      	b.n	8010162 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80100c4:	68fb      	ldr	r3, [r7, #12]
 80100c6:	681b      	ldr	r3, [r3, #0]
 80100c8:	681b      	ldr	r3, [r3, #0]
 80100ca:	f003 0304 	and.w	r3, r3, #4
 80100ce:	2b00      	cmp	r3, #0
 80100d0:	d037      	beq.n	8010142 <UART_WaitOnFlagUntilTimeout+0xb2>
 80100d2:	68bb      	ldr	r3, [r7, #8]
 80100d4:	2b80      	cmp	r3, #128	@ 0x80
 80100d6:	d034      	beq.n	8010142 <UART_WaitOnFlagUntilTimeout+0xb2>
 80100d8:	68bb      	ldr	r3, [r7, #8]
 80100da:	2b40      	cmp	r3, #64	@ 0x40
 80100dc:	d031      	beq.n	8010142 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	681b      	ldr	r3, [r3, #0]
 80100e2:	69db      	ldr	r3, [r3, #28]
 80100e4:	f003 0308 	and.w	r3, r3, #8
 80100e8:	2b08      	cmp	r3, #8
 80100ea:	d110      	bne.n	801010e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80100ec:	68fb      	ldr	r3, [r7, #12]
 80100ee:	681b      	ldr	r3, [r3, #0]
 80100f0:	2208      	movs	r2, #8
 80100f2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80100f4:	68f8      	ldr	r0, [r7, #12]
 80100f6:	f000 f838 	bl	801016a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80100fa:	68fb      	ldr	r3, [r7, #12]
 80100fc:	2208      	movs	r2, #8
 80100fe:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010102:	68fb      	ldr	r3, [r7, #12]
 8010104:	2200      	movs	r2, #0
 8010106:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 801010a:	2301      	movs	r3, #1
 801010c:	e029      	b.n	8010162 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 801010e:	68fb      	ldr	r3, [r7, #12]
 8010110:	681b      	ldr	r3, [r3, #0]
 8010112:	69db      	ldr	r3, [r3, #28]
 8010114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8010118:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 801011c:	d111      	bne.n	8010142 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 801011e:	68fb      	ldr	r3, [r7, #12]
 8010120:	681b      	ldr	r3, [r3, #0]
 8010122:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8010126:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8010128:	68f8      	ldr	r0, [r7, #12]
 801012a:	f000 f81e 	bl	801016a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 801012e:	68fb      	ldr	r3, [r7, #12]
 8010130:	2220      	movs	r2, #32
 8010132:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8010136:	68fb      	ldr	r3, [r7, #12]
 8010138:	2200      	movs	r2, #0
 801013a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 801013e:	2303      	movs	r3, #3
 8010140:	e00f      	b.n	8010162 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8010142:	68fb      	ldr	r3, [r7, #12]
 8010144:	681b      	ldr	r3, [r3, #0]
 8010146:	69da      	ldr	r2, [r3, #28]
 8010148:	68bb      	ldr	r3, [r7, #8]
 801014a:	4013      	ands	r3, r2
 801014c:	68ba      	ldr	r2, [r7, #8]
 801014e:	429a      	cmp	r2, r3
 8010150:	bf0c      	ite	eq
 8010152:	2301      	moveq	r3, #1
 8010154:	2300      	movne	r3, #0
 8010156:	b2db      	uxtb	r3, r3
 8010158:	461a      	mov	r2, r3
 801015a:	79fb      	ldrb	r3, [r7, #7]
 801015c:	429a      	cmp	r2, r3
 801015e:	d0a0      	beq.n	80100a2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8010160:	2300      	movs	r3, #0
}
 8010162:	4618      	mov	r0, r3
 8010164:	3710      	adds	r7, #16
 8010166:	46bd      	mov	sp, r7
 8010168:	bd80      	pop	{r7, pc}

0801016a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 801016a:	b480      	push	{r7}
 801016c:	b095      	sub	sp, #84	@ 0x54
 801016e:	af00      	add	r7, sp, #0
 8010170:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8010172:	687b      	ldr	r3, [r7, #4]
 8010174:	681b      	ldr	r3, [r3, #0]
 8010176:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8010178:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801017a:	e853 3f00 	ldrex	r3, [r3]
 801017e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8010180:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010182:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8010186:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	681b      	ldr	r3, [r3, #0]
 801018c:	461a      	mov	r2, r3
 801018e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010190:	643b      	str	r3, [r7, #64]	@ 0x40
 8010192:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010194:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8010196:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8010198:	e841 2300 	strex	r3, r2, [r1]
 801019c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 801019e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d1e6      	bne.n	8010172 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80101a4:	687b      	ldr	r3, [r7, #4]
 80101a6:	681b      	ldr	r3, [r3, #0]
 80101a8:	3308      	adds	r3, #8
 80101aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101ac:	6a3b      	ldr	r3, [r7, #32]
 80101ae:	e853 3f00 	ldrex	r3, [r3]
 80101b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80101b4:	69fb      	ldr	r3, [r7, #28]
 80101b6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80101ba:	f023 0301 	bic.w	r3, r3, #1
 80101be:	64bb      	str	r3, [r7, #72]	@ 0x48
 80101c0:	687b      	ldr	r3, [r7, #4]
 80101c2:	681b      	ldr	r3, [r3, #0]
 80101c4:	3308      	adds	r3, #8
 80101c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80101c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80101ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80101cc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80101ce:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80101d0:	e841 2300 	strex	r3, r2, [r1]
 80101d4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80101d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d1e3      	bne.n	80101a4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80101e0:	2b01      	cmp	r3, #1
 80101e2:	d118      	bne.n	8010216 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80101e4:	687b      	ldr	r3, [r7, #4]
 80101e6:	681b      	ldr	r3, [r3, #0]
 80101e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80101ea:	68fb      	ldr	r3, [r7, #12]
 80101ec:	e853 3f00 	ldrex	r3, [r3]
 80101f0:	60bb      	str	r3, [r7, #8]
   return(result);
 80101f2:	68bb      	ldr	r3, [r7, #8]
 80101f4:	f023 0310 	bic.w	r3, r3, #16
 80101f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80101fa:	687b      	ldr	r3, [r7, #4]
 80101fc:	681b      	ldr	r3, [r3, #0]
 80101fe:	461a      	mov	r2, r3
 8010200:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010202:	61bb      	str	r3, [r7, #24]
 8010204:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8010206:	6979      	ldr	r1, [r7, #20]
 8010208:	69ba      	ldr	r2, [r7, #24]
 801020a:	e841 2300 	strex	r3, r2, [r1]
 801020e:	613b      	str	r3, [r7, #16]
   return(result);
 8010210:	693b      	ldr	r3, [r7, #16]
 8010212:	2b00      	cmp	r3, #0
 8010214:	d1e6      	bne.n	80101e4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8010216:	687b      	ldr	r3, [r7, #4]
 8010218:	2220      	movs	r2, #32
 801021a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 801021e:	687b      	ldr	r3, [r7, #4]
 8010220:	2200      	movs	r2, #0
 8010222:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	2200      	movs	r2, #0
 8010228:	675a      	str	r2, [r3, #116]	@ 0x74
}
 801022a:	bf00      	nop
 801022c:	3754      	adds	r7, #84	@ 0x54
 801022e:	46bd      	mov	sp, r7
 8010230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010234:	4770      	bx	lr

08010236 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8010236:	b480      	push	{r7}
 8010238:	b085      	sub	sp, #20
 801023a:	af00      	add	r7, sp, #0
 801023c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010244:	2b01      	cmp	r3, #1
 8010246:	d101      	bne.n	801024c <HAL_UARTEx_DisableFifoMode+0x16>
 8010248:	2302      	movs	r3, #2
 801024a:	e027      	b.n	801029c <HAL_UARTEx_DisableFifoMode+0x66>
 801024c:	687b      	ldr	r3, [r7, #4]
 801024e:	2201      	movs	r2, #1
 8010250:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010254:	687b      	ldr	r3, [r7, #4]
 8010256:	2224      	movs	r2, #36	@ 0x24
 8010258:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801025c:	687b      	ldr	r3, [r7, #4]
 801025e:	681b      	ldr	r3, [r3, #0]
 8010260:	681b      	ldr	r3, [r3, #0]
 8010262:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010264:	687b      	ldr	r3, [r7, #4]
 8010266:	681b      	ldr	r3, [r3, #0]
 8010268:	681a      	ldr	r2, [r3, #0]
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	681b      	ldr	r3, [r3, #0]
 801026e:	f022 0201 	bic.w	r2, r2, #1
 8010272:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 801027a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	2200      	movs	r2, #0
 8010280:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	681b      	ldr	r3, [r3, #0]
 8010286:	68fa      	ldr	r2, [r7, #12]
 8010288:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	2220      	movs	r2, #32
 801028e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010292:	687b      	ldr	r3, [r7, #4]
 8010294:	2200      	movs	r2, #0
 8010296:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801029a:	2300      	movs	r3, #0
}
 801029c:	4618      	mov	r0, r3
 801029e:	3714      	adds	r7, #20
 80102a0:	46bd      	mov	sp, r7
 80102a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80102a6:	4770      	bx	lr

080102a8 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80102a8:	b580      	push	{r7, lr}
 80102aa:	b084      	sub	sp, #16
 80102ac:	af00      	add	r7, sp, #0
 80102ae:	6078      	str	r0, [r7, #4]
 80102b0:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80102b2:	687b      	ldr	r3, [r7, #4]
 80102b4:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80102b8:	2b01      	cmp	r3, #1
 80102ba:	d101      	bne.n	80102c0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80102bc:	2302      	movs	r3, #2
 80102be:	e02d      	b.n	801031c <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80102c0:	687b      	ldr	r3, [r7, #4]
 80102c2:	2201      	movs	r2, #1
 80102c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80102c8:	687b      	ldr	r3, [r7, #4]
 80102ca:	2224      	movs	r2, #36	@ 0x24
 80102cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80102d0:	687b      	ldr	r3, [r7, #4]
 80102d2:	681b      	ldr	r3, [r3, #0]
 80102d4:	681b      	ldr	r3, [r3, #0]
 80102d6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80102d8:	687b      	ldr	r3, [r7, #4]
 80102da:	681b      	ldr	r3, [r3, #0]
 80102dc:	681a      	ldr	r2, [r3, #0]
 80102de:	687b      	ldr	r3, [r7, #4]
 80102e0:	681b      	ldr	r3, [r3, #0]
 80102e2:	f022 0201 	bic.w	r2, r2, #1
 80102e6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	681b      	ldr	r3, [r3, #0]
 80102ec:	689b      	ldr	r3, [r3, #8]
 80102ee:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80102f2:	687b      	ldr	r3, [r7, #4]
 80102f4:	681b      	ldr	r3, [r3, #0]
 80102f6:	683a      	ldr	r2, [r7, #0]
 80102f8:	430a      	orrs	r2, r1
 80102fa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80102fc:	6878      	ldr	r0, [r7, #4]
 80102fe:	f000 f84f 	bl	80103a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8010302:	687b      	ldr	r3, [r7, #4]
 8010304:	681b      	ldr	r3, [r3, #0]
 8010306:	68fa      	ldr	r2, [r7, #12]
 8010308:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	2220      	movs	r2, #32
 801030e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8010312:	687b      	ldr	r3, [r7, #4]
 8010314:	2200      	movs	r2, #0
 8010316:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 801031a:	2300      	movs	r3, #0
}
 801031c:	4618      	mov	r0, r3
 801031e:	3710      	adds	r7, #16
 8010320:	46bd      	mov	sp, r7
 8010322:	bd80      	pop	{r7, pc}

08010324 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8010324:	b580      	push	{r7, lr}
 8010326:	b084      	sub	sp, #16
 8010328:	af00      	add	r7, sp, #0
 801032a:	6078      	str	r0, [r7, #4]
 801032c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 801032e:	687b      	ldr	r3, [r7, #4]
 8010330:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8010334:	2b01      	cmp	r3, #1
 8010336:	d101      	bne.n	801033c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8010338:	2302      	movs	r3, #2
 801033a:	e02d      	b.n	8010398 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 801033c:	687b      	ldr	r3, [r7, #4]
 801033e:	2201      	movs	r2, #1
 8010340:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	2224      	movs	r2, #36	@ 0x24
 8010348:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	681b      	ldr	r3, [r3, #0]
 8010350:	681b      	ldr	r3, [r3, #0]
 8010352:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	681b      	ldr	r3, [r3, #0]
 8010358:	681a      	ldr	r2, [r3, #0]
 801035a:	687b      	ldr	r3, [r7, #4]
 801035c:	681b      	ldr	r3, [r3, #0]
 801035e:	f022 0201 	bic.w	r2, r2, #1
 8010362:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8010364:	687b      	ldr	r3, [r7, #4]
 8010366:	681b      	ldr	r3, [r3, #0]
 8010368:	689b      	ldr	r3, [r3, #8]
 801036a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	683a      	ldr	r2, [r7, #0]
 8010374:	430a      	orrs	r2, r1
 8010376:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8010378:	6878      	ldr	r0, [r7, #4]
 801037a:	f000 f811 	bl	80103a0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	681b      	ldr	r3, [r3, #0]
 8010382:	68fa      	ldr	r2, [r7, #12]
 8010384:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	2220      	movs	r2, #32
 801038a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	2200      	movs	r2, #0
 8010392:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8010396:	2300      	movs	r3, #0
}
 8010398:	4618      	mov	r0, r3
 801039a:	3710      	adds	r7, #16
 801039c:	46bd      	mov	sp, r7
 801039e:	bd80      	pop	{r7, pc}

080103a0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80103a0:	b480      	push	{r7}
 80103a2:	b085      	sub	sp, #20
 80103a4:	af00      	add	r7, sp, #0
 80103a6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80103a8:	687b      	ldr	r3, [r7, #4]
 80103aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80103ac:	2b00      	cmp	r3, #0
 80103ae:	d108      	bne.n	80103c2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80103b0:	687b      	ldr	r3, [r7, #4]
 80103b2:	2201      	movs	r2, #1
 80103b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80103b8:	687b      	ldr	r3, [r7, #4]
 80103ba:	2201      	movs	r2, #1
 80103bc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80103c0:	e031      	b.n	8010426 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80103c2:	2308      	movs	r3, #8
 80103c4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80103c6:	2308      	movs	r3, #8
 80103c8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80103ca:	687b      	ldr	r3, [r7, #4]
 80103cc:	681b      	ldr	r3, [r3, #0]
 80103ce:	689b      	ldr	r3, [r3, #8]
 80103d0:	0e5b      	lsrs	r3, r3, #25
 80103d2:	b2db      	uxtb	r3, r3
 80103d4:	f003 0307 	and.w	r3, r3, #7
 80103d8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80103da:	687b      	ldr	r3, [r7, #4]
 80103dc:	681b      	ldr	r3, [r3, #0]
 80103de:	689b      	ldr	r3, [r3, #8]
 80103e0:	0f5b      	lsrs	r3, r3, #29
 80103e2:	b2db      	uxtb	r3, r3
 80103e4:	f003 0307 	and.w	r3, r3, #7
 80103e8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80103ea:	7bbb      	ldrb	r3, [r7, #14]
 80103ec:	7b3a      	ldrb	r2, [r7, #12]
 80103ee:	4911      	ldr	r1, [pc, #68]	@ (8010434 <UARTEx_SetNbDataToProcess+0x94>)
 80103f0:	5c8a      	ldrb	r2, [r1, r2]
 80103f2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80103f6:	7b3a      	ldrb	r2, [r7, #12]
 80103f8:	490f      	ldr	r1, [pc, #60]	@ (8010438 <UARTEx_SetNbDataToProcess+0x98>)
 80103fa:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80103fc:	fb93 f3f2 	sdiv	r3, r3, r2
 8010400:	b29a      	uxth	r2, r3
 8010402:	687b      	ldr	r3, [r7, #4]
 8010404:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8010408:	7bfb      	ldrb	r3, [r7, #15]
 801040a:	7b7a      	ldrb	r2, [r7, #13]
 801040c:	4909      	ldr	r1, [pc, #36]	@ (8010434 <UARTEx_SetNbDataToProcess+0x94>)
 801040e:	5c8a      	ldrb	r2, [r1, r2]
 8010410:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8010414:	7b7a      	ldrb	r2, [r7, #13]
 8010416:	4908      	ldr	r1, [pc, #32]	@ (8010438 <UARTEx_SetNbDataToProcess+0x98>)
 8010418:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 801041a:	fb93 f3f2 	sdiv	r3, r3, r2
 801041e:	b29a      	uxth	r2, r3
 8010420:	687b      	ldr	r3, [r7, #4]
 8010422:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8010426:	bf00      	nop
 8010428:	3714      	adds	r7, #20
 801042a:	46bd      	mov	sp, r7
 801042c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010430:	4770      	bx	lr
 8010432:	bf00      	nop
 8010434:	08016018 	.word	0x08016018
 8010438:	08016020 	.word	0x08016020

0801043c <calloc>:
 801043c:	4b02      	ldr	r3, [pc, #8]	@ (8010448 <calloc+0xc>)
 801043e:	460a      	mov	r2, r1
 8010440:	4601      	mov	r1, r0
 8010442:	6818      	ldr	r0, [r3, #0]
 8010444:	f000 b802 	b.w	801044c <_calloc_r>
 8010448:	200001c8 	.word	0x200001c8

0801044c <_calloc_r>:
 801044c:	b570      	push	{r4, r5, r6, lr}
 801044e:	fba1 5402 	umull	r5, r4, r1, r2
 8010452:	b934      	cbnz	r4, 8010462 <_calloc_r+0x16>
 8010454:	4629      	mov	r1, r5
 8010456:	f000 fb1b 	bl	8010a90 <_malloc_r>
 801045a:	4606      	mov	r6, r0
 801045c:	b928      	cbnz	r0, 801046a <_calloc_r+0x1e>
 801045e:	4630      	mov	r0, r6
 8010460:	bd70      	pop	{r4, r5, r6, pc}
 8010462:	220c      	movs	r2, #12
 8010464:	6002      	str	r2, [r0, #0]
 8010466:	2600      	movs	r6, #0
 8010468:	e7f9      	b.n	801045e <_calloc_r+0x12>
 801046a:	462a      	mov	r2, r5
 801046c:	4621      	mov	r1, r4
 801046e:	f001 ff17 	bl	80122a0 <memset>
 8010472:	e7f4      	b.n	801045e <_calloc_r+0x12>

08010474 <exit>:
 8010474:	b508      	push	{r3, lr}
 8010476:	4b06      	ldr	r3, [pc, #24]	@ (8010490 <exit+0x1c>)
 8010478:	4604      	mov	r4, r0
 801047a:	b113      	cbz	r3, 8010482 <exit+0xe>
 801047c:	2100      	movs	r1, #0
 801047e:	f3af 8000 	nop.w
 8010482:	4b04      	ldr	r3, [pc, #16]	@ (8010494 <exit+0x20>)
 8010484:	681b      	ldr	r3, [r3, #0]
 8010486:	b103      	cbz	r3, 801048a <exit+0x16>
 8010488:	4798      	blx	r3
 801048a:	4620      	mov	r0, r4
 801048c:	f7f9 fe98 	bl	800a1c0 <_exit>
 8010490:	00000000 	.word	0x00000000
 8010494:	20000c54 	.word	0x20000c54

08010498 <__cvt>:
 8010498:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801049c:	ec57 6b10 	vmov	r6, r7, d0
 80104a0:	2f00      	cmp	r7, #0
 80104a2:	460c      	mov	r4, r1
 80104a4:	4619      	mov	r1, r3
 80104a6:	463b      	mov	r3, r7
 80104a8:	bfbb      	ittet	lt
 80104aa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80104ae:	461f      	movlt	r7, r3
 80104b0:	2300      	movge	r3, #0
 80104b2:	232d      	movlt	r3, #45	@ 0x2d
 80104b4:	700b      	strb	r3, [r1, #0]
 80104b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80104b8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80104bc:	4691      	mov	r9, r2
 80104be:	f023 0820 	bic.w	r8, r3, #32
 80104c2:	bfbc      	itt	lt
 80104c4:	4632      	movlt	r2, r6
 80104c6:	4616      	movlt	r6, r2
 80104c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80104cc:	d005      	beq.n	80104da <__cvt+0x42>
 80104ce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80104d2:	d100      	bne.n	80104d6 <__cvt+0x3e>
 80104d4:	3401      	adds	r4, #1
 80104d6:	2102      	movs	r1, #2
 80104d8:	e000      	b.n	80104dc <__cvt+0x44>
 80104da:	2103      	movs	r1, #3
 80104dc:	ab03      	add	r3, sp, #12
 80104de:	9301      	str	r3, [sp, #4]
 80104e0:	ab02      	add	r3, sp, #8
 80104e2:	9300      	str	r3, [sp, #0]
 80104e4:	ec47 6b10 	vmov	d0, r6, r7
 80104e8:	4653      	mov	r3, sl
 80104ea:	4622      	mov	r2, r4
 80104ec:	f001 ffdc 	bl	80124a8 <_dtoa_r>
 80104f0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80104f4:	4605      	mov	r5, r0
 80104f6:	d119      	bne.n	801052c <__cvt+0x94>
 80104f8:	f019 0f01 	tst.w	r9, #1
 80104fc:	d00e      	beq.n	801051c <__cvt+0x84>
 80104fe:	eb00 0904 	add.w	r9, r0, r4
 8010502:	2200      	movs	r2, #0
 8010504:	2300      	movs	r3, #0
 8010506:	4630      	mov	r0, r6
 8010508:	4639      	mov	r1, r7
 801050a:	f7f0 fae5 	bl	8000ad8 <__aeabi_dcmpeq>
 801050e:	b108      	cbz	r0, 8010514 <__cvt+0x7c>
 8010510:	f8cd 900c 	str.w	r9, [sp, #12]
 8010514:	2230      	movs	r2, #48	@ 0x30
 8010516:	9b03      	ldr	r3, [sp, #12]
 8010518:	454b      	cmp	r3, r9
 801051a:	d31e      	bcc.n	801055a <__cvt+0xc2>
 801051c:	9b03      	ldr	r3, [sp, #12]
 801051e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010520:	1b5b      	subs	r3, r3, r5
 8010522:	4628      	mov	r0, r5
 8010524:	6013      	str	r3, [r2, #0]
 8010526:	b004      	add	sp, #16
 8010528:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801052c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8010530:	eb00 0904 	add.w	r9, r0, r4
 8010534:	d1e5      	bne.n	8010502 <__cvt+0x6a>
 8010536:	7803      	ldrb	r3, [r0, #0]
 8010538:	2b30      	cmp	r3, #48	@ 0x30
 801053a:	d10a      	bne.n	8010552 <__cvt+0xba>
 801053c:	2200      	movs	r2, #0
 801053e:	2300      	movs	r3, #0
 8010540:	4630      	mov	r0, r6
 8010542:	4639      	mov	r1, r7
 8010544:	f7f0 fac8 	bl	8000ad8 <__aeabi_dcmpeq>
 8010548:	b918      	cbnz	r0, 8010552 <__cvt+0xba>
 801054a:	f1c4 0401 	rsb	r4, r4, #1
 801054e:	f8ca 4000 	str.w	r4, [sl]
 8010552:	f8da 3000 	ldr.w	r3, [sl]
 8010556:	4499      	add	r9, r3
 8010558:	e7d3      	b.n	8010502 <__cvt+0x6a>
 801055a:	1c59      	adds	r1, r3, #1
 801055c:	9103      	str	r1, [sp, #12]
 801055e:	701a      	strb	r2, [r3, #0]
 8010560:	e7d9      	b.n	8010516 <__cvt+0x7e>

08010562 <__exponent>:
 8010562:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010564:	2900      	cmp	r1, #0
 8010566:	bfba      	itte	lt
 8010568:	4249      	neglt	r1, r1
 801056a:	232d      	movlt	r3, #45	@ 0x2d
 801056c:	232b      	movge	r3, #43	@ 0x2b
 801056e:	2909      	cmp	r1, #9
 8010570:	7002      	strb	r2, [r0, #0]
 8010572:	7043      	strb	r3, [r0, #1]
 8010574:	dd29      	ble.n	80105ca <__exponent+0x68>
 8010576:	f10d 0307 	add.w	r3, sp, #7
 801057a:	461d      	mov	r5, r3
 801057c:	270a      	movs	r7, #10
 801057e:	461a      	mov	r2, r3
 8010580:	fbb1 f6f7 	udiv	r6, r1, r7
 8010584:	fb07 1416 	mls	r4, r7, r6, r1
 8010588:	3430      	adds	r4, #48	@ 0x30
 801058a:	f802 4c01 	strb.w	r4, [r2, #-1]
 801058e:	460c      	mov	r4, r1
 8010590:	2c63      	cmp	r4, #99	@ 0x63
 8010592:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8010596:	4631      	mov	r1, r6
 8010598:	dcf1      	bgt.n	801057e <__exponent+0x1c>
 801059a:	3130      	adds	r1, #48	@ 0x30
 801059c:	1e94      	subs	r4, r2, #2
 801059e:	f803 1c01 	strb.w	r1, [r3, #-1]
 80105a2:	1c41      	adds	r1, r0, #1
 80105a4:	4623      	mov	r3, r4
 80105a6:	42ab      	cmp	r3, r5
 80105a8:	d30a      	bcc.n	80105c0 <__exponent+0x5e>
 80105aa:	f10d 0309 	add.w	r3, sp, #9
 80105ae:	1a9b      	subs	r3, r3, r2
 80105b0:	42ac      	cmp	r4, r5
 80105b2:	bf88      	it	hi
 80105b4:	2300      	movhi	r3, #0
 80105b6:	3302      	adds	r3, #2
 80105b8:	4403      	add	r3, r0
 80105ba:	1a18      	subs	r0, r3, r0
 80105bc:	b003      	add	sp, #12
 80105be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80105c0:	f813 6b01 	ldrb.w	r6, [r3], #1
 80105c4:	f801 6f01 	strb.w	r6, [r1, #1]!
 80105c8:	e7ed      	b.n	80105a6 <__exponent+0x44>
 80105ca:	2330      	movs	r3, #48	@ 0x30
 80105cc:	3130      	adds	r1, #48	@ 0x30
 80105ce:	7083      	strb	r3, [r0, #2]
 80105d0:	70c1      	strb	r1, [r0, #3]
 80105d2:	1d03      	adds	r3, r0, #4
 80105d4:	e7f1      	b.n	80105ba <__exponent+0x58>
	...

080105d8 <_printf_float>:
 80105d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80105dc:	b08d      	sub	sp, #52	@ 0x34
 80105de:	460c      	mov	r4, r1
 80105e0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80105e4:	4616      	mov	r6, r2
 80105e6:	461f      	mov	r7, r3
 80105e8:	4605      	mov	r5, r0
 80105ea:	f001 feb1 	bl	8012350 <_localeconv_r>
 80105ee:	6803      	ldr	r3, [r0, #0]
 80105f0:	9304      	str	r3, [sp, #16]
 80105f2:	4618      	mov	r0, r3
 80105f4:	f7ef fe44 	bl	8000280 <strlen>
 80105f8:	2300      	movs	r3, #0
 80105fa:	930a      	str	r3, [sp, #40]	@ 0x28
 80105fc:	f8d8 3000 	ldr.w	r3, [r8]
 8010600:	9005      	str	r0, [sp, #20]
 8010602:	3307      	adds	r3, #7
 8010604:	f023 0307 	bic.w	r3, r3, #7
 8010608:	f103 0208 	add.w	r2, r3, #8
 801060c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8010610:	f8d4 b000 	ldr.w	fp, [r4]
 8010614:	f8c8 2000 	str.w	r2, [r8]
 8010618:	e9d3 8900 	ldrd	r8, r9, [r3]
 801061c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8010620:	9307      	str	r3, [sp, #28]
 8010622:	f8cd 8018 	str.w	r8, [sp, #24]
 8010626:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801062a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801062e:	4b9c      	ldr	r3, [pc, #624]	@ (80108a0 <_printf_float+0x2c8>)
 8010630:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010634:	f7f0 fa82 	bl	8000b3c <__aeabi_dcmpun>
 8010638:	bb70      	cbnz	r0, 8010698 <_printf_float+0xc0>
 801063a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801063e:	4b98      	ldr	r3, [pc, #608]	@ (80108a0 <_printf_float+0x2c8>)
 8010640:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8010644:	f7f0 fa5c 	bl	8000b00 <__aeabi_dcmple>
 8010648:	bb30      	cbnz	r0, 8010698 <_printf_float+0xc0>
 801064a:	2200      	movs	r2, #0
 801064c:	2300      	movs	r3, #0
 801064e:	4640      	mov	r0, r8
 8010650:	4649      	mov	r1, r9
 8010652:	f7f0 fa4b 	bl	8000aec <__aeabi_dcmplt>
 8010656:	b110      	cbz	r0, 801065e <_printf_float+0x86>
 8010658:	232d      	movs	r3, #45	@ 0x2d
 801065a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801065e:	4a91      	ldr	r2, [pc, #580]	@ (80108a4 <_printf_float+0x2cc>)
 8010660:	4b91      	ldr	r3, [pc, #580]	@ (80108a8 <_printf_float+0x2d0>)
 8010662:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8010666:	bf8c      	ite	hi
 8010668:	4690      	movhi	r8, r2
 801066a:	4698      	movls	r8, r3
 801066c:	2303      	movs	r3, #3
 801066e:	6123      	str	r3, [r4, #16]
 8010670:	f02b 0304 	bic.w	r3, fp, #4
 8010674:	6023      	str	r3, [r4, #0]
 8010676:	f04f 0900 	mov.w	r9, #0
 801067a:	9700      	str	r7, [sp, #0]
 801067c:	4633      	mov	r3, r6
 801067e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8010680:	4621      	mov	r1, r4
 8010682:	4628      	mov	r0, r5
 8010684:	f000 fa84 	bl	8010b90 <_printf_common>
 8010688:	3001      	adds	r0, #1
 801068a:	f040 808d 	bne.w	80107a8 <_printf_float+0x1d0>
 801068e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010692:	b00d      	add	sp, #52	@ 0x34
 8010694:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010698:	4642      	mov	r2, r8
 801069a:	464b      	mov	r3, r9
 801069c:	4640      	mov	r0, r8
 801069e:	4649      	mov	r1, r9
 80106a0:	f7f0 fa4c 	bl	8000b3c <__aeabi_dcmpun>
 80106a4:	b140      	cbz	r0, 80106b8 <_printf_float+0xe0>
 80106a6:	464b      	mov	r3, r9
 80106a8:	2b00      	cmp	r3, #0
 80106aa:	bfbc      	itt	lt
 80106ac:	232d      	movlt	r3, #45	@ 0x2d
 80106ae:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80106b2:	4a7e      	ldr	r2, [pc, #504]	@ (80108ac <_printf_float+0x2d4>)
 80106b4:	4b7e      	ldr	r3, [pc, #504]	@ (80108b0 <_printf_float+0x2d8>)
 80106b6:	e7d4      	b.n	8010662 <_printf_float+0x8a>
 80106b8:	6863      	ldr	r3, [r4, #4]
 80106ba:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80106be:	9206      	str	r2, [sp, #24]
 80106c0:	1c5a      	adds	r2, r3, #1
 80106c2:	d13b      	bne.n	801073c <_printf_float+0x164>
 80106c4:	2306      	movs	r3, #6
 80106c6:	6063      	str	r3, [r4, #4]
 80106c8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80106cc:	2300      	movs	r3, #0
 80106ce:	6022      	str	r2, [r4, #0]
 80106d0:	9303      	str	r3, [sp, #12]
 80106d2:	ab0a      	add	r3, sp, #40	@ 0x28
 80106d4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80106d8:	ab09      	add	r3, sp, #36	@ 0x24
 80106da:	9300      	str	r3, [sp, #0]
 80106dc:	6861      	ldr	r1, [r4, #4]
 80106de:	ec49 8b10 	vmov	d0, r8, r9
 80106e2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80106e6:	4628      	mov	r0, r5
 80106e8:	f7ff fed6 	bl	8010498 <__cvt>
 80106ec:	9b06      	ldr	r3, [sp, #24]
 80106ee:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80106f0:	2b47      	cmp	r3, #71	@ 0x47
 80106f2:	4680      	mov	r8, r0
 80106f4:	d129      	bne.n	801074a <_printf_float+0x172>
 80106f6:	1cc8      	adds	r0, r1, #3
 80106f8:	db02      	blt.n	8010700 <_printf_float+0x128>
 80106fa:	6863      	ldr	r3, [r4, #4]
 80106fc:	4299      	cmp	r1, r3
 80106fe:	dd41      	ble.n	8010784 <_printf_float+0x1ac>
 8010700:	f1aa 0a02 	sub.w	sl, sl, #2
 8010704:	fa5f fa8a 	uxtb.w	sl, sl
 8010708:	3901      	subs	r1, #1
 801070a:	4652      	mov	r2, sl
 801070c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8010710:	9109      	str	r1, [sp, #36]	@ 0x24
 8010712:	f7ff ff26 	bl	8010562 <__exponent>
 8010716:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8010718:	1813      	adds	r3, r2, r0
 801071a:	2a01      	cmp	r2, #1
 801071c:	4681      	mov	r9, r0
 801071e:	6123      	str	r3, [r4, #16]
 8010720:	dc02      	bgt.n	8010728 <_printf_float+0x150>
 8010722:	6822      	ldr	r2, [r4, #0]
 8010724:	07d2      	lsls	r2, r2, #31
 8010726:	d501      	bpl.n	801072c <_printf_float+0x154>
 8010728:	3301      	adds	r3, #1
 801072a:	6123      	str	r3, [r4, #16]
 801072c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8010730:	2b00      	cmp	r3, #0
 8010732:	d0a2      	beq.n	801067a <_printf_float+0xa2>
 8010734:	232d      	movs	r3, #45	@ 0x2d
 8010736:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801073a:	e79e      	b.n	801067a <_printf_float+0xa2>
 801073c:	9a06      	ldr	r2, [sp, #24]
 801073e:	2a47      	cmp	r2, #71	@ 0x47
 8010740:	d1c2      	bne.n	80106c8 <_printf_float+0xf0>
 8010742:	2b00      	cmp	r3, #0
 8010744:	d1c0      	bne.n	80106c8 <_printf_float+0xf0>
 8010746:	2301      	movs	r3, #1
 8010748:	e7bd      	b.n	80106c6 <_printf_float+0xee>
 801074a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801074e:	d9db      	bls.n	8010708 <_printf_float+0x130>
 8010750:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8010754:	d118      	bne.n	8010788 <_printf_float+0x1b0>
 8010756:	2900      	cmp	r1, #0
 8010758:	6863      	ldr	r3, [r4, #4]
 801075a:	dd0b      	ble.n	8010774 <_printf_float+0x19c>
 801075c:	6121      	str	r1, [r4, #16]
 801075e:	b913      	cbnz	r3, 8010766 <_printf_float+0x18e>
 8010760:	6822      	ldr	r2, [r4, #0]
 8010762:	07d0      	lsls	r0, r2, #31
 8010764:	d502      	bpl.n	801076c <_printf_float+0x194>
 8010766:	3301      	adds	r3, #1
 8010768:	440b      	add	r3, r1
 801076a:	6123      	str	r3, [r4, #16]
 801076c:	65a1      	str	r1, [r4, #88]	@ 0x58
 801076e:	f04f 0900 	mov.w	r9, #0
 8010772:	e7db      	b.n	801072c <_printf_float+0x154>
 8010774:	b913      	cbnz	r3, 801077c <_printf_float+0x1a4>
 8010776:	6822      	ldr	r2, [r4, #0]
 8010778:	07d2      	lsls	r2, r2, #31
 801077a:	d501      	bpl.n	8010780 <_printf_float+0x1a8>
 801077c:	3302      	adds	r3, #2
 801077e:	e7f4      	b.n	801076a <_printf_float+0x192>
 8010780:	2301      	movs	r3, #1
 8010782:	e7f2      	b.n	801076a <_printf_float+0x192>
 8010784:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8010788:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801078a:	4299      	cmp	r1, r3
 801078c:	db05      	blt.n	801079a <_printf_float+0x1c2>
 801078e:	6823      	ldr	r3, [r4, #0]
 8010790:	6121      	str	r1, [r4, #16]
 8010792:	07d8      	lsls	r0, r3, #31
 8010794:	d5ea      	bpl.n	801076c <_printf_float+0x194>
 8010796:	1c4b      	adds	r3, r1, #1
 8010798:	e7e7      	b.n	801076a <_printf_float+0x192>
 801079a:	2900      	cmp	r1, #0
 801079c:	bfd4      	ite	le
 801079e:	f1c1 0202 	rsble	r2, r1, #2
 80107a2:	2201      	movgt	r2, #1
 80107a4:	4413      	add	r3, r2
 80107a6:	e7e0      	b.n	801076a <_printf_float+0x192>
 80107a8:	6823      	ldr	r3, [r4, #0]
 80107aa:	055a      	lsls	r2, r3, #21
 80107ac:	d407      	bmi.n	80107be <_printf_float+0x1e6>
 80107ae:	6923      	ldr	r3, [r4, #16]
 80107b0:	4642      	mov	r2, r8
 80107b2:	4631      	mov	r1, r6
 80107b4:	4628      	mov	r0, r5
 80107b6:	47b8      	blx	r7
 80107b8:	3001      	adds	r0, #1
 80107ba:	d12b      	bne.n	8010814 <_printf_float+0x23c>
 80107bc:	e767      	b.n	801068e <_printf_float+0xb6>
 80107be:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80107c2:	f240 80dd 	bls.w	8010980 <_printf_float+0x3a8>
 80107c6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80107ca:	2200      	movs	r2, #0
 80107cc:	2300      	movs	r3, #0
 80107ce:	f7f0 f983 	bl	8000ad8 <__aeabi_dcmpeq>
 80107d2:	2800      	cmp	r0, #0
 80107d4:	d033      	beq.n	801083e <_printf_float+0x266>
 80107d6:	4a37      	ldr	r2, [pc, #220]	@ (80108b4 <_printf_float+0x2dc>)
 80107d8:	2301      	movs	r3, #1
 80107da:	4631      	mov	r1, r6
 80107dc:	4628      	mov	r0, r5
 80107de:	47b8      	blx	r7
 80107e0:	3001      	adds	r0, #1
 80107e2:	f43f af54 	beq.w	801068e <_printf_float+0xb6>
 80107e6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80107ea:	4543      	cmp	r3, r8
 80107ec:	db02      	blt.n	80107f4 <_printf_float+0x21c>
 80107ee:	6823      	ldr	r3, [r4, #0]
 80107f0:	07d8      	lsls	r0, r3, #31
 80107f2:	d50f      	bpl.n	8010814 <_printf_float+0x23c>
 80107f4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80107f8:	4631      	mov	r1, r6
 80107fa:	4628      	mov	r0, r5
 80107fc:	47b8      	blx	r7
 80107fe:	3001      	adds	r0, #1
 8010800:	f43f af45 	beq.w	801068e <_printf_float+0xb6>
 8010804:	f04f 0900 	mov.w	r9, #0
 8010808:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 801080c:	f104 0a1a 	add.w	sl, r4, #26
 8010810:	45c8      	cmp	r8, r9
 8010812:	dc09      	bgt.n	8010828 <_printf_float+0x250>
 8010814:	6823      	ldr	r3, [r4, #0]
 8010816:	079b      	lsls	r3, r3, #30
 8010818:	f100 8103 	bmi.w	8010a22 <_printf_float+0x44a>
 801081c:	68e0      	ldr	r0, [r4, #12]
 801081e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010820:	4298      	cmp	r0, r3
 8010822:	bfb8      	it	lt
 8010824:	4618      	movlt	r0, r3
 8010826:	e734      	b.n	8010692 <_printf_float+0xba>
 8010828:	2301      	movs	r3, #1
 801082a:	4652      	mov	r2, sl
 801082c:	4631      	mov	r1, r6
 801082e:	4628      	mov	r0, r5
 8010830:	47b8      	blx	r7
 8010832:	3001      	adds	r0, #1
 8010834:	f43f af2b 	beq.w	801068e <_printf_float+0xb6>
 8010838:	f109 0901 	add.w	r9, r9, #1
 801083c:	e7e8      	b.n	8010810 <_printf_float+0x238>
 801083e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010840:	2b00      	cmp	r3, #0
 8010842:	dc39      	bgt.n	80108b8 <_printf_float+0x2e0>
 8010844:	4a1b      	ldr	r2, [pc, #108]	@ (80108b4 <_printf_float+0x2dc>)
 8010846:	2301      	movs	r3, #1
 8010848:	4631      	mov	r1, r6
 801084a:	4628      	mov	r0, r5
 801084c:	47b8      	blx	r7
 801084e:	3001      	adds	r0, #1
 8010850:	f43f af1d 	beq.w	801068e <_printf_float+0xb6>
 8010854:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8010858:	ea59 0303 	orrs.w	r3, r9, r3
 801085c:	d102      	bne.n	8010864 <_printf_float+0x28c>
 801085e:	6823      	ldr	r3, [r4, #0]
 8010860:	07d9      	lsls	r1, r3, #31
 8010862:	d5d7      	bpl.n	8010814 <_printf_float+0x23c>
 8010864:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010868:	4631      	mov	r1, r6
 801086a:	4628      	mov	r0, r5
 801086c:	47b8      	blx	r7
 801086e:	3001      	adds	r0, #1
 8010870:	f43f af0d 	beq.w	801068e <_printf_float+0xb6>
 8010874:	f04f 0a00 	mov.w	sl, #0
 8010878:	f104 0b1a 	add.w	fp, r4, #26
 801087c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801087e:	425b      	negs	r3, r3
 8010880:	4553      	cmp	r3, sl
 8010882:	dc01      	bgt.n	8010888 <_printf_float+0x2b0>
 8010884:	464b      	mov	r3, r9
 8010886:	e793      	b.n	80107b0 <_printf_float+0x1d8>
 8010888:	2301      	movs	r3, #1
 801088a:	465a      	mov	r2, fp
 801088c:	4631      	mov	r1, r6
 801088e:	4628      	mov	r0, r5
 8010890:	47b8      	blx	r7
 8010892:	3001      	adds	r0, #1
 8010894:	f43f aefb 	beq.w	801068e <_printf_float+0xb6>
 8010898:	f10a 0a01 	add.w	sl, sl, #1
 801089c:	e7ee      	b.n	801087c <_printf_float+0x2a4>
 801089e:	bf00      	nop
 80108a0:	7fefffff 	.word	0x7fefffff
 80108a4:	0801602c 	.word	0x0801602c
 80108a8:	08016028 	.word	0x08016028
 80108ac:	08016034 	.word	0x08016034
 80108b0:	08016030 	.word	0x08016030
 80108b4:	08016038 	.word	0x08016038
 80108b8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80108ba:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80108be:	4553      	cmp	r3, sl
 80108c0:	bfa8      	it	ge
 80108c2:	4653      	movge	r3, sl
 80108c4:	2b00      	cmp	r3, #0
 80108c6:	4699      	mov	r9, r3
 80108c8:	dc36      	bgt.n	8010938 <_printf_float+0x360>
 80108ca:	f04f 0b00 	mov.w	fp, #0
 80108ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80108d2:	f104 021a 	add.w	r2, r4, #26
 80108d6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80108d8:	9306      	str	r3, [sp, #24]
 80108da:	eba3 0309 	sub.w	r3, r3, r9
 80108de:	455b      	cmp	r3, fp
 80108e0:	dc31      	bgt.n	8010946 <_printf_float+0x36e>
 80108e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108e4:	459a      	cmp	sl, r3
 80108e6:	dc3a      	bgt.n	801095e <_printf_float+0x386>
 80108e8:	6823      	ldr	r3, [r4, #0]
 80108ea:	07da      	lsls	r2, r3, #31
 80108ec:	d437      	bmi.n	801095e <_printf_float+0x386>
 80108ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80108f0:	ebaa 0903 	sub.w	r9, sl, r3
 80108f4:	9b06      	ldr	r3, [sp, #24]
 80108f6:	ebaa 0303 	sub.w	r3, sl, r3
 80108fa:	4599      	cmp	r9, r3
 80108fc:	bfa8      	it	ge
 80108fe:	4699      	movge	r9, r3
 8010900:	f1b9 0f00 	cmp.w	r9, #0
 8010904:	dc33      	bgt.n	801096e <_printf_float+0x396>
 8010906:	f04f 0800 	mov.w	r8, #0
 801090a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801090e:	f104 0b1a 	add.w	fp, r4, #26
 8010912:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010914:	ebaa 0303 	sub.w	r3, sl, r3
 8010918:	eba3 0309 	sub.w	r3, r3, r9
 801091c:	4543      	cmp	r3, r8
 801091e:	f77f af79 	ble.w	8010814 <_printf_float+0x23c>
 8010922:	2301      	movs	r3, #1
 8010924:	465a      	mov	r2, fp
 8010926:	4631      	mov	r1, r6
 8010928:	4628      	mov	r0, r5
 801092a:	47b8      	blx	r7
 801092c:	3001      	adds	r0, #1
 801092e:	f43f aeae 	beq.w	801068e <_printf_float+0xb6>
 8010932:	f108 0801 	add.w	r8, r8, #1
 8010936:	e7ec      	b.n	8010912 <_printf_float+0x33a>
 8010938:	4642      	mov	r2, r8
 801093a:	4631      	mov	r1, r6
 801093c:	4628      	mov	r0, r5
 801093e:	47b8      	blx	r7
 8010940:	3001      	adds	r0, #1
 8010942:	d1c2      	bne.n	80108ca <_printf_float+0x2f2>
 8010944:	e6a3      	b.n	801068e <_printf_float+0xb6>
 8010946:	2301      	movs	r3, #1
 8010948:	4631      	mov	r1, r6
 801094a:	4628      	mov	r0, r5
 801094c:	9206      	str	r2, [sp, #24]
 801094e:	47b8      	blx	r7
 8010950:	3001      	adds	r0, #1
 8010952:	f43f ae9c 	beq.w	801068e <_printf_float+0xb6>
 8010956:	9a06      	ldr	r2, [sp, #24]
 8010958:	f10b 0b01 	add.w	fp, fp, #1
 801095c:	e7bb      	b.n	80108d6 <_printf_float+0x2fe>
 801095e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010962:	4631      	mov	r1, r6
 8010964:	4628      	mov	r0, r5
 8010966:	47b8      	blx	r7
 8010968:	3001      	adds	r0, #1
 801096a:	d1c0      	bne.n	80108ee <_printf_float+0x316>
 801096c:	e68f      	b.n	801068e <_printf_float+0xb6>
 801096e:	9a06      	ldr	r2, [sp, #24]
 8010970:	464b      	mov	r3, r9
 8010972:	4442      	add	r2, r8
 8010974:	4631      	mov	r1, r6
 8010976:	4628      	mov	r0, r5
 8010978:	47b8      	blx	r7
 801097a:	3001      	adds	r0, #1
 801097c:	d1c3      	bne.n	8010906 <_printf_float+0x32e>
 801097e:	e686      	b.n	801068e <_printf_float+0xb6>
 8010980:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8010984:	f1ba 0f01 	cmp.w	sl, #1
 8010988:	dc01      	bgt.n	801098e <_printf_float+0x3b6>
 801098a:	07db      	lsls	r3, r3, #31
 801098c:	d536      	bpl.n	80109fc <_printf_float+0x424>
 801098e:	2301      	movs	r3, #1
 8010990:	4642      	mov	r2, r8
 8010992:	4631      	mov	r1, r6
 8010994:	4628      	mov	r0, r5
 8010996:	47b8      	blx	r7
 8010998:	3001      	adds	r0, #1
 801099a:	f43f ae78 	beq.w	801068e <_printf_float+0xb6>
 801099e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80109a2:	4631      	mov	r1, r6
 80109a4:	4628      	mov	r0, r5
 80109a6:	47b8      	blx	r7
 80109a8:	3001      	adds	r0, #1
 80109aa:	f43f ae70 	beq.w	801068e <_printf_float+0xb6>
 80109ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80109b2:	2200      	movs	r2, #0
 80109b4:	2300      	movs	r3, #0
 80109b6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 80109ba:	f7f0 f88d 	bl	8000ad8 <__aeabi_dcmpeq>
 80109be:	b9c0      	cbnz	r0, 80109f2 <_printf_float+0x41a>
 80109c0:	4653      	mov	r3, sl
 80109c2:	f108 0201 	add.w	r2, r8, #1
 80109c6:	4631      	mov	r1, r6
 80109c8:	4628      	mov	r0, r5
 80109ca:	47b8      	blx	r7
 80109cc:	3001      	adds	r0, #1
 80109ce:	d10c      	bne.n	80109ea <_printf_float+0x412>
 80109d0:	e65d      	b.n	801068e <_printf_float+0xb6>
 80109d2:	2301      	movs	r3, #1
 80109d4:	465a      	mov	r2, fp
 80109d6:	4631      	mov	r1, r6
 80109d8:	4628      	mov	r0, r5
 80109da:	47b8      	blx	r7
 80109dc:	3001      	adds	r0, #1
 80109de:	f43f ae56 	beq.w	801068e <_printf_float+0xb6>
 80109e2:	f108 0801 	add.w	r8, r8, #1
 80109e6:	45d0      	cmp	r8, sl
 80109e8:	dbf3      	blt.n	80109d2 <_printf_float+0x3fa>
 80109ea:	464b      	mov	r3, r9
 80109ec:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80109f0:	e6df      	b.n	80107b2 <_printf_float+0x1da>
 80109f2:	f04f 0800 	mov.w	r8, #0
 80109f6:	f104 0b1a 	add.w	fp, r4, #26
 80109fa:	e7f4      	b.n	80109e6 <_printf_float+0x40e>
 80109fc:	2301      	movs	r3, #1
 80109fe:	4642      	mov	r2, r8
 8010a00:	e7e1      	b.n	80109c6 <_printf_float+0x3ee>
 8010a02:	2301      	movs	r3, #1
 8010a04:	464a      	mov	r2, r9
 8010a06:	4631      	mov	r1, r6
 8010a08:	4628      	mov	r0, r5
 8010a0a:	47b8      	blx	r7
 8010a0c:	3001      	adds	r0, #1
 8010a0e:	f43f ae3e 	beq.w	801068e <_printf_float+0xb6>
 8010a12:	f108 0801 	add.w	r8, r8, #1
 8010a16:	68e3      	ldr	r3, [r4, #12]
 8010a18:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010a1a:	1a5b      	subs	r3, r3, r1
 8010a1c:	4543      	cmp	r3, r8
 8010a1e:	dcf0      	bgt.n	8010a02 <_printf_float+0x42a>
 8010a20:	e6fc      	b.n	801081c <_printf_float+0x244>
 8010a22:	f04f 0800 	mov.w	r8, #0
 8010a26:	f104 0919 	add.w	r9, r4, #25
 8010a2a:	e7f4      	b.n	8010a16 <_printf_float+0x43e>

08010a2c <malloc>:
 8010a2c:	4b02      	ldr	r3, [pc, #8]	@ (8010a38 <malloc+0xc>)
 8010a2e:	4601      	mov	r1, r0
 8010a30:	6818      	ldr	r0, [r3, #0]
 8010a32:	f000 b82d 	b.w	8010a90 <_malloc_r>
 8010a36:	bf00      	nop
 8010a38:	200001c8 	.word	0x200001c8

08010a3c <free>:
 8010a3c:	4b02      	ldr	r3, [pc, #8]	@ (8010a48 <free+0xc>)
 8010a3e:	4601      	mov	r1, r0
 8010a40:	6818      	ldr	r0, [r3, #0]
 8010a42:	f002 bb01 	b.w	8013048 <_free_r>
 8010a46:	bf00      	nop
 8010a48:	200001c8 	.word	0x200001c8

08010a4c <sbrk_aligned>:
 8010a4c:	b570      	push	{r4, r5, r6, lr}
 8010a4e:	4e0f      	ldr	r6, [pc, #60]	@ (8010a8c <sbrk_aligned+0x40>)
 8010a50:	460c      	mov	r4, r1
 8010a52:	6831      	ldr	r1, [r6, #0]
 8010a54:	4605      	mov	r5, r0
 8010a56:	b911      	cbnz	r1, 8010a5e <sbrk_aligned+0x12>
 8010a58:	f001 fc3c 	bl	80122d4 <_sbrk_r>
 8010a5c:	6030      	str	r0, [r6, #0]
 8010a5e:	4621      	mov	r1, r4
 8010a60:	4628      	mov	r0, r5
 8010a62:	f001 fc37 	bl	80122d4 <_sbrk_r>
 8010a66:	1c43      	adds	r3, r0, #1
 8010a68:	d103      	bne.n	8010a72 <sbrk_aligned+0x26>
 8010a6a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8010a6e:	4620      	mov	r0, r4
 8010a70:	bd70      	pop	{r4, r5, r6, pc}
 8010a72:	1cc4      	adds	r4, r0, #3
 8010a74:	f024 0403 	bic.w	r4, r4, #3
 8010a78:	42a0      	cmp	r0, r4
 8010a7a:	d0f8      	beq.n	8010a6e <sbrk_aligned+0x22>
 8010a7c:	1a21      	subs	r1, r4, r0
 8010a7e:	4628      	mov	r0, r5
 8010a80:	f001 fc28 	bl	80122d4 <_sbrk_r>
 8010a84:	3001      	adds	r0, #1
 8010a86:	d1f2      	bne.n	8010a6e <sbrk_aligned+0x22>
 8010a88:	e7ef      	b.n	8010a6a <sbrk_aligned+0x1e>
 8010a8a:	bf00      	nop
 8010a8c:	20000b14 	.word	0x20000b14

08010a90 <_malloc_r>:
 8010a90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010a94:	1ccd      	adds	r5, r1, #3
 8010a96:	f025 0503 	bic.w	r5, r5, #3
 8010a9a:	3508      	adds	r5, #8
 8010a9c:	2d0c      	cmp	r5, #12
 8010a9e:	bf38      	it	cc
 8010aa0:	250c      	movcc	r5, #12
 8010aa2:	2d00      	cmp	r5, #0
 8010aa4:	4606      	mov	r6, r0
 8010aa6:	db01      	blt.n	8010aac <_malloc_r+0x1c>
 8010aa8:	42a9      	cmp	r1, r5
 8010aaa:	d904      	bls.n	8010ab6 <_malloc_r+0x26>
 8010aac:	230c      	movs	r3, #12
 8010aae:	6033      	str	r3, [r6, #0]
 8010ab0:	2000      	movs	r0, #0
 8010ab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010ab6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8010b8c <_malloc_r+0xfc>
 8010aba:	f000 fc03 	bl	80112c4 <__malloc_lock>
 8010abe:	f8d8 3000 	ldr.w	r3, [r8]
 8010ac2:	461c      	mov	r4, r3
 8010ac4:	bb44      	cbnz	r4, 8010b18 <_malloc_r+0x88>
 8010ac6:	4629      	mov	r1, r5
 8010ac8:	4630      	mov	r0, r6
 8010aca:	f7ff ffbf 	bl	8010a4c <sbrk_aligned>
 8010ace:	1c43      	adds	r3, r0, #1
 8010ad0:	4604      	mov	r4, r0
 8010ad2:	d158      	bne.n	8010b86 <_malloc_r+0xf6>
 8010ad4:	f8d8 4000 	ldr.w	r4, [r8]
 8010ad8:	4627      	mov	r7, r4
 8010ada:	2f00      	cmp	r7, #0
 8010adc:	d143      	bne.n	8010b66 <_malloc_r+0xd6>
 8010ade:	2c00      	cmp	r4, #0
 8010ae0:	d04b      	beq.n	8010b7a <_malloc_r+0xea>
 8010ae2:	6823      	ldr	r3, [r4, #0]
 8010ae4:	4639      	mov	r1, r7
 8010ae6:	4630      	mov	r0, r6
 8010ae8:	eb04 0903 	add.w	r9, r4, r3
 8010aec:	f001 fbf2 	bl	80122d4 <_sbrk_r>
 8010af0:	4581      	cmp	r9, r0
 8010af2:	d142      	bne.n	8010b7a <_malloc_r+0xea>
 8010af4:	6821      	ldr	r1, [r4, #0]
 8010af6:	1a6d      	subs	r5, r5, r1
 8010af8:	4629      	mov	r1, r5
 8010afa:	4630      	mov	r0, r6
 8010afc:	f7ff ffa6 	bl	8010a4c <sbrk_aligned>
 8010b00:	3001      	adds	r0, #1
 8010b02:	d03a      	beq.n	8010b7a <_malloc_r+0xea>
 8010b04:	6823      	ldr	r3, [r4, #0]
 8010b06:	442b      	add	r3, r5
 8010b08:	6023      	str	r3, [r4, #0]
 8010b0a:	f8d8 3000 	ldr.w	r3, [r8]
 8010b0e:	685a      	ldr	r2, [r3, #4]
 8010b10:	bb62      	cbnz	r2, 8010b6c <_malloc_r+0xdc>
 8010b12:	f8c8 7000 	str.w	r7, [r8]
 8010b16:	e00f      	b.n	8010b38 <_malloc_r+0xa8>
 8010b18:	6822      	ldr	r2, [r4, #0]
 8010b1a:	1b52      	subs	r2, r2, r5
 8010b1c:	d420      	bmi.n	8010b60 <_malloc_r+0xd0>
 8010b1e:	2a0b      	cmp	r2, #11
 8010b20:	d917      	bls.n	8010b52 <_malloc_r+0xc2>
 8010b22:	1961      	adds	r1, r4, r5
 8010b24:	42a3      	cmp	r3, r4
 8010b26:	6025      	str	r5, [r4, #0]
 8010b28:	bf18      	it	ne
 8010b2a:	6059      	strne	r1, [r3, #4]
 8010b2c:	6863      	ldr	r3, [r4, #4]
 8010b2e:	bf08      	it	eq
 8010b30:	f8c8 1000 	streq.w	r1, [r8]
 8010b34:	5162      	str	r2, [r4, r5]
 8010b36:	604b      	str	r3, [r1, #4]
 8010b38:	4630      	mov	r0, r6
 8010b3a:	f000 fbc9 	bl	80112d0 <__malloc_unlock>
 8010b3e:	f104 000b 	add.w	r0, r4, #11
 8010b42:	1d23      	adds	r3, r4, #4
 8010b44:	f020 0007 	bic.w	r0, r0, #7
 8010b48:	1ac2      	subs	r2, r0, r3
 8010b4a:	bf1c      	itt	ne
 8010b4c:	1a1b      	subne	r3, r3, r0
 8010b4e:	50a3      	strne	r3, [r4, r2]
 8010b50:	e7af      	b.n	8010ab2 <_malloc_r+0x22>
 8010b52:	6862      	ldr	r2, [r4, #4]
 8010b54:	42a3      	cmp	r3, r4
 8010b56:	bf0c      	ite	eq
 8010b58:	f8c8 2000 	streq.w	r2, [r8]
 8010b5c:	605a      	strne	r2, [r3, #4]
 8010b5e:	e7eb      	b.n	8010b38 <_malloc_r+0xa8>
 8010b60:	4623      	mov	r3, r4
 8010b62:	6864      	ldr	r4, [r4, #4]
 8010b64:	e7ae      	b.n	8010ac4 <_malloc_r+0x34>
 8010b66:	463c      	mov	r4, r7
 8010b68:	687f      	ldr	r7, [r7, #4]
 8010b6a:	e7b6      	b.n	8010ada <_malloc_r+0x4a>
 8010b6c:	461a      	mov	r2, r3
 8010b6e:	685b      	ldr	r3, [r3, #4]
 8010b70:	42a3      	cmp	r3, r4
 8010b72:	d1fb      	bne.n	8010b6c <_malloc_r+0xdc>
 8010b74:	2300      	movs	r3, #0
 8010b76:	6053      	str	r3, [r2, #4]
 8010b78:	e7de      	b.n	8010b38 <_malloc_r+0xa8>
 8010b7a:	230c      	movs	r3, #12
 8010b7c:	6033      	str	r3, [r6, #0]
 8010b7e:	4630      	mov	r0, r6
 8010b80:	f000 fba6 	bl	80112d0 <__malloc_unlock>
 8010b84:	e794      	b.n	8010ab0 <_malloc_r+0x20>
 8010b86:	6005      	str	r5, [r0, #0]
 8010b88:	e7d6      	b.n	8010b38 <_malloc_r+0xa8>
 8010b8a:	bf00      	nop
 8010b8c:	20000b18 	.word	0x20000b18

08010b90 <_printf_common>:
 8010b90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010b94:	4616      	mov	r6, r2
 8010b96:	4698      	mov	r8, r3
 8010b98:	688a      	ldr	r2, [r1, #8]
 8010b9a:	690b      	ldr	r3, [r1, #16]
 8010b9c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010ba0:	4293      	cmp	r3, r2
 8010ba2:	bfb8      	it	lt
 8010ba4:	4613      	movlt	r3, r2
 8010ba6:	6033      	str	r3, [r6, #0]
 8010ba8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010bac:	4607      	mov	r7, r0
 8010bae:	460c      	mov	r4, r1
 8010bb0:	b10a      	cbz	r2, 8010bb6 <_printf_common+0x26>
 8010bb2:	3301      	adds	r3, #1
 8010bb4:	6033      	str	r3, [r6, #0]
 8010bb6:	6823      	ldr	r3, [r4, #0]
 8010bb8:	0699      	lsls	r1, r3, #26
 8010bba:	bf42      	ittt	mi
 8010bbc:	6833      	ldrmi	r3, [r6, #0]
 8010bbe:	3302      	addmi	r3, #2
 8010bc0:	6033      	strmi	r3, [r6, #0]
 8010bc2:	6825      	ldr	r5, [r4, #0]
 8010bc4:	f015 0506 	ands.w	r5, r5, #6
 8010bc8:	d106      	bne.n	8010bd8 <_printf_common+0x48>
 8010bca:	f104 0a19 	add.w	sl, r4, #25
 8010bce:	68e3      	ldr	r3, [r4, #12]
 8010bd0:	6832      	ldr	r2, [r6, #0]
 8010bd2:	1a9b      	subs	r3, r3, r2
 8010bd4:	42ab      	cmp	r3, r5
 8010bd6:	dc26      	bgt.n	8010c26 <_printf_common+0x96>
 8010bd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8010bdc:	6822      	ldr	r2, [r4, #0]
 8010bde:	3b00      	subs	r3, #0
 8010be0:	bf18      	it	ne
 8010be2:	2301      	movne	r3, #1
 8010be4:	0692      	lsls	r2, r2, #26
 8010be6:	d42b      	bmi.n	8010c40 <_printf_common+0xb0>
 8010be8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8010bec:	4641      	mov	r1, r8
 8010bee:	4638      	mov	r0, r7
 8010bf0:	47c8      	blx	r9
 8010bf2:	3001      	adds	r0, #1
 8010bf4:	d01e      	beq.n	8010c34 <_printf_common+0xa4>
 8010bf6:	6823      	ldr	r3, [r4, #0]
 8010bf8:	6922      	ldr	r2, [r4, #16]
 8010bfa:	f003 0306 	and.w	r3, r3, #6
 8010bfe:	2b04      	cmp	r3, #4
 8010c00:	bf02      	ittt	eq
 8010c02:	68e5      	ldreq	r5, [r4, #12]
 8010c04:	6833      	ldreq	r3, [r6, #0]
 8010c06:	1aed      	subeq	r5, r5, r3
 8010c08:	68a3      	ldr	r3, [r4, #8]
 8010c0a:	bf0c      	ite	eq
 8010c0c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8010c10:	2500      	movne	r5, #0
 8010c12:	4293      	cmp	r3, r2
 8010c14:	bfc4      	itt	gt
 8010c16:	1a9b      	subgt	r3, r3, r2
 8010c18:	18ed      	addgt	r5, r5, r3
 8010c1a:	2600      	movs	r6, #0
 8010c1c:	341a      	adds	r4, #26
 8010c1e:	42b5      	cmp	r5, r6
 8010c20:	d11a      	bne.n	8010c58 <_printf_common+0xc8>
 8010c22:	2000      	movs	r0, #0
 8010c24:	e008      	b.n	8010c38 <_printf_common+0xa8>
 8010c26:	2301      	movs	r3, #1
 8010c28:	4652      	mov	r2, sl
 8010c2a:	4641      	mov	r1, r8
 8010c2c:	4638      	mov	r0, r7
 8010c2e:	47c8      	blx	r9
 8010c30:	3001      	adds	r0, #1
 8010c32:	d103      	bne.n	8010c3c <_printf_common+0xac>
 8010c34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010c38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c3c:	3501      	adds	r5, #1
 8010c3e:	e7c6      	b.n	8010bce <_printf_common+0x3e>
 8010c40:	18e1      	adds	r1, r4, r3
 8010c42:	1c5a      	adds	r2, r3, #1
 8010c44:	2030      	movs	r0, #48	@ 0x30
 8010c46:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8010c4a:	4422      	add	r2, r4
 8010c4c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010c50:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010c54:	3302      	adds	r3, #2
 8010c56:	e7c7      	b.n	8010be8 <_printf_common+0x58>
 8010c58:	2301      	movs	r3, #1
 8010c5a:	4622      	mov	r2, r4
 8010c5c:	4641      	mov	r1, r8
 8010c5e:	4638      	mov	r0, r7
 8010c60:	47c8      	blx	r9
 8010c62:	3001      	adds	r0, #1
 8010c64:	d0e6      	beq.n	8010c34 <_printf_common+0xa4>
 8010c66:	3601      	adds	r6, #1
 8010c68:	e7d9      	b.n	8010c1e <_printf_common+0x8e>
	...

08010c6c <_printf_i>:
 8010c6c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010c70:	7e0f      	ldrb	r7, [r1, #24]
 8010c72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010c74:	2f78      	cmp	r7, #120	@ 0x78
 8010c76:	4691      	mov	r9, r2
 8010c78:	4680      	mov	r8, r0
 8010c7a:	460c      	mov	r4, r1
 8010c7c:	469a      	mov	sl, r3
 8010c7e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010c82:	d807      	bhi.n	8010c94 <_printf_i+0x28>
 8010c84:	2f62      	cmp	r7, #98	@ 0x62
 8010c86:	d80a      	bhi.n	8010c9e <_printf_i+0x32>
 8010c88:	2f00      	cmp	r7, #0
 8010c8a:	f000 80d1 	beq.w	8010e30 <_printf_i+0x1c4>
 8010c8e:	2f58      	cmp	r7, #88	@ 0x58
 8010c90:	f000 80b8 	beq.w	8010e04 <_printf_i+0x198>
 8010c94:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010c98:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010c9c:	e03a      	b.n	8010d14 <_printf_i+0xa8>
 8010c9e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010ca2:	2b15      	cmp	r3, #21
 8010ca4:	d8f6      	bhi.n	8010c94 <_printf_i+0x28>
 8010ca6:	a101      	add	r1, pc, #4	@ (adr r1, 8010cac <_printf_i+0x40>)
 8010ca8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010cac:	08010d05 	.word	0x08010d05
 8010cb0:	08010d19 	.word	0x08010d19
 8010cb4:	08010c95 	.word	0x08010c95
 8010cb8:	08010c95 	.word	0x08010c95
 8010cbc:	08010c95 	.word	0x08010c95
 8010cc0:	08010c95 	.word	0x08010c95
 8010cc4:	08010d19 	.word	0x08010d19
 8010cc8:	08010c95 	.word	0x08010c95
 8010ccc:	08010c95 	.word	0x08010c95
 8010cd0:	08010c95 	.word	0x08010c95
 8010cd4:	08010c95 	.word	0x08010c95
 8010cd8:	08010e17 	.word	0x08010e17
 8010cdc:	08010d43 	.word	0x08010d43
 8010ce0:	08010dd1 	.word	0x08010dd1
 8010ce4:	08010c95 	.word	0x08010c95
 8010ce8:	08010c95 	.word	0x08010c95
 8010cec:	08010e39 	.word	0x08010e39
 8010cf0:	08010c95 	.word	0x08010c95
 8010cf4:	08010d43 	.word	0x08010d43
 8010cf8:	08010c95 	.word	0x08010c95
 8010cfc:	08010c95 	.word	0x08010c95
 8010d00:	08010dd9 	.word	0x08010dd9
 8010d04:	6833      	ldr	r3, [r6, #0]
 8010d06:	1d1a      	adds	r2, r3, #4
 8010d08:	681b      	ldr	r3, [r3, #0]
 8010d0a:	6032      	str	r2, [r6, #0]
 8010d0c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8010d10:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8010d14:	2301      	movs	r3, #1
 8010d16:	e09c      	b.n	8010e52 <_printf_i+0x1e6>
 8010d18:	6833      	ldr	r3, [r6, #0]
 8010d1a:	6820      	ldr	r0, [r4, #0]
 8010d1c:	1d19      	adds	r1, r3, #4
 8010d1e:	6031      	str	r1, [r6, #0]
 8010d20:	0606      	lsls	r6, r0, #24
 8010d22:	d501      	bpl.n	8010d28 <_printf_i+0xbc>
 8010d24:	681d      	ldr	r5, [r3, #0]
 8010d26:	e003      	b.n	8010d30 <_printf_i+0xc4>
 8010d28:	0645      	lsls	r5, r0, #25
 8010d2a:	d5fb      	bpl.n	8010d24 <_printf_i+0xb8>
 8010d2c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010d30:	2d00      	cmp	r5, #0
 8010d32:	da03      	bge.n	8010d3c <_printf_i+0xd0>
 8010d34:	232d      	movs	r3, #45	@ 0x2d
 8010d36:	426d      	negs	r5, r5
 8010d38:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010d3c:	4858      	ldr	r0, [pc, #352]	@ (8010ea0 <_printf_i+0x234>)
 8010d3e:	230a      	movs	r3, #10
 8010d40:	e011      	b.n	8010d66 <_printf_i+0xfa>
 8010d42:	6821      	ldr	r1, [r4, #0]
 8010d44:	6833      	ldr	r3, [r6, #0]
 8010d46:	0608      	lsls	r0, r1, #24
 8010d48:	f853 5b04 	ldr.w	r5, [r3], #4
 8010d4c:	d402      	bmi.n	8010d54 <_printf_i+0xe8>
 8010d4e:	0649      	lsls	r1, r1, #25
 8010d50:	bf48      	it	mi
 8010d52:	b2ad      	uxthmi	r5, r5
 8010d54:	2f6f      	cmp	r7, #111	@ 0x6f
 8010d56:	4852      	ldr	r0, [pc, #328]	@ (8010ea0 <_printf_i+0x234>)
 8010d58:	6033      	str	r3, [r6, #0]
 8010d5a:	bf14      	ite	ne
 8010d5c:	230a      	movne	r3, #10
 8010d5e:	2308      	moveq	r3, #8
 8010d60:	2100      	movs	r1, #0
 8010d62:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8010d66:	6866      	ldr	r6, [r4, #4]
 8010d68:	60a6      	str	r6, [r4, #8]
 8010d6a:	2e00      	cmp	r6, #0
 8010d6c:	db05      	blt.n	8010d7a <_printf_i+0x10e>
 8010d6e:	6821      	ldr	r1, [r4, #0]
 8010d70:	432e      	orrs	r6, r5
 8010d72:	f021 0104 	bic.w	r1, r1, #4
 8010d76:	6021      	str	r1, [r4, #0]
 8010d78:	d04b      	beq.n	8010e12 <_printf_i+0x1a6>
 8010d7a:	4616      	mov	r6, r2
 8010d7c:	fbb5 f1f3 	udiv	r1, r5, r3
 8010d80:	fb03 5711 	mls	r7, r3, r1, r5
 8010d84:	5dc7      	ldrb	r7, [r0, r7]
 8010d86:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8010d8a:	462f      	mov	r7, r5
 8010d8c:	42bb      	cmp	r3, r7
 8010d8e:	460d      	mov	r5, r1
 8010d90:	d9f4      	bls.n	8010d7c <_printf_i+0x110>
 8010d92:	2b08      	cmp	r3, #8
 8010d94:	d10b      	bne.n	8010dae <_printf_i+0x142>
 8010d96:	6823      	ldr	r3, [r4, #0]
 8010d98:	07df      	lsls	r7, r3, #31
 8010d9a:	d508      	bpl.n	8010dae <_printf_i+0x142>
 8010d9c:	6923      	ldr	r3, [r4, #16]
 8010d9e:	6861      	ldr	r1, [r4, #4]
 8010da0:	4299      	cmp	r1, r3
 8010da2:	bfde      	ittt	le
 8010da4:	2330      	movle	r3, #48	@ 0x30
 8010da6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8010daa:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8010dae:	1b92      	subs	r2, r2, r6
 8010db0:	6122      	str	r2, [r4, #16]
 8010db2:	f8cd a000 	str.w	sl, [sp]
 8010db6:	464b      	mov	r3, r9
 8010db8:	aa03      	add	r2, sp, #12
 8010dba:	4621      	mov	r1, r4
 8010dbc:	4640      	mov	r0, r8
 8010dbe:	f7ff fee7 	bl	8010b90 <_printf_common>
 8010dc2:	3001      	adds	r0, #1
 8010dc4:	d14a      	bne.n	8010e5c <_printf_i+0x1f0>
 8010dc6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8010dca:	b004      	add	sp, #16
 8010dcc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010dd0:	6823      	ldr	r3, [r4, #0]
 8010dd2:	f043 0320 	orr.w	r3, r3, #32
 8010dd6:	6023      	str	r3, [r4, #0]
 8010dd8:	4832      	ldr	r0, [pc, #200]	@ (8010ea4 <_printf_i+0x238>)
 8010dda:	2778      	movs	r7, #120	@ 0x78
 8010ddc:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8010de0:	6823      	ldr	r3, [r4, #0]
 8010de2:	6831      	ldr	r1, [r6, #0]
 8010de4:	061f      	lsls	r7, r3, #24
 8010de6:	f851 5b04 	ldr.w	r5, [r1], #4
 8010dea:	d402      	bmi.n	8010df2 <_printf_i+0x186>
 8010dec:	065f      	lsls	r7, r3, #25
 8010dee:	bf48      	it	mi
 8010df0:	b2ad      	uxthmi	r5, r5
 8010df2:	6031      	str	r1, [r6, #0]
 8010df4:	07d9      	lsls	r1, r3, #31
 8010df6:	bf44      	itt	mi
 8010df8:	f043 0320 	orrmi.w	r3, r3, #32
 8010dfc:	6023      	strmi	r3, [r4, #0]
 8010dfe:	b11d      	cbz	r5, 8010e08 <_printf_i+0x19c>
 8010e00:	2310      	movs	r3, #16
 8010e02:	e7ad      	b.n	8010d60 <_printf_i+0xf4>
 8010e04:	4826      	ldr	r0, [pc, #152]	@ (8010ea0 <_printf_i+0x234>)
 8010e06:	e7e9      	b.n	8010ddc <_printf_i+0x170>
 8010e08:	6823      	ldr	r3, [r4, #0]
 8010e0a:	f023 0320 	bic.w	r3, r3, #32
 8010e0e:	6023      	str	r3, [r4, #0]
 8010e10:	e7f6      	b.n	8010e00 <_printf_i+0x194>
 8010e12:	4616      	mov	r6, r2
 8010e14:	e7bd      	b.n	8010d92 <_printf_i+0x126>
 8010e16:	6833      	ldr	r3, [r6, #0]
 8010e18:	6825      	ldr	r5, [r4, #0]
 8010e1a:	6961      	ldr	r1, [r4, #20]
 8010e1c:	1d18      	adds	r0, r3, #4
 8010e1e:	6030      	str	r0, [r6, #0]
 8010e20:	062e      	lsls	r6, r5, #24
 8010e22:	681b      	ldr	r3, [r3, #0]
 8010e24:	d501      	bpl.n	8010e2a <_printf_i+0x1be>
 8010e26:	6019      	str	r1, [r3, #0]
 8010e28:	e002      	b.n	8010e30 <_printf_i+0x1c4>
 8010e2a:	0668      	lsls	r0, r5, #25
 8010e2c:	d5fb      	bpl.n	8010e26 <_printf_i+0x1ba>
 8010e2e:	8019      	strh	r1, [r3, #0]
 8010e30:	2300      	movs	r3, #0
 8010e32:	6123      	str	r3, [r4, #16]
 8010e34:	4616      	mov	r6, r2
 8010e36:	e7bc      	b.n	8010db2 <_printf_i+0x146>
 8010e38:	6833      	ldr	r3, [r6, #0]
 8010e3a:	1d1a      	adds	r2, r3, #4
 8010e3c:	6032      	str	r2, [r6, #0]
 8010e3e:	681e      	ldr	r6, [r3, #0]
 8010e40:	6862      	ldr	r2, [r4, #4]
 8010e42:	2100      	movs	r1, #0
 8010e44:	4630      	mov	r0, r6
 8010e46:	f7ef f9cb 	bl	80001e0 <memchr>
 8010e4a:	b108      	cbz	r0, 8010e50 <_printf_i+0x1e4>
 8010e4c:	1b80      	subs	r0, r0, r6
 8010e4e:	6060      	str	r0, [r4, #4]
 8010e50:	6863      	ldr	r3, [r4, #4]
 8010e52:	6123      	str	r3, [r4, #16]
 8010e54:	2300      	movs	r3, #0
 8010e56:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010e5a:	e7aa      	b.n	8010db2 <_printf_i+0x146>
 8010e5c:	6923      	ldr	r3, [r4, #16]
 8010e5e:	4632      	mov	r2, r6
 8010e60:	4649      	mov	r1, r9
 8010e62:	4640      	mov	r0, r8
 8010e64:	47d0      	blx	sl
 8010e66:	3001      	adds	r0, #1
 8010e68:	d0ad      	beq.n	8010dc6 <_printf_i+0x15a>
 8010e6a:	6823      	ldr	r3, [r4, #0]
 8010e6c:	079b      	lsls	r3, r3, #30
 8010e6e:	d413      	bmi.n	8010e98 <_printf_i+0x22c>
 8010e70:	68e0      	ldr	r0, [r4, #12]
 8010e72:	9b03      	ldr	r3, [sp, #12]
 8010e74:	4298      	cmp	r0, r3
 8010e76:	bfb8      	it	lt
 8010e78:	4618      	movlt	r0, r3
 8010e7a:	e7a6      	b.n	8010dca <_printf_i+0x15e>
 8010e7c:	2301      	movs	r3, #1
 8010e7e:	4632      	mov	r2, r6
 8010e80:	4649      	mov	r1, r9
 8010e82:	4640      	mov	r0, r8
 8010e84:	47d0      	blx	sl
 8010e86:	3001      	adds	r0, #1
 8010e88:	d09d      	beq.n	8010dc6 <_printf_i+0x15a>
 8010e8a:	3501      	adds	r5, #1
 8010e8c:	68e3      	ldr	r3, [r4, #12]
 8010e8e:	9903      	ldr	r1, [sp, #12]
 8010e90:	1a5b      	subs	r3, r3, r1
 8010e92:	42ab      	cmp	r3, r5
 8010e94:	dcf2      	bgt.n	8010e7c <_printf_i+0x210>
 8010e96:	e7eb      	b.n	8010e70 <_printf_i+0x204>
 8010e98:	2500      	movs	r5, #0
 8010e9a:	f104 0619 	add.w	r6, r4, #25
 8010e9e:	e7f5      	b.n	8010e8c <_printf_i+0x220>
 8010ea0:	0801603a 	.word	0x0801603a
 8010ea4:	0801604b 	.word	0x0801604b

08010ea8 <_scanf_float>:
 8010ea8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010eac:	b087      	sub	sp, #28
 8010eae:	4691      	mov	r9, r2
 8010eb0:	9303      	str	r3, [sp, #12]
 8010eb2:	688b      	ldr	r3, [r1, #8]
 8010eb4:	1e5a      	subs	r2, r3, #1
 8010eb6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8010eba:	bf81      	itttt	hi
 8010ebc:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8010ec0:	eb03 0b05 	addhi.w	fp, r3, r5
 8010ec4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8010ec8:	608b      	strhi	r3, [r1, #8]
 8010eca:	680b      	ldr	r3, [r1, #0]
 8010ecc:	460a      	mov	r2, r1
 8010ece:	f04f 0500 	mov.w	r5, #0
 8010ed2:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8010ed6:	f842 3b1c 	str.w	r3, [r2], #28
 8010eda:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8010ede:	4680      	mov	r8, r0
 8010ee0:	460c      	mov	r4, r1
 8010ee2:	bf98      	it	ls
 8010ee4:	f04f 0b00 	movls.w	fp, #0
 8010ee8:	9201      	str	r2, [sp, #4]
 8010eea:	4616      	mov	r6, r2
 8010eec:	46aa      	mov	sl, r5
 8010eee:	462f      	mov	r7, r5
 8010ef0:	9502      	str	r5, [sp, #8]
 8010ef2:	68a2      	ldr	r2, [r4, #8]
 8010ef4:	b15a      	cbz	r2, 8010f0e <_scanf_float+0x66>
 8010ef6:	f8d9 3000 	ldr.w	r3, [r9]
 8010efa:	781b      	ldrb	r3, [r3, #0]
 8010efc:	2b4e      	cmp	r3, #78	@ 0x4e
 8010efe:	d863      	bhi.n	8010fc8 <_scanf_float+0x120>
 8010f00:	2b40      	cmp	r3, #64	@ 0x40
 8010f02:	d83b      	bhi.n	8010f7c <_scanf_float+0xd4>
 8010f04:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8010f08:	b2c8      	uxtb	r0, r1
 8010f0a:	280e      	cmp	r0, #14
 8010f0c:	d939      	bls.n	8010f82 <_scanf_float+0xda>
 8010f0e:	b11f      	cbz	r7, 8010f18 <_scanf_float+0x70>
 8010f10:	6823      	ldr	r3, [r4, #0]
 8010f12:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8010f16:	6023      	str	r3, [r4, #0]
 8010f18:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8010f1c:	f1ba 0f01 	cmp.w	sl, #1
 8010f20:	f200 8114 	bhi.w	801114c <_scanf_float+0x2a4>
 8010f24:	9b01      	ldr	r3, [sp, #4]
 8010f26:	429e      	cmp	r6, r3
 8010f28:	f200 8105 	bhi.w	8011136 <_scanf_float+0x28e>
 8010f2c:	2001      	movs	r0, #1
 8010f2e:	b007      	add	sp, #28
 8010f30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010f34:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8010f38:	2a0d      	cmp	r2, #13
 8010f3a:	d8e8      	bhi.n	8010f0e <_scanf_float+0x66>
 8010f3c:	a101      	add	r1, pc, #4	@ (adr r1, 8010f44 <_scanf_float+0x9c>)
 8010f3e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8010f42:	bf00      	nop
 8010f44:	0801108d 	.word	0x0801108d
 8010f48:	08010f0f 	.word	0x08010f0f
 8010f4c:	08010f0f 	.word	0x08010f0f
 8010f50:	08010f0f 	.word	0x08010f0f
 8010f54:	080110e9 	.word	0x080110e9
 8010f58:	080110c3 	.word	0x080110c3
 8010f5c:	08010f0f 	.word	0x08010f0f
 8010f60:	08010f0f 	.word	0x08010f0f
 8010f64:	0801109b 	.word	0x0801109b
 8010f68:	08010f0f 	.word	0x08010f0f
 8010f6c:	08010f0f 	.word	0x08010f0f
 8010f70:	08010f0f 	.word	0x08010f0f
 8010f74:	08010f0f 	.word	0x08010f0f
 8010f78:	08011057 	.word	0x08011057
 8010f7c:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8010f80:	e7da      	b.n	8010f38 <_scanf_float+0x90>
 8010f82:	290e      	cmp	r1, #14
 8010f84:	d8c3      	bhi.n	8010f0e <_scanf_float+0x66>
 8010f86:	a001      	add	r0, pc, #4	@ (adr r0, 8010f8c <_scanf_float+0xe4>)
 8010f88:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8010f8c:	08011047 	.word	0x08011047
 8010f90:	08010f0f 	.word	0x08010f0f
 8010f94:	08011047 	.word	0x08011047
 8010f98:	080110d7 	.word	0x080110d7
 8010f9c:	08010f0f 	.word	0x08010f0f
 8010fa0:	08010fe9 	.word	0x08010fe9
 8010fa4:	0801102d 	.word	0x0801102d
 8010fa8:	0801102d 	.word	0x0801102d
 8010fac:	0801102d 	.word	0x0801102d
 8010fb0:	0801102d 	.word	0x0801102d
 8010fb4:	0801102d 	.word	0x0801102d
 8010fb8:	0801102d 	.word	0x0801102d
 8010fbc:	0801102d 	.word	0x0801102d
 8010fc0:	0801102d 	.word	0x0801102d
 8010fc4:	0801102d 	.word	0x0801102d
 8010fc8:	2b6e      	cmp	r3, #110	@ 0x6e
 8010fca:	d809      	bhi.n	8010fe0 <_scanf_float+0x138>
 8010fcc:	2b60      	cmp	r3, #96	@ 0x60
 8010fce:	d8b1      	bhi.n	8010f34 <_scanf_float+0x8c>
 8010fd0:	2b54      	cmp	r3, #84	@ 0x54
 8010fd2:	d07b      	beq.n	80110cc <_scanf_float+0x224>
 8010fd4:	2b59      	cmp	r3, #89	@ 0x59
 8010fd6:	d19a      	bne.n	8010f0e <_scanf_float+0x66>
 8010fd8:	2d07      	cmp	r5, #7
 8010fda:	d198      	bne.n	8010f0e <_scanf_float+0x66>
 8010fdc:	2508      	movs	r5, #8
 8010fde:	e02f      	b.n	8011040 <_scanf_float+0x198>
 8010fe0:	2b74      	cmp	r3, #116	@ 0x74
 8010fe2:	d073      	beq.n	80110cc <_scanf_float+0x224>
 8010fe4:	2b79      	cmp	r3, #121	@ 0x79
 8010fe6:	e7f6      	b.n	8010fd6 <_scanf_float+0x12e>
 8010fe8:	6821      	ldr	r1, [r4, #0]
 8010fea:	05c8      	lsls	r0, r1, #23
 8010fec:	d51e      	bpl.n	801102c <_scanf_float+0x184>
 8010fee:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8010ff2:	6021      	str	r1, [r4, #0]
 8010ff4:	3701      	adds	r7, #1
 8010ff6:	f1bb 0f00 	cmp.w	fp, #0
 8010ffa:	d003      	beq.n	8011004 <_scanf_float+0x15c>
 8010ffc:	3201      	adds	r2, #1
 8010ffe:	f10b 3bff 	add.w	fp, fp, #4294967295	@ 0xffffffff
 8011002:	60a2      	str	r2, [r4, #8]
 8011004:	68a3      	ldr	r3, [r4, #8]
 8011006:	3b01      	subs	r3, #1
 8011008:	60a3      	str	r3, [r4, #8]
 801100a:	6923      	ldr	r3, [r4, #16]
 801100c:	3301      	adds	r3, #1
 801100e:	6123      	str	r3, [r4, #16]
 8011010:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8011014:	3b01      	subs	r3, #1
 8011016:	2b00      	cmp	r3, #0
 8011018:	f8c9 3004 	str.w	r3, [r9, #4]
 801101c:	f340 8082 	ble.w	8011124 <_scanf_float+0x27c>
 8011020:	f8d9 3000 	ldr.w	r3, [r9]
 8011024:	3301      	adds	r3, #1
 8011026:	f8c9 3000 	str.w	r3, [r9]
 801102a:	e762      	b.n	8010ef2 <_scanf_float+0x4a>
 801102c:	eb1a 0105 	adds.w	r1, sl, r5
 8011030:	f47f af6d 	bne.w	8010f0e <_scanf_float+0x66>
 8011034:	6822      	ldr	r2, [r4, #0]
 8011036:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801103a:	6022      	str	r2, [r4, #0]
 801103c:	460d      	mov	r5, r1
 801103e:	468a      	mov	sl, r1
 8011040:	f806 3b01 	strb.w	r3, [r6], #1
 8011044:	e7de      	b.n	8011004 <_scanf_float+0x15c>
 8011046:	6822      	ldr	r2, [r4, #0]
 8011048:	0610      	lsls	r0, r2, #24
 801104a:	f57f af60 	bpl.w	8010f0e <_scanf_float+0x66>
 801104e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8011052:	6022      	str	r2, [r4, #0]
 8011054:	e7f4      	b.n	8011040 <_scanf_float+0x198>
 8011056:	f1ba 0f00 	cmp.w	sl, #0
 801105a:	d10c      	bne.n	8011076 <_scanf_float+0x1ce>
 801105c:	b977      	cbnz	r7, 801107c <_scanf_float+0x1d4>
 801105e:	6822      	ldr	r2, [r4, #0]
 8011060:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011064:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011068:	d108      	bne.n	801107c <_scanf_float+0x1d4>
 801106a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801106e:	6022      	str	r2, [r4, #0]
 8011070:	f04f 0a01 	mov.w	sl, #1
 8011074:	e7e4      	b.n	8011040 <_scanf_float+0x198>
 8011076:	f1ba 0f02 	cmp.w	sl, #2
 801107a:	d050      	beq.n	801111e <_scanf_float+0x276>
 801107c:	2d01      	cmp	r5, #1
 801107e:	d002      	beq.n	8011086 <_scanf_float+0x1de>
 8011080:	2d04      	cmp	r5, #4
 8011082:	f47f af44 	bne.w	8010f0e <_scanf_float+0x66>
 8011086:	3501      	adds	r5, #1
 8011088:	b2ed      	uxtb	r5, r5
 801108a:	e7d9      	b.n	8011040 <_scanf_float+0x198>
 801108c:	f1ba 0f01 	cmp.w	sl, #1
 8011090:	f47f af3d 	bne.w	8010f0e <_scanf_float+0x66>
 8011094:	f04f 0a02 	mov.w	sl, #2
 8011098:	e7d2      	b.n	8011040 <_scanf_float+0x198>
 801109a:	b975      	cbnz	r5, 80110ba <_scanf_float+0x212>
 801109c:	2f00      	cmp	r7, #0
 801109e:	f47f af37 	bne.w	8010f10 <_scanf_float+0x68>
 80110a2:	6822      	ldr	r2, [r4, #0]
 80110a4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80110a8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80110ac:	f040 8103 	bne.w	80112b6 <_scanf_float+0x40e>
 80110b0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80110b4:	6022      	str	r2, [r4, #0]
 80110b6:	2501      	movs	r5, #1
 80110b8:	e7c2      	b.n	8011040 <_scanf_float+0x198>
 80110ba:	2d03      	cmp	r5, #3
 80110bc:	d0e3      	beq.n	8011086 <_scanf_float+0x1de>
 80110be:	2d05      	cmp	r5, #5
 80110c0:	e7df      	b.n	8011082 <_scanf_float+0x1da>
 80110c2:	2d02      	cmp	r5, #2
 80110c4:	f47f af23 	bne.w	8010f0e <_scanf_float+0x66>
 80110c8:	2503      	movs	r5, #3
 80110ca:	e7b9      	b.n	8011040 <_scanf_float+0x198>
 80110cc:	2d06      	cmp	r5, #6
 80110ce:	f47f af1e 	bne.w	8010f0e <_scanf_float+0x66>
 80110d2:	2507      	movs	r5, #7
 80110d4:	e7b4      	b.n	8011040 <_scanf_float+0x198>
 80110d6:	6822      	ldr	r2, [r4, #0]
 80110d8:	0591      	lsls	r1, r2, #22
 80110da:	f57f af18 	bpl.w	8010f0e <_scanf_float+0x66>
 80110de:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80110e2:	6022      	str	r2, [r4, #0]
 80110e4:	9702      	str	r7, [sp, #8]
 80110e6:	e7ab      	b.n	8011040 <_scanf_float+0x198>
 80110e8:	6822      	ldr	r2, [r4, #0]
 80110ea:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80110ee:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80110f2:	d005      	beq.n	8011100 <_scanf_float+0x258>
 80110f4:	0550      	lsls	r0, r2, #21
 80110f6:	f57f af0a 	bpl.w	8010f0e <_scanf_float+0x66>
 80110fa:	2f00      	cmp	r7, #0
 80110fc:	f000 80db 	beq.w	80112b6 <_scanf_float+0x40e>
 8011100:	0591      	lsls	r1, r2, #22
 8011102:	bf58      	it	pl
 8011104:	9902      	ldrpl	r1, [sp, #8]
 8011106:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801110a:	bf58      	it	pl
 801110c:	1a79      	subpl	r1, r7, r1
 801110e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8011112:	bf58      	it	pl
 8011114:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011118:	6022      	str	r2, [r4, #0]
 801111a:	2700      	movs	r7, #0
 801111c:	e790      	b.n	8011040 <_scanf_float+0x198>
 801111e:	f04f 0a03 	mov.w	sl, #3
 8011122:	e78d      	b.n	8011040 <_scanf_float+0x198>
 8011124:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011128:	4649      	mov	r1, r9
 801112a:	4640      	mov	r0, r8
 801112c:	4798      	blx	r3
 801112e:	2800      	cmp	r0, #0
 8011130:	f43f aedf 	beq.w	8010ef2 <_scanf_float+0x4a>
 8011134:	e6eb      	b.n	8010f0e <_scanf_float+0x66>
 8011136:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801113a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801113e:	464a      	mov	r2, r9
 8011140:	4640      	mov	r0, r8
 8011142:	4798      	blx	r3
 8011144:	6923      	ldr	r3, [r4, #16]
 8011146:	3b01      	subs	r3, #1
 8011148:	6123      	str	r3, [r4, #16]
 801114a:	e6eb      	b.n	8010f24 <_scanf_float+0x7c>
 801114c:	1e6b      	subs	r3, r5, #1
 801114e:	2b06      	cmp	r3, #6
 8011150:	d824      	bhi.n	801119c <_scanf_float+0x2f4>
 8011152:	2d02      	cmp	r5, #2
 8011154:	d836      	bhi.n	80111c4 <_scanf_float+0x31c>
 8011156:	9b01      	ldr	r3, [sp, #4]
 8011158:	429e      	cmp	r6, r3
 801115a:	f67f aee7 	bls.w	8010f2c <_scanf_float+0x84>
 801115e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011162:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011166:	464a      	mov	r2, r9
 8011168:	4640      	mov	r0, r8
 801116a:	4798      	blx	r3
 801116c:	6923      	ldr	r3, [r4, #16]
 801116e:	3b01      	subs	r3, #1
 8011170:	6123      	str	r3, [r4, #16]
 8011172:	e7f0      	b.n	8011156 <_scanf_float+0x2ae>
 8011174:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011178:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801117c:	464a      	mov	r2, r9
 801117e:	4640      	mov	r0, r8
 8011180:	4798      	blx	r3
 8011182:	6923      	ldr	r3, [r4, #16]
 8011184:	3b01      	subs	r3, #1
 8011186:	6123      	str	r3, [r4, #16]
 8011188:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 801118c:	fa5f fa8a 	uxtb.w	sl, sl
 8011190:	f1ba 0f02 	cmp.w	sl, #2
 8011194:	d1ee      	bne.n	8011174 <_scanf_float+0x2cc>
 8011196:	3d03      	subs	r5, #3
 8011198:	b2ed      	uxtb	r5, r5
 801119a:	1b76      	subs	r6, r6, r5
 801119c:	6823      	ldr	r3, [r4, #0]
 801119e:	05da      	lsls	r2, r3, #23
 80111a0:	d530      	bpl.n	8011204 <_scanf_float+0x35c>
 80111a2:	055b      	lsls	r3, r3, #21
 80111a4:	d511      	bpl.n	80111ca <_scanf_float+0x322>
 80111a6:	9b01      	ldr	r3, [sp, #4]
 80111a8:	429e      	cmp	r6, r3
 80111aa:	f67f aebf 	bls.w	8010f2c <_scanf_float+0x84>
 80111ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80111b2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80111b6:	464a      	mov	r2, r9
 80111b8:	4640      	mov	r0, r8
 80111ba:	4798      	blx	r3
 80111bc:	6923      	ldr	r3, [r4, #16]
 80111be:	3b01      	subs	r3, #1
 80111c0:	6123      	str	r3, [r4, #16]
 80111c2:	e7f0      	b.n	80111a6 <_scanf_float+0x2fe>
 80111c4:	46aa      	mov	sl, r5
 80111c6:	46b3      	mov	fp, r6
 80111c8:	e7de      	b.n	8011188 <_scanf_float+0x2e0>
 80111ca:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80111ce:	6923      	ldr	r3, [r4, #16]
 80111d0:	2965      	cmp	r1, #101	@ 0x65
 80111d2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80111d6:	f106 35ff 	add.w	r5, r6, #4294967295	@ 0xffffffff
 80111da:	6123      	str	r3, [r4, #16]
 80111dc:	d00c      	beq.n	80111f8 <_scanf_float+0x350>
 80111de:	2945      	cmp	r1, #69	@ 0x45
 80111e0:	d00a      	beq.n	80111f8 <_scanf_float+0x350>
 80111e2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80111e6:	464a      	mov	r2, r9
 80111e8:	4640      	mov	r0, r8
 80111ea:	4798      	blx	r3
 80111ec:	6923      	ldr	r3, [r4, #16]
 80111ee:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80111f2:	3b01      	subs	r3, #1
 80111f4:	1eb5      	subs	r5, r6, #2
 80111f6:	6123      	str	r3, [r4, #16]
 80111f8:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80111fc:	464a      	mov	r2, r9
 80111fe:	4640      	mov	r0, r8
 8011200:	4798      	blx	r3
 8011202:	462e      	mov	r6, r5
 8011204:	6822      	ldr	r2, [r4, #0]
 8011206:	f012 0210 	ands.w	r2, r2, #16
 801120a:	d001      	beq.n	8011210 <_scanf_float+0x368>
 801120c:	2000      	movs	r0, #0
 801120e:	e68e      	b.n	8010f2e <_scanf_float+0x86>
 8011210:	7032      	strb	r2, [r6, #0]
 8011212:	6823      	ldr	r3, [r4, #0]
 8011214:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8011218:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801121c:	d125      	bne.n	801126a <_scanf_float+0x3c2>
 801121e:	9b02      	ldr	r3, [sp, #8]
 8011220:	429f      	cmp	r7, r3
 8011222:	d00a      	beq.n	801123a <_scanf_float+0x392>
 8011224:	1bda      	subs	r2, r3, r7
 8011226:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801122a:	429e      	cmp	r6, r3
 801122c:	bf28      	it	cs
 801122e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8011232:	4922      	ldr	r1, [pc, #136]	@ (80112bc <_scanf_float+0x414>)
 8011234:	4630      	mov	r0, r6
 8011236:	f000 f851 	bl	80112dc <siprintf>
 801123a:	9901      	ldr	r1, [sp, #4]
 801123c:	2200      	movs	r2, #0
 801123e:	4640      	mov	r0, r8
 8011240:	f000 ff16 	bl	8012070 <_strtod_r>
 8011244:	9b03      	ldr	r3, [sp, #12]
 8011246:	6821      	ldr	r1, [r4, #0]
 8011248:	681b      	ldr	r3, [r3, #0]
 801124a:	f011 0f02 	tst.w	r1, #2
 801124e:	ec57 6b10 	vmov	r6, r7, d0
 8011252:	f103 0204 	add.w	r2, r3, #4
 8011256:	d015      	beq.n	8011284 <_scanf_float+0x3dc>
 8011258:	9903      	ldr	r1, [sp, #12]
 801125a:	600a      	str	r2, [r1, #0]
 801125c:	681b      	ldr	r3, [r3, #0]
 801125e:	e9c3 6700 	strd	r6, r7, [r3]
 8011262:	68e3      	ldr	r3, [r4, #12]
 8011264:	3301      	adds	r3, #1
 8011266:	60e3      	str	r3, [r4, #12]
 8011268:	e7d0      	b.n	801120c <_scanf_float+0x364>
 801126a:	9b04      	ldr	r3, [sp, #16]
 801126c:	2b00      	cmp	r3, #0
 801126e:	d0e4      	beq.n	801123a <_scanf_float+0x392>
 8011270:	9905      	ldr	r1, [sp, #20]
 8011272:	230a      	movs	r3, #10
 8011274:	3101      	adds	r1, #1
 8011276:	4640      	mov	r0, r8
 8011278:	f000 ff7a 	bl	8012170 <_strtol_r>
 801127c:	9b04      	ldr	r3, [sp, #16]
 801127e:	9e05      	ldr	r6, [sp, #20]
 8011280:	1ac2      	subs	r2, r0, r3
 8011282:	e7d0      	b.n	8011226 <_scanf_float+0x37e>
 8011284:	f011 0f04 	tst.w	r1, #4
 8011288:	9903      	ldr	r1, [sp, #12]
 801128a:	600a      	str	r2, [r1, #0]
 801128c:	d1e6      	bne.n	801125c <_scanf_float+0x3b4>
 801128e:	681d      	ldr	r5, [r3, #0]
 8011290:	4632      	mov	r2, r6
 8011292:	463b      	mov	r3, r7
 8011294:	4630      	mov	r0, r6
 8011296:	4639      	mov	r1, r7
 8011298:	f7ef fc50 	bl	8000b3c <__aeabi_dcmpun>
 801129c:	b128      	cbz	r0, 80112aa <_scanf_float+0x402>
 801129e:	4808      	ldr	r0, [pc, #32]	@ (80112c0 <_scanf_float+0x418>)
 80112a0:	f001 f872 	bl	8012388 <nanf>
 80112a4:	ed85 0a00 	vstr	s0, [r5]
 80112a8:	e7db      	b.n	8011262 <_scanf_float+0x3ba>
 80112aa:	4630      	mov	r0, r6
 80112ac:	4639      	mov	r1, r7
 80112ae:	f7ef fca3 	bl	8000bf8 <__aeabi_d2f>
 80112b2:	6028      	str	r0, [r5, #0]
 80112b4:	e7d5      	b.n	8011262 <_scanf_float+0x3ba>
 80112b6:	2700      	movs	r7, #0
 80112b8:	e62e      	b.n	8010f18 <_scanf_float+0x70>
 80112ba:	bf00      	nop
 80112bc:	0801605c 	.word	0x0801605c
 80112c0:	080161fd 	.word	0x080161fd

080112c4 <__malloc_lock>:
 80112c4:	4801      	ldr	r0, [pc, #4]	@ (80112cc <__malloc_lock+0x8>)
 80112c6:	f001 b840 	b.w	801234a <__retarget_lock_acquire_recursive>
 80112ca:	bf00      	nop
 80112cc:	20000c58 	.word	0x20000c58

080112d0 <__malloc_unlock>:
 80112d0:	4801      	ldr	r0, [pc, #4]	@ (80112d8 <__malloc_unlock+0x8>)
 80112d2:	f001 b83b 	b.w	801234c <__retarget_lock_release_recursive>
 80112d6:	bf00      	nop
 80112d8:	20000c58 	.word	0x20000c58

080112dc <siprintf>:
 80112dc:	b40e      	push	{r1, r2, r3}
 80112de:	b510      	push	{r4, lr}
 80112e0:	b09d      	sub	sp, #116	@ 0x74
 80112e2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80112e4:	9002      	str	r0, [sp, #8]
 80112e6:	9006      	str	r0, [sp, #24]
 80112e8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80112ec:	480a      	ldr	r0, [pc, #40]	@ (8011318 <siprintf+0x3c>)
 80112ee:	9107      	str	r1, [sp, #28]
 80112f0:	9104      	str	r1, [sp, #16]
 80112f2:	490a      	ldr	r1, [pc, #40]	@ (801131c <siprintf+0x40>)
 80112f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80112f8:	9105      	str	r1, [sp, #20]
 80112fa:	2400      	movs	r4, #0
 80112fc:	a902      	add	r1, sp, #8
 80112fe:	6800      	ldr	r0, [r0, #0]
 8011300:	9301      	str	r3, [sp, #4]
 8011302:	941b      	str	r4, [sp, #108]	@ 0x6c
 8011304:	f002 fa7e 	bl	8013804 <_svfiprintf_r>
 8011308:	9b02      	ldr	r3, [sp, #8]
 801130a:	701c      	strb	r4, [r3, #0]
 801130c:	b01d      	add	sp, #116	@ 0x74
 801130e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011312:	b003      	add	sp, #12
 8011314:	4770      	bx	lr
 8011316:	bf00      	nop
 8011318:	200001c8 	.word	0x200001c8
 801131c:	ffff0208 	.word	0xffff0208

08011320 <std>:
 8011320:	2300      	movs	r3, #0
 8011322:	b510      	push	{r4, lr}
 8011324:	4604      	mov	r4, r0
 8011326:	e9c0 3300 	strd	r3, r3, [r0]
 801132a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801132e:	6083      	str	r3, [r0, #8]
 8011330:	8181      	strh	r1, [r0, #12]
 8011332:	6643      	str	r3, [r0, #100]	@ 0x64
 8011334:	81c2      	strh	r2, [r0, #14]
 8011336:	6183      	str	r3, [r0, #24]
 8011338:	4619      	mov	r1, r3
 801133a:	2208      	movs	r2, #8
 801133c:	305c      	adds	r0, #92	@ 0x5c
 801133e:	f000 ffaf 	bl	80122a0 <memset>
 8011342:	4b0d      	ldr	r3, [pc, #52]	@ (8011378 <std+0x58>)
 8011344:	6263      	str	r3, [r4, #36]	@ 0x24
 8011346:	4b0d      	ldr	r3, [pc, #52]	@ (801137c <std+0x5c>)
 8011348:	62a3      	str	r3, [r4, #40]	@ 0x28
 801134a:	4b0d      	ldr	r3, [pc, #52]	@ (8011380 <std+0x60>)
 801134c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801134e:	4b0d      	ldr	r3, [pc, #52]	@ (8011384 <std+0x64>)
 8011350:	6323      	str	r3, [r4, #48]	@ 0x30
 8011352:	4b0d      	ldr	r3, [pc, #52]	@ (8011388 <std+0x68>)
 8011354:	6224      	str	r4, [r4, #32]
 8011356:	429c      	cmp	r4, r3
 8011358:	d006      	beq.n	8011368 <std+0x48>
 801135a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801135e:	4294      	cmp	r4, r2
 8011360:	d002      	beq.n	8011368 <std+0x48>
 8011362:	33d0      	adds	r3, #208	@ 0xd0
 8011364:	429c      	cmp	r4, r3
 8011366:	d105      	bne.n	8011374 <std+0x54>
 8011368:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801136c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011370:	f000 bfea 	b.w	8012348 <__retarget_lock_init_recursive>
 8011374:	bd10      	pop	{r4, pc}
 8011376:	bf00      	nop
 8011378:	08014751 	.word	0x08014751
 801137c:	08014773 	.word	0x08014773
 8011380:	080147ab 	.word	0x080147ab
 8011384:	080147cf 	.word	0x080147cf
 8011388:	20000b1c 	.word	0x20000b1c

0801138c <stdio_exit_handler>:
 801138c:	4a02      	ldr	r2, [pc, #8]	@ (8011398 <stdio_exit_handler+0xc>)
 801138e:	4903      	ldr	r1, [pc, #12]	@ (801139c <stdio_exit_handler+0x10>)
 8011390:	4803      	ldr	r0, [pc, #12]	@ (80113a0 <stdio_exit_handler+0x14>)
 8011392:	f000 beef 	b.w	8012174 <_fwalk_sglue>
 8011396:	bf00      	nop
 8011398:	20000050 	.word	0x20000050
 801139c:	08013dad 	.word	0x08013dad
 80113a0:	200001cc 	.word	0x200001cc

080113a4 <cleanup_stdio>:
 80113a4:	6841      	ldr	r1, [r0, #4]
 80113a6:	4b0c      	ldr	r3, [pc, #48]	@ (80113d8 <cleanup_stdio+0x34>)
 80113a8:	4299      	cmp	r1, r3
 80113aa:	b510      	push	{r4, lr}
 80113ac:	4604      	mov	r4, r0
 80113ae:	d001      	beq.n	80113b4 <cleanup_stdio+0x10>
 80113b0:	f002 fcfc 	bl	8013dac <_fflush_r>
 80113b4:	68a1      	ldr	r1, [r4, #8]
 80113b6:	4b09      	ldr	r3, [pc, #36]	@ (80113dc <cleanup_stdio+0x38>)
 80113b8:	4299      	cmp	r1, r3
 80113ba:	d002      	beq.n	80113c2 <cleanup_stdio+0x1e>
 80113bc:	4620      	mov	r0, r4
 80113be:	f002 fcf5 	bl	8013dac <_fflush_r>
 80113c2:	68e1      	ldr	r1, [r4, #12]
 80113c4:	4b06      	ldr	r3, [pc, #24]	@ (80113e0 <cleanup_stdio+0x3c>)
 80113c6:	4299      	cmp	r1, r3
 80113c8:	d004      	beq.n	80113d4 <cleanup_stdio+0x30>
 80113ca:	4620      	mov	r0, r4
 80113cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80113d0:	f002 bcec 	b.w	8013dac <_fflush_r>
 80113d4:	bd10      	pop	{r4, pc}
 80113d6:	bf00      	nop
 80113d8:	20000b1c 	.word	0x20000b1c
 80113dc:	20000b84 	.word	0x20000b84
 80113e0:	20000bec 	.word	0x20000bec

080113e4 <global_stdio_init.part.0>:
 80113e4:	b510      	push	{r4, lr}
 80113e6:	4b0b      	ldr	r3, [pc, #44]	@ (8011414 <global_stdio_init.part.0+0x30>)
 80113e8:	4c0b      	ldr	r4, [pc, #44]	@ (8011418 <global_stdio_init.part.0+0x34>)
 80113ea:	4a0c      	ldr	r2, [pc, #48]	@ (801141c <global_stdio_init.part.0+0x38>)
 80113ec:	601a      	str	r2, [r3, #0]
 80113ee:	4620      	mov	r0, r4
 80113f0:	2200      	movs	r2, #0
 80113f2:	2104      	movs	r1, #4
 80113f4:	f7ff ff94 	bl	8011320 <std>
 80113f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80113fc:	2201      	movs	r2, #1
 80113fe:	2109      	movs	r1, #9
 8011400:	f7ff ff8e 	bl	8011320 <std>
 8011404:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011408:	2202      	movs	r2, #2
 801140a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801140e:	2112      	movs	r1, #18
 8011410:	f7ff bf86 	b.w	8011320 <std>
 8011414:	20000c54 	.word	0x20000c54
 8011418:	20000b1c 	.word	0x20000b1c
 801141c:	0801138d 	.word	0x0801138d

08011420 <__sfp_lock_acquire>:
 8011420:	4801      	ldr	r0, [pc, #4]	@ (8011428 <__sfp_lock_acquire+0x8>)
 8011422:	f000 bf92 	b.w	801234a <__retarget_lock_acquire_recursive>
 8011426:	bf00      	nop
 8011428:	20000c59 	.word	0x20000c59

0801142c <__sfp_lock_release>:
 801142c:	4801      	ldr	r0, [pc, #4]	@ (8011434 <__sfp_lock_release+0x8>)
 801142e:	f000 bf8d 	b.w	801234c <__retarget_lock_release_recursive>
 8011432:	bf00      	nop
 8011434:	20000c59 	.word	0x20000c59

08011438 <__sinit>:
 8011438:	b510      	push	{r4, lr}
 801143a:	4604      	mov	r4, r0
 801143c:	f7ff fff0 	bl	8011420 <__sfp_lock_acquire>
 8011440:	6a23      	ldr	r3, [r4, #32]
 8011442:	b11b      	cbz	r3, 801144c <__sinit+0x14>
 8011444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011448:	f7ff bff0 	b.w	801142c <__sfp_lock_release>
 801144c:	4b04      	ldr	r3, [pc, #16]	@ (8011460 <__sinit+0x28>)
 801144e:	6223      	str	r3, [r4, #32]
 8011450:	4b04      	ldr	r3, [pc, #16]	@ (8011464 <__sinit+0x2c>)
 8011452:	681b      	ldr	r3, [r3, #0]
 8011454:	2b00      	cmp	r3, #0
 8011456:	d1f5      	bne.n	8011444 <__sinit+0xc>
 8011458:	f7ff ffc4 	bl	80113e4 <global_stdio_init.part.0>
 801145c:	e7f2      	b.n	8011444 <__sinit+0xc>
 801145e:	bf00      	nop
 8011460:	080113a5 	.word	0x080113a5
 8011464:	20000c54 	.word	0x20000c54

08011468 <sulp>:
 8011468:	b570      	push	{r4, r5, r6, lr}
 801146a:	4604      	mov	r4, r0
 801146c:	460d      	mov	r5, r1
 801146e:	ec45 4b10 	vmov	d0, r4, r5
 8011472:	4616      	mov	r6, r2
 8011474:	f003 f82e 	bl	80144d4 <__ulp>
 8011478:	ec51 0b10 	vmov	r0, r1, d0
 801147c:	b17e      	cbz	r6, 801149e <sulp+0x36>
 801147e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8011482:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8011486:	2b00      	cmp	r3, #0
 8011488:	dd09      	ble.n	801149e <sulp+0x36>
 801148a:	051b      	lsls	r3, r3, #20
 801148c:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8011490:	2400      	movs	r4, #0
 8011492:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8011496:	4622      	mov	r2, r4
 8011498:	462b      	mov	r3, r5
 801149a:	f7ef f8b5 	bl	8000608 <__aeabi_dmul>
 801149e:	ec41 0b10 	vmov	d0, r0, r1
 80114a2:	bd70      	pop	{r4, r5, r6, pc}
 80114a4:	0000      	movs	r0, r0
	...

080114a8 <_strtod_l>:
 80114a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80114ac:	b09f      	sub	sp, #124	@ 0x7c
 80114ae:	460c      	mov	r4, r1
 80114b0:	9217      	str	r2, [sp, #92]	@ 0x5c
 80114b2:	2200      	movs	r2, #0
 80114b4:	921a      	str	r2, [sp, #104]	@ 0x68
 80114b6:	9005      	str	r0, [sp, #20]
 80114b8:	f04f 0a00 	mov.w	sl, #0
 80114bc:	f04f 0b00 	mov.w	fp, #0
 80114c0:	460a      	mov	r2, r1
 80114c2:	9219      	str	r2, [sp, #100]	@ 0x64
 80114c4:	7811      	ldrb	r1, [r2, #0]
 80114c6:	292b      	cmp	r1, #43	@ 0x2b
 80114c8:	d04a      	beq.n	8011560 <_strtod_l+0xb8>
 80114ca:	d838      	bhi.n	801153e <_strtod_l+0x96>
 80114cc:	290d      	cmp	r1, #13
 80114ce:	d832      	bhi.n	8011536 <_strtod_l+0x8e>
 80114d0:	2908      	cmp	r1, #8
 80114d2:	d832      	bhi.n	801153a <_strtod_l+0x92>
 80114d4:	2900      	cmp	r1, #0
 80114d6:	d03b      	beq.n	8011550 <_strtod_l+0xa8>
 80114d8:	2200      	movs	r2, #0
 80114da:	920e      	str	r2, [sp, #56]	@ 0x38
 80114dc:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80114de:	782a      	ldrb	r2, [r5, #0]
 80114e0:	2a30      	cmp	r2, #48	@ 0x30
 80114e2:	f040 80b2 	bne.w	801164a <_strtod_l+0x1a2>
 80114e6:	786a      	ldrb	r2, [r5, #1]
 80114e8:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80114ec:	2a58      	cmp	r2, #88	@ 0x58
 80114ee:	d16e      	bne.n	80115ce <_strtod_l+0x126>
 80114f0:	9302      	str	r3, [sp, #8]
 80114f2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80114f4:	9301      	str	r3, [sp, #4]
 80114f6:	ab1a      	add	r3, sp, #104	@ 0x68
 80114f8:	9300      	str	r3, [sp, #0]
 80114fa:	4a8f      	ldr	r2, [pc, #572]	@ (8011738 <_strtod_l+0x290>)
 80114fc:	9805      	ldr	r0, [sp, #20]
 80114fe:	ab1b      	add	r3, sp, #108	@ 0x6c
 8011500:	a919      	add	r1, sp, #100	@ 0x64
 8011502:	f001 fe53 	bl	80131ac <__gethex>
 8011506:	f010 060f 	ands.w	r6, r0, #15
 801150a:	4604      	mov	r4, r0
 801150c:	d005      	beq.n	801151a <_strtod_l+0x72>
 801150e:	2e06      	cmp	r6, #6
 8011510:	d128      	bne.n	8011564 <_strtod_l+0xbc>
 8011512:	3501      	adds	r5, #1
 8011514:	2300      	movs	r3, #0
 8011516:	9519      	str	r5, [sp, #100]	@ 0x64
 8011518:	930e      	str	r3, [sp, #56]	@ 0x38
 801151a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801151c:	2b00      	cmp	r3, #0
 801151e:	f040 858e 	bne.w	801203e <_strtod_l+0xb96>
 8011522:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8011524:	b1cb      	cbz	r3, 801155a <_strtod_l+0xb2>
 8011526:	4652      	mov	r2, sl
 8011528:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801152c:	ec43 2b10 	vmov	d0, r2, r3
 8011530:	b01f      	add	sp, #124	@ 0x7c
 8011532:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011536:	2920      	cmp	r1, #32
 8011538:	d1ce      	bne.n	80114d8 <_strtod_l+0x30>
 801153a:	3201      	adds	r2, #1
 801153c:	e7c1      	b.n	80114c2 <_strtod_l+0x1a>
 801153e:	292d      	cmp	r1, #45	@ 0x2d
 8011540:	d1ca      	bne.n	80114d8 <_strtod_l+0x30>
 8011542:	2101      	movs	r1, #1
 8011544:	910e      	str	r1, [sp, #56]	@ 0x38
 8011546:	1c51      	adds	r1, r2, #1
 8011548:	9119      	str	r1, [sp, #100]	@ 0x64
 801154a:	7852      	ldrb	r2, [r2, #1]
 801154c:	2a00      	cmp	r2, #0
 801154e:	d1c5      	bne.n	80114dc <_strtod_l+0x34>
 8011550:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8011552:	9419      	str	r4, [sp, #100]	@ 0x64
 8011554:	2b00      	cmp	r3, #0
 8011556:	f040 8570 	bne.w	801203a <_strtod_l+0xb92>
 801155a:	4652      	mov	r2, sl
 801155c:	465b      	mov	r3, fp
 801155e:	e7e5      	b.n	801152c <_strtod_l+0x84>
 8011560:	2100      	movs	r1, #0
 8011562:	e7ef      	b.n	8011544 <_strtod_l+0x9c>
 8011564:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011566:	b13a      	cbz	r2, 8011578 <_strtod_l+0xd0>
 8011568:	2135      	movs	r1, #53	@ 0x35
 801156a:	a81c      	add	r0, sp, #112	@ 0x70
 801156c:	f003 f8ac 	bl	80146c8 <__copybits>
 8011570:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011572:	9805      	ldr	r0, [sp, #20]
 8011574:	f002 fc82 	bl	8013e7c <_Bfree>
 8011578:	3e01      	subs	r6, #1
 801157a:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801157c:	2e04      	cmp	r6, #4
 801157e:	d806      	bhi.n	801158e <_strtod_l+0xe6>
 8011580:	e8df f006 	tbb	[pc, r6]
 8011584:	201d0314 	.word	0x201d0314
 8011588:	14          	.byte	0x14
 8011589:	00          	.byte	0x00
 801158a:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801158e:	05e1      	lsls	r1, r4, #23
 8011590:	bf48      	it	mi
 8011592:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8011596:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801159a:	0d1b      	lsrs	r3, r3, #20
 801159c:	051b      	lsls	r3, r3, #20
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d1bb      	bne.n	801151a <_strtod_l+0x72>
 80115a2:	f000 fea7 	bl	80122f4 <__errno>
 80115a6:	2322      	movs	r3, #34	@ 0x22
 80115a8:	6003      	str	r3, [r0, #0]
 80115aa:	e7b6      	b.n	801151a <_strtod_l+0x72>
 80115ac:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80115b0:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80115b4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80115b8:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80115bc:	e7e7      	b.n	801158e <_strtod_l+0xe6>
 80115be:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8011740 <_strtod_l+0x298>
 80115c2:	e7e4      	b.n	801158e <_strtod_l+0xe6>
 80115c4:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80115c8:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 80115cc:	e7df      	b.n	801158e <_strtod_l+0xe6>
 80115ce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80115d0:	1c5a      	adds	r2, r3, #1
 80115d2:	9219      	str	r2, [sp, #100]	@ 0x64
 80115d4:	785b      	ldrb	r3, [r3, #1]
 80115d6:	2b30      	cmp	r3, #48	@ 0x30
 80115d8:	d0f9      	beq.n	80115ce <_strtod_l+0x126>
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d09d      	beq.n	801151a <_strtod_l+0x72>
 80115de:	2301      	movs	r3, #1
 80115e0:	2700      	movs	r7, #0
 80115e2:	9308      	str	r3, [sp, #32]
 80115e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80115e6:	930c      	str	r3, [sp, #48]	@ 0x30
 80115e8:	970b      	str	r7, [sp, #44]	@ 0x2c
 80115ea:	46b9      	mov	r9, r7
 80115ec:	220a      	movs	r2, #10
 80115ee:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80115f0:	7805      	ldrb	r5, [r0, #0]
 80115f2:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80115f6:	b2d9      	uxtb	r1, r3
 80115f8:	2909      	cmp	r1, #9
 80115fa:	d928      	bls.n	801164e <_strtod_l+0x1a6>
 80115fc:	494f      	ldr	r1, [pc, #316]	@ (801173c <_strtod_l+0x294>)
 80115fe:	2201      	movs	r2, #1
 8011600:	f000 fe56 	bl	80122b0 <strncmp>
 8011604:	2800      	cmp	r0, #0
 8011606:	d032      	beq.n	801166e <_strtod_l+0x1c6>
 8011608:	2000      	movs	r0, #0
 801160a:	462a      	mov	r2, r5
 801160c:	900a      	str	r0, [sp, #40]	@ 0x28
 801160e:	464d      	mov	r5, r9
 8011610:	4603      	mov	r3, r0
 8011612:	2a65      	cmp	r2, #101	@ 0x65
 8011614:	d001      	beq.n	801161a <_strtod_l+0x172>
 8011616:	2a45      	cmp	r2, #69	@ 0x45
 8011618:	d114      	bne.n	8011644 <_strtod_l+0x19c>
 801161a:	b91d      	cbnz	r5, 8011624 <_strtod_l+0x17c>
 801161c:	9a08      	ldr	r2, [sp, #32]
 801161e:	4302      	orrs	r2, r0
 8011620:	d096      	beq.n	8011550 <_strtod_l+0xa8>
 8011622:	2500      	movs	r5, #0
 8011624:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8011626:	1c62      	adds	r2, r4, #1
 8011628:	9219      	str	r2, [sp, #100]	@ 0x64
 801162a:	7862      	ldrb	r2, [r4, #1]
 801162c:	2a2b      	cmp	r2, #43	@ 0x2b
 801162e:	d07a      	beq.n	8011726 <_strtod_l+0x27e>
 8011630:	2a2d      	cmp	r2, #45	@ 0x2d
 8011632:	d07e      	beq.n	8011732 <_strtod_l+0x28a>
 8011634:	f04f 0c00 	mov.w	ip, #0
 8011638:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801163c:	2909      	cmp	r1, #9
 801163e:	f240 8085 	bls.w	801174c <_strtod_l+0x2a4>
 8011642:	9419      	str	r4, [sp, #100]	@ 0x64
 8011644:	f04f 0800 	mov.w	r8, #0
 8011648:	e0a5      	b.n	8011796 <_strtod_l+0x2ee>
 801164a:	2300      	movs	r3, #0
 801164c:	e7c8      	b.n	80115e0 <_strtod_l+0x138>
 801164e:	f1b9 0f08 	cmp.w	r9, #8
 8011652:	bfd8      	it	le
 8011654:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8011656:	f100 0001 	add.w	r0, r0, #1
 801165a:	bfda      	itte	le
 801165c:	fb02 3301 	mlale	r3, r2, r1, r3
 8011660:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8011662:	fb02 3707 	mlagt	r7, r2, r7, r3
 8011666:	f109 0901 	add.w	r9, r9, #1
 801166a:	9019      	str	r0, [sp, #100]	@ 0x64
 801166c:	e7bf      	b.n	80115ee <_strtod_l+0x146>
 801166e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8011670:	1c5a      	adds	r2, r3, #1
 8011672:	9219      	str	r2, [sp, #100]	@ 0x64
 8011674:	785a      	ldrb	r2, [r3, #1]
 8011676:	f1b9 0f00 	cmp.w	r9, #0
 801167a:	d03b      	beq.n	80116f4 <_strtod_l+0x24c>
 801167c:	900a      	str	r0, [sp, #40]	@ 0x28
 801167e:	464d      	mov	r5, r9
 8011680:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8011684:	2b09      	cmp	r3, #9
 8011686:	d912      	bls.n	80116ae <_strtod_l+0x206>
 8011688:	2301      	movs	r3, #1
 801168a:	e7c2      	b.n	8011612 <_strtod_l+0x16a>
 801168c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801168e:	1c5a      	adds	r2, r3, #1
 8011690:	9219      	str	r2, [sp, #100]	@ 0x64
 8011692:	785a      	ldrb	r2, [r3, #1]
 8011694:	3001      	adds	r0, #1
 8011696:	2a30      	cmp	r2, #48	@ 0x30
 8011698:	d0f8      	beq.n	801168c <_strtod_l+0x1e4>
 801169a:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801169e:	2b08      	cmp	r3, #8
 80116a0:	f200 84d2 	bhi.w	8012048 <_strtod_l+0xba0>
 80116a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80116a6:	900a      	str	r0, [sp, #40]	@ 0x28
 80116a8:	2000      	movs	r0, #0
 80116aa:	930c      	str	r3, [sp, #48]	@ 0x30
 80116ac:	4605      	mov	r5, r0
 80116ae:	3a30      	subs	r2, #48	@ 0x30
 80116b0:	f100 0301 	add.w	r3, r0, #1
 80116b4:	d018      	beq.n	80116e8 <_strtod_l+0x240>
 80116b6:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80116b8:	4419      	add	r1, r3
 80116ba:	910a      	str	r1, [sp, #40]	@ 0x28
 80116bc:	462e      	mov	r6, r5
 80116be:	f04f 0e0a 	mov.w	lr, #10
 80116c2:	1c71      	adds	r1, r6, #1
 80116c4:	eba1 0c05 	sub.w	ip, r1, r5
 80116c8:	4563      	cmp	r3, ip
 80116ca:	dc15      	bgt.n	80116f8 <_strtod_l+0x250>
 80116cc:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80116d0:	182b      	adds	r3, r5, r0
 80116d2:	2b08      	cmp	r3, #8
 80116d4:	f105 0501 	add.w	r5, r5, #1
 80116d8:	4405      	add	r5, r0
 80116da:	dc1a      	bgt.n	8011712 <_strtod_l+0x26a>
 80116dc:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80116de:	230a      	movs	r3, #10
 80116e0:	fb03 2301 	mla	r3, r3, r1, r2
 80116e4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80116e6:	2300      	movs	r3, #0
 80116e8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80116ea:	1c51      	adds	r1, r2, #1
 80116ec:	9119      	str	r1, [sp, #100]	@ 0x64
 80116ee:	7852      	ldrb	r2, [r2, #1]
 80116f0:	4618      	mov	r0, r3
 80116f2:	e7c5      	b.n	8011680 <_strtod_l+0x1d8>
 80116f4:	4648      	mov	r0, r9
 80116f6:	e7ce      	b.n	8011696 <_strtod_l+0x1ee>
 80116f8:	2e08      	cmp	r6, #8
 80116fa:	dc05      	bgt.n	8011708 <_strtod_l+0x260>
 80116fc:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80116fe:	fb0e f606 	mul.w	r6, lr, r6
 8011702:	960b      	str	r6, [sp, #44]	@ 0x2c
 8011704:	460e      	mov	r6, r1
 8011706:	e7dc      	b.n	80116c2 <_strtod_l+0x21a>
 8011708:	2910      	cmp	r1, #16
 801170a:	bfd8      	it	le
 801170c:	fb0e f707 	mulle.w	r7, lr, r7
 8011710:	e7f8      	b.n	8011704 <_strtod_l+0x25c>
 8011712:	2b0f      	cmp	r3, #15
 8011714:	bfdc      	itt	le
 8011716:	230a      	movle	r3, #10
 8011718:	fb03 2707 	mlale	r7, r3, r7, r2
 801171c:	e7e3      	b.n	80116e6 <_strtod_l+0x23e>
 801171e:	2300      	movs	r3, #0
 8011720:	930a      	str	r3, [sp, #40]	@ 0x28
 8011722:	2301      	movs	r3, #1
 8011724:	e77a      	b.n	801161c <_strtod_l+0x174>
 8011726:	f04f 0c00 	mov.w	ip, #0
 801172a:	1ca2      	adds	r2, r4, #2
 801172c:	9219      	str	r2, [sp, #100]	@ 0x64
 801172e:	78a2      	ldrb	r2, [r4, #2]
 8011730:	e782      	b.n	8011638 <_strtod_l+0x190>
 8011732:	f04f 0c01 	mov.w	ip, #1
 8011736:	e7f8      	b.n	801172a <_strtod_l+0x282>
 8011738:	08016214 	.word	0x08016214
 801173c:	08016061 	.word	0x08016061
 8011740:	7ff00000 	.word	0x7ff00000
 8011744:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011746:	1c51      	adds	r1, r2, #1
 8011748:	9119      	str	r1, [sp, #100]	@ 0x64
 801174a:	7852      	ldrb	r2, [r2, #1]
 801174c:	2a30      	cmp	r2, #48	@ 0x30
 801174e:	d0f9      	beq.n	8011744 <_strtod_l+0x29c>
 8011750:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8011754:	2908      	cmp	r1, #8
 8011756:	f63f af75 	bhi.w	8011644 <_strtod_l+0x19c>
 801175a:	3a30      	subs	r2, #48	@ 0x30
 801175c:	9209      	str	r2, [sp, #36]	@ 0x24
 801175e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011760:	920f      	str	r2, [sp, #60]	@ 0x3c
 8011762:	f04f 080a 	mov.w	r8, #10
 8011766:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8011768:	1c56      	adds	r6, r2, #1
 801176a:	9619      	str	r6, [sp, #100]	@ 0x64
 801176c:	7852      	ldrb	r2, [r2, #1]
 801176e:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8011772:	f1be 0f09 	cmp.w	lr, #9
 8011776:	d939      	bls.n	80117ec <_strtod_l+0x344>
 8011778:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801177a:	1a76      	subs	r6, r6, r1
 801177c:	2e08      	cmp	r6, #8
 801177e:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8011782:	dc03      	bgt.n	801178c <_strtod_l+0x2e4>
 8011784:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011786:	4588      	cmp	r8, r1
 8011788:	bfa8      	it	ge
 801178a:	4688      	movge	r8, r1
 801178c:	f1bc 0f00 	cmp.w	ip, #0
 8011790:	d001      	beq.n	8011796 <_strtod_l+0x2ee>
 8011792:	f1c8 0800 	rsb	r8, r8, #0
 8011796:	2d00      	cmp	r5, #0
 8011798:	d14e      	bne.n	8011838 <_strtod_l+0x390>
 801179a:	9908      	ldr	r1, [sp, #32]
 801179c:	4308      	orrs	r0, r1
 801179e:	f47f aebc 	bne.w	801151a <_strtod_l+0x72>
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	f47f aed4 	bne.w	8011550 <_strtod_l+0xa8>
 80117a8:	2a69      	cmp	r2, #105	@ 0x69
 80117aa:	d028      	beq.n	80117fe <_strtod_l+0x356>
 80117ac:	dc25      	bgt.n	80117fa <_strtod_l+0x352>
 80117ae:	2a49      	cmp	r2, #73	@ 0x49
 80117b0:	d025      	beq.n	80117fe <_strtod_l+0x356>
 80117b2:	2a4e      	cmp	r2, #78	@ 0x4e
 80117b4:	f47f aecc 	bne.w	8011550 <_strtod_l+0xa8>
 80117b8:	499a      	ldr	r1, [pc, #616]	@ (8011a24 <_strtod_l+0x57c>)
 80117ba:	a819      	add	r0, sp, #100	@ 0x64
 80117bc:	f001 ff18 	bl	80135f0 <__match>
 80117c0:	2800      	cmp	r0, #0
 80117c2:	f43f aec5 	beq.w	8011550 <_strtod_l+0xa8>
 80117c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80117c8:	781b      	ldrb	r3, [r3, #0]
 80117ca:	2b28      	cmp	r3, #40	@ 0x28
 80117cc:	d12e      	bne.n	801182c <_strtod_l+0x384>
 80117ce:	4996      	ldr	r1, [pc, #600]	@ (8011a28 <_strtod_l+0x580>)
 80117d0:	aa1c      	add	r2, sp, #112	@ 0x70
 80117d2:	a819      	add	r0, sp, #100	@ 0x64
 80117d4:	f001 ff20 	bl	8013618 <__hexnan>
 80117d8:	2805      	cmp	r0, #5
 80117da:	d127      	bne.n	801182c <_strtod_l+0x384>
 80117dc:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80117de:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80117e2:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80117e6:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80117ea:	e696      	b.n	801151a <_strtod_l+0x72>
 80117ec:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80117ee:	fb08 2101 	mla	r1, r8, r1, r2
 80117f2:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80117f6:	9209      	str	r2, [sp, #36]	@ 0x24
 80117f8:	e7b5      	b.n	8011766 <_strtod_l+0x2be>
 80117fa:	2a6e      	cmp	r2, #110	@ 0x6e
 80117fc:	e7da      	b.n	80117b4 <_strtod_l+0x30c>
 80117fe:	498b      	ldr	r1, [pc, #556]	@ (8011a2c <_strtod_l+0x584>)
 8011800:	a819      	add	r0, sp, #100	@ 0x64
 8011802:	f001 fef5 	bl	80135f0 <__match>
 8011806:	2800      	cmp	r0, #0
 8011808:	f43f aea2 	beq.w	8011550 <_strtod_l+0xa8>
 801180c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801180e:	4988      	ldr	r1, [pc, #544]	@ (8011a30 <_strtod_l+0x588>)
 8011810:	3b01      	subs	r3, #1
 8011812:	a819      	add	r0, sp, #100	@ 0x64
 8011814:	9319      	str	r3, [sp, #100]	@ 0x64
 8011816:	f001 feeb 	bl	80135f0 <__match>
 801181a:	b910      	cbnz	r0, 8011822 <_strtod_l+0x37a>
 801181c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801181e:	3301      	adds	r3, #1
 8011820:	9319      	str	r3, [sp, #100]	@ 0x64
 8011822:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8011a40 <_strtod_l+0x598>
 8011826:	f04f 0a00 	mov.w	sl, #0
 801182a:	e676      	b.n	801151a <_strtod_l+0x72>
 801182c:	4881      	ldr	r0, [pc, #516]	@ (8011a34 <_strtod_l+0x58c>)
 801182e:	f000 fda3 	bl	8012378 <nan>
 8011832:	ec5b ab10 	vmov	sl, fp, d0
 8011836:	e670      	b.n	801151a <_strtod_l+0x72>
 8011838:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801183a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801183c:	eba8 0303 	sub.w	r3, r8, r3
 8011840:	f1b9 0f00 	cmp.w	r9, #0
 8011844:	bf08      	it	eq
 8011846:	46a9      	moveq	r9, r5
 8011848:	2d10      	cmp	r5, #16
 801184a:	9309      	str	r3, [sp, #36]	@ 0x24
 801184c:	462c      	mov	r4, r5
 801184e:	bfa8      	it	ge
 8011850:	2410      	movge	r4, #16
 8011852:	f7ee fe5f 	bl	8000514 <__aeabi_ui2d>
 8011856:	2d09      	cmp	r5, #9
 8011858:	4682      	mov	sl, r0
 801185a:	468b      	mov	fp, r1
 801185c:	dc13      	bgt.n	8011886 <_strtod_l+0x3de>
 801185e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011860:	2b00      	cmp	r3, #0
 8011862:	f43f ae5a 	beq.w	801151a <_strtod_l+0x72>
 8011866:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011868:	dd78      	ble.n	801195c <_strtod_l+0x4b4>
 801186a:	2b16      	cmp	r3, #22
 801186c:	dc5f      	bgt.n	801192e <_strtod_l+0x486>
 801186e:	4972      	ldr	r1, [pc, #456]	@ (8011a38 <_strtod_l+0x590>)
 8011870:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8011874:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011878:	4652      	mov	r2, sl
 801187a:	465b      	mov	r3, fp
 801187c:	f7ee fec4 	bl	8000608 <__aeabi_dmul>
 8011880:	4682      	mov	sl, r0
 8011882:	468b      	mov	fp, r1
 8011884:	e649      	b.n	801151a <_strtod_l+0x72>
 8011886:	4b6c      	ldr	r3, [pc, #432]	@ (8011a38 <_strtod_l+0x590>)
 8011888:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801188c:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8011890:	f7ee feba 	bl	8000608 <__aeabi_dmul>
 8011894:	4682      	mov	sl, r0
 8011896:	4638      	mov	r0, r7
 8011898:	468b      	mov	fp, r1
 801189a:	f7ee fe3b 	bl	8000514 <__aeabi_ui2d>
 801189e:	4602      	mov	r2, r0
 80118a0:	460b      	mov	r3, r1
 80118a2:	4650      	mov	r0, sl
 80118a4:	4659      	mov	r1, fp
 80118a6:	f7ee fcf9 	bl	800029c <__adddf3>
 80118aa:	2d0f      	cmp	r5, #15
 80118ac:	4682      	mov	sl, r0
 80118ae:	468b      	mov	fp, r1
 80118b0:	ddd5      	ble.n	801185e <_strtod_l+0x3b6>
 80118b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80118b4:	1b2c      	subs	r4, r5, r4
 80118b6:	441c      	add	r4, r3
 80118b8:	2c00      	cmp	r4, #0
 80118ba:	f340 8093 	ble.w	80119e4 <_strtod_l+0x53c>
 80118be:	f014 030f 	ands.w	r3, r4, #15
 80118c2:	d00a      	beq.n	80118da <_strtod_l+0x432>
 80118c4:	495c      	ldr	r1, [pc, #368]	@ (8011a38 <_strtod_l+0x590>)
 80118c6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80118ca:	4652      	mov	r2, sl
 80118cc:	465b      	mov	r3, fp
 80118ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 80118d2:	f7ee fe99 	bl	8000608 <__aeabi_dmul>
 80118d6:	4682      	mov	sl, r0
 80118d8:	468b      	mov	fp, r1
 80118da:	f034 040f 	bics.w	r4, r4, #15
 80118de:	d073      	beq.n	80119c8 <_strtod_l+0x520>
 80118e0:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80118e4:	dd49      	ble.n	801197a <_strtod_l+0x4d2>
 80118e6:	2400      	movs	r4, #0
 80118e8:	46a0      	mov	r8, r4
 80118ea:	940b      	str	r4, [sp, #44]	@ 0x2c
 80118ec:	46a1      	mov	r9, r4
 80118ee:	9a05      	ldr	r2, [sp, #20]
 80118f0:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8011a40 <_strtod_l+0x598>
 80118f4:	2322      	movs	r3, #34	@ 0x22
 80118f6:	6013      	str	r3, [r2, #0]
 80118f8:	f04f 0a00 	mov.w	sl, #0
 80118fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80118fe:	2b00      	cmp	r3, #0
 8011900:	f43f ae0b 	beq.w	801151a <_strtod_l+0x72>
 8011904:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011906:	9805      	ldr	r0, [sp, #20]
 8011908:	f002 fab8 	bl	8013e7c <_Bfree>
 801190c:	9805      	ldr	r0, [sp, #20]
 801190e:	4649      	mov	r1, r9
 8011910:	f002 fab4 	bl	8013e7c <_Bfree>
 8011914:	9805      	ldr	r0, [sp, #20]
 8011916:	4641      	mov	r1, r8
 8011918:	f002 fab0 	bl	8013e7c <_Bfree>
 801191c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801191e:	9805      	ldr	r0, [sp, #20]
 8011920:	f002 faac 	bl	8013e7c <_Bfree>
 8011924:	9805      	ldr	r0, [sp, #20]
 8011926:	4621      	mov	r1, r4
 8011928:	f002 faa8 	bl	8013e7c <_Bfree>
 801192c:	e5f5      	b.n	801151a <_strtod_l+0x72>
 801192e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011930:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8011934:	4293      	cmp	r3, r2
 8011936:	dbbc      	blt.n	80118b2 <_strtod_l+0x40a>
 8011938:	4c3f      	ldr	r4, [pc, #252]	@ (8011a38 <_strtod_l+0x590>)
 801193a:	f1c5 050f 	rsb	r5, r5, #15
 801193e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8011942:	4652      	mov	r2, sl
 8011944:	465b      	mov	r3, fp
 8011946:	e9d1 0100 	ldrd	r0, r1, [r1]
 801194a:	f7ee fe5d 	bl	8000608 <__aeabi_dmul>
 801194e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011950:	1b5d      	subs	r5, r3, r5
 8011952:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8011956:	e9d4 2300 	ldrd	r2, r3, [r4]
 801195a:	e78f      	b.n	801187c <_strtod_l+0x3d4>
 801195c:	3316      	adds	r3, #22
 801195e:	dba8      	blt.n	80118b2 <_strtod_l+0x40a>
 8011960:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011962:	eba3 0808 	sub.w	r8, r3, r8
 8011966:	4b34      	ldr	r3, [pc, #208]	@ (8011a38 <_strtod_l+0x590>)
 8011968:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801196c:	e9d8 2300 	ldrd	r2, r3, [r8]
 8011970:	4650      	mov	r0, sl
 8011972:	4659      	mov	r1, fp
 8011974:	f7ee ff72 	bl	800085c <__aeabi_ddiv>
 8011978:	e782      	b.n	8011880 <_strtod_l+0x3d8>
 801197a:	2300      	movs	r3, #0
 801197c:	4f2f      	ldr	r7, [pc, #188]	@ (8011a3c <_strtod_l+0x594>)
 801197e:	1124      	asrs	r4, r4, #4
 8011980:	4650      	mov	r0, sl
 8011982:	4659      	mov	r1, fp
 8011984:	461e      	mov	r6, r3
 8011986:	2c01      	cmp	r4, #1
 8011988:	dc21      	bgt.n	80119ce <_strtod_l+0x526>
 801198a:	b10b      	cbz	r3, 8011990 <_strtod_l+0x4e8>
 801198c:	4682      	mov	sl, r0
 801198e:	468b      	mov	fp, r1
 8011990:	492a      	ldr	r1, [pc, #168]	@ (8011a3c <_strtod_l+0x594>)
 8011992:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8011996:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801199a:	4652      	mov	r2, sl
 801199c:	465b      	mov	r3, fp
 801199e:	e9d1 0100 	ldrd	r0, r1, [r1]
 80119a2:	f7ee fe31 	bl	8000608 <__aeabi_dmul>
 80119a6:	4b26      	ldr	r3, [pc, #152]	@ (8011a40 <_strtod_l+0x598>)
 80119a8:	460a      	mov	r2, r1
 80119aa:	400b      	ands	r3, r1
 80119ac:	4925      	ldr	r1, [pc, #148]	@ (8011a44 <_strtod_l+0x59c>)
 80119ae:	428b      	cmp	r3, r1
 80119b0:	4682      	mov	sl, r0
 80119b2:	d898      	bhi.n	80118e6 <_strtod_l+0x43e>
 80119b4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 80119b8:	428b      	cmp	r3, r1
 80119ba:	bf86      	itte	hi
 80119bc:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8011a48 <_strtod_l+0x5a0>
 80119c0:	f04f 3aff 	movhi.w	sl, #4294967295	@ 0xffffffff
 80119c4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80119c8:	2300      	movs	r3, #0
 80119ca:	9308      	str	r3, [sp, #32]
 80119cc:	e076      	b.n	8011abc <_strtod_l+0x614>
 80119ce:	07e2      	lsls	r2, r4, #31
 80119d0:	d504      	bpl.n	80119dc <_strtod_l+0x534>
 80119d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80119d6:	f7ee fe17 	bl	8000608 <__aeabi_dmul>
 80119da:	2301      	movs	r3, #1
 80119dc:	3601      	adds	r6, #1
 80119de:	1064      	asrs	r4, r4, #1
 80119e0:	3708      	adds	r7, #8
 80119e2:	e7d0      	b.n	8011986 <_strtod_l+0x4de>
 80119e4:	d0f0      	beq.n	80119c8 <_strtod_l+0x520>
 80119e6:	4264      	negs	r4, r4
 80119e8:	f014 020f 	ands.w	r2, r4, #15
 80119ec:	d00a      	beq.n	8011a04 <_strtod_l+0x55c>
 80119ee:	4b12      	ldr	r3, [pc, #72]	@ (8011a38 <_strtod_l+0x590>)
 80119f0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80119f4:	4650      	mov	r0, sl
 80119f6:	4659      	mov	r1, fp
 80119f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80119fc:	f7ee ff2e 	bl	800085c <__aeabi_ddiv>
 8011a00:	4682      	mov	sl, r0
 8011a02:	468b      	mov	fp, r1
 8011a04:	1124      	asrs	r4, r4, #4
 8011a06:	d0df      	beq.n	80119c8 <_strtod_l+0x520>
 8011a08:	2c1f      	cmp	r4, #31
 8011a0a:	dd1f      	ble.n	8011a4c <_strtod_l+0x5a4>
 8011a0c:	2400      	movs	r4, #0
 8011a0e:	46a0      	mov	r8, r4
 8011a10:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011a12:	46a1      	mov	r9, r4
 8011a14:	9a05      	ldr	r2, [sp, #20]
 8011a16:	2322      	movs	r3, #34	@ 0x22
 8011a18:	f04f 0a00 	mov.w	sl, #0
 8011a1c:	f04f 0b00 	mov.w	fp, #0
 8011a20:	6013      	str	r3, [r2, #0]
 8011a22:	e76b      	b.n	80118fc <_strtod_l+0x454>
 8011a24:	08016035 	.word	0x08016035
 8011a28:	08016200 	.word	0x08016200
 8011a2c:	0801602d 	.word	0x0801602d
 8011a30:	0801606e 	.word	0x0801606e
 8011a34:	080161fd 	.word	0x080161fd
 8011a38:	08016388 	.word	0x08016388
 8011a3c:	08016360 	.word	0x08016360
 8011a40:	7ff00000 	.word	0x7ff00000
 8011a44:	7ca00000 	.word	0x7ca00000
 8011a48:	7fefffff 	.word	0x7fefffff
 8011a4c:	f014 0310 	ands.w	r3, r4, #16
 8011a50:	bf18      	it	ne
 8011a52:	236a      	movne	r3, #106	@ 0x6a
 8011a54:	4ea9      	ldr	r6, [pc, #676]	@ (8011cfc <_strtod_l+0x854>)
 8011a56:	9308      	str	r3, [sp, #32]
 8011a58:	4650      	mov	r0, sl
 8011a5a:	4659      	mov	r1, fp
 8011a5c:	2300      	movs	r3, #0
 8011a5e:	07e7      	lsls	r7, r4, #31
 8011a60:	d504      	bpl.n	8011a6c <_strtod_l+0x5c4>
 8011a62:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011a66:	f7ee fdcf 	bl	8000608 <__aeabi_dmul>
 8011a6a:	2301      	movs	r3, #1
 8011a6c:	1064      	asrs	r4, r4, #1
 8011a6e:	f106 0608 	add.w	r6, r6, #8
 8011a72:	d1f4      	bne.n	8011a5e <_strtod_l+0x5b6>
 8011a74:	b10b      	cbz	r3, 8011a7a <_strtod_l+0x5d2>
 8011a76:	4682      	mov	sl, r0
 8011a78:	468b      	mov	fp, r1
 8011a7a:	9b08      	ldr	r3, [sp, #32]
 8011a7c:	b1b3      	cbz	r3, 8011aac <_strtod_l+0x604>
 8011a7e:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8011a82:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8011a86:	2b00      	cmp	r3, #0
 8011a88:	4659      	mov	r1, fp
 8011a8a:	dd0f      	ble.n	8011aac <_strtod_l+0x604>
 8011a8c:	2b1f      	cmp	r3, #31
 8011a8e:	dd56      	ble.n	8011b3e <_strtod_l+0x696>
 8011a90:	2b34      	cmp	r3, #52	@ 0x34
 8011a92:	bfde      	ittt	le
 8011a94:	f04f 33ff 	movle.w	r3, #4294967295	@ 0xffffffff
 8011a98:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8011a9c:	4093      	lslle	r3, r2
 8011a9e:	f04f 0a00 	mov.w	sl, #0
 8011aa2:	bfcc      	ite	gt
 8011aa4:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011aa8:	ea03 0b01 	andle.w	fp, r3, r1
 8011aac:	2200      	movs	r2, #0
 8011aae:	2300      	movs	r3, #0
 8011ab0:	4650      	mov	r0, sl
 8011ab2:	4659      	mov	r1, fp
 8011ab4:	f7ef f810 	bl	8000ad8 <__aeabi_dcmpeq>
 8011ab8:	2800      	cmp	r0, #0
 8011aba:	d1a7      	bne.n	8011a0c <_strtod_l+0x564>
 8011abc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011abe:	9300      	str	r3, [sp, #0]
 8011ac0:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011ac2:	9805      	ldr	r0, [sp, #20]
 8011ac4:	462b      	mov	r3, r5
 8011ac6:	464a      	mov	r2, r9
 8011ac8:	f002 fa40 	bl	8013f4c <__s2b>
 8011acc:	900b      	str	r0, [sp, #44]	@ 0x2c
 8011ace:	2800      	cmp	r0, #0
 8011ad0:	f43f af09 	beq.w	80118e6 <_strtod_l+0x43e>
 8011ad4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011ad6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ad8:	2a00      	cmp	r2, #0
 8011ada:	eba3 0308 	sub.w	r3, r3, r8
 8011ade:	bfa8      	it	ge
 8011ae0:	2300      	movge	r3, #0
 8011ae2:	9312      	str	r3, [sp, #72]	@ 0x48
 8011ae4:	2400      	movs	r4, #0
 8011ae6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8011aea:	9316      	str	r3, [sp, #88]	@ 0x58
 8011aec:	46a0      	mov	r8, r4
 8011aee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011af0:	9805      	ldr	r0, [sp, #20]
 8011af2:	6859      	ldr	r1, [r3, #4]
 8011af4:	f002 f982 	bl	8013dfc <_Balloc>
 8011af8:	4681      	mov	r9, r0
 8011afa:	2800      	cmp	r0, #0
 8011afc:	f43f aef7 	beq.w	80118ee <_strtod_l+0x446>
 8011b00:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011b02:	691a      	ldr	r2, [r3, #16]
 8011b04:	3202      	adds	r2, #2
 8011b06:	f103 010c 	add.w	r1, r3, #12
 8011b0a:	0092      	lsls	r2, r2, #2
 8011b0c:	300c      	adds	r0, #12
 8011b0e:	f000 fc23 	bl	8012358 <memcpy>
 8011b12:	ec4b ab10 	vmov	d0, sl, fp
 8011b16:	9805      	ldr	r0, [sp, #20]
 8011b18:	aa1c      	add	r2, sp, #112	@ 0x70
 8011b1a:	a91b      	add	r1, sp, #108	@ 0x6c
 8011b1c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8011b20:	f002 fd48 	bl	80145b4 <__d2b>
 8011b24:	901a      	str	r0, [sp, #104]	@ 0x68
 8011b26:	2800      	cmp	r0, #0
 8011b28:	f43f aee1 	beq.w	80118ee <_strtod_l+0x446>
 8011b2c:	9805      	ldr	r0, [sp, #20]
 8011b2e:	2101      	movs	r1, #1
 8011b30:	f002 faa2 	bl	8014078 <__i2b>
 8011b34:	4680      	mov	r8, r0
 8011b36:	b948      	cbnz	r0, 8011b4c <_strtod_l+0x6a4>
 8011b38:	f04f 0800 	mov.w	r8, #0
 8011b3c:	e6d7      	b.n	80118ee <_strtod_l+0x446>
 8011b3e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011b42:	fa02 f303 	lsl.w	r3, r2, r3
 8011b46:	ea03 0a0a 	and.w	sl, r3, sl
 8011b4a:	e7af      	b.n	8011aac <_strtod_l+0x604>
 8011b4c:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8011b4e:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8011b50:	2d00      	cmp	r5, #0
 8011b52:	bfab      	itete	ge
 8011b54:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8011b56:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8011b58:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8011b5a:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8011b5c:	bfac      	ite	ge
 8011b5e:	18ef      	addge	r7, r5, r3
 8011b60:	1b5e      	sublt	r6, r3, r5
 8011b62:	9b08      	ldr	r3, [sp, #32]
 8011b64:	1aed      	subs	r5, r5, r3
 8011b66:	4415      	add	r5, r2
 8011b68:	4b65      	ldr	r3, [pc, #404]	@ (8011d00 <_strtod_l+0x858>)
 8011b6a:	3d01      	subs	r5, #1
 8011b6c:	429d      	cmp	r5, r3
 8011b6e:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8011b72:	da50      	bge.n	8011c16 <_strtod_l+0x76e>
 8011b74:	1b5b      	subs	r3, r3, r5
 8011b76:	2b1f      	cmp	r3, #31
 8011b78:	eba2 0203 	sub.w	r2, r2, r3
 8011b7c:	f04f 0101 	mov.w	r1, #1
 8011b80:	dc3d      	bgt.n	8011bfe <_strtod_l+0x756>
 8011b82:	fa01 f303 	lsl.w	r3, r1, r3
 8011b86:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011b88:	2300      	movs	r3, #0
 8011b8a:	9310      	str	r3, [sp, #64]	@ 0x40
 8011b8c:	18bd      	adds	r5, r7, r2
 8011b8e:	9b08      	ldr	r3, [sp, #32]
 8011b90:	42af      	cmp	r7, r5
 8011b92:	4416      	add	r6, r2
 8011b94:	441e      	add	r6, r3
 8011b96:	463b      	mov	r3, r7
 8011b98:	bfa8      	it	ge
 8011b9a:	462b      	movge	r3, r5
 8011b9c:	42b3      	cmp	r3, r6
 8011b9e:	bfa8      	it	ge
 8011ba0:	4633      	movge	r3, r6
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	bfc2      	ittt	gt
 8011ba6:	1aed      	subgt	r5, r5, r3
 8011ba8:	1af6      	subgt	r6, r6, r3
 8011baa:	1aff      	subgt	r7, r7, r3
 8011bac:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	dd16      	ble.n	8011be0 <_strtod_l+0x738>
 8011bb2:	4641      	mov	r1, r8
 8011bb4:	9805      	ldr	r0, [sp, #20]
 8011bb6:	461a      	mov	r2, r3
 8011bb8:	f002 fb16 	bl	80141e8 <__pow5mult>
 8011bbc:	4680      	mov	r8, r0
 8011bbe:	2800      	cmp	r0, #0
 8011bc0:	d0ba      	beq.n	8011b38 <_strtod_l+0x690>
 8011bc2:	4601      	mov	r1, r0
 8011bc4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011bc6:	9805      	ldr	r0, [sp, #20]
 8011bc8:	f002 fa6c 	bl	80140a4 <__multiply>
 8011bcc:	900a      	str	r0, [sp, #40]	@ 0x28
 8011bce:	2800      	cmp	r0, #0
 8011bd0:	f43f ae8d 	beq.w	80118ee <_strtod_l+0x446>
 8011bd4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011bd6:	9805      	ldr	r0, [sp, #20]
 8011bd8:	f002 f950 	bl	8013e7c <_Bfree>
 8011bdc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011bde:	931a      	str	r3, [sp, #104]	@ 0x68
 8011be0:	2d00      	cmp	r5, #0
 8011be2:	dc1d      	bgt.n	8011c20 <_strtod_l+0x778>
 8011be4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	dd23      	ble.n	8011c32 <_strtod_l+0x78a>
 8011bea:	4649      	mov	r1, r9
 8011bec:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8011bee:	9805      	ldr	r0, [sp, #20]
 8011bf0:	f002 fafa 	bl	80141e8 <__pow5mult>
 8011bf4:	4681      	mov	r9, r0
 8011bf6:	b9e0      	cbnz	r0, 8011c32 <_strtod_l+0x78a>
 8011bf8:	f04f 0900 	mov.w	r9, #0
 8011bfc:	e677      	b.n	80118ee <_strtod_l+0x446>
 8011bfe:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8011c02:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8011c06:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8011c0a:	35e2      	adds	r5, #226	@ 0xe2
 8011c0c:	fa01 f305 	lsl.w	r3, r1, r5
 8011c10:	9310      	str	r3, [sp, #64]	@ 0x40
 8011c12:	9113      	str	r1, [sp, #76]	@ 0x4c
 8011c14:	e7ba      	b.n	8011b8c <_strtod_l+0x6e4>
 8011c16:	2300      	movs	r3, #0
 8011c18:	9310      	str	r3, [sp, #64]	@ 0x40
 8011c1a:	2301      	movs	r3, #1
 8011c1c:	9313      	str	r3, [sp, #76]	@ 0x4c
 8011c1e:	e7b5      	b.n	8011b8c <_strtod_l+0x6e4>
 8011c20:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011c22:	9805      	ldr	r0, [sp, #20]
 8011c24:	462a      	mov	r2, r5
 8011c26:	f002 fb39 	bl	801429c <__lshift>
 8011c2a:	901a      	str	r0, [sp, #104]	@ 0x68
 8011c2c:	2800      	cmp	r0, #0
 8011c2e:	d1d9      	bne.n	8011be4 <_strtod_l+0x73c>
 8011c30:	e65d      	b.n	80118ee <_strtod_l+0x446>
 8011c32:	2e00      	cmp	r6, #0
 8011c34:	dd07      	ble.n	8011c46 <_strtod_l+0x79e>
 8011c36:	4649      	mov	r1, r9
 8011c38:	9805      	ldr	r0, [sp, #20]
 8011c3a:	4632      	mov	r2, r6
 8011c3c:	f002 fb2e 	bl	801429c <__lshift>
 8011c40:	4681      	mov	r9, r0
 8011c42:	2800      	cmp	r0, #0
 8011c44:	d0d8      	beq.n	8011bf8 <_strtod_l+0x750>
 8011c46:	2f00      	cmp	r7, #0
 8011c48:	dd08      	ble.n	8011c5c <_strtod_l+0x7b4>
 8011c4a:	4641      	mov	r1, r8
 8011c4c:	9805      	ldr	r0, [sp, #20]
 8011c4e:	463a      	mov	r2, r7
 8011c50:	f002 fb24 	bl	801429c <__lshift>
 8011c54:	4680      	mov	r8, r0
 8011c56:	2800      	cmp	r0, #0
 8011c58:	f43f ae49 	beq.w	80118ee <_strtod_l+0x446>
 8011c5c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011c5e:	9805      	ldr	r0, [sp, #20]
 8011c60:	464a      	mov	r2, r9
 8011c62:	f002 fba3 	bl	80143ac <__mdiff>
 8011c66:	4604      	mov	r4, r0
 8011c68:	2800      	cmp	r0, #0
 8011c6a:	f43f ae40 	beq.w	80118ee <_strtod_l+0x446>
 8011c6e:	68c3      	ldr	r3, [r0, #12]
 8011c70:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011c72:	2300      	movs	r3, #0
 8011c74:	60c3      	str	r3, [r0, #12]
 8011c76:	4641      	mov	r1, r8
 8011c78:	f002 fb7c 	bl	8014374 <__mcmp>
 8011c7c:	2800      	cmp	r0, #0
 8011c7e:	da45      	bge.n	8011d0c <_strtod_l+0x864>
 8011c80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011c82:	ea53 030a 	orrs.w	r3, r3, sl
 8011c86:	d16b      	bne.n	8011d60 <_strtod_l+0x8b8>
 8011c88:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011c8c:	2b00      	cmp	r3, #0
 8011c8e:	d167      	bne.n	8011d60 <_strtod_l+0x8b8>
 8011c90:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011c94:	0d1b      	lsrs	r3, r3, #20
 8011c96:	051b      	lsls	r3, r3, #20
 8011c98:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011c9c:	d960      	bls.n	8011d60 <_strtod_l+0x8b8>
 8011c9e:	6963      	ldr	r3, [r4, #20]
 8011ca0:	b913      	cbnz	r3, 8011ca8 <_strtod_l+0x800>
 8011ca2:	6923      	ldr	r3, [r4, #16]
 8011ca4:	2b01      	cmp	r3, #1
 8011ca6:	dd5b      	ble.n	8011d60 <_strtod_l+0x8b8>
 8011ca8:	4621      	mov	r1, r4
 8011caa:	2201      	movs	r2, #1
 8011cac:	9805      	ldr	r0, [sp, #20]
 8011cae:	f002 faf5 	bl	801429c <__lshift>
 8011cb2:	4641      	mov	r1, r8
 8011cb4:	4604      	mov	r4, r0
 8011cb6:	f002 fb5d 	bl	8014374 <__mcmp>
 8011cba:	2800      	cmp	r0, #0
 8011cbc:	dd50      	ble.n	8011d60 <_strtod_l+0x8b8>
 8011cbe:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011cc2:	9a08      	ldr	r2, [sp, #32]
 8011cc4:	0d1b      	lsrs	r3, r3, #20
 8011cc6:	051b      	lsls	r3, r3, #20
 8011cc8:	2a00      	cmp	r2, #0
 8011cca:	d06a      	beq.n	8011da2 <_strtod_l+0x8fa>
 8011ccc:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011cd0:	d867      	bhi.n	8011da2 <_strtod_l+0x8fa>
 8011cd2:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8011cd6:	f67f ae9d 	bls.w	8011a14 <_strtod_l+0x56c>
 8011cda:	4b0a      	ldr	r3, [pc, #40]	@ (8011d04 <_strtod_l+0x85c>)
 8011cdc:	4650      	mov	r0, sl
 8011cde:	4659      	mov	r1, fp
 8011ce0:	2200      	movs	r2, #0
 8011ce2:	f7ee fc91 	bl	8000608 <__aeabi_dmul>
 8011ce6:	4b08      	ldr	r3, [pc, #32]	@ (8011d08 <_strtod_l+0x860>)
 8011ce8:	400b      	ands	r3, r1
 8011cea:	4682      	mov	sl, r0
 8011cec:	468b      	mov	fp, r1
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	f47f ae08 	bne.w	8011904 <_strtod_l+0x45c>
 8011cf4:	9a05      	ldr	r2, [sp, #20]
 8011cf6:	2322      	movs	r3, #34	@ 0x22
 8011cf8:	6013      	str	r3, [r2, #0]
 8011cfa:	e603      	b.n	8011904 <_strtod_l+0x45c>
 8011cfc:	08016228 	.word	0x08016228
 8011d00:	fffffc02 	.word	0xfffffc02
 8011d04:	39500000 	.word	0x39500000
 8011d08:	7ff00000 	.word	0x7ff00000
 8011d0c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8011d10:	d165      	bne.n	8011dde <_strtod_l+0x936>
 8011d12:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011d14:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011d18:	b35a      	cbz	r2, 8011d72 <_strtod_l+0x8ca>
 8011d1a:	4a9f      	ldr	r2, [pc, #636]	@ (8011f98 <_strtod_l+0xaf0>)
 8011d1c:	4293      	cmp	r3, r2
 8011d1e:	d12b      	bne.n	8011d78 <_strtod_l+0x8d0>
 8011d20:	9b08      	ldr	r3, [sp, #32]
 8011d22:	4651      	mov	r1, sl
 8011d24:	b303      	cbz	r3, 8011d68 <_strtod_l+0x8c0>
 8011d26:	4b9d      	ldr	r3, [pc, #628]	@ (8011f9c <_strtod_l+0xaf4>)
 8011d28:	465a      	mov	r2, fp
 8011d2a:	4013      	ands	r3, r2
 8011d2c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8011d30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8011d34:	d81b      	bhi.n	8011d6e <_strtod_l+0x8c6>
 8011d36:	0d1b      	lsrs	r3, r3, #20
 8011d38:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8011d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8011d40:	4299      	cmp	r1, r3
 8011d42:	d119      	bne.n	8011d78 <_strtod_l+0x8d0>
 8011d44:	4b96      	ldr	r3, [pc, #600]	@ (8011fa0 <_strtod_l+0xaf8>)
 8011d46:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011d48:	429a      	cmp	r2, r3
 8011d4a:	d102      	bne.n	8011d52 <_strtod_l+0x8aa>
 8011d4c:	3101      	adds	r1, #1
 8011d4e:	f43f adce 	beq.w	80118ee <_strtod_l+0x446>
 8011d52:	4b92      	ldr	r3, [pc, #584]	@ (8011f9c <_strtod_l+0xaf4>)
 8011d54:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011d56:	401a      	ands	r2, r3
 8011d58:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8011d5c:	f04f 0a00 	mov.w	sl, #0
 8011d60:	9b08      	ldr	r3, [sp, #32]
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d1b9      	bne.n	8011cda <_strtod_l+0x832>
 8011d66:	e5cd      	b.n	8011904 <_strtod_l+0x45c>
 8011d68:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8011d6c:	e7e8      	b.n	8011d40 <_strtod_l+0x898>
 8011d6e:	4613      	mov	r3, r2
 8011d70:	e7e6      	b.n	8011d40 <_strtod_l+0x898>
 8011d72:	ea53 030a 	orrs.w	r3, r3, sl
 8011d76:	d0a2      	beq.n	8011cbe <_strtod_l+0x816>
 8011d78:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011d7a:	b1db      	cbz	r3, 8011db4 <_strtod_l+0x90c>
 8011d7c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011d7e:	4213      	tst	r3, r2
 8011d80:	d0ee      	beq.n	8011d60 <_strtod_l+0x8b8>
 8011d82:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011d84:	9a08      	ldr	r2, [sp, #32]
 8011d86:	4650      	mov	r0, sl
 8011d88:	4659      	mov	r1, fp
 8011d8a:	b1bb      	cbz	r3, 8011dbc <_strtod_l+0x914>
 8011d8c:	f7ff fb6c 	bl	8011468 <sulp>
 8011d90:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011d94:	ec53 2b10 	vmov	r2, r3, d0
 8011d98:	f7ee fa80 	bl	800029c <__adddf3>
 8011d9c:	4682      	mov	sl, r0
 8011d9e:	468b      	mov	fp, r1
 8011da0:	e7de      	b.n	8011d60 <_strtod_l+0x8b8>
 8011da2:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8011da6:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8011daa:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8011dae:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8011db2:	e7d5      	b.n	8011d60 <_strtod_l+0x8b8>
 8011db4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011db6:	ea13 0f0a 	tst.w	r3, sl
 8011dba:	e7e1      	b.n	8011d80 <_strtod_l+0x8d8>
 8011dbc:	f7ff fb54 	bl	8011468 <sulp>
 8011dc0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011dc4:	ec53 2b10 	vmov	r2, r3, d0
 8011dc8:	f7ee fa66 	bl	8000298 <__aeabi_dsub>
 8011dcc:	2200      	movs	r2, #0
 8011dce:	2300      	movs	r3, #0
 8011dd0:	4682      	mov	sl, r0
 8011dd2:	468b      	mov	fp, r1
 8011dd4:	f7ee fe80 	bl	8000ad8 <__aeabi_dcmpeq>
 8011dd8:	2800      	cmp	r0, #0
 8011dda:	d0c1      	beq.n	8011d60 <_strtod_l+0x8b8>
 8011ddc:	e61a      	b.n	8011a14 <_strtod_l+0x56c>
 8011dde:	4641      	mov	r1, r8
 8011de0:	4620      	mov	r0, r4
 8011de2:	f002 fc3f 	bl	8014664 <__ratio>
 8011de6:	ec57 6b10 	vmov	r6, r7, d0
 8011dea:	2200      	movs	r2, #0
 8011dec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011df0:	4630      	mov	r0, r6
 8011df2:	4639      	mov	r1, r7
 8011df4:	f7ee fe84 	bl	8000b00 <__aeabi_dcmple>
 8011df8:	2800      	cmp	r0, #0
 8011dfa:	d06f      	beq.n	8011edc <_strtod_l+0xa34>
 8011dfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011dfe:	2b00      	cmp	r3, #0
 8011e00:	d17a      	bne.n	8011ef8 <_strtod_l+0xa50>
 8011e02:	f1ba 0f00 	cmp.w	sl, #0
 8011e06:	d158      	bne.n	8011eba <_strtod_l+0xa12>
 8011e08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e0a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d15a      	bne.n	8011ec8 <_strtod_l+0xa20>
 8011e12:	4b64      	ldr	r3, [pc, #400]	@ (8011fa4 <_strtod_l+0xafc>)
 8011e14:	2200      	movs	r2, #0
 8011e16:	4630      	mov	r0, r6
 8011e18:	4639      	mov	r1, r7
 8011e1a:	f7ee fe67 	bl	8000aec <__aeabi_dcmplt>
 8011e1e:	2800      	cmp	r0, #0
 8011e20:	d159      	bne.n	8011ed6 <_strtod_l+0xa2e>
 8011e22:	4630      	mov	r0, r6
 8011e24:	4639      	mov	r1, r7
 8011e26:	4b60      	ldr	r3, [pc, #384]	@ (8011fa8 <_strtod_l+0xb00>)
 8011e28:	2200      	movs	r2, #0
 8011e2a:	f7ee fbed 	bl	8000608 <__aeabi_dmul>
 8011e2e:	4606      	mov	r6, r0
 8011e30:	460f      	mov	r7, r1
 8011e32:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8011e36:	9606      	str	r6, [sp, #24]
 8011e38:	9307      	str	r3, [sp, #28]
 8011e3a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011e3e:	4d57      	ldr	r5, [pc, #348]	@ (8011f9c <_strtod_l+0xaf4>)
 8011e40:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011e44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e46:	401d      	ands	r5, r3
 8011e48:	4b58      	ldr	r3, [pc, #352]	@ (8011fac <_strtod_l+0xb04>)
 8011e4a:	429d      	cmp	r5, r3
 8011e4c:	f040 80b2 	bne.w	8011fb4 <_strtod_l+0xb0c>
 8011e50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011e52:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 8011e56:	ec4b ab10 	vmov	d0, sl, fp
 8011e5a:	f002 fb3b 	bl	80144d4 <__ulp>
 8011e5e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8011e62:	ec51 0b10 	vmov	r0, r1, d0
 8011e66:	f7ee fbcf 	bl	8000608 <__aeabi_dmul>
 8011e6a:	4652      	mov	r2, sl
 8011e6c:	465b      	mov	r3, fp
 8011e6e:	f7ee fa15 	bl	800029c <__adddf3>
 8011e72:	460b      	mov	r3, r1
 8011e74:	4949      	ldr	r1, [pc, #292]	@ (8011f9c <_strtod_l+0xaf4>)
 8011e76:	4a4e      	ldr	r2, [pc, #312]	@ (8011fb0 <_strtod_l+0xb08>)
 8011e78:	4019      	ands	r1, r3
 8011e7a:	4291      	cmp	r1, r2
 8011e7c:	4682      	mov	sl, r0
 8011e7e:	d942      	bls.n	8011f06 <_strtod_l+0xa5e>
 8011e80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8011e82:	4b47      	ldr	r3, [pc, #284]	@ (8011fa0 <_strtod_l+0xaf8>)
 8011e84:	429a      	cmp	r2, r3
 8011e86:	d103      	bne.n	8011e90 <_strtod_l+0x9e8>
 8011e88:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8011e8a:	3301      	adds	r3, #1
 8011e8c:	f43f ad2f 	beq.w	80118ee <_strtod_l+0x446>
 8011e90:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8011fa0 <_strtod_l+0xaf8>
 8011e94:	f04f 3aff 	mov.w	sl, #4294967295	@ 0xffffffff
 8011e98:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011e9a:	9805      	ldr	r0, [sp, #20]
 8011e9c:	f001 ffee 	bl	8013e7c <_Bfree>
 8011ea0:	9805      	ldr	r0, [sp, #20]
 8011ea2:	4649      	mov	r1, r9
 8011ea4:	f001 ffea 	bl	8013e7c <_Bfree>
 8011ea8:	9805      	ldr	r0, [sp, #20]
 8011eaa:	4641      	mov	r1, r8
 8011eac:	f001 ffe6 	bl	8013e7c <_Bfree>
 8011eb0:	9805      	ldr	r0, [sp, #20]
 8011eb2:	4621      	mov	r1, r4
 8011eb4:	f001 ffe2 	bl	8013e7c <_Bfree>
 8011eb8:	e619      	b.n	8011aee <_strtod_l+0x646>
 8011eba:	f1ba 0f01 	cmp.w	sl, #1
 8011ebe:	d103      	bne.n	8011ec8 <_strtod_l+0xa20>
 8011ec0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011ec2:	2b00      	cmp	r3, #0
 8011ec4:	f43f ada6 	beq.w	8011a14 <_strtod_l+0x56c>
 8011ec8:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8011f78 <_strtod_l+0xad0>
 8011ecc:	4f35      	ldr	r7, [pc, #212]	@ (8011fa4 <_strtod_l+0xafc>)
 8011ece:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011ed2:	2600      	movs	r6, #0
 8011ed4:	e7b1      	b.n	8011e3a <_strtod_l+0x992>
 8011ed6:	4f34      	ldr	r7, [pc, #208]	@ (8011fa8 <_strtod_l+0xb00>)
 8011ed8:	2600      	movs	r6, #0
 8011eda:	e7aa      	b.n	8011e32 <_strtod_l+0x98a>
 8011edc:	4b32      	ldr	r3, [pc, #200]	@ (8011fa8 <_strtod_l+0xb00>)
 8011ede:	4630      	mov	r0, r6
 8011ee0:	4639      	mov	r1, r7
 8011ee2:	2200      	movs	r2, #0
 8011ee4:	f7ee fb90 	bl	8000608 <__aeabi_dmul>
 8011ee8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011eea:	4606      	mov	r6, r0
 8011eec:	460f      	mov	r7, r1
 8011eee:	2b00      	cmp	r3, #0
 8011ef0:	d09f      	beq.n	8011e32 <_strtod_l+0x98a>
 8011ef2:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8011ef6:	e7a0      	b.n	8011e3a <_strtod_l+0x992>
 8011ef8:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8011f80 <_strtod_l+0xad8>
 8011efc:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011f00:	ec57 6b17 	vmov	r6, r7, d7
 8011f04:	e799      	b.n	8011e3a <_strtod_l+0x992>
 8011f06:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8011f0a:	9b08      	ldr	r3, [sp, #32]
 8011f0c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d1c1      	bne.n	8011e98 <_strtod_l+0x9f0>
 8011f14:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011f18:	0d1b      	lsrs	r3, r3, #20
 8011f1a:	051b      	lsls	r3, r3, #20
 8011f1c:	429d      	cmp	r5, r3
 8011f1e:	d1bb      	bne.n	8011e98 <_strtod_l+0x9f0>
 8011f20:	4630      	mov	r0, r6
 8011f22:	4639      	mov	r1, r7
 8011f24:	f7ee fed0 	bl	8000cc8 <__aeabi_d2lz>
 8011f28:	f7ee fb40 	bl	80005ac <__aeabi_l2d>
 8011f2c:	4602      	mov	r2, r0
 8011f2e:	460b      	mov	r3, r1
 8011f30:	4630      	mov	r0, r6
 8011f32:	4639      	mov	r1, r7
 8011f34:	f7ee f9b0 	bl	8000298 <__aeabi_dsub>
 8011f38:	460b      	mov	r3, r1
 8011f3a:	4602      	mov	r2, r0
 8011f3c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8011f40:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8011f44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011f46:	ea46 060a 	orr.w	r6, r6, sl
 8011f4a:	431e      	orrs	r6, r3
 8011f4c:	d06f      	beq.n	801202e <_strtod_l+0xb86>
 8011f4e:	a30e      	add	r3, pc, #56	@ (adr r3, 8011f88 <_strtod_l+0xae0>)
 8011f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f54:	f7ee fdca 	bl	8000aec <__aeabi_dcmplt>
 8011f58:	2800      	cmp	r0, #0
 8011f5a:	f47f acd3 	bne.w	8011904 <_strtod_l+0x45c>
 8011f5e:	a30c      	add	r3, pc, #48	@ (adr r3, 8011f90 <_strtod_l+0xae8>)
 8011f60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011f64:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011f68:	f7ee fdde 	bl	8000b28 <__aeabi_dcmpgt>
 8011f6c:	2800      	cmp	r0, #0
 8011f6e:	d093      	beq.n	8011e98 <_strtod_l+0x9f0>
 8011f70:	e4c8      	b.n	8011904 <_strtod_l+0x45c>
 8011f72:	bf00      	nop
 8011f74:	f3af 8000 	nop.w
 8011f78:	00000000 	.word	0x00000000
 8011f7c:	bff00000 	.word	0xbff00000
 8011f80:	00000000 	.word	0x00000000
 8011f84:	3ff00000 	.word	0x3ff00000
 8011f88:	94a03595 	.word	0x94a03595
 8011f8c:	3fdfffff 	.word	0x3fdfffff
 8011f90:	35afe535 	.word	0x35afe535
 8011f94:	3fe00000 	.word	0x3fe00000
 8011f98:	000fffff 	.word	0x000fffff
 8011f9c:	7ff00000 	.word	0x7ff00000
 8011fa0:	7fefffff 	.word	0x7fefffff
 8011fa4:	3ff00000 	.word	0x3ff00000
 8011fa8:	3fe00000 	.word	0x3fe00000
 8011fac:	7fe00000 	.word	0x7fe00000
 8011fb0:	7c9fffff 	.word	0x7c9fffff
 8011fb4:	9b08      	ldr	r3, [sp, #32]
 8011fb6:	b323      	cbz	r3, 8012002 <_strtod_l+0xb5a>
 8011fb8:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8011fbc:	d821      	bhi.n	8012002 <_strtod_l+0xb5a>
 8011fbe:	a328      	add	r3, pc, #160	@ (adr r3, 8012060 <_strtod_l+0xbb8>)
 8011fc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011fc4:	4630      	mov	r0, r6
 8011fc6:	4639      	mov	r1, r7
 8011fc8:	f7ee fd9a 	bl	8000b00 <__aeabi_dcmple>
 8011fcc:	b1a0      	cbz	r0, 8011ff8 <_strtod_l+0xb50>
 8011fce:	4639      	mov	r1, r7
 8011fd0:	4630      	mov	r0, r6
 8011fd2:	f7ee fdf1 	bl	8000bb8 <__aeabi_d2uiz>
 8011fd6:	2801      	cmp	r0, #1
 8011fd8:	bf38      	it	cc
 8011fda:	2001      	movcc	r0, #1
 8011fdc:	f7ee fa9a 	bl	8000514 <__aeabi_ui2d>
 8011fe0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011fe2:	4606      	mov	r6, r0
 8011fe4:	460f      	mov	r7, r1
 8011fe6:	b9fb      	cbnz	r3, 8012028 <_strtod_l+0xb80>
 8011fe8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8011fec:	9014      	str	r0, [sp, #80]	@ 0x50
 8011fee:	9315      	str	r3, [sp, #84]	@ 0x54
 8011ff0:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8011ff4:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011ff8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8011ffa:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8011ffe:	1b5b      	subs	r3, r3, r5
 8012000:	9311      	str	r3, [sp, #68]	@ 0x44
 8012002:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8012006:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801200a:	f002 fa63 	bl	80144d4 <__ulp>
 801200e:	4650      	mov	r0, sl
 8012010:	ec53 2b10 	vmov	r2, r3, d0
 8012014:	4659      	mov	r1, fp
 8012016:	f7ee faf7 	bl	8000608 <__aeabi_dmul>
 801201a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801201e:	f7ee f93d 	bl	800029c <__adddf3>
 8012022:	4682      	mov	sl, r0
 8012024:	468b      	mov	fp, r1
 8012026:	e770      	b.n	8011f0a <_strtod_l+0xa62>
 8012028:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801202c:	e7e0      	b.n	8011ff0 <_strtod_l+0xb48>
 801202e:	a30e      	add	r3, pc, #56	@ (adr r3, 8012068 <_strtod_l+0xbc0>)
 8012030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012034:	f7ee fd5a 	bl	8000aec <__aeabi_dcmplt>
 8012038:	e798      	b.n	8011f6c <_strtod_l+0xac4>
 801203a:	2300      	movs	r3, #0
 801203c:	930e      	str	r3, [sp, #56]	@ 0x38
 801203e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8012040:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8012042:	6013      	str	r3, [r2, #0]
 8012044:	f7ff ba6d 	b.w	8011522 <_strtod_l+0x7a>
 8012048:	2a65      	cmp	r2, #101	@ 0x65
 801204a:	f43f ab68 	beq.w	801171e <_strtod_l+0x276>
 801204e:	2a45      	cmp	r2, #69	@ 0x45
 8012050:	f43f ab65 	beq.w	801171e <_strtod_l+0x276>
 8012054:	2301      	movs	r3, #1
 8012056:	f7ff bba0 	b.w	801179a <_strtod_l+0x2f2>
 801205a:	bf00      	nop
 801205c:	f3af 8000 	nop.w
 8012060:	ffc00000 	.word	0xffc00000
 8012064:	41dfffff 	.word	0x41dfffff
 8012068:	94a03595 	.word	0x94a03595
 801206c:	3fcfffff 	.word	0x3fcfffff

08012070 <_strtod_r>:
 8012070:	4b01      	ldr	r3, [pc, #4]	@ (8012078 <_strtod_r+0x8>)
 8012072:	f7ff ba19 	b.w	80114a8 <_strtod_l>
 8012076:	bf00      	nop
 8012078:	2000005c 	.word	0x2000005c

0801207c <_strtol_l.isra.0>:
 801207c:	2b24      	cmp	r3, #36	@ 0x24
 801207e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012082:	4686      	mov	lr, r0
 8012084:	4690      	mov	r8, r2
 8012086:	d801      	bhi.n	801208c <_strtol_l.isra.0+0x10>
 8012088:	2b01      	cmp	r3, #1
 801208a:	d106      	bne.n	801209a <_strtol_l.isra.0+0x1e>
 801208c:	f000 f932 	bl	80122f4 <__errno>
 8012090:	2316      	movs	r3, #22
 8012092:	6003      	str	r3, [r0, #0]
 8012094:	2000      	movs	r0, #0
 8012096:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801209a:	4834      	ldr	r0, [pc, #208]	@ (801216c <_strtol_l.isra.0+0xf0>)
 801209c:	460d      	mov	r5, r1
 801209e:	462a      	mov	r2, r5
 80120a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 80120a4:	5d06      	ldrb	r6, [r0, r4]
 80120a6:	f016 0608 	ands.w	r6, r6, #8
 80120aa:	d1f8      	bne.n	801209e <_strtol_l.isra.0+0x22>
 80120ac:	2c2d      	cmp	r4, #45	@ 0x2d
 80120ae:	d110      	bne.n	80120d2 <_strtol_l.isra.0+0x56>
 80120b0:	782c      	ldrb	r4, [r5, #0]
 80120b2:	2601      	movs	r6, #1
 80120b4:	1c95      	adds	r5, r2, #2
 80120b6:	f033 0210 	bics.w	r2, r3, #16
 80120ba:	d115      	bne.n	80120e8 <_strtol_l.isra.0+0x6c>
 80120bc:	2c30      	cmp	r4, #48	@ 0x30
 80120be:	d10d      	bne.n	80120dc <_strtol_l.isra.0+0x60>
 80120c0:	782a      	ldrb	r2, [r5, #0]
 80120c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80120c6:	2a58      	cmp	r2, #88	@ 0x58
 80120c8:	d108      	bne.n	80120dc <_strtol_l.isra.0+0x60>
 80120ca:	786c      	ldrb	r4, [r5, #1]
 80120cc:	3502      	adds	r5, #2
 80120ce:	2310      	movs	r3, #16
 80120d0:	e00a      	b.n	80120e8 <_strtol_l.isra.0+0x6c>
 80120d2:	2c2b      	cmp	r4, #43	@ 0x2b
 80120d4:	bf04      	itt	eq
 80120d6:	782c      	ldrbeq	r4, [r5, #0]
 80120d8:	1c95      	addeq	r5, r2, #2
 80120da:	e7ec      	b.n	80120b6 <_strtol_l.isra.0+0x3a>
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d1f6      	bne.n	80120ce <_strtol_l.isra.0+0x52>
 80120e0:	2c30      	cmp	r4, #48	@ 0x30
 80120e2:	bf14      	ite	ne
 80120e4:	230a      	movne	r3, #10
 80120e6:	2308      	moveq	r3, #8
 80120e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80120ec:	f10c 3cff 	add.w	ip, ip, #4294967295	@ 0xffffffff
 80120f0:	2200      	movs	r2, #0
 80120f2:	fbbc f9f3 	udiv	r9, ip, r3
 80120f6:	4610      	mov	r0, r2
 80120f8:	fb03 ca19 	mls	sl, r3, r9, ip
 80120fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8012100:	2f09      	cmp	r7, #9
 8012102:	d80f      	bhi.n	8012124 <_strtol_l.isra.0+0xa8>
 8012104:	463c      	mov	r4, r7
 8012106:	42a3      	cmp	r3, r4
 8012108:	dd1b      	ble.n	8012142 <_strtol_l.isra.0+0xc6>
 801210a:	1c57      	adds	r7, r2, #1
 801210c:	d007      	beq.n	801211e <_strtol_l.isra.0+0xa2>
 801210e:	4581      	cmp	r9, r0
 8012110:	d314      	bcc.n	801213c <_strtol_l.isra.0+0xc0>
 8012112:	d101      	bne.n	8012118 <_strtol_l.isra.0+0x9c>
 8012114:	45a2      	cmp	sl, r4
 8012116:	db11      	blt.n	801213c <_strtol_l.isra.0+0xc0>
 8012118:	fb00 4003 	mla	r0, r0, r3, r4
 801211c:	2201      	movs	r2, #1
 801211e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012122:	e7eb      	b.n	80120fc <_strtol_l.isra.0+0x80>
 8012124:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8012128:	2f19      	cmp	r7, #25
 801212a:	d801      	bhi.n	8012130 <_strtol_l.isra.0+0xb4>
 801212c:	3c37      	subs	r4, #55	@ 0x37
 801212e:	e7ea      	b.n	8012106 <_strtol_l.isra.0+0x8a>
 8012130:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8012134:	2f19      	cmp	r7, #25
 8012136:	d804      	bhi.n	8012142 <_strtol_l.isra.0+0xc6>
 8012138:	3c57      	subs	r4, #87	@ 0x57
 801213a:	e7e4      	b.n	8012106 <_strtol_l.isra.0+0x8a>
 801213c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8012140:	e7ed      	b.n	801211e <_strtol_l.isra.0+0xa2>
 8012142:	1c53      	adds	r3, r2, #1
 8012144:	d108      	bne.n	8012158 <_strtol_l.isra.0+0xdc>
 8012146:	2322      	movs	r3, #34	@ 0x22
 8012148:	f8ce 3000 	str.w	r3, [lr]
 801214c:	4660      	mov	r0, ip
 801214e:	f1b8 0f00 	cmp.w	r8, #0
 8012152:	d0a0      	beq.n	8012096 <_strtol_l.isra.0+0x1a>
 8012154:	1e69      	subs	r1, r5, #1
 8012156:	e006      	b.n	8012166 <_strtol_l.isra.0+0xea>
 8012158:	b106      	cbz	r6, 801215c <_strtol_l.isra.0+0xe0>
 801215a:	4240      	negs	r0, r0
 801215c:	f1b8 0f00 	cmp.w	r8, #0
 8012160:	d099      	beq.n	8012096 <_strtol_l.isra.0+0x1a>
 8012162:	2a00      	cmp	r2, #0
 8012164:	d1f6      	bne.n	8012154 <_strtol_l.isra.0+0xd8>
 8012166:	f8c8 1000 	str.w	r1, [r8]
 801216a:	e794      	b.n	8012096 <_strtol_l.isra.0+0x1a>
 801216c:	08016251 	.word	0x08016251

08012170 <_strtol_r>:
 8012170:	f7ff bf84 	b.w	801207c <_strtol_l.isra.0>

08012174 <_fwalk_sglue>:
 8012174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012178:	4607      	mov	r7, r0
 801217a:	4688      	mov	r8, r1
 801217c:	4614      	mov	r4, r2
 801217e:	2600      	movs	r6, #0
 8012180:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8012184:	f1b9 0901 	subs.w	r9, r9, #1
 8012188:	d505      	bpl.n	8012196 <_fwalk_sglue+0x22>
 801218a:	6824      	ldr	r4, [r4, #0]
 801218c:	2c00      	cmp	r4, #0
 801218e:	d1f7      	bne.n	8012180 <_fwalk_sglue+0xc>
 8012190:	4630      	mov	r0, r6
 8012192:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012196:	89ab      	ldrh	r3, [r5, #12]
 8012198:	2b01      	cmp	r3, #1
 801219a:	d907      	bls.n	80121ac <_fwalk_sglue+0x38>
 801219c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80121a0:	3301      	adds	r3, #1
 80121a2:	d003      	beq.n	80121ac <_fwalk_sglue+0x38>
 80121a4:	4629      	mov	r1, r5
 80121a6:	4638      	mov	r0, r7
 80121a8:	47c0      	blx	r8
 80121aa:	4306      	orrs	r6, r0
 80121ac:	3568      	adds	r5, #104	@ 0x68
 80121ae:	e7e9      	b.n	8012184 <_fwalk_sglue+0x10>

080121b0 <iprintf>:
 80121b0:	b40f      	push	{r0, r1, r2, r3}
 80121b2:	b507      	push	{r0, r1, r2, lr}
 80121b4:	4906      	ldr	r1, [pc, #24]	@ (80121d0 <iprintf+0x20>)
 80121b6:	ab04      	add	r3, sp, #16
 80121b8:	6808      	ldr	r0, [r1, #0]
 80121ba:	f853 2b04 	ldr.w	r2, [r3], #4
 80121be:	6881      	ldr	r1, [r0, #8]
 80121c0:	9301      	str	r3, [sp, #4]
 80121c2:	f001 fc45 	bl	8013a50 <_vfiprintf_r>
 80121c6:	b003      	add	sp, #12
 80121c8:	f85d eb04 	ldr.w	lr, [sp], #4
 80121cc:	b004      	add	sp, #16
 80121ce:	4770      	bx	lr
 80121d0:	200001c8 	.word	0x200001c8

080121d4 <putchar>:
 80121d4:	4b02      	ldr	r3, [pc, #8]	@ (80121e0 <putchar+0xc>)
 80121d6:	4601      	mov	r1, r0
 80121d8:	6818      	ldr	r0, [r3, #0]
 80121da:	6882      	ldr	r2, [r0, #8]
 80121dc:	f002 bc2d 	b.w	8014a3a <_putc_r>
 80121e0:	200001c8 	.word	0x200001c8

080121e4 <_puts_r>:
 80121e4:	6a03      	ldr	r3, [r0, #32]
 80121e6:	b570      	push	{r4, r5, r6, lr}
 80121e8:	6884      	ldr	r4, [r0, #8]
 80121ea:	4605      	mov	r5, r0
 80121ec:	460e      	mov	r6, r1
 80121ee:	b90b      	cbnz	r3, 80121f4 <_puts_r+0x10>
 80121f0:	f7ff f922 	bl	8011438 <__sinit>
 80121f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80121f6:	07db      	lsls	r3, r3, #31
 80121f8:	d405      	bmi.n	8012206 <_puts_r+0x22>
 80121fa:	89a3      	ldrh	r3, [r4, #12]
 80121fc:	0598      	lsls	r0, r3, #22
 80121fe:	d402      	bmi.n	8012206 <_puts_r+0x22>
 8012200:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8012202:	f000 f8a2 	bl	801234a <__retarget_lock_acquire_recursive>
 8012206:	89a3      	ldrh	r3, [r4, #12]
 8012208:	0719      	lsls	r1, r3, #28
 801220a:	d502      	bpl.n	8012212 <_puts_r+0x2e>
 801220c:	6923      	ldr	r3, [r4, #16]
 801220e:	2b00      	cmp	r3, #0
 8012210:	d135      	bne.n	801227e <_puts_r+0x9a>
 8012212:	4621      	mov	r1, r4
 8012214:	4628      	mov	r0, r5
 8012216:	f002 fb4b 	bl	80148b0 <__swsetup_r>
 801221a:	b380      	cbz	r0, 801227e <_puts_r+0x9a>
 801221c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 8012220:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8012222:	07da      	lsls	r2, r3, #31
 8012224:	d405      	bmi.n	8012232 <_puts_r+0x4e>
 8012226:	89a3      	ldrh	r3, [r4, #12]
 8012228:	059b      	lsls	r3, r3, #22
 801222a:	d402      	bmi.n	8012232 <_puts_r+0x4e>
 801222c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801222e:	f000 f88d 	bl	801234c <__retarget_lock_release_recursive>
 8012232:	4628      	mov	r0, r5
 8012234:	bd70      	pop	{r4, r5, r6, pc}
 8012236:	2b00      	cmp	r3, #0
 8012238:	da04      	bge.n	8012244 <_puts_r+0x60>
 801223a:	69a2      	ldr	r2, [r4, #24]
 801223c:	429a      	cmp	r2, r3
 801223e:	dc17      	bgt.n	8012270 <_puts_r+0x8c>
 8012240:	290a      	cmp	r1, #10
 8012242:	d015      	beq.n	8012270 <_puts_r+0x8c>
 8012244:	6823      	ldr	r3, [r4, #0]
 8012246:	1c5a      	adds	r2, r3, #1
 8012248:	6022      	str	r2, [r4, #0]
 801224a:	7019      	strb	r1, [r3, #0]
 801224c:	68a3      	ldr	r3, [r4, #8]
 801224e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8012252:	3b01      	subs	r3, #1
 8012254:	60a3      	str	r3, [r4, #8]
 8012256:	2900      	cmp	r1, #0
 8012258:	d1ed      	bne.n	8012236 <_puts_r+0x52>
 801225a:	2b00      	cmp	r3, #0
 801225c:	da11      	bge.n	8012282 <_puts_r+0x9e>
 801225e:	4622      	mov	r2, r4
 8012260:	210a      	movs	r1, #10
 8012262:	4628      	mov	r0, r5
 8012264:	f002 fae5 	bl	8014832 <__swbuf_r>
 8012268:	3001      	adds	r0, #1
 801226a:	d0d7      	beq.n	801221c <_puts_r+0x38>
 801226c:	250a      	movs	r5, #10
 801226e:	e7d7      	b.n	8012220 <_puts_r+0x3c>
 8012270:	4622      	mov	r2, r4
 8012272:	4628      	mov	r0, r5
 8012274:	f002 fadd 	bl	8014832 <__swbuf_r>
 8012278:	3001      	adds	r0, #1
 801227a:	d1e7      	bne.n	801224c <_puts_r+0x68>
 801227c:	e7ce      	b.n	801221c <_puts_r+0x38>
 801227e:	3e01      	subs	r6, #1
 8012280:	e7e4      	b.n	801224c <_puts_r+0x68>
 8012282:	6823      	ldr	r3, [r4, #0]
 8012284:	1c5a      	adds	r2, r3, #1
 8012286:	6022      	str	r2, [r4, #0]
 8012288:	220a      	movs	r2, #10
 801228a:	701a      	strb	r2, [r3, #0]
 801228c:	e7ee      	b.n	801226c <_puts_r+0x88>
	...

08012290 <puts>:
 8012290:	4b02      	ldr	r3, [pc, #8]	@ (801229c <puts+0xc>)
 8012292:	4601      	mov	r1, r0
 8012294:	6818      	ldr	r0, [r3, #0]
 8012296:	f7ff bfa5 	b.w	80121e4 <_puts_r>
 801229a:	bf00      	nop
 801229c:	200001c8 	.word	0x200001c8

080122a0 <memset>:
 80122a0:	4402      	add	r2, r0
 80122a2:	4603      	mov	r3, r0
 80122a4:	4293      	cmp	r3, r2
 80122a6:	d100      	bne.n	80122aa <memset+0xa>
 80122a8:	4770      	bx	lr
 80122aa:	f803 1b01 	strb.w	r1, [r3], #1
 80122ae:	e7f9      	b.n	80122a4 <memset+0x4>

080122b0 <strncmp>:
 80122b0:	b510      	push	{r4, lr}
 80122b2:	b16a      	cbz	r2, 80122d0 <strncmp+0x20>
 80122b4:	3901      	subs	r1, #1
 80122b6:	1884      	adds	r4, r0, r2
 80122b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80122bc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80122c0:	429a      	cmp	r2, r3
 80122c2:	d103      	bne.n	80122cc <strncmp+0x1c>
 80122c4:	42a0      	cmp	r0, r4
 80122c6:	d001      	beq.n	80122cc <strncmp+0x1c>
 80122c8:	2a00      	cmp	r2, #0
 80122ca:	d1f5      	bne.n	80122b8 <strncmp+0x8>
 80122cc:	1ad0      	subs	r0, r2, r3
 80122ce:	bd10      	pop	{r4, pc}
 80122d0:	4610      	mov	r0, r2
 80122d2:	e7fc      	b.n	80122ce <strncmp+0x1e>

080122d4 <_sbrk_r>:
 80122d4:	b538      	push	{r3, r4, r5, lr}
 80122d6:	4d06      	ldr	r5, [pc, #24]	@ (80122f0 <_sbrk_r+0x1c>)
 80122d8:	2300      	movs	r3, #0
 80122da:	4604      	mov	r4, r0
 80122dc:	4608      	mov	r0, r1
 80122de:	602b      	str	r3, [r5, #0]
 80122e0:	f7f7 ffe6 	bl	800a2b0 <_sbrk>
 80122e4:	1c43      	adds	r3, r0, #1
 80122e6:	d102      	bne.n	80122ee <_sbrk_r+0x1a>
 80122e8:	682b      	ldr	r3, [r5, #0]
 80122ea:	b103      	cbz	r3, 80122ee <_sbrk_r+0x1a>
 80122ec:	6023      	str	r3, [r4, #0]
 80122ee:	bd38      	pop	{r3, r4, r5, pc}
 80122f0:	20000c5c 	.word	0x20000c5c

080122f4 <__errno>:
 80122f4:	4b01      	ldr	r3, [pc, #4]	@ (80122fc <__errno+0x8>)
 80122f6:	6818      	ldr	r0, [r3, #0]
 80122f8:	4770      	bx	lr
 80122fa:	bf00      	nop
 80122fc:	200001c8 	.word	0x200001c8

08012300 <__libc_init_array>:
 8012300:	b570      	push	{r4, r5, r6, lr}
 8012302:	4d0d      	ldr	r5, [pc, #52]	@ (8012338 <__libc_init_array+0x38>)
 8012304:	4c0d      	ldr	r4, [pc, #52]	@ (801233c <__libc_init_array+0x3c>)
 8012306:	1b64      	subs	r4, r4, r5
 8012308:	10a4      	asrs	r4, r4, #2
 801230a:	2600      	movs	r6, #0
 801230c:	42a6      	cmp	r6, r4
 801230e:	d109      	bne.n	8012324 <__libc_init_array+0x24>
 8012310:	4d0b      	ldr	r5, [pc, #44]	@ (8012340 <__libc_init_array+0x40>)
 8012312:	4c0c      	ldr	r4, [pc, #48]	@ (8012344 <__libc_init_array+0x44>)
 8012314:	f002 fccc 	bl	8014cb0 <_init>
 8012318:	1b64      	subs	r4, r4, r5
 801231a:	10a4      	asrs	r4, r4, #2
 801231c:	2600      	movs	r6, #0
 801231e:	42a6      	cmp	r6, r4
 8012320:	d105      	bne.n	801232e <__libc_init_array+0x2e>
 8012322:	bd70      	pop	{r4, r5, r6, pc}
 8012324:	f855 3b04 	ldr.w	r3, [r5], #4
 8012328:	4798      	blx	r3
 801232a:	3601      	adds	r6, #1
 801232c:	e7ee      	b.n	801230c <__libc_init_array+0xc>
 801232e:	f855 3b04 	ldr.w	r3, [r5], #4
 8012332:	4798      	blx	r3
 8012334:	3601      	adds	r6, #1
 8012336:	e7f2      	b.n	801231e <__libc_init_array+0x1e>
	...

08012348 <__retarget_lock_init_recursive>:
 8012348:	4770      	bx	lr

0801234a <__retarget_lock_acquire_recursive>:
 801234a:	4770      	bx	lr

0801234c <__retarget_lock_release_recursive>:
 801234c:	4770      	bx	lr
	...

08012350 <_localeconv_r>:
 8012350:	4800      	ldr	r0, [pc, #0]	@ (8012354 <_localeconv_r+0x4>)
 8012352:	4770      	bx	lr
 8012354:	2000014c 	.word	0x2000014c

08012358 <memcpy>:
 8012358:	440a      	add	r2, r1
 801235a:	4291      	cmp	r1, r2
 801235c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8012360:	d100      	bne.n	8012364 <memcpy+0xc>
 8012362:	4770      	bx	lr
 8012364:	b510      	push	{r4, lr}
 8012366:	f811 4b01 	ldrb.w	r4, [r1], #1
 801236a:	f803 4f01 	strb.w	r4, [r3, #1]!
 801236e:	4291      	cmp	r1, r2
 8012370:	d1f9      	bne.n	8012366 <memcpy+0xe>
 8012372:	bd10      	pop	{r4, pc}
 8012374:	0000      	movs	r0, r0
	...

08012378 <nan>:
 8012378:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8012380 <nan+0x8>
 801237c:	4770      	bx	lr
 801237e:	bf00      	nop
 8012380:	00000000 	.word	0x00000000
 8012384:	7ff80000 	.word	0x7ff80000

08012388 <nanf>:
 8012388:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012390 <nanf+0x8>
 801238c:	4770      	bx	lr
 801238e:	bf00      	nop
 8012390:	7fc00000 	.word	0x7fc00000

08012394 <quorem>:
 8012394:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012398:	6903      	ldr	r3, [r0, #16]
 801239a:	690c      	ldr	r4, [r1, #16]
 801239c:	42a3      	cmp	r3, r4
 801239e:	4607      	mov	r7, r0
 80123a0:	db7e      	blt.n	80124a0 <quorem+0x10c>
 80123a2:	3c01      	subs	r4, #1
 80123a4:	f101 0814 	add.w	r8, r1, #20
 80123a8:	00a3      	lsls	r3, r4, #2
 80123aa:	f100 0514 	add.w	r5, r0, #20
 80123ae:	9300      	str	r3, [sp, #0]
 80123b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80123b4:	9301      	str	r3, [sp, #4]
 80123b6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80123ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80123be:	3301      	adds	r3, #1
 80123c0:	429a      	cmp	r2, r3
 80123c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80123c6:	fbb2 f6f3 	udiv	r6, r2, r3
 80123ca:	d32e      	bcc.n	801242a <quorem+0x96>
 80123cc:	f04f 0a00 	mov.w	sl, #0
 80123d0:	46c4      	mov	ip, r8
 80123d2:	46ae      	mov	lr, r5
 80123d4:	46d3      	mov	fp, sl
 80123d6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80123da:	b298      	uxth	r0, r3
 80123dc:	fb06 a000 	mla	r0, r6, r0, sl
 80123e0:	0c02      	lsrs	r2, r0, #16
 80123e2:	0c1b      	lsrs	r3, r3, #16
 80123e4:	fb06 2303 	mla	r3, r6, r3, r2
 80123e8:	f8de 2000 	ldr.w	r2, [lr]
 80123ec:	b280      	uxth	r0, r0
 80123ee:	b292      	uxth	r2, r2
 80123f0:	1a12      	subs	r2, r2, r0
 80123f2:	445a      	add	r2, fp
 80123f4:	f8de 0000 	ldr.w	r0, [lr]
 80123f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80123fc:	b29b      	uxth	r3, r3
 80123fe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012402:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012406:	b292      	uxth	r2, r2
 8012408:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801240c:	45e1      	cmp	r9, ip
 801240e:	f84e 2b04 	str.w	r2, [lr], #4
 8012412:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012416:	d2de      	bcs.n	80123d6 <quorem+0x42>
 8012418:	9b00      	ldr	r3, [sp, #0]
 801241a:	58eb      	ldr	r3, [r5, r3]
 801241c:	b92b      	cbnz	r3, 801242a <quorem+0x96>
 801241e:	9b01      	ldr	r3, [sp, #4]
 8012420:	3b04      	subs	r3, #4
 8012422:	429d      	cmp	r5, r3
 8012424:	461a      	mov	r2, r3
 8012426:	d32f      	bcc.n	8012488 <quorem+0xf4>
 8012428:	613c      	str	r4, [r7, #16]
 801242a:	4638      	mov	r0, r7
 801242c:	f001 ffa2 	bl	8014374 <__mcmp>
 8012430:	2800      	cmp	r0, #0
 8012432:	db25      	blt.n	8012480 <quorem+0xec>
 8012434:	4629      	mov	r1, r5
 8012436:	2000      	movs	r0, #0
 8012438:	f858 2b04 	ldr.w	r2, [r8], #4
 801243c:	f8d1 c000 	ldr.w	ip, [r1]
 8012440:	fa1f fe82 	uxth.w	lr, r2
 8012444:	fa1f f38c 	uxth.w	r3, ip
 8012448:	eba3 030e 	sub.w	r3, r3, lr
 801244c:	4403      	add	r3, r0
 801244e:	0c12      	lsrs	r2, r2, #16
 8012450:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012454:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012458:	b29b      	uxth	r3, r3
 801245a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801245e:	45c1      	cmp	r9, r8
 8012460:	f841 3b04 	str.w	r3, [r1], #4
 8012464:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012468:	d2e6      	bcs.n	8012438 <quorem+0xa4>
 801246a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801246e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012472:	b922      	cbnz	r2, 801247e <quorem+0xea>
 8012474:	3b04      	subs	r3, #4
 8012476:	429d      	cmp	r5, r3
 8012478:	461a      	mov	r2, r3
 801247a:	d30b      	bcc.n	8012494 <quorem+0x100>
 801247c:	613c      	str	r4, [r7, #16]
 801247e:	3601      	adds	r6, #1
 8012480:	4630      	mov	r0, r6
 8012482:	b003      	add	sp, #12
 8012484:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012488:	6812      	ldr	r2, [r2, #0]
 801248a:	3b04      	subs	r3, #4
 801248c:	2a00      	cmp	r2, #0
 801248e:	d1cb      	bne.n	8012428 <quorem+0x94>
 8012490:	3c01      	subs	r4, #1
 8012492:	e7c6      	b.n	8012422 <quorem+0x8e>
 8012494:	6812      	ldr	r2, [r2, #0]
 8012496:	3b04      	subs	r3, #4
 8012498:	2a00      	cmp	r2, #0
 801249a:	d1ef      	bne.n	801247c <quorem+0xe8>
 801249c:	3c01      	subs	r4, #1
 801249e:	e7ea      	b.n	8012476 <quorem+0xe2>
 80124a0:	2000      	movs	r0, #0
 80124a2:	e7ee      	b.n	8012482 <quorem+0xee>
 80124a4:	0000      	movs	r0, r0
	...

080124a8 <_dtoa_r>:
 80124a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80124ac:	69c7      	ldr	r7, [r0, #28]
 80124ae:	b097      	sub	sp, #92	@ 0x5c
 80124b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80124b4:	ec55 4b10 	vmov	r4, r5, d0
 80124b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80124ba:	9107      	str	r1, [sp, #28]
 80124bc:	4681      	mov	r9, r0
 80124be:	920c      	str	r2, [sp, #48]	@ 0x30
 80124c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80124c2:	b97f      	cbnz	r7, 80124e4 <_dtoa_r+0x3c>
 80124c4:	2010      	movs	r0, #16
 80124c6:	f7fe fab1 	bl	8010a2c <malloc>
 80124ca:	4602      	mov	r2, r0
 80124cc:	f8c9 001c 	str.w	r0, [r9, #28]
 80124d0:	b920      	cbnz	r0, 80124dc <_dtoa_r+0x34>
 80124d2:	4ba9      	ldr	r3, [pc, #676]	@ (8012778 <_dtoa_r+0x2d0>)
 80124d4:	21ef      	movs	r1, #239	@ 0xef
 80124d6:	48a9      	ldr	r0, [pc, #676]	@ (801277c <_dtoa_r+0x2d4>)
 80124d8:	f002 fb66 	bl	8014ba8 <__assert_func>
 80124dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80124e0:	6007      	str	r7, [r0, #0]
 80124e2:	60c7      	str	r7, [r0, #12]
 80124e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80124e8:	6819      	ldr	r1, [r3, #0]
 80124ea:	b159      	cbz	r1, 8012504 <_dtoa_r+0x5c>
 80124ec:	685a      	ldr	r2, [r3, #4]
 80124ee:	604a      	str	r2, [r1, #4]
 80124f0:	2301      	movs	r3, #1
 80124f2:	4093      	lsls	r3, r2
 80124f4:	608b      	str	r3, [r1, #8]
 80124f6:	4648      	mov	r0, r9
 80124f8:	f001 fcc0 	bl	8013e7c <_Bfree>
 80124fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012500:	2200      	movs	r2, #0
 8012502:	601a      	str	r2, [r3, #0]
 8012504:	1e2b      	subs	r3, r5, #0
 8012506:	bfb9      	ittee	lt
 8012508:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801250c:	9305      	strlt	r3, [sp, #20]
 801250e:	2300      	movge	r3, #0
 8012510:	6033      	strge	r3, [r6, #0]
 8012512:	9f05      	ldr	r7, [sp, #20]
 8012514:	4b9a      	ldr	r3, [pc, #616]	@ (8012780 <_dtoa_r+0x2d8>)
 8012516:	bfbc      	itt	lt
 8012518:	2201      	movlt	r2, #1
 801251a:	6032      	strlt	r2, [r6, #0]
 801251c:	43bb      	bics	r3, r7
 801251e:	d112      	bne.n	8012546 <_dtoa_r+0x9e>
 8012520:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012522:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012526:	6013      	str	r3, [r2, #0]
 8012528:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801252c:	4323      	orrs	r3, r4
 801252e:	f000 855a 	beq.w	8012fe6 <_dtoa_r+0xb3e>
 8012532:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012534:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8012794 <_dtoa_r+0x2ec>
 8012538:	2b00      	cmp	r3, #0
 801253a:	f000 855c 	beq.w	8012ff6 <_dtoa_r+0xb4e>
 801253e:	f10a 0303 	add.w	r3, sl, #3
 8012542:	f000 bd56 	b.w	8012ff2 <_dtoa_r+0xb4a>
 8012546:	ed9d 7b04 	vldr	d7, [sp, #16]
 801254a:	2200      	movs	r2, #0
 801254c:	ec51 0b17 	vmov	r0, r1, d7
 8012550:	2300      	movs	r3, #0
 8012552:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8012556:	f7ee fabf 	bl	8000ad8 <__aeabi_dcmpeq>
 801255a:	4680      	mov	r8, r0
 801255c:	b158      	cbz	r0, 8012576 <_dtoa_r+0xce>
 801255e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8012560:	2301      	movs	r3, #1
 8012562:	6013      	str	r3, [r2, #0]
 8012564:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012566:	b113      	cbz	r3, 801256e <_dtoa_r+0xc6>
 8012568:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801256a:	4b86      	ldr	r3, [pc, #536]	@ (8012784 <_dtoa_r+0x2dc>)
 801256c:	6013      	str	r3, [r2, #0]
 801256e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012798 <_dtoa_r+0x2f0>
 8012572:	f000 bd40 	b.w	8012ff6 <_dtoa_r+0xb4e>
 8012576:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801257a:	aa14      	add	r2, sp, #80	@ 0x50
 801257c:	a915      	add	r1, sp, #84	@ 0x54
 801257e:	4648      	mov	r0, r9
 8012580:	f002 f818 	bl	80145b4 <__d2b>
 8012584:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012588:	9002      	str	r0, [sp, #8]
 801258a:	2e00      	cmp	r6, #0
 801258c:	d078      	beq.n	8012680 <_dtoa_r+0x1d8>
 801258e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012590:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8012594:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012598:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801259c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80125a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80125a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80125a8:	4619      	mov	r1, r3
 80125aa:	2200      	movs	r2, #0
 80125ac:	4b76      	ldr	r3, [pc, #472]	@ (8012788 <_dtoa_r+0x2e0>)
 80125ae:	f7ed fe73 	bl	8000298 <__aeabi_dsub>
 80125b2:	a36b      	add	r3, pc, #428	@ (adr r3, 8012760 <_dtoa_r+0x2b8>)
 80125b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125b8:	f7ee f826 	bl	8000608 <__aeabi_dmul>
 80125bc:	a36a      	add	r3, pc, #424	@ (adr r3, 8012768 <_dtoa_r+0x2c0>)
 80125be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125c2:	f7ed fe6b 	bl	800029c <__adddf3>
 80125c6:	4604      	mov	r4, r0
 80125c8:	4630      	mov	r0, r6
 80125ca:	460d      	mov	r5, r1
 80125cc:	f7ed ffb2 	bl	8000534 <__aeabi_i2d>
 80125d0:	a367      	add	r3, pc, #412	@ (adr r3, 8012770 <_dtoa_r+0x2c8>)
 80125d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80125d6:	f7ee f817 	bl	8000608 <__aeabi_dmul>
 80125da:	4602      	mov	r2, r0
 80125dc:	460b      	mov	r3, r1
 80125de:	4620      	mov	r0, r4
 80125e0:	4629      	mov	r1, r5
 80125e2:	f7ed fe5b 	bl	800029c <__adddf3>
 80125e6:	4604      	mov	r4, r0
 80125e8:	460d      	mov	r5, r1
 80125ea:	f7ee fabd 	bl	8000b68 <__aeabi_d2iz>
 80125ee:	2200      	movs	r2, #0
 80125f0:	4607      	mov	r7, r0
 80125f2:	2300      	movs	r3, #0
 80125f4:	4620      	mov	r0, r4
 80125f6:	4629      	mov	r1, r5
 80125f8:	f7ee fa78 	bl	8000aec <__aeabi_dcmplt>
 80125fc:	b140      	cbz	r0, 8012610 <_dtoa_r+0x168>
 80125fe:	4638      	mov	r0, r7
 8012600:	f7ed ff98 	bl	8000534 <__aeabi_i2d>
 8012604:	4622      	mov	r2, r4
 8012606:	462b      	mov	r3, r5
 8012608:	f7ee fa66 	bl	8000ad8 <__aeabi_dcmpeq>
 801260c:	b900      	cbnz	r0, 8012610 <_dtoa_r+0x168>
 801260e:	3f01      	subs	r7, #1
 8012610:	2f16      	cmp	r7, #22
 8012612:	d852      	bhi.n	80126ba <_dtoa_r+0x212>
 8012614:	4b5d      	ldr	r3, [pc, #372]	@ (801278c <_dtoa_r+0x2e4>)
 8012616:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801261a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801261e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012622:	f7ee fa63 	bl	8000aec <__aeabi_dcmplt>
 8012626:	2800      	cmp	r0, #0
 8012628:	d049      	beq.n	80126be <_dtoa_r+0x216>
 801262a:	3f01      	subs	r7, #1
 801262c:	2300      	movs	r3, #0
 801262e:	9310      	str	r3, [sp, #64]	@ 0x40
 8012630:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012632:	1b9b      	subs	r3, r3, r6
 8012634:	1e5a      	subs	r2, r3, #1
 8012636:	bf45      	ittet	mi
 8012638:	f1c3 0301 	rsbmi	r3, r3, #1
 801263c:	9300      	strmi	r3, [sp, #0]
 801263e:	2300      	movpl	r3, #0
 8012640:	2300      	movmi	r3, #0
 8012642:	9206      	str	r2, [sp, #24]
 8012644:	bf54      	ite	pl
 8012646:	9300      	strpl	r3, [sp, #0]
 8012648:	9306      	strmi	r3, [sp, #24]
 801264a:	2f00      	cmp	r7, #0
 801264c:	db39      	blt.n	80126c2 <_dtoa_r+0x21a>
 801264e:	9b06      	ldr	r3, [sp, #24]
 8012650:	970d      	str	r7, [sp, #52]	@ 0x34
 8012652:	443b      	add	r3, r7
 8012654:	9306      	str	r3, [sp, #24]
 8012656:	2300      	movs	r3, #0
 8012658:	9308      	str	r3, [sp, #32]
 801265a:	9b07      	ldr	r3, [sp, #28]
 801265c:	2b09      	cmp	r3, #9
 801265e:	d863      	bhi.n	8012728 <_dtoa_r+0x280>
 8012660:	2b05      	cmp	r3, #5
 8012662:	bfc4      	itt	gt
 8012664:	3b04      	subgt	r3, #4
 8012666:	9307      	strgt	r3, [sp, #28]
 8012668:	9b07      	ldr	r3, [sp, #28]
 801266a:	f1a3 0302 	sub.w	r3, r3, #2
 801266e:	bfcc      	ite	gt
 8012670:	2400      	movgt	r4, #0
 8012672:	2401      	movle	r4, #1
 8012674:	2b03      	cmp	r3, #3
 8012676:	d863      	bhi.n	8012740 <_dtoa_r+0x298>
 8012678:	e8df f003 	tbb	[pc, r3]
 801267c:	2b375452 	.word	0x2b375452
 8012680:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8012684:	441e      	add	r6, r3
 8012686:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801268a:	2b20      	cmp	r3, #32
 801268c:	bfc1      	itttt	gt
 801268e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012692:	409f      	lslgt	r7, r3
 8012694:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012698:	fa24 f303 	lsrgt.w	r3, r4, r3
 801269c:	bfd6      	itet	le
 801269e:	f1c3 0320 	rsble	r3, r3, #32
 80126a2:	ea47 0003 	orrgt.w	r0, r7, r3
 80126a6:	fa04 f003 	lslle.w	r0, r4, r3
 80126aa:	f7ed ff33 	bl	8000514 <__aeabi_ui2d>
 80126ae:	2201      	movs	r2, #1
 80126b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80126b4:	3e01      	subs	r6, #1
 80126b6:	9212      	str	r2, [sp, #72]	@ 0x48
 80126b8:	e776      	b.n	80125a8 <_dtoa_r+0x100>
 80126ba:	2301      	movs	r3, #1
 80126bc:	e7b7      	b.n	801262e <_dtoa_r+0x186>
 80126be:	9010      	str	r0, [sp, #64]	@ 0x40
 80126c0:	e7b6      	b.n	8012630 <_dtoa_r+0x188>
 80126c2:	9b00      	ldr	r3, [sp, #0]
 80126c4:	1bdb      	subs	r3, r3, r7
 80126c6:	9300      	str	r3, [sp, #0]
 80126c8:	427b      	negs	r3, r7
 80126ca:	9308      	str	r3, [sp, #32]
 80126cc:	2300      	movs	r3, #0
 80126ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80126d0:	e7c3      	b.n	801265a <_dtoa_r+0x1b2>
 80126d2:	2301      	movs	r3, #1
 80126d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80126d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80126d8:	eb07 0b03 	add.w	fp, r7, r3
 80126dc:	f10b 0301 	add.w	r3, fp, #1
 80126e0:	2b01      	cmp	r3, #1
 80126e2:	9303      	str	r3, [sp, #12]
 80126e4:	bfb8      	it	lt
 80126e6:	2301      	movlt	r3, #1
 80126e8:	e006      	b.n	80126f8 <_dtoa_r+0x250>
 80126ea:	2301      	movs	r3, #1
 80126ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80126ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80126f0:	2b00      	cmp	r3, #0
 80126f2:	dd28      	ble.n	8012746 <_dtoa_r+0x29e>
 80126f4:	469b      	mov	fp, r3
 80126f6:	9303      	str	r3, [sp, #12]
 80126f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80126fc:	2100      	movs	r1, #0
 80126fe:	2204      	movs	r2, #4
 8012700:	f102 0514 	add.w	r5, r2, #20
 8012704:	429d      	cmp	r5, r3
 8012706:	d926      	bls.n	8012756 <_dtoa_r+0x2ae>
 8012708:	6041      	str	r1, [r0, #4]
 801270a:	4648      	mov	r0, r9
 801270c:	f001 fb76 	bl	8013dfc <_Balloc>
 8012710:	4682      	mov	sl, r0
 8012712:	2800      	cmp	r0, #0
 8012714:	d142      	bne.n	801279c <_dtoa_r+0x2f4>
 8012716:	4b1e      	ldr	r3, [pc, #120]	@ (8012790 <_dtoa_r+0x2e8>)
 8012718:	4602      	mov	r2, r0
 801271a:	f240 11af 	movw	r1, #431	@ 0x1af
 801271e:	e6da      	b.n	80124d6 <_dtoa_r+0x2e>
 8012720:	2300      	movs	r3, #0
 8012722:	e7e3      	b.n	80126ec <_dtoa_r+0x244>
 8012724:	2300      	movs	r3, #0
 8012726:	e7d5      	b.n	80126d4 <_dtoa_r+0x22c>
 8012728:	2401      	movs	r4, #1
 801272a:	2300      	movs	r3, #0
 801272c:	9307      	str	r3, [sp, #28]
 801272e:	9409      	str	r4, [sp, #36]	@ 0x24
 8012730:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8012734:	2200      	movs	r2, #0
 8012736:	f8cd b00c 	str.w	fp, [sp, #12]
 801273a:	2312      	movs	r3, #18
 801273c:	920c      	str	r2, [sp, #48]	@ 0x30
 801273e:	e7db      	b.n	80126f8 <_dtoa_r+0x250>
 8012740:	2301      	movs	r3, #1
 8012742:	9309      	str	r3, [sp, #36]	@ 0x24
 8012744:	e7f4      	b.n	8012730 <_dtoa_r+0x288>
 8012746:	f04f 0b01 	mov.w	fp, #1
 801274a:	f8cd b00c 	str.w	fp, [sp, #12]
 801274e:	465b      	mov	r3, fp
 8012750:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8012754:	e7d0      	b.n	80126f8 <_dtoa_r+0x250>
 8012756:	3101      	adds	r1, #1
 8012758:	0052      	lsls	r2, r2, #1
 801275a:	e7d1      	b.n	8012700 <_dtoa_r+0x258>
 801275c:	f3af 8000 	nop.w
 8012760:	636f4361 	.word	0x636f4361
 8012764:	3fd287a7 	.word	0x3fd287a7
 8012768:	8b60c8b3 	.word	0x8b60c8b3
 801276c:	3fc68a28 	.word	0x3fc68a28
 8012770:	509f79fb 	.word	0x509f79fb
 8012774:	3fd34413 	.word	0x3fd34413
 8012778:	08016078 	.word	0x08016078
 801277c:	0801608f 	.word	0x0801608f
 8012780:	7ff00000 	.word	0x7ff00000
 8012784:	08016039 	.word	0x08016039
 8012788:	3ff80000 	.word	0x3ff80000
 801278c:	08016388 	.word	0x08016388
 8012790:	080160e7 	.word	0x080160e7
 8012794:	08016074 	.word	0x08016074
 8012798:	08016038 	.word	0x08016038
 801279c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80127a0:	6018      	str	r0, [r3, #0]
 80127a2:	9b03      	ldr	r3, [sp, #12]
 80127a4:	2b0e      	cmp	r3, #14
 80127a6:	f200 80a1 	bhi.w	80128ec <_dtoa_r+0x444>
 80127aa:	2c00      	cmp	r4, #0
 80127ac:	f000 809e 	beq.w	80128ec <_dtoa_r+0x444>
 80127b0:	2f00      	cmp	r7, #0
 80127b2:	dd33      	ble.n	801281c <_dtoa_r+0x374>
 80127b4:	4b9c      	ldr	r3, [pc, #624]	@ (8012a28 <_dtoa_r+0x580>)
 80127b6:	f007 020f 	and.w	r2, r7, #15
 80127ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80127be:	ed93 7b00 	vldr	d7, [r3]
 80127c2:	05f8      	lsls	r0, r7, #23
 80127c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80127c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80127cc:	d516      	bpl.n	80127fc <_dtoa_r+0x354>
 80127ce:	4b97      	ldr	r3, [pc, #604]	@ (8012a2c <_dtoa_r+0x584>)
 80127d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80127d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80127d8:	f7ee f840 	bl	800085c <__aeabi_ddiv>
 80127dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80127e0:	f004 040f 	and.w	r4, r4, #15
 80127e4:	2603      	movs	r6, #3
 80127e6:	4d91      	ldr	r5, [pc, #580]	@ (8012a2c <_dtoa_r+0x584>)
 80127e8:	b954      	cbnz	r4, 8012800 <_dtoa_r+0x358>
 80127ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80127ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80127f2:	f7ee f833 	bl	800085c <__aeabi_ddiv>
 80127f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80127fa:	e028      	b.n	801284e <_dtoa_r+0x3a6>
 80127fc:	2602      	movs	r6, #2
 80127fe:	e7f2      	b.n	80127e6 <_dtoa_r+0x33e>
 8012800:	07e1      	lsls	r1, r4, #31
 8012802:	d508      	bpl.n	8012816 <_dtoa_r+0x36e>
 8012804:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012808:	e9d5 2300 	ldrd	r2, r3, [r5]
 801280c:	f7ed fefc 	bl	8000608 <__aeabi_dmul>
 8012810:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012814:	3601      	adds	r6, #1
 8012816:	1064      	asrs	r4, r4, #1
 8012818:	3508      	adds	r5, #8
 801281a:	e7e5      	b.n	80127e8 <_dtoa_r+0x340>
 801281c:	f000 80af 	beq.w	801297e <_dtoa_r+0x4d6>
 8012820:	427c      	negs	r4, r7
 8012822:	4b81      	ldr	r3, [pc, #516]	@ (8012a28 <_dtoa_r+0x580>)
 8012824:	4d81      	ldr	r5, [pc, #516]	@ (8012a2c <_dtoa_r+0x584>)
 8012826:	f004 020f 	and.w	r2, r4, #15
 801282a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801282e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012832:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012836:	f7ed fee7 	bl	8000608 <__aeabi_dmul>
 801283a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801283e:	1124      	asrs	r4, r4, #4
 8012840:	2300      	movs	r3, #0
 8012842:	2602      	movs	r6, #2
 8012844:	2c00      	cmp	r4, #0
 8012846:	f040 808f 	bne.w	8012968 <_dtoa_r+0x4c0>
 801284a:	2b00      	cmp	r3, #0
 801284c:	d1d3      	bne.n	80127f6 <_dtoa_r+0x34e>
 801284e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012850:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012854:	2b00      	cmp	r3, #0
 8012856:	f000 8094 	beq.w	8012982 <_dtoa_r+0x4da>
 801285a:	4b75      	ldr	r3, [pc, #468]	@ (8012a30 <_dtoa_r+0x588>)
 801285c:	2200      	movs	r2, #0
 801285e:	4620      	mov	r0, r4
 8012860:	4629      	mov	r1, r5
 8012862:	f7ee f943 	bl	8000aec <__aeabi_dcmplt>
 8012866:	2800      	cmp	r0, #0
 8012868:	f000 808b 	beq.w	8012982 <_dtoa_r+0x4da>
 801286c:	9b03      	ldr	r3, [sp, #12]
 801286e:	2b00      	cmp	r3, #0
 8012870:	f000 8087 	beq.w	8012982 <_dtoa_r+0x4da>
 8012874:	f1bb 0f00 	cmp.w	fp, #0
 8012878:	dd34      	ble.n	80128e4 <_dtoa_r+0x43c>
 801287a:	4620      	mov	r0, r4
 801287c:	4b6d      	ldr	r3, [pc, #436]	@ (8012a34 <_dtoa_r+0x58c>)
 801287e:	2200      	movs	r2, #0
 8012880:	4629      	mov	r1, r5
 8012882:	f7ed fec1 	bl	8000608 <__aeabi_dmul>
 8012886:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801288a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 801288e:	3601      	adds	r6, #1
 8012890:	465c      	mov	r4, fp
 8012892:	4630      	mov	r0, r6
 8012894:	f7ed fe4e 	bl	8000534 <__aeabi_i2d>
 8012898:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801289c:	f7ed feb4 	bl	8000608 <__aeabi_dmul>
 80128a0:	4b65      	ldr	r3, [pc, #404]	@ (8012a38 <_dtoa_r+0x590>)
 80128a2:	2200      	movs	r2, #0
 80128a4:	f7ed fcfa 	bl	800029c <__adddf3>
 80128a8:	4605      	mov	r5, r0
 80128aa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80128ae:	2c00      	cmp	r4, #0
 80128b0:	d16a      	bne.n	8012988 <_dtoa_r+0x4e0>
 80128b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80128b6:	4b61      	ldr	r3, [pc, #388]	@ (8012a3c <_dtoa_r+0x594>)
 80128b8:	2200      	movs	r2, #0
 80128ba:	f7ed fced 	bl	8000298 <__aeabi_dsub>
 80128be:	4602      	mov	r2, r0
 80128c0:	460b      	mov	r3, r1
 80128c2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80128c6:	462a      	mov	r2, r5
 80128c8:	4633      	mov	r3, r6
 80128ca:	f7ee f92d 	bl	8000b28 <__aeabi_dcmpgt>
 80128ce:	2800      	cmp	r0, #0
 80128d0:	f040 8298 	bne.w	8012e04 <_dtoa_r+0x95c>
 80128d4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80128d8:	462a      	mov	r2, r5
 80128da:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80128de:	f7ee f905 	bl	8000aec <__aeabi_dcmplt>
 80128e2:	bb38      	cbnz	r0, 8012934 <_dtoa_r+0x48c>
 80128e4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80128e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80128ec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80128ee:	2b00      	cmp	r3, #0
 80128f0:	f2c0 8157 	blt.w	8012ba2 <_dtoa_r+0x6fa>
 80128f4:	2f0e      	cmp	r7, #14
 80128f6:	f300 8154 	bgt.w	8012ba2 <_dtoa_r+0x6fa>
 80128fa:	4b4b      	ldr	r3, [pc, #300]	@ (8012a28 <_dtoa_r+0x580>)
 80128fc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012900:	ed93 7b00 	vldr	d7, [r3]
 8012904:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012906:	2b00      	cmp	r3, #0
 8012908:	ed8d 7b00 	vstr	d7, [sp]
 801290c:	f280 80e5 	bge.w	8012ada <_dtoa_r+0x632>
 8012910:	9b03      	ldr	r3, [sp, #12]
 8012912:	2b00      	cmp	r3, #0
 8012914:	f300 80e1 	bgt.w	8012ada <_dtoa_r+0x632>
 8012918:	d10c      	bne.n	8012934 <_dtoa_r+0x48c>
 801291a:	4b48      	ldr	r3, [pc, #288]	@ (8012a3c <_dtoa_r+0x594>)
 801291c:	2200      	movs	r2, #0
 801291e:	ec51 0b17 	vmov	r0, r1, d7
 8012922:	f7ed fe71 	bl	8000608 <__aeabi_dmul>
 8012926:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801292a:	f7ee f8f3 	bl	8000b14 <__aeabi_dcmpge>
 801292e:	2800      	cmp	r0, #0
 8012930:	f000 8266 	beq.w	8012e00 <_dtoa_r+0x958>
 8012934:	2400      	movs	r4, #0
 8012936:	4625      	mov	r5, r4
 8012938:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801293a:	4656      	mov	r6, sl
 801293c:	ea6f 0803 	mvn.w	r8, r3
 8012940:	2700      	movs	r7, #0
 8012942:	4621      	mov	r1, r4
 8012944:	4648      	mov	r0, r9
 8012946:	f001 fa99 	bl	8013e7c <_Bfree>
 801294a:	2d00      	cmp	r5, #0
 801294c:	f000 80bd 	beq.w	8012aca <_dtoa_r+0x622>
 8012950:	b12f      	cbz	r7, 801295e <_dtoa_r+0x4b6>
 8012952:	42af      	cmp	r7, r5
 8012954:	d003      	beq.n	801295e <_dtoa_r+0x4b6>
 8012956:	4639      	mov	r1, r7
 8012958:	4648      	mov	r0, r9
 801295a:	f001 fa8f 	bl	8013e7c <_Bfree>
 801295e:	4629      	mov	r1, r5
 8012960:	4648      	mov	r0, r9
 8012962:	f001 fa8b 	bl	8013e7c <_Bfree>
 8012966:	e0b0      	b.n	8012aca <_dtoa_r+0x622>
 8012968:	07e2      	lsls	r2, r4, #31
 801296a:	d505      	bpl.n	8012978 <_dtoa_r+0x4d0>
 801296c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012970:	f7ed fe4a 	bl	8000608 <__aeabi_dmul>
 8012974:	3601      	adds	r6, #1
 8012976:	2301      	movs	r3, #1
 8012978:	1064      	asrs	r4, r4, #1
 801297a:	3508      	adds	r5, #8
 801297c:	e762      	b.n	8012844 <_dtoa_r+0x39c>
 801297e:	2602      	movs	r6, #2
 8012980:	e765      	b.n	801284e <_dtoa_r+0x3a6>
 8012982:	9c03      	ldr	r4, [sp, #12]
 8012984:	46b8      	mov	r8, r7
 8012986:	e784      	b.n	8012892 <_dtoa_r+0x3ea>
 8012988:	4b27      	ldr	r3, [pc, #156]	@ (8012a28 <_dtoa_r+0x580>)
 801298a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801298c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012990:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012994:	4454      	add	r4, sl
 8012996:	2900      	cmp	r1, #0
 8012998:	d054      	beq.n	8012a44 <_dtoa_r+0x59c>
 801299a:	4929      	ldr	r1, [pc, #164]	@ (8012a40 <_dtoa_r+0x598>)
 801299c:	2000      	movs	r0, #0
 801299e:	f7ed ff5d 	bl	800085c <__aeabi_ddiv>
 80129a2:	4633      	mov	r3, r6
 80129a4:	462a      	mov	r2, r5
 80129a6:	f7ed fc77 	bl	8000298 <__aeabi_dsub>
 80129aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80129ae:	4656      	mov	r6, sl
 80129b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80129b4:	f7ee f8d8 	bl	8000b68 <__aeabi_d2iz>
 80129b8:	4605      	mov	r5, r0
 80129ba:	f7ed fdbb 	bl	8000534 <__aeabi_i2d>
 80129be:	4602      	mov	r2, r0
 80129c0:	460b      	mov	r3, r1
 80129c2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80129c6:	f7ed fc67 	bl	8000298 <__aeabi_dsub>
 80129ca:	3530      	adds	r5, #48	@ 0x30
 80129cc:	4602      	mov	r2, r0
 80129ce:	460b      	mov	r3, r1
 80129d0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80129d4:	f806 5b01 	strb.w	r5, [r6], #1
 80129d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80129dc:	f7ee f886 	bl	8000aec <__aeabi_dcmplt>
 80129e0:	2800      	cmp	r0, #0
 80129e2:	d172      	bne.n	8012aca <_dtoa_r+0x622>
 80129e4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80129e8:	4911      	ldr	r1, [pc, #68]	@ (8012a30 <_dtoa_r+0x588>)
 80129ea:	2000      	movs	r0, #0
 80129ec:	f7ed fc54 	bl	8000298 <__aeabi_dsub>
 80129f0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80129f4:	f7ee f87a 	bl	8000aec <__aeabi_dcmplt>
 80129f8:	2800      	cmp	r0, #0
 80129fa:	f040 80b4 	bne.w	8012b66 <_dtoa_r+0x6be>
 80129fe:	42a6      	cmp	r6, r4
 8012a00:	f43f af70 	beq.w	80128e4 <_dtoa_r+0x43c>
 8012a04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012a08:	4b0a      	ldr	r3, [pc, #40]	@ (8012a34 <_dtoa_r+0x58c>)
 8012a0a:	2200      	movs	r2, #0
 8012a0c:	f7ed fdfc 	bl	8000608 <__aeabi_dmul>
 8012a10:	4b08      	ldr	r3, [pc, #32]	@ (8012a34 <_dtoa_r+0x58c>)
 8012a12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012a16:	2200      	movs	r2, #0
 8012a18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a1c:	f7ed fdf4 	bl	8000608 <__aeabi_dmul>
 8012a20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012a24:	e7c4      	b.n	80129b0 <_dtoa_r+0x508>
 8012a26:	bf00      	nop
 8012a28:	08016388 	.word	0x08016388
 8012a2c:	08016360 	.word	0x08016360
 8012a30:	3ff00000 	.word	0x3ff00000
 8012a34:	40240000 	.word	0x40240000
 8012a38:	401c0000 	.word	0x401c0000
 8012a3c:	40140000 	.word	0x40140000
 8012a40:	3fe00000 	.word	0x3fe00000
 8012a44:	4631      	mov	r1, r6
 8012a46:	4628      	mov	r0, r5
 8012a48:	f7ed fdde 	bl	8000608 <__aeabi_dmul>
 8012a4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012a50:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012a52:	4656      	mov	r6, sl
 8012a54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a58:	f7ee f886 	bl	8000b68 <__aeabi_d2iz>
 8012a5c:	4605      	mov	r5, r0
 8012a5e:	f7ed fd69 	bl	8000534 <__aeabi_i2d>
 8012a62:	4602      	mov	r2, r0
 8012a64:	460b      	mov	r3, r1
 8012a66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a6a:	f7ed fc15 	bl	8000298 <__aeabi_dsub>
 8012a6e:	3530      	adds	r5, #48	@ 0x30
 8012a70:	f806 5b01 	strb.w	r5, [r6], #1
 8012a74:	4602      	mov	r2, r0
 8012a76:	460b      	mov	r3, r1
 8012a78:	42a6      	cmp	r6, r4
 8012a7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012a7e:	f04f 0200 	mov.w	r2, #0
 8012a82:	d124      	bne.n	8012ace <_dtoa_r+0x626>
 8012a84:	4baf      	ldr	r3, [pc, #700]	@ (8012d44 <_dtoa_r+0x89c>)
 8012a86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012a8a:	f7ed fc07 	bl	800029c <__adddf3>
 8012a8e:	4602      	mov	r2, r0
 8012a90:	460b      	mov	r3, r1
 8012a92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a96:	f7ee f847 	bl	8000b28 <__aeabi_dcmpgt>
 8012a9a:	2800      	cmp	r0, #0
 8012a9c:	d163      	bne.n	8012b66 <_dtoa_r+0x6be>
 8012a9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012aa2:	49a8      	ldr	r1, [pc, #672]	@ (8012d44 <_dtoa_r+0x89c>)
 8012aa4:	2000      	movs	r0, #0
 8012aa6:	f7ed fbf7 	bl	8000298 <__aeabi_dsub>
 8012aaa:	4602      	mov	r2, r0
 8012aac:	460b      	mov	r3, r1
 8012aae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ab2:	f7ee f81b 	bl	8000aec <__aeabi_dcmplt>
 8012ab6:	2800      	cmp	r0, #0
 8012ab8:	f43f af14 	beq.w	80128e4 <_dtoa_r+0x43c>
 8012abc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012abe:	1e73      	subs	r3, r6, #1
 8012ac0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012ac2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012ac6:	2b30      	cmp	r3, #48	@ 0x30
 8012ac8:	d0f8      	beq.n	8012abc <_dtoa_r+0x614>
 8012aca:	4647      	mov	r7, r8
 8012acc:	e03b      	b.n	8012b46 <_dtoa_r+0x69e>
 8012ace:	4b9e      	ldr	r3, [pc, #632]	@ (8012d48 <_dtoa_r+0x8a0>)
 8012ad0:	f7ed fd9a 	bl	8000608 <__aeabi_dmul>
 8012ad4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012ad8:	e7bc      	b.n	8012a54 <_dtoa_r+0x5ac>
 8012ada:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012ade:	4656      	mov	r6, sl
 8012ae0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012ae4:	4620      	mov	r0, r4
 8012ae6:	4629      	mov	r1, r5
 8012ae8:	f7ed feb8 	bl	800085c <__aeabi_ddiv>
 8012aec:	f7ee f83c 	bl	8000b68 <__aeabi_d2iz>
 8012af0:	4680      	mov	r8, r0
 8012af2:	f7ed fd1f 	bl	8000534 <__aeabi_i2d>
 8012af6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012afa:	f7ed fd85 	bl	8000608 <__aeabi_dmul>
 8012afe:	4602      	mov	r2, r0
 8012b00:	460b      	mov	r3, r1
 8012b02:	4620      	mov	r0, r4
 8012b04:	4629      	mov	r1, r5
 8012b06:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012b0a:	f7ed fbc5 	bl	8000298 <__aeabi_dsub>
 8012b0e:	f806 4b01 	strb.w	r4, [r6], #1
 8012b12:	9d03      	ldr	r5, [sp, #12]
 8012b14:	eba6 040a 	sub.w	r4, r6, sl
 8012b18:	42a5      	cmp	r5, r4
 8012b1a:	4602      	mov	r2, r0
 8012b1c:	460b      	mov	r3, r1
 8012b1e:	d133      	bne.n	8012b88 <_dtoa_r+0x6e0>
 8012b20:	f7ed fbbc 	bl	800029c <__adddf3>
 8012b24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012b28:	4604      	mov	r4, r0
 8012b2a:	460d      	mov	r5, r1
 8012b2c:	f7ed fffc 	bl	8000b28 <__aeabi_dcmpgt>
 8012b30:	b9c0      	cbnz	r0, 8012b64 <_dtoa_r+0x6bc>
 8012b32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012b36:	4620      	mov	r0, r4
 8012b38:	4629      	mov	r1, r5
 8012b3a:	f7ed ffcd 	bl	8000ad8 <__aeabi_dcmpeq>
 8012b3e:	b110      	cbz	r0, 8012b46 <_dtoa_r+0x69e>
 8012b40:	f018 0f01 	tst.w	r8, #1
 8012b44:	d10e      	bne.n	8012b64 <_dtoa_r+0x6bc>
 8012b46:	9902      	ldr	r1, [sp, #8]
 8012b48:	4648      	mov	r0, r9
 8012b4a:	f001 f997 	bl	8013e7c <_Bfree>
 8012b4e:	2300      	movs	r3, #0
 8012b50:	7033      	strb	r3, [r6, #0]
 8012b52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012b54:	3701      	adds	r7, #1
 8012b56:	601f      	str	r7, [r3, #0]
 8012b58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	f000 824b 	beq.w	8012ff6 <_dtoa_r+0xb4e>
 8012b60:	601e      	str	r6, [r3, #0]
 8012b62:	e248      	b.n	8012ff6 <_dtoa_r+0xb4e>
 8012b64:	46b8      	mov	r8, r7
 8012b66:	4633      	mov	r3, r6
 8012b68:	461e      	mov	r6, r3
 8012b6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012b6e:	2a39      	cmp	r2, #57	@ 0x39
 8012b70:	d106      	bne.n	8012b80 <_dtoa_r+0x6d8>
 8012b72:	459a      	cmp	sl, r3
 8012b74:	d1f8      	bne.n	8012b68 <_dtoa_r+0x6c0>
 8012b76:	2230      	movs	r2, #48	@ 0x30
 8012b78:	f108 0801 	add.w	r8, r8, #1
 8012b7c:	f88a 2000 	strb.w	r2, [sl]
 8012b80:	781a      	ldrb	r2, [r3, #0]
 8012b82:	3201      	adds	r2, #1
 8012b84:	701a      	strb	r2, [r3, #0]
 8012b86:	e7a0      	b.n	8012aca <_dtoa_r+0x622>
 8012b88:	4b6f      	ldr	r3, [pc, #444]	@ (8012d48 <_dtoa_r+0x8a0>)
 8012b8a:	2200      	movs	r2, #0
 8012b8c:	f7ed fd3c 	bl	8000608 <__aeabi_dmul>
 8012b90:	2200      	movs	r2, #0
 8012b92:	2300      	movs	r3, #0
 8012b94:	4604      	mov	r4, r0
 8012b96:	460d      	mov	r5, r1
 8012b98:	f7ed ff9e 	bl	8000ad8 <__aeabi_dcmpeq>
 8012b9c:	2800      	cmp	r0, #0
 8012b9e:	d09f      	beq.n	8012ae0 <_dtoa_r+0x638>
 8012ba0:	e7d1      	b.n	8012b46 <_dtoa_r+0x69e>
 8012ba2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012ba4:	2a00      	cmp	r2, #0
 8012ba6:	f000 80ea 	beq.w	8012d7e <_dtoa_r+0x8d6>
 8012baa:	9a07      	ldr	r2, [sp, #28]
 8012bac:	2a01      	cmp	r2, #1
 8012bae:	f300 80cd 	bgt.w	8012d4c <_dtoa_r+0x8a4>
 8012bb2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012bb4:	2a00      	cmp	r2, #0
 8012bb6:	f000 80c1 	beq.w	8012d3c <_dtoa_r+0x894>
 8012bba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012bbe:	9c08      	ldr	r4, [sp, #32]
 8012bc0:	9e00      	ldr	r6, [sp, #0]
 8012bc2:	9a00      	ldr	r2, [sp, #0]
 8012bc4:	441a      	add	r2, r3
 8012bc6:	9200      	str	r2, [sp, #0]
 8012bc8:	9a06      	ldr	r2, [sp, #24]
 8012bca:	2101      	movs	r1, #1
 8012bcc:	441a      	add	r2, r3
 8012bce:	4648      	mov	r0, r9
 8012bd0:	9206      	str	r2, [sp, #24]
 8012bd2:	f001 fa51 	bl	8014078 <__i2b>
 8012bd6:	4605      	mov	r5, r0
 8012bd8:	b166      	cbz	r6, 8012bf4 <_dtoa_r+0x74c>
 8012bda:	9b06      	ldr	r3, [sp, #24]
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	dd09      	ble.n	8012bf4 <_dtoa_r+0x74c>
 8012be0:	42b3      	cmp	r3, r6
 8012be2:	9a00      	ldr	r2, [sp, #0]
 8012be4:	bfa8      	it	ge
 8012be6:	4633      	movge	r3, r6
 8012be8:	1ad2      	subs	r2, r2, r3
 8012bea:	9200      	str	r2, [sp, #0]
 8012bec:	9a06      	ldr	r2, [sp, #24]
 8012bee:	1af6      	subs	r6, r6, r3
 8012bf0:	1ad3      	subs	r3, r2, r3
 8012bf2:	9306      	str	r3, [sp, #24]
 8012bf4:	9b08      	ldr	r3, [sp, #32]
 8012bf6:	b30b      	cbz	r3, 8012c3c <_dtoa_r+0x794>
 8012bf8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	f000 80c6 	beq.w	8012d8c <_dtoa_r+0x8e4>
 8012c00:	2c00      	cmp	r4, #0
 8012c02:	f000 80c0 	beq.w	8012d86 <_dtoa_r+0x8de>
 8012c06:	4629      	mov	r1, r5
 8012c08:	4622      	mov	r2, r4
 8012c0a:	4648      	mov	r0, r9
 8012c0c:	f001 faec 	bl	80141e8 <__pow5mult>
 8012c10:	9a02      	ldr	r2, [sp, #8]
 8012c12:	4601      	mov	r1, r0
 8012c14:	4605      	mov	r5, r0
 8012c16:	4648      	mov	r0, r9
 8012c18:	f001 fa44 	bl	80140a4 <__multiply>
 8012c1c:	9902      	ldr	r1, [sp, #8]
 8012c1e:	4680      	mov	r8, r0
 8012c20:	4648      	mov	r0, r9
 8012c22:	f001 f92b 	bl	8013e7c <_Bfree>
 8012c26:	9b08      	ldr	r3, [sp, #32]
 8012c28:	1b1b      	subs	r3, r3, r4
 8012c2a:	9308      	str	r3, [sp, #32]
 8012c2c:	f000 80b1 	beq.w	8012d92 <_dtoa_r+0x8ea>
 8012c30:	9a08      	ldr	r2, [sp, #32]
 8012c32:	4641      	mov	r1, r8
 8012c34:	4648      	mov	r0, r9
 8012c36:	f001 fad7 	bl	80141e8 <__pow5mult>
 8012c3a:	9002      	str	r0, [sp, #8]
 8012c3c:	2101      	movs	r1, #1
 8012c3e:	4648      	mov	r0, r9
 8012c40:	f001 fa1a 	bl	8014078 <__i2b>
 8012c44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c46:	4604      	mov	r4, r0
 8012c48:	2b00      	cmp	r3, #0
 8012c4a:	f000 81d8 	beq.w	8012ffe <_dtoa_r+0xb56>
 8012c4e:	461a      	mov	r2, r3
 8012c50:	4601      	mov	r1, r0
 8012c52:	4648      	mov	r0, r9
 8012c54:	f001 fac8 	bl	80141e8 <__pow5mult>
 8012c58:	9b07      	ldr	r3, [sp, #28]
 8012c5a:	2b01      	cmp	r3, #1
 8012c5c:	4604      	mov	r4, r0
 8012c5e:	f300 809f 	bgt.w	8012da0 <_dtoa_r+0x8f8>
 8012c62:	9b04      	ldr	r3, [sp, #16]
 8012c64:	2b00      	cmp	r3, #0
 8012c66:	f040 8097 	bne.w	8012d98 <_dtoa_r+0x8f0>
 8012c6a:	9b05      	ldr	r3, [sp, #20]
 8012c6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012c70:	2b00      	cmp	r3, #0
 8012c72:	f040 8093 	bne.w	8012d9c <_dtoa_r+0x8f4>
 8012c76:	9b05      	ldr	r3, [sp, #20]
 8012c78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012c7c:	0d1b      	lsrs	r3, r3, #20
 8012c7e:	051b      	lsls	r3, r3, #20
 8012c80:	b133      	cbz	r3, 8012c90 <_dtoa_r+0x7e8>
 8012c82:	9b00      	ldr	r3, [sp, #0]
 8012c84:	3301      	adds	r3, #1
 8012c86:	9300      	str	r3, [sp, #0]
 8012c88:	9b06      	ldr	r3, [sp, #24]
 8012c8a:	3301      	adds	r3, #1
 8012c8c:	9306      	str	r3, [sp, #24]
 8012c8e:	2301      	movs	r3, #1
 8012c90:	9308      	str	r3, [sp, #32]
 8012c92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012c94:	2b00      	cmp	r3, #0
 8012c96:	f000 81b8 	beq.w	801300a <_dtoa_r+0xb62>
 8012c9a:	6923      	ldr	r3, [r4, #16]
 8012c9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012ca0:	6918      	ldr	r0, [r3, #16]
 8012ca2:	f001 f99d 	bl	8013fe0 <__hi0bits>
 8012ca6:	f1c0 0020 	rsb	r0, r0, #32
 8012caa:	9b06      	ldr	r3, [sp, #24]
 8012cac:	4418      	add	r0, r3
 8012cae:	f010 001f 	ands.w	r0, r0, #31
 8012cb2:	f000 8082 	beq.w	8012dba <_dtoa_r+0x912>
 8012cb6:	f1c0 0320 	rsb	r3, r0, #32
 8012cba:	2b04      	cmp	r3, #4
 8012cbc:	dd73      	ble.n	8012da6 <_dtoa_r+0x8fe>
 8012cbe:	9b00      	ldr	r3, [sp, #0]
 8012cc0:	f1c0 001c 	rsb	r0, r0, #28
 8012cc4:	4403      	add	r3, r0
 8012cc6:	9300      	str	r3, [sp, #0]
 8012cc8:	9b06      	ldr	r3, [sp, #24]
 8012cca:	4403      	add	r3, r0
 8012ccc:	4406      	add	r6, r0
 8012cce:	9306      	str	r3, [sp, #24]
 8012cd0:	9b00      	ldr	r3, [sp, #0]
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	dd05      	ble.n	8012ce2 <_dtoa_r+0x83a>
 8012cd6:	9902      	ldr	r1, [sp, #8]
 8012cd8:	461a      	mov	r2, r3
 8012cda:	4648      	mov	r0, r9
 8012cdc:	f001 fade 	bl	801429c <__lshift>
 8012ce0:	9002      	str	r0, [sp, #8]
 8012ce2:	9b06      	ldr	r3, [sp, #24]
 8012ce4:	2b00      	cmp	r3, #0
 8012ce6:	dd05      	ble.n	8012cf4 <_dtoa_r+0x84c>
 8012ce8:	4621      	mov	r1, r4
 8012cea:	461a      	mov	r2, r3
 8012cec:	4648      	mov	r0, r9
 8012cee:	f001 fad5 	bl	801429c <__lshift>
 8012cf2:	4604      	mov	r4, r0
 8012cf4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d061      	beq.n	8012dbe <_dtoa_r+0x916>
 8012cfa:	9802      	ldr	r0, [sp, #8]
 8012cfc:	4621      	mov	r1, r4
 8012cfe:	f001 fb39 	bl	8014374 <__mcmp>
 8012d02:	2800      	cmp	r0, #0
 8012d04:	da5b      	bge.n	8012dbe <_dtoa_r+0x916>
 8012d06:	2300      	movs	r3, #0
 8012d08:	9902      	ldr	r1, [sp, #8]
 8012d0a:	220a      	movs	r2, #10
 8012d0c:	4648      	mov	r0, r9
 8012d0e:	f001 f8d7 	bl	8013ec0 <__multadd>
 8012d12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012d14:	9002      	str	r0, [sp, #8]
 8012d16:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8012d1a:	2b00      	cmp	r3, #0
 8012d1c:	f000 8177 	beq.w	801300e <_dtoa_r+0xb66>
 8012d20:	4629      	mov	r1, r5
 8012d22:	2300      	movs	r3, #0
 8012d24:	220a      	movs	r2, #10
 8012d26:	4648      	mov	r0, r9
 8012d28:	f001 f8ca 	bl	8013ec0 <__multadd>
 8012d2c:	f1bb 0f00 	cmp.w	fp, #0
 8012d30:	4605      	mov	r5, r0
 8012d32:	dc6f      	bgt.n	8012e14 <_dtoa_r+0x96c>
 8012d34:	9b07      	ldr	r3, [sp, #28]
 8012d36:	2b02      	cmp	r3, #2
 8012d38:	dc49      	bgt.n	8012dce <_dtoa_r+0x926>
 8012d3a:	e06b      	b.n	8012e14 <_dtoa_r+0x96c>
 8012d3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012d3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012d42:	e73c      	b.n	8012bbe <_dtoa_r+0x716>
 8012d44:	3fe00000 	.word	0x3fe00000
 8012d48:	40240000 	.word	0x40240000
 8012d4c:	9b03      	ldr	r3, [sp, #12]
 8012d4e:	1e5c      	subs	r4, r3, #1
 8012d50:	9b08      	ldr	r3, [sp, #32]
 8012d52:	42a3      	cmp	r3, r4
 8012d54:	db09      	blt.n	8012d6a <_dtoa_r+0x8c2>
 8012d56:	1b1c      	subs	r4, r3, r4
 8012d58:	9b03      	ldr	r3, [sp, #12]
 8012d5a:	2b00      	cmp	r3, #0
 8012d5c:	f6bf af30 	bge.w	8012bc0 <_dtoa_r+0x718>
 8012d60:	9b00      	ldr	r3, [sp, #0]
 8012d62:	9a03      	ldr	r2, [sp, #12]
 8012d64:	1a9e      	subs	r6, r3, r2
 8012d66:	2300      	movs	r3, #0
 8012d68:	e72b      	b.n	8012bc2 <_dtoa_r+0x71a>
 8012d6a:	9b08      	ldr	r3, [sp, #32]
 8012d6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012d6e:	9408      	str	r4, [sp, #32]
 8012d70:	1ae3      	subs	r3, r4, r3
 8012d72:	441a      	add	r2, r3
 8012d74:	9e00      	ldr	r6, [sp, #0]
 8012d76:	9b03      	ldr	r3, [sp, #12]
 8012d78:	920d      	str	r2, [sp, #52]	@ 0x34
 8012d7a:	2400      	movs	r4, #0
 8012d7c:	e721      	b.n	8012bc2 <_dtoa_r+0x71a>
 8012d7e:	9c08      	ldr	r4, [sp, #32]
 8012d80:	9e00      	ldr	r6, [sp, #0]
 8012d82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012d84:	e728      	b.n	8012bd8 <_dtoa_r+0x730>
 8012d86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012d8a:	e751      	b.n	8012c30 <_dtoa_r+0x788>
 8012d8c:	9a08      	ldr	r2, [sp, #32]
 8012d8e:	9902      	ldr	r1, [sp, #8]
 8012d90:	e750      	b.n	8012c34 <_dtoa_r+0x78c>
 8012d92:	f8cd 8008 	str.w	r8, [sp, #8]
 8012d96:	e751      	b.n	8012c3c <_dtoa_r+0x794>
 8012d98:	2300      	movs	r3, #0
 8012d9a:	e779      	b.n	8012c90 <_dtoa_r+0x7e8>
 8012d9c:	9b04      	ldr	r3, [sp, #16]
 8012d9e:	e777      	b.n	8012c90 <_dtoa_r+0x7e8>
 8012da0:	2300      	movs	r3, #0
 8012da2:	9308      	str	r3, [sp, #32]
 8012da4:	e779      	b.n	8012c9a <_dtoa_r+0x7f2>
 8012da6:	d093      	beq.n	8012cd0 <_dtoa_r+0x828>
 8012da8:	9a00      	ldr	r2, [sp, #0]
 8012daa:	331c      	adds	r3, #28
 8012dac:	441a      	add	r2, r3
 8012dae:	9200      	str	r2, [sp, #0]
 8012db0:	9a06      	ldr	r2, [sp, #24]
 8012db2:	441a      	add	r2, r3
 8012db4:	441e      	add	r6, r3
 8012db6:	9206      	str	r2, [sp, #24]
 8012db8:	e78a      	b.n	8012cd0 <_dtoa_r+0x828>
 8012dba:	4603      	mov	r3, r0
 8012dbc:	e7f4      	b.n	8012da8 <_dtoa_r+0x900>
 8012dbe:	9b03      	ldr	r3, [sp, #12]
 8012dc0:	2b00      	cmp	r3, #0
 8012dc2:	46b8      	mov	r8, r7
 8012dc4:	dc20      	bgt.n	8012e08 <_dtoa_r+0x960>
 8012dc6:	469b      	mov	fp, r3
 8012dc8:	9b07      	ldr	r3, [sp, #28]
 8012dca:	2b02      	cmp	r3, #2
 8012dcc:	dd1e      	ble.n	8012e0c <_dtoa_r+0x964>
 8012dce:	f1bb 0f00 	cmp.w	fp, #0
 8012dd2:	f47f adb1 	bne.w	8012938 <_dtoa_r+0x490>
 8012dd6:	4621      	mov	r1, r4
 8012dd8:	465b      	mov	r3, fp
 8012dda:	2205      	movs	r2, #5
 8012ddc:	4648      	mov	r0, r9
 8012dde:	f001 f86f 	bl	8013ec0 <__multadd>
 8012de2:	4601      	mov	r1, r0
 8012de4:	4604      	mov	r4, r0
 8012de6:	9802      	ldr	r0, [sp, #8]
 8012de8:	f001 fac4 	bl	8014374 <__mcmp>
 8012dec:	2800      	cmp	r0, #0
 8012dee:	f77f ada3 	ble.w	8012938 <_dtoa_r+0x490>
 8012df2:	4656      	mov	r6, sl
 8012df4:	2331      	movs	r3, #49	@ 0x31
 8012df6:	f806 3b01 	strb.w	r3, [r6], #1
 8012dfa:	f108 0801 	add.w	r8, r8, #1
 8012dfe:	e59f      	b.n	8012940 <_dtoa_r+0x498>
 8012e00:	9c03      	ldr	r4, [sp, #12]
 8012e02:	46b8      	mov	r8, r7
 8012e04:	4625      	mov	r5, r4
 8012e06:	e7f4      	b.n	8012df2 <_dtoa_r+0x94a>
 8012e08:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012e0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012e0e:	2b00      	cmp	r3, #0
 8012e10:	f000 8101 	beq.w	8013016 <_dtoa_r+0xb6e>
 8012e14:	2e00      	cmp	r6, #0
 8012e16:	dd05      	ble.n	8012e24 <_dtoa_r+0x97c>
 8012e18:	4629      	mov	r1, r5
 8012e1a:	4632      	mov	r2, r6
 8012e1c:	4648      	mov	r0, r9
 8012e1e:	f001 fa3d 	bl	801429c <__lshift>
 8012e22:	4605      	mov	r5, r0
 8012e24:	9b08      	ldr	r3, [sp, #32]
 8012e26:	2b00      	cmp	r3, #0
 8012e28:	d05c      	beq.n	8012ee4 <_dtoa_r+0xa3c>
 8012e2a:	6869      	ldr	r1, [r5, #4]
 8012e2c:	4648      	mov	r0, r9
 8012e2e:	f000 ffe5 	bl	8013dfc <_Balloc>
 8012e32:	4606      	mov	r6, r0
 8012e34:	b928      	cbnz	r0, 8012e42 <_dtoa_r+0x99a>
 8012e36:	4b82      	ldr	r3, [pc, #520]	@ (8013040 <_dtoa_r+0xb98>)
 8012e38:	4602      	mov	r2, r0
 8012e3a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012e3e:	f7ff bb4a 	b.w	80124d6 <_dtoa_r+0x2e>
 8012e42:	692a      	ldr	r2, [r5, #16]
 8012e44:	3202      	adds	r2, #2
 8012e46:	0092      	lsls	r2, r2, #2
 8012e48:	f105 010c 	add.w	r1, r5, #12
 8012e4c:	300c      	adds	r0, #12
 8012e4e:	f7ff fa83 	bl	8012358 <memcpy>
 8012e52:	2201      	movs	r2, #1
 8012e54:	4631      	mov	r1, r6
 8012e56:	4648      	mov	r0, r9
 8012e58:	f001 fa20 	bl	801429c <__lshift>
 8012e5c:	f10a 0301 	add.w	r3, sl, #1
 8012e60:	9300      	str	r3, [sp, #0]
 8012e62:	eb0a 030b 	add.w	r3, sl, fp
 8012e66:	9308      	str	r3, [sp, #32]
 8012e68:	9b04      	ldr	r3, [sp, #16]
 8012e6a:	f003 0301 	and.w	r3, r3, #1
 8012e6e:	462f      	mov	r7, r5
 8012e70:	9306      	str	r3, [sp, #24]
 8012e72:	4605      	mov	r5, r0
 8012e74:	9b00      	ldr	r3, [sp, #0]
 8012e76:	9802      	ldr	r0, [sp, #8]
 8012e78:	4621      	mov	r1, r4
 8012e7a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8012e7e:	f7ff fa89 	bl	8012394 <quorem>
 8012e82:	4603      	mov	r3, r0
 8012e84:	3330      	adds	r3, #48	@ 0x30
 8012e86:	9003      	str	r0, [sp, #12]
 8012e88:	4639      	mov	r1, r7
 8012e8a:	9802      	ldr	r0, [sp, #8]
 8012e8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8012e8e:	f001 fa71 	bl	8014374 <__mcmp>
 8012e92:	462a      	mov	r2, r5
 8012e94:	9004      	str	r0, [sp, #16]
 8012e96:	4621      	mov	r1, r4
 8012e98:	4648      	mov	r0, r9
 8012e9a:	f001 fa87 	bl	80143ac <__mdiff>
 8012e9e:	68c2      	ldr	r2, [r0, #12]
 8012ea0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ea2:	4606      	mov	r6, r0
 8012ea4:	bb02      	cbnz	r2, 8012ee8 <_dtoa_r+0xa40>
 8012ea6:	4601      	mov	r1, r0
 8012ea8:	9802      	ldr	r0, [sp, #8]
 8012eaa:	f001 fa63 	bl	8014374 <__mcmp>
 8012eae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012eb0:	4602      	mov	r2, r0
 8012eb2:	4631      	mov	r1, r6
 8012eb4:	4648      	mov	r0, r9
 8012eb6:	920c      	str	r2, [sp, #48]	@ 0x30
 8012eb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8012eba:	f000 ffdf 	bl	8013e7c <_Bfree>
 8012ebe:	9b07      	ldr	r3, [sp, #28]
 8012ec0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012ec2:	9e00      	ldr	r6, [sp, #0]
 8012ec4:	ea42 0103 	orr.w	r1, r2, r3
 8012ec8:	9b06      	ldr	r3, [sp, #24]
 8012eca:	4319      	orrs	r1, r3
 8012ecc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ece:	d10d      	bne.n	8012eec <_dtoa_r+0xa44>
 8012ed0:	2b39      	cmp	r3, #57	@ 0x39
 8012ed2:	d027      	beq.n	8012f24 <_dtoa_r+0xa7c>
 8012ed4:	9a04      	ldr	r2, [sp, #16]
 8012ed6:	2a00      	cmp	r2, #0
 8012ed8:	dd01      	ble.n	8012ede <_dtoa_r+0xa36>
 8012eda:	9b03      	ldr	r3, [sp, #12]
 8012edc:	3331      	adds	r3, #49	@ 0x31
 8012ede:	f88b 3000 	strb.w	r3, [fp]
 8012ee2:	e52e      	b.n	8012942 <_dtoa_r+0x49a>
 8012ee4:	4628      	mov	r0, r5
 8012ee6:	e7b9      	b.n	8012e5c <_dtoa_r+0x9b4>
 8012ee8:	2201      	movs	r2, #1
 8012eea:	e7e2      	b.n	8012eb2 <_dtoa_r+0xa0a>
 8012eec:	9904      	ldr	r1, [sp, #16]
 8012eee:	2900      	cmp	r1, #0
 8012ef0:	db04      	blt.n	8012efc <_dtoa_r+0xa54>
 8012ef2:	9807      	ldr	r0, [sp, #28]
 8012ef4:	4301      	orrs	r1, r0
 8012ef6:	9806      	ldr	r0, [sp, #24]
 8012ef8:	4301      	orrs	r1, r0
 8012efa:	d120      	bne.n	8012f3e <_dtoa_r+0xa96>
 8012efc:	2a00      	cmp	r2, #0
 8012efe:	ddee      	ble.n	8012ede <_dtoa_r+0xa36>
 8012f00:	9902      	ldr	r1, [sp, #8]
 8012f02:	9300      	str	r3, [sp, #0]
 8012f04:	2201      	movs	r2, #1
 8012f06:	4648      	mov	r0, r9
 8012f08:	f001 f9c8 	bl	801429c <__lshift>
 8012f0c:	4621      	mov	r1, r4
 8012f0e:	9002      	str	r0, [sp, #8]
 8012f10:	f001 fa30 	bl	8014374 <__mcmp>
 8012f14:	2800      	cmp	r0, #0
 8012f16:	9b00      	ldr	r3, [sp, #0]
 8012f18:	dc02      	bgt.n	8012f20 <_dtoa_r+0xa78>
 8012f1a:	d1e0      	bne.n	8012ede <_dtoa_r+0xa36>
 8012f1c:	07da      	lsls	r2, r3, #31
 8012f1e:	d5de      	bpl.n	8012ede <_dtoa_r+0xa36>
 8012f20:	2b39      	cmp	r3, #57	@ 0x39
 8012f22:	d1da      	bne.n	8012eda <_dtoa_r+0xa32>
 8012f24:	2339      	movs	r3, #57	@ 0x39
 8012f26:	f88b 3000 	strb.w	r3, [fp]
 8012f2a:	4633      	mov	r3, r6
 8012f2c:	461e      	mov	r6, r3
 8012f2e:	3b01      	subs	r3, #1
 8012f30:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012f34:	2a39      	cmp	r2, #57	@ 0x39
 8012f36:	d04e      	beq.n	8012fd6 <_dtoa_r+0xb2e>
 8012f38:	3201      	adds	r2, #1
 8012f3a:	701a      	strb	r2, [r3, #0]
 8012f3c:	e501      	b.n	8012942 <_dtoa_r+0x49a>
 8012f3e:	2a00      	cmp	r2, #0
 8012f40:	dd03      	ble.n	8012f4a <_dtoa_r+0xaa2>
 8012f42:	2b39      	cmp	r3, #57	@ 0x39
 8012f44:	d0ee      	beq.n	8012f24 <_dtoa_r+0xa7c>
 8012f46:	3301      	adds	r3, #1
 8012f48:	e7c9      	b.n	8012ede <_dtoa_r+0xa36>
 8012f4a:	9a00      	ldr	r2, [sp, #0]
 8012f4c:	9908      	ldr	r1, [sp, #32]
 8012f4e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012f52:	428a      	cmp	r2, r1
 8012f54:	d028      	beq.n	8012fa8 <_dtoa_r+0xb00>
 8012f56:	9902      	ldr	r1, [sp, #8]
 8012f58:	2300      	movs	r3, #0
 8012f5a:	220a      	movs	r2, #10
 8012f5c:	4648      	mov	r0, r9
 8012f5e:	f000 ffaf 	bl	8013ec0 <__multadd>
 8012f62:	42af      	cmp	r7, r5
 8012f64:	9002      	str	r0, [sp, #8]
 8012f66:	f04f 0300 	mov.w	r3, #0
 8012f6a:	f04f 020a 	mov.w	r2, #10
 8012f6e:	4639      	mov	r1, r7
 8012f70:	4648      	mov	r0, r9
 8012f72:	d107      	bne.n	8012f84 <_dtoa_r+0xadc>
 8012f74:	f000 ffa4 	bl	8013ec0 <__multadd>
 8012f78:	4607      	mov	r7, r0
 8012f7a:	4605      	mov	r5, r0
 8012f7c:	9b00      	ldr	r3, [sp, #0]
 8012f7e:	3301      	adds	r3, #1
 8012f80:	9300      	str	r3, [sp, #0]
 8012f82:	e777      	b.n	8012e74 <_dtoa_r+0x9cc>
 8012f84:	f000 ff9c 	bl	8013ec0 <__multadd>
 8012f88:	4629      	mov	r1, r5
 8012f8a:	4607      	mov	r7, r0
 8012f8c:	2300      	movs	r3, #0
 8012f8e:	220a      	movs	r2, #10
 8012f90:	4648      	mov	r0, r9
 8012f92:	f000 ff95 	bl	8013ec0 <__multadd>
 8012f96:	4605      	mov	r5, r0
 8012f98:	e7f0      	b.n	8012f7c <_dtoa_r+0xad4>
 8012f9a:	f1bb 0f00 	cmp.w	fp, #0
 8012f9e:	bfcc      	ite	gt
 8012fa0:	465e      	movgt	r6, fp
 8012fa2:	2601      	movle	r6, #1
 8012fa4:	4456      	add	r6, sl
 8012fa6:	2700      	movs	r7, #0
 8012fa8:	9902      	ldr	r1, [sp, #8]
 8012faa:	9300      	str	r3, [sp, #0]
 8012fac:	2201      	movs	r2, #1
 8012fae:	4648      	mov	r0, r9
 8012fb0:	f001 f974 	bl	801429c <__lshift>
 8012fb4:	4621      	mov	r1, r4
 8012fb6:	9002      	str	r0, [sp, #8]
 8012fb8:	f001 f9dc 	bl	8014374 <__mcmp>
 8012fbc:	2800      	cmp	r0, #0
 8012fbe:	dcb4      	bgt.n	8012f2a <_dtoa_r+0xa82>
 8012fc0:	d102      	bne.n	8012fc8 <_dtoa_r+0xb20>
 8012fc2:	9b00      	ldr	r3, [sp, #0]
 8012fc4:	07db      	lsls	r3, r3, #31
 8012fc6:	d4b0      	bmi.n	8012f2a <_dtoa_r+0xa82>
 8012fc8:	4633      	mov	r3, r6
 8012fca:	461e      	mov	r6, r3
 8012fcc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012fd0:	2a30      	cmp	r2, #48	@ 0x30
 8012fd2:	d0fa      	beq.n	8012fca <_dtoa_r+0xb22>
 8012fd4:	e4b5      	b.n	8012942 <_dtoa_r+0x49a>
 8012fd6:	459a      	cmp	sl, r3
 8012fd8:	d1a8      	bne.n	8012f2c <_dtoa_r+0xa84>
 8012fda:	2331      	movs	r3, #49	@ 0x31
 8012fdc:	f108 0801 	add.w	r8, r8, #1
 8012fe0:	f88a 3000 	strb.w	r3, [sl]
 8012fe4:	e4ad      	b.n	8012942 <_dtoa_r+0x49a>
 8012fe6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012fe8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8013044 <_dtoa_r+0xb9c>
 8012fec:	b11b      	cbz	r3, 8012ff6 <_dtoa_r+0xb4e>
 8012fee:	f10a 0308 	add.w	r3, sl, #8
 8012ff2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012ff4:	6013      	str	r3, [r2, #0]
 8012ff6:	4650      	mov	r0, sl
 8012ff8:	b017      	add	sp, #92	@ 0x5c
 8012ffa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ffe:	9b07      	ldr	r3, [sp, #28]
 8013000:	2b01      	cmp	r3, #1
 8013002:	f77f ae2e 	ble.w	8012c62 <_dtoa_r+0x7ba>
 8013006:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8013008:	9308      	str	r3, [sp, #32]
 801300a:	2001      	movs	r0, #1
 801300c:	e64d      	b.n	8012caa <_dtoa_r+0x802>
 801300e:	f1bb 0f00 	cmp.w	fp, #0
 8013012:	f77f aed9 	ble.w	8012dc8 <_dtoa_r+0x920>
 8013016:	4656      	mov	r6, sl
 8013018:	9802      	ldr	r0, [sp, #8]
 801301a:	4621      	mov	r1, r4
 801301c:	f7ff f9ba 	bl	8012394 <quorem>
 8013020:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8013024:	f806 3b01 	strb.w	r3, [r6], #1
 8013028:	eba6 020a 	sub.w	r2, r6, sl
 801302c:	4593      	cmp	fp, r2
 801302e:	ddb4      	ble.n	8012f9a <_dtoa_r+0xaf2>
 8013030:	9902      	ldr	r1, [sp, #8]
 8013032:	2300      	movs	r3, #0
 8013034:	220a      	movs	r2, #10
 8013036:	4648      	mov	r0, r9
 8013038:	f000 ff42 	bl	8013ec0 <__multadd>
 801303c:	9002      	str	r0, [sp, #8]
 801303e:	e7eb      	b.n	8013018 <_dtoa_r+0xb70>
 8013040:	080160e7 	.word	0x080160e7
 8013044:	0801606b 	.word	0x0801606b

08013048 <_free_r>:
 8013048:	b538      	push	{r3, r4, r5, lr}
 801304a:	4605      	mov	r5, r0
 801304c:	2900      	cmp	r1, #0
 801304e:	d041      	beq.n	80130d4 <_free_r+0x8c>
 8013050:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013054:	1f0c      	subs	r4, r1, #4
 8013056:	2b00      	cmp	r3, #0
 8013058:	bfb8      	it	lt
 801305a:	18e4      	addlt	r4, r4, r3
 801305c:	f7fe f932 	bl	80112c4 <__malloc_lock>
 8013060:	4a1d      	ldr	r2, [pc, #116]	@ (80130d8 <_free_r+0x90>)
 8013062:	6813      	ldr	r3, [r2, #0]
 8013064:	b933      	cbnz	r3, 8013074 <_free_r+0x2c>
 8013066:	6063      	str	r3, [r4, #4]
 8013068:	6014      	str	r4, [r2, #0]
 801306a:	4628      	mov	r0, r5
 801306c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013070:	f7fe b92e 	b.w	80112d0 <__malloc_unlock>
 8013074:	42a3      	cmp	r3, r4
 8013076:	d908      	bls.n	801308a <_free_r+0x42>
 8013078:	6820      	ldr	r0, [r4, #0]
 801307a:	1821      	adds	r1, r4, r0
 801307c:	428b      	cmp	r3, r1
 801307e:	bf01      	itttt	eq
 8013080:	6819      	ldreq	r1, [r3, #0]
 8013082:	685b      	ldreq	r3, [r3, #4]
 8013084:	1809      	addeq	r1, r1, r0
 8013086:	6021      	streq	r1, [r4, #0]
 8013088:	e7ed      	b.n	8013066 <_free_r+0x1e>
 801308a:	461a      	mov	r2, r3
 801308c:	685b      	ldr	r3, [r3, #4]
 801308e:	b10b      	cbz	r3, 8013094 <_free_r+0x4c>
 8013090:	42a3      	cmp	r3, r4
 8013092:	d9fa      	bls.n	801308a <_free_r+0x42>
 8013094:	6811      	ldr	r1, [r2, #0]
 8013096:	1850      	adds	r0, r2, r1
 8013098:	42a0      	cmp	r0, r4
 801309a:	d10b      	bne.n	80130b4 <_free_r+0x6c>
 801309c:	6820      	ldr	r0, [r4, #0]
 801309e:	4401      	add	r1, r0
 80130a0:	1850      	adds	r0, r2, r1
 80130a2:	4283      	cmp	r3, r0
 80130a4:	6011      	str	r1, [r2, #0]
 80130a6:	d1e0      	bne.n	801306a <_free_r+0x22>
 80130a8:	6818      	ldr	r0, [r3, #0]
 80130aa:	685b      	ldr	r3, [r3, #4]
 80130ac:	6053      	str	r3, [r2, #4]
 80130ae:	4408      	add	r0, r1
 80130b0:	6010      	str	r0, [r2, #0]
 80130b2:	e7da      	b.n	801306a <_free_r+0x22>
 80130b4:	d902      	bls.n	80130bc <_free_r+0x74>
 80130b6:	230c      	movs	r3, #12
 80130b8:	602b      	str	r3, [r5, #0]
 80130ba:	e7d6      	b.n	801306a <_free_r+0x22>
 80130bc:	6820      	ldr	r0, [r4, #0]
 80130be:	1821      	adds	r1, r4, r0
 80130c0:	428b      	cmp	r3, r1
 80130c2:	bf04      	itt	eq
 80130c4:	6819      	ldreq	r1, [r3, #0]
 80130c6:	685b      	ldreq	r3, [r3, #4]
 80130c8:	6063      	str	r3, [r4, #4]
 80130ca:	bf04      	itt	eq
 80130cc:	1809      	addeq	r1, r1, r0
 80130ce:	6021      	streq	r1, [r4, #0]
 80130d0:	6054      	str	r4, [r2, #4]
 80130d2:	e7ca      	b.n	801306a <_free_r+0x22>
 80130d4:	bd38      	pop	{r3, r4, r5, pc}
 80130d6:	bf00      	nop
 80130d8:	20000b18 	.word	0x20000b18

080130dc <rshift>:
 80130dc:	6903      	ldr	r3, [r0, #16]
 80130de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80130e2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80130e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80130ea:	f100 0414 	add.w	r4, r0, #20
 80130ee:	dd45      	ble.n	801317c <rshift+0xa0>
 80130f0:	f011 011f 	ands.w	r1, r1, #31
 80130f4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80130f8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80130fc:	d10c      	bne.n	8013118 <rshift+0x3c>
 80130fe:	f100 0710 	add.w	r7, r0, #16
 8013102:	4629      	mov	r1, r5
 8013104:	42b1      	cmp	r1, r6
 8013106:	d334      	bcc.n	8013172 <rshift+0x96>
 8013108:	1a9b      	subs	r3, r3, r2
 801310a:	009b      	lsls	r3, r3, #2
 801310c:	1eea      	subs	r2, r5, #3
 801310e:	4296      	cmp	r6, r2
 8013110:	bf38      	it	cc
 8013112:	2300      	movcc	r3, #0
 8013114:	4423      	add	r3, r4
 8013116:	e015      	b.n	8013144 <rshift+0x68>
 8013118:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801311c:	f1c1 0820 	rsb	r8, r1, #32
 8013120:	40cf      	lsrs	r7, r1
 8013122:	f105 0e04 	add.w	lr, r5, #4
 8013126:	46a1      	mov	r9, r4
 8013128:	4576      	cmp	r6, lr
 801312a:	46f4      	mov	ip, lr
 801312c:	d815      	bhi.n	801315a <rshift+0x7e>
 801312e:	1a9a      	subs	r2, r3, r2
 8013130:	0092      	lsls	r2, r2, #2
 8013132:	3a04      	subs	r2, #4
 8013134:	3501      	adds	r5, #1
 8013136:	42ae      	cmp	r6, r5
 8013138:	bf38      	it	cc
 801313a:	2200      	movcc	r2, #0
 801313c:	18a3      	adds	r3, r4, r2
 801313e:	50a7      	str	r7, [r4, r2]
 8013140:	b107      	cbz	r7, 8013144 <rshift+0x68>
 8013142:	3304      	adds	r3, #4
 8013144:	1b1a      	subs	r2, r3, r4
 8013146:	42a3      	cmp	r3, r4
 8013148:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801314c:	bf08      	it	eq
 801314e:	2300      	moveq	r3, #0
 8013150:	6102      	str	r2, [r0, #16]
 8013152:	bf08      	it	eq
 8013154:	6143      	streq	r3, [r0, #20]
 8013156:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801315a:	f8dc c000 	ldr.w	ip, [ip]
 801315e:	fa0c fc08 	lsl.w	ip, ip, r8
 8013162:	ea4c 0707 	orr.w	r7, ip, r7
 8013166:	f849 7b04 	str.w	r7, [r9], #4
 801316a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801316e:	40cf      	lsrs	r7, r1
 8013170:	e7da      	b.n	8013128 <rshift+0x4c>
 8013172:	f851 cb04 	ldr.w	ip, [r1], #4
 8013176:	f847 cf04 	str.w	ip, [r7, #4]!
 801317a:	e7c3      	b.n	8013104 <rshift+0x28>
 801317c:	4623      	mov	r3, r4
 801317e:	e7e1      	b.n	8013144 <rshift+0x68>

08013180 <__hexdig_fun>:
 8013180:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8013184:	2b09      	cmp	r3, #9
 8013186:	d802      	bhi.n	801318e <__hexdig_fun+0xe>
 8013188:	3820      	subs	r0, #32
 801318a:	b2c0      	uxtb	r0, r0
 801318c:	4770      	bx	lr
 801318e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8013192:	2b05      	cmp	r3, #5
 8013194:	d801      	bhi.n	801319a <__hexdig_fun+0x1a>
 8013196:	3847      	subs	r0, #71	@ 0x47
 8013198:	e7f7      	b.n	801318a <__hexdig_fun+0xa>
 801319a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801319e:	2b05      	cmp	r3, #5
 80131a0:	d801      	bhi.n	80131a6 <__hexdig_fun+0x26>
 80131a2:	3827      	subs	r0, #39	@ 0x27
 80131a4:	e7f1      	b.n	801318a <__hexdig_fun+0xa>
 80131a6:	2000      	movs	r0, #0
 80131a8:	4770      	bx	lr
	...

080131ac <__gethex>:
 80131ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131b0:	b085      	sub	sp, #20
 80131b2:	468a      	mov	sl, r1
 80131b4:	9302      	str	r3, [sp, #8]
 80131b6:	680b      	ldr	r3, [r1, #0]
 80131b8:	9001      	str	r0, [sp, #4]
 80131ba:	4690      	mov	r8, r2
 80131bc:	1c9c      	adds	r4, r3, #2
 80131be:	46a1      	mov	r9, r4
 80131c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80131c4:	2830      	cmp	r0, #48	@ 0x30
 80131c6:	d0fa      	beq.n	80131be <__gethex+0x12>
 80131c8:	eba9 0303 	sub.w	r3, r9, r3
 80131cc:	f1a3 0b02 	sub.w	fp, r3, #2
 80131d0:	f7ff ffd6 	bl	8013180 <__hexdig_fun>
 80131d4:	4605      	mov	r5, r0
 80131d6:	2800      	cmp	r0, #0
 80131d8:	d168      	bne.n	80132ac <__gethex+0x100>
 80131da:	49a0      	ldr	r1, [pc, #640]	@ (801345c <__gethex+0x2b0>)
 80131dc:	2201      	movs	r2, #1
 80131de:	4648      	mov	r0, r9
 80131e0:	f7ff f866 	bl	80122b0 <strncmp>
 80131e4:	4607      	mov	r7, r0
 80131e6:	2800      	cmp	r0, #0
 80131e8:	d167      	bne.n	80132ba <__gethex+0x10e>
 80131ea:	f899 0001 	ldrb.w	r0, [r9, #1]
 80131ee:	4626      	mov	r6, r4
 80131f0:	f7ff ffc6 	bl	8013180 <__hexdig_fun>
 80131f4:	2800      	cmp	r0, #0
 80131f6:	d062      	beq.n	80132be <__gethex+0x112>
 80131f8:	4623      	mov	r3, r4
 80131fa:	7818      	ldrb	r0, [r3, #0]
 80131fc:	2830      	cmp	r0, #48	@ 0x30
 80131fe:	4699      	mov	r9, r3
 8013200:	f103 0301 	add.w	r3, r3, #1
 8013204:	d0f9      	beq.n	80131fa <__gethex+0x4e>
 8013206:	f7ff ffbb 	bl	8013180 <__hexdig_fun>
 801320a:	fab0 f580 	clz	r5, r0
 801320e:	096d      	lsrs	r5, r5, #5
 8013210:	f04f 0b01 	mov.w	fp, #1
 8013214:	464a      	mov	r2, r9
 8013216:	4616      	mov	r6, r2
 8013218:	3201      	adds	r2, #1
 801321a:	7830      	ldrb	r0, [r6, #0]
 801321c:	f7ff ffb0 	bl	8013180 <__hexdig_fun>
 8013220:	2800      	cmp	r0, #0
 8013222:	d1f8      	bne.n	8013216 <__gethex+0x6a>
 8013224:	498d      	ldr	r1, [pc, #564]	@ (801345c <__gethex+0x2b0>)
 8013226:	2201      	movs	r2, #1
 8013228:	4630      	mov	r0, r6
 801322a:	f7ff f841 	bl	80122b0 <strncmp>
 801322e:	2800      	cmp	r0, #0
 8013230:	d13f      	bne.n	80132b2 <__gethex+0x106>
 8013232:	b944      	cbnz	r4, 8013246 <__gethex+0x9a>
 8013234:	1c74      	adds	r4, r6, #1
 8013236:	4622      	mov	r2, r4
 8013238:	4616      	mov	r6, r2
 801323a:	3201      	adds	r2, #1
 801323c:	7830      	ldrb	r0, [r6, #0]
 801323e:	f7ff ff9f 	bl	8013180 <__hexdig_fun>
 8013242:	2800      	cmp	r0, #0
 8013244:	d1f8      	bne.n	8013238 <__gethex+0x8c>
 8013246:	1ba4      	subs	r4, r4, r6
 8013248:	00a7      	lsls	r7, r4, #2
 801324a:	7833      	ldrb	r3, [r6, #0]
 801324c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8013250:	2b50      	cmp	r3, #80	@ 0x50
 8013252:	d13e      	bne.n	80132d2 <__gethex+0x126>
 8013254:	7873      	ldrb	r3, [r6, #1]
 8013256:	2b2b      	cmp	r3, #43	@ 0x2b
 8013258:	d033      	beq.n	80132c2 <__gethex+0x116>
 801325a:	2b2d      	cmp	r3, #45	@ 0x2d
 801325c:	d034      	beq.n	80132c8 <__gethex+0x11c>
 801325e:	1c71      	adds	r1, r6, #1
 8013260:	2400      	movs	r4, #0
 8013262:	7808      	ldrb	r0, [r1, #0]
 8013264:	f7ff ff8c 	bl	8013180 <__hexdig_fun>
 8013268:	1e43      	subs	r3, r0, #1
 801326a:	b2db      	uxtb	r3, r3
 801326c:	2b18      	cmp	r3, #24
 801326e:	d830      	bhi.n	80132d2 <__gethex+0x126>
 8013270:	f1a0 0210 	sub.w	r2, r0, #16
 8013274:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013278:	f7ff ff82 	bl	8013180 <__hexdig_fun>
 801327c:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 8013280:	fa5f fc8c 	uxtb.w	ip, ip
 8013284:	f1bc 0f18 	cmp.w	ip, #24
 8013288:	f04f 030a 	mov.w	r3, #10
 801328c:	d91e      	bls.n	80132cc <__gethex+0x120>
 801328e:	b104      	cbz	r4, 8013292 <__gethex+0xe6>
 8013290:	4252      	negs	r2, r2
 8013292:	4417      	add	r7, r2
 8013294:	f8ca 1000 	str.w	r1, [sl]
 8013298:	b1ed      	cbz	r5, 80132d6 <__gethex+0x12a>
 801329a:	f1bb 0f00 	cmp.w	fp, #0
 801329e:	bf0c      	ite	eq
 80132a0:	2506      	moveq	r5, #6
 80132a2:	2500      	movne	r5, #0
 80132a4:	4628      	mov	r0, r5
 80132a6:	b005      	add	sp, #20
 80132a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132ac:	2500      	movs	r5, #0
 80132ae:	462c      	mov	r4, r5
 80132b0:	e7b0      	b.n	8013214 <__gethex+0x68>
 80132b2:	2c00      	cmp	r4, #0
 80132b4:	d1c7      	bne.n	8013246 <__gethex+0x9a>
 80132b6:	4627      	mov	r7, r4
 80132b8:	e7c7      	b.n	801324a <__gethex+0x9e>
 80132ba:	464e      	mov	r6, r9
 80132bc:	462f      	mov	r7, r5
 80132be:	2501      	movs	r5, #1
 80132c0:	e7c3      	b.n	801324a <__gethex+0x9e>
 80132c2:	2400      	movs	r4, #0
 80132c4:	1cb1      	adds	r1, r6, #2
 80132c6:	e7cc      	b.n	8013262 <__gethex+0xb6>
 80132c8:	2401      	movs	r4, #1
 80132ca:	e7fb      	b.n	80132c4 <__gethex+0x118>
 80132cc:	fb03 0002 	mla	r0, r3, r2, r0
 80132d0:	e7ce      	b.n	8013270 <__gethex+0xc4>
 80132d2:	4631      	mov	r1, r6
 80132d4:	e7de      	b.n	8013294 <__gethex+0xe8>
 80132d6:	eba6 0309 	sub.w	r3, r6, r9
 80132da:	3b01      	subs	r3, #1
 80132dc:	4629      	mov	r1, r5
 80132de:	2b07      	cmp	r3, #7
 80132e0:	dc0a      	bgt.n	80132f8 <__gethex+0x14c>
 80132e2:	9801      	ldr	r0, [sp, #4]
 80132e4:	f000 fd8a 	bl	8013dfc <_Balloc>
 80132e8:	4604      	mov	r4, r0
 80132ea:	b940      	cbnz	r0, 80132fe <__gethex+0x152>
 80132ec:	4b5c      	ldr	r3, [pc, #368]	@ (8013460 <__gethex+0x2b4>)
 80132ee:	4602      	mov	r2, r0
 80132f0:	21e4      	movs	r1, #228	@ 0xe4
 80132f2:	485c      	ldr	r0, [pc, #368]	@ (8013464 <__gethex+0x2b8>)
 80132f4:	f001 fc58 	bl	8014ba8 <__assert_func>
 80132f8:	3101      	adds	r1, #1
 80132fa:	105b      	asrs	r3, r3, #1
 80132fc:	e7ef      	b.n	80132de <__gethex+0x132>
 80132fe:	f100 0a14 	add.w	sl, r0, #20
 8013302:	2300      	movs	r3, #0
 8013304:	4655      	mov	r5, sl
 8013306:	469b      	mov	fp, r3
 8013308:	45b1      	cmp	r9, r6
 801330a:	d337      	bcc.n	801337c <__gethex+0x1d0>
 801330c:	f845 bb04 	str.w	fp, [r5], #4
 8013310:	eba5 050a 	sub.w	r5, r5, sl
 8013314:	10ad      	asrs	r5, r5, #2
 8013316:	6125      	str	r5, [r4, #16]
 8013318:	4658      	mov	r0, fp
 801331a:	f000 fe61 	bl	8013fe0 <__hi0bits>
 801331e:	016d      	lsls	r5, r5, #5
 8013320:	f8d8 6000 	ldr.w	r6, [r8]
 8013324:	1a2d      	subs	r5, r5, r0
 8013326:	42b5      	cmp	r5, r6
 8013328:	dd54      	ble.n	80133d4 <__gethex+0x228>
 801332a:	1bad      	subs	r5, r5, r6
 801332c:	4629      	mov	r1, r5
 801332e:	4620      	mov	r0, r4
 8013330:	f001 f9ed 	bl	801470e <__any_on>
 8013334:	4681      	mov	r9, r0
 8013336:	b178      	cbz	r0, 8013358 <__gethex+0x1ac>
 8013338:	1e6b      	subs	r3, r5, #1
 801333a:	1159      	asrs	r1, r3, #5
 801333c:	f003 021f 	and.w	r2, r3, #31
 8013340:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8013344:	f04f 0901 	mov.w	r9, #1
 8013348:	fa09 f202 	lsl.w	r2, r9, r2
 801334c:	420a      	tst	r2, r1
 801334e:	d003      	beq.n	8013358 <__gethex+0x1ac>
 8013350:	454b      	cmp	r3, r9
 8013352:	dc36      	bgt.n	80133c2 <__gethex+0x216>
 8013354:	f04f 0902 	mov.w	r9, #2
 8013358:	4629      	mov	r1, r5
 801335a:	4620      	mov	r0, r4
 801335c:	f7ff febe 	bl	80130dc <rshift>
 8013360:	442f      	add	r7, r5
 8013362:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8013366:	42bb      	cmp	r3, r7
 8013368:	da42      	bge.n	80133f0 <__gethex+0x244>
 801336a:	9801      	ldr	r0, [sp, #4]
 801336c:	4621      	mov	r1, r4
 801336e:	f000 fd85 	bl	8013e7c <_Bfree>
 8013372:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013374:	2300      	movs	r3, #0
 8013376:	6013      	str	r3, [r2, #0]
 8013378:	25a3      	movs	r5, #163	@ 0xa3
 801337a:	e793      	b.n	80132a4 <__gethex+0xf8>
 801337c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8013380:	2a2e      	cmp	r2, #46	@ 0x2e
 8013382:	d012      	beq.n	80133aa <__gethex+0x1fe>
 8013384:	2b20      	cmp	r3, #32
 8013386:	d104      	bne.n	8013392 <__gethex+0x1e6>
 8013388:	f845 bb04 	str.w	fp, [r5], #4
 801338c:	f04f 0b00 	mov.w	fp, #0
 8013390:	465b      	mov	r3, fp
 8013392:	7830      	ldrb	r0, [r6, #0]
 8013394:	9303      	str	r3, [sp, #12]
 8013396:	f7ff fef3 	bl	8013180 <__hexdig_fun>
 801339a:	9b03      	ldr	r3, [sp, #12]
 801339c:	f000 000f 	and.w	r0, r0, #15
 80133a0:	4098      	lsls	r0, r3
 80133a2:	ea4b 0b00 	orr.w	fp, fp, r0
 80133a6:	3304      	adds	r3, #4
 80133a8:	e7ae      	b.n	8013308 <__gethex+0x15c>
 80133aa:	45b1      	cmp	r9, r6
 80133ac:	d8ea      	bhi.n	8013384 <__gethex+0x1d8>
 80133ae:	492b      	ldr	r1, [pc, #172]	@ (801345c <__gethex+0x2b0>)
 80133b0:	9303      	str	r3, [sp, #12]
 80133b2:	2201      	movs	r2, #1
 80133b4:	4630      	mov	r0, r6
 80133b6:	f7fe ff7b 	bl	80122b0 <strncmp>
 80133ba:	9b03      	ldr	r3, [sp, #12]
 80133bc:	2800      	cmp	r0, #0
 80133be:	d1e1      	bne.n	8013384 <__gethex+0x1d8>
 80133c0:	e7a2      	b.n	8013308 <__gethex+0x15c>
 80133c2:	1ea9      	subs	r1, r5, #2
 80133c4:	4620      	mov	r0, r4
 80133c6:	f001 f9a2 	bl	801470e <__any_on>
 80133ca:	2800      	cmp	r0, #0
 80133cc:	d0c2      	beq.n	8013354 <__gethex+0x1a8>
 80133ce:	f04f 0903 	mov.w	r9, #3
 80133d2:	e7c1      	b.n	8013358 <__gethex+0x1ac>
 80133d4:	da09      	bge.n	80133ea <__gethex+0x23e>
 80133d6:	1b75      	subs	r5, r6, r5
 80133d8:	4621      	mov	r1, r4
 80133da:	9801      	ldr	r0, [sp, #4]
 80133dc:	462a      	mov	r2, r5
 80133de:	f000 ff5d 	bl	801429c <__lshift>
 80133e2:	1b7f      	subs	r7, r7, r5
 80133e4:	4604      	mov	r4, r0
 80133e6:	f100 0a14 	add.w	sl, r0, #20
 80133ea:	f04f 0900 	mov.w	r9, #0
 80133ee:	e7b8      	b.n	8013362 <__gethex+0x1b6>
 80133f0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80133f4:	42bd      	cmp	r5, r7
 80133f6:	dd6f      	ble.n	80134d8 <__gethex+0x32c>
 80133f8:	1bed      	subs	r5, r5, r7
 80133fa:	42ae      	cmp	r6, r5
 80133fc:	dc34      	bgt.n	8013468 <__gethex+0x2bc>
 80133fe:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013402:	2b02      	cmp	r3, #2
 8013404:	d022      	beq.n	801344c <__gethex+0x2a0>
 8013406:	2b03      	cmp	r3, #3
 8013408:	d024      	beq.n	8013454 <__gethex+0x2a8>
 801340a:	2b01      	cmp	r3, #1
 801340c:	d115      	bne.n	801343a <__gethex+0x28e>
 801340e:	42ae      	cmp	r6, r5
 8013410:	d113      	bne.n	801343a <__gethex+0x28e>
 8013412:	2e01      	cmp	r6, #1
 8013414:	d10b      	bne.n	801342e <__gethex+0x282>
 8013416:	9a02      	ldr	r2, [sp, #8]
 8013418:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801341c:	6013      	str	r3, [r2, #0]
 801341e:	2301      	movs	r3, #1
 8013420:	6123      	str	r3, [r4, #16]
 8013422:	f8ca 3000 	str.w	r3, [sl]
 8013426:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8013428:	2562      	movs	r5, #98	@ 0x62
 801342a:	601c      	str	r4, [r3, #0]
 801342c:	e73a      	b.n	80132a4 <__gethex+0xf8>
 801342e:	1e71      	subs	r1, r6, #1
 8013430:	4620      	mov	r0, r4
 8013432:	f001 f96c 	bl	801470e <__any_on>
 8013436:	2800      	cmp	r0, #0
 8013438:	d1ed      	bne.n	8013416 <__gethex+0x26a>
 801343a:	9801      	ldr	r0, [sp, #4]
 801343c:	4621      	mov	r1, r4
 801343e:	f000 fd1d 	bl	8013e7c <_Bfree>
 8013442:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8013444:	2300      	movs	r3, #0
 8013446:	6013      	str	r3, [r2, #0]
 8013448:	2550      	movs	r5, #80	@ 0x50
 801344a:	e72b      	b.n	80132a4 <__gethex+0xf8>
 801344c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801344e:	2b00      	cmp	r3, #0
 8013450:	d1f3      	bne.n	801343a <__gethex+0x28e>
 8013452:	e7e0      	b.n	8013416 <__gethex+0x26a>
 8013454:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013456:	2b00      	cmp	r3, #0
 8013458:	d1dd      	bne.n	8013416 <__gethex+0x26a>
 801345a:	e7ee      	b.n	801343a <__gethex+0x28e>
 801345c:	08016061 	.word	0x08016061
 8013460:	080160e7 	.word	0x080160e7
 8013464:	080160f8 	.word	0x080160f8
 8013468:	1e6f      	subs	r7, r5, #1
 801346a:	f1b9 0f00 	cmp.w	r9, #0
 801346e:	d130      	bne.n	80134d2 <__gethex+0x326>
 8013470:	b127      	cbz	r7, 801347c <__gethex+0x2d0>
 8013472:	4639      	mov	r1, r7
 8013474:	4620      	mov	r0, r4
 8013476:	f001 f94a 	bl	801470e <__any_on>
 801347a:	4681      	mov	r9, r0
 801347c:	117a      	asrs	r2, r7, #5
 801347e:	2301      	movs	r3, #1
 8013480:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8013484:	f007 071f 	and.w	r7, r7, #31
 8013488:	40bb      	lsls	r3, r7
 801348a:	4213      	tst	r3, r2
 801348c:	4629      	mov	r1, r5
 801348e:	4620      	mov	r0, r4
 8013490:	bf18      	it	ne
 8013492:	f049 0902 	orrne.w	r9, r9, #2
 8013496:	f7ff fe21 	bl	80130dc <rshift>
 801349a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801349e:	1b76      	subs	r6, r6, r5
 80134a0:	2502      	movs	r5, #2
 80134a2:	f1b9 0f00 	cmp.w	r9, #0
 80134a6:	d047      	beq.n	8013538 <__gethex+0x38c>
 80134a8:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80134ac:	2b02      	cmp	r3, #2
 80134ae:	d015      	beq.n	80134dc <__gethex+0x330>
 80134b0:	2b03      	cmp	r3, #3
 80134b2:	d017      	beq.n	80134e4 <__gethex+0x338>
 80134b4:	2b01      	cmp	r3, #1
 80134b6:	d109      	bne.n	80134cc <__gethex+0x320>
 80134b8:	f019 0f02 	tst.w	r9, #2
 80134bc:	d006      	beq.n	80134cc <__gethex+0x320>
 80134be:	f8da 3000 	ldr.w	r3, [sl]
 80134c2:	ea49 0903 	orr.w	r9, r9, r3
 80134c6:	f019 0f01 	tst.w	r9, #1
 80134ca:	d10e      	bne.n	80134ea <__gethex+0x33e>
 80134cc:	f045 0510 	orr.w	r5, r5, #16
 80134d0:	e032      	b.n	8013538 <__gethex+0x38c>
 80134d2:	f04f 0901 	mov.w	r9, #1
 80134d6:	e7d1      	b.n	801347c <__gethex+0x2d0>
 80134d8:	2501      	movs	r5, #1
 80134da:	e7e2      	b.n	80134a2 <__gethex+0x2f6>
 80134dc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80134de:	f1c3 0301 	rsb	r3, r3, #1
 80134e2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80134e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d0f0      	beq.n	80134cc <__gethex+0x320>
 80134ea:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80134ee:	f104 0314 	add.w	r3, r4, #20
 80134f2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80134f6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80134fa:	f04f 0c00 	mov.w	ip, #0
 80134fe:	4618      	mov	r0, r3
 8013500:	f853 2b04 	ldr.w	r2, [r3], #4
 8013504:	f1b2 3fff 	cmp.w	r2, #4294967295	@ 0xffffffff
 8013508:	d01b      	beq.n	8013542 <__gethex+0x396>
 801350a:	3201      	adds	r2, #1
 801350c:	6002      	str	r2, [r0, #0]
 801350e:	2d02      	cmp	r5, #2
 8013510:	f104 0314 	add.w	r3, r4, #20
 8013514:	d13c      	bne.n	8013590 <__gethex+0x3e4>
 8013516:	f8d8 2000 	ldr.w	r2, [r8]
 801351a:	3a01      	subs	r2, #1
 801351c:	42b2      	cmp	r2, r6
 801351e:	d109      	bne.n	8013534 <__gethex+0x388>
 8013520:	1171      	asrs	r1, r6, #5
 8013522:	2201      	movs	r2, #1
 8013524:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8013528:	f006 061f 	and.w	r6, r6, #31
 801352c:	fa02 f606 	lsl.w	r6, r2, r6
 8013530:	421e      	tst	r6, r3
 8013532:	d13a      	bne.n	80135aa <__gethex+0x3fe>
 8013534:	f045 0520 	orr.w	r5, r5, #32
 8013538:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801353a:	601c      	str	r4, [r3, #0]
 801353c:	9b02      	ldr	r3, [sp, #8]
 801353e:	601f      	str	r7, [r3, #0]
 8013540:	e6b0      	b.n	80132a4 <__gethex+0xf8>
 8013542:	4299      	cmp	r1, r3
 8013544:	f843 cc04 	str.w	ip, [r3, #-4]
 8013548:	d8d9      	bhi.n	80134fe <__gethex+0x352>
 801354a:	68a3      	ldr	r3, [r4, #8]
 801354c:	459b      	cmp	fp, r3
 801354e:	db17      	blt.n	8013580 <__gethex+0x3d4>
 8013550:	6861      	ldr	r1, [r4, #4]
 8013552:	9801      	ldr	r0, [sp, #4]
 8013554:	3101      	adds	r1, #1
 8013556:	f000 fc51 	bl	8013dfc <_Balloc>
 801355a:	4681      	mov	r9, r0
 801355c:	b918      	cbnz	r0, 8013566 <__gethex+0x3ba>
 801355e:	4b1a      	ldr	r3, [pc, #104]	@ (80135c8 <__gethex+0x41c>)
 8013560:	4602      	mov	r2, r0
 8013562:	2184      	movs	r1, #132	@ 0x84
 8013564:	e6c5      	b.n	80132f2 <__gethex+0x146>
 8013566:	6922      	ldr	r2, [r4, #16]
 8013568:	3202      	adds	r2, #2
 801356a:	f104 010c 	add.w	r1, r4, #12
 801356e:	0092      	lsls	r2, r2, #2
 8013570:	300c      	adds	r0, #12
 8013572:	f7fe fef1 	bl	8012358 <memcpy>
 8013576:	4621      	mov	r1, r4
 8013578:	9801      	ldr	r0, [sp, #4]
 801357a:	f000 fc7f 	bl	8013e7c <_Bfree>
 801357e:	464c      	mov	r4, r9
 8013580:	6923      	ldr	r3, [r4, #16]
 8013582:	1c5a      	adds	r2, r3, #1
 8013584:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013588:	6122      	str	r2, [r4, #16]
 801358a:	2201      	movs	r2, #1
 801358c:	615a      	str	r2, [r3, #20]
 801358e:	e7be      	b.n	801350e <__gethex+0x362>
 8013590:	6922      	ldr	r2, [r4, #16]
 8013592:	455a      	cmp	r2, fp
 8013594:	dd0b      	ble.n	80135ae <__gethex+0x402>
 8013596:	2101      	movs	r1, #1
 8013598:	4620      	mov	r0, r4
 801359a:	f7ff fd9f 	bl	80130dc <rshift>
 801359e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80135a2:	3701      	adds	r7, #1
 80135a4:	42bb      	cmp	r3, r7
 80135a6:	f6ff aee0 	blt.w	801336a <__gethex+0x1be>
 80135aa:	2501      	movs	r5, #1
 80135ac:	e7c2      	b.n	8013534 <__gethex+0x388>
 80135ae:	f016 061f 	ands.w	r6, r6, #31
 80135b2:	d0fa      	beq.n	80135aa <__gethex+0x3fe>
 80135b4:	4453      	add	r3, sl
 80135b6:	f1c6 0620 	rsb	r6, r6, #32
 80135ba:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80135be:	f000 fd0f 	bl	8013fe0 <__hi0bits>
 80135c2:	42b0      	cmp	r0, r6
 80135c4:	dbe7      	blt.n	8013596 <__gethex+0x3ea>
 80135c6:	e7f0      	b.n	80135aa <__gethex+0x3fe>
 80135c8:	080160e7 	.word	0x080160e7

080135cc <L_shift>:
 80135cc:	f1c2 0208 	rsb	r2, r2, #8
 80135d0:	0092      	lsls	r2, r2, #2
 80135d2:	b570      	push	{r4, r5, r6, lr}
 80135d4:	f1c2 0620 	rsb	r6, r2, #32
 80135d8:	6843      	ldr	r3, [r0, #4]
 80135da:	6804      	ldr	r4, [r0, #0]
 80135dc:	fa03 f506 	lsl.w	r5, r3, r6
 80135e0:	432c      	orrs	r4, r5
 80135e2:	40d3      	lsrs	r3, r2
 80135e4:	6004      	str	r4, [r0, #0]
 80135e6:	f840 3f04 	str.w	r3, [r0, #4]!
 80135ea:	4288      	cmp	r0, r1
 80135ec:	d3f4      	bcc.n	80135d8 <L_shift+0xc>
 80135ee:	bd70      	pop	{r4, r5, r6, pc}

080135f0 <__match>:
 80135f0:	b530      	push	{r4, r5, lr}
 80135f2:	6803      	ldr	r3, [r0, #0]
 80135f4:	3301      	adds	r3, #1
 80135f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80135fa:	b914      	cbnz	r4, 8013602 <__match+0x12>
 80135fc:	6003      	str	r3, [r0, #0]
 80135fe:	2001      	movs	r0, #1
 8013600:	bd30      	pop	{r4, r5, pc}
 8013602:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013606:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801360a:	2d19      	cmp	r5, #25
 801360c:	bf98      	it	ls
 801360e:	3220      	addls	r2, #32
 8013610:	42a2      	cmp	r2, r4
 8013612:	d0f0      	beq.n	80135f6 <__match+0x6>
 8013614:	2000      	movs	r0, #0
 8013616:	e7f3      	b.n	8013600 <__match+0x10>

08013618 <__hexnan>:
 8013618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801361c:	680b      	ldr	r3, [r1, #0]
 801361e:	6801      	ldr	r1, [r0, #0]
 8013620:	115e      	asrs	r6, r3, #5
 8013622:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8013626:	f013 031f 	ands.w	r3, r3, #31
 801362a:	b087      	sub	sp, #28
 801362c:	bf18      	it	ne
 801362e:	3604      	addne	r6, #4
 8013630:	2500      	movs	r5, #0
 8013632:	1f37      	subs	r7, r6, #4
 8013634:	4682      	mov	sl, r0
 8013636:	4690      	mov	r8, r2
 8013638:	9301      	str	r3, [sp, #4]
 801363a:	f846 5c04 	str.w	r5, [r6, #-4]
 801363e:	46b9      	mov	r9, r7
 8013640:	463c      	mov	r4, r7
 8013642:	9502      	str	r5, [sp, #8]
 8013644:	46ab      	mov	fp, r5
 8013646:	784a      	ldrb	r2, [r1, #1]
 8013648:	1c4b      	adds	r3, r1, #1
 801364a:	9303      	str	r3, [sp, #12]
 801364c:	b342      	cbz	r2, 80136a0 <__hexnan+0x88>
 801364e:	4610      	mov	r0, r2
 8013650:	9105      	str	r1, [sp, #20]
 8013652:	9204      	str	r2, [sp, #16]
 8013654:	f7ff fd94 	bl	8013180 <__hexdig_fun>
 8013658:	2800      	cmp	r0, #0
 801365a:	d151      	bne.n	8013700 <__hexnan+0xe8>
 801365c:	9a04      	ldr	r2, [sp, #16]
 801365e:	9905      	ldr	r1, [sp, #20]
 8013660:	2a20      	cmp	r2, #32
 8013662:	d818      	bhi.n	8013696 <__hexnan+0x7e>
 8013664:	9b02      	ldr	r3, [sp, #8]
 8013666:	459b      	cmp	fp, r3
 8013668:	dd13      	ble.n	8013692 <__hexnan+0x7a>
 801366a:	454c      	cmp	r4, r9
 801366c:	d206      	bcs.n	801367c <__hexnan+0x64>
 801366e:	2d07      	cmp	r5, #7
 8013670:	dc04      	bgt.n	801367c <__hexnan+0x64>
 8013672:	462a      	mov	r2, r5
 8013674:	4649      	mov	r1, r9
 8013676:	4620      	mov	r0, r4
 8013678:	f7ff ffa8 	bl	80135cc <L_shift>
 801367c:	4544      	cmp	r4, r8
 801367e:	d952      	bls.n	8013726 <__hexnan+0x10e>
 8013680:	2300      	movs	r3, #0
 8013682:	f1a4 0904 	sub.w	r9, r4, #4
 8013686:	f844 3c04 	str.w	r3, [r4, #-4]
 801368a:	f8cd b008 	str.w	fp, [sp, #8]
 801368e:	464c      	mov	r4, r9
 8013690:	461d      	mov	r5, r3
 8013692:	9903      	ldr	r1, [sp, #12]
 8013694:	e7d7      	b.n	8013646 <__hexnan+0x2e>
 8013696:	2a29      	cmp	r2, #41	@ 0x29
 8013698:	d157      	bne.n	801374a <__hexnan+0x132>
 801369a:	3102      	adds	r1, #2
 801369c:	f8ca 1000 	str.w	r1, [sl]
 80136a0:	f1bb 0f00 	cmp.w	fp, #0
 80136a4:	d051      	beq.n	801374a <__hexnan+0x132>
 80136a6:	454c      	cmp	r4, r9
 80136a8:	d206      	bcs.n	80136b8 <__hexnan+0xa0>
 80136aa:	2d07      	cmp	r5, #7
 80136ac:	dc04      	bgt.n	80136b8 <__hexnan+0xa0>
 80136ae:	462a      	mov	r2, r5
 80136b0:	4649      	mov	r1, r9
 80136b2:	4620      	mov	r0, r4
 80136b4:	f7ff ff8a 	bl	80135cc <L_shift>
 80136b8:	4544      	cmp	r4, r8
 80136ba:	d936      	bls.n	801372a <__hexnan+0x112>
 80136bc:	f1a8 0204 	sub.w	r2, r8, #4
 80136c0:	4623      	mov	r3, r4
 80136c2:	f853 1b04 	ldr.w	r1, [r3], #4
 80136c6:	f842 1f04 	str.w	r1, [r2, #4]!
 80136ca:	429f      	cmp	r7, r3
 80136cc:	d2f9      	bcs.n	80136c2 <__hexnan+0xaa>
 80136ce:	1b3b      	subs	r3, r7, r4
 80136d0:	f023 0303 	bic.w	r3, r3, #3
 80136d4:	3304      	adds	r3, #4
 80136d6:	3401      	adds	r4, #1
 80136d8:	3e03      	subs	r6, #3
 80136da:	42b4      	cmp	r4, r6
 80136dc:	bf88      	it	hi
 80136de:	2304      	movhi	r3, #4
 80136e0:	4443      	add	r3, r8
 80136e2:	2200      	movs	r2, #0
 80136e4:	f843 2b04 	str.w	r2, [r3], #4
 80136e8:	429f      	cmp	r7, r3
 80136ea:	d2fb      	bcs.n	80136e4 <__hexnan+0xcc>
 80136ec:	683b      	ldr	r3, [r7, #0]
 80136ee:	b91b      	cbnz	r3, 80136f8 <__hexnan+0xe0>
 80136f0:	4547      	cmp	r7, r8
 80136f2:	d128      	bne.n	8013746 <__hexnan+0x12e>
 80136f4:	2301      	movs	r3, #1
 80136f6:	603b      	str	r3, [r7, #0]
 80136f8:	2005      	movs	r0, #5
 80136fa:	b007      	add	sp, #28
 80136fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013700:	3501      	adds	r5, #1
 8013702:	2d08      	cmp	r5, #8
 8013704:	f10b 0b01 	add.w	fp, fp, #1
 8013708:	dd06      	ble.n	8013718 <__hexnan+0x100>
 801370a:	4544      	cmp	r4, r8
 801370c:	d9c1      	bls.n	8013692 <__hexnan+0x7a>
 801370e:	2300      	movs	r3, #0
 8013710:	f844 3c04 	str.w	r3, [r4, #-4]
 8013714:	2501      	movs	r5, #1
 8013716:	3c04      	subs	r4, #4
 8013718:	6822      	ldr	r2, [r4, #0]
 801371a:	f000 000f 	and.w	r0, r0, #15
 801371e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8013722:	6020      	str	r0, [r4, #0]
 8013724:	e7b5      	b.n	8013692 <__hexnan+0x7a>
 8013726:	2508      	movs	r5, #8
 8013728:	e7b3      	b.n	8013692 <__hexnan+0x7a>
 801372a:	9b01      	ldr	r3, [sp, #4]
 801372c:	2b00      	cmp	r3, #0
 801372e:	d0dd      	beq.n	80136ec <__hexnan+0xd4>
 8013730:	f1c3 0320 	rsb	r3, r3, #32
 8013734:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013738:	40da      	lsrs	r2, r3
 801373a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801373e:	4013      	ands	r3, r2
 8013740:	f846 3c04 	str.w	r3, [r6, #-4]
 8013744:	e7d2      	b.n	80136ec <__hexnan+0xd4>
 8013746:	3f04      	subs	r7, #4
 8013748:	e7d0      	b.n	80136ec <__hexnan+0xd4>
 801374a:	2004      	movs	r0, #4
 801374c:	e7d5      	b.n	80136fa <__hexnan+0xe2>

0801374e <__ssputs_r>:
 801374e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013752:	688e      	ldr	r6, [r1, #8]
 8013754:	461f      	mov	r7, r3
 8013756:	42be      	cmp	r6, r7
 8013758:	680b      	ldr	r3, [r1, #0]
 801375a:	4682      	mov	sl, r0
 801375c:	460c      	mov	r4, r1
 801375e:	4690      	mov	r8, r2
 8013760:	d82d      	bhi.n	80137be <__ssputs_r+0x70>
 8013762:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013766:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801376a:	d026      	beq.n	80137ba <__ssputs_r+0x6c>
 801376c:	6965      	ldr	r5, [r4, #20]
 801376e:	6909      	ldr	r1, [r1, #16]
 8013770:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8013774:	eba3 0901 	sub.w	r9, r3, r1
 8013778:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801377c:	1c7b      	adds	r3, r7, #1
 801377e:	444b      	add	r3, r9
 8013780:	106d      	asrs	r5, r5, #1
 8013782:	429d      	cmp	r5, r3
 8013784:	bf38      	it	cc
 8013786:	461d      	movcc	r5, r3
 8013788:	0553      	lsls	r3, r2, #21
 801378a:	d527      	bpl.n	80137dc <__ssputs_r+0x8e>
 801378c:	4629      	mov	r1, r5
 801378e:	f7fd f97f 	bl	8010a90 <_malloc_r>
 8013792:	4606      	mov	r6, r0
 8013794:	b360      	cbz	r0, 80137f0 <__ssputs_r+0xa2>
 8013796:	6921      	ldr	r1, [r4, #16]
 8013798:	464a      	mov	r2, r9
 801379a:	f7fe fddd 	bl	8012358 <memcpy>
 801379e:	89a3      	ldrh	r3, [r4, #12]
 80137a0:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80137a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80137a8:	81a3      	strh	r3, [r4, #12]
 80137aa:	6126      	str	r6, [r4, #16]
 80137ac:	6165      	str	r5, [r4, #20]
 80137ae:	444e      	add	r6, r9
 80137b0:	eba5 0509 	sub.w	r5, r5, r9
 80137b4:	6026      	str	r6, [r4, #0]
 80137b6:	60a5      	str	r5, [r4, #8]
 80137b8:	463e      	mov	r6, r7
 80137ba:	42be      	cmp	r6, r7
 80137bc:	d900      	bls.n	80137c0 <__ssputs_r+0x72>
 80137be:	463e      	mov	r6, r7
 80137c0:	6820      	ldr	r0, [r4, #0]
 80137c2:	4632      	mov	r2, r6
 80137c4:	4641      	mov	r1, r8
 80137c6:	f001 f96c 	bl	8014aa2 <memmove>
 80137ca:	68a3      	ldr	r3, [r4, #8]
 80137cc:	1b9b      	subs	r3, r3, r6
 80137ce:	60a3      	str	r3, [r4, #8]
 80137d0:	6823      	ldr	r3, [r4, #0]
 80137d2:	4433      	add	r3, r6
 80137d4:	6023      	str	r3, [r4, #0]
 80137d6:	2000      	movs	r0, #0
 80137d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80137dc:	462a      	mov	r2, r5
 80137de:	f000 fffa 	bl	80147d6 <_realloc_r>
 80137e2:	4606      	mov	r6, r0
 80137e4:	2800      	cmp	r0, #0
 80137e6:	d1e0      	bne.n	80137aa <__ssputs_r+0x5c>
 80137e8:	6921      	ldr	r1, [r4, #16]
 80137ea:	4650      	mov	r0, sl
 80137ec:	f7ff fc2c 	bl	8013048 <_free_r>
 80137f0:	230c      	movs	r3, #12
 80137f2:	f8ca 3000 	str.w	r3, [sl]
 80137f6:	89a3      	ldrh	r3, [r4, #12]
 80137f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80137fc:	81a3      	strh	r3, [r4, #12]
 80137fe:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013802:	e7e9      	b.n	80137d8 <__ssputs_r+0x8a>

08013804 <_svfiprintf_r>:
 8013804:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013808:	4698      	mov	r8, r3
 801380a:	898b      	ldrh	r3, [r1, #12]
 801380c:	061b      	lsls	r3, r3, #24
 801380e:	b09d      	sub	sp, #116	@ 0x74
 8013810:	4607      	mov	r7, r0
 8013812:	460d      	mov	r5, r1
 8013814:	4614      	mov	r4, r2
 8013816:	d510      	bpl.n	801383a <_svfiprintf_r+0x36>
 8013818:	690b      	ldr	r3, [r1, #16]
 801381a:	b973      	cbnz	r3, 801383a <_svfiprintf_r+0x36>
 801381c:	2140      	movs	r1, #64	@ 0x40
 801381e:	f7fd f937 	bl	8010a90 <_malloc_r>
 8013822:	6028      	str	r0, [r5, #0]
 8013824:	6128      	str	r0, [r5, #16]
 8013826:	b930      	cbnz	r0, 8013836 <_svfiprintf_r+0x32>
 8013828:	230c      	movs	r3, #12
 801382a:	603b      	str	r3, [r7, #0]
 801382c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013830:	b01d      	add	sp, #116	@ 0x74
 8013832:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013836:	2340      	movs	r3, #64	@ 0x40
 8013838:	616b      	str	r3, [r5, #20]
 801383a:	2300      	movs	r3, #0
 801383c:	9309      	str	r3, [sp, #36]	@ 0x24
 801383e:	2320      	movs	r3, #32
 8013840:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013844:	f8cd 800c 	str.w	r8, [sp, #12]
 8013848:	2330      	movs	r3, #48	@ 0x30
 801384a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80139e8 <_svfiprintf_r+0x1e4>
 801384e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013852:	f04f 0901 	mov.w	r9, #1
 8013856:	4623      	mov	r3, r4
 8013858:	469a      	mov	sl, r3
 801385a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801385e:	b10a      	cbz	r2, 8013864 <_svfiprintf_r+0x60>
 8013860:	2a25      	cmp	r2, #37	@ 0x25
 8013862:	d1f9      	bne.n	8013858 <_svfiprintf_r+0x54>
 8013864:	ebba 0b04 	subs.w	fp, sl, r4
 8013868:	d00b      	beq.n	8013882 <_svfiprintf_r+0x7e>
 801386a:	465b      	mov	r3, fp
 801386c:	4622      	mov	r2, r4
 801386e:	4629      	mov	r1, r5
 8013870:	4638      	mov	r0, r7
 8013872:	f7ff ff6c 	bl	801374e <__ssputs_r>
 8013876:	3001      	adds	r0, #1
 8013878:	f000 80a7 	beq.w	80139ca <_svfiprintf_r+0x1c6>
 801387c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801387e:	445a      	add	r2, fp
 8013880:	9209      	str	r2, [sp, #36]	@ 0x24
 8013882:	f89a 3000 	ldrb.w	r3, [sl]
 8013886:	2b00      	cmp	r3, #0
 8013888:	f000 809f 	beq.w	80139ca <_svfiprintf_r+0x1c6>
 801388c:	2300      	movs	r3, #0
 801388e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013892:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013896:	f10a 0a01 	add.w	sl, sl, #1
 801389a:	9304      	str	r3, [sp, #16]
 801389c:	9307      	str	r3, [sp, #28]
 801389e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80138a2:	931a      	str	r3, [sp, #104]	@ 0x68
 80138a4:	4654      	mov	r4, sl
 80138a6:	2205      	movs	r2, #5
 80138a8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80138ac:	484e      	ldr	r0, [pc, #312]	@ (80139e8 <_svfiprintf_r+0x1e4>)
 80138ae:	f7ec fc97 	bl	80001e0 <memchr>
 80138b2:	9a04      	ldr	r2, [sp, #16]
 80138b4:	b9d8      	cbnz	r0, 80138ee <_svfiprintf_r+0xea>
 80138b6:	06d0      	lsls	r0, r2, #27
 80138b8:	bf44      	itt	mi
 80138ba:	2320      	movmi	r3, #32
 80138bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80138c0:	0711      	lsls	r1, r2, #28
 80138c2:	bf44      	itt	mi
 80138c4:	232b      	movmi	r3, #43	@ 0x2b
 80138c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80138ca:	f89a 3000 	ldrb.w	r3, [sl]
 80138ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80138d0:	d015      	beq.n	80138fe <_svfiprintf_r+0xfa>
 80138d2:	9a07      	ldr	r2, [sp, #28]
 80138d4:	4654      	mov	r4, sl
 80138d6:	2000      	movs	r0, #0
 80138d8:	f04f 0c0a 	mov.w	ip, #10
 80138dc:	4621      	mov	r1, r4
 80138de:	f811 3b01 	ldrb.w	r3, [r1], #1
 80138e2:	3b30      	subs	r3, #48	@ 0x30
 80138e4:	2b09      	cmp	r3, #9
 80138e6:	d94b      	bls.n	8013980 <_svfiprintf_r+0x17c>
 80138e8:	b1b0      	cbz	r0, 8013918 <_svfiprintf_r+0x114>
 80138ea:	9207      	str	r2, [sp, #28]
 80138ec:	e014      	b.n	8013918 <_svfiprintf_r+0x114>
 80138ee:	eba0 0308 	sub.w	r3, r0, r8
 80138f2:	fa09 f303 	lsl.w	r3, r9, r3
 80138f6:	4313      	orrs	r3, r2
 80138f8:	9304      	str	r3, [sp, #16]
 80138fa:	46a2      	mov	sl, r4
 80138fc:	e7d2      	b.n	80138a4 <_svfiprintf_r+0xa0>
 80138fe:	9b03      	ldr	r3, [sp, #12]
 8013900:	1d19      	adds	r1, r3, #4
 8013902:	681b      	ldr	r3, [r3, #0]
 8013904:	9103      	str	r1, [sp, #12]
 8013906:	2b00      	cmp	r3, #0
 8013908:	bfbb      	ittet	lt
 801390a:	425b      	neglt	r3, r3
 801390c:	f042 0202 	orrlt.w	r2, r2, #2
 8013910:	9307      	strge	r3, [sp, #28]
 8013912:	9307      	strlt	r3, [sp, #28]
 8013914:	bfb8      	it	lt
 8013916:	9204      	strlt	r2, [sp, #16]
 8013918:	7823      	ldrb	r3, [r4, #0]
 801391a:	2b2e      	cmp	r3, #46	@ 0x2e
 801391c:	d10a      	bne.n	8013934 <_svfiprintf_r+0x130>
 801391e:	7863      	ldrb	r3, [r4, #1]
 8013920:	2b2a      	cmp	r3, #42	@ 0x2a
 8013922:	d132      	bne.n	801398a <_svfiprintf_r+0x186>
 8013924:	9b03      	ldr	r3, [sp, #12]
 8013926:	1d1a      	adds	r2, r3, #4
 8013928:	681b      	ldr	r3, [r3, #0]
 801392a:	9203      	str	r2, [sp, #12]
 801392c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013930:	3402      	adds	r4, #2
 8013932:	9305      	str	r3, [sp, #20]
 8013934:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80139f8 <_svfiprintf_r+0x1f4>
 8013938:	7821      	ldrb	r1, [r4, #0]
 801393a:	2203      	movs	r2, #3
 801393c:	4650      	mov	r0, sl
 801393e:	f7ec fc4f 	bl	80001e0 <memchr>
 8013942:	b138      	cbz	r0, 8013954 <_svfiprintf_r+0x150>
 8013944:	9b04      	ldr	r3, [sp, #16]
 8013946:	eba0 000a 	sub.w	r0, r0, sl
 801394a:	2240      	movs	r2, #64	@ 0x40
 801394c:	4082      	lsls	r2, r0
 801394e:	4313      	orrs	r3, r2
 8013950:	3401      	adds	r4, #1
 8013952:	9304      	str	r3, [sp, #16]
 8013954:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013958:	4824      	ldr	r0, [pc, #144]	@ (80139ec <_svfiprintf_r+0x1e8>)
 801395a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801395e:	2206      	movs	r2, #6
 8013960:	f7ec fc3e 	bl	80001e0 <memchr>
 8013964:	2800      	cmp	r0, #0
 8013966:	d036      	beq.n	80139d6 <_svfiprintf_r+0x1d2>
 8013968:	4b21      	ldr	r3, [pc, #132]	@ (80139f0 <_svfiprintf_r+0x1ec>)
 801396a:	bb1b      	cbnz	r3, 80139b4 <_svfiprintf_r+0x1b0>
 801396c:	9b03      	ldr	r3, [sp, #12]
 801396e:	3307      	adds	r3, #7
 8013970:	f023 0307 	bic.w	r3, r3, #7
 8013974:	3308      	adds	r3, #8
 8013976:	9303      	str	r3, [sp, #12]
 8013978:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801397a:	4433      	add	r3, r6
 801397c:	9309      	str	r3, [sp, #36]	@ 0x24
 801397e:	e76a      	b.n	8013856 <_svfiprintf_r+0x52>
 8013980:	fb0c 3202 	mla	r2, ip, r2, r3
 8013984:	460c      	mov	r4, r1
 8013986:	2001      	movs	r0, #1
 8013988:	e7a8      	b.n	80138dc <_svfiprintf_r+0xd8>
 801398a:	2300      	movs	r3, #0
 801398c:	3401      	adds	r4, #1
 801398e:	9305      	str	r3, [sp, #20]
 8013990:	4619      	mov	r1, r3
 8013992:	f04f 0c0a 	mov.w	ip, #10
 8013996:	4620      	mov	r0, r4
 8013998:	f810 2b01 	ldrb.w	r2, [r0], #1
 801399c:	3a30      	subs	r2, #48	@ 0x30
 801399e:	2a09      	cmp	r2, #9
 80139a0:	d903      	bls.n	80139aa <_svfiprintf_r+0x1a6>
 80139a2:	2b00      	cmp	r3, #0
 80139a4:	d0c6      	beq.n	8013934 <_svfiprintf_r+0x130>
 80139a6:	9105      	str	r1, [sp, #20]
 80139a8:	e7c4      	b.n	8013934 <_svfiprintf_r+0x130>
 80139aa:	fb0c 2101 	mla	r1, ip, r1, r2
 80139ae:	4604      	mov	r4, r0
 80139b0:	2301      	movs	r3, #1
 80139b2:	e7f0      	b.n	8013996 <_svfiprintf_r+0x192>
 80139b4:	ab03      	add	r3, sp, #12
 80139b6:	9300      	str	r3, [sp, #0]
 80139b8:	462a      	mov	r2, r5
 80139ba:	4b0e      	ldr	r3, [pc, #56]	@ (80139f4 <_svfiprintf_r+0x1f0>)
 80139bc:	a904      	add	r1, sp, #16
 80139be:	4638      	mov	r0, r7
 80139c0:	f7fc fe0a 	bl	80105d8 <_printf_float>
 80139c4:	1c42      	adds	r2, r0, #1
 80139c6:	4606      	mov	r6, r0
 80139c8:	d1d6      	bne.n	8013978 <_svfiprintf_r+0x174>
 80139ca:	89ab      	ldrh	r3, [r5, #12]
 80139cc:	065b      	lsls	r3, r3, #25
 80139ce:	f53f af2d 	bmi.w	801382c <_svfiprintf_r+0x28>
 80139d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80139d4:	e72c      	b.n	8013830 <_svfiprintf_r+0x2c>
 80139d6:	ab03      	add	r3, sp, #12
 80139d8:	9300      	str	r3, [sp, #0]
 80139da:	462a      	mov	r2, r5
 80139dc:	4b05      	ldr	r3, [pc, #20]	@ (80139f4 <_svfiprintf_r+0x1f0>)
 80139de:	a904      	add	r1, sp, #16
 80139e0:	4638      	mov	r0, r7
 80139e2:	f7fd f943 	bl	8010c6c <_printf_i>
 80139e6:	e7ed      	b.n	80139c4 <_svfiprintf_r+0x1c0>
 80139e8:	08016158 	.word	0x08016158
 80139ec:	08016162 	.word	0x08016162
 80139f0:	080105d9 	.word	0x080105d9
 80139f4:	0801374f 	.word	0x0801374f
 80139f8:	0801615e 	.word	0x0801615e

080139fc <__sfputc_r>:
 80139fc:	6893      	ldr	r3, [r2, #8]
 80139fe:	3b01      	subs	r3, #1
 8013a00:	2b00      	cmp	r3, #0
 8013a02:	b410      	push	{r4}
 8013a04:	6093      	str	r3, [r2, #8]
 8013a06:	da08      	bge.n	8013a1a <__sfputc_r+0x1e>
 8013a08:	6994      	ldr	r4, [r2, #24]
 8013a0a:	42a3      	cmp	r3, r4
 8013a0c:	db01      	blt.n	8013a12 <__sfputc_r+0x16>
 8013a0e:	290a      	cmp	r1, #10
 8013a10:	d103      	bne.n	8013a1a <__sfputc_r+0x1e>
 8013a12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a16:	f000 bf0c 	b.w	8014832 <__swbuf_r>
 8013a1a:	6813      	ldr	r3, [r2, #0]
 8013a1c:	1c58      	adds	r0, r3, #1
 8013a1e:	6010      	str	r0, [r2, #0]
 8013a20:	7019      	strb	r1, [r3, #0]
 8013a22:	4608      	mov	r0, r1
 8013a24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013a28:	4770      	bx	lr

08013a2a <__sfputs_r>:
 8013a2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013a2c:	4606      	mov	r6, r0
 8013a2e:	460f      	mov	r7, r1
 8013a30:	4614      	mov	r4, r2
 8013a32:	18d5      	adds	r5, r2, r3
 8013a34:	42ac      	cmp	r4, r5
 8013a36:	d101      	bne.n	8013a3c <__sfputs_r+0x12>
 8013a38:	2000      	movs	r0, #0
 8013a3a:	e007      	b.n	8013a4c <__sfputs_r+0x22>
 8013a3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013a40:	463a      	mov	r2, r7
 8013a42:	4630      	mov	r0, r6
 8013a44:	f7ff ffda 	bl	80139fc <__sfputc_r>
 8013a48:	1c43      	adds	r3, r0, #1
 8013a4a:	d1f3      	bne.n	8013a34 <__sfputs_r+0xa>
 8013a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013a50 <_vfiprintf_r>:
 8013a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013a54:	460d      	mov	r5, r1
 8013a56:	b09d      	sub	sp, #116	@ 0x74
 8013a58:	4614      	mov	r4, r2
 8013a5a:	4698      	mov	r8, r3
 8013a5c:	4606      	mov	r6, r0
 8013a5e:	b118      	cbz	r0, 8013a68 <_vfiprintf_r+0x18>
 8013a60:	6a03      	ldr	r3, [r0, #32]
 8013a62:	b90b      	cbnz	r3, 8013a68 <_vfiprintf_r+0x18>
 8013a64:	f7fd fce8 	bl	8011438 <__sinit>
 8013a68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013a6a:	07d9      	lsls	r1, r3, #31
 8013a6c:	d405      	bmi.n	8013a7a <_vfiprintf_r+0x2a>
 8013a6e:	89ab      	ldrh	r3, [r5, #12]
 8013a70:	059a      	lsls	r2, r3, #22
 8013a72:	d402      	bmi.n	8013a7a <_vfiprintf_r+0x2a>
 8013a74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013a76:	f7fe fc68 	bl	801234a <__retarget_lock_acquire_recursive>
 8013a7a:	89ab      	ldrh	r3, [r5, #12]
 8013a7c:	071b      	lsls	r3, r3, #28
 8013a7e:	d501      	bpl.n	8013a84 <_vfiprintf_r+0x34>
 8013a80:	692b      	ldr	r3, [r5, #16]
 8013a82:	b99b      	cbnz	r3, 8013aac <_vfiprintf_r+0x5c>
 8013a84:	4629      	mov	r1, r5
 8013a86:	4630      	mov	r0, r6
 8013a88:	f000 ff12 	bl	80148b0 <__swsetup_r>
 8013a8c:	b170      	cbz	r0, 8013aac <_vfiprintf_r+0x5c>
 8013a8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013a90:	07dc      	lsls	r4, r3, #31
 8013a92:	d504      	bpl.n	8013a9e <_vfiprintf_r+0x4e>
 8013a94:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013a98:	b01d      	add	sp, #116	@ 0x74
 8013a9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013a9e:	89ab      	ldrh	r3, [r5, #12]
 8013aa0:	0598      	lsls	r0, r3, #22
 8013aa2:	d4f7      	bmi.n	8013a94 <_vfiprintf_r+0x44>
 8013aa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013aa6:	f7fe fc51 	bl	801234c <__retarget_lock_release_recursive>
 8013aaa:	e7f3      	b.n	8013a94 <_vfiprintf_r+0x44>
 8013aac:	2300      	movs	r3, #0
 8013aae:	9309      	str	r3, [sp, #36]	@ 0x24
 8013ab0:	2320      	movs	r3, #32
 8013ab2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8013ab6:	f8cd 800c 	str.w	r8, [sp, #12]
 8013aba:	2330      	movs	r3, #48	@ 0x30
 8013abc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013c6c <_vfiprintf_r+0x21c>
 8013ac0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8013ac4:	f04f 0901 	mov.w	r9, #1
 8013ac8:	4623      	mov	r3, r4
 8013aca:	469a      	mov	sl, r3
 8013acc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8013ad0:	b10a      	cbz	r2, 8013ad6 <_vfiprintf_r+0x86>
 8013ad2:	2a25      	cmp	r2, #37	@ 0x25
 8013ad4:	d1f9      	bne.n	8013aca <_vfiprintf_r+0x7a>
 8013ad6:	ebba 0b04 	subs.w	fp, sl, r4
 8013ada:	d00b      	beq.n	8013af4 <_vfiprintf_r+0xa4>
 8013adc:	465b      	mov	r3, fp
 8013ade:	4622      	mov	r2, r4
 8013ae0:	4629      	mov	r1, r5
 8013ae2:	4630      	mov	r0, r6
 8013ae4:	f7ff ffa1 	bl	8013a2a <__sfputs_r>
 8013ae8:	3001      	adds	r0, #1
 8013aea:	f000 80a7 	beq.w	8013c3c <_vfiprintf_r+0x1ec>
 8013aee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013af0:	445a      	add	r2, fp
 8013af2:	9209      	str	r2, [sp, #36]	@ 0x24
 8013af4:	f89a 3000 	ldrb.w	r3, [sl]
 8013af8:	2b00      	cmp	r3, #0
 8013afa:	f000 809f 	beq.w	8013c3c <_vfiprintf_r+0x1ec>
 8013afe:	2300      	movs	r3, #0
 8013b00:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8013b04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013b08:	f10a 0a01 	add.w	sl, sl, #1
 8013b0c:	9304      	str	r3, [sp, #16]
 8013b0e:	9307      	str	r3, [sp, #28]
 8013b10:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013b14:	931a      	str	r3, [sp, #104]	@ 0x68
 8013b16:	4654      	mov	r4, sl
 8013b18:	2205      	movs	r2, #5
 8013b1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013b1e:	4853      	ldr	r0, [pc, #332]	@ (8013c6c <_vfiprintf_r+0x21c>)
 8013b20:	f7ec fb5e 	bl	80001e0 <memchr>
 8013b24:	9a04      	ldr	r2, [sp, #16]
 8013b26:	b9d8      	cbnz	r0, 8013b60 <_vfiprintf_r+0x110>
 8013b28:	06d1      	lsls	r1, r2, #27
 8013b2a:	bf44      	itt	mi
 8013b2c:	2320      	movmi	r3, #32
 8013b2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013b32:	0713      	lsls	r3, r2, #28
 8013b34:	bf44      	itt	mi
 8013b36:	232b      	movmi	r3, #43	@ 0x2b
 8013b38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013b3c:	f89a 3000 	ldrb.w	r3, [sl]
 8013b40:	2b2a      	cmp	r3, #42	@ 0x2a
 8013b42:	d015      	beq.n	8013b70 <_vfiprintf_r+0x120>
 8013b44:	9a07      	ldr	r2, [sp, #28]
 8013b46:	4654      	mov	r4, sl
 8013b48:	2000      	movs	r0, #0
 8013b4a:	f04f 0c0a 	mov.w	ip, #10
 8013b4e:	4621      	mov	r1, r4
 8013b50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013b54:	3b30      	subs	r3, #48	@ 0x30
 8013b56:	2b09      	cmp	r3, #9
 8013b58:	d94b      	bls.n	8013bf2 <_vfiprintf_r+0x1a2>
 8013b5a:	b1b0      	cbz	r0, 8013b8a <_vfiprintf_r+0x13a>
 8013b5c:	9207      	str	r2, [sp, #28]
 8013b5e:	e014      	b.n	8013b8a <_vfiprintf_r+0x13a>
 8013b60:	eba0 0308 	sub.w	r3, r0, r8
 8013b64:	fa09 f303 	lsl.w	r3, r9, r3
 8013b68:	4313      	orrs	r3, r2
 8013b6a:	9304      	str	r3, [sp, #16]
 8013b6c:	46a2      	mov	sl, r4
 8013b6e:	e7d2      	b.n	8013b16 <_vfiprintf_r+0xc6>
 8013b70:	9b03      	ldr	r3, [sp, #12]
 8013b72:	1d19      	adds	r1, r3, #4
 8013b74:	681b      	ldr	r3, [r3, #0]
 8013b76:	9103      	str	r1, [sp, #12]
 8013b78:	2b00      	cmp	r3, #0
 8013b7a:	bfbb      	ittet	lt
 8013b7c:	425b      	neglt	r3, r3
 8013b7e:	f042 0202 	orrlt.w	r2, r2, #2
 8013b82:	9307      	strge	r3, [sp, #28]
 8013b84:	9307      	strlt	r3, [sp, #28]
 8013b86:	bfb8      	it	lt
 8013b88:	9204      	strlt	r2, [sp, #16]
 8013b8a:	7823      	ldrb	r3, [r4, #0]
 8013b8c:	2b2e      	cmp	r3, #46	@ 0x2e
 8013b8e:	d10a      	bne.n	8013ba6 <_vfiprintf_r+0x156>
 8013b90:	7863      	ldrb	r3, [r4, #1]
 8013b92:	2b2a      	cmp	r3, #42	@ 0x2a
 8013b94:	d132      	bne.n	8013bfc <_vfiprintf_r+0x1ac>
 8013b96:	9b03      	ldr	r3, [sp, #12]
 8013b98:	1d1a      	adds	r2, r3, #4
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	9203      	str	r2, [sp, #12]
 8013b9e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013ba2:	3402      	adds	r4, #2
 8013ba4:	9305      	str	r3, [sp, #20]
 8013ba6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013c7c <_vfiprintf_r+0x22c>
 8013baa:	7821      	ldrb	r1, [r4, #0]
 8013bac:	2203      	movs	r2, #3
 8013bae:	4650      	mov	r0, sl
 8013bb0:	f7ec fb16 	bl	80001e0 <memchr>
 8013bb4:	b138      	cbz	r0, 8013bc6 <_vfiprintf_r+0x176>
 8013bb6:	9b04      	ldr	r3, [sp, #16]
 8013bb8:	eba0 000a 	sub.w	r0, r0, sl
 8013bbc:	2240      	movs	r2, #64	@ 0x40
 8013bbe:	4082      	lsls	r2, r0
 8013bc0:	4313      	orrs	r3, r2
 8013bc2:	3401      	adds	r4, #1
 8013bc4:	9304      	str	r3, [sp, #16]
 8013bc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013bca:	4829      	ldr	r0, [pc, #164]	@ (8013c70 <_vfiprintf_r+0x220>)
 8013bcc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8013bd0:	2206      	movs	r2, #6
 8013bd2:	f7ec fb05 	bl	80001e0 <memchr>
 8013bd6:	2800      	cmp	r0, #0
 8013bd8:	d03f      	beq.n	8013c5a <_vfiprintf_r+0x20a>
 8013bda:	4b26      	ldr	r3, [pc, #152]	@ (8013c74 <_vfiprintf_r+0x224>)
 8013bdc:	bb1b      	cbnz	r3, 8013c26 <_vfiprintf_r+0x1d6>
 8013bde:	9b03      	ldr	r3, [sp, #12]
 8013be0:	3307      	adds	r3, #7
 8013be2:	f023 0307 	bic.w	r3, r3, #7
 8013be6:	3308      	adds	r3, #8
 8013be8:	9303      	str	r3, [sp, #12]
 8013bea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013bec:	443b      	add	r3, r7
 8013bee:	9309      	str	r3, [sp, #36]	@ 0x24
 8013bf0:	e76a      	b.n	8013ac8 <_vfiprintf_r+0x78>
 8013bf2:	fb0c 3202 	mla	r2, ip, r2, r3
 8013bf6:	460c      	mov	r4, r1
 8013bf8:	2001      	movs	r0, #1
 8013bfa:	e7a8      	b.n	8013b4e <_vfiprintf_r+0xfe>
 8013bfc:	2300      	movs	r3, #0
 8013bfe:	3401      	adds	r4, #1
 8013c00:	9305      	str	r3, [sp, #20]
 8013c02:	4619      	mov	r1, r3
 8013c04:	f04f 0c0a 	mov.w	ip, #10
 8013c08:	4620      	mov	r0, r4
 8013c0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013c0e:	3a30      	subs	r2, #48	@ 0x30
 8013c10:	2a09      	cmp	r2, #9
 8013c12:	d903      	bls.n	8013c1c <_vfiprintf_r+0x1cc>
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	d0c6      	beq.n	8013ba6 <_vfiprintf_r+0x156>
 8013c18:	9105      	str	r1, [sp, #20]
 8013c1a:	e7c4      	b.n	8013ba6 <_vfiprintf_r+0x156>
 8013c1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8013c20:	4604      	mov	r4, r0
 8013c22:	2301      	movs	r3, #1
 8013c24:	e7f0      	b.n	8013c08 <_vfiprintf_r+0x1b8>
 8013c26:	ab03      	add	r3, sp, #12
 8013c28:	9300      	str	r3, [sp, #0]
 8013c2a:	462a      	mov	r2, r5
 8013c2c:	4b12      	ldr	r3, [pc, #72]	@ (8013c78 <_vfiprintf_r+0x228>)
 8013c2e:	a904      	add	r1, sp, #16
 8013c30:	4630      	mov	r0, r6
 8013c32:	f7fc fcd1 	bl	80105d8 <_printf_float>
 8013c36:	4607      	mov	r7, r0
 8013c38:	1c78      	adds	r0, r7, #1
 8013c3a:	d1d6      	bne.n	8013bea <_vfiprintf_r+0x19a>
 8013c3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013c3e:	07d9      	lsls	r1, r3, #31
 8013c40:	d405      	bmi.n	8013c4e <_vfiprintf_r+0x1fe>
 8013c42:	89ab      	ldrh	r3, [r5, #12]
 8013c44:	059a      	lsls	r2, r3, #22
 8013c46:	d402      	bmi.n	8013c4e <_vfiprintf_r+0x1fe>
 8013c48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8013c4a:	f7fe fb7f 	bl	801234c <__retarget_lock_release_recursive>
 8013c4e:	89ab      	ldrh	r3, [r5, #12]
 8013c50:	065b      	lsls	r3, r3, #25
 8013c52:	f53f af1f 	bmi.w	8013a94 <_vfiprintf_r+0x44>
 8013c56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8013c58:	e71e      	b.n	8013a98 <_vfiprintf_r+0x48>
 8013c5a:	ab03      	add	r3, sp, #12
 8013c5c:	9300      	str	r3, [sp, #0]
 8013c5e:	462a      	mov	r2, r5
 8013c60:	4b05      	ldr	r3, [pc, #20]	@ (8013c78 <_vfiprintf_r+0x228>)
 8013c62:	a904      	add	r1, sp, #16
 8013c64:	4630      	mov	r0, r6
 8013c66:	f7fd f801 	bl	8010c6c <_printf_i>
 8013c6a:	e7e4      	b.n	8013c36 <_vfiprintf_r+0x1e6>
 8013c6c:	08016158 	.word	0x08016158
 8013c70:	08016162 	.word	0x08016162
 8013c74:	080105d9 	.word	0x080105d9
 8013c78:	08013a2b 	.word	0x08013a2b
 8013c7c:	0801615e 	.word	0x0801615e

08013c80 <__ascii_mbtowc>:
 8013c80:	b082      	sub	sp, #8
 8013c82:	b901      	cbnz	r1, 8013c86 <__ascii_mbtowc+0x6>
 8013c84:	a901      	add	r1, sp, #4
 8013c86:	b142      	cbz	r2, 8013c9a <__ascii_mbtowc+0x1a>
 8013c88:	b14b      	cbz	r3, 8013c9e <__ascii_mbtowc+0x1e>
 8013c8a:	7813      	ldrb	r3, [r2, #0]
 8013c8c:	600b      	str	r3, [r1, #0]
 8013c8e:	7812      	ldrb	r2, [r2, #0]
 8013c90:	1e10      	subs	r0, r2, #0
 8013c92:	bf18      	it	ne
 8013c94:	2001      	movne	r0, #1
 8013c96:	b002      	add	sp, #8
 8013c98:	4770      	bx	lr
 8013c9a:	4610      	mov	r0, r2
 8013c9c:	e7fb      	b.n	8013c96 <__ascii_mbtowc+0x16>
 8013c9e:	f06f 0001 	mvn.w	r0, #1
 8013ca2:	e7f8      	b.n	8013c96 <__ascii_mbtowc+0x16>

08013ca4 <__sflush_r>:
 8013ca4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8013ca8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013cac:	0716      	lsls	r6, r2, #28
 8013cae:	4605      	mov	r5, r0
 8013cb0:	460c      	mov	r4, r1
 8013cb2:	d454      	bmi.n	8013d5e <__sflush_r+0xba>
 8013cb4:	684b      	ldr	r3, [r1, #4]
 8013cb6:	2b00      	cmp	r3, #0
 8013cb8:	dc02      	bgt.n	8013cc0 <__sflush_r+0x1c>
 8013cba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	dd48      	ble.n	8013d52 <__sflush_r+0xae>
 8013cc0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013cc2:	2e00      	cmp	r6, #0
 8013cc4:	d045      	beq.n	8013d52 <__sflush_r+0xae>
 8013cc6:	2300      	movs	r3, #0
 8013cc8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8013ccc:	682f      	ldr	r7, [r5, #0]
 8013cce:	6a21      	ldr	r1, [r4, #32]
 8013cd0:	602b      	str	r3, [r5, #0]
 8013cd2:	d030      	beq.n	8013d36 <__sflush_r+0x92>
 8013cd4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8013cd6:	89a3      	ldrh	r3, [r4, #12]
 8013cd8:	0759      	lsls	r1, r3, #29
 8013cda:	d505      	bpl.n	8013ce8 <__sflush_r+0x44>
 8013cdc:	6863      	ldr	r3, [r4, #4]
 8013cde:	1ad2      	subs	r2, r2, r3
 8013ce0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8013ce2:	b10b      	cbz	r3, 8013ce8 <__sflush_r+0x44>
 8013ce4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8013ce6:	1ad2      	subs	r2, r2, r3
 8013ce8:	2300      	movs	r3, #0
 8013cea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013cec:	6a21      	ldr	r1, [r4, #32]
 8013cee:	4628      	mov	r0, r5
 8013cf0:	47b0      	blx	r6
 8013cf2:	1c43      	adds	r3, r0, #1
 8013cf4:	89a3      	ldrh	r3, [r4, #12]
 8013cf6:	d106      	bne.n	8013d06 <__sflush_r+0x62>
 8013cf8:	6829      	ldr	r1, [r5, #0]
 8013cfa:	291d      	cmp	r1, #29
 8013cfc:	d82b      	bhi.n	8013d56 <__sflush_r+0xb2>
 8013cfe:	4a2a      	ldr	r2, [pc, #168]	@ (8013da8 <__sflush_r+0x104>)
 8013d00:	40ca      	lsrs	r2, r1
 8013d02:	07d6      	lsls	r6, r2, #31
 8013d04:	d527      	bpl.n	8013d56 <__sflush_r+0xb2>
 8013d06:	2200      	movs	r2, #0
 8013d08:	6062      	str	r2, [r4, #4]
 8013d0a:	04d9      	lsls	r1, r3, #19
 8013d0c:	6922      	ldr	r2, [r4, #16]
 8013d0e:	6022      	str	r2, [r4, #0]
 8013d10:	d504      	bpl.n	8013d1c <__sflush_r+0x78>
 8013d12:	1c42      	adds	r2, r0, #1
 8013d14:	d101      	bne.n	8013d1a <__sflush_r+0x76>
 8013d16:	682b      	ldr	r3, [r5, #0]
 8013d18:	b903      	cbnz	r3, 8013d1c <__sflush_r+0x78>
 8013d1a:	6560      	str	r0, [r4, #84]	@ 0x54
 8013d1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013d1e:	602f      	str	r7, [r5, #0]
 8013d20:	b1b9      	cbz	r1, 8013d52 <__sflush_r+0xae>
 8013d22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8013d26:	4299      	cmp	r1, r3
 8013d28:	d002      	beq.n	8013d30 <__sflush_r+0x8c>
 8013d2a:	4628      	mov	r0, r5
 8013d2c:	f7ff f98c 	bl	8013048 <_free_r>
 8013d30:	2300      	movs	r3, #0
 8013d32:	6363      	str	r3, [r4, #52]	@ 0x34
 8013d34:	e00d      	b.n	8013d52 <__sflush_r+0xae>
 8013d36:	2301      	movs	r3, #1
 8013d38:	4628      	mov	r0, r5
 8013d3a:	47b0      	blx	r6
 8013d3c:	4602      	mov	r2, r0
 8013d3e:	1c50      	adds	r0, r2, #1
 8013d40:	d1c9      	bne.n	8013cd6 <__sflush_r+0x32>
 8013d42:	682b      	ldr	r3, [r5, #0]
 8013d44:	2b00      	cmp	r3, #0
 8013d46:	d0c6      	beq.n	8013cd6 <__sflush_r+0x32>
 8013d48:	2b1d      	cmp	r3, #29
 8013d4a:	d001      	beq.n	8013d50 <__sflush_r+0xac>
 8013d4c:	2b16      	cmp	r3, #22
 8013d4e:	d11e      	bne.n	8013d8e <__sflush_r+0xea>
 8013d50:	602f      	str	r7, [r5, #0]
 8013d52:	2000      	movs	r0, #0
 8013d54:	e022      	b.n	8013d9c <__sflush_r+0xf8>
 8013d56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d5a:	b21b      	sxth	r3, r3
 8013d5c:	e01b      	b.n	8013d96 <__sflush_r+0xf2>
 8013d5e:	690f      	ldr	r7, [r1, #16]
 8013d60:	2f00      	cmp	r7, #0
 8013d62:	d0f6      	beq.n	8013d52 <__sflush_r+0xae>
 8013d64:	0793      	lsls	r3, r2, #30
 8013d66:	680e      	ldr	r6, [r1, #0]
 8013d68:	bf08      	it	eq
 8013d6a:	694b      	ldreq	r3, [r1, #20]
 8013d6c:	600f      	str	r7, [r1, #0]
 8013d6e:	bf18      	it	ne
 8013d70:	2300      	movne	r3, #0
 8013d72:	eba6 0807 	sub.w	r8, r6, r7
 8013d76:	608b      	str	r3, [r1, #8]
 8013d78:	f1b8 0f00 	cmp.w	r8, #0
 8013d7c:	dde9      	ble.n	8013d52 <__sflush_r+0xae>
 8013d7e:	6a21      	ldr	r1, [r4, #32]
 8013d80:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013d82:	4643      	mov	r3, r8
 8013d84:	463a      	mov	r2, r7
 8013d86:	4628      	mov	r0, r5
 8013d88:	47b0      	blx	r6
 8013d8a:	2800      	cmp	r0, #0
 8013d8c:	dc08      	bgt.n	8013da0 <__sflush_r+0xfc>
 8013d8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013d92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013d96:	81a3      	strh	r3, [r4, #12]
 8013d98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8013d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013da0:	4407      	add	r7, r0
 8013da2:	eba8 0800 	sub.w	r8, r8, r0
 8013da6:	e7e7      	b.n	8013d78 <__sflush_r+0xd4>
 8013da8:	20400001 	.word	0x20400001

08013dac <_fflush_r>:
 8013dac:	b538      	push	{r3, r4, r5, lr}
 8013dae:	690b      	ldr	r3, [r1, #16]
 8013db0:	4605      	mov	r5, r0
 8013db2:	460c      	mov	r4, r1
 8013db4:	b913      	cbnz	r3, 8013dbc <_fflush_r+0x10>
 8013db6:	2500      	movs	r5, #0
 8013db8:	4628      	mov	r0, r5
 8013dba:	bd38      	pop	{r3, r4, r5, pc}
 8013dbc:	b118      	cbz	r0, 8013dc6 <_fflush_r+0x1a>
 8013dbe:	6a03      	ldr	r3, [r0, #32]
 8013dc0:	b90b      	cbnz	r3, 8013dc6 <_fflush_r+0x1a>
 8013dc2:	f7fd fb39 	bl	8011438 <__sinit>
 8013dc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013dca:	2b00      	cmp	r3, #0
 8013dcc:	d0f3      	beq.n	8013db6 <_fflush_r+0xa>
 8013dce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8013dd0:	07d0      	lsls	r0, r2, #31
 8013dd2:	d404      	bmi.n	8013dde <_fflush_r+0x32>
 8013dd4:	0599      	lsls	r1, r3, #22
 8013dd6:	d402      	bmi.n	8013dde <_fflush_r+0x32>
 8013dd8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013dda:	f7fe fab6 	bl	801234a <__retarget_lock_acquire_recursive>
 8013dde:	4628      	mov	r0, r5
 8013de0:	4621      	mov	r1, r4
 8013de2:	f7ff ff5f 	bl	8013ca4 <__sflush_r>
 8013de6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8013de8:	07da      	lsls	r2, r3, #31
 8013dea:	4605      	mov	r5, r0
 8013dec:	d4e4      	bmi.n	8013db8 <_fflush_r+0xc>
 8013dee:	89a3      	ldrh	r3, [r4, #12]
 8013df0:	059b      	lsls	r3, r3, #22
 8013df2:	d4e1      	bmi.n	8013db8 <_fflush_r+0xc>
 8013df4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8013df6:	f7fe faa9 	bl	801234c <__retarget_lock_release_recursive>
 8013dfa:	e7dd      	b.n	8013db8 <_fflush_r+0xc>

08013dfc <_Balloc>:
 8013dfc:	b570      	push	{r4, r5, r6, lr}
 8013dfe:	69c6      	ldr	r6, [r0, #28]
 8013e00:	4604      	mov	r4, r0
 8013e02:	460d      	mov	r5, r1
 8013e04:	b976      	cbnz	r6, 8013e24 <_Balloc+0x28>
 8013e06:	2010      	movs	r0, #16
 8013e08:	f7fc fe10 	bl	8010a2c <malloc>
 8013e0c:	4602      	mov	r2, r0
 8013e0e:	61e0      	str	r0, [r4, #28]
 8013e10:	b920      	cbnz	r0, 8013e1c <_Balloc+0x20>
 8013e12:	4b18      	ldr	r3, [pc, #96]	@ (8013e74 <_Balloc+0x78>)
 8013e14:	4818      	ldr	r0, [pc, #96]	@ (8013e78 <_Balloc+0x7c>)
 8013e16:	216b      	movs	r1, #107	@ 0x6b
 8013e18:	f000 fec6 	bl	8014ba8 <__assert_func>
 8013e1c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013e20:	6006      	str	r6, [r0, #0]
 8013e22:	60c6      	str	r6, [r0, #12]
 8013e24:	69e6      	ldr	r6, [r4, #28]
 8013e26:	68f3      	ldr	r3, [r6, #12]
 8013e28:	b183      	cbz	r3, 8013e4c <_Balloc+0x50>
 8013e2a:	69e3      	ldr	r3, [r4, #28]
 8013e2c:	68db      	ldr	r3, [r3, #12]
 8013e2e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8013e32:	b9b8      	cbnz	r0, 8013e64 <_Balloc+0x68>
 8013e34:	2101      	movs	r1, #1
 8013e36:	fa01 f605 	lsl.w	r6, r1, r5
 8013e3a:	1d72      	adds	r2, r6, #5
 8013e3c:	0092      	lsls	r2, r2, #2
 8013e3e:	4620      	mov	r0, r4
 8013e40:	f7fc fb04 	bl	801044c <_calloc_r>
 8013e44:	b160      	cbz	r0, 8013e60 <_Balloc+0x64>
 8013e46:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8013e4a:	e00e      	b.n	8013e6a <_Balloc+0x6e>
 8013e4c:	2221      	movs	r2, #33	@ 0x21
 8013e4e:	2104      	movs	r1, #4
 8013e50:	4620      	mov	r0, r4
 8013e52:	f7fc fafb 	bl	801044c <_calloc_r>
 8013e56:	69e3      	ldr	r3, [r4, #28]
 8013e58:	60f0      	str	r0, [r6, #12]
 8013e5a:	68db      	ldr	r3, [r3, #12]
 8013e5c:	2b00      	cmp	r3, #0
 8013e5e:	d1e4      	bne.n	8013e2a <_Balloc+0x2e>
 8013e60:	2000      	movs	r0, #0
 8013e62:	bd70      	pop	{r4, r5, r6, pc}
 8013e64:	6802      	ldr	r2, [r0, #0]
 8013e66:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8013e6a:	2300      	movs	r3, #0
 8013e6c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8013e70:	e7f7      	b.n	8013e62 <_Balloc+0x66>
 8013e72:	bf00      	nop
 8013e74:	08016078 	.word	0x08016078
 8013e78:	08016169 	.word	0x08016169

08013e7c <_Bfree>:
 8013e7c:	b570      	push	{r4, r5, r6, lr}
 8013e7e:	69c6      	ldr	r6, [r0, #28]
 8013e80:	4605      	mov	r5, r0
 8013e82:	460c      	mov	r4, r1
 8013e84:	b976      	cbnz	r6, 8013ea4 <_Bfree+0x28>
 8013e86:	2010      	movs	r0, #16
 8013e88:	f7fc fdd0 	bl	8010a2c <malloc>
 8013e8c:	4602      	mov	r2, r0
 8013e8e:	61e8      	str	r0, [r5, #28]
 8013e90:	b920      	cbnz	r0, 8013e9c <_Bfree+0x20>
 8013e92:	4b09      	ldr	r3, [pc, #36]	@ (8013eb8 <_Bfree+0x3c>)
 8013e94:	4809      	ldr	r0, [pc, #36]	@ (8013ebc <_Bfree+0x40>)
 8013e96:	218f      	movs	r1, #143	@ 0x8f
 8013e98:	f000 fe86 	bl	8014ba8 <__assert_func>
 8013e9c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013ea0:	6006      	str	r6, [r0, #0]
 8013ea2:	60c6      	str	r6, [r0, #12]
 8013ea4:	b13c      	cbz	r4, 8013eb6 <_Bfree+0x3a>
 8013ea6:	69eb      	ldr	r3, [r5, #28]
 8013ea8:	6862      	ldr	r2, [r4, #4]
 8013eaa:	68db      	ldr	r3, [r3, #12]
 8013eac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013eb0:	6021      	str	r1, [r4, #0]
 8013eb2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013eb6:	bd70      	pop	{r4, r5, r6, pc}
 8013eb8:	08016078 	.word	0x08016078
 8013ebc:	08016169 	.word	0x08016169

08013ec0 <__multadd>:
 8013ec0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013ec4:	690d      	ldr	r5, [r1, #16]
 8013ec6:	4607      	mov	r7, r0
 8013ec8:	460c      	mov	r4, r1
 8013eca:	461e      	mov	r6, r3
 8013ecc:	f101 0c14 	add.w	ip, r1, #20
 8013ed0:	2000      	movs	r0, #0
 8013ed2:	f8dc 3000 	ldr.w	r3, [ip]
 8013ed6:	b299      	uxth	r1, r3
 8013ed8:	fb02 6101 	mla	r1, r2, r1, r6
 8013edc:	0c1e      	lsrs	r6, r3, #16
 8013ede:	0c0b      	lsrs	r3, r1, #16
 8013ee0:	fb02 3306 	mla	r3, r2, r6, r3
 8013ee4:	b289      	uxth	r1, r1
 8013ee6:	3001      	adds	r0, #1
 8013ee8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013eec:	4285      	cmp	r5, r0
 8013eee:	f84c 1b04 	str.w	r1, [ip], #4
 8013ef2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013ef6:	dcec      	bgt.n	8013ed2 <__multadd+0x12>
 8013ef8:	b30e      	cbz	r6, 8013f3e <__multadd+0x7e>
 8013efa:	68a3      	ldr	r3, [r4, #8]
 8013efc:	42ab      	cmp	r3, r5
 8013efe:	dc19      	bgt.n	8013f34 <__multadd+0x74>
 8013f00:	6861      	ldr	r1, [r4, #4]
 8013f02:	4638      	mov	r0, r7
 8013f04:	3101      	adds	r1, #1
 8013f06:	f7ff ff79 	bl	8013dfc <_Balloc>
 8013f0a:	4680      	mov	r8, r0
 8013f0c:	b928      	cbnz	r0, 8013f1a <__multadd+0x5a>
 8013f0e:	4602      	mov	r2, r0
 8013f10:	4b0c      	ldr	r3, [pc, #48]	@ (8013f44 <__multadd+0x84>)
 8013f12:	480d      	ldr	r0, [pc, #52]	@ (8013f48 <__multadd+0x88>)
 8013f14:	21ba      	movs	r1, #186	@ 0xba
 8013f16:	f000 fe47 	bl	8014ba8 <__assert_func>
 8013f1a:	6922      	ldr	r2, [r4, #16]
 8013f1c:	3202      	adds	r2, #2
 8013f1e:	f104 010c 	add.w	r1, r4, #12
 8013f22:	0092      	lsls	r2, r2, #2
 8013f24:	300c      	adds	r0, #12
 8013f26:	f7fe fa17 	bl	8012358 <memcpy>
 8013f2a:	4621      	mov	r1, r4
 8013f2c:	4638      	mov	r0, r7
 8013f2e:	f7ff ffa5 	bl	8013e7c <_Bfree>
 8013f32:	4644      	mov	r4, r8
 8013f34:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013f38:	3501      	adds	r5, #1
 8013f3a:	615e      	str	r6, [r3, #20]
 8013f3c:	6125      	str	r5, [r4, #16]
 8013f3e:	4620      	mov	r0, r4
 8013f40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013f44:	080160e7 	.word	0x080160e7
 8013f48:	08016169 	.word	0x08016169

08013f4c <__s2b>:
 8013f4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013f50:	460c      	mov	r4, r1
 8013f52:	4615      	mov	r5, r2
 8013f54:	461f      	mov	r7, r3
 8013f56:	2209      	movs	r2, #9
 8013f58:	3308      	adds	r3, #8
 8013f5a:	4606      	mov	r6, r0
 8013f5c:	fb93 f3f2 	sdiv	r3, r3, r2
 8013f60:	2100      	movs	r1, #0
 8013f62:	2201      	movs	r2, #1
 8013f64:	429a      	cmp	r2, r3
 8013f66:	db09      	blt.n	8013f7c <__s2b+0x30>
 8013f68:	4630      	mov	r0, r6
 8013f6a:	f7ff ff47 	bl	8013dfc <_Balloc>
 8013f6e:	b940      	cbnz	r0, 8013f82 <__s2b+0x36>
 8013f70:	4602      	mov	r2, r0
 8013f72:	4b19      	ldr	r3, [pc, #100]	@ (8013fd8 <__s2b+0x8c>)
 8013f74:	4819      	ldr	r0, [pc, #100]	@ (8013fdc <__s2b+0x90>)
 8013f76:	21d3      	movs	r1, #211	@ 0xd3
 8013f78:	f000 fe16 	bl	8014ba8 <__assert_func>
 8013f7c:	0052      	lsls	r2, r2, #1
 8013f7e:	3101      	adds	r1, #1
 8013f80:	e7f0      	b.n	8013f64 <__s2b+0x18>
 8013f82:	9b08      	ldr	r3, [sp, #32]
 8013f84:	6143      	str	r3, [r0, #20]
 8013f86:	2d09      	cmp	r5, #9
 8013f88:	f04f 0301 	mov.w	r3, #1
 8013f8c:	6103      	str	r3, [r0, #16]
 8013f8e:	dd16      	ble.n	8013fbe <__s2b+0x72>
 8013f90:	f104 0909 	add.w	r9, r4, #9
 8013f94:	46c8      	mov	r8, r9
 8013f96:	442c      	add	r4, r5
 8013f98:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013f9c:	4601      	mov	r1, r0
 8013f9e:	3b30      	subs	r3, #48	@ 0x30
 8013fa0:	220a      	movs	r2, #10
 8013fa2:	4630      	mov	r0, r6
 8013fa4:	f7ff ff8c 	bl	8013ec0 <__multadd>
 8013fa8:	45a0      	cmp	r8, r4
 8013faa:	d1f5      	bne.n	8013f98 <__s2b+0x4c>
 8013fac:	f1a5 0408 	sub.w	r4, r5, #8
 8013fb0:	444c      	add	r4, r9
 8013fb2:	1b2d      	subs	r5, r5, r4
 8013fb4:	1963      	adds	r3, r4, r5
 8013fb6:	42bb      	cmp	r3, r7
 8013fb8:	db04      	blt.n	8013fc4 <__s2b+0x78>
 8013fba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013fbe:	340a      	adds	r4, #10
 8013fc0:	2509      	movs	r5, #9
 8013fc2:	e7f6      	b.n	8013fb2 <__s2b+0x66>
 8013fc4:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013fc8:	4601      	mov	r1, r0
 8013fca:	3b30      	subs	r3, #48	@ 0x30
 8013fcc:	220a      	movs	r2, #10
 8013fce:	4630      	mov	r0, r6
 8013fd0:	f7ff ff76 	bl	8013ec0 <__multadd>
 8013fd4:	e7ee      	b.n	8013fb4 <__s2b+0x68>
 8013fd6:	bf00      	nop
 8013fd8:	080160e7 	.word	0x080160e7
 8013fdc:	08016169 	.word	0x08016169

08013fe0 <__hi0bits>:
 8013fe0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013fe4:	4603      	mov	r3, r0
 8013fe6:	bf36      	itet	cc
 8013fe8:	0403      	lslcc	r3, r0, #16
 8013fea:	2000      	movcs	r0, #0
 8013fec:	2010      	movcc	r0, #16
 8013fee:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013ff2:	bf3c      	itt	cc
 8013ff4:	021b      	lslcc	r3, r3, #8
 8013ff6:	3008      	addcc	r0, #8
 8013ff8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013ffc:	bf3c      	itt	cc
 8013ffe:	011b      	lslcc	r3, r3, #4
 8014000:	3004      	addcc	r0, #4
 8014002:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8014006:	bf3c      	itt	cc
 8014008:	009b      	lslcc	r3, r3, #2
 801400a:	3002      	addcc	r0, #2
 801400c:	2b00      	cmp	r3, #0
 801400e:	db05      	blt.n	801401c <__hi0bits+0x3c>
 8014010:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8014014:	f100 0001 	add.w	r0, r0, #1
 8014018:	bf08      	it	eq
 801401a:	2020      	moveq	r0, #32
 801401c:	4770      	bx	lr

0801401e <__lo0bits>:
 801401e:	6803      	ldr	r3, [r0, #0]
 8014020:	4602      	mov	r2, r0
 8014022:	f013 0007 	ands.w	r0, r3, #7
 8014026:	d00b      	beq.n	8014040 <__lo0bits+0x22>
 8014028:	07d9      	lsls	r1, r3, #31
 801402a:	d421      	bmi.n	8014070 <__lo0bits+0x52>
 801402c:	0798      	lsls	r0, r3, #30
 801402e:	bf49      	itett	mi
 8014030:	085b      	lsrmi	r3, r3, #1
 8014032:	089b      	lsrpl	r3, r3, #2
 8014034:	2001      	movmi	r0, #1
 8014036:	6013      	strmi	r3, [r2, #0]
 8014038:	bf5c      	itt	pl
 801403a:	6013      	strpl	r3, [r2, #0]
 801403c:	2002      	movpl	r0, #2
 801403e:	4770      	bx	lr
 8014040:	b299      	uxth	r1, r3
 8014042:	b909      	cbnz	r1, 8014048 <__lo0bits+0x2a>
 8014044:	0c1b      	lsrs	r3, r3, #16
 8014046:	2010      	movs	r0, #16
 8014048:	b2d9      	uxtb	r1, r3
 801404a:	b909      	cbnz	r1, 8014050 <__lo0bits+0x32>
 801404c:	3008      	adds	r0, #8
 801404e:	0a1b      	lsrs	r3, r3, #8
 8014050:	0719      	lsls	r1, r3, #28
 8014052:	bf04      	itt	eq
 8014054:	091b      	lsreq	r3, r3, #4
 8014056:	3004      	addeq	r0, #4
 8014058:	0799      	lsls	r1, r3, #30
 801405a:	bf04      	itt	eq
 801405c:	089b      	lsreq	r3, r3, #2
 801405e:	3002      	addeq	r0, #2
 8014060:	07d9      	lsls	r1, r3, #31
 8014062:	d403      	bmi.n	801406c <__lo0bits+0x4e>
 8014064:	085b      	lsrs	r3, r3, #1
 8014066:	f100 0001 	add.w	r0, r0, #1
 801406a:	d003      	beq.n	8014074 <__lo0bits+0x56>
 801406c:	6013      	str	r3, [r2, #0]
 801406e:	4770      	bx	lr
 8014070:	2000      	movs	r0, #0
 8014072:	4770      	bx	lr
 8014074:	2020      	movs	r0, #32
 8014076:	4770      	bx	lr

08014078 <__i2b>:
 8014078:	b510      	push	{r4, lr}
 801407a:	460c      	mov	r4, r1
 801407c:	2101      	movs	r1, #1
 801407e:	f7ff febd 	bl	8013dfc <_Balloc>
 8014082:	4602      	mov	r2, r0
 8014084:	b928      	cbnz	r0, 8014092 <__i2b+0x1a>
 8014086:	4b05      	ldr	r3, [pc, #20]	@ (801409c <__i2b+0x24>)
 8014088:	4805      	ldr	r0, [pc, #20]	@ (80140a0 <__i2b+0x28>)
 801408a:	f240 1145 	movw	r1, #325	@ 0x145
 801408e:	f000 fd8b 	bl	8014ba8 <__assert_func>
 8014092:	2301      	movs	r3, #1
 8014094:	6144      	str	r4, [r0, #20]
 8014096:	6103      	str	r3, [r0, #16]
 8014098:	bd10      	pop	{r4, pc}
 801409a:	bf00      	nop
 801409c:	080160e7 	.word	0x080160e7
 80140a0:	08016169 	.word	0x08016169

080140a4 <__multiply>:
 80140a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80140a8:	4617      	mov	r7, r2
 80140aa:	690a      	ldr	r2, [r1, #16]
 80140ac:	693b      	ldr	r3, [r7, #16]
 80140ae:	429a      	cmp	r2, r3
 80140b0:	bfa8      	it	ge
 80140b2:	463b      	movge	r3, r7
 80140b4:	4689      	mov	r9, r1
 80140b6:	bfa4      	itt	ge
 80140b8:	460f      	movge	r7, r1
 80140ba:	4699      	movge	r9, r3
 80140bc:	693d      	ldr	r5, [r7, #16]
 80140be:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80140c2:	68bb      	ldr	r3, [r7, #8]
 80140c4:	6879      	ldr	r1, [r7, #4]
 80140c6:	eb05 060a 	add.w	r6, r5, sl
 80140ca:	42b3      	cmp	r3, r6
 80140cc:	b085      	sub	sp, #20
 80140ce:	bfb8      	it	lt
 80140d0:	3101      	addlt	r1, #1
 80140d2:	f7ff fe93 	bl	8013dfc <_Balloc>
 80140d6:	b930      	cbnz	r0, 80140e6 <__multiply+0x42>
 80140d8:	4602      	mov	r2, r0
 80140da:	4b41      	ldr	r3, [pc, #260]	@ (80141e0 <__multiply+0x13c>)
 80140dc:	4841      	ldr	r0, [pc, #260]	@ (80141e4 <__multiply+0x140>)
 80140de:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80140e2:	f000 fd61 	bl	8014ba8 <__assert_func>
 80140e6:	f100 0414 	add.w	r4, r0, #20
 80140ea:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80140ee:	4623      	mov	r3, r4
 80140f0:	2200      	movs	r2, #0
 80140f2:	4573      	cmp	r3, lr
 80140f4:	d320      	bcc.n	8014138 <__multiply+0x94>
 80140f6:	f107 0814 	add.w	r8, r7, #20
 80140fa:	f109 0114 	add.w	r1, r9, #20
 80140fe:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8014102:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8014106:	9302      	str	r3, [sp, #8]
 8014108:	1beb      	subs	r3, r5, r7
 801410a:	3b15      	subs	r3, #21
 801410c:	f023 0303 	bic.w	r3, r3, #3
 8014110:	3304      	adds	r3, #4
 8014112:	3715      	adds	r7, #21
 8014114:	42bd      	cmp	r5, r7
 8014116:	bf38      	it	cc
 8014118:	2304      	movcc	r3, #4
 801411a:	9301      	str	r3, [sp, #4]
 801411c:	9b02      	ldr	r3, [sp, #8]
 801411e:	9103      	str	r1, [sp, #12]
 8014120:	428b      	cmp	r3, r1
 8014122:	d80c      	bhi.n	801413e <__multiply+0x9a>
 8014124:	2e00      	cmp	r6, #0
 8014126:	dd03      	ble.n	8014130 <__multiply+0x8c>
 8014128:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801412c:	2b00      	cmp	r3, #0
 801412e:	d055      	beq.n	80141dc <__multiply+0x138>
 8014130:	6106      	str	r6, [r0, #16]
 8014132:	b005      	add	sp, #20
 8014134:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014138:	f843 2b04 	str.w	r2, [r3], #4
 801413c:	e7d9      	b.n	80140f2 <__multiply+0x4e>
 801413e:	f8b1 a000 	ldrh.w	sl, [r1]
 8014142:	f1ba 0f00 	cmp.w	sl, #0
 8014146:	d01f      	beq.n	8014188 <__multiply+0xe4>
 8014148:	46c4      	mov	ip, r8
 801414a:	46a1      	mov	r9, r4
 801414c:	2700      	movs	r7, #0
 801414e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8014152:	f8d9 3000 	ldr.w	r3, [r9]
 8014156:	fa1f fb82 	uxth.w	fp, r2
 801415a:	b29b      	uxth	r3, r3
 801415c:	fb0a 330b 	mla	r3, sl, fp, r3
 8014160:	443b      	add	r3, r7
 8014162:	f8d9 7000 	ldr.w	r7, [r9]
 8014166:	0c12      	lsrs	r2, r2, #16
 8014168:	0c3f      	lsrs	r7, r7, #16
 801416a:	fb0a 7202 	mla	r2, sl, r2, r7
 801416e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8014172:	b29b      	uxth	r3, r3
 8014174:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8014178:	4565      	cmp	r5, ip
 801417a:	f849 3b04 	str.w	r3, [r9], #4
 801417e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8014182:	d8e4      	bhi.n	801414e <__multiply+0xaa>
 8014184:	9b01      	ldr	r3, [sp, #4]
 8014186:	50e7      	str	r7, [r4, r3]
 8014188:	9b03      	ldr	r3, [sp, #12]
 801418a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801418e:	3104      	adds	r1, #4
 8014190:	f1b9 0f00 	cmp.w	r9, #0
 8014194:	d020      	beq.n	80141d8 <__multiply+0x134>
 8014196:	6823      	ldr	r3, [r4, #0]
 8014198:	4647      	mov	r7, r8
 801419a:	46a4      	mov	ip, r4
 801419c:	f04f 0a00 	mov.w	sl, #0
 80141a0:	f8b7 b000 	ldrh.w	fp, [r7]
 80141a4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80141a8:	fb09 220b 	mla	r2, r9, fp, r2
 80141ac:	4452      	add	r2, sl
 80141ae:	b29b      	uxth	r3, r3
 80141b0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80141b4:	f84c 3b04 	str.w	r3, [ip], #4
 80141b8:	f857 3b04 	ldr.w	r3, [r7], #4
 80141bc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80141c0:	f8bc 3000 	ldrh.w	r3, [ip]
 80141c4:	fb09 330a 	mla	r3, r9, sl, r3
 80141c8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80141cc:	42bd      	cmp	r5, r7
 80141ce:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80141d2:	d8e5      	bhi.n	80141a0 <__multiply+0xfc>
 80141d4:	9a01      	ldr	r2, [sp, #4]
 80141d6:	50a3      	str	r3, [r4, r2]
 80141d8:	3404      	adds	r4, #4
 80141da:	e79f      	b.n	801411c <__multiply+0x78>
 80141dc:	3e01      	subs	r6, #1
 80141de:	e7a1      	b.n	8014124 <__multiply+0x80>
 80141e0:	080160e7 	.word	0x080160e7
 80141e4:	08016169 	.word	0x08016169

080141e8 <__pow5mult>:
 80141e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80141ec:	4615      	mov	r5, r2
 80141ee:	f012 0203 	ands.w	r2, r2, #3
 80141f2:	4607      	mov	r7, r0
 80141f4:	460e      	mov	r6, r1
 80141f6:	d007      	beq.n	8014208 <__pow5mult+0x20>
 80141f8:	4c25      	ldr	r4, [pc, #148]	@ (8014290 <__pow5mult+0xa8>)
 80141fa:	3a01      	subs	r2, #1
 80141fc:	2300      	movs	r3, #0
 80141fe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8014202:	f7ff fe5d 	bl	8013ec0 <__multadd>
 8014206:	4606      	mov	r6, r0
 8014208:	10ad      	asrs	r5, r5, #2
 801420a:	d03d      	beq.n	8014288 <__pow5mult+0xa0>
 801420c:	69fc      	ldr	r4, [r7, #28]
 801420e:	b97c      	cbnz	r4, 8014230 <__pow5mult+0x48>
 8014210:	2010      	movs	r0, #16
 8014212:	f7fc fc0b 	bl	8010a2c <malloc>
 8014216:	4602      	mov	r2, r0
 8014218:	61f8      	str	r0, [r7, #28]
 801421a:	b928      	cbnz	r0, 8014228 <__pow5mult+0x40>
 801421c:	4b1d      	ldr	r3, [pc, #116]	@ (8014294 <__pow5mult+0xac>)
 801421e:	481e      	ldr	r0, [pc, #120]	@ (8014298 <__pow5mult+0xb0>)
 8014220:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8014224:	f000 fcc0 	bl	8014ba8 <__assert_func>
 8014228:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801422c:	6004      	str	r4, [r0, #0]
 801422e:	60c4      	str	r4, [r0, #12]
 8014230:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8014234:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8014238:	b94c      	cbnz	r4, 801424e <__pow5mult+0x66>
 801423a:	f240 2171 	movw	r1, #625	@ 0x271
 801423e:	4638      	mov	r0, r7
 8014240:	f7ff ff1a 	bl	8014078 <__i2b>
 8014244:	2300      	movs	r3, #0
 8014246:	f8c8 0008 	str.w	r0, [r8, #8]
 801424a:	4604      	mov	r4, r0
 801424c:	6003      	str	r3, [r0, #0]
 801424e:	f04f 0900 	mov.w	r9, #0
 8014252:	07eb      	lsls	r3, r5, #31
 8014254:	d50a      	bpl.n	801426c <__pow5mult+0x84>
 8014256:	4631      	mov	r1, r6
 8014258:	4622      	mov	r2, r4
 801425a:	4638      	mov	r0, r7
 801425c:	f7ff ff22 	bl	80140a4 <__multiply>
 8014260:	4631      	mov	r1, r6
 8014262:	4680      	mov	r8, r0
 8014264:	4638      	mov	r0, r7
 8014266:	f7ff fe09 	bl	8013e7c <_Bfree>
 801426a:	4646      	mov	r6, r8
 801426c:	106d      	asrs	r5, r5, #1
 801426e:	d00b      	beq.n	8014288 <__pow5mult+0xa0>
 8014270:	6820      	ldr	r0, [r4, #0]
 8014272:	b938      	cbnz	r0, 8014284 <__pow5mult+0x9c>
 8014274:	4622      	mov	r2, r4
 8014276:	4621      	mov	r1, r4
 8014278:	4638      	mov	r0, r7
 801427a:	f7ff ff13 	bl	80140a4 <__multiply>
 801427e:	6020      	str	r0, [r4, #0]
 8014280:	f8c0 9000 	str.w	r9, [r0]
 8014284:	4604      	mov	r4, r0
 8014286:	e7e4      	b.n	8014252 <__pow5mult+0x6a>
 8014288:	4630      	mov	r0, r6
 801428a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801428e:	bf00      	nop
 8014290:	08016354 	.word	0x08016354
 8014294:	08016078 	.word	0x08016078
 8014298:	08016169 	.word	0x08016169

0801429c <__lshift>:
 801429c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80142a0:	460c      	mov	r4, r1
 80142a2:	6849      	ldr	r1, [r1, #4]
 80142a4:	6923      	ldr	r3, [r4, #16]
 80142a6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80142aa:	68a3      	ldr	r3, [r4, #8]
 80142ac:	4607      	mov	r7, r0
 80142ae:	4691      	mov	r9, r2
 80142b0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80142b4:	f108 0601 	add.w	r6, r8, #1
 80142b8:	42b3      	cmp	r3, r6
 80142ba:	db0b      	blt.n	80142d4 <__lshift+0x38>
 80142bc:	4638      	mov	r0, r7
 80142be:	f7ff fd9d 	bl	8013dfc <_Balloc>
 80142c2:	4605      	mov	r5, r0
 80142c4:	b948      	cbnz	r0, 80142da <__lshift+0x3e>
 80142c6:	4602      	mov	r2, r0
 80142c8:	4b28      	ldr	r3, [pc, #160]	@ (801436c <__lshift+0xd0>)
 80142ca:	4829      	ldr	r0, [pc, #164]	@ (8014370 <__lshift+0xd4>)
 80142cc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80142d0:	f000 fc6a 	bl	8014ba8 <__assert_func>
 80142d4:	3101      	adds	r1, #1
 80142d6:	005b      	lsls	r3, r3, #1
 80142d8:	e7ee      	b.n	80142b8 <__lshift+0x1c>
 80142da:	2300      	movs	r3, #0
 80142dc:	f100 0114 	add.w	r1, r0, #20
 80142e0:	f100 0210 	add.w	r2, r0, #16
 80142e4:	4618      	mov	r0, r3
 80142e6:	4553      	cmp	r3, sl
 80142e8:	db33      	blt.n	8014352 <__lshift+0xb6>
 80142ea:	6920      	ldr	r0, [r4, #16]
 80142ec:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80142f0:	f104 0314 	add.w	r3, r4, #20
 80142f4:	f019 091f 	ands.w	r9, r9, #31
 80142f8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80142fc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8014300:	d02b      	beq.n	801435a <__lshift+0xbe>
 8014302:	f1c9 0e20 	rsb	lr, r9, #32
 8014306:	468a      	mov	sl, r1
 8014308:	2200      	movs	r2, #0
 801430a:	6818      	ldr	r0, [r3, #0]
 801430c:	fa00 f009 	lsl.w	r0, r0, r9
 8014310:	4310      	orrs	r0, r2
 8014312:	f84a 0b04 	str.w	r0, [sl], #4
 8014316:	f853 2b04 	ldr.w	r2, [r3], #4
 801431a:	459c      	cmp	ip, r3
 801431c:	fa22 f20e 	lsr.w	r2, r2, lr
 8014320:	d8f3      	bhi.n	801430a <__lshift+0x6e>
 8014322:	ebac 0304 	sub.w	r3, ip, r4
 8014326:	3b15      	subs	r3, #21
 8014328:	f023 0303 	bic.w	r3, r3, #3
 801432c:	3304      	adds	r3, #4
 801432e:	f104 0015 	add.w	r0, r4, #21
 8014332:	4560      	cmp	r0, ip
 8014334:	bf88      	it	hi
 8014336:	2304      	movhi	r3, #4
 8014338:	50ca      	str	r2, [r1, r3]
 801433a:	b10a      	cbz	r2, 8014340 <__lshift+0xa4>
 801433c:	f108 0602 	add.w	r6, r8, #2
 8014340:	3e01      	subs	r6, #1
 8014342:	4638      	mov	r0, r7
 8014344:	612e      	str	r6, [r5, #16]
 8014346:	4621      	mov	r1, r4
 8014348:	f7ff fd98 	bl	8013e7c <_Bfree>
 801434c:	4628      	mov	r0, r5
 801434e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014352:	f842 0f04 	str.w	r0, [r2, #4]!
 8014356:	3301      	adds	r3, #1
 8014358:	e7c5      	b.n	80142e6 <__lshift+0x4a>
 801435a:	3904      	subs	r1, #4
 801435c:	f853 2b04 	ldr.w	r2, [r3], #4
 8014360:	f841 2f04 	str.w	r2, [r1, #4]!
 8014364:	459c      	cmp	ip, r3
 8014366:	d8f9      	bhi.n	801435c <__lshift+0xc0>
 8014368:	e7ea      	b.n	8014340 <__lshift+0xa4>
 801436a:	bf00      	nop
 801436c:	080160e7 	.word	0x080160e7
 8014370:	08016169 	.word	0x08016169

08014374 <__mcmp>:
 8014374:	690a      	ldr	r2, [r1, #16]
 8014376:	4603      	mov	r3, r0
 8014378:	6900      	ldr	r0, [r0, #16]
 801437a:	1a80      	subs	r0, r0, r2
 801437c:	b530      	push	{r4, r5, lr}
 801437e:	d10e      	bne.n	801439e <__mcmp+0x2a>
 8014380:	3314      	adds	r3, #20
 8014382:	3114      	adds	r1, #20
 8014384:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8014388:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801438c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8014390:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8014394:	4295      	cmp	r5, r2
 8014396:	d003      	beq.n	80143a0 <__mcmp+0x2c>
 8014398:	d205      	bcs.n	80143a6 <__mcmp+0x32>
 801439a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801439e:	bd30      	pop	{r4, r5, pc}
 80143a0:	42a3      	cmp	r3, r4
 80143a2:	d3f3      	bcc.n	801438c <__mcmp+0x18>
 80143a4:	e7fb      	b.n	801439e <__mcmp+0x2a>
 80143a6:	2001      	movs	r0, #1
 80143a8:	e7f9      	b.n	801439e <__mcmp+0x2a>
	...

080143ac <__mdiff>:
 80143ac:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143b0:	4689      	mov	r9, r1
 80143b2:	4606      	mov	r6, r0
 80143b4:	4611      	mov	r1, r2
 80143b6:	4648      	mov	r0, r9
 80143b8:	4614      	mov	r4, r2
 80143ba:	f7ff ffdb 	bl	8014374 <__mcmp>
 80143be:	1e05      	subs	r5, r0, #0
 80143c0:	d112      	bne.n	80143e8 <__mdiff+0x3c>
 80143c2:	4629      	mov	r1, r5
 80143c4:	4630      	mov	r0, r6
 80143c6:	f7ff fd19 	bl	8013dfc <_Balloc>
 80143ca:	4602      	mov	r2, r0
 80143cc:	b928      	cbnz	r0, 80143da <__mdiff+0x2e>
 80143ce:	4b3f      	ldr	r3, [pc, #252]	@ (80144cc <__mdiff+0x120>)
 80143d0:	f240 2137 	movw	r1, #567	@ 0x237
 80143d4:	483e      	ldr	r0, [pc, #248]	@ (80144d0 <__mdiff+0x124>)
 80143d6:	f000 fbe7 	bl	8014ba8 <__assert_func>
 80143da:	2301      	movs	r3, #1
 80143dc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80143e0:	4610      	mov	r0, r2
 80143e2:	b003      	add	sp, #12
 80143e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143e8:	bfbc      	itt	lt
 80143ea:	464b      	movlt	r3, r9
 80143ec:	46a1      	movlt	r9, r4
 80143ee:	4630      	mov	r0, r6
 80143f0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80143f4:	bfba      	itte	lt
 80143f6:	461c      	movlt	r4, r3
 80143f8:	2501      	movlt	r5, #1
 80143fa:	2500      	movge	r5, #0
 80143fc:	f7ff fcfe 	bl	8013dfc <_Balloc>
 8014400:	4602      	mov	r2, r0
 8014402:	b918      	cbnz	r0, 801440c <__mdiff+0x60>
 8014404:	4b31      	ldr	r3, [pc, #196]	@ (80144cc <__mdiff+0x120>)
 8014406:	f240 2145 	movw	r1, #581	@ 0x245
 801440a:	e7e3      	b.n	80143d4 <__mdiff+0x28>
 801440c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8014410:	6926      	ldr	r6, [r4, #16]
 8014412:	60c5      	str	r5, [r0, #12]
 8014414:	f109 0310 	add.w	r3, r9, #16
 8014418:	f109 0514 	add.w	r5, r9, #20
 801441c:	f104 0e14 	add.w	lr, r4, #20
 8014420:	f100 0b14 	add.w	fp, r0, #20
 8014424:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8014428:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801442c:	9301      	str	r3, [sp, #4]
 801442e:	46d9      	mov	r9, fp
 8014430:	f04f 0c00 	mov.w	ip, #0
 8014434:	9b01      	ldr	r3, [sp, #4]
 8014436:	f85e 0b04 	ldr.w	r0, [lr], #4
 801443a:	f853 af04 	ldr.w	sl, [r3, #4]!
 801443e:	9301      	str	r3, [sp, #4]
 8014440:	fa1f f38a 	uxth.w	r3, sl
 8014444:	4619      	mov	r1, r3
 8014446:	b283      	uxth	r3, r0
 8014448:	1acb      	subs	r3, r1, r3
 801444a:	0c00      	lsrs	r0, r0, #16
 801444c:	4463      	add	r3, ip
 801444e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8014452:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8014456:	b29b      	uxth	r3, r3
 8014458:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801445c:	4576      	cmp	r6, lr
 801445e:	f849 3b04 	str.w	r3, [r9], #4
 8014462:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014466:	d8e5      	bhi.n	8014434 <__mdiff+0x88>
 8014468:	1b33      	subs	r3, r6, r4
 801446a:	3b15      	subs	r3, #21
 801446c:	f023 0303 	bic.w	r3, r3, #3
 8014470:	3415      	adds	r4, #21
 8014472:	3304      	adds	r3, #4
 8014474:	42a6      	cmp	r6, r4
 8014476:	bf38      	it	cc
 8014478:	2304      	movcc	r3, #4
 801447a:	441d      	add	r5, r3
 801447c:	445b      	add	r3, fp
 801447e:	461e      	mov	r6, r3
 8014480:	462c      	mov	r4, r5
 8014482:	4544      	cmp	r4, r8
 8014484:	d30e      	bcc.n	80144a4 <__mdiff+0xf8>
 8014486:	f108 0103 	add.w	r1, r8, #3
 801448a:	1b49      	subs	r1, r1, r5
 801448c:	f021 0103 	bic.w	r1, r1, #3
 8014490:	3d03      	subs	r5, #3
 8014492:	45a8      	cmp	r8, r5
 8014494:	bf38      	it	cc
 8014496:	2100      	movcc	r1, #0
 8014498:	440b      	add	r3, r1
 801449a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801449e:	b191      	cbz	r1, 80144c6 <__mdiff+0x11a>
 80144a0:	6117      	str	r7, [r2, #16]
 80144a2:	e79d      	b.n	80143e0 <__mdiff+0x34>
 80144a4:	f854 1b04 	ldr.w	r1, [r4], #4
 80144a8:	46e6      	mov	lr, ip
 80144aa:	0c08      	lsrs	r0, r1, #16
 80144ac:	fa1c fc81 	uxtah	ip, ip, r1
 80144b0:	4471      	add	r1, lr
 80144b2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80144b6:	b289      	uxth	r1, r1
 80144b8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80144bc:	f846 1b04 	str.w	r1, [r6], #4
 80144c0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80144c4:	e7dd      	b.n	8014482 <__mdiff+0xd6>
 80144c6:	3f01      	subs	r7, #1
 80144c8:	e7e7      	b.n	801449a <__mdiff+0xee>
 80144ca:	bf00      	nop
 80144cc:	080160e7 	.word	0x080160e7
 80144d0:	08016169 	.word	0x08016169

080144d4 <__ulp>:
 80144d4:	b082      	sub	sp, #8
 80144d6:	ed8d 0b00 	vstr	d0, [sp]
 80144da:	9a01      	ldr	r2, [sp, #4]
 80144dc:	4b0f      	ldr	r3, [pc, #60]	@ (801451c <__ulp+0x48>)
 80144de:	4013      	ands	r3, r2
 80144e0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80144e4:	2b00      	cmp	r3, #0
 80144e6:	dc08      	bgt.n	80144fa <__ulp+0x26>
 80144e8:	425b      	negs	r3, r3
 80144ea:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 80144ee:	ea4f 5223 	mov.w	r2, r3, asr #20
 80144f2:	da04      	bge.n	80144fe <__ulp+0x2a>
 80144f4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 80144f8:	4113      	asrs	r3, r2
 80144fa:	2200      	movs	r2, #0
 80144fc:	e008      	b.n	8014510 <__ulp+0x3c>
 80144fe:	f1a2 0314 	sub.w	r3, r2, #20
 8014502:	2b1e      	cmp	r3, #30
 8014504:	bfda      	itte	le
 8014506:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801450a:	40da      	lsrle	r2, r3
 801450c:	2201      	movgt	r2, #1
 801450e:	2300      	movs	r3, #0
 8014510:	4619      	mov	r1, r3
 8014512:	4610      	mov	r0, r2
 8014514:	ec41 0b10 	vmov	d0, r0, r1
 8014518:	b002      	add	sp, #8
 801451a:	4770      	bx	lr
 801451c:	7ff00000 	.word	0x7ff00000

08014520 <__b2d>:
 8014520:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014524:	6906      	ldr	r6, [r0, #16]
 8014526:	f100 0814 	add.w	r8, r0, #20
 801452a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801452e:	1f37      	subs	r7, r6, #4
 8014530:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8014534:	4610      	mov	r0, r2
 8014536:	f7ff fd53 	bl	8013fe0 <__hi0bits>
 801453a:	f1c0 0320 	rsb	r3, r0, #32
 801453e:	280a      	cmp	r0, #10
 8014540:	600b      	str	r3, [r1, #0]
 8014542:	491b      	ldr	r1, [pc, #108]	@ (80145b0 <__b2d+0x90>)
 8014544:	dc15      	bgt.n	8014572 <__b2d+0x52>
 8014546:	f1c0 0c0b 	rsb	ip, r0, #11
 801454a:	fa22 f30c 	lsr.w	r3, r2, ip
 801454e:	45b8      	cmp	r8, r7
 8014550:	ea43 0501 	orr.w	r5, r3, r1
 8014554:	bf34      	ite	cc
 8014556:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801455a:	2300      	movcs	r3, #0
 801455c:	3015      	adds	r0, #21
 801455e:	fa02 f000 	lsl.w	r0, r2, r0
 8014562:	fa23 f30c 	lsr.w	r3, r3, ip
 8014566:	4303      	orrs	r3, r0
 8014568:	461c      	mov	r4, r3
 801456a:	ec45 4b10 	vmov	d0, r4, r5
 801456e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014572:	45b8      	cmp	r8, r7
 8014574:	bf3a      	itte	cc
 8014576:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801457a:	f1a6 0708 	subcc.w	r7, r6, #8
 801457e:	2300      	movcs	r3, #0
 8014580:	380b      	subs	r0, #11
 8014582:	d012      	beq.n	80145aa <__b2d+0x8a>
 8014584:	f1c0 0120 	rsb	r1, r0, #32
 8014588:	fa23 f401 	lsr.w	r4, r3, r1
 801458c:	4082      	lsls	r2, r0
 801458e:	4322      	orrs	r2, r4
 8014590:	4547      	cmp	r7, r8
 8014592:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8014596:	bf8c      	ite	hi
 8014598:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801459c:	2200      	movls	r2, #0
 801459e:	4083      	lsls	r3, r0
 80145a0:	40ca      	lsrs	r2, r1
 80145a2:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80145a6:	4313      	orrs	r3, r2
 80145a8:	e7de      	b.n	8014568 <__b2d+0x48>
 80145aa:	ea42 0501 	orr.w	r5, r2, r1
 80145ae:	e7db      	b.n	8014568 <__b2d+0x48>
 80145b0:	3ff00000 	.word	0x3ff00000

080145b4 <__d2b>:
 80145b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80145b8:	460f      	mov	r7, r1
 80145ba:	2101      	movs	r1, #1
 80145bc:	ec59 8b10 	vmov	r8, r9, d0
 80145c0:	4616      	mov	r6, r2
 80145c2:	f7ff fc1b 	bl	8013dfc <_Balloc>
 80145c6:	4604      	mov	r4, r0
 80145c8:	b930      	cbnz	r0, 80145d8 <__d2b+0x24>
 80145ca:	4602      	mov	r2, r0
 80145cc:	4b23      	ldr	r3, [pc, #140]	@ (801465c <__d2b+0xa8>)
 80145ce:	4824      	ldr	r0, [pc, #144]	@ (8014660 <__d2b+0xac>)
 80145d0:	f240 310f 	movw	r1, #783	@ 0x30f
 80145d4:	f000 fae8 	bl	8014ba8 <__assert_func>
 80145d8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80145dc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80145e0:	b10d      	cbz	r5, 80145e6 <__d2b+0x32>
 80145e2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80145e6:	9301      	str	r3, [sp, #4]
 80145e8:	f1b8 0300 	subs.w	r3, r8, #0
 80145ec:	d023      	beq.n	8014636 <__d2b+0x82>
 80145ee:	4668      	mov	r0, sp
 80145f0:	9300      	str	r3, [sp, #0]
 80145f2:	f7ff fd14 	bl	801401e <__lo0bits>
 80145f6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80145fa:	b1d0      	cbz	r0, 8014632 <__d2b+0x7e>
 80145fc:	f1c0 0320 	rsb	r3, r0, #32
 8014600:	fa02 f303 	lsl.w	r3, r2, r3
 8014604:	430b      	orrs	r3, r1
 8014606:	40c2      	lsrs	r2, r0
 8014608:	6163      	str	r3, [r4, #20]
 801460a:	9201      	str	r2, [sp, #4]
 801460c:	9b01      	ldr	r3, [sp, #4]
 801460e:	61a3      	str	r3, [r4, #24]
 8014610:	2b00      	cmp	r3, #0
 8014612:	bf0c      	ite	eq
 8014614:	2201      	moveq	r2, #1
 8014616:	2202      	movne	r2, #2
 8014618:	6122      	str	r2, [r4, #16]
 801461a:	b1a5      	cbz	r5, 8014646 <__d2b+0x92>
 801461c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8014620:	4405      	add	r5, r0
 8014622:	603d      	str	r5, [r7, #0]
 8014624:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8014628:	6030      	str	r0, [r6, #0]
 801462a:	4620      	mov	r0, r4
 801462c:	b003      	add	sp, #12
 801462e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014632:	6161      	str	r1, [r4, #20]
 8014634:	e7ea      	b.n	801460c <__d2b+0x58>
 8014636:	a801      	add	r0, sp, #4
 8014638:	f7ff fcf1 	bl	801401e <__lo0bits>
 801463c:	9b01      	ldr	r3, [sp, #4]
 801463e:	6163      	str	r3, [r4, #20]
 8014640:	3020      	adds	r0, #32
 8014642:	2201      	movs	r2, #1
 8014644:	e7e8      	b.n	8014618 <__d2b+0x64>
 8014646:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801464a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801464e:	6038      	str	r0, [r7, #0]
 8014650:	6918      	ldr	r0, [r3, #16]
 8014652:	f7ff fcc5 	bl	8013fe0 <__hi0bits>
 8014656:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801465a:	e7e5      	b.n	8014628 <__d2b+0x74>
 801465c:	080160e7 	.word	0x080160e7
 8014660:	08016169 	.word	0x08016169

08014664 <__ratio>:
 8014664:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014668:	b085      	sub	sp, #20
 801466a:	e9cd 1000 	strd	r1, r0, [sp]
 801466e:	a902      	add	r1, sp, #8
 8014670:	f7ff ff56 	bl	8014520 <__b2d>
 8014674:	9800      	ldr	r0, [sp, #0]
 8014676:	a903      	add	r1, sp, #12
 8014678:	ec55 4b10 	vmov	r4, r5, d0
 801467c:	f7ff ff50 	bl	8014520 <__b2d>
 8014680:	9b01      	ldr	r3, [sp, #4]
 8014682:	6919      	ldr	r1, [r3, #16]
 8014684:	9b00      	ldr	r3, [sp, #0]
 8014686:	691b      	ldr	r3, [r3, #16]
 8014688:	1ac9      	subs	r1, r1, r3
 801468a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801468e:	1a9b      	subs	r3, r3, r2
 8014690:	ec5b ab10 	vmov	sl, fp, d0
 8014694:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8014698:	2b00      	cmp	r3, #0
 801469a:	bfce      	itee	gt
 801469c:	462a      	movgt	r2, r5
 801469e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80146a2:	465a      	movle	r2, fp
 80146a4:	462f      	mov	r7, r5
 80146a6:	46d9      	mov	r9, fp
 80146a8:	bfcc      	ite	gt
 80146aa:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80146ae:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80146b2:	464b      	mov	r3, r9
 80146b4:	4652      	mov	r2, sl
 80146b6:	4620      	mov	r0, r4
 80146b8:	4639      	mov	r1, r7
 80146ba:	f7ec f8cf 	bl	800085c <__aeabi_ddiv>
 80146be:	ec41 0b10 	vmov	d0, r0, r1
 80146c2:	b005      	add	sp, #20
 80146c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080146c8 <__copybits>:
 80146c8:	3901      	subs	r1, #1
 80146ca:	b570      	push	{r4, r5, r6, lr}
 80146cc:	1149      	asrs	r1, r1, #5
 80146ce:	6914      	ldr	r4, [r2, #16]
 80146d0:	3101      	adds	r1, #1
 80146d2:	f102 0314 	add.w	r3, r2, #20
 80146d6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80146da:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80146de:	1f05      	subs	r5, r0, #4
 80146e0:	42a3      	cmp	r3, r4
 80146e2:	d30c      	bcc.n	80146fe <__copybits+0x36>
 80146e4:	1aa3      	subs	r3, r4, r2
 80146e6:	3b11      	subs	r3, #17
 80146e8:	f023 0303 	bic.w	r3, r3, #3
 80146ec:	3211      	adds	r2, #17
 80146ee:	42a2      	cmp	r2, r4
 80146f0:	bf88      	it	hi
 80146f2:	2300      	movhi	r3, #0
 80146f4:	4418      	add	r0, r3
 80146f6:	2300      	movs	r3, #0
 80146f8:	4288      	cmp	r0, r1
 80146fa:	d305      	bcc.n	8014708 <__copybits+0x40>
 80146fc:	bd70      	pop	{r4, r5, r6, pc}
 80146fe:	f853 6b04 	ldr.w	r6, [r3], #4
 8014702:	f845 6f04 	str.w	r6, [r5, #4]!
 8014706:	e7eb      	b.n	80146e0 <__copybits+0x18>
 8014708:	f840 3b04 	str.w	r3, [r0], #4
 801470c:	e7f4      	b.n	80146f8 <__copybits+0x30>

0801470e <__any_on>:
 801470e:	f100 0214 	add.w	r2, r0, #20
 8014712:	6900      	ldr	r0, [r0, #16]
 8014714:	114b      	asrs	r3, r1, #5
 8014716:	4298      	cmp	r0, r3
 8014718:	b510      	push	{r4, lr}
 801471a:	db11      	blt.n	8014740 <__any_on+0x32>
 801471c:	dd0a      	ble.n	8014734 <__any_on+0x26>
 801471e:	f011 011f 	ands.w	r1, r1, #31
 8014722:	d007      	beq.n	8014734 <__any_on+0x26>
 8014724:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8014728:	fa24 f001 	lsr.w	r0, r4, r1
 801472c:	fa00 f101 	lsl.w	r1, r0, r1
 8014730:	428c      	cmp	r4, r1
 8014732:	d10b      	bne.n	801474c <__any_on+0x3e>
 8014734:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8014738:	4293      	cmp	r3, r2
 801473a:	d803      	bhi.n	8014744 <__any_on+0x36>
 801473c:	2000      	movs	r0, #0
 801473e:	bd10      	pop	{r4, pc}
 8014740:	4603      	mov	r3, r0
 8014742:	e7f7      	b.n	8014734 <__any_on+0x26>
 8014744:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8014748:	2900      	cmp	r1, #0
 801474a:	d0f5      	beq.n	8014738 <__any_on+0x2a>
 801474c:	2001      	movs	r0, #1
 801474e:	e7f6      	b.n	801473e <__any_on+0x30>

08014750 <__sread>:
 8014750:	b510      	push	{r4, lr}
 8014752:	460c      	mov	r4, r1
 8014754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014758:	f000 f9e0 	bl	8014b1c <_read_r>
 801475c:	2800      	cmp	r0, #0
 801475e:	bfab      	itete	ge
 8014760:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014762:	89a3      	ldrhlt	r3, [r4, #12]
 8014764:	181b      	addge	r3, r3, r0
 8014766:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801476a:	bfac      	ite	ge
 801476c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801476e:	81a3      	strhlt	r3, [r4, #12]
 8014770:	bd10      	pop	{r4, pc}

08014772 <__swrite>:
 8014772:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014776:	461f      	mov	r7, r3
 8014778:	898b      	ldrh	r3, [r1, #12]
 801477a:	05db      	lsls	r3, r3, #23
 801477c:	4605      	mov	r5, r0
 801477e:	460c      	mov	r4, r1
 8014780:	4616      	mov	r6, r2
 8014782:	d505      	bpl.n	8014790 <__swrite+0x1e>
 8014784:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014788:	2302      	movs	r3, #2
 801478a:	2200      	movs	r2, #0
 801478c:	f000 f9b4 	bl	8014af8 <_lseek_r>
 8014790:	89a3      	ldrh	r3, [r4, #12]
 8014792:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014796:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801479a:	81a3      	strh	r3, [r4, #12]
 801479c:	4632      	mov	r2, r6
 801479e:	463b      	mov	r3, r7
 80147a0:	4628      	mov	r0, r5
 80147a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80147a6:	f000 b9cb 	b.w	8014b40 <_write_r>

080147aa <__sseek>:
 80147aa:	b510      	push	{r4, lr}
 80147ac:	460c      	mov	r4, r1
 80147ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80147b2:	f000 f9a1 	bl	8014af8 <_lseek_r>
 80147b6:	1c43      	adds	r3, r0, #1
 80147b8:	89a3      	ldrh	r3, [r4, #12]
 80147ba:	bf15      	itete	ne
 80147bc:	6560      	strne	r0, [r4, #84]	@ 0x54
 80147be:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80147c2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80147c6:	81a3      	strheq	r3, [r4, #12]
 80147c8:	bf18      	it	ne
 80147ca:	81a3      	strhne	r3, [r4, #12]
 80147cc:	bd10      	pop	{r4, pc}

080147ce <__sclose>:
 80147ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80147d2:	f000 b9c7 	b.w	8014b64 <_close_r>

080147d6 <_realloc_r>:
 80147d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80147da:	4607      	mov	r7, r0
 80147dc:	4614      	mov	r4, r2
 80147de:	460d      	mov	r5, r1
 80147e0:	b921      	cbnz	r1, 80147ec <_realloc_r+0x16>
 80147e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80147e6:	4611      	mov	r1, r2
 80147e8:	f7fc b952 	b.w	8010a90 <_malloc_r>
 80147ec:	b92a      	cbnz	r2, 80147fa <_realloc_r+0x24>
 80147ee:	f7fe fc2b 	bl	8013048 <_free_r>
 80147f2:	4625      	mov	r5, r4
 80147f4:	4628      	mov	r0, r5
 80147f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80147fa:	f000 f9f3 	bl	8014be4 <_malloc_usable_size_r>
 80147fe:	4284      	cmp	r4, r0
 8014800:	4606      	mov	r6, r0
 8014802:	d802      	bhi.n	801480a <_realloc_r+0x34>
 8014804:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8014808:	d8f4      	bhi.n	80147f4 <_realloc_r+0x1e>
 801480a:	4621      	mov	r1, r4
 801480c:	4638      	mov	r0, r7
 801480e:	f7fc f93f 	bl	8010a90 <_malloc_r>
 8014812:	4680      	mov	r8, r0
 8014814:	b908      	cbnz	r0, 801481a <_realloc_r+0x44>
 8014816:	4645      	mov	r5, r8
 8014818:	e7ec      	b.n	80147f4 <_realloc_r+0x1e>
 801481a:	42b4      	cmp	r4, r6
 801481c:	4622      	mov	r2, r4
 801481e:	4629      	mov	r1, r5
 8014820:	bf28      	it	cs
 8014822:	4632      	movcs	r2, r6
 8014824:	f7fd fd98 	bl	8012358 <memcpy>
 8014828:	4629      	mov	r1, r5
 801482a:	4638      	mov	r0, r7
 801482c:	f7fe fc0c 	bl	8013048 <_free_r>
 8014830:	e7f1      	b.n	8014816 <_realloc_r+0x40>

08014832 <__swbuf_r>:
 8014832:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014834:	460e      	mov	r6, r1
 8014836:	4614      	mov	r4, r2
 8014838:	4605      	mov	r5, r0
 801483a:	b118      	cbz	r0, 8014844 <__swbuf_r+0x12>
 801483c:	6a03      	ldr	r3, [r0, #32]
 801483e:	b90b      	cbnz	r3, 8014844 <__swbuf_r+0x12>
 8014840:	f7fc fdfa 	bl	8011438 <__sinit>
 8014844:	69a3      	ldr	r3, [r4, #24]
 8014846:	60a3      	str	r3, [r4, #8]
 8014848:	89a3      	ldrh	r3, [r4, #12]
 801484a:	071a      	lsls	r2, r3, #28
 801484c:	d501      	bpl.n	8014852 <__swbuf_r+0x20>
 801484e:	6923      	ldr	r3, [r4, #16]
 8014850:	b943      	cbnz	r3, 8014864 <__swbuf_r+0x32>
 8014852:	4621      	mov	r1, r4
 8014854:	4628      	mov	r0, r5
 8014856:	f000 f82b 	bl	80148b0 <__swsetup_r>
 801485a:	b118      	cbz	r0, 8014864 <__swbuf_r+0x32>
 801485c:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 8014860:	4638      	mov	r0, r7
 8014862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014864:	6823      	ldr	r3, [r4, #0]
 8014866:	6922      	ldr	r2, [r4, #16]
 8014868:	1a98      	subs	r0, r3, r2
 801486a:	6963      	ldr	r3, [r4, #20]
 801486c:	b2f6      	uxtb	r6, r6
 801486e:	4283      	cmp	r3, r0
 8014870:	4637      	mov	r7, r6
 8014872:	dc05      	bgt.n	8014880 <__swbuf_r+0x4e>
 8014874:	4621      	mov	r1, r4
 8014876:	4628      	mov	r0, r5
 8014878:	f7ff fa98 	bl	8013dac <_fflush_r>
 801487c:	2800      	cmp	r0, #0
 801487e:	d1ed      	bne.n	801485c <__swbuf_r+0x2a>
 8014880:	68a3      	ldr	r3, [r4, #8]
 8014882:	3b01      	subs	r3, #1
 8014884:	60a3      	str	r3, [r4, #8]
 8014886:	6823      	ldr	r3, [r4, #0]
 8014888:	1c5a      	adds	r2, r3, #1
 801488a:	6022      	str	r2, [r4, #0]
 801488c:	701e      	strb	r6, [r3, #0]
 801488e:	6962      	ldr	r2, [r4, #20]
 8014890:	1c43      	adds	r3, r0, #1
 8014892:	429a      	cmp	r2, r3
 8014894:	d004      	beq.n	80148a0 <__swbuf_r+0x6e>
 8014896:	89a3      	ldrh	r3, [r4, #12]
 8014898:	07db      	lsls	r3, r3, #31
 801489a:	d5e1      	bpl.n	8014860 <__swbuf_r+0x2e>
 801489c:	2e0a      	cmp	r6, #10
 801489e:	d1df      	bne.n	8014860 <__swbuf_r+0x2e>
 80148a0:	4621      	mov	r1, r4
 80148a2:	4628      	mov	r0, r5
 80148a4:	f7ff fa82 	bl	8013dac <_fflush_r>
 80148a8:	2800      	cmp	r0, #0
 80148aa:	d0d9      	beq.n	8014860 <__swbuf_r+0x2e>
 80148ac:	e7d6      	b.n	801485c <__swbuf_r+0x2a>
	...

080148b0 <__swsetup_r>:
 80148b0:	b538      	push	{r3, r4, r5, lr}
 80148b2:	4b29      	ldr	r3, [pc, #164]	@ (8014958 <__swsetup_r+0xa8>)
 80148b4:	4605      	mov	r5, r0
 80148b6:	6818      	ldr	r0, [r3, #0]
 80148b8:	460c      	mov	r4, r1
 80148ba:	b118      	cbz	r0, 80148c4 <__swsetup_r+0x14>
 80148bc:	6a03      	ldr	r3, [r0, #32]
 80148be:	b90b      	cbnz	r3, 80148c4 <__swsetup_r+0x14>
 80148c0:	f7fc fdba 	bl	8011438 <__sinit>
 80148c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80148c8:	0719      	lsls	r1, r3, #28
 80148ca:	d422      	bmi.n	8014912 <__swsetup_r+0x62>
 80148cc:	06da      	lsls	r2, r3, #27
 80148ce:	d407      	bmi.n	80148e0 <__swsetup_r+0x30>
 80148d0:	2209      	movs	r2, #9
 80148d2:	602a      	str	r2, [r5, #0]
 80148d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80148d8:	81a3      	strh	r3, [r4, #12]
 80148da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80148de:	e033      	b.n	8014948 <__swsetup_r+0x98>
 80148e0:	0758      	lsls	r0, r3, #29
 80148e2:	d512      	bpl.n	801490a <__swsetup_r+0x5a>
 80148e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80148e6:	b141      	cbz	r1, 80148fa <__swsetup_r+0x4a>
 80148e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80148ec:	4299      	cmp	r1, r3
 80148ee:	d002      	beq.n	80148f6 <__swsetup_r+0x46>
 80148f0:	4628      	mov	r0, r5
 80148f2:	f7fe fba9 	bl	8013048 <_free_r>
 80148f6:	2300      	movs	r3, #0
 80148f8:	6363      	str	r3, [r4, #52]	@ 0x34
 80148fa:	89a3      	ldrh	r3, [r4, #12]
 80148fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014900:	81a3      	strh	r3, [r4, #12]
 8014902:	2300      	movs	r3, #0
 8014904:	6063      	str	r3, [r4, #4]
 8014906:	6923      	ldr	r3, [r4, #16]
 8014908:	6023      	str	r3, [r4, #0]
 801490a:	89a3      	ldrh	r3, [r4, #12]
 801490c:	f043 0308 	orr.w	r3, r3, #8
 8014910:	81a3      	strh	r3, [r4, #12]
 8014912:	6923      	ldr	r3, [r4, #16]
 8014914:	b94b      	cbnz	r3, 801492a <__swsetup_r+0x7a>
 8014916:	89a3      	ldrh	r3, [r4, #12]
 8014918:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801491c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014920:	d003      	beq.n	801492a <__swsetup_r+0x7a>
 8014922:	4621      	mov	r1, r4
 8014924:	4628      	mov	r0, r5
 8014926:	f000 f84c 	bl	80149c2 <__smakebuf_r>
 801492a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801492e:	f013 0201 	ands.w	r2, r3, #1
 8014932:	d00a      	beq.n	801494a <__swsetup_r+0x9a>
 8014934:	2200      	movs	r2, #0
 8014936:	60a2      	str	r2, [r4, #8]
 8014938:	6962      	ldr	r2, [r4, #20]
 801493a:	4252      	negs	r2, r2
 801493c:	61a2      	str	r2, [r4, #24]
 801493e:	6922      	ldr	r2, [r4, #16]
 8014940:	b942      	cbnz	r2, 8014954 <__swsetup_r+0xa4>
 8014942:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014946:	d1c5      	bne.n	80148d4 <__swsetup_r+0x24>
 8014948:	bd38      	pop	{r3, r4, r5, pc}
 801494a:	0799      	lsls	r1, r3, #30
 801494c:	bf58      	it	pl
 801494e:	6962      	ldrpl	r2, [r4, #20]
 8014950:	60a2      	str	r2, [r4, #8]
 8014952:	e7f4      	b.n	801493e <__swsetup_r+0x8e>
 8014954:	2000      	movs	r0, #0
 8014956:	e7f7      	b.n	8014948 <__swsetup_r+0x98>
 8014958:	200001c8 	.word	0x200001c8

0801495c <__ascii_wctomb>:
 801495c:	4603      	mov	r3, r0
 801495e:	4608      	mov	r0, r1
 8014960:	b141      	cbz	r1, 8014974 <__ascii_wctomb+0x18>
 8014962:	2aff      	cmp	r2, #255	@ 0xff
 8014964:	d904      	bls.n	8014970 <__ascii_wctomb+0x14>
 8014966:	228a      	movs	r2, #138	@ 0x8a
 8014968:	601a      	str	r2, [r3, #0]
 801496a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 801496e:	4770      	bx	lr
 8014970:	700a      	strb	r2, [r1, #0]
 8014972:	2001      	movs	r0, #1
 8014974:	4770      	bx	lr

08014976 <__swhatbuf_r>:
 8014976:	b570      	push	{r4, r5, r6, lr}
 8014978:	460c      	mov	r4, r1
 801497a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801497e:	2900      	cmp	r1, #0
 8014980:	b096      	sub	sp, #88	@ 0x58
 8014982:	4615      	mov	r5, r2
 8014984:	461e      	mov	r6, r3
 8014986:	da0d      	bge.n	80149a4 <__swhatbuf_r+0x2e>
 8014988:	89a3      	ldrh	r3, [r4, #12]
 801498a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801498e:	f04f 0100 	mov.w	r1, #0
 8014992:	bf14      	ite	ne
 8014994:	2340      	movne	r3, #64	@ 0x40
 8014996:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801499a:	2000      	movs	r0, #0
 801499c:	6031      	str	r1, [r6, #0]
 801499e:	602b      	str	r3, [r5, #0]
 80149a0:	b016      	add	sp, #88	@ 0x58
 80149a2:	bd70      	pop	{r4, r5, r6, pc}
 80149a4:	466a      	mov	r2, sp
 80149a6:	f000 f8ed 	bl	8014b84 <_fstat_r>
 80149aa:	2800      	cmp	r0, #0
 80149ac:	dbec      	blt.n	8014988 <__swhatbuf_r+0x12>
 80149ae:	9901      	ldr	r1, [sp, #4]
 80149b0:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80149b4:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80149b8:	4259      	negs	r1, r3
 80149ba:	4159      	adcs	r1, r3
 80149bc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80149c0:	e7eb      	b.n	801499a <__swhatbuf_r+0x24>

080149c2 <__smakebuf_r>:
 80149c2:	898b      	ldrh	r3, [r1, #12]
 80149c4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80149c6:	079d      	lsls	r5, r3, #30
 80149c8:	4606      	mov	r6, r0
 80149ca:	460c      	mov	r4, r1
 80149cc:	d507      	bpl.n	80149de <__smakebuf_r+0x1c>
 80149ce:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80149d2:	6023      	str	r3, [r4, #0]
 80149d4:	6123      	str	r3, [r4, #16]
 80149d6:	2301      	movs	r3, #1
 80149d8:	6163      	str	r3, [r4, #20]
 80149da:	b003      	add	sp, #12
 80149dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80149de:	ab01      	add	r3, sp, #4
 80149e0:	466a      	mov	r2, sp
 80149e2:	f7ff ffc8 	bl	8014976 <__swhatbuf_r>
 80149e6:	9f00      	ldr	r7, [sp, #0]
 80149e8:	4605      	mov	r5, r0
 80149ea:	4639      	mov	r1, r7
 80149ec:	4630      	mov	r0, r6
 80149ee:	f7fc f84f 	bl	8010a90 <_malloc_r>
 80149f2:	b948      	cbnz	r0, 8014a08 <__smakebuf_r+0x46>
 80149f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80149f8:	059a      	lsls	r2, r3, #22
 80149fa:	d4ee      	bmi.n	80149da <__smakebuf_r+0x18>
 80149fc:	f023 0303 	bic.w	r3, r3, #3
 8014a00:	f043 0302 	orr.w	r3, r3, #2
 8014a04:	81a3      	strh	r3, [r4, #12]
 8014a06:	e7e2      	b.n	80149ce <__smakebuf_r+0xc>
 8014a08:	89a3      	ldrh	r3, [r4, #12]
 8014a0a:	6020      	str	r0, [r4, #0]
 8014a0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014a10:	81a3      	strh	r3, [r4, #12]
 8014a12:	9b01      	ldr	r3, [sp, #4]
 8014a14:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014a18:	b15b      	cbz	r3, 8014a32 <__smakebuf_r+0x70>
 8014a1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014a1e:	4630      	mov	r0, r6
 8014a20:	f000 f85a 	bl	8014ad8 <_isatty_r>
 8014a24:	b128      	cbz	r0, 8014a32 <__smakebuf_r+0x70>
 8014a26:	89a3      	ldrh	r3, [r4, #12]
 8014a28:	f023 0303 	bic.w	r3, r3, #3
 8014a2c:	f043 0301 	orr.w	r3, r3, #1
 8014a30:	81a3      	strh	r3, [r4, #12]
 8014a32:	89a3      	ldrh	r3, [r4, #12]
 8014a34:	431d      	orrs	r5, r3
 8014a36:	81a5      	strh	r5, [r4, #12]
 8014a38:	e7cf      	b.n	80149da <__smakebuf_r+0x18>

08014a3a <_putc_r>:
 8014a3a:	b570      	push	{r4, r5, r6, lr}
 8014a3c:	460d      	mov	r5, r1
 8014a3e:	4614      	mov	r4, r2
 8014a40:	4606      	mov	r6, r0
 8014a42:	b118      	cbz	r0, 8014a4c <_putc_r+0x12>
 8014a44:	6a03      	ldr	r3, [r0, #32]
 8014a46:	b90b      	cbnz	r3, 8014a4c <_putc_r+0x12>
 8014a48:	f7fc fcf6 	bl	8011438 <__sinit>
 8014a4c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014a4e:	07d8      	lsls	r0, r3, #31
 8014a50:	d405      	bmi.n	8014a5e <_putc_r+0x24>
 8014a52:	89a3      	ldrh	r3, [r4, #12]
 8014a54:	0599      	lsls	r1, r3, #22
 8014a56:	d402      	bmi.n	8014a5e <_putc_r+0x24>
 8014a58:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014a5a:	f7fd fc76 	bl	801234a <__retarget_lock_acquire_recursive>
 8014a5e:	68a3      	ldr	r3, [r4, #8]
 8014a60:	3b01      	subs	r3, #1
 8014a62:	2b00      	cmp	r3, #0
 8014a64:	60a3      	str	r3, [r4, #8]
 8014a66:	da05      	bge.n	8014a74 <_putc_r+0x3a>
 8014a68:	69a2      	ldr	r2, [r4, #24]
 8014a6a:	4293      	cmp	r3, r2
 8014a6c:	db12      	blt.n	8014a94 <_putc_r+0x5a>
 8014a6e:	b2eb      	uxtb	r3, r5
 8014a70:	2b0a      	cmp	r3, #10
 8014a72:	d00f      	beq.n	8014a94 <_putc_r+0x5a>
 8014a74:	6823      	ldr	r3, [r4, #0]
 8014a76:	1c5a      	adds	r2, r3, #1
 8014a78:	6022      	str	r2, [r4, #0]
 8014a7a:	701d      	strb	r5, [r3, #0]
 8014a7c:	b2ed      	uxtb	r5, r5
 8014a7e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014a80:	07da      	lsls	r2, r3, #31
 8014a82:	d405      	bmi.n	8014a90 <_putc_r+0x56>
 8014a84:	89a3      	ldrh	r3, [r4, #12]
 8014a86:	059b      	lsls	r3, r3, #22
 8014a88:	d402      	bmi.n	8014a90 <_putc_r+0x56>
 8014a8a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014a8c:	f7fd fc5e 	bl	801234c <__retarget_lock_release_recursive>
 8014a90:	4628      	mov	r0, r5
 8014a92:	bd70      	pop	{r4, r5, r6, pc}
 8014a94:	4629      	mov	r1, r5
 8014a96:	4622      	mov	r2, r4
 8014a98:	4630      	mov	r0, r6
 8014a9a:	f7ff feca 	bl	8014832 <__swbuf_r>
 8014a9e:	4605      	mov	r5, r0
 8014aa0:	e7ed      	b.n	8014a7e <_putc_r+0x44>

08014aa2 <memmove>:
 8014aa2:	4288      	cmp	r0, r1
 8014aa4:	b510      	push	{r4, lr}
 8014aa6:	eb01 0402 	add.w	r4, r1, r2
 8014aaa:	d902      	bls.n	8014ab2 <memmove+0x10>
 8014aac:	4284      	cmp	r4, r0
 8014aae:	4623      	mov	r3, r4
 8014ab0:	d807      	bhi.n	8014ac2 <memmove+0x20>
 8014ab2:	1e43      	subs	r3, r0, #1
 8014ab4:	42a1      	cmp	r1, r4
 8014ab6:	d008      	beq.n	8014aca <memmove+0x28>
 8014ab8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014abc:	f803 2f01 	strb.w	r2, [r3, #1]!
 8014ac0:	e7f8      	b.n	8014ab4 <memmove+0x12>
 8014ac2:	4402      	add	r2, r0
 8014ac4:	4601      	mov	r1, r0
 8014ac6:	428a      	cmp	r2, r1
 8014ac8:	d100      	bne.n	8014acc <memmove+0x2a>
 8014aca:	bd10      	pop	{r4, pc}
 8014acc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8014ad0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014ad4:	e7f7      	b.n	8014ac6 <memmove+0x24>
	...

08014ad8 <_isatty_r>:
 8014ad8:	b538      	push	{r3, r4, r5, lr}
 8014ada:	4d06      	ldr	r5, [pc, #24]	@ (8014af4 <_isatty_r+0x1c>)
 8014adc:	2300      	movs	r3, #0
 8014ade:	4604      	mov	r4, r0
 8014ae0:	4608      	mov	r0, r1
 8014ae2:	602b      	str	r3, [r5, #0]
 8014ae4:	f7f5 fbcc 	bl	800a280 <_isatty>
 8014ae8:	1c43      	adds	r3, r0, #1
 8014aea:	d102      	bne.n	8014af2 <_isatty_r+0x1a>
 8014aec:	682b      	ldr	r3, [r5, #0]
 8014aee:	b103      	cbz	r3, 8014af2 <_isatty_r+0x1a>
 8014af0:	6023      	str	r3, [r4, #0]
 8014af2:	bd38      	pop	{r3, r4, r5, pc}
 8014af4:	20000c5c 	.word	0x20000c5c

08014af8 <_lseek_r>:
 8014af8:	b538      	push	{r3, r4, r5, lr}
 8014afa:	4d07      	ldr	r5, [pc, #28]	@ (8014b18 <_lseek_r+0x20>)
 8014afc:	4604      	mov	r4, r0
 8014afe:	4608      	mov	r0, r1
 8014b00:	4611      	mov	r1, r2
 8014b02:	2200      	movs	r2, #0
 8014b04:	602a      	str	r2, [r5, #0]
 8014b06:	461a      	mov	r2, r3
 8014b08:	f7f5 fbc5 	bl	800a296 <_lseek>
 8014b0c:	1c43      	adds	r3, r0, #1
 8014b0e:	d102      	bne.n	8014b16 <_lseek_r+0x1e>
 8014b10:	682b      	ldr	r3, [r5, #0]
 8014b12:	b103      	cbz	r3, 8014b16 <_lseek_r+0x1e>
 8014b14:	6023      	str	r3, [r4, #0]
 8014b16:	bd38      	pop	{r3, r4, r5, pc}
 8014b18:	20000c5c 	.word	0x20000c5c

08014b1c <_read_r>:
 8014b1c:	b538      	push	{r3, r4, r5, lr}
 8014b1e:	4d07      	ldr	r5, [pc, #28]	@ (8014b3c <_read_r+0x20>)
 8014b20:	4604      	mov	r4, r0
 8014b22:	4608      	mov	r0, r1
 8014b24:	4611      	mov	r1, r2
 8014b26:	2200      	movs	r2, #0
 8014b28:	602a      	str	r2, [r5, #0]
 8014b2a:	461a      	mov	r2, r3
 8014b2c:	f7f5 fb53 	bl	800a1d6 <_read>
 8014b30:	1c43      	adds	r3, r0, #1
 8014b32:	d102      	bne.n	8014b3a <_read_r+0x1e>
 8014b34:	682b      	ldr	r3, [r5, #0]
 8014b36:	b103      	cbz	r3, 8014b3a <_read_r+0x1e>
 8014b38:	6023      	str	r3, [r4, #0]
 8014b3a:	bd38      	pop	{r3, r4, r5, pc}
 8014b3c:	20000c5c 	.word	0x20000c5c

08014b40 <_write_r>:
 8014b40:	b538      	push	{r3, r4, r5, lr}
 8014b42:	4d07      	ldr	r5, [pc, #28]	@ (8014b60 <_write_r+0x20>)
 8014b44:	4604      	mov	r4, r0
 8014b46:	4608      	mov	r0, r1
 8014b48:	4611      	mov	r1, r2
 8014b4a:	2200      	movs	r2, #0
 8014b4c:	602a      	str	r2, [r5, #0]
 8014b4e:	461a      	mov	r2, r3
 8014b50:	f7f5 fb5e 	bl	800a210 <_write>
 8014b54:	1c43      	adds	r3, r0, #1
 8014b56:	d102      	bne.n	8014b5e <_write_r+0x1e>
 8014b58:	682b      	ldr	r3, [r5, #0]
 8014b5a:	b103      	cbz	r3, 8014b5e <_write_r+0x1e>
 8014b5c:	6023      	str	r3, [r4, #0]
 8014b5e:	bd38      	pop	{r3, r4, r5, pc}
 8014b60:	20000c5c 	.word	0x20000c5c

08014b64 <_close_r>:
 8014b64:	b538      	push	{r3, r4, r5, lr}
 8014b66:	4d06      	ldr	r5, [pc, #24]	@ (8014b80 <_close_r+0x1c>)
 8014b68:	2300      	movs	r3, #0
 8014b6a:	4604      	mov	r4, r0
 8014b6c:	4608      	mov	r0, r1
 8014b6e:	602b      	str	r3, [r5, #0]
 8014b70:	f7f5 fb6a 	bl	800a248 <_close>
 8014b74:	1c43      	adds	r3, r0, #1
 8014b76:	d102      	bne.n	8014b7e <_close_r+0x1a>
 8014b78:	682b      	ldr	r3, [r5, #0]
 8014b7a:	b103      	cbz	r3, 8014b7e <_close_r+0x1a>
 8014b7c:	6023      	str	r3, [r4, #0]
 8014b7e:	bd38      	pop	{r3, r4, r5, pc}
 8014b80:	20000c5c 	.word	0x20000c5c

08014b84 <_fstat_r>:
 8014b84:	b538      	push	{r3, r4, r5, lr}
 8014b86:	4d07      	ldr	r5, [pc, #28]	@ (8014ba4 <_fstat_r+0x20>)
 8014b88:	2300      	movs	r3, #0
 8014b8a:	4604      	mov	r4, r0
 8014b8c:	4608      	mov	r0, r1
 8014b8e:	4611      	mov	r1, r2
 8014b90:	602b      	str	r3, [r5, #0]
 8014b92:	f7f5 fb65 	bl	800a260 <_fstat>
 8014b96:	1c43      	adds	r3, r0, #1
 8014b98:	d102      	bne.n	8014ba0 <_fstat_r+0x1c>
 8014b9a:	682b      	ldr	r3, [r5, #0]
 8014b9c:	b103      	cbz	r3, 8014ba0 <_fstat_r+0x1c>
 8014b9e:	6023      	str	r3, [r4, #0]
 8014ba0:	bd38      	pop	{r3, r4, r5, pc}
 8014ba2:	bf00      	nop
 8014ba4:	20000c5c 	.word	0x20000c5c

08014ba8 <__assert_func>:
 8014ba8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8014baa:	4614      	mov	r4, r2
 8014bac:	461a      	mov	r2, r3
 8014bae:	4b09      	ldr	r3, [pc, #36]	@ (8014bd4 <__assert_func+0x2c>)
 8014bb0:	681b      	ldr	r3, [r3, #0]
 8014bb2:	4605      	mov	r5, r0
 8014bb4:	68d8      	ldr	r0, [r3, #12]
 8014bb6:	b14c      	cbz	r4, 8014bcc <__assert_func+0x24>
 8014bb8:	4b07      	ldr	r3, [pc, #28]	@ (8014bd8 <__assert_func+0x30>)
 8014bba:	9100      	str	r1, [sp, #0]
 8014bbc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8014bc0:	4906      	ldr	r1, [pc, #24]	@ (8014bdc <__assert_func+0x34>)
 8014bc2:	462b      	mov	r3, r5
 8014bc4:	f000 f816 	bl	8014bf4 <fiprintf>
 8014bc8:	f000 f826 	bl	8014c18 <abort>
 8014bcc:	4b04      	ldr	r3, [pc, #16]	@ (8014be0 <__assert_func+0x38>)
 8014bce:	461c      	mov	r4, r3
 8014bd0:	e7f3      	b.n	8014bba <__assert_func+0x12>
 8014bd2:	bf00      	nop
 8014bd4:	200001c8 	.word	0x200001c8
 8014bd8:	080161c2 	.word	0x080161c2
 8014bdc:	080161cf 	.word	0x080161cf
 8014be0:	080161fd 	.word	0x080161fd

08014be4 <_malloc_usable_size_r>:
 8014be4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014be8:	1f18      	subs	r0, r3, #4
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	bfbc      	itt	lt
 8014bee:	580b      	ldrlt	r3, [r1, r0]
 8014bf0:	18c0      	addlt	r0, r0, r3
 8014bf2:	4770      	bx	lr

08014bf4 <fiprintf>:
 8014bf4:	b40e      	push	{r1, r2, r3}
 8014bf6:	b503      	push	{r0, r1, lr}
 8014bf8:	4601      	mov	r1, r0
 8014bfa:	ab03      	add	r3, sp, #12
 8014bfc:	4805      	ldr	r0, [pc, #20]	@ (8014c14 <fiprintf+0x20>)
 8014bfe:	f853 2b04 	ldr.w	r2, [r3], #4
 8014c02:	6800      	ldr	r0, [r0, #0]
 8014c04:	9301      	str	r3, [sp, #4]
 8014c06:	f7fe ff23 	bl	8013a50 <_vfiprintf_r>
 8014c0a:	b002      	add	sp, #8
 8014c0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8014c10:	b003      	add	sp, #12
 8014c12:	4770      	bx	lr
 8014c14:	200001c8 	.word	0x200001c8

08014c18 <abort>:
 8014c18:	b508      	push	{r3, lr}
 8014c1a:	2006      	movs	r0, #6
 8014c1c:	f000 f82c 	bl	8014c78 <raise>
 8014c20:	2001      	movs	r0, #1
 8014c22:	f7f5 facd 	bl	800a1c0 <_exit>

08014c26 <_raise_r>:
 8014c26:	291f      	cmp	r1, #31
 8014c28:	b538      	push	{r3, r4, r5, lr}
 8014c2a:	4605      	mov	r5, r0
 8014c2c:	460c      	mov	r4, r1
 8014c2e:	d904      	bls.n	8014c3a <_raise_r+0x14>
 8014c30:	2316      	movs	r3, #22
 8014c32:	6003      	str	r3, [r0, #0]
 8014c34:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8014c38:	bd38      	pop	{r3, r4, r5, pc}
 8014c3a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014c3c:	b112      	cbz	r2, 8014c44 <_raise_r+0x1e>
 8014c3e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014c42:	b94b      	cbnz	r3, 8014c58 <_raise_r+0x32>
 8014c44:	4628      	mov	r0, r5
 8014c46:	f000 f831 	bl	8014cac <_getpid_r>
 8014c4a:	4622      	mov	r2, r4
 8014c4c:	4601      	mov	r1, r0
 8014c4e:	4628      	mov	r0, r5
 8014c50:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014c54:	f000 b818 	b.w	8014c88 <_kill_r>
 8014c58:	2b01      	cmp	r3, #1
 8014c5a:	d00a      	beq.n	8014c72 <_raise_r+0x4c>
 8014c5c:	1c59      	adds	r1, r3, #1
 8014c5e:	d103      	bne.n	8014c68 <_raise_r+0x42>
 8014c60:	2316      	movs	r3, #22
 8014c62:	6003      	str	r3, [r0, #0]
 8014c64:	2001      	movs	r0, #1
 8014c66:	e7e7      	b.n	8014c38 <_raise_r+0x12>
 8014c68:	2100      	movs	r1, #0
 8014c6a:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014c6e:	4620      	mov	r0, r4
 8014c70:	4798      	blx	r3
 8014c72:	2000      	movs	r0, #0
 8014c74:	e7e0      	b.n	8014c38 <_raise_r+0x12>
	...

08014c78 <raise>:
 8014c78:	4b02      	ldr	r3, [pc, #8]	@ (8014c84 <raise+0xc>)
 8014c7a:	4601      	mov	r1, r0
 8014c7c:	6818      	ldr	r0, [r3, #0]
 8014c7e:	f7ff bfd2 	b.w	8014c26 <_raise_r>
 8014c82:	bf00      	nop
 8014c84:	200001c8 	.word	0x200001c8

08014c88 <_kill_r>:
 8014c88:	b538      	push	{r3, r4, r5, lr}
 8014c8a:	4d07      	ldr	r5, [pc, #28]	@ (8014ca8 <_kill_r+0x20>)
 8014c8c:	2300      	movs	r3, #0
 8014c8e:	4604      	mov	r4, r0
 8014c90:	4608      	mov	r0, r1
 8014c92:	4611      	mov	r1, r2
 8014c94:	602b      	str	r3, [r5, #0]
 8014c96:	f7f5 fa83 	bl	800a1a0 <_kill>
 8014c9a:	1c43      	adds	r3, r0, #1
 8014c9c:	d102      	bne.n	8014ca4 <_kill_r+0x1c>
 8014c9e:	682b      	ldr	r3, [r5, #0]
 8014ca0:	b103      	cbz	r3, 8014ca4 <_kill_r+0x1c>
 8014ca2:	6023      	str	r3, [r4, #0]
 8014ca4:	bd38      	pop	{r3, r4, r5, pc}
 8014ca6:	bf00      	nop
 8014ca8:	20000c5c 	.word	0x20000c5c

08014cac <_getpid_r>:
 8014cac:	f7f5 ba70 	b.w	800a190 <_getpid>

08014cb0 <_init>:
 8014cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014cb2:	bf00      	nop
 8014cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014cb6:	bc08      	pop	{r3}
 8014cb8:	469e      	mov	lr, r3
 8014cba:	4770      	bx	lr

08014cbc <_fini>:
 8014cbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014cbe:	bf00      	nop
 8014cc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014cc2:	bc08      	pop	{r3}
 8014cc4:	469e      	mov	lr, r3
 8014cc6:	4770      	bx	lr
