$comment
	File created using the following command:
		vcd file BufferDemo.msim.vcd -direction
$end
$date
	Tue Jun 15 17:26:31 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module buffermem_vhd_vec_tst $end
$var wire 1 ! Clock $end
$var wire 1 " FantaIn $end
$var wire 1 # FantaOut $end
$var wire 1 $ ResetIn $end
$var wire 1 % ResetOut $end
$var wire 1 & Sel_GelIn $end
$var wire 1 ' Sel_GelOut $end
$var wire 1 ( SumoLiIn $end
$var wire 1 ) SumoLiOut $end
$var wire 1 * SumoPeIn $end
$var wire 1 + SumoPeOut $end

$scope module i1 $end
$var wire 1 , gnd $end
$var wire 1 - vcc $end
$var wire 1 . unknown $end
$var wire 1 / devoe $end
$var wire 1 0 devclrn $end
$var wire 1 1 devpor $end
$var wire 1 2 ww_devoe $end
$var wire 1 3 ww_devclrn $end
$var wire 1 4 ww_devpor $end
$var wire 1 5 ww_Clock $end
$var wire 1 6 ww_ResetIn $end
$var wire 1 7 ww_FantaIn $end
$var wire 1 8 ww_SumoLiIn $end
$var wire 1 9 ww_SumoPeIn $end
$var wire 1 : ww_Sel_GelIn $end
$var wire 1 ; ww_ResetOut $end
$var wire 1 < ww_FantaOut $end
$var wire 1 = ww_SumoLiOut $end
$var wire 1 > ww_SumoPeOut $end
$var wire 1 ? ww_Sel_GelOut $end
$var wire 1 @ \ResetOut~output_o\ $end
$var wire 1 A \FantaOut~output_o\ $end
$var wire 1 B \SumoLiOut~output_o\ $end
$var wire 1 C \SumoPeOut~output_o\ $end
$var wire 1 D \Sel_GelOut~output_o\ $end
$var wire 1 E \Clock~input_o\ $end
$var wire 1 F \ResetIn~input_o\ $end
$var wire 1 G \ResetOut~reg0_q\ $end
$var wire 1 H \FantaIn~input_o\ $end
$var wire 1 I \FantaOut~reg0_q\ $end
$var wire 1 J \SumoLiIn~input_o\ $end
$var wire 1 K \SumoLiOut~reg0_q\ $end
$var wire 1 L \SumoPeIn~input_o\ $end
$var wire 1 M \SumoPeOut~reg0_q\ $end
$var wire 1 N \Sel_GelIn~input_o\ $end
$var wire 1 O \Sel_GelOut~reg0_q\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
1$
0%
0&
0'
0(
0)
0*
0+
0,
1-
x.
1/
10
11
12
13
14
05
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
1F
0G
0H
0I
0J
0K
0L
0M
0N
0O
$end
#25000
1!
15
1E
1G
1@
1;
1%
#50000
0!
05
0E
#75000
1!
15
1E
#100000
0!
1"
1(
05
17
18
1J
1H
0E
#125000
1!
15
1E
1I
1K
1B
1A
1=
1<
1)
1#
#150000
0!
0"
0(
05
07
08
0J
0H
0E
#175000
1!
15
1E
0I
0K
0B
0A
0=
0<
0)
0#
#200000
0!
0$
1&
1*
05
06
1:
19
1L
1N
0F
0E
#225000
1!
15
1E
0G
1M
1O
1D
1C
0@
1?
1>
0;
1'
1+
0%
#250000
0!
0&
0*
1(
05
0:
09
18
1J
0L
0N
0E
#275000
1!
15
1E
1K
0M
0O
0D
0C
1B
0?
0>
1=
0'
0+
1)
#300000
0!
1&
05
1:
1N
0E
#325000
1!
15
1E
1O
1D
1?
1'
#350000
0!
0&
05
0:
0N
0E
#375000
1!
15
1E
0O
0D
0?
0'
#400000
0!
1$
1"
05
16
17
1H
1F
0E
#425000
1!
15
1E
1G
1I
1A
1@
1<
1;
1#
1%
#450000
0!
0$
0"
1*
0(
05
06
07
19
08
0J
1L
0H
0F
0E
#475000
1!
15
1E
0G
0I
0K
1M
1C
0B
0A
0@
1>
0=
0<
0;
1+
0)
0#
0%
#500000
0!
1$
1"
0*
05
16
17
09
0L
1H
1F
0E
#525000
1!
15
1E
1G
1I
0M
0C
1A
1@
0>
1<
1;
0+
1#
1%
#550000
0!
0"
1*
1(
1&
05
07
19
18
1:
1N
1J
1L
0H
0E
#575000
1!
15
1E
0I
1K
1M
1O
1D
1C
1B
0A
1?
1>
1=
0<
1'
1+
1)
0#
#600000
0!
0*
05
09
0L
0E
#625000
1!
15
1E
0M
0C
0>
0+
#650000
0!
05
0E
#675000
1!
15
1E
#700000
0!
1*
1"
0(
0$
05
19
17
08
06
0F
0J
1H
1L
0E
#725000
1!
15
1E
0G
1I
0K
1M
1C
0B
1A
0@
1>
0=
1<
0;
1+
0)
1#
0%
#750000
0!
0"
1$
05
07
16
1F
0H
0E
#775000
1!
15
1E
1G
0I
0A
1@
0<
1;
0#
1%
#800000
0!
0$
0&
05
06
0:
0N
0F
0E
#825000
1!
15
1E
0G
0O
0D
0@
0?
0;
0'
0%
#850000
0!
1&
0*
1(
05
1:
09
18
1J
0L
1N
0E
#875000
1!
15
1E
1K
0M
1O
1D
0C
1B
1?
0>
1=
1'
0+
1)
#900000
0!
0&
1*
1$
05
0:
19
16
1F
1L
0N
0E
#925000
1!
15
1E
1G
1M
0O
0D
1C
1@
0?
1>
1;
0'
1+
1%
#950000
0!
1"
05
17
1H
0E
#975000
1!
15
1E
1I
1A
1<
1#
#1000000
