<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'moore' Dialect - CIRCT</title><meta name=description content="Circuit IR Compilers and Tools"><meta name=generator content="Hugo 0.101.0"><link href=https://circt.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://circt.llvm.org/docs/Dialects/Moore/><link rel=stylesheet href=https://circt.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script>
<link rel=stylesheet href=https://circt.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script>
<script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script>
<script src=https://circt.llvm.org/js/bundle.js></script>
<script type=text/javascript src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
<script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://circt.llvm.org//circt-logo.svg width=40px align=absmiddle>
CIRCT</div></h1><p class=description>Circuit IR Compilers and Tools</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/Projects-that-want-to-become-official-LLVM-Projects/circt/40>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li class=parent><a href=https://github.com/llvm/circt/tree/main/>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/circt/tree/main/>GitHub</a></li></ul></li></ul></nav></div><div class=content-container><main><h1>'moore' Dialect</h1><p>Types and operations for Moore dialect
This dialect defines the <code>moore</code> dialect, which represents various
SystemVerilog-specific constructs without ambiguities and all types
resolved.</p><p><nav id=TableOfContents><ul><li><a href=#operation-definition>Operation definition</a><ul><li><a href=#mooremirassign-circtmooreassignop><code>moore.mir.assign</code> (::circt::moore::AssignOp)</a></li><li><a href=#mooremirconcat-circtmooreconcatop><code>moore.mir.concat</code> (::circt::moore::ConcatOp)</a></li><li><a href=#mooremirconstant-circtmooreconstantop><code>moore.mir.constant</code> (::circt::moore::ConstantOp)</a></li><li><a href=#mooremirshl-circtmooreshlop><code>moore.mir.shl</code> (::circt::moore::ShlOp)</a></li><li><a href=#mooremirshr-circtmooreshrop><code>moore.mir.shr</code> (::circt::moore::ShrOp)</a></li><li><a href=#mooremirvardecl-circtmoorevariabledeclop><code>moore.mir.vardecl</code> (::circt::moore::VariableDeclOp)</a></li></ul></li><li><a href=#type-constraint-definition>Type constraint definition</a><ul><li><a href=#an-systemverilog-int>an SystemVerilog int</a></li><li><a href=#packed-type>packed type</a></li><li><a href=#simple-bit-vector-type>simple bit vector type</a></li><li><a href=#unpacked-type>unpacked type</a></li></ul></li><li><a href=#type-definition>Type definition</a><ul><li><a href=#lvaluetype>LValueType</a></li></ul></li></ul></nav><h2 id=operation-definition>Operation definition&nbsp;<a class=headline-hash href=#operation-definition>¶</a></h2><h3 id=mooremirassign-circtmooreassignop><code>moore.mir.assign</code> (::circt::moore::AssignOp)&nbsp;<a class=headline-hash href=#mooremirassign-circtmooreassignop>¶</a></h3><p>Continuous assignment</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `moore.mir.assign` $dest `,` $src  attr-dict `:` qualified(type($src))
</code></pre><p>A SystemVerilog assignment statement &lsquo;x = y;&rsquo;.
These occur in module scope. See SV Spec 10.3.2.</p><h4 id=operands>Operands:&nbsp;<a class=headline-hash href=#operands>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>dest</code></td><td>Moore LValue type of any type values</td></tr><tr><td style=text-align:center><code>src</code></td><td>an SystemVerilog int</td></tr></tbody></table><h3 id=mooremirconcat-circtmooreconcatop><code>moore.mir.concat</code> (::circt::moore::ConcatOp)&nbsp;<a class=headline-hash href=#mooremirconcat-circtmooreconcatop>¶</a></h3><p>A concatenation of expressions</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `moore.mir.concat` $values attr-dict `:` functional-type($values, $result)
</code></pre><p>This operation represents the SystemVerilog concatenation expression
<code>{x, y, z}</code>. See IEEE 1800-2017 §11.4.12 &ldquo;Concatenation operators&rdquo;.</p><p>All operands must be simple bit vector types.</p><p>The concatenation result is a simple bit vector type. The result is unsigned
regardless of the sign of the operands (see concatenation-specific rules in
IEEE 1800-2017 §11.8.1 &ldquo;Rules for expression types&rdquo;). The size of the result
is the sum of the sizes of all operands. If any of the operands is
four-valued, the result is four-valued; otherwise it is two-valued.</p><p>Interfaces: InferTypeOpInterface, NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=operands-1>Operands:&nbsp;<a class=headline-hash href=#operands-1>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>values</code></td><td>simple bit vector type</td></tr></tbody></table><h4 id=results>Results:&nbsp;<a class=headline-hash href=#results>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>simple bit vector type</td></tr></tbody></table><h3 id=mooremirconstant-circtmooreconstantop><code>moore.mir.constant</code> (::circt::moore::ConstantOp)&nbsp;<a class=headline-hash href=#mooremirconstant-circtmooreconstantop>¶</a></h3><p>A constant value</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `moore.mir.constant` $value attr-dict `:` qualified(type($result))
</code></pre><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes>Attributes:&nbsp;<a class=headline-hash href=#attributes>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>value</code></td><td style=text-align:center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr></tbody></table><h4 id=results-1>Results:&nbsp;<a class=headline-hash href=#results-1>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>an SystemVerilog int</td></tr></tbody></table><h3 id=mooremirshl-circtmooreshlop><code>moore.mir.shl</code> (::circt::moore::ShlOp)&nbsp;<a class=headline-hash href=#mooremirshl-circtmooreshlop>¶</a></h3><p>A logical or arithmetic left-shift expression</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `moore.mir.shl` ( `arithmetic` $arithmetic^ )? $value `,` $amount attr-dict
              `:` type($value) `,` type($amount)
</code></pre><p>This operation represents the SystemVerilog logical and arithmetic
left-shift expressions <code>&lt;&lt;</code> and <code>&lt;&lt;&lt;</code>.
See IEEE 1800-2017 §11.4.10 &ldquo;Shift operators&rdquo;.</p><p>The value to be shifted and the amount must be simple bit vector types.
The shift result is of the same type as the input value.</p><p>The logical and arithmetic shift both insert zeros in place of the shifted
bits.</p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-1>Attributes:&nbsp;<a class=headline-hash href=#attributes-1>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>arithmetic</code></td><td style=text-align:center>::mlir::UnitAttr</td><td>unit attribute</td></tr></tbody></table><h4 id=operands-2>Operands:&nbsp;<a class=headline-hash href=#operands-2>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>value</code></td><td>simple bit vector type</td></tr><tr><td style=text-align:center><code>amount</code></td><td>simple bit vector type</td></tr></tbody></table><h4 id=results-2>Results:&nbsp;<a class=headline-hash href=#results-2>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>simple bit vector type</td></tr></tbody></table><h3 id=mooremirshr-circtmooreshrop><code>moore.mir.shr</code> (::circt::moore::ShrOp)&nbsp;<a class=headline-hash href=#mooremirshr-circtmooreshrop>¶</a></h3><p>A logical or arithmetic right-shift expression</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `moore.mir.shr` ( `arithmetic` $arithmetic^ )? $value `,` $amount attr-dict
              `:` type($value) `,` type($amount)
</code></pre><p>This operation represents the SystemVerilog logical and arithmetic
right-shift expressions <code>>></code> and <code>>>></code>.
See IEEE 1800-2017 §11.4.10 &ldquo;Shift operators&rdquo;.</p><p>The value to be shifted and the amount must be simple bit vector types.
The shift result is of the same type as the input value.</p><p>The logical shift always inserts zeros in place of the shifted bits.
The arithmetic shift inserts zeros if the result type is unsigned or the
MSB (sign bit) if the result type is signed.</p><p>Interfaces: NoSideEffect (MemoryEffectOpInterface)</p><p>Effects: MemoryEffects::Effect{}</p><h4 id=attributes-2>Attributes:&nbsp;<a class=headline-hash href=#attributes-2>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>arithmetic</code></td><td style=text-align:center>::mlir::UnitAttr</td><td>unit attribute</td></tr></tbody></table><h4 id=operands-3>Operands:&nbsp;<a class=headline-hash href=#operands-3>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>value</code></td><td>simple bit vector type</td></tr><tr><td style=text-align:center><code>amount</code></td><td>simple bit vector type</td></tr></tbody></table><h4 id=results-3>Results:&nbsp;<a class=headline-hash href=#results-3>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>simple bit vector type</td></tr></tbody></table><h3 id=mooremirvardecl-circtmoorevariabledeclop><code>moore.mir.vardecl</code> (::circt::moore::VariableDeclOp)&nbsp;<a class=headline-hash href=#mooremirvardecl-circtmoorevariabledeclop>¶</a></h3><p>A variable declaration</p><p>Syntax:</p><pre tabindex=0><code>operation ::= `moore.mir.vardecl` $name `=` $init attr-dict `:` custom&lt;LValueType&gt;(type($result))
</code></pre><h4 id=attributes-3>Attributes:&nbsp;<a class=headline-hash href=#attributes-3>¶</a></h4><table><thead><tr><th style=text-align:center>Attribute</th><th style=text-align:center>MLIR Type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>name</code></td><td style=text-align:center>::mlir::StringAttr</td><td>string attribute</td></tr><tr><td style=text-align:center><code>init</code></td><td style=text-align:center>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr></tbody></table><h4 id=results-4>Results:&nbsp;<a class=headline-hash href=#results-4>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>result</code></td><td>Moore LValue type of any type values</td></tr></tbody></table><h2 id=type-constraint-definition>Type constraint definition&nbsp;<a class=headline-hash href=#type-constraint-definition>¶</a></h2><h3 id=an-systemverilog-int>an SystemVerilog int&nbsp;<a class=headline-hash href=#an-systemverilog-int>¶</a></h3><h3 id=packed-type>packed type&nbsp;<a class=headline-hash href=#packed-type>¶</a></h3><h3 id=simple-bit-vector-type>simple bit vector type&nbsp;<a class=headline-hash href=#simple-bit-vector-type>¶</a></h3><h3 id=unpacked-type>unpacked type&nbsp;<a class=headline-hash href=#unpacked-type>¶</a></h3><h2 id=type-definition>Type definition&nbsp;<a class=headline-hash href=#type-definition>¶</a></h2><h3 id=lvaluetype>LValueType&nbsp;<a class=headline-hash href=#lvaluetype>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>!moore.lvalue&lt;
  ::mlir::Type   # nestedType
&gt;
</code></pre><h4 id=parameters>Parameters:&nbsp;<a class=headline-hash href=#parameters>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>nestedType</td><td style=text-align:center><code>::mlir::Type</code></td><td></td></tr></tbody></table><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=https://circt.llvm.org/docs/Dialects/LLHD/ title="'llhd' Dialect"><i class="fas fa-arrow-left" aria-hidden=true></i> Prev - 'llhd' Dialect</a>
<a class="nav nav-next" href=https://circt.llvm.org/docs/Dialects/MSFT/ title="'msft' Dialect">Next - 'msft' Dialect <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://circt.llvm.org/>Home</a></li><li><a href=https://circt.llvm.org/talks/>Talks and Related Publications</a></li><li><a href=https://circt.llvm.org/getting_started/>Getting Started</a></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=https://circt.llvm.org/docs/CommandGuide/>CommandGuide<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/CommandGuide/handshake-runner/>handshake-runner</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Charter/>CIRCT Charter</a></li><li class="parent has-sub-menu"><a href=https://circt.llvm.org/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Calyx/>'calyx' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/CHIRRTL/>'chirrtl' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Comb/>'comb' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Comb/RationaleComb/>`comb` Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/ESI/>'esi' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/ESI/cosim/>ESI cosimulation model</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/types/>ESI data types and communication types</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/services/>ESI Global Services</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/software_api/>ESI Software APIs</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/notes/>Miscellaneous Notes</a></li><li><a href=https://circt.llvm.org/docs/Dialects/ESI/RationaleESI/>The Elastic Silicon Interconnect dialect</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/>'firrtl' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/FIRRTLAnnotations/>FIRRTL Annotations</a></li><li><a href=https://circt.llvm.org/docs/Dialects/FIRRTL/RationaleFIRRTL/>FIRRTL Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/FSM/>'fsm' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/FSM/RationaleFSM/>FSM Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Handshake/>'handshake' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Handshake/RationaleHandshake/>Handshake Dialect Rationale</a></li></ul></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/HW/>'hw' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/HW/RationaleHW/>HW Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/LLHD/>'llhd' Dialect</a></li><li class=active><a href=https://circt.llvm.org/docs/Dialects/Moore/>'moore' Dialect</a></li><li><a href=https://circt.llvm.org/docs/Dialects/MSFT/>'msft' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/Seq/>'seq' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/Seq/RationaleSeq/>Seq(uential) Dialect Rationale</a></li></ul></li><li><a href=https://circt.llvm.org/docs/Dialects/StaticLogic/>'staticlogic' Dialect</a></li><li class=has-sub-menu><a href=https://circt.llvm.org/docs/Dialects/SV/>'sv' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://circt.llvm.org/docs/Dialects/SV/RationaleSV/>SV Dialect Rationale</a></li></ul></li></ul></li><li><a href=https://circt.llvm.org/docs/GettingStarted/>Getting Started with the CIRCT Project</a></li><li><a href=https://circt.llvm.org/docs/Passes/>Passes</a></li><li><a href=https://circt.llvm.org/docs/PyCDE/>PyCDE</a></li><li><a href=https://circt.llvm.org/docs/Scheduling/>Static scheduling infrastructure</a></li><li><a href=https://circt.llvm.org/docs/RationaleSymbols/>Symbol and Inner Symbol Rationale</a></li><li><a href=https://circt.llvm.org/docs/PythonBindings/>Using the Python Bindings</a></li><li><a href=https://circt.llvm.org/docs/VerilogGeneration/>Verilog and SystemVerilog Generation</a></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i>
<i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>