// Seed: 1812642742
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    input  wand id_2,
    output wire id_3,
    input  wor  id_4
);
  assign id_3 = 0;
  assign id_3 = 1;
  wire id_6;
endmodule
module module_1 (
    output wand  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  wire  id_3,
    output wand  id_4,
    input  tri   id_5
);
  always @(posedge 1 < id_5) begin
    $display(1, 1 | ((1)), id_3, 1 == 1, id_5);
  end
  wire id_7;
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_0, id_3
  ); module_1(
      .id_0(1), .id_1(1), .id_2(id_2)
  );
endmodule
