INFO-FLOW: Workspace /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1 opened at Sun Jan 05 20:29:38 CET 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_interface -clock_enable=0 
Execute     config_interface -expose_global=0 
Execute     config_interface -m_axi_addr64=0 
Execute     config_interface -m_axi_offset=slave 
Execute     config_interface -register_io=off 
Execute     config_interface -trim_dangling_port=0 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.37 sec.
Execute   set_part xczu9eg-ffvb1156-2-i -tool vivado 
Execute     add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute       get_default_platform 
Execute       license_isbetapart xczu9eg 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 5 -name default 
Execute   config_compile -no_signed_zeros=0 -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute   config_interface -clock_enable=0 -expose_global=0 -m_axi_addr64=0 -m_axi_offset slave -register_io off -trim_dangling_port=0 
Execute   config_schedule -effort medium -enable_dsp_full_reg=0 -relax_ii_for_timing=0 -verbose=0 
Execute   config_export -format ip_catalog -rtl verilog -vivado_phys_opt place -vivado_report_level 0 
Execute   config_bind -effort medium 
Execute   config_sdx -optimization_level none -target none 
Execute     get_config_export -vivado_synth_design_args 
Execute     get_config_export -vivado_impl_strategy 
Execute     get_config_export -vivado_synth_strategy 
Execute     get_config_export -vivado_phys_opt 
Execute     get_config_bind -effort 
Execute     get_config_schedule -effort 
Execute     get_config_compile -pipeline_loops 
Execute     get_config_compile -name_max_length 
Execute     get_config_schedule -relax_ii_for_timing 
Execute     get_config_schedule -enable_dsp_full_reg 
Execute     get_config_rtl -register_reset_num 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_rtl -enable_maxiConservative 
Execute     get_config_interface -m_axi_addr64 
Execute     send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute     set_clock_uncertainty default 
Execute   set_clock_uncertainty 12.5% 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'batch_align2d_hls/align2d.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling batch_align2d_hls/align2d.c as C
Execute       get_default_platform 
Execute       is_encrypted batch_align2d_hls/align2d.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "batch_align2d_hls/align2d.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot" -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c" 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E batch_align2d_hls/align2d.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c
Command       clang done; 2.08 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c std=gnu89 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.15 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c  -fno-limit-debug-info -gcc-toolchain "/cad/xilinx/Vivado/2018.3/lnx64/tools/gcc" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot" -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c"  -o "/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from batch_align2d_hls/align2d.c:1:
batch_align2d_hls/align2d.c:200:10: warning: initializing 'float *' with an expression of type 'const float *' discards qualifiers [-Wincompatible-pointer-types]
  float* it_ref_dx = ref_patch_dx;
         ^           ~~~~~~~~~~~~
batch_align2d_hls/align2d.c:201:10: warning: initializing 'float *' with an expression of type 'const float *' discards qualifiers [-Wincompatible-pointer-types]
  float* it_ref_dy = ref_patch_dy;
         ^           ~~~~~~~~~~~~
2 warnings generated.
Command       clang done; 1.76 sec.
INFO-FLOW: Done: GCC PP time: 4 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c std=gnu89 -directive=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.16 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c std=gnu89 -directive=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.align2d.pp.0.c.diag.yml /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.align2d.pp.0.c.out.log 2> /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/xilinx-dataflow-lawyer.align2d.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/tidy-3.1.align2d.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/tidy-3.1.align2d.pp.0.c.out.log 2> /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/tidy-3.1.align2d.pp.0.c.err.log 
Command         ap_eval done; 0.15 sec.
Execute         ap_eval exec -ignorestderr /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.align2d.pp.0.c.out.log 2> /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/xilinx-legacy-rewriter.align2d.pp.0.c.err.log 
Command       tidy_31 done; 0.25 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.4 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pragma.1.c std=gnu89 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.17 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pragma.2.c  -fno-limit-debug-info -gcc-toolchain /cad/xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot" -I "/cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.bc" 
INFO-FLOW: exec /cad/xilinx/Vivado/2018.3/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /cad/xilinx/Vivado/2018.3/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot -I /cad/xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.bc
Command       clang done; 1.79 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/align2d.g.bc -hls-opt -except-internalize batch_align2D_region -L/cad/xilinx/Vivado/2018.3/lnx64/lib -lhlsm -lhlsmc++ -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.28 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 533.414 ; gain = 4.242 ; free physical = 9585 ; free virtual = 49200
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 533.414 ; gain = 4.242 ; free physical = 9585 ; free virtual = 49200
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.pp.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 0.17 sec.
Execute         llvm-ld /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/cad/xilinx/Vivado/2018.3/lnx64/lib -lfloatconversion -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 2.2 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top batch_align2D_region -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.0.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-501] Unrolling loop 'mv_mul' (batch_align2d_hls/align2d.c:87) in function 'matrix_vector_mul': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [XFORM 203-603] Inlining function 'compute_inverse_hessian' into 'batch_align2D_region' (batch_align2d_hls/align2d.c:372).
INFO: [XFORM 203-603] Inlining function 'matrix_vector_mul' into 'gauss_newton_optim_region' (batch_align2d_hls/align2d.c:238).
INFO: [XFORM 203-603] Inlining function 'gauss_newton_optim_region' into 'batch_align2D_region' (batch_align2d_hls/align2d.c:383).
Command         transform done; 1.18 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 725.301 ; gain = 196.129 ; free physical = 9500 ; free virtual = 49126
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.1.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC2Ef14' into '_ZN9fp_structIfEC1Ef10' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef10' into 'generic_copysign<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef10' into 'generic_floor<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE9__signbitEv12' into 'generic_floor<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_floor<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_floor<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_floor<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:39) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:90) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef10' into 'generic_isnan<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:16) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into '__isnanf' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/isnanfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'batch_align2D_region' (batch_align2d_hls/align2d.c:169->batch_align2d_hls/align2d.c:383) automatically.
INFO: [XFORM 203-602] Inlining function '__isnanf' into 'batch_align2D_region' (batch_align2d_hls/align2d.c:181->batch_align2d_hls/align2d.c:383) automatically.
Command         transform done; 3.77 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.29 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 728.688 ; gain = 199.516 ; free physical = 9416 ; free virtual = 49046
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.g.1.bc to /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.1.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'compute_err' (batch_align2d_hls/align2d.c:208) in function 'batch_align2D_region' for pipelining.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-5.3.1.1' (batch_align2d_hls/align2d.c:215) because its parent loop or function is pipelined.
INFO: [XFORM 203-501] Unrolling loop 'mv_mul' (batch_align2d_hls/align2d.c:87) in function 'batch_align2D_region': changing partial unrolling into complete unrolling since the unrolling factor (=3) is no less than the loop trip count (=3).
INFO: [HLS 200-489] Unrolling loop 'init_loop' (batch_align2d_hls/align2d.c:366) in function 'batch_align2D_region' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.3.1.1' (batch_align2d_hls/align2d.c:215) in function 'batch_align2D_region' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'mv_mul' (batch_align2d_hls/align2d.c:87) in function 'batch_align2D_region' completely with a factor of 3.
INFO: [XFORM 203-102] Partitioning array 'update' (batch_align2d_hls/align2d.c:133) automatically.
INFO: [XFORM 203-101] Partitioning array 'pyr_region_data'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pyr_region_fcoord'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref_patch_with_border'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cur_px_estimate'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref_patch_dx' (batch_align2d_hls/align2d.c:343) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ref_patch_dy' (batch_align2d_hls/align2d.c:344) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H_inv' (batch_align2d_hls/align2d.c:347) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'H' (batch_align2d_hls/align2d.c:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Jres' (batch_align2d_hls/align2d.c:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pyr_region_fcoord'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'cur_px_estimate'  in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'ref_patch_dx' (batch_align2d_hls/align2d.c:343) accessed through non-constant indices on dimension 1 (batch_align2d_hls/align2d.c:34:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'ref_patch_dx' (batch_align2d_hls/align2d.c:343) in dimension 2 completely.
WARNING: [XFORM 203-104] Completely partitioning array 'ref_patch_dy' (batch_align2d_hls/align2d.c:344) accessed through non-constant indices on dimension 1 (batch_align2d_hls/align2d.c:35:3), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
INFO: [XFORM 203-101] Partitioning array 'ref_patch_dy' (batch_align2d_hls/align2d.c:344) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'H_inv' (batch_align2d_hls/align2d.c:347) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<int, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, float>' into '__hls_fptosi_float_i32' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:50) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC2Ef14' into '_ZN9fp_structIfEC1Ef10' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:319) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef10' into 'generic_isnan<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h:16) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_isnan<float>' into '__isnanf' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/isnanfloat.cpp:7) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef10' into 'generic_copysign<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIfEC1Ef10' into 'generic_floor<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:16) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIfE9__signbitEv12' into 'generic_floor<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_floor<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_floor<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:35) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_floor<float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:39) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::mantissa' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:67) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::expv' into 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:70) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, (ap_q_mode)6, float>' into 'generic_cast_IEEE754<unsigned char, float>' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<unsigned char, float>' into '__hls_fptoui_float_i8' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62) automatically.
INFO: [XFORM 203-602] Inlining function 'floorf' into 'batch_align2D_region' (batch_align2d_hls/align2d.c:169->batch_align2d_hls/align2d.c:383) automatically.
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'myRegion_fcoord_ptr' in function 'batch_align2D_region' (batch_align2d_hls/align2d.c:335:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'my_ref_patch_with_border_ptr' in function 'batch_align2D_region' (batch_align2d_hls/align2d.c:336:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'my_cur_px_estimate_ptr' in function 'batch_align2D_region' (batch_align2d_hls/align2d.c:337:2).
WARNING: [ANALYSIS 214-31] The program may have out of bound access of array variable 'my_cur_px_estimate_ptr' in function 'batch_align2D_region' (batch_align2d_hls/align2d.c:400:2).
Command         transform done; 10.35 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:12:19) to (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_floor.h:41:1) in function 'generic_floor<float>'... converting 9 basic blocks.
INFO: [XFORM 203-603] Inlining function 'aesl_mux_load.16floatP.i5' into 'batch_align2D_region' (batch_align2d_hls/align2d.c:400).
INFO: [XFORM 203-602] Inlining function '__isnanf' into 'batch_align2D_region' (batch_align2d_hls/align2d.c:181->batch_align2d_hls/align2d.c:383) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'batch_align2D_region' (batch_align2d_hls/align2d.c:293)...216 expression(s) balanced.
Command         transform done; 5.71 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 792.688 ; gain = 263.516 ; free physical = 9356 ; free virtual = 48995
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.2.bc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'gn_iter' (batch_align2d_hls/align2d.c:154:43) in function 'batch_align2D_region' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'gn_iter' (batch_align2d_hls/align2d.c:154:43) in function 'batch_align2D_region' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'gn_iter' (batch_align2d_hls/align2d.c:154:43) in function 'batch_align2D_region' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'gn_iter' (batch_align2d_hls/align2d.c:154:43) in function 'batch_align2D_region' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'gn_iter' (batch_align2d_hls/align2d.c:154:43) in function 'batch_align2D_region' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'gn_iter' (batch_align2d_hls/align2d.c:154:43) in function 'batch_align2D_region' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'gn_iter' (batch_align2d_hls/align2d.c:154:43) in function 'batch_align2D_region' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'gn_iter' (batch_align2d_hls/align2d.c:154:43) in function 'batch_align2D_region' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function '__hls_fptoui_float_i8' to '__hls_fptoui_float_i' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:62:53)
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_float_i32' to '__hls_fptosi_float_i' (/wrk/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:14:54)
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'my_pos' (batch_align2d_hls/align2d.c:337:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 16 on port 'my_region_fcoord' (batch_align2d_hls/align2d.c:335:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 32768 on port 'my_region_data' (batch_align2d_hls/align2d.c:334:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 800 on port 'my_patches' (batch_align2d_hls/align2d.c:336:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 16 on port 'my_pos' (batch_align2d_hls/align2d.c:400:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 17.29 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:47 ; elapsed = 00:00:50 . Memory (MB): peak = 917.301 ; gain = 388.129 ; free physical = 9221 ; free virtual = 48863
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 41.04 sec.
Command     elaborate done; 48.95 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'batch_align2D_region' ...
Execute       ap_set_top_model batch_align2D_region 
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_float_i' to 'p_hls_fptosi_float_i'.
WARNING: [SYN 201-103] Legalizing function name 'generic_floor<float>' to 'generic_floor_float_s'.
WARNING: [SYN 201-103] Legalizing function name '__hls_fptoui_float_i' to 'p_hls_fptoui_float_i'.
Execute       get_model_list batch_align2D_region -filter all-wo-channel -topdown 
Execute       preproc_iomode -model batch_align2D_region 
Execute       preproc_iomode -model __hls_fptoui_float_i 
Execute       preproc_iomode -model generic_floor<float> 
Execute       preproc_iomode -model __hls_fptosi_float_i 
Execute       get_model_list batch_align2D_region -filter all-wo-channel 
INFO-FLOW: Model list for configure: __hls_fptosi_float_i generic_floor<float> __hls_fptoui_float_i batch_align2D_region
INFO-FLOW: Configuring Module : __hls_fptosi_float_i ...
Execute       set_default_model __hls_fptosi_float_i 
Execute       apply_spec_resource_limit __hls_fptosi_float_i 
INFO-FLOW: Configuring Module : generic_floor<float> ...
Execute       set_default_model generic_floor<float> 
Execute       apply_spec_resource_limit generic_floor<float> 
INFO-FLOW: Configuring Module : __hls_fptoui_float_i ...
Execute       set_default_model __hls_fptoui_float_i 
Execute       apply_spec_resource_limit __hls_fptoui_float_i 
INFO-FLOW: Configuring Module : batch_align2D_region ...
Execute       set_default_model batch_align2D_region 
Execute       apply_spec_resource_limit batch_align2D_region 
INFO-FLOW: Model list for preprocess: __hls_fptosi_float_i generic_floor<float> __hls_fptoui_float_i batch_align2D_region
INFO-FLOW: Preprocessing Module: __hls_fptosi_float_i ...
Execute       set_default_model __hls_fptosi_float_i 
Execute       cdfg_preprocess -model __hls_fptosi_float_i 
Execute       rtl_gen_preprocess __hls_fptosi_float_i 
INFO-FLOW: Preprocessing Module: generic_floor<float> ...
Execute       set_default_model generic_floor<float> 
Execute       cdfg_preprocess -model generic_floor<float> 
Execute       rtl_gen_preprocess generic_floor<float> 
INFO-FLOW: Preprocessing Module: __hls_fptoui_float_i ...
Execute       set_default_model __hls_fptoui_float_i 
Execute       cdfg_preprocess -model __hls_fptoui_float_i 
Execute       rtl_gen_preprocess __hls_fptoui_float_i 
INFO-FLOW: Preprocessing Module: batch_align2D_region ...
Execute       set_default_model batch_align2D_region 
Execute       cdfg_preprocess -model batch_align2D_region 
Command       cdfg_preprocess done; 0.52 sec.
Execute       rtl_gen_preprocess batch_align2D_region 
INFO-FLOW: Model list for synthesis: __hls_fptosi_float_i generic_floor<float> __hls_fptoui_float_i batch_align2D_region
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model __hls_fptosi_float_i 
Execute       schedule -model __hls_fptosi_float_i 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.46 seconds; current allocated memory: 385.563 MB.
Execute       report -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptosi_float_i.
Execute       set_default_model __hls_fptosi_float_i 
Execute       bind -model __hls_fptosi_float_i 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=__hls_fptosi_float_i
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 385.688 MB.
Execute       report -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptosi_float_i.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'generic_floor_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model generic_floor<float> 
Execute       schedule -model generic_floor<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 385.951 MB.
Execute       report -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling generic_floor<float>.
Execute       set_default_model generic_floor<float> 
Execute       bind -model generic_floor<float> 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=generic_floor<float>
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 386.161 MB.
Execute       report -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.bind.adb -f 
INFO-FLOW: Finish binding generic_floor<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'p_hls_fptoui_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model __hls_fptoui_float_i 
Execute       schedule -model __hls_fptoui_float_i 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 386.278 MB.
Execute       report -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.verbose.sched.rpt -verbose -f 
Execute       db_write -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.sched.adb -f 
INFO-FLOW: Finish scheduling __hls_fptoui_float_i.
Execute       set_default_model __hls_fptoui_float_i 
Execute       bind -model __hls_fptoui_float_i 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=__hls_fptoui_float_i
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 386.381 MB.
Execute       report -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.verbose.bind.rpt -verbose -f 
Execute       db_write -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.bind.adb -f 
INFO-FLOW: Finish binding __hls_fptoui_float_i.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'batch_align2D_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model batch_align2D_region 
Execute       schedule -model batch_align2D_region 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy..myRegion_data_ptr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..myRegion_fcoord_ptr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy..my_ref_patch_with_border_ptr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.batch_align2D_region.cur_px_estimate.gep2.my_cur_px_estimate_ptr'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 6)
   between 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_116', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'compute_err'.
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_156', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_156', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_156', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_156', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_156', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_156', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_156', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 87.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fsub' operation ('tmp_153') to 'fsub' operation ('tmp_199_0_1') (combination delay: 8.176 ns) to honor II or Latency constraint in region 'compute_err'.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 6)
   between 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_1', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'compute_err'.
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_1', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_1', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_1', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_1', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_1', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_1', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_1', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 87.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fsub' operation ('tmp_199_1') to 'fsub' operation ('tmp_199_1_1') (combination delay: 8.176 ns) to honor II or Latency constraint in region 'compute_err'.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 6)
   between 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_2', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'compute_err'.
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_2', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_2', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_2', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_2', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_2', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_2', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_2', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 87.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fsub' operation ('tmp_199_2') to 'fsub' operation ('tmp_199_2_1') (combination delay: 8.176 ns) to honor II or Latency constraint in region 'compute_err'.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 6)
   between 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_3', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'compute_err'.
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_3', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_3', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_3', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_3', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_3', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_3', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_3', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 87.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fsub' operation ('tmp_199_3') to 'fsub' operation ('tmp_199_3_1') (combination delay: 8.176 ns) to honor II or Latency constraint in region 'compute_err'.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 6)
   between 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_4', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'compute_err'.
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_4', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_4', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_4', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_4', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_4', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_4', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_4', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 87.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fsub' operation ('tmp_199_4') to 'fsub' operation ('tmp_199_4_1') (combination delay: 8.176 ns) to honor II or Latency constraint in region 'compute_err'.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 6)
   between 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_5', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'compute_err'.
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_5', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_5', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_5', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_5', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_5', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_5', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_5', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 87.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fsub' operation ('tmp_199_5') to 'fsub' operation ('tmp_199_5_1') (combination delay: 8.176 ns) to honor II or Latency constraint in region 'compute_err'.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 6)
   between 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_6', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'compute_err'.
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_6', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_6', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_6', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_6', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_6', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_6', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_6', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 87.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fsub' operation ('tmp_199_6') to 'fsub' operation ('tmp_199_6_1') (combination delay: 8.176 ns) to honor II or Latency constraint in region 'compute_err'.
INFO: [SCHED 204-61] Pipelining loop 'compute_hessian'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 4)
   between 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 5)
   between 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 6)
   between 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372) and 'fadd' operation ('tmp_133_7', batch_align2d_hls/align2d.c:45->batch_align2d_hls/align2d.c:372).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 7, Depth = 21.
INFO: [SCHED 204-61] Pipelining loop 'compute_err'.
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_7', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_7', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_7', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_7', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 26, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_7', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 30, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_7', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
WARNING: [SCHED 204-68] The II Violation in module 'batch_align2D_region': Unable to enforce a carried dependence constraint (II = 31, distance = 1, offset = 0)
   between 'fsub' operation ('Jres[2]', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) and 'fsub' operation ('tmp_202_7', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 32, Depth = 87.
WARNING: [SCHED 204-70] Cannot meet target clock period from 'fsub' operation ('tmp_199_7') to 'fsub' operation ('tmp_199_7_1') (combination delay: 8.176 ns) to honor II or Latency constraint in region 'compute_err'.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.my_cur_px_estimate_ptr.batch_align2D_region.cur_px_estimate.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
WARNING: [SCHED 204-21] Estimated clock period (7.456ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
WARNING: [SCHED 204-21] The critical path in module 'batch_align2D_region' consists of the following:
	'fsub' operation ('tmp_156', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) [1389]  (3.73 ns)
	'fsub' operation ('tmp_202_0_1', batch_align2d_hls/align2d.c:227->batch_align2d_hls/align2d.c:383) [1443]  (3.73 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 253.19 sec.
INFO: [HLS 200-111]  Elapsed time: 253.25 seconds; current allocated memory: 419.901 MB.
Execute       report -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 21 loops out of a total 53 loops have been pipelined in this design.
Command       report done; 53.37 sec.
Execute       db_write -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.sched.adb -f 
Command       db_write done; 19.75 sec.
INFO-FLOW: Finish scheduling batch_align2D_region.
Execute       set_default_model batch_align2D_region 
Execute       bind -model batch_align2D_region 
BIND OPTION: effort=medium
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=batch_align2D_region
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 40.3 sec.
INFO: [HLS 200-111]  Elapsed time: 113.42 seconds; current allocated memory: 536.507 MB.
Execute       report -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.verbose.bind.rpt -verbose -f 
Command       report done; 39.87 sec.
Execute       db_write -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.bind.adb -f 
Command       db_write done; 20.96 sec.
INFO-FLOW: Finish binding batch_align2D_region.
Execute       get_model_list batch_align2D_region -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess __hls_fptosi_float_i 
Execute       rtl_gen_preprocess generic_floor<float> 
Execute       rtl_gen_preprocess __hls_fptoui_float_i 
Execute       rtl_gen_preprocess batch_align2D_region 
INFO-FLOW: Model list for RTL generation: __hls_fptosi_float_i generic_floor<float> __hls_fptoui_float_i batch_align2D_region
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model __hls_fptosi_float_i -vendor xilinx -mg_file /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_float_i'.
INFO: [HLS 200-111]  Elapsed time: 60.88 seconds; current allocated memory: 540.792 MB.
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute       gen_rtl __hls_fptosi_float_i -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/systemc/p_hls_fptosi_float_i -synmodules __hls_fptosi_float_i generic_floor<float> __hls_fptoui_float_i batch_align2D_region 
Execute       gen_rtl __hls_fptosi_float_i -style xilinx -f -lang vhdl -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/vhdl/p_hls_fptosi_float_i 
Execute       gen_rtl __hls_fptosi_float_i -style xilinx -f -lang vlog -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/verilog/p_hls_fptosi_float_i 
Execute       gen_tb_info __hls_fptosi_float_i -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i -p /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db 
Execute       report -model __hls_fptosi_float_i -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/report/p_hls_fptosi_float_i_csynth.rpt -f 
Execute       report -model __hls_fptosi_float_i -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/report/p_hls_fptosi_float_i_csynth.xml -f -x 
Execute       report -model __hls_fptosi_float_i -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.verbose.rpt -verbose -f 
Execute       db_write -model __hls_fptosi_float_i -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'generic_floor_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model generic_floor<float> -vendor xilinx -mg_file /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'generic_floor_float_s'.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 541.734 MB.
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute       gen_rtl generic_floor<float> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/systemc/generic_floor_float_s -synmodules __hls_fptosi_float_i generic_floor<float> __hls_fptoui_float_i batch_align2D_region 
Execute       gen_rtl generic_floor<float> -style xilinx -f -lang vhdl -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/vhdl/generic_floor_float_s 
Execute       gen_rtl generic_floor<float> -style xilinx -f -lang vlog -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/verilog/generic_floor_float_s 
Execute       gen_tb_info generic_floor<float> -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s -p /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db 
Execute       report -model generic_floor<float> -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/report/generic_floor_float_s_csynth.rpt -f 
Execute       report -model generic_floor<float> -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/report/generic_floor_float_s_csynth.xml -f -x 
Execute       report -model generic_floor<float> -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.verbose.rpt -verbose -f 
Execute       db_write -model generic_floor<float> -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptoui_float_i' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model __hls_fptoui_float_i -vendor xilinx -mg_file /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptoui_float_i'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 542.680 MB.
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute       gen_rtl __hls_fptoui_float_i -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/systemc/p_hls_fptoui_float_i -synmodules __hls_fptosi_float_i generic_floor<float> __hls_fptoui_float_i batch_align2D_region 
Execute       gen_rtl __hls_fptoui_float_i -style xilinx -f -lang vhdl -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/vhdl/p_hls_fptoui_float_i 
Execute       gen_rtl __hls_fptoui_float_i -style xilinx -f -lang vlog -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/verilog/p_hls_fptoui_float_i 
Execute       gen_tb_info __hls_fptoui_float_i -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i -p /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db 
Execute       report -model __hls_fptoui_float_i -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/report/p_hls_fptoui_float_i_csynth.rpt -f 
Execute       report -model __hls_fptoui_float_i -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/report/p_hls_fptoui_float_i_csynth.xml -f -x 
Execute       report -model __hls_fptoui_float_i -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.verbose.rpt -verbose -f 
Execute       db_write -model __hls_fptoui_float_i -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'batch_align2D_region' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model batch_align2D_region -vendor xilinx -mg_file /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/my_region_data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/my_region_fcoord' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/my_patches' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/my_pos' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/my_debug' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/my_debug_array' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/myRegion_data_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/myRegion_fcoord_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/my_ref_patch_with_border_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/my_cur_px_estimate_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/my_converged' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/n_iter' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/my_inv_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'batch_align2D_region/my_debug_array_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'batch_align2D_region' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_0_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_1_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_2_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_3_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_4_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_5_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_6_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_7_s' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'cur_px_estimate_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'pyr_region_fcoord_7_1' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'return', 'myRegion_data_ptr', 'myRegion_fcoord_ptr', 'my_ref_patch_with_border_ptr', 'my_cur_px_estimate_ptr', 'my_inv_out' and 'my_debug_array_ptr' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Bundling port 'my_converged' and 'n_iter' to AXI-Lite port param.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_WID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_WID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'batch_align2D_region/m_axi_my_debug_array_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'batch_align2D_region/m_axi_my_debug_array_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_dcmp_64ns_64ns_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_fdiv_32ns_32ns_32_12_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_fpext_32ns_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_fptrunc_64ns_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_fsub_32ns_32ns_32_7_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_mux_32_32_1_1': 24 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_sitofp_32ns_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'batch_align2D_region_sitofp_32s_32_6_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'batch_align2D_region'.
Command       create_rtl_model done; 27.34 sec.
INFO: [HLS 200-111]  Elapsed time: 27.48 seconds; current allocated memory: 646.665 MB.
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute       gen_rtl batch_align2D_region -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/systemc/batch_align2D_region -synmodules __hls_fptosi_float_i generic_floor<float> __hls_fptoui_float_i batch_align2D_region 
Command       gen_rtl done; 0.57 sec.
Execute       gen_rtl batch_align2D_region -istop -style xilinx -f -lang vhdl -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/vhdl/batch_align2D_region 
Command       gen_rtl done; 5.5 sec.
Execute       gen_rtl batch_align2D_region -istop -style xilinx -f -lang vlog -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/verilog/batch_align2D_region 
Command       gen_rtl done; 2.91 sec.
Execute       export_constraint_db -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.constraint.tcl -f -tool general 
Execute       report -model batch_align2D_region -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.design.xml -verbose -f -dv 
Command       report done; 4.7 sec.
Execute       report -model batch_align2D_region -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.sdaccel.xml -verbose -f -sdaccel 
Command       report done; 12.04 sec.
Execute       gen_tb_info batch_align2D_region -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region -p /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db 
Execute       report -model batch_align2D_region -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/report/batch_align2D_region_csynth.rpt -f 
Command       report done; 2.36 sec.
Execute       report -model batch_align2D_region -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/syn/report/batch_align2D_region_csynth.xml -f -x 
Command       report done; 2.37 sec.
Execute       report -model batch_align2D_region -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.verbose.rpt -verbose -f 
Command       report done; 43.38 sec.
Execute       db_write -model batch_align2D_region -o /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.adb -f 
Command       db_write done; 26.61 sec.
Execute       sc_get_clocks batch_align2D_region 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain batch_align2D_region 
INFO-FLOW: Model list for RTL component generation: __hls_fptosi_float_i generic_floor<float> __hls_fptoui_float_i batch_align2D_region
INFO-FLOW: Handling components in module [p_hls_fptosi_float_i] ... 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
INFO-FLOW: Handling components in module [generic_floor_float_s] ... 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.compgen.tcl 
INFO-FLOW: Found component generic_floor_float_s_mask_table1.
INFO-FLOW: Append model generic_floor_float_s_mask_table1
INFO-FLOW: Handling components in module [p_hls_fptoui_float_i] ... 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.compgen.tcl 
INFO-FLOW: Handling components in module [batch_align2D_region] ... 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.compgen.tcl 
INFO-FLOW: Found component batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1.
INFO-FLOW: Append model batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1
INFO-FLOW: Found component batch_align2D_region_fsub_32ns_32ns_32_7_full_dsp_1.
INFO-FLOW: Append model batch_align2D_region_fsub_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: Found component batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1.
INFO-FLOW: Append model batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: Found component batch_align2D_region_fdiv_32ns_32ns_32_12_1.
INFO-FLOW: Append model batch_align2D_region_fdiv_32ns_32ns_32_12_1
INFO-FLOW: Found component batch_align2D_region_sitofp_32s_32_6_1.
INFO-FLOW: Append model batch_align2D_region_sitofp_32s_32_6_1
INFO-FLOW: Found component batch_align2D_region_sitofp_32ns_32_6_1.
INFO-FLOW: Append model batch_align2D_region_sitofp_32ns_32_6_1
INFO-FLOW: Found component batch_align2D_region_fptrunc_64ns_32_1_1.
INFO-FLOW: Append model batch_align2D_region_fptrunc_64ns_32_1_1
INFO-FLOW: Found component batch_align2D_region_fpext_32ns_64_1_1.
INFO-FLOW: Append model batch_align2D_region_fpext_32ns_64_1_1
INFO-FLOW: Found component batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1.
INFO-FLOW: Append model batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: Found component batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1.
INFO-FLOW: Append model batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: Found component batch_align2D_region_dcmp_64ns_64ns_1_1_1.
INFO-FLOW: Append model batch_align2D_region_dcmp_64ns_64ns_1_1_1
INFO-FLOW: Found component batch_align2D_region_mux_32_32_1_1.
INFO-FLOW: Append model batch_align2D_region_mux_32_32_1_1
INFO-FLOW: Found component batch_align2D_region_ref_patch_with_borde_7.
INFO-FLOW: Append model batch_align2D_region_ref_patch_with_borde_7
INFO-FLOW: Found component batch_align2D_region_pyr_region_data_0.
INFO-FLOW: Append model batch_align2D_region_pyr_region_data_0
INFO-FLOW: Found component batch_align2D_region_ctrl_s_axi.
INFO-FLOW: Append model batch_align2D_region_ctrl_s_axi
INFO-FLOW: Found component batch_align2D_region_param_s_axi.
INFO-FLOW: Append model batch_align2D_region_param_s_axi
INFO-FLOW: Found component batch_align2D_region_my_region_data_m_axi.
INFO-FLOW: Append model batch_align2D_region_my_region_data_m_axi
INFO-FLOW: Found component batch_align2D_region_my_region_fcoord_m_axi.
INFO-FLOW: Append model batch_align2D_region_my_region_fcoord_m_axi
INFO-FLOW: Found component batch_align2D_region_my_patches_m_axi.
INFO-FLOW: Append model batch_align2D_region_my_patches_m_axi
INFO-FLOW: Found component batch_align2D_region_my_pos_m_axi.
INFO-FLOW: Append model batch_align2D_region_my_pos_m_axi
INFO-FLOW: Append model p_hls_fptosi_float_i
INFO-FLOW: Append model generic_floor_float_s
INFO-FLOW: Append model p_hls_fptoui_float_i
INFO-FLOW: Append model batch_align2D_region
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: generic_floor_float_s_mask_table1 batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1 batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1 batch_align2D_region_fsub_32ns_32ns_32_7_full_dsp_1 batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1 batch_align2D_region_fdiv_32ns_32ns_32_12_1 batch_align2D_region_sitofp_32s_32_6_1 batch_align2D_region_sitofp_32ns_32_6_1 batch_align2D_region_fptrunc_64ns_32_1_1 batch_align2D_region_fpext_32ns_64_1_1 batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1 batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1 batch_align2D_region_dcmp_64ns_64ns_1_1_1 batch_align2D_region_mux_32_32_1_1 batch_align2D_region_ref_patch_with_borde_7 batch_align2D_region_pyr_region_data_0 batch_align2D_region_ctrl_s_axi batch_align2D_region_param_s_axi batch_align2D_region_my_region_data_m_axi batch_align2D_region_my_region_fcoord_m_axi batch_align2D_region_my_patches_m_axi batch_align2D_region_my_pos_m_axi p_hls_fptosi_float_i generic_floor_float_s p_hls_fptoui_float_i batch_align2D_region
INFO-FLOW: To file: write model generic_floor_float_s_mask_table1
INFO-FLOW: To file: write model batch_align2D_region_faddfsub_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model batch_align2D_region_fsub_32ns_32ns_32_5_no_dsp_1
INFO-FLOW: To file: write model batch_align2D_region_fsub_32ns_32ns_32_7_full_dsp_1
INFO-FLOW: To file: write model batch_align2D_region_fmul_32ns_32ns_32_4_max_dsp_1
INFO-FLOW: To file: write model batch_align2D_region_fdiv_32ns_32ns_32_12_1
INFO-FLOW: To file: write model batch_align2D_region_sitofp_32s_32_6_1
INFO-FLOW: To file: write model batch_align2D_region_sitofp_32ns_32_6_1
INFO-FLOW: To file: write model batch_align2D_region_fptrunc_64ns_32_1_1
INFO-FLOW: To file: write model batch_align2D_region_fpext_32ns_64_1_1
INFO-FLOW: To file: write model batch_align2D_region_dsub_64ns_64ns_64_8_full_dsp_1
INFO-FLOW: To file: write model batch_align2D_region_dmul_64ns_64ns_64_8_max_dsp_1
INFO-FLOW: To file: write model batch_align2D_region_dcmp_64ns_64ns_1_1_1
INFO-FLOW: To file: write model batch_align2D_region_mux_32_32_1_1
INFO-FLOW: To file: write model batch_align2D_region_ref_patch_with_borde_7
INFO-FLOW: To file: write model batch_align2D_region_pyr_region_data_0
INFO-FLOW: To file: write model batch_align2D_region_ctrl_s_axi
INFO-FLOW: To file: write model batch_align2D_region_param_s_axi
INFO-FLOW: To file: write model batch_align2D_region_my_region_data_m_axi
INFO-FLOW: To file: write model batch_align2D_region_my_region_fcoord_m_axi
INFO-FLOW: To file: write model batch_align2D_region_my_patches_m_axi
INFO-FLOW: To file: write model batch_align2D_region_my_pos_m_axi
INFO-FLOW: To file: write model p_hls_fptosi_float_i
INFO-FLOW: To file: write model generic_floor_float_s
INFO-FLOW: To file: write model p_hls_fptoui_float_i
INFO-FLOW: To file: write model batch_align2D_region
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.14 sec.
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'generic_floor_float_s_mask_table1_rom' using distributed ROMs.
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'batch_align2D_region_ref_patch_with_borde_7_ram (RAM)' using distributed RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'batch_align2D_region_pyr_region_data_0_ram (RAM)' using block RAMs with power-on initialization.
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Execute         source ./ctrl.slave.tcl 
Execute         source ./param.slave.tcl 
Execute         is_m_axi_addr64 
Execute         is_m_axi_addr64 
Command       ap_source done; 0.85 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.14 sec.
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.14 sec.
Command       ap_source done; 0.14 sec.
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=batch_align2D_region xml_exists=0
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.compgen.tcl 
Command       ap_source done; 0.27 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.compgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.constraint.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=26 #gSsdmPorts=0
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.constraint.tcl 
Execute       sc_get_clocks batch_align2D_region 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_region_ap_dcmp_0_no_dsp_64_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_region_ap_dmul_6_max_dsp_64_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_region_ap_dsub_6_full_dsp_64_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_region_ap_faddfsub_5_full_dsp_32_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_region_ap_fdiv_10_no_dsp_32_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_region_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_region_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_region_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_region_ap_fsub_3_no_dsp_32_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_region_ap_fsub_5_full_dsp_32_ip.tcl 
Execute       source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/misc/batch_align2D_region_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:09:25 ; elapsed = 00:10:14 . Memory (MB): peak = 1462.727 ; gain = 933.555 ; free physical = 8244 ; free virtual = 48019
INFO: [SYSC 207-301] Generating SystemC RTL for batch_align2D_region.
INFO: [VHDL 208-304] Generating VHDL RTL for batch_align2D_region.
INFO: [VLOG 209-307] Generating Verilog RTL for batch_align2D_region.
Command     autosyn done; 564.21 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 613.17 sec.
Command ap_source done; 613.64 sec.
Execute cleanup_all 
Command cleanup_all done; 0.38 sec.
INFO-FLOW: Workspace /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1 opened at Sun Jan 05 20:40:06 CET 2020
Execute     config_clock -quiet -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     config_clock -quiet -name default -uncertainty 0.625 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute       config_chip_info -quiet -speed medium 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.14 sec.
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.18 sec.
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.18 sec.
Command     ap_source done; 0.19 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_hp.hlp 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xczu9eg-ffvb1156-2-i 
Execute       add_library xilinx/zynquplus/zynquplus:xczu9eg:-ffvb1156:-2-i 
Execute         get_default_platform 
Execute         license_isbetapart xczu9eg 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute         config_chip_info -quiet -speed medium 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu9eg-ffvb1156-2-i'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 34260} {LUT 274080}   {FF 548160}  {DSP48E 2520}  {BRAM 1824} {URAM 0}  
Execute     config_chip_info -quiet -speed medium 
Execute     config_compile -no_signed_zeros=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
Execute     config_compile -unsafe_math_optimizations=0 
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
Execute     config_interface -clock_enable=0 
Execute     config_interface -expose_global=0 
Execute     config_interface -m_axi_addr64=0 
Execute     config_interface -m_axi_offset=slave 
Execute     config_interface -register_io=off 
Execute     config_interface -trim_dangling_port=0 
Execute     config_schedule -effort=medium 
Execute     config_schedule -enable_dsp_full_reg=0 
Execute     config_schedule -relax_ii_for_timing=0 
Execute     config_schedule -verbose=0 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -vivado_phys_opt=place 
Execute     config_export -vivado_report_level=0 
Execute     config_bind -effort=medium 
Execute     config_sdx -optimization_level=none 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_bind -effort 
Execute       get_config_schedule -effort 
Execute     config_sdx -target=none 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' config_sdx -optimization_level=none 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_sdx -optimization_level=none
Execute       config_sdx -optimization_level=none 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_bind -effort 
Execute         get_config_schedule -effort 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -name_max_length 
Execute       get_config_schedule -relax_ii_for_timing 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -auto_prefix 
Execute       get_config_rtl -enable_maxiConservative 
Execute       get_config_interface -m_axi_addr64 
Execute       send_msg_by_id INFO @200-435@%s%s 'config_sdx -target' set_clock_uncertainty default 
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
Execute       set_clock_uncertainty default 
Command   open_solution done; 0.44 sec.
Execute   export_design -rtl verilog -format ip_catalog 
Execute     get_config_export -acc 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -kernel_drc 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sdaccel 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:CMD: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_sdx -target 
Execute     get_config_rtl -auto_prefix 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:   auto_impl: pack: -export -tool vivado -rtl verilog -sdx-target none
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.15 sec.
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.16 sec.
Command     ap_source done; 0.16 sec.
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: automg_wrap -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
INFO-FLOW: DBG:CMD:     auto_generate -export -pcore_version 1.00.a -rtl vlog -sdx-target none -tool Vivado -impltomg_flag
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.13 sec.
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.14 sec.
Command     ap_source done; 0.14 sec.
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=batch_align2D_region xml_exists=1
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.compgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.compgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.compgen.tcl 
Command     ap_source done; 0.26 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.compgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.compgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptosi_float_i.compgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/generic_floor_float_s.compgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/p_hls_fptoui_float_i.compgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.compgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.constraint.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD:       copy ip_driver_dir 1_0 /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:CMD:       generate_ip_script #gSsdmPorts=0
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     get_config_sdx -target 
INFO-FLOW: DBG:CMD:       generate_ip_auxiliary
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=batch_align2D_region
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
INFO-FLOW: DBG:CMD:       generate_top_info
INFO-FLOW: DBG:CMD:       prepArgInfo -> loadAnalyze_DB top_module=batch_align2D_region
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.rtl_wrap.cfg.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.constraint.tcl 
INFO-FLOW: DBG:CMD:       generate_ipi_example_script
INFO-FLOW: DBG:CMD:       generate_syn_sh
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD:       generate_imp_constraints
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.constraint.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.constraint.tcl 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/batch_align2D_region.tbgen.tcl 
INFO-FLOW: DBG:CMD:       copy-tb-rtl-files
INFO-FLOW: DBG:CMD:       copy-tb-data-files
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO-FLOW: DBG:CMD: read_platform_lib /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute     source /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.14 sec.
Execute         source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.15 sec.
Command     ap_source done; 0.15 sec.
Execute     source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source /cad/xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:     exec /home/dmalvezzi/batch_align2d/hls/batch_align2d_hls/solution1/impl/ip/pack.sh
Command   export_design done; 65.17 sec.
Command ap_source done; 65.61 sec.
Execute cleanup_all 
