

================================================================
== Vivado HLS Report for 'fir_filter_a'
================================================================
* Date:           Tue Dec 22 12:35:16 2020

* Version:        2019.1.2 (Build 2614775 on Fri Aug 09 16:45:44 MDT 2019)
* Project:        d_conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.446|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      3|       -|       -|    -|
|Expression       |        -|     58|       0|    1573|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|       3|    -|
|Register         |        -|      -|    2392|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     61|    2392|    1576|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1090|    900|  437200|  218600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      6|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |d_conv_mac_muladddEe_U7  |d_conv_mac_muladddEe  | i0 + i1 * i2 |
    |d_conv_mul_mul_16bkb_U5  |d_conv_mul_mul_16bkb  |    i0 * i1   |
    |d_conv_mul_mul_16cud_U6  |d_conv_mul_mul_16cud  |    i0 * i1   |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln700_32_fu_149_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_33_fu_165_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_34_fu_181_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_35_fu_197_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_36_fu_213_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_37_fu_229_p2            |     *    |      2|  0|  21|          32|           7|
    |mul_ln700_38_fu_245_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_39_fu_261_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_40_fu_277_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_41_fu_293_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_42_fu_309_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_43_fu_325_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_44_fu_341_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_45_fu_357_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_46_fu_373_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_47_fu_389_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_48_fu_405_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_49_fu_421_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_50_fu_437_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_51_fu_453_p2            |     *    |      2|  0|  21|          32|          13|
    |mul_ln700_52_fu_469_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_53_fu_485_p2            |     *    |      2|  0|  21|          32|          12|
    |mul_ln700_54_fu_501_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_55_fu_517_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_56_fu_533_p2            |     *    |      2|  0|  21|          32|           7|
    |mul_ln700_57_fu_549_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_58_fu_565_p2            |     *    |      2|  0|  21|          32|          10|
    |mul_ln700_59_fu_581_p2            |     *    |      2|  0|  21|          32|          11|
    |mul_ln700_fu_133_p2               |     *    |      2|  0|  21|          32|          10|
    |add_ln700_31_fu_628_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_32_fu_632_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_33_fu_638_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_34_fu_642_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_35_fu_714_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_36_fu_718_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_37_fu_646_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_38_fu_650_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_39_fu_654_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_40_fu_660_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_41_fu_664_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_42_fu_668_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_43_fu_723_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_44_fu_727_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_45_fu_674_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_46_fu_678_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_47_fu_682_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_48_fu_688_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_49_fu_692_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_50_fu_733_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_51_fu_737_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_52_fu_696_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_53_fu_700_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_54_fu_704_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_55_fu_710_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_57_fu_745_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_58_fu_750_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_59_fu_755_p2            |     +    |      0|  0|  32|          32|          32|
    |add_ln700_fu_624_p2               |     +    |      0|  0|  32|          32|          32|
    |y_V                               |     +    |      0|  0|  32|          32|          32|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   1|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |     58|  0|1573|        1891|        1291|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------+----+-----------+-----+-----------+
    |   Name  | LUT| Input Size| Bits| Total Bits|
    +---------+----+-----------+-----+-----------+
    |ap_done  |   3|          2|    1|          2|
    +---------+----+-----------+-----+-----------+
    |Total    |   3|          2|    1|          2|
    +---------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add_ln700_32_reg_944        |  32|   0|   32|          0|
    |add_ln700_33_reg_949        |  32|   0|   32|          0|
    |add_ln700_34_reg_954        |  32|   0|   32|          0|
    |add_ln700_39_reg_959        |  32|   0|   32|          0|
    |add_ln700_42_reg_964        |  32|   0|   32|          0|
    |add_ln700_44_reg_999        |  32|   0|   32|          0|
    |add_ln700_47_reg_969        |  32|   0|   32|          0|
    |add_ln700_48_reg_974        |  32|   0|   32|          0|
    |add_ln700_49_reg_979        |  31|   0|   32|          1|
    |add_ln700_51_reg_1004       |  32|   0|   32|          0|
    |add_ln700_54_reg_984        |  32|   0|   32|          0|
    |add_ln700_55_reg_989        |  32|   0|   32|          0|
    |add_ln700_56_reg_994        |  26|   0|   26|          0|
    |add_ln700_58_reg_1009       |  32|   0|   32|          0|
    |ap_CS_fsm                   |   1|   0|    1|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |mul_ln700_32_reg_789        |  32|   0|   32|          0|
    |mul_ln700_33_reg_794        |  32|   0|   32|          0|
    |mul_ln700_34_reg_799        |  31|   0|   32|          1|
    |mul_ln700_35_reg_804        |  32|   0|   32|          0|
    |mul_ln700_36_reg_809        |  32|   0|   32|          0|
    |mul_ln700_37_reg_814        |  32|   0|   32|          0|
    |mul_ln700_38_reg_819        |  30|   0|   32|          2|
    |mul_ln700_39_reg_824        |  31|   0|   32|          1|
    |mul_ln700_40_reg_829        |  30|   0|   32|          2|
    |mul_ln700_41_reg_834        |  32|   0|   32|          0|
    |mul_ln700_42_reg_839        |  30|   0|   32|          2|
    |mul_ln700_43_reg_844        |  32|   0|   32|          0|
    |mul_ln700_44_reg_849        |  32|   0|   32|          0|
    |mul_ln700_45_reg_854        |  32|   0|   32|          0|
    |mul_ln700_46_reg_859        |  32|   0|   32|          0|
    |mul_ln700_47_reg_864        |  32|   0|   32|          0|
    |mul_ln700_48_reg_869        |  32|   0|   32|          0|
    |mul_ln700_49_reg_874        |  32|   0|   32|          0|
    |mul_ln700_50_reg_879        |  32|   0|   32|          0|
    |mul_ln700_51_reg_884        |  30|   0|   32|          2|
    |mul_ln700_52_reg_889        |  32|   0|   32|          0|
    |mul_ln700_53_reg_894        |  30|   0|   32|          2|
    |mul_ln700_54_reg_899        |  31|   0|   32|          1|
    |mul_ln700_55_reg_904        |  30|   0|   32|          2|
    |mul_ln700_56_reg_909        |  32|   0|   32|          0|
    |mul_ln700_57_reg_914        |  32|   0|   32|          0|
    |mul_ln700_58_reg_919        |  32|   0|   32|          0|
    |mul_ln700_59_reg_924        |  31|   0|   32|          1|
    |mul_ln700_62_reg_939        |  26|   0|   26|          0|
    |mul_ln700_reg_784           |  32|   0|   32|          0|
    |sext_ln180_reg_929          |  32|   0|   32|          0|
    |shift_reg_V_0               |  16|   0|   16|          0|
    |shift_reg_V_0_load_reg_934  |  16|   0|   16|          0|
    |shift_reg_V_1               |  16|   0|   16|          0|
    |shift_reg_V_10              |  32|   0|   32|          0|
    |shift_reg_V_11              |  32|   0|   32|          0|
    |shift_reg_V_12              |  32|   0|   32|          0|
    |shift_reg_V_13              |  32|   0|   32|          0|
    |shift_reg_V_14              |  32|   0|   32|          0|
    |shift_reg_V_15              |  32|   0|   32|          0|
    |shift_reg_V_16              |  32|   0|   32|          0|
    |shift_reg_V_17              |  32|   0|   32|          0|
    |shift_reg_V_18              |  32|   0|   32|          0|
    |shift_reg_V_19              |  32|   0|   32|          0|
    |shift_reg_V_2               |  32|   0|   32|          0|
    |shift_reg_V_20              |  32|   0|   32|          0|
    |shift_reg_V_21              |  32|   0|   32|          0|
    |shift_reg_V_22              |  32|   0|   32|          0|
    |shift_reg_V_23              |  32|   0|   32|          0|
    |shift_reg_V_24              |  32|   0|   32|          0|
    |shift_reg_V_25              |  32|   0|   32|          0|
    |shift_reg_V_26              |  32|   0|   32|          0|
    |shift_reg_V_27              |  32|   0|   32|          0|
    |shift_reg_V_28              |  32|   0|   32|          0|
    |shift_reg_V_29              |  32|   0|   32|          0|
    |shift_reg_V_3               |  32|   0|   32|          0|
    |shift_reg_V_30              |  32|   0|   32|          0|
    |shift_reg_V_4               |  32|   0|   32|          0|
    |shift_reg_V_5               |  32|   0|   32|          0|
    |shift_reg_V_6               |  32|   0|   32|          0|
    |shift_reg_V_7               |  32|   0|   32|          0|
    |shift_reg_V_8               |  32|   0|   32|          0|
    |shift_reg_V_9               |  32|   0|   32|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       |2392|   0| 2409|         17|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+-------------------+-----+-----+------------+-------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_continue        |  in |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    fir_filter_a   | return value |
|extLd_loc_channel  |  in |   16|   ap_none  | extLd_loc_channel |    scalar    |
|y_V                | out |   32|   ap_vld   |        y_V        |    pointer   |
|y_V_ap_vld         | out |    1|   ap_vld   |        y_V        |    pointer   |
+-------------------+-----+-----+------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.05>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_V = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %extLd_loc_channel)" [../sources/d_conv.cpp:24]   --->   Operation 5 'read' 'data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shift_reg_V_30_load = load i32* @shift_reg_V_30, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 6 'load' 'shift_reg_V_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (7.05ns)   --->   "%mul_ln700 = mul i32 %shift_reg_V_30_load, -473" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 7 'mul' 'mul_ln700' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shift_reg_V_29_load = load i32* @shift_reg_V_29, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 8 'load' 'shift_reg_V_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_29_load, i32* @shift_reg_V_30, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 9 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (7.05ns)   --->   "%mul_ln700_32 = mul i32 %shift_reg_V_29_load, -417" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 10 'mul' 'mul_ln700_32' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%shift_reg_V_28_load = load i32* @shift_reg_V_28, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 11 'load' 'shift_reg_V_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_28_load, i32* @shift_reg_V_29, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 12 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (7.05ns)   --->   "%mul_ln700_33 = mul i32 %shift_reg_V_28_load, -519" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 13 'mul' 'mul_ln700_33' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%shift_reg_V_27_load = load i32* @shift_reg_V_27, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 14 'load' 'shift_reg_V_27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_27_load, i32* @shift_reg_V_28, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 15 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (7.05ns)   --->   "%mul_ln700_34 = mul i32 %shift_reg_V_27_load, -554" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 16 'mul' 'mul_ln700_34' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shift_reg_V_26_load = load i32* @shift_reg_V_26, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 17 'load' 'shift_reg_V_26_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_26_load, i32* @shift_reg_V_27, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 18 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (7.05ns)   --->   "%mul_ln700_35 = mul i32 %shift_reg_V_26_load, -485" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 19 'mul' 'mul_ln700_35' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shift_reg_V_25_load = load i32* @shift_reg_V_25, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 20 'load' 'shift_reg_V_25_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_25_load, i32* @shift_reg_V_26, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 21 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (7.05ns)   --->   "%mul_ln700_36 = mul i32 %shift_reg_V_25_load, -275" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 22 'mul' 'mul_ln700_36' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%shift_reg_V_24_load = load i32* @shift_reg_V_24, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 23 'load' 'shift_reg_V_24_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_24_load, i32* @shift_reg_V_25, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 24 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (7.05ns)   --->   "%mul_ln700_37 = mul i32 %shift_reg_V_24_load, 103" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 25 'mul' 'mul_ln700_37' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shift_reg_V_23_load = load i32* @shift_reg_V_23, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 26 'load' 'shift_reg_V_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_23_load, i32* @shift_reg_V_24, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 27 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (7.05ns)   --->   "%mul_ln700_38 = mul i32 %shift_reg_V_23_load, 660" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 28 'mul' 'mul_ln700_38' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shift_reg_V_22_load = load i32* @shift_reg_V_22, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 29 'load' 'shift_reg_V_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_22_load, i32* @shift_reg_V_23, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 30 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (7.05ns)   --->   "%mul_ln700_39 = mul i32 %shift_reg_V_22_load, 1386" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 31 'mul' 'mul_ln700_39' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shift_reg_V_21_load = load i32* @shift_reg_V_21, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 32 'load' 'shift_reg_V_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_21_load, i32* @shift_reg_V_22, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 33 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (7.05ns)   --->   "%mul_ln700_40 = mul i32 %shift_reg_V_21_load, 2252" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 34 'mul' 'mul_ln700_40' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%shift_reg_V_20_load = load i32* @shift_reg_V_20, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 35 'load' 'shift_reg_V_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_20_load, i32* @shift_reg_V_21, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (7.05ns)   --->   "%mul_ln700_41 = mul i32 %shift_reg_V_20_load, 3203" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 37 'mul' 'mul_ln700_41' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shift_reg_V_19_load = load i32* @shift_reg_V_19, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 38 'load' 'shift_reg_V_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_19_load, i32* @shift_reg_V_20, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 39 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (7.05ns)   --->   "%mul_ln700_42 = mul i32 %shift_reg_V_19_load, 4172" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 40 'mul' 'mul_ln700_42' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shift_reg_V_18_load = load i32* @shift_reg_V_18, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 41 'load' 'shift_reg_V_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_18_load, i32* @shift_reg_V_19, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 42 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (7.05ns)   --->   "%mul_ln700_43 = mul i32 %shift_reg_V_18_load, 5079" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 43 'mul' 'mul_ln700_43' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%shift_reg_V_17_load = load i32* @shift_reg_V_17, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 44 'load' 'shift_reg_V_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_17_load, i32* @shift_reg_V_18, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 45 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (7.05ns)   --->   "%mul_ln700_44 = mul i32 %shift_reg_V_17_load, 5845" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 46 'mul' 'mul_ln700_44' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%shift_reg_V_16_load = load i32* @shift_reg_V_16, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 47 'load' 'shift_reg_V_16_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_16_load, i32* @shift_reg_V_17, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 48 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (7.05ns)   --->   "%mul_ln700_45 = mul i32 %shift_reg_V_16_load, 6401" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 49 'mul' 'mul_ln700_45' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%shift_reg_V_15_load = load i32* @shift_reg_V_15, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 50 'load' 'shift_reg_V_15_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_15_load, i32* @shift_reg_V_16, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 51 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (7.05ns)   --->   "%mul_ln700_46 = mul i32 %shift_reg_V_15_load, 6693" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 52 'mul' 'mul_ln700_46' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shift_reg_V_14_load = load i32* @shift_reg_V_14, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 53 'load' 'shift_reg_V_14_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_14_load, i32* @shift_reg_V_15, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 54 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (7.05ns)   --->   "%mul_ln700_47 = mul i32 %shift_reg_V_14_load, 6693" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 55 'mul' 'mul_ln700_47' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shift_reg_V_13_load = load i32* @shift_reg_V_13, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 56 'load' 'shift_reg_V_13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_13_load, i32* @shift_reg_V_14, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 57 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (7.05ns)   --->   "%mul_ln700_48 = mul i32 %shift_reg_V_13_load, 6401" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 58 'mul' 'mul_ln700_48' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%shift_reg_V_12_load = load i32* @shift_reg_V_12, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 59 'load' 'shift_reg_V_12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_12_load, i32* @shift_reg_V_13, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 60 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (7.05ns)   --->   "%mul_ln700_49 = mul i32 %shift_reg_V_12_load, 5845" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 61 'mul' 'mul_ln700_49' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shift_reg_V_11_load = load i32* @shift_reg_V_11, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 62 'load' 'shift_reg_V_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_11_load, i32* @shift_reg_V_12, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 63 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (7.05ns)   --->   "%mul_ln700_50 = mul i32 %shift_reg_V_11_load, 5079" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 64 'mul' 'mul_ln700_50' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%shift_reg_V_10_load = load i32* @shift_reg_V_10, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 65 'load' 'shift_reg_V_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_10_load, i32* @shift_reg_V_11, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 66 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (7.05ns)   --->   "%mul_ln700_51 = mul i32 %shift_reg_V_10_load, 4172" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 67 'mul' 'mul_ln700_51' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%shift_reg_V_9_load = load i32* @shift_reg_V_9, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 68 'load' 'shift_reg_V_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_9_load, i32* @shift_reg_V_10, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (7.05ns)   --->   "%mul_ln700_52 = mul i32 %shift_reg_V_9_load, 3203" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 70 'mul' 'mul_ln700_52' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%shift_reg_V_8_load = load i32* @shift_reg_V_8, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 71 'load' 'shift_reg_V_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_8_load, i32* @shift_reg_V_9, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (7.05ns)   --->   "%mul_ln700_53 = mul i32 %shift_reg_V_8_load, 2252" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 73 'mul' 'mul_ln700_53' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%shift_reg_V_7_load = load i32* @shift_reg_V_7, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 74 'load' 'shift_reg_V_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_7_load, i32* @shift_reg_V_8, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 75 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (7.05ns)   --->   "%mul_ln700_54 = mul i32 %shift_reg_V_7_load, 1386" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 76 'mul' 'mul_ln700_54' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shift_reg_V_6_load = load i32* @shift_reg_V_6, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 77 'load' 'shift_reg_V_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_6_load, i32* @shift_reg_V_7, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 78 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (7.05ns)   --->   "%mul_ln700_55 = mul i32 %shift_reg_V_6_load, 660" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 79 'mul' 'mul_ln700_55' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%shift_reg_V_5_load = load i32* @shift_reg_V_5, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 80 'load' 'shift_reg_V_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_5_load, i32* @shift_reg_V_6, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (7.05ns)   --->   "%mul_ln700_56 = mul i32 %shift_reg_V_5_load, 103" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 82 'mul' 'mul_ln700_56' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%shift_reg_V_4_load = load i32* @shift_reg_V_4, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 83 'load' 'shift_reg_V_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_4_load, i32* @shift_reg_V_5, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 84 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (7.05ns)   --->   "%mul_ln700_57 = mul i32 %shift_reg_V_4_load, -275" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 85 'mul' 'mul_ln700_57' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%shift_reg_V_3_load = load i32* @shift_reg_V_3, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 86 'load' 'shift_reg_V_3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_3_load, i32* @shift_reg_V_4, align 16" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 87 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (7.05ns)   --->   "%mul_ln700_58 = mul i32 %shift_reg_V_3_load, -485" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 88 'mul' 'mul_ln700_58' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%shift_reg_V_2_load = load i32* @shift_reg_V_2, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 89 'load' 'shift_reg_V_2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "store i32 %shift_reg_V_2_load, i32* @shift_reg_V_3, align 4" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 90 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (7.05ns)   --->   "%mul_ln700_59 = mul i32 %shift_reg_V_2_load, -554" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 91 'mul' 'mul_ln700_59' <Predicate = true> <Delay = 7.05> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%shift_reg_V_1_load = load i16* @shift_reg_V_1, align 2" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 92 'load' 'shift_reg_V_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i16 %shift_reg_V_1_load to i32" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 93 'sext' 'sext_ln180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "store i32 %sext_ln180, i32* @shift_reg_V_2, align 8" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 94 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%shift_reg_V_0_load = load i16* @shift_reg_V_0, align 2" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 95 'load' 'shift_reg_V_0_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "store i16 %shift_reg_V_0_load, i16* @shift_reg_V_1, align 2" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 96 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "store i16 %data_V, i16* @shift_reg_V_0, align 2" [../sources/d_conv.cpp:46->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 97 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i16 %data_V to i26" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 98 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln700_62 = mul i26 %sext_ln700, -473" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 99 'mul' 'mul_ln700_62' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 2 <SV = 1> <Delay = 7.44>
ST_2 : Operation 100 [1/1] (5.55ns) (root node of the DSP)   --->   "%mul_ln700_60 = mul i32 %sext_ln180, -519" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 100 'mul' 'mul_ln700_60' <Predicate = true> <Delay = 5.55> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln180_2 = sext i16 %shift_reg_V_0_load to i26" [../sources/d_conv.cpp:49->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 101 'sext' 'sext_ln180_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (2.82ns) (grouped into DSP with root node add_ln700_56)   --->   "%mul_ln700_61 = mul i26 %sext_ln180_2, -417" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 102 'mul' 'mul_ln700_61' <Predicate = true> <Delay = 2.82> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (1.89ns)   --->   "%add_ln700 = add i32 %mul_ln700_32, %mul_ln700" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 103 'add' 'add_ln700' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_31 = add i32 %mul_ln700_34, %mul_ln700_33" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 104 'add' 'add_ln700_31' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 105 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_32 = add i32 %add_ln700, %add_ln700_31" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 105 'add' 'add_ln700_32' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 106 [1/1] (1.89ns)   --->   "%add_ln700_33 = add i32 %mul_ln700_36, %mul_ln700_35" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 106 'add' 'add_ln700_33' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (1.89ns)   --->   "%add_ln700_34 = add i32 %mul_ln700_38, %mul_ln700_37" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 107 'add' 'add_ln700_34' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (1.89ns)   --->   "%add_ln700_37 = add i32 %mul_ln700_40, %mul_ln700_39" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 108 'add' 'add_ln700_37' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_38 = add i32 %mul_ln700_42, %mul_ln700_41" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 109 'add' 'add_ln700_38' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_39 = add i32 %add_ln700_37, %add_ln700_38" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 110 'add' 'add_ln700_39' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (1.89ns)   --->   "%add_ln700_40 = add i32 %mul_ln700_44, %mul_ln700_43" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 111 'add' 'add_ln700_40' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_41 = add i32 %mul_ln700_46, %mul_ln700_45" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 112 'add' 'add_ln700_41' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_42 = add i32 %add_ln700_40, %add_ln700_41" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 113 'add' 'add_ln700_42' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 114 [1/1] (1.89ns)   --->   "%add_ln700_45 = add i32 %mul_ln700_48, %mul_ln700_47" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 114 'add' 'add_ln700_45' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_46 = add i32 %mul_ln700_50, %mul_ln700_49" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 115 'add' 'add_ln700_46' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_47 = add i32 %add_ln700_45, %add_ln700_46" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 116 'add' 'add_ln700_47' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 117 [1/1] (1.89ns)   --->   "%add_ln700_48 = add i32 %mul_ln700_52, %mul_ln700_51" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 117 'add' 'add_ln700_48' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.89ns)   --->   "%add_ln700_49 = add i32 %mul_ln700_54, %mul_ln700_53" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 118 'add' 'add_ln700_49' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.89ns)   --->   "%add_ln700_52 = add i32 %mul_ln700_56, %mul_ln700_55" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 119 'add' 'add_ln700_52' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_53 = add i32 %mul_ln700_58, %mul_ln700_57" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 120 'add' 'add_ln700_53' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_54 = add i32 %add_ln700_52, %add_ln700_53" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 121 'add' 'add_ln700_54' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (1.89ns)   --->   "%add_ln700_55 = add i32 %mul_ln700_60, %mul_ln700_59" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 122 'add' 'add_ln700_55' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (2.73ns) (root node of the DSP)   --->   "%add_ln700_56 = add i26 %mul_ln700_62, %mul_ln700_61" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 123 'add' 'add_ln700_56' <Predicate = true> <Delay = 2.73> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 4> <II = 1> <Delay = 1.72> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 7.17>
ST_3 : Operation 124 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_35 = add i32 %add_ln700_33, %add_ln700_34" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 124 'add' 'add_ln700_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 125 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_36 = add i32 %add_ln700_32, %add_ln700_35" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 125 'add' 'add_ln700_36' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_43 = add i32 %add_ln700_39, %add_ln700_42" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 126 'add' 'add_ln700_43' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 127 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_44 = add i32 %add_ln700_36, %add_ln700_43" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 127 'add' 'add_ln700_44' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 128 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_50 = add i32 %add_ln700_48, %add_ln700_49" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 128 'add' 'add_ln700_50' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 129 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_51 = add i32 %add_ln700_47, %add_ln700_50" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 129 'add' 'add_ln700_51' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i26 %add_ln700_56 to i32" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 130 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_57 = add i32 %add_ln700_55, %sext_ln700_2" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 131 'add' 'add_ln700_57' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 132 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_58 = add i32 %add_ln700_54, %add_ln700_57" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 132 'add' 'add_ln700_58' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 3.58>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [../sources/d_conv.cpp:39->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 133 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln700_59 = add i32 %add_ln700_51, %add_ln700_58" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 134 'add' 'add_ln700_59' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 135 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln700_60 = add i32 %add_ln700_44, %add_ln700_59" [../sources/d_conv.cpp:52->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 135 'add' 'add_ln700_60' <Predicate = true> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i32P(i32* %y_V, i32 %add_ln700_60)" [../sources/d_conv.cpp:54->../sources/d_conv.cpp:24->../sources/d_conv.cpp:24]   --->   Operation 136 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 137 [1/1] (0.00ns)   --->   "ret void" [../sources/d_conv.cpp:24]   --->   Operation 137 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ extLd_loc_channel]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ shift_reg_V_30]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_29]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_28]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_27]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_26]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_25]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_24]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_23]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_22]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_21]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_20]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_19]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_18]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_17]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_16]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_15]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ shift_reg_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_V              (read        ) [ 00000]
shift_reg_V_30_load (load        ) [ 00000]
mul_ln700           (mul         ) [ 01100]
shift_reg_V_29_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_32        (mul         ) [ 01100]
shift_reg_V_28_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_33        (mul         ) [ 01100]
shift_reg_V_27_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_34        (mul         ) [ 01100]
shift_reg_V_26_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_35        (mul         ) [ 01100]
shift_reg_V_25_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_36        (mul         ) [ 01100]
shift_reg_V_24_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_37        (mul         ) [ 01100]
shift_reg_V_23_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_38        (mul         ) [ 01100]
shift_reg_V_22_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_39        (mul         ) [ 01100]
shift_reg_V_21_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_40        (mul         ) [ 01100]
shift_reg_V_20_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_41        (mul         ) [ 01100]
shift_reg_V_19_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_42        (mul         ) [ 01100]
shift_reg_V_18_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_43        (mul         ) [ 01100]
shift_reg_V_17_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_44        (mul         ) [ 01100]
shift_reg_V_16_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_45        (mul         ) [ 01100]
shift_reg_V_15_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_46        (mul         ) [ 01100]
shift_reg_V_14_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_47        (mul         ) [ 01100]
shift_reg_V_13_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_48        (mul         ) [ 01100]
shift_reg_V_12_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_49        (mul         ) [ 01100]
shift_reg_V_11_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_50        (mul         ) [ 01100]
shift_reg_V_10_load (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_51        (mul         ) [ 01100]
shift_reg_V_9_load  (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_52        (mul         ) [ 01100]
shift_reg_V_8_load  (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_53        (mul         ) [ 01100]
shift_reg_V_7_load  (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_54        (mul         ) [ 01100]
shift_reg_V_6_load  (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_55        (mul         ) [ 01100]
shift_reg_V_5_load  (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_56        (mul         ) [ 01100]
shift_reg_V_4_load  (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_57        (mul         ) [ 01100]
shift_reg_V_3_load  (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_58        (mul         ) [ 01100]
shift_reg_V_2_load  (load        ) [ 00000]
store_ln49          (store       ) [ 00000]
mul_ln700_59        (mul         ) [ 01100]
shift_reg_V_1_load  (load        ) [ 00000]
sext_ln180          (sext        ) [ 01100]
store_ln49          (store       ) [ 00000]
shift_reg_V_0_load  (load        ) [ 01100]
store_ln49          (store       ) [ 00000]
store_ln46          (store       ) [ 00000]
sext_ln700          (sext        ) [ 00000]
mul_ln700_62        (mul         ) [ 01100]
mul_ln700_60        (mul         ) [ 00000]
sext_ln180_2        (sext        ) [ 00000]
mul_ln700_61        (mul         ) [ 00000]
add_ln700           (add         ) [ 00000]
add_ln700_31        (add         ) [ 00000]
add_ln700_32        (add         ) [ 01010]
add_ln700_33        (add         ) [ 01010]
add_ln700_34        (add         ) [ 01010]
add_ln700_37        (add         ) [ 00000]
add_ln700_38        (add         ) [ 00000]
add_ln700_39        (add         ) [ 01010]
add_ln700_40        (add         ) [ 00000]
add_ln700_41        (add         ) [ 00000]
add_ln700_42        (add         ) [ 01010]
add_ln700_45        (add         ) [ 00000]
add_ln700_46        (add         ) [ 00000]
add_ln700_47        (add         ) [ 01010]
add_ln700_48        (add         ) [ 01010]
add_ln700_49        (add         ) [ 01010]
add_ln700_52        (add         ) [ 00000]
add_ln700_53        (add         ) [ 00000]
add_ln700_54        (add         ) [ 01010]
add_ln700_55        (add         ) [ 01010]
add_ln700_56        (add         ) [ 01010]
add_ln700_35        (add         ) [ 00000]
add_ln700_36        (add         ) [ 00000]
add_ln700_43        (add         ) [ 00000]
add_ln700_44        (add         ) [ 01001]
add_ln700_50        (add         ) [ 00000]
add_ln700_51        (add         ) [ 01001]
sext_ln700_2        (sext        ) [ 00000]
add_ln700_57        (add         ) [ 00000]
add_ln700_58        (add         ) [ 01001]
specpipeline_ln39   (specpipeline) [ 00000]
add_ln700_59        (add         ) [ 00000]
add_ln700_60        (add         ) [ 00000]
write_ln54          (write       ) [ 00000]
ret_ln24            (ret         ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="extLd_loc_channel">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="extLd_loc_channel"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="shift_reg_V_30">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_30"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="shift_reg_V_29">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_29"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="shift_reg_V_28">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_28"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="shift_reg_V_27">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_27"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="shift_reg_V_26">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_26"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="shift_reg_V_25">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_25"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="shift_reg_V_24">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_24"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="shift_reg_V_23">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_23"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="shift_reg_V_22">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="shift_reg_V_21">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_21"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="shift_reg_V_20">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_20"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="shift_reg_V_19">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_19"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="shift_reg_V_18">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="shift_reg_V_17">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_17"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="shift_reg_V_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_16"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="shift_reg_V_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="shift_reg_V_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="shift_reg_V_13">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_13"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="shift_reg_V_12">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_12"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="shift_reg_V_11">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_11"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="shift_reg_V_10">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_10"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="shift_reg_V_9">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="shift_reg_V_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="shift_reg_V_7">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_7"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="shift_reg_V_6">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_6"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="shift_reg_V_5">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="shift_reg_V_4">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="shift_reg_V_3">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_3"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="shift_reg_V_2">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="shift_reg_V_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="shift_reg_V_0">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="shift_reg_V_0"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="data_V_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln54_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/4 "/>
</bind>
</comp>

<comp id="129" class="1004" name="shift_reg_V_30_load_load_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_30_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="mul_ln700_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="10" slack="0"/>
<pin id="136" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="shift_reg_V_29_load_load_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_29_load/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="store_ln49_store_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="mul_ln700_32_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="10" slack="0"/>
<pin id="152" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_32/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="shift_reg_V_28_load_load_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_28_load/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln49_store_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="0"/>
<pin id="162" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="mul_ln700_33_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="11" slack="0"/>
<pin id="168" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_33/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="shift_reg_V_27_load_load_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="0"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_27_load/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln49_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="mul_ln700_34_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="11" slack="0"/>
<pin id="184" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_34/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="shift_reg_V_26_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_26_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln49_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="mul_ln700_35_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="10" slack="0"/>
<pin id="200" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_35/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="shift_reg_V_25_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_25_load/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln49_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="mul_ln700_36_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="10" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_36/1 "/>
</bind>
</comp>

<comp id="219" class="1004" name="shift_reg_V_24_load_load_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_24_load/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="store_ln49_store_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="32" slack="0"/>
<pin id="226" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="mul_ln700_37_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="8" slack="0"/>
<pin id="232" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_37/1 "/>
</bind>
</comp>

<comp id="235" class="1004" name="shift_reg_V_23_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="32" slack="0"/>
<pin id="237" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_23_load/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="store_ln49_store_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="0"/>
<pin id="242" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="mul_ln700_38_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="11" slack="0"/>
<pin id="248" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_38/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="shift_reg_V_22_load_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="0"/>
<pin id="253" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_22_load/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln49_store_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="32" slack="0"/>
<pin id="258" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="mul_ln700_39_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="12" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_39/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="shift_reg_V_21_load_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="32" slack="0"/>
<pin id="269" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_21_load/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln49_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="mul_ln700_40_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="13" slack="0"/>
<pin id="280" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_40/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="shift_reg_V_20_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_20_load/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln49_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="mul_ln700_41_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="13" slack="0"/>
<pin id="296" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_41/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="shift_reg_V_19_load_load_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="0"/>
<pin id="301" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_19_load/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln49_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="0"/>
<pin id="305" dir="0" index="1" bw="32" slack="0"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="mul_ln700_42_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="14" slack="0"/>
<pin id="312" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_42/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="shift_reg_V_18_load_load_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_18_load/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln49_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="325" class="1004" name="mul_ln700_43_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="14" slack="0"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_43/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="shift_reg_V_17_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_17_load/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="store_ln49_store_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="0"/>
<pin id="338" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="341" class="1004" name="mul_ln700_44_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="14" slack="0"/>
<pin id="344" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_44/1 "/>
</bind>
</comp>

<comp id="347" class="1004" name="shift_reg_V_16_load_load_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_16_load/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="store_ln49_store_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="32" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="0"/>
<pin id="354" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="mul_ln700_45_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="14" slack="0"/>
<pin id="360" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_45/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="shift_reg_V_15_load_load_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_15_load/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="store_ln49_store_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="32" slack="0"/>
<pin id="369" dir="0" index="1" bw="32" slack="0"/>
<pin id="370" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="mul_ln700_46_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="0" index="1" bw="14" slack="0"/>
<pin id="376" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_46/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="shift_reg_V_14_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_14_load/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln49_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="mul_ln700_47_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="32" slack="0"/>
<pin id="391" dir="0" index="1" bw="14" slack="0"/>
<pin id="392" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_47/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="shift_reg_V_13_load_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="0"/>
<pin id="397" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_13_load/1 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln49_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="0"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="405" class="1004" name="mul_ln700_48_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="32" slack="0"/>
<pin id="407" dir="0" index="1" bw="14" slack="0"/>
<pin id="408" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_48/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="shift_reg_V_12_load_load_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="32" slack="0"/>
<pin id="413" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_12_load/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="store_ln49_store_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="32" slack="0"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="421" class="1004" name="mul_ln700_49_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="14" slack="0"/>
<pin id="424" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_49/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="shift_reg_V_11_load_load_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="32" slack="0"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_11_load/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="store_ln49_store_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="mul_ln700_50_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="0"/>
<pin id="439" dir="0" index="1" bw="14" slack="0"/>
<pin id="440" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_50/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="shift_reg_V_10_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="0"/>
<pin id="445" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_10_load/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="store_ln49_store_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="0"/>
<pin id="449" dir="0" index="1" bw="32" slack="0"/>
<pin id="450" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="mul_ln700_51_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="0"/>
<pin id="455" dir="0" index="1" bw="14" slack="0"/>
<pin id="456" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_51/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="shift_reg_V_9_load_load_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_9_load/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="store_ln49_store_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="32" slack="0"/>
<pin id="465" dir="0" index="1" bw="32" slack="0"/>
<pin id="466" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="mul_ln700_52_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="32" slack="0"/>
<pin id="471" dir="0" index="1" bw="13" slack="0"/>
<pin id="472" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_52/1 "/>
</bind>
</comp>

<comp id="475" class="1004" name="shift_reg_V_8_load_load_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="32" slack="0"/>
<pin id="477" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_8_load/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="store_ln49_store_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="0"/>
<pin id="481" dir="0" index="1" bw="32" slack="0"/>
<pin id="482" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="mul_ln700_53_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="13" slack="0"/>
<pin id="488" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_53/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="shift_reg_V_7_load_load_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="0"/>
<pin id="493" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_7_load/1 "/>
</bind>
</comp>

<comp id="495" class="1004" name="store_ln49_store_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="0"/>
<pin id="497" dir="0" index="1" bw="32" slack="0"/>
<pin id="498" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="mul_ln700_54_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="12" slack="0"/>
<pin id="504" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_54/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="shift_reg_V_6_load_load_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="32" slack="0"/>
<pin id="509" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_6_load/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="store_ln49_store_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="32" slack="0"/>
<pin id="513" dir="0" index="1" bw="32" slack="0"/>
<pin id="514" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="mul_ln700_55_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="32" slack="0"/>
<pin id="519" dir="0" index="1" bw="11" slack="0"/>
<pin id="520" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_55/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="shift_reg_V_5_load_load_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="0"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_5_load/1 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln49_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="32" slack="0"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="mul_ln700_56_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="0"/>
<pin id="535" dir="0" index="1" bw="8" slack="0"/>
<pin id="536" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_56/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="shift_reg_V_4_load_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_4_load/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="store_ln49_store_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="549" class="1004" name="mul_ln700_57_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="0"/>
<pin id="551" dir="0" index="1" bw="10" slack="0"/>
<pin id="552" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_57/1 "/>
</bind>
</comp>

<comp id="555" class="1004" name="shift_reg_V_3_load_load_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="32" slack="0"/>
<pin id="557" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_3_load/1 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln49_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="0"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="mul_ln700_58_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="10" slack="0"/>
<pin id="568" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_58/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="shift_reg_V_2_load_load_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="0"/>
<pin id="573" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_2_load/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="store_ln49_store_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="32" slack="0"/>
<pin id="577" dir="0" index="1" bw="32" slack="0"/>
<pin id="578" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="mul_ln700_59_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="32" slack="0"/>
<pin id="583" dir="0" index="1" bw="11" slack="0"/>
<pin id="584" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_59/1 "/>
</bind>
</comp>

<comp id="587" class="1004" name="shift_reg_V_1_load_load_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="16" slack="0"/>
<pin id="589" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_1_load/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sext_ln180_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180/1 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln49_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="0"/>
<pin id="597" dir="0" index="1" bw="32" slack="0"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="601" class="1004" name="shift_reg_V_0_load_load_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="0"/>
<pin id="603" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="shift_reg_V_0_load/1 "/>
</bind>
</comp>

<comp id="605" class="1004" name="store_ln49_store_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="16" slack="0"/>
<pin id="607" dir="0" index="1" bw="16" slack="0"/>
<pin id="608" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln49/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="store_ln46_store_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="0"/>
<pin id="613" dir="0" index="1" bw="16" slack="0"/>
<pin id="614" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/1 "/>
</bind>
</comp>

<comp id="617" class="1004" name="sext_ln700_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="16" slack="0"/>
<pin id="619" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sext_ln180_2_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="16" slack="1"/>
<pin id="623" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln180_2/2 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln700_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="0" index="1" bw="32" slack="1"/>
<pin id="627" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/2 "/>
</bind>
</comp>

<comp id="628" class="1004" name="add_ln700_31_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="0" index="1" bw="32" slack="1"/>
<pin id="631" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_31/2 "/>
</bind>
</comp>

<comp id="632" class="1004" name="add_ln700_32_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="32" slack="0"/>
<pin id="634" dir="0" index="1" bw="32" slack="0"/>
<pin id="635" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_32/2 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln700_33_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="0" index="1" bw="32" slack="1"/>
<pin id="641" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_33/2 "/>
</bind>
</comp>

<comp id="642" class="1004" name="add_ln700_34_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_34/2 "/>
</bind>
</comp>

<comp id="646" class="1004" name="add_ln700_37_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="0" index="1" bw="32" slack="1"/>
<pin id="649" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_37/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="add_ln700_38_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="1"/>
<pin id="652" dir="0" index="1" bw="32" slack="1"/>
<pin id="653" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_38/2 "/>
</bind>
</comp>

<comp id="654" class="1004" name="add_ln700_39_fu_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="32" slack="0"/>
<pin id="656" dir="0" index="1" bw="32" slack="0"/>
<pin id="657" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_39/2 "/>
</bind>
</comp>

<comp id="660" class="1004" name="add_ln700_40_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="32" slack="1"/>
<pin id="662" dir="0" index="1" bw="32" slack="1"/>
<pin id="663" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_40/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="add_ln700_41_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="1"/>
<pin id="666" dir="0" index="1" bw="32" slack="1"/>
<pin id="667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_41/2 "/>
</bind>
</comp>

<comp id="668" class="1004" name="add_ln700_42_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="32" slack="0"/>
<pin id="670" dir="0" index="1" bw="32" slack="0"/>
<pin id="671" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_42/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="add_ln700_45_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="32" slack="1"/>
<pin id="676" dir="0" index="1" bw="32" slack="1"/>
<pin id="677" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_45/2 "/>
</bind>
</comp>

<comp id="678" class="1004" name="add_ln700_46_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="0" index="1" bw="32" slack="1"/>
<pin id="681" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_46/2 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln700_47_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_47/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln700_48_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="1"/>
<pin id="690" dir="0" index="1" bw="32" slack="1"/>
<pin id="691" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_48/2 "/>
</bind>
</comp>

<comp id="692" class="1004" name="add_ln700_49_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="32" slack="1"/>
<pin id="694" dir="0" index="1" bw="32" slack="1"/>
<pin id="695" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_49/2 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln700_52_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="32" slack="1"/>
<pin id="698" dir="0" index="1" bw="32" slack="1"/>
<pin id="699" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_52/2 "/>
</bind>
</comp>

<comp id="700" class="1004" name="add_ln700_53_fu_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="32" slack="1"/>
<pin id="702" dir="0" index="1" bw="32" slack="1"/>
<pin id="703" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_53/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln700_54_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="0"/>
<pin id="707" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_54/2 "/>
</bind>
</comp>

<comp id="710" class="1004" name="add_ln700_55_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="27" slack="0"/>
<pin id="712" dir="0" index="1" bw="32" slack="1"/>
<pin id="713" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_55/2 "/>
</bind>
</comp>

<comp id="714" class="1004" name="add_ln700_35_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="0" index="1" bw="32" slack="1"/>
<pin id="717" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_35/3 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln700_36_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="32" slack="1"/>
<pin id="720" dir="0" index="1" bw="32" slack="0"/>
<pin id="721" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_36/3 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln700_43_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="0" index="1" bw="32" slack="1"/>
<pin id="726" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_43/3 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln700_44_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="32" slack="0"/>
<pin id="729" dir="0" index="1" bw="32" slack="0"/>
<pin id="730" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_44/3 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln700_50_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="32" slack="1"/>
<pin id="735" dir="0" index="1" bw="32" slack="1"/>
<pin id="736" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_50/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln700_51_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="1"/>
<pin id="739" dir="0" index="1" bw="32" slack="0"/>
<pin id="740" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_51/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="sext_ln700_2_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="26" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/3 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln700_57_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="0" index="1" bw="26" slack="0"/>
<pin id="748" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_57/3 "/>
</bind>
</comp>

<comp id="750" class="1004" name="add_ln700_58_fu_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="0" index="1" bw="32" slack="0"/>
<pin id="753" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_58/3 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln700_59_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="0" index="1" bw="32" slack="1"/>
<pin id="758" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_59/4 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln700_60_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_60/4 "/>
</bind>
</comp>

<comp id="765" class="1007" name="mul_ln700_62_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="16" slack="0"/>
<pin id="767" dir="0" index="1" bw="26" slack="0"/>
<pin id="768" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_62/1 "/>
</bind>
</comp>

<comp id="771" class="1007" name="mul_ln700_60_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="16" slack="1"/>
<pin id="773" dir="0" index="1" bw="32" slack="0"/>
<pin id="774" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_60/2 "/>
</bind>
</comp>

<comp id="777" class="1007" name="grp_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="16" slack="0"/>
<pin id="779" dir="0" index="1" bw="26" slack="0"/>
<pin id="780" dir="0" index="2" bw="26" slack="2147483647"/>
<pin id="781" dir="1" index="3" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_61/2 add_ln700_56/2 "/>
</bind>
</comp>

<comp id="784" class="1005" name="mul_ln700_reg_784">
<pin_list>
<pin id="785" dir="0" index="0" bw="32" slack="1"/>
<pin id="786" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="789" class="1005" name="mul_ln700_32_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="32" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_32 "/>
</bind>
</comp>

<comp id="794" class="1005" name="mul_ln700_33_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="1"/>
<pin id="796" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_33 "/>
</bind>
</comp>

<comp id="799" class="1005" name="mul_ln700_34_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_34 "/>
</bind>
</comp>

<comp id="804" class="1005" name="mul_ln700_35_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="1"/>
<pin id="806" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_35 "/>
</bind>
</comp>

<comp id="809" class="1005" name="mul_ln700_36_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="32" slack="1"/>
<pin id="811" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_36 "/>
</bind>
</comp>

<comp id="814" class="1005" name="mul_ln700_37_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="32" slack="1"/>
<pin id="816" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_37 "/>
</bind>
</comp>

<comp id="819" class="1005" name="mul_ln700_38_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="32" slack="1"/>
<pin id="821" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_38 "/>
</bind>
</comp>

<comp id="824" class="1005" name="mul_ln700_39_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="32" slack="1"/>
<pin id="826" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_39 "/>
</bind>
</comp>

<comp id="829" class="1005" name="mul_ln700_40_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="32" slack="1"/>
<pin id="831" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_40 "/>
</bind>
</comp>

<comp id="834" class="1005" name="mul_ln700_41_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="32" slack="1"/>
<pin id="836" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_41 "/>
</bind>
</comp>

<comp id="839" class="1005" name="mul_ln700_42_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="1"/>
<pin id="841" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_42 "/>
</bind>
</comp>

<comp id="844" class="1005" name="mul_ln700_43_reg_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="1"/>
<pin id="846" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_43 "/>
</bind>
</comp>

<comp id="849" class="1005" name="mul_ln700_44_reg_849">
<pin_list>
<pin id="850" dir="0" index="0" bw="32" slack="1"/>
<pin id="851" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_44 "/>
</bind>
</comp>

<comp id="854" class="1005" name="mul_ln700_45_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="32" slack="1"/>
<pin id="856" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_45 "/>
</bind>
</comp>

<comp id="859" class="1005" name="mul_ln700_46_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="32" slack="1"/>
<pin id="861" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_46 "/>
</bind>
</comp>

<comp id="864" class="1005" name="mul_ln700_47_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="32" slack="1"/>
<pin id="866" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_47 "/>
</bind>
</comp>

<comp id="869" class="1005" name="mul_ln700_48_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="1"/>
<pin id="871" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_48 "/>
</bind>
</comp>

<comp id="874" class="1005" name="mul_ln700_49_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="32" slack="1"/>
<pin id="876" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_49 "/>
</bind>
</comp>

<comp id="879" class="1005" name="mul_ln700_50_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="32" slack="1"/>
<pin id="881" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_50 "/>
</bind>
</comp>

<comp id="884" class="1005" name="mul_ln700_51_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="32" slack="1"/>
<pin id="886" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_51 "/>
</bind>
</comp>

<comp id="889" class="1005" name="mul_ln700_52_reg_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="32" slack="1"/>
<pin id="891" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_52 "/>
</bind>
</comp>

<comp id="894" class="1005" name="mul_ln700_53_reg_894">
<pin_list>
<pin id="895" dir="0" index="0" bw="32" slack="1"/>
<pin id="896" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_53 "/>
</bind>
</comp>

<comp id="899" class="1005" name="mul_ln700_54_reg_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="32" slack="1"/>
<pin id="901" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_54 "/>
</bind>
</comp>

<comp id="904" class="1005" name="mul_ln700_55_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="32" slack="1"/>
<pin id="906" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_55 "/>
</bind>
</comp>

<comp id="909" class="1005" name="mul_ln700_56_reg_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="1"/>
<pin id="911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_56 "/>
</bind>
</comp>

<comp id="914" class="1005" name="mul_ln700_57_reg_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="32" slack="1"/>
<pin id="916" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_57 "/>
</bind>
</comp>

<comp id="919" class="1005" name="mul_ln700_58_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="32" slack="1"/>
<pin id="921" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_58 "/>
</bind>
</comp>

<comp id="924" class="1005" name="mul_ln700_59_reg_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="1"/>
<pin id="926" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_59 "/>
</bind>
</comp>

<comp id="929" class="1005" name="sext_ln180_reg_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="1"/>
<pin id="931" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln180 "/>
</bind>
</comp>

<comp id="934" class="1005" name="shift_reg_V_0_load_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="16" slack="1"/>
<pin id="936" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="shift_reg_V_0_load "/>
</bind>
</comp>

<comp id="939" class="1005" name="mul_ln700_62_reg_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="26" slack="1"/>
<pin id="941" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700_62 "/>
</bind>
</comp>

<comp id="944" class="1005" name="add_ln700_32_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="32" slack="1"/>
<pin id="946" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_32 "/>
</bind>
</comp>

<comp id="949" class="1005" name="add_ln700_33_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="32" slack="1"/>
<pin id="951" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_33 "/>
</bind>
</comp>

<comp id="954" class="1005" name="add_ln700_34_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="32" slack="1"/>
<pin id="956" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_34 "/>
</bind>
</comp>

<comp id="959" class="1005" name="add_ln700_39_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="1"/>
<pin id="961" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_39 "/>
</bind>
</comp>

<comp id="964" class="1005" name="add_ln700_42_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="32" slack="1"/>
<pin id="966" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_42 "/>
</bind>
</comp>

<comp id="969" class="1005" name="add_ln700_47_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_47 "/>
</bind>
</comp>

<comp id="974" class="1005" name="add_ln700_48_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="32" slack="1"/>
<pin id="976" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_48 "/>
</bind>
</comp>

<comp id="979" class="1005" name="add_ln700_49_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="32" slack="1"/>
<pin id="981" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_49 "/>
</bind>
</comp>

<comp id="984" class="1005" name="add_ln700_54_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="32" slack="1"/>
<pin id="986" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_54 "/>
</bind>
</comp>

<comp id="989" class="1005" name="add_ln700_55_reg_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="1"/>
<pin id="991" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_55 "/>
</bind>
</comp>

<comp id="994" class="1005" name="add_ln700_56_reg_994">
<pin_list>
<pin id="995" dir="0" index="0" bw="26" slack="1"/>
<pin id="996" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_56 "/>
</bind>
</comp>

<comp id="999" class="1005" name="add_ln700_44_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="32" slack="1"/>
<pin id="1001" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_44 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="add_ln700_51_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="32" slack="1"/>
<pin id="1006" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_51 "/>
</bind>
</comp>

<comp id="1009" class="1005" name="add_ln700_58_reg_1009">
<pin_list>
<pin id="1010" dir="0" index="0" bw="32" slack="1"/>
<pin id="1011" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700_58 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="120"><net_src comp="66" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="114" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="2" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="4" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="129" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="68" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="6" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="139" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="4" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="139" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="70" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="163"><net_src comp="155" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="6" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="155" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="170"><net_src comp="72" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="8" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="171" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="74" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="10" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="187" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="76" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="14" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="211"><net_src comp="203" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="12" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="203" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="78" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="16" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="227"><net_src comp="219" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="219" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="80" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="235" pin=0"/></net>

<net id="243"><net_src comp="235" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="244"><net_src comp="16" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="249"><net_src comp="235" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="82" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="254"><net_src comp="20" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="251" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="84" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="22" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="20" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="267" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="86" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="286"><net_src comp="24" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="283" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="22" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="283" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="88" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="26" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="299" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="24" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="313"><net_src comp="299" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="314"><net_src comp="90" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="318"><net_src comp="28" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="26" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="315" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="92" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="334"><net_src comp="30" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="28" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="331" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="94" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="350"><net_src comp="32" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="30" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="347" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="96" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="34" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="363" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="32" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="363" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="98" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="382"><net_src comp="36" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="379" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="34" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="379" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="98" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="398"><net_src comp="38" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="403"><net_src comp="395" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="36" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="395" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="96" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="40" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="38" pin="0"/><net_sink comp="415" pin=1"/></net>

<net id="425"><net_src comp="411" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="94" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="430"><net_src comp="42" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="427" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="40" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="427" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="92" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="446"><net_src comp="44" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="42" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="457"><net_src comp="443" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="90" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="462"><net_src comp="46" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="459" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="468"><net_src comp="44" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="473"><net_src comp="459" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="474"><net_src comp="88" pin="0"/><net_sink comp="469" pin=1"/></net>

<net id="478"><net_src comp="48" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="483"><net_src comp="475" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="46" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="475" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="86" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="494"><net_src comp="50" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="48" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="491" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="84" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="52" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="515"><net_src comp="507" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="50" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="507" pin="1"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="82" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="526"><net_src comp="54" pin="0"/><net_sink comp="523" pin=0"/></net>

<net id="531"><net_src comp="523" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="532"><net_src comp="52" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="537"><net_src comp="523" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="538"><net_src comp="80" pin="0"/><net_sink comp="533" pin=1"/></net>

<net id="542"><net_src comp="56" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="547"><net_src comp="539" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="54" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="539" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="78" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="558"><net_src comp="58" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="563"><net_src comp="555" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="56" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="569"><net_src comp="555" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="76" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="60" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="571" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="58" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="585"><net_src comp="571" pin="1"/><net_sink comp="581" pin=0"/></net>

<net id="586"><net_src comp="74" pin="0"/><net_sink comp="581" pin=1"/></net>

<net id="590"><net_src comp="62" pin="0"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="587" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="591" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="60" pin="0"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="64" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="609"><net_src comp="601" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="610"><net_src comp="62" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="615"><net_src comp="116" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="64" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="620"><net_src comp="116" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="636"><net_src comp="624" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="628" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="658"><net_src comp="646" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="659"><net_src comp="650" pin="2"/><net_sink comp="654" pin=1"/></net>

<net id="672"><net_src comp="660" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="673"><net_src comp="664" pin="2"/><net_sink comp="668" pin=1"/></net>

<net id="686"><net_src comp="674" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="678" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="708"><net_src comp="696" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="709"><net_src comp="700" pin="2"/><net_sink comp="704" pin=1"/></net>

<net id="722"><net_src comp="714" pin="2"/><net_sink comp="718" pin=1"/></net>

<net id="731"><net_src comp="718" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="723" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="741"><net_src comp="733" pin="2"/><net_sink comp="737" pin=1"/></net>

<net id="749"><net_src comp="742" pin="1"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="750" pin=1"/></net>

<net id="763"><net_src comp="755" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="764"><net_src comp="759" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="769"><net_src comp="617" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="100" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="72" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="776"><net_src comp="771" pin="2"/><net_sink comp="710" pin=0"/></net>

<net id="782"><net_src comp="621" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="102" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="787"><net_src comp="133" pin="2"/><net_sink comp="784" pin=0"/></net>

<net id="788"><net_src comp="784" pin="1"/><net_sink comp="624" pin=1"/></net>

<net id="792"><net_src comp="149" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="797"><net_src comp="165" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="802"><net_src comp="181" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="628" pin=0"/></net>

<net id="807"><net_src comp="197" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="812"><net_src comp="213" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="817"><net_src comp="229" pin="2"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="822"><net_src comp="245" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="827"><net_src comp="261" pin="2"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="832"><net_src comp="277" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="837"><net_src comp="293" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="842"><net_src comp="309" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="650" pin=0"/></net>

<net id="847"><net_src comp="325" pin="2"/><net_sink comp="844" pin=0"/></net>

<net id="848"><net_src comp="844" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="852"><net_src comp="341" pin="2"/><net_sink comp="849" pin=0"/></net>

<net id="853"><net_src comp="849" pin="1"/><net_sink comp="660" pin=0"/></net>

<net id="857"><net_src comp="357" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="862"><net_src comp="373" pin="2"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="867"><net_src comp="389" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="674" pin=1"/></net>

<net id="872"><net_src comp="405" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="877"><net_src comp="421" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="678" pin=1"/></net>

<net id="882"><net_src comp="437" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="887"><net_src comp="453" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="688" pin=1"/></net>

<net id="892"><net_src comp="469" pin="2"/><net_sink comp="889" pin=0"/></net>

<net id="893"><net_src comp="889" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="897"><net_src comp="485" pin="2"/><net_sink comp="894" pin=0"/></net>

<net id="898"><net_src comp="894" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="902"><net_src comp="501" pin="2"/><net_sink comp="899" pin=0"/></net>

<net id="903"><net_src comp="899" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="907"><net_src comp="517" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="908"><net_src comp="904" pin="1"/><net_sink comp="696" pin=1"/></net>

<net id="912"><net_src comp="533" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="913"><net_src comp="909" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="917"><net_src comp="549" pin="2"/><net_sink comp="914" pin=0"/></net>

<net id="918"><net_src comp="914" pin="1"/><net_sink comp="700" pin=1"/></net>

<net id="922"><net_src comp="565" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="700" pin=0"/></net>

<net id="927"><net_src comp="581" pin="2"/><net_sink comp="924" pin=0"/></net>

<net id="928"><net_src comp="924" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="932"><net_src comp="591" pin="1"/><net_sink comp="929" pin=0"/></net>

<net id="933"><net_src comp="929" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="937"><net_src comp="601" pin="1"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="942"><net_src comp="765" pin="2"/><net_sink comp="939" pin=0"/></net>

<net id="943"><net_src comp="939" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="947"><net_src comp="632" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="952"><net_src comp="638" pin="2"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="714" pin=0"/></net>

<net id="957"><net_src comp="642" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="962"><net_src comp="654" pin="2"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="967"><net_src comp="668" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="972"><net_src comp="682" pin="2"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="737" pin=0"/></net>

<net id="977"><net_src comp="688" pin="2"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="982"><net_src comp="692" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="733" pin=1"/></net>

<net id="987"><net_src comp="704" pin="2"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="750" pin=0"/></net>

<net id="992"><net_src comp="710" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="993"><net_src comp="989" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="997"><net_src comp="777" pin="3"/><net_sink comp="994" pin=0"/></net>

<net id="998"><net_src comp="994" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="1002"><net_src comp="727" pin="2"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="1007"><net_src comp="737" pin="2"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="1012"><net_src comp="750" pin="2"/><net_sink comp="1009" pin=0"/></net>

<net id="1013"><net_src comp="1009" pin="1"/><net_sink comp="755" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: extLd_loc_channel | {}
	Port: y_V | {4 }
	Port: shift_reg_V_30 | {1 }
	Port: shift_reg_V_29 | {1 }
	Port: shift_reg_V_28 | {1 }
	Port: shift_reg_V_27 | {1 }
	Port: shift_reg_V_26 | {1 }
	Port: shift_reg_V_25 | {1 }
	Port: shift_reg_V_24 | {1 }
	Port: shift_reg_V_23 | {1 }
	Port: shift_reg_V_22 | {1 }
	Port: shift_reg_V_21 | {1 }
	Port: shift_reg_V_20 | {1 }
	Port: shift_reg_V_19 | {1 }
	Port: shift_reg_V_18 | {1 }
	Port: shift_reg_V_17 | {1 }
	Port: shift_reg_V_16 | {1 }
	Port: shift_reg_V_15 | {1 }
	Port: shift_reg_V_14 | {1 }
	Port: shift_reg_V_13 | {1 }
	Port: shift_reg_V_12 | {1 }
	Port: shift_reg_V_11 | {1 }
	Port: shift_reg_V_10 | {1 }
	Port: shift_reg_V_9 | {1 }
	Port: shift_reg_V_8 | {1 }
	Port: shift_reg_V_7 | {1 }
	Port: shift_reg_V_6 | {1 }
	Port: shift_reg_V_5 | {1 }
	Port: shift_reg_V_4 | {1 }
	Port: shift_reg_V_3 | {1 }
	Port: shift_reg_V_2 | {1 }
	Port: shift_reg_V_1 | {1 }
	Port: shift_reg_V_0 | {1 }
 - Input state : 
	Port: fir_filter_a : extLd_loc_channel | {1 }
	Port: fir_filter_a : y_V | {}
	Port: fir_filter_a : shift_reg_V_30 | {1 }
	Port: fir_filter_a : shift_reg_V_29 | {1 }
	Port: fir_filter_a : shift_reg_V_28 | {1 }
	Port: fir_filter_a : shift_reg_V_27 | {1 }
	Port: fir_filter_a : shift_reg_V_26 | {1 }
	Port: fir_filter_a : shift_reg_V_25 | {1 }
	Port: fir_filter_a : shift_reg_V_24 | {1 }
	Port: fir_filter_a : shift_reg_V_23 | {1 }
	Port: fir_filter_a : shift_reg_V_22 | {1 }
	Port: fir_filter_a : shift_reg_V_21 | {1 }
	Port: fir_filter_a : shift_reg_V_20 | {1 }
	Port: fir_filter_a : shift_reg_V_19 | {1 }
	Port: fir_filter_a : shift_reg_V_18 | {1 }
	Port: fir_filter_a : shift_reg_V_17 | {1 }
	Port: fir_filter_a : shift_reg_V_16 | {1 }
	Port: fir_filter_a : shift_reg_V_15 | {1 }
	Port: fir_filter_a : shift_reg_V_14 | {1 }
	Port: fir_filter_a : shift_reg_V_13 | {1 }
	Port: fir_filter_a : shift_reg_V_12 | {1 }
	Port: fir_filter_a : shift_reg_V_11 | {1 }
	Port: fir_filter_a : shift_reg_V_10 | {1 }
	Port: fir_filter_a : shift_reg_V_9 | {1 }
	Port: fir_filter_a : shift_reg_V_8 | {1 }
	Port: fir_filter_a : shift_reg_V_7 | {1 }
	Port: fir_filter_a : shift_reg_V_6 | {1 }
	Port: fir_filter_a : shift_reg_V_5 | {1 }
	Port: fir_filter_a : shift_reg_V_4 | {1 }
	Port: fir_filter_a : shift_reg_V_3 | {1 }
	Port: fir_filter_a : shift_reg_V_2 | {1 }
	Port: fir_filter_a : shift_reg_V_1 | {1 }
	Port: fir_filter_a : shift_reg_V_0 | {1 }
  - Chain level:
	State 1
		mul_ln700 : 1
		store_ln49 : 1
		mul_ln700_32 : 1
		store_ln49 : 1
		mul_ln700_33 : 1
		store_ln49 : 1
		mul_ln700_34 : 1
		store_ln49 : 1
		mul_ln700_35 : 1
		store_ln49 : 1
		mul_ln700_36 : 1
		store_ln49 : 1
		mul_ln700_37 : 1
		store_ln49 : 1
		mul_ln700_38 : 1
		store_ln49 : 1
		mul_ln700_39 : 1
		store_ln49 : 1
		mul_ln700_40 : 1
		store_ln49 : 1
		mul_ln700_41 : 1
		store_ln49 : 1
		mul_ln700_42 : 1
		store_ln49 : 1
		mul_ln700_43 : 1
		store_ln49 : 1
		mul_ln700_44 : 1
		store_ln49 : 1
		mul_ln700_45 : 1
		store_ln49 : 1
		mul_ln700_46 : 1
		store_ln49 : 1
		mul_ln700_47 : 1
		store_ln49 : 1
		mul_ln700_48 : 1
		store_ln49 : 1
		mul_ln700_49 : 1
		store_ln49 : 1
		mul_ln700_50 : 1
		store_ln49 : 1
		mul_ln700_51 : 1
		store_ln49 : 1
		mul_ln700_52 : 1
		store_ln49 : 1
		mul_ln700_53 : 1
		store_ln49 : 1
		mul_ln700_54 : 1
		store_ln49 : 1
		mul_ln700_55 : 1
		store_ln49 : 1
		mul_ln700_56 : 1
		store_ln49 : 1
		mul_ln700_57 : 1
		store_ln49 : 1
		mul_ln700_58 : 1
		store_ln49 : 1
		mul_ln700_59 : 1
		sext_ln180 : 1
		store_ln49 : 2
		store_ln49 : 1
		mul_ln700_62 : 1
	State 2
		mul_ln700_61 : 1
		add_ln700_32 : 1
		add_ln700_39 : 1
		add_ln700_42 : 1
		add_ln700_47 : 1
		add_ln700_54 : 1
		add_ln700_55 : 1
		add_ln700_56 : 2
	State 3
		add_ln700_36 : 1
		add_ln700_44 : 2
		add_ln700_51 : 1
		add_ln700_57 : 1
		add_ln700_58 : 2
	State 4
		add_ln700_60 : 1
		write_ln54 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |  DSP48E |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln700_fu_624    |    0    |    0    |    32   |
|          |   add_ln700_31_fu_628   |    0    |    0    |    32   |
|          |   add_ln700_32_fu_632   |    0    |    0    |    32   |
|          |   add_ln700_33_fu_638   |    0    |    0    |    32   |
|          |   add_ln700_34_fu_642   |    0    |    0    |    32   |
|          |   add_ln700_37_fu_646   |    0    |    0    |    32   |
|          |   add_ln700_38_fu_650   |    0    |    0    |    32   |
|          |   add_ln700_39_fu_654   |    0    |    0    |    32   |
|          |   add_ln700_40_fu_660   |    0    |    0    |    32   |
|          |   add_ln700_41_fu_664   |    0    |    0    |    32   |
|          |   add_ln700_42_fu_668   |    0    |    0    |    32   |
|          |   add_ln700_45_fu_674   |    0    |    0    |    32   |
|          |   add_ln700_46_fu_678   |    0    |    0    |    32   |
|          |   add_ln700_47_fu_682   |    0    |    0    |    32   |
|    add   |   add_ln700_48_fu_688   |    0    |    0    |    32   |
|          |   add_ln700_49_fu_692   |    0    |    0    |    32   |
|          |   add_ln700_52_fu_696   |    0    |    0    |    32   |
|          |   add_ln700_53_fu_700   |    0    |    0    |    32   |
|          |   add_ln700_54_fu_704   |    0    |    0    |    32   |
|          |   add_ln700_55_fu_710   |    0    |    0    |    32   |
|          |   add_ln700_35_fu_714   |    0    |    0    |    32   |
|          |   add_ln700_36_fu_718   |    0    |    0    |    32   |
|          |   add_ln700_43_fu_723   |    0    |    0    |    32   |
|          |   add_ln700_44_fu_727   |    0    |    0    |    32   |
|          |   add_ln700_50_fu_733   |    0    |    0    |    32   |
|          |   add_ln700_51_fu_737   |    0    |    0    |    32   |
|          |   add_ln700_57_fu_745   |    0    |    0    |    32   |
|          |   add_ln700_58_fu_750   |    0    |    0    |    32   |
|          |   add_ln700_59_fu_755   |    0    |    0    |    32   |
|          |   add_ln700_60_fu_759   |    0    |    0    |    32   |
|----------|-------------------------|---------|---------|---------|
|          |     mul_ln700_fu_133    |    2    |    0    |    21   |
|          |   mul_ln700_32_fu_149   |    2    |    0    |    21   |
|          |   mul_ln700_33_fu_165   |    2    |    0    |    21   |
|          |   mul_ln700_34_fu_181   |    2    |    0    |    21   |
|          |   mul_ln700_35_fu_197   |    2    |    0    |    21   |
|          |   mul_ln700_36_fu_213   |    2    |    0    |    21   |
|          |   mul_ln700_37_fu_229   |    2    |    0    |    21   |
|          |   mul_ln700_38_fu_245   |    2    |    0    |    21   |
|          |   mul_ln700_39_fu_261   |    2    |    0    |    21   |
|          |   mul_ln700_40_fu_277   |    2    |    0    |    21   |
|          |   mul_ln700_41_fu_293   |    2    |    0    |    21   |
|          |   mul_ln700_42_fu_309   |    2    |    0    |    21   |
|          |   mul_ln700_43_fu_325   |    2    |    0    |    21   |
|          |   mul_ln700_44_fu_341   |    2    |    0    |    21   |
|          |   mul_ln700_45_fu_357   |    2    |    0    |    21   |
|    mul   |   mul_ln700_46_fu_373   |    2    |    0    |    21   |
|          |   mul_ln700_47_fu_389   |    2    |    0    |    21   |
|          |   mul_ln700_48_fu_405   |    2    |    0    |    21   |
|          |   mul_ln700_49_fu_421   |    2    |    0    |    21   |
|          |   mul_ln700_50_fu_437   |    2    |    0    |    21   |
|          |   mul_ln700_51_fu_453   |    2    |    0    |    21   |
|          |   mul_ln700_52_fu_469   |    2    |    0    |    21   |
|          |   mul_ln700_53_fu_485   |    2    |    0    |    21   |
|          |   mul_ln700_54_fu_501   |    2    |    0    |    21   |
|          |   mul_ln700_55_fu_517   |    2    |    0    |    21   |
|          |   mul_ln700_56_fu_533   |    2    |    0    |    21   |
|          |   mul_ln700_57_fu_549   |    2    |    0    |    21   |
|          |   mul_ln700_58_fu_565   |    2    |    0    |    21   |
|          |   mul_ln700_59_fu_581   |    2    |    0    |    21   |
|          |   mul_ln700_62_fu_765   |    1    |    0    |    0    |
|          |   mul_ln700_60_fu_771   |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_777       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   read   |    data_V_read_fu_116   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln54_write_fu_122 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln180_fu_591    |    0    |    0    |    0    |
|   sext   |    sext_ln700_fu_617    |    0    |    0    |    0    |
|          |   sext_ln180_2_fu_621   |    0    |    0    |    0    |
|          |   sext_ln700_2_fu_742   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    61   |    0    |   1569  |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|   add_ln700_32_reg_944   |   32   |
|   add_ln700_33_reg_949   |   32   |
|   add_ln700_34_reg_954   |   32   |
|   add_ln700_39_reg_959   |   32   |
|   add_ln700_42_reg_964   |   32   |
|   add_ln700_44_reg_999   |   32   |
|   add_ln700_47_reg_969   |   32   |
|   add_ln700_48_reg_974   |   32   |
|   add_ln700_49_reg_979   |   32   |
|   add_ln700_51_reg_1004  |   32   |
|   add_ln700_54_reg_984   |   32   |
|   add_ln700_55_reg_989   |   32   |
|   add_ln700_56_reg_994   |   26   |
|   add_ln700_58_reg_1009  |   32   |
|   mul_ln700_32_reg_789   |   32   |
|   mul_ln700_33_reg_794   |   32   |
|   mul_ln700_34_reg_799   |   32   |
|   mul_ln700_35_reg_804   |   32   |
|   mul_ln700_36_reg_809   |   32   |
|   mul_ln700_37_reg_814   |   32   |
|   mul_ln700_38_reg_819   |   32   |
|   mul_ln700_39_reg_824   |   32   |
|   mul_ln700_40_reg_829   |   32   |
|   mul_ln700_41_reg_834   |   32   |
|   mul_ln700_42_reg_839   |   32   |
|   mul_ln700_43_reg_844   |   32   |
|   mul_ln700_44_reg_849   |   32   |
|   mul_ln700_45_reg_854   |   32   |
|   mul_ln700_46_reg_859   |   32   |
|   mul_ln700_47_reg_864   |   32   |
|   mul_ln700_48_reg_869   |   32   |
|   mul_ln700_49_reg_874   |   32   |
|   mul_ln700_50_reg_879   |   32   |
|   mul_ln700_51_reg_884   |   32   |
|   mul_ln700_52_reg_889   |   32   |
|   mul_ln700_53_reg_894   |   32   |
|   mul_ln700_54_reg_899   |   32   |
|   mul_ln700_55_reg_904   |   32   |
|   mul_ln700_56_reg_909   |   32   |
|   mul_ln700_57_reg_914   |   32   |
|   mul_ln700_58_reg_919   |   32   |
|   mul_ln700_59_reg_924   |   32   |
|   mul_ln700_62_reg_939   |   26   |
|     mul_ln700_reg_784    |   32   |
|    sext_ln180_reg_929    |   32   |
|shift_reg_V_0_load_reg_934|   16   |
+--------------------------+--------+
|           Total          |  1444  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------|------|------|------|--------||---------||---------|
| grp_fu_777 |  p0  |   2  |  16  |   32   ||    3    |
|------------|------|------|------|--------||---------||---------|
|    Total   |      |      |      |   32   ||  0.466  ||    3    |
|------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   61   |    -   |    0   |  1569  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    3   |
|  Register |    -   |    -   |  1444  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   61   |    0   |  1444  |  1572  |
+-----------+--------+--------+--------+--------+
