
# Figure 46 - Multiclock Dual Port RAM

 * [Example shown in 'Figure 46' of the Verilog to Routing Timing Tutorial](). Also shown below;


![]()


## Features

 - Separate read and write ports.
 - Both ports synchronous but use different clocks.

 - Two address ports.
 - Write data port connected to first address port.
 - Read data port connected to second address port.

