#ifndef __VIVADO_SYNTH__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__VIVADO_SYNTH__
// compute file: jac9_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h
#include "jac9_16_opt_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h_merged_compute_units.h"

struct in_in_1_merged563_1232_merged_banks_4_cache {
	// RAM Box: {[0, 2144], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 135, 136
	hw_uint<16> f0;
	fifo<hw_uint<16>, 134> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_135() {
		return f2;
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1233_merged_banks_4_cache {
	// RAM Box: {[1, 2145], [0, 1093]}
	// Capacity: 137
	// # of read delays: 4
  // 0, 1, 135, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}

	inline hw_uint<16> peek_136() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1234_merged_banks_4_cache {
	// RAM Box: {[2, 2130], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1235_merged_banks_4_cache {
	// RAM Box: {[3, 2131], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1236_merged_banks_4_cache {
	// RAM Box: {[4, 2132], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1237_merged_banks_4_cache {
	// RAM Box: {[5, 2133], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1238_merged_banks_4_cache {
	// RAM Box: {[6, 2134], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1239_merged_banks_4_cache {
	// RAM Box: {[7, 2135], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1240_merged_banks_4_cache {
	// RAM Box: {[8, 2136], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1241_merged_banks_4_cache {
	// RAM Box: {[9, 2137], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1242_merged_banks_4_cache {
	// RAM Box: {[10, 2138], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1243_merged_banks_4_cache {
	// RAM Box: {[11, 2139], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1244_merged_banks_4_cache {
	// RAM Box: {[12, 2140], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1245_merged_banks_4_cache {
	// RAM Box: {[13, 2141], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1246_merged_banks_4_cache {
	// RAM Box: {[14, 2142], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_in_1_merged563_1247_merged_banks_4_cache {
	// RAM Box: {[15, 2143], [0, 1094]}
	// Capacity: 137
	// # of read delays: 3
  // 0, 1, 136
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 134> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_136() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 134
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 134 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct in_cache {
  // Reader addrs...
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[1 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[1 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[1 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[2 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[3 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[4 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[5 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[6 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[7 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[8 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[9 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[10 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[11 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[12 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[13 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[14 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[15 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[16 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[16 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[16 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
    // { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[17 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // # of banks: 16
  in_in_1_merged563_1232_merged_banks_4_cache in_in_1_merged563_1232_merged_banks_4;
  in_in_1_merged563_1233_merged_banks_4_cache in_in_1_merged563_1233_merged_banks_4;
  in_in_1_merged563_1234_merged_banks_4_cache in_in_1_merged563_1234_merged_banks_4;
  in_in_1_merged563_1235_merged_banks_4_cache in_in_1_merged563_1235_merged_banks_4;
  in_in_1_merged563_1236_merged_banks_4_cache in_in_1_merged563_1236_merged_banks_4;
  in_in_1_merged563_1237_merged_banks_4_cache in_in_1_merged563_1237_merged_banks_4;
  in_in_1_merged563_1238_merged_banks_4_cache in_in_1_merged563_1238_merged_banks_4;
  in_in_1_merged563_1239_merged_banks_4_cache in_in_1_merged563_1239_merged_banks_4;
  in_in_1_merged563_1240_merged_banks_4_cache in_in_1_merged563_1240_merged_banks_4;
  in_in_1_merged563_1241_merged_banks_4_cache in_in_1_merged563_1241_merged_banks_4;
  in_in_1_merged563_1242_merged_banks_4_cache in_in_1_merged563_1242_merged_banks_4;
  in_in_1_merged563_1243_merged_banks_4_cache in_in_1_merged563_1243_merged_banks_4;
  in_in_1_merged563_1244_merged_banks_4_cache in_in_1_merged563_1244_merged_banks_4;
  in_in_1_merged563_1245_merged_banks_4_cache in_in_1_merged563_1245_merged_banks_4;
  in_in_1_merged563_1246_merged_banks_4_cache in_in_1_merged563_1246_merged_banks_4;
  in_in_1_merged563_1247_merged_banks_4_cache in_in_1_merged563_1247_merged_banks_4;
};



inline void in_in_1_merged563_1232_write(hw_uint<16>& in_in_1_merged563_1232, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1232_merged_banks_4.push(in_in_1_merged563_1232);
}

inline void in_in_1_merged563_1233_write(hw_uint<16>& in_in_1_merged563_1233, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1233_merged_banks_4.push(in_in_1_merged563_1233);
}

inline void in_in_1_merged563_1234_write(hw_uint<16>& in_in_1_merged563_1234, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1234_merged_banks_4.push(in_in_1_merged563_1234);
}

inline void in_in_1_merged563_1235_write(hw_uint<16>& in_in_1_merged563_1235, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1235_merged_banks_4.push(in_in_1_merged563_1235);
}

inline void in_in_1_merged563_1236_write(hw_uint<16>& in_in_1_merged563_1236, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1236_merged_banks_4.push(in_in_1_merged563_1236);
}

inline void in_in_1_merged563_1237_write(hw_uint<16>& in_in_1_merged563_1237, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1237_merged_banks_4.push(in_in_1_merged563_1237);
}

inline void in_in_1_merged563_1238_write(hw_uint<16>& in_in_1_merged563_1238, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1238_merged_banks_4.push(in_in_1_merged563_1238);
}

inline void in_in_1_merged563_1239_write(hw_uint<16>& in_in_1_merged563_1239, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1239_merged_banks_4.push(in_in_1_merged563_1239);
}

inline void in_in_1_merged563_1240_write(hw_uint<16>& in_in_1_merged563_1240, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1240_merged_banks_4.push(in_in_1_merged563_1240);
}

inline void in_in_1_merged563_1241_write(hw_uint<16>& in_in_1_merged563_1241, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1241_merged_banks_4.push(in_in_1_merged563_1241);
}

inline void in_in_1_merged563_1242_write(hw_uint<16>& in_in_1_merged563_1242, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1242_merged_banks_4.push(in_in_1_merged563_1242);
}

inline void in_in_1_merged563_1243_write(hw_uint<16>& in_in_1_merged563_1243, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1243_merged_banks_4.push(in_in_1_merged563_1243);
}

inline void in_in_1_merged563_1244_write(hw_uint<16>& in_in_1_merged563_1244, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1244_merged_banks_4.push(in_in_1_merged563_1244);
}

inline void in_in_1_merged563_1245_write(hw_uint<16>& in_in_1_merged563_1245, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1245_merged_banks_4.push(in_in_1_merged563_1245);
}

inline void in_in_1_merged563_1246_write(hw_uint<16>& in_in_1_merged563_1246, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1246_merged_banks_4.push(in_in_1_merged563_1246);
}

inline void in_in_1_merged563_1247_write(hw_uint<16>& in_in_1_merged563_1247, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
  in.in_in_1_merged563_1247_merged_banks_4.push(in_in_1_merged563_1247);
}

inline hw_uint<16> in_stg0_1_merged566_1136_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1136 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1232 = in.in_in_1_merged563_1232_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1232;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1137_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1137 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[1 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1233 = in.in_in_1_merged563_1233_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1233;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1138_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1138 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[1 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1233 = in.in_in_1_merged563_1233_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1233;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1139_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1139 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1234 = in.in_in_1_merged563_1234_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1234;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1140_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1140 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[1 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1233 = in.in_in_1_merged563_1233_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1233;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1141_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1141 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1234 = in.in_in_1_merged563_1234_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1234;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1142_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1142 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[2 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1234 = in.in_in_1_merged563_1234_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1234;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1143_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1143 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1235 = in.in_in_1_merged563_1235_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1235;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1144_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1144 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[2 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1234 = in.in_in_1_merged563_1234_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1234;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1145_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1145 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1235 = in.in_in_1_merged563_1235_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1235;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1146_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1146 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[3 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1235 = in.in_in_1_merged563_1235_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1235;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1147_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1147 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1236 = in.in_in_1_merged563_1236_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1236;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1148_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1148 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[3 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1235 = in.in_in_1_merged563_1235_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1235;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1149_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1149 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1236 = in.in_in_1_merged563_1236_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1236;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1150_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1150 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[4 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1236 = in.in_in_1_merged563_1236_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1236;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1151_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1151 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1237 = in.in_in_1_merged563_1237_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1237;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1152_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1152 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[4 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1236 = in.in_in_1_merged563_1236_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1236;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1153_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1153 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1237 = in.in_in_1_merged563_1237_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1237;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1154_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1154 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[5 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1237 = in.in_in_1_merged563_1237_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1237;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1155_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1155 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1238 = in.in_in_1_merged563_1238_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1238;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1156_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1156 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[5 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1237 = in.in_in_1_merged563_1237_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1237;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1157_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1157 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1238 = in.in_in_1_merged563_1238_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1238;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1158_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1158 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[6 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1238 = in.in_in_1_merged563_1238_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1238;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1159_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1159 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1239 = in.in_in_1_merged563_1239_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1239;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1160_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1160 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[6 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1238 = in.in_in_1_merged563_1238_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1238;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1161_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1161 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1239 = in.in_in_1_merged563_1239_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1239;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1162_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1162 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[7 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1239 = in.in_in_1_merged563_1239_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1239;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1163_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1163 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1240 = in.in_in_1_merged563_1240_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1240;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1164_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1164 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[7 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1239 = in.in_in_1_merged563_1239_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1239;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1165_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1165 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1240 = in.in_in_1_merged563_1240_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1240;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1166_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1166 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[8 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1240 = in.in_in_1_merged563_1240_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1240;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1167_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1167 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1241 = in.in_in_1_merged563_1241_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1241;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1168_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1168 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[8 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1240 = in.in_in_1_merged563_1240_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1240;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1169_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1169 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1241 = in.in_in_1_merged563_1241_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1241;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1170_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1170 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[9 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1241 = in.in_in_1_merged563_1241_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1241;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1171_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1171 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1242 = in.in_in_1_merged563_1242_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1242;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1172_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1172 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[9 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1241 = in.in_in_1_merged563_1241_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1241;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1173_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1173 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1242 = in.in_in_1_merged563_1242_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1242;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1174_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1174 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[10 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1242 = in.in_in_1_merged563_1242_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1242;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1175_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1175 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1243 = in.in_in_1_merged563_1243_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1243;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1176_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1176 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[10 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1242 = in.in_in_1_merged563_1242_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1242;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1177_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1177 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1243 = in.in_in_1_merged563_1243_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1243;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1178_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1178 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[11 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1243 = in.in_in_1_merged563_1243_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1243;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1179_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1179 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1244 = in.in_in_1_merged563_1244_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1244;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1180_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1180 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[11 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1243 = in.in_in_1_merged563_1243_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1243;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1181_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1181 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1244 = in.in_in_1_merged563_1244_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1244;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1182_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1182 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[12 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1244 = in.in_in_1_merged563_1244_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1244;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1183_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1183 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1245 = in.in_in_1_merged563_1245_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1245;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1184_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1184 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[12 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1244 = in.in_in_1_merged563_1244_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1244;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1185_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1185 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1245 = in.in_in_1_merged563_1245_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1245;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1186_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1186 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[13 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1245 = in.in_in_1_merged563_1245_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1245;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1187_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1187 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1246 = in.in_in_1_merged563_1246_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1246;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1188_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1188 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[13 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1245 = in.in_in_1_merged563_1245_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1245;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1189_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1189 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1246 = in.in_in_1_merged563_1246_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1246;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1190_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1190 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[14 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1246 = in.in_in_1_merged563_1246_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1246;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1191_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1191 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1247 = in.in_in_1_merged563_1247_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1247;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1192_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1192 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[14 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1246 = in.in_in_1_merged563_1246_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1246;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1193_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1193 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1247 = in.in_in_1_merged563_1247_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1247;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1194_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1194 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[15 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1247 = in.in_in_1_merged563_1247_merged_banks_4.peek_1();
  return value_in_in_1_merged563_1247;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1195_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1195 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[16 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1232 = in.in_in_1_merged563_1232_merged_banks_4.peek_135();
  return value_in_in_1_merged563_1232;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1196_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1196 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[15 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1247 = in.in_in_1_merged563_1247_merged_banks_4.peek_136();
  return value_in_in_1_merged563_1247;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1197_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1197 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[16 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1232 = in.in_in_1_merged563_1232_merged_banks_4.peek_135();
  return value_in_in_1_merged563_1232;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1198_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1198 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[16 + 16stg0_1, 1 + stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1232 = in.in_in_1_merged563_1232_merged_banks_4.peek_0();
  return value_in_in_1_merged563_1232;
  return 0;
}

inline hw_uint<16> in_stg0_1_merged566_1199_select(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // in_stg0_1_merged566_1199 read pattern: { stg0_1_merged566[root = 0, stg0_0, stg0_1] -> in[17 + 16stg0_1, stg0_0] : 0 <= stg0_0 <= 1093 and 0 <= stg0_1 <= 133 }
  // Read schedule : { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  // Write schedule: { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
  auto value_in_in_1_merged563_1233 = in.in_in_1_merged563_1233_merged_banks_4.peek_135();
  return value_in_in_1_merged563_1233;
  return 0;
}

// # of bundles = 2
// in_1_merged563_write
//	in_in_1_merged563_1232
//	in_in_1_merged563_1233
//	in_in_1_merged563_1234
//	in_in_1_merged563_1235
//	in_in_1_merged563_1236
//	in_in_1_merged563_1237
//	in_in_1_merged563_1238
//	in_in_1_merged563_1239
//	in_in_1_merged563_1240
//	in_in_1_merged563_1241
//	in_in_1_merged563_1242
//	in_in_1_merged563_1243
//	in_in_1_merged563_1244
//	in_in_1_merged563_1245
//	in_in_1_merged563_1246
//	in_in_1_merged563_1247
inline void in_in_1_merged563_write_bundle_write(hw_uint<256>& in_1_merged563_write, in_cache& in, int root, int in_0, int in_1, int dynamic_address) {
	hw_uint<16> in_in_1_merged563_1232_res = in_1_merged563_write.extract<0, 15>();
	in_in_1_merged563_1232_write(in_in_1_merged563_1232_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1233_res = in_1_merged563_write.extract<16, 31>();
	in_in_1_merged563_1233_write(in_in_1_merged563_1233_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1234_res = in_1_merged563_write.extract<32, 47>();
	in_in_1_merged563_1234_write(in_in_1_merged563_1234_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1235_res = in_1_merged563_write.extract<48, 63>();
	in_in_1_merged563_1235_write(in_in_1_merged563_1235_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1236_res = in_1_merged563_write.extract<64, 79>();
	in_in_1_merged563_1236_write(in_in_1_merged563_1236_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1237_res = in_1_merged563_write.extract<80, 95>();
	in_in_1_merged563_1237_write(in_in_1_merged563_1237_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1238_res = in_1_merged563_write.extract<96, 111>();
	in_in_1_merged563_1238_write(in_in_1_merged563_1238_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1239_res = in_1_merged563_write.extract<112, 127>();
	in_in_1_merged563_1239_write(in_in_1_merged563_1239_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1240_res = in_1_merged563_write.extract<128, 143>();
	in_in_1_merged563_1240_write(in_in_1_merged563_1240_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1241_res = in_1_merged563_write.extract<144, 159>();
	in_in_1_merged563_1241_write(in_in_1_merged563_1241_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1242_res = in_1_merged563_write.extract<160, 175>();
	in_in_1_merged563_1242_write(in_in_1_merged563_1242_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1243_res = in_1_merged563_write.extract<176, 191>();
	in_in_1_merged563_1243_write(in_in_1_merged563_1243_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1244_res = in_1_merged563_write.extract<192, 207>();
	in_in_1_merged563_1244_write(in_in_1_merged563_1244_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1245_res = in_1_merged563_write.extract<208, 223>();
	in_in_1_merged563_1245_write(in_in_1_merged563_1245_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1246_res = in_1_merged563_write.extract<224, 239>();
	in_in_1_merged563_1246_write(in_in_1_merged563_1246_res, in, root, in_0, in_1, dynamic_address);
	hw_uint<16> in_in_1_merged563_1247_res = in_1_merged563_write.extract<240, 255>();
	in_in_1_merged563_1247_write(in_in_1_merged563_1247_res, in, root, in_0, in_1, dynamic_address);
}

// stg0_1_merged566_read
//	in_stg0_1_merged566_1136
//	in_stg0_1_merged566_1137
//	in_stg0_1_merged566_1138
//	in_stg0_1_merged566_1139
//	in_stg0_1_merged566_1140
//	in_stg0_1_merged566_1141
//	in_stg0_1_merged566_1142
//	in_stg0_1_merged566_1143
//	in_stg0_1_merged566_1144
//	in_stg0_1_merged566_1145
//	in_stg0_1_merged566_1146
//	in_stg0_1_merged566_1147
//	in_stg0_1_merged566_1148
//	in_stg0_1_merged566_1149
//	in_stg0_1_merged566_1150
//	in_stg0_1_merged566_1151
//	in_stg0_1_merged566_1152
//	in_stg0_1_merged566_1153
//	in_stg0_1_merged566_1154
//	in_stg0_1_merged566_1155
//	in_stg0_1_merged566_1156
//	in_stg0_1_merged566_1157
//	in_stg0_1_merged566_1158
//	in_stg0_1_merged566_1159
//	in_stg0_1_merged566_1160
//	in_stg0_1_merged566_1161
//	in_stg0_1_merged566_1162
//	in_stg0_1_merged566_1163
//	in_stg0_1_merged566_1164
//	in_stg0_1_merged566_1165
//	in_stg0_1_merged566_1166
//	in_stg0_1_merged566_1167
//	in_stg0_1_merged566_1168
//	in_stg0_1_merged566_1169
//	in_stg0_1_merged566_1170
//	in_stg0_1_merged566_1171
//	in_stg0_1_merged566_1172
//	in_stg0_1_merged566_1173
//	in_stg0_1_merged566_1174
//	in_stg0_1_merged566_1175
//	in_stg0_1_merged566_1176
//	in_stg0_1_merged566_1177
//	in_stg0_1_merged566_1178
//	in_stg0_1_merged566_1179
//	in_stg0_1_merged566_1180
//	in_stg0_1_merged566_1181
//	in_stg0_1_merged566_1182
//	in_stg0_1_merged566_1183
//	in_stg0_1_merged566_1184
//	in_stg0_1_merged566_1185
//	in_stg0_1_merged566_1186
//	in_stg0_1_merged566_1187
//	in_stg0_1_merged566_1188
//	in_stg0_1_merged566_1189
//	in_stg0_1_merged566_1190
//	in_stg0_1_merged566_1191
//	in_stg0_1_merged566_1192
//	in_stg0_1_merged566_1193
//	in_stg0_1_merged566_1194
//	in_stg0_1_merged566_1195
//	in_stg0_1_merged566_1196
//	in_stg0_1_merged566_1197
//	in_stg0_1_merged566_1198
//	in_stg0_1_merged566_1199
inline hw_uint<1024> in_stg0_1_merged566_read_bundle_read(in_cache& in, int root, int stg0_0, int stg0_1, int dynamic_address) {
  // # of ports in bundle: 64
    // in_stg0_1_merged566_1136
    // in_stg0_1_merged566_1137
    // in_stg0_1_merged566_1138
    // in_stg0_1_merged566_1139
    // in_stg0_1_merged566_1140
    // in_stg0_1_merged566_1141
    // in_stg0_1_merged566_1142
    // in_stg0_1_merged566_1143
    // in_stg0_1_merged566_1144
    // in_stg0_1_merged566_1145
    // in_stg0_1_merged566_1146
    // in_stg0_1_merged566_1147
    // in_stg0_1_merged566_1148
    // in_stg0_1_merged566_1149
    // in_stg0_1_merged566_1150
    // in_stg0_1_merged566_1151
    // in_stg0_1_merged566_1152
    // in_stg0_1_merged566_1153
    // in_stg0_1_merged566_1154
    // in_stg0_1_merged566_1155
    // in_stg0_1_merged566_1156
    // in_stg0_1_merged566_1157
    // in_stg0_1_merged566_1158
    // in_stg0_1_merged566_1159
    // in_stg0_1_merged566_1160
    // in_stg0_1_merged566_1161
    // in_stg0_1_merged566_1162
    // in_stg0_1_merged566_1163
    // in_stg0_1_merged566_1164
    // in_stg0_1_merged566_1165
    // in_stg0_1_merged566_1166
    // in_stg0_1_merged566_1167
    // in_stg0_1_merged566_1168
    // in_stg0_1_merged566_1169
    // in_stg0_1_merged566_1170
    // in_stg0_1_merged566_1171
    // in_stg0_1_merged566_1172
    // in_stg0_1_merged566_1173
    // in_stg0_1_merged566_1174
    // in_stg0_1_merged566_1175
    // in_stg0_1_merged566_1176
    // in_stg0_1_merged566_1177
    // in_stg0_1_merged566_1178
    // in_stg0_1_merged566_1179
    // in_stg0_1_merged566_1180
    // in_stg0_1_merged566_1181
    // in_stg0_1_merged566_1182
    // in_stg0_1_merged566_1183
    // in_stg0_1_merged566_1184
    // in_stg0_1_merged566_1185
    // in_stg0_1_merged566_1186
    // in_stg0_1_merged566_1187
    // in_stg0_1_merged566_1188
    // in_stg0_1_merged566_1189
    // in_stg0_1_merged566_1190
    // in_stg0_1_merged566_1191
    // in_stg0_1_merged566_1192
    // in_stg0_1_merged566_1193
    // in_stg0_1_merged566_1194
    // in_stg0_1_merged566_1195
    // in_stg0_1_merged566_1196
    // in_stg0_1_merged566_1197
    // in_stg0_1_merged566_1198
    // in_stg0_1_merged566_1199

	hw_uint<1024> result;
	hw_uint<16> in_stg0_1_merged566_1136_res = in_stg0_1_merged566_1136_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<0, 1024>(result, in_stg0_1_merged566_1136_res);
	hw_uint<16> in_stg0_1_merged566_1137_res = in_stg0_1_merged566_1137_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<16, 1024>(result, in_stg0_1_merged566_1137_res);
	hw_uint<16> in_stg0_1_merged566_1138_res = in_stg0_1_merged566_1138_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<32, 1024>(result, in_stg0_1_merged566_1138_res);
	hw_uint<16> in_stg0_1_merged566_1139_res = in_stg0_1_merged566_1139_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<48, 1024>(result, in_stg0_1_merged566_1139_res);
	hw_uint<16> in_stg0_1_merged566_1140_res = in_stg0_1_merged566_1140_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<64, 1024>(result, in_stg0_1_merged566_1140_res);
	hw_uint<16> in_stg0_1_merged566_1141_res = in_stg0_1_merged566_1141_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<80, 1024>(result, in_stg0_1_merged566_1141_res);
	hw_uint<16> in_stg0_1_merged566_1142_res = in_stg0_1_merged566_1142_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<96, 1024>(result, in_stg0_1_merged566_1142_res);
	hw_uint<16> in_stg0_1_merged566_1143_res = in_stg0_1_merged566_1143_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<112, 1024>(result, in_stg0_1_merged566_1143_res);
	hw_uint<16> in_stg0_1_merged566_1144_res = in_stg0_1_merged566_1144_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<128, 1024>(result, in_stg0_1_merged566_1144_res);
	hw_uint<16> in_stg0_1_merged566_1145_res = in_stg0_1_merged566_1145_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<144, 1024>(result, in_stg0_1_merged566_1145_res);
	hw_uint<16> in_stg0_1_merged566_1146_res = in_stg0_1_merged566_1146_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<160, 1024>(result, in_stg0_1_merged566_1146_res);
	hw_uint<16> in_stg0_1_merged566_1147_res = in_stg0_1_merged566_1147_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<176, 1024>(result, in_stg0_1_merged566_1147_res);
	hw_uint<16> in_stg0_1_merged566_1148_res = in_stg0_1_merged566_1148_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<192, 1024>(result, in_stg0_1_merged566_1148_res);
	hw_uint<16> in_stg0_1_merged566_1149_res = in_stg0_1_merged566_1149_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<208, 1024>(result, in_stg0_1_merged566_1149_res);
	hw_uint<16> in_stg0_1_merged566_1150_res = in_stg0_1_merged566_1150_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<224, 1024>(result, in_stg0_1_merged566_1150_res);
	hw_uint<16> in_stg0_1_merged566_1151_res = in_stg0_1_merged566_1151_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<240, 1024>(result, in_stg0_1_merged566_1151_res);
	hw_uint<16> in_stg0_1_merged566_1152_res = in_stg0_1_merged566_1152_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<256, 1024>(result, in_stg0_1_merged566_1152_res);
	hw_uint<16> in_stg0_1_merged566_1153_res = in_stg0_1_merged566_1153_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<272, 1024>(result, in_stg0_1_merged566_1153_res);
	hw_uint<16> in_stg0_1_merged566_1154_res = in_stg0_1_merged566_1154_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<288, 1024>(result, in_stg0_1_merged566_1154_res);
	hw_uint<16> in_stg0_1_merged566_1155_res = in_stg0_1_merged566_1155_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<304, 1024>(result, in_stg0_1_merged566_1155_res);
	hw_uint<16> in_stg0_1_merged566_1156_res = in_stg0_1_merged566_1156_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<320, 1024>(result, in_stg0_1_merged566_1156_res);
	hw_uint<16> in_stg0_1_merged566_1157_res = in_stg0_1_merged566_1157_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<336, 1024>(result, in_stg0_1_merged566_1157_res);
	hw_uint<16> in_stg0_1_merged566_1158_res = in_stg0_1_merged566_1158_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<352, 1024>(result, in_stg0_1_merged566_1158_res);
	hw_uint<16> in_stg0_1_merged566_1159_res = in_stg0_1_merged566_1159_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<368, 1024>(result, in_stg0_1_merged566_1159_res);
	hw_uint<16> in_stg0_1_merged566_1160_res = in_stg0_1_merged566_1160_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<384, 1024>(result, in_stg0_1_merged566_1160_res);
	hw_uint<16> in_stg0_1_merged566_1161_res = in_stg0_1_merged566_1161_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<400, 1024>(result, in_stg0_1_merged566_1161_res);
	hw_uint<16> in_stg0_1_merged566_1162_res = in_stg0_1_merged566_1162_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<416, 1024>(result, in_stg0_1_merged566_1162_res);
	hw_uint<16> in_stg0_1_merged566_1163_res = in_stg0_1_merged566_1163_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<432, 1024>(result, in_stg0_1_merged566_1163_res);
	hw_uint<16> in_stg0_1_merged566_1164_res = in_stg0_1_merged566_1164_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<448, 1024>(result, in_stg0_1_merged566_1164_res);
	hw_uint<16> in_stg0_1_merged566_1165_res = in_stg0_1_merged566_1165_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<464, 1024>(result, in_stg0_1_merged566_1165_res);
	hw_uint<16> in_stg0_1_merged566_1166_res = in_stg0_1_merged566_1166_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<480, 1024>(result, in_stg0_1_merged566_1166_res);
	hw_uint<16> in_stg0_1_merged566_1167_res = in_stg0_1_merged566_1167_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<496, 1024>(result, in_stg0_1_merged566_1167_res);
	hw_uint<16> in_stg0_1_merged566_1168_res = in_stg0_1_merged566_1168_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<512, 1024>(result, in_stg0_1_merged566_1168_res);
	hw_uint<16> in_stg0_1_merged566_1169_res = in_stg0_1_merged566_1169_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<528, 1024>(result, in_stg0_1_merged566_1169_res);
	hw_uint<16> in_stg0_1_merged566_1170_res = in_stg0_1_merged566_1170_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<544, 1024>(result, in_stg0_1_merged566_1170_res);
	hw_uint<16> in_stg0_1_merged566_1171_res = in_stg0_1_merged566_1171_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<560, 1024>(result, in_stg0_1_merged566_1171_res);
	hw_uint<16> in_stg0_1_merged566_1172_res = in_stg0_1_merged566_1172_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<576, 1024>(result, in_stg0_1_merged566_1172_res);
	hw_uint<16> in_stg0_1_merged566_1173_res = in_stg0_1_merged566_1173_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<592, 1024>(result, in_stg0_1_merged566_1173_res);
	hw_uint<16> in_stg0_1_merged566_1174_res = in_stg0_1_merged566_1174_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<608, 1024>(result, in_stg0_1_merged566_1174_res);
	hw_uint<16> in_stg0_1_merged566_1175_res = in_stg0_1_merged566_1175_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<624, 1024>(result, in_stg0_1_merged566_1175_res);
	hw_uint<16> in_stg0_1_merged566_1176_res = in_stg0_1_merged566_1176_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<640, 1024>(result, in_stg0_1_merged566_1176_res);
	hw_uint<16> in_stg0_1_merged566_1177_res = in_stg0_1_merged566_1177_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<656, 1024>(result, in_stg0_1_merged566_1177_res);
	hw_uint<16> in_stg0_1_merged566_1178_res = in_stg0_1_merged566_1178_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<672, 1024>(result, in_stg0_1_merged566_1178_res);
	hw_uint<16> in_stg0_1_merged566_1179_res = in_stg0_1_merged566_1179_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<688, 1024>(result, in_stg0_1_merged566_1179_res);
	hw_uint<16> in_stg0_1_merged566_1180_res = in_stg0_1_merged566_1180_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<704, 1024>(result, in_stg0_1_merged566_1180_res);
	hw_uint<16> in_stg0_1_merged566_1181_res = in_stg0_1_merged566_1181_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<720, 1024>(result, in_stg0_1_merged566_1181_res);
	hw_uint<16> in_stg0_1_merged566_1182_res = in_stg0_1_merged566_1182_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<736, 1024>(result, in_stg0_1_merged566_1182_res);
	hw_uint<16> in_stg0_1_merged566_1183_res = in_stg0_1_merged566_1183_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<752, 1024>(result, in_stg0_1_merged566_1183_res);
	hw_uint<16> in_stg0_1_merged566_1184_res = in_stg0_1_merged566_1184_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<768, 1024>(result, in_stg0_1_merged566_1184_res);
	hw_uint<16> in_stg0_1_merged566_1185_res = in_stg0_1_merged566_1185_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<784, 1024>(result, in_stg0_1_merged566_1185_res);
	hw_uint<16> in_stg0_1_merged566_1186_res = in_stg0_1_merged566_1186_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<800, 1024>(result, in_stg0_1_merged566_1186_res);
	hw_uint<16> in_stg0_1_merged566_1187_res = in_stg0_1_merged566_1187_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<816, 1024>(result, in_stg0_1_merged566_1187_res);
	hw_uint<16> in_stg0_1_merged566_1188_res = in_stg0_1_merged566_1188_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<832, 1024>(result, in_stg0_1_merged566_1188_res);
	hw_uint<16> in_stg0_1_merged566_1189_res = in_stg0_1_merged566_1189_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<848, 1024>(result, in_stg0_1_merged566_1189_res);
	hw_uint<16> in_stg0_1_merged566_1190_res = in_stg0_1_merged566_1190_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<864, 1024>(result, in_stg0_1_merged566_1190_res);
	hw_uint<16> in_stg0_1_merged566_1191_res = in_stg0_1_merged566_1191_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<880, 1024>(result, in_stg0_1_merged566_1191_res);
	hw_uint<16> in_stg0_1_merged566_1192_res = in_stg0_1_merged566_1192_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<896, 1024>(result, in_stg0_1_merged566_1192_res);
	hw_uint<16> in_stg0_1_merged566_1193_res = in_stg0_1_merged566_1193_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<912, 1024>(result, in_stg0_1_merged566_1193_res);
	hw_uint<16> in_stg0_1_merged566_1194_res = in_stg0_1_merged566_1194_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<928, 1024>(result, in_stg0_1_merged566_1194_res);
	hw_uint<16> in_stg0_1_merged566_1195_res = in_stg0_1_merged566_1195_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<944, 1024>(result, in_stg0_1_merged566_1195_res);
	hw_uint<16> in_stg0_1_merged566_1196_res = in_stg0_1_merged566_1196_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<960, 1024>(result, in_stg0_1_merged566_1196_res);
	hw_uint<16> in_stg0_1_merged566_1197_res = in_stg0_1_merged566_1197_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<976, 1024>(result, in_stg0_1_merged566_1197_res);
	hw_uint<16> in_stg0_1_merged566_1198_res = in_stg0_1_merged566_1198_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<992, 1024>(result, in_stg0_1_merged566_1198_res);
	hw_uint<16> in_stg0_1_merged566_1199_res = in_stg0_1_merged566_1199_select(in, root, stg0_0, stg0_1, dynamic_address);
	set_at<1008, 1024>(result, in_stg0_1_merged566_1199_res);
	return result;
}

struct stg0_stg0_1_merged566_1120_merged_banks_4_cache {
	// RAM Box: {[0, 2128], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 134, 135
	hw_uint<16> f0;
	fifo<hw_uint<16>, 133> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_134() {
		return f2;
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1121_merged_banks_4_cache {
	// RAM Box: {[1, 2129], [0, 1092]}
	// Capacity: 136
	// # of read delays: 4
  // 0, 1, 134, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}

	inline hw_uint<16> peek_135() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1122_merged_banks_4_cache {
	// RAM Box: {[2, 2114], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1123_merged_banks_4_cache {
	// RAM Box: {[3, 2115], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1124_merged_banks_4_cache {
	// RAM Box: {[4, 2116], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1125_merged_banks_4_cache {
	// RAM Box: {[5, 2117], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1126_merged_banks_4_cache {
	// RAM Box: {[6, 2118], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1127_merged_banks_4_cache {
	// RAM Box: {[7, 2119], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1128_merged_banks_4_cache {
	// RAM Box: {[8, 2120], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1129_merged_banks_4_cache {
	// RAM Box: {[9, 2121], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1130_merged_banks_4_cache {
	// RAM Box: {[10, 2122], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1131_merged_banks_4_cache {
	// RAM Box: {[11, 2123], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1132_merged_banks_4_cache {
	// RAM Box: {[12, 2124], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1133_merged_banks_4_cache {
	// RAM Box: {[13, 2125], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1134_merged_banks_4_cache {
	// RAM Box: {[14, 2126], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_stg0_1_merged566_1135_merged_banks_4_cache {
	// RAM Box: {[15, 2127], [0, 1093]}
	// Capacity: 136
	// # of read delays: 3
  // 0, 1, 135
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 133> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_135() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 133
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 133 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg0_cache {
  // Reader addrs...
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[1 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[1 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[1 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[2 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[3 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[4 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[5 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[6 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[7 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[8 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[9 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[10 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[11 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[12 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[13 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[14 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[15 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[16 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[16 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[16 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
    // { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[17 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // # of banks: 16
  stg0_stg0_1_merged566_1120_merged_banks_4_cache stg0_stg0_1_merged566_1120_merged_banks_4;
  stg0_stg0_1_merged566_1121_merged_banks_4_cache stg0_stg0_1_merged566_1121_merged_banks_4;
  stg0_stg0_1_merged566_1122_merged_banks_4_cache stg0_stg0_1_merged566_1122_merged_banks_4;
  stg0_stg0_1_merged566_1123_merged_banks_4_cache stg0_stg0_1_merged566_1123_merged_banks_4;
  stg0_stg0_1_merged566_1124_merged_banks_4_cache stg0_stg0_1_merged566_1124_merged_banks_4;
  stg0_stg0_1_merged566_1125_merged_banks_4_cache stg0_stg0_1_merged566_1125_merged_banks_4;
  stg0_stg0_1_merged566_1126_merged_banks_4_cache stg0_stg0_1_merged566_1126_merged_banks_4;
  stg0_stg0_1_merged566_1127_merged_banks_4_cache stg0_stg0_1_merged566_1127_merged_banks_4;
  stg0_stg0_1_merged566_1128_merged_banks_4_cache stg0_stg0_1_merged566_1128_merged_banks_4;
  stg0_stg0_1_merged566_1129_merged_banks_4_cache stg0_stg0_1_merged566_1129_merged_banks_4;
  stg0_stg0_1_merged566_1130_merged_banks_4_cache stg0_stg0_1_merged566_1130_merged_banks_4;
  stg0_stg0_1_merged566_1131_merged_banks_4_cache stg0_stg0_1_merged566_1131_merged_banks_4;
  stg0_stg0_1_merged566_1132_merged_banks_4_cache stg0_stg0_1_merged566_1132_merged_banks_4;
  stg0_stg0_1_merged566_1133_merged_banks_4_cache stg0_stg0_1_merged566_1133_merged_banks_4;
  stg0_stg0_1_merged566_1134_merged_banks_4_cache stg0_stg0_1_merged566_1134_merged_banks_4;
  stg0_stg0_1_merged566_1135_merged_banks_4_cache stg0_stg0_1_merged566_1135_merged_banks_4;
};



inline void stg0_stg0_1_merged566_1120_write(hw_uint<16>& stg0_stg0_1_merged566_1120, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1120_merged_banks_4.push(stg0_stg0_1_merged566_1120);
}

inline void stg0_stg0_1_merged566_1121_write(hw_uint<16>& stg0_stg0_1_merged566_1121, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1121_merged_banks_4.push(stg0_stg0_1_merged566_1121);
}

inline void stg0_stg0_1_merged566_1122_write(hw_uint<16>& stg0_stg0_1_merged566_1122, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1122_merged_banks_4.push(stg0_stg0_1_merged566_1122);
}

inline void stg0_stg0_1_merged566_1123_write(hw_uint<16>& stg0_stg0_1_merged566_1123, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1123_merged_banks_4.push(stg0_stg0_1_merged566_1123);
}

inline void stg0_stg0_1_merged566_1124_write(hw_uint<16>& stg0_stg0_1_merged566_1124, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1124_merged_banks_4.push(stg0_stg0_1_merged566_1124);
}

inline void stg0_stg0_1_merged566_1125_write(hw_uint<16>& stg0_stg0_1_merged566_1125, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1125_merged_banks_4.push(stg0_stg0_1_merged566_1125);
}

inline void stg0_stg0_1_merged566_1126_write(hw_uint<16>& stg0_stg0_1_merged566_1126, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1126_merged_banks_4.push(stg0_stg0_1_merged566_1126);
}

inline void stg0_stg0_1_merged566_1127_write(hw_uint<16>& stg0_stg0_1_merged566_1127, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1127_merged_banks_4.push(stg0_stg0_1_merged566_1127);
}

inline void stg0_stg0_1_merged566_1128_write(hw_uint<16>& stg0_stg0_1_merged566_1128, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1128_merged_banks_4.push(stg0_stg0_1_merged566_1128);
}

inline void stg0_stg0_1_merged566_1129_write(hw_uint<16>& stg0_stg0_1_merged566_1129, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1129_merged_banks_4.push(stg0_stg0_1_merged566_1129);
}

inline void stg0_stg0_1_merged566_1130_write(hw_uint<16>& stg0_stg0_1_merged566_1130, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1130_merged_banks_4.push(stg0_stg0_1_merged566_1130);
}

inline void stg0_stg0_1_merged566_1131_write(hw_uint<16>& stg0_stg0_1_merged566_1131, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1131_merged_banks_4.push(stg0_stg0_1_merged566_1131);
}

inline void stg0_stg0_1_merged566_1132_write(hw_uint<16>& stg0_stg0_1_merged566_1132, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1132_merged_banks_4.push(stg0_stg0_1_merged566_1132);
}

inline void stg0_stg0_1_merged566_1133_write(hw_uint<16>& stg0_stg0_1_merged566_1133, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1133_merged_banks_4.push(stg0_stg0_1_merged566_1133);
}

inline void stg0_stg0_1_merged566_1134_write(hw_uint<16>& stg0_stg0_1_merged566_1134, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1134_merged_banks_4.push(stg0_stg0_1_merged566_1134);
}

inline void stg0_stg0_1_merged566_1135_write(hw_uint<16>& stg0_stg0_1_merged566_1135, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
  stg0.stg0_stg0_1_merged566_1135_merged_banks_4.push(stg0_stg0_1_merged566_1135);
}

inline hw_uint<16> stg0_stg1_1_merged569_656_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_656 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1120 = stg0.stg0_stg0_1_merged566_1120_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1120;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_657_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_657 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[1 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1121 = stg0.stg0_stg0_1_merged566_1121_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1121;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_658_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_658 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[1 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1121 = stg0.stg0_stg0_1_merged566_1121_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1121;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_659_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_659 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1122 = stg0.stg0_stg0_1_merged566_1122_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1122;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_660_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_660 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[1 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1121 = stg0.stg0_stg0_1_merged566_1121_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1121;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_661_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_661 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1122 = stg0.stg0_stg0_1_merged566_1122_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1122;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_662_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_662 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[2 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1122 = stg0.stg0_stg0_1_merged566_1122_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1122;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_663_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_663 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1123 = stg0.stg0_stg0_1_merged566_1123_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1123;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_664_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_664 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[2 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1122 = stg0.stg0_stg0_1_merged566_1122_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1122;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_665_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_665 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1123 = stg0.stg0_stg0_1_merged566_1123_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1123;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_666_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_666 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[3 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1123 = stg0.stg0_stg0_1_merged566_1123_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1123;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_667_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_667 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1124 = stg0.stg0_stg0_1_merged566_1124_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1124;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_668_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_668 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[3 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1123 = stg0.stg0_stg0_1_merged566_1123_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1123;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_669_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_669 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1124 = stg0.stg0_stg0_1_merged566_1124_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1124;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_670_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_670 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[4 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1124 = stg0.stg0_stg0_1_merged566_1124_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1124;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_671_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_671 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1125 = stg0.stg0_stg0_1_merged566_1125_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1125;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_672_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_672 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[4 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1124 = stg0.stg0_stg0_1_merged566_1124_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1124;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_673_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_673 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1125 = stg0.stg0_stg0_1_merged566_1125_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1125;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_674_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_674 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[5 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1125 = stg0.stg0_stg0_1_merged566_1125_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1125;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_675_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_675 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1126 = stg0.stg0_stg0_1_merged566_1126_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1126;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_676_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_676 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[5 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1125 = stg0.stg0_stg0_1_merged566_1125_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1125;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_677_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_677 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1126 = stg0.stg0_stg0_1_merged566_1126_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1126;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_678_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_678 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[6 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1126 = stg0.stg0_stg0_1_merged566_1126_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1126;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_679_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_679 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1127 = stg0.stg0_stg0_1_merged566_1127_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1127;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_680_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_680 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[6 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1126 = stg0.stg0_stg0_1_merged566_1126_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1126;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_681_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_681 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1127 = stg0.stg0_stg0_1_merged566_1127_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1127;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_682_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_682 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[7 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1127 = stg0.stg0_stg0_1_merged566_1127_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1127;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_683_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_683 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1128 = stg0.stg0_stg0_1_merged566_1128_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1128;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_684_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_684 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[7 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1127 = stg0.stg0_stg0_1_merged566_1127_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1127;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_685_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_685 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1128 = stg0.stg0_stg0_1_merged566_1128_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1128;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_686_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_686 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[8 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1128 = stg0.stg0_stg0_1_merged566_1128_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1128;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_687_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_687 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1129 = stg0.stg0_stg0_1_merged566_1129_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1129;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_688_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_688 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[8 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1128 = stg0.stg0_stg0_1_merged566_1128_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1128;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_689_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_689 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1129 = stg0.stg0_stg0_1_merged566_1129_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1129;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_690_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_690 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[9 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1129 = stg0.stg0_stg0_1_merged566_1129_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1129;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_691_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_691 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1130 = stg0.stg0_stg0_1_merged566_1130_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1130;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_692_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_692 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[9 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1129 = stg0.stg0_stg0_1_merged566_1129_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1129;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_693_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_693 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1130 = stg0.stg0_stg0_1_merged566_1130_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1130;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_694_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_694 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[10 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1130 = stg0.stg0_stg0_1_merged566_1130_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1130;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_695_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_695 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1131 = stg0.stg0_stg0_1_merged566_1131_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1131;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_696_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_696 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[10 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1130 = stg0.stg0_stg0_1_merged566_1130_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1130;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_697_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_697 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1131 = stg0.stg0_stg0_1_merged566_1131_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1131;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_698_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_698 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[11 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1131 = stg0.stg0_stg0_1_merged566_1131_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1131;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_699_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_699 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1132 = stg0.stg0_stg0_1_merged566_1132_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1132;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_700_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_700 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[11 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1131 = stg0.stg0_stg0_1_merged566_1131_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1131;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_701_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_701 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1132 = stg0.stg0_stg0_1_merged566_1132_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1132;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_702_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_702 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[12 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1132 = stg0.stg0_stg0_1_merged566_1132_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1132;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_703_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_703 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1133 = stg0.stg0_stg0_1_merged566_1133_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1133;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_704_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_704 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[12 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1132 = stg0.stg0_stg0_1_merged566_1132_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1132;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_705_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_705 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1133 = stg0.stg0_stg0_1_merged566_1133_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1133;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_706_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_706 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[13 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1133 = stg0.stg0_stg0_1_merged566_1133_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1133;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_707_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_707 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1134 = stg0.stg0_stg0_1_merged566_1134_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1134;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_708_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_708 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[13 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1133 = stg0.stg0_stg0_1_merged566_1133_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1133;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_709_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_709 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1134 = stg0.stg0_stg0_1_merged566_1134_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1134;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_710_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_710 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[14 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1134 = stg0.stg0_stg0_1_merged566_1134_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1134;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_711_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_711 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1135 = stg0.stg0_stg0_1_merged566_1135_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1135;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_712_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_712 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[14 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1134 = stg0.stg0_stg0_1_merged566_1134_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1134;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_713_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_713 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1135 = stg0.stg0_stg0_1_merged566_1135_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1135;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_714_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_714 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[15 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1135 = stg0.stg0_stg0_1_merged566_1135_merged_banks_4.peek_1();
  return value_stg0_stg0_1_merged566_1135;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_715_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_715 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[16 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1120 = stg0.stg0_stg0_1_merged566_1120_merged_banks_4.peek_134();
  return value_stg0_stg0_1_merged566_1120;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_716_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_716 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[15 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1135 = stg0.stg0_stg0_1_merged566_1135_merged_banks_4.peek_135();
  return value_stg0_stg0_1_merged566_1135;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_717_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_717 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[16 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1120 = stg0.stg0_stg0_1_merged566_1120_merged_banks_4.peek_134();
  return value_stg0_stg0_1_merged566_1120;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_718_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_718 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[16 + 16stg1_1, 1 + stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1120 = stg0.stg0_stg0_1_merged566_1120_merged_banks_4.peek_0();
  return value_stg0_stg0_1_merged566_1120;
  return 0;
}

inline hw_uint<16> stg0_stg1_1_merged569_719_select(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg0_stg1_1_merged569_719 read pattern: { stg1_1_merged569[root = 0, stg1_0, stg1_1] -> stg0[17 + 16stg1_1, stg1_0] : 0 <= stg1_0 <= 1092 and 0 <= stg1_1 <= 132 }
  // Read schedule : { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  // Write schedule: { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
  auto value_stg0_stg0_1_merged566_1121 = stg0.stg0_stg0_1_merged566_1121_merged_banks_4.peek_134();
  return value_stg0_stg0_1_merged566_1121;
  return 0;
}

// # of bundles = 2
// stg0_1_merged566_write
//	stg0_stg0_1_merged566_1120
//	stg0_stg0_1_merged566_1121
//	stg0_stg0_1_merged566_1122
//	stg0_stg0_1_merged566_1123
//	stg0_stg0_1_merged566_1124
//	stg0_stg0_1_merged566_1125
//	stg0_stg0_1_merged566_1126
//	stg0_stg0_1_merged566_1127
//	stg0_stg0_1_merged566_1128
//	stg0_stg0_1_merged566_1129
//	stg0_stg0_1_merged566_1130
//	stg0_stg0_1_merged566_1131
//	stg0_stg0_1_merged566_1132
//	stg0_stg0_1_merged566_1133
//	stg0_stg0_1_merged566_1134
//	stg0_stg0_1_merged566_1135
inline void stg0_stg0_1_merged566_write_bundle_write(hw_uint<256>& stg0_1_merged566_write, stg0_cache& stg0, int root, int stg0_0, int stg0_1, int dynamic_address) {
	hw_uint<16> stg0_stg0_1_merged566_1120_res = stg0_1_merged566_write.extract<0, 15>();
	stg0_stg0_1_merged566_1120_write(stg0_stg0_1_merged566_1120_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1121_res = stg0_1_merged566_write.extract<16, 31>();
	stg0_stg0_1_merged566_1121_write(stg0_stg0_1_merged566_1121_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1122_res = stg0_1_merged566_write.extract<32, 47>();
	stg0_stg0_1_merged566_1122_write(stg0_stg0_1_merged566_1122_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1123_res = stg0_1_merged566_write.extract<48, 63>();
	stg0_stg0_1_merged566_1123_write(stg0_stg0_1_merged566_1123_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1124_res = stg0_1_merged566_write.extract<64, 79>();
	stg0_stg0_1_merged566_1124_write(stg0_stg0_1_merged566_1124_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1125_res = stg0_1_merged566_write.extract<80, 95>();
	stg0_stg0_1_merged566_1125_write(stg0_stg0_1_merged566_1125_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1126_res = stg0_1_merged566_write.extract<96, 111>();
	stg0_stg0_1_merged566_1126_write(stg0_stg0_1_merged566_1126_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1127_res = stg0_1_merged566_write.extract<112, 127>();
	stg0_stg0_1_merged566_1127_write(stg0_stg0_1_merged566_1127_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1128_res = stg0_1_merged566_write.extract<128, 143>();
	stg0_stg0_1_merged566_1128_write(stg0_stg0_1_merged566_1128_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1129_res = stg0_1_merged566_write.extract<144, 159>();
	stg0_stg0_1_merged566_1129_write(stg0_stg0_1_merged566_1129_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1130_res = stg0_1_merged566_write.extract<160, 175>();
	stg0_stg0_1_merged566_1130_write(stg0_stg0_1_merged566_1130_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1131_res = stg0_1_merged566_write.extract<176, 191>();
	stg0_stg0_1_merged566_1131_write(stg0_stg0_1_merged566_1131_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1132_res = stg0_1_merged566_write.extract<192, 207>();
	stg0_stg0_1_merged566_1132_write(stg0_stg0_1_merged566_1132_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1133_res = stg0_1_merged566_write.extract<208, 223>();
	stg0_stg0_1_merged566_1133_write(stg0_stg0_1_merged566_1133_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1134_res = stg0_1_merged566_write.extract<224, 239>();
	stg0_stg0_1_merged566_1134_write(stg0_stg0_1_merged566_1134_res, stg0, root, stg0_0, stg0_1, dynamic_address);
	hw_uint<16> stg0_stg0_1_merged566_1135_res = stg0_1_merged566_write.extract<240, 255>();
	stg0_stg0_1_merged566_1135_write(stg0_stg0_1_merged566_1135_res, stg0, root, stg0_0, stg0_1, dynamic_address);
}

// stg1_1_merged569_read
//	stg0_stg1_1_merged569_656
//	stg0_stg1_1_merged569_657
//	stg0_stg1_1_merged569_658
//	stg0_stg1_1_merged569_659
//	stg0_stg1_1_merged569_660
//	stg0_stg1_1_merged569_661
//	stg0_stg1_1_merged569_662
//	stg0_stg1_1_merged569_663
//	stg0_stg1_1_merged569_664
//	stg0_stg1_1_merged569_665
//	stg0_stg1_1_merged569_666
//	stg0_stg1_1_merged569_667
//	stg0_stg1_1_merged569_668
//	stg0_stg1_1_merged569_669
//	stg0_stg1_1_merged569_670
//	stg0_stg1_1_merged569_671
//	stg0_stg1_1_merged569_672
//	stg0_stg1_1_merged569_673
//	stg0_stg1_1_merged569_674
//	stg0_stg1_1_merged569_675
//	stg0_stg1_1_merged569_676
//	stg0_stg1_1_merged569_677
//	stg0_stg1_1_merged569_678
//	stg0_stg1_1_merged569_679
//	stg0_stg1_1_merged569_680
//	stg0_stg1_1_merged569_681
//	stg0_stg1_1_merged569_682
//	stg0_stg1_1_merged569_683
//	stg0_stg1_1_merged569_684
//	stg0_stg1_1_merged569_685
//	stg0_stg1_1_merged569_686
//	stg0_stg1_1_merged569_687
//	stg0_stg1_1_merged569_688
//	stg0_stg1_1_merged569_689
//	stg0_stg1_1_merged569_690
//	stg0_stg1_1_merged569_691
//	stg0_stg1_1_merged569_692
//	stg0_stg1_1_merged569_693
//	stg0_stg1_1_merged569_694
//	stg0_stg1_1_merged569_695
//	stg0_stg1_1_merged569_696
//	stg0_stg1_1_merged569_697
//	stg0_stg1_1_merged569_698
//	stg0_stg1_1_merged569_699
//	stg0_stg1_1_merged569_700
//	stg0_stg1_1_merged569_701
//	stg0_stg1_1_merged569_702
//	stg0_stg1_1_merged569_703
//	stg0_stg1_1_merged569_704
//	stg0_stg1_1_merged569_705
//	stg0_stg1_1_merged569_706
//	stg0_stg1_1_merged569_707
//	stg0_stg1_1_merged569_708
//	stg0_stg1_1_merged569_709
//	stg0_stg1_1_merged569_710
//	stg0_stg1_1_merged569_711
//	stg0_stg1_1_merged569_712
//	stg0_stg1_1_merged569_713
//	stg0_stg1_1_merged569_714
//	stg0_stg1_1_merged569_715
//	stg0_stg1_1_merged569_716
//	stg0_stg1_1_merged569_717
//	stg0_stg1_1_merged569_718
//	stg0_stg1_1_merged569_719
inline hw_uint<1024> stg0_stg1_1_merged569_read_bundle_read(stg0_cache& stg0, int root, int stg1_0, int stg1_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg0_stg1_1_merged569_656
    // stg0_stg1_1_merged569_657
    // stg0_stg1_1_merged569_658
    // stg0_stg1_1_merged569_659
    // stg0_stg1_1_merged569_660
    // stg0_stg1_1_merged569_661
    // stg0_stg1_1_merged569_662
    // stg0_stg1_1_merged569_663
    // stg0_stg1_1_merged569_664
    // stg0_stg1_1_merged569_665
    // stg0_stg1_1_merged569_666
    // stg0_stg1_1_merged569_667
    // stg0_stg1_1_merged569_668
    // stg0_stg1_1_merged569_669
    // stg0_stg1_1_merged569_670
    // stg0_stg1_1_merged569_671
    // stg0_stg1_1_merged569_672
    // stg0_stg1_1_merged569_673
    // stg0_stg1_1_merged569_674
    // stg0_stg1_1_merged569_675
    // stg0_stg1_1_merged569_676
    // stg0_stg1_1_merged569_677
    // stg0_stg1_1_merged569_678
    // stg0_stg1_1_merged569_679
    // stg0_stg1_1_merged569_680
    // stg0_stg1_1_merged569_681
    // stg0_stg1_1_merged569_682
    // stg0_stg1_1_merged569_683
    // stg0_stg1_1_merged569_684
    // stg0_stg1_1_merged569_685
    // stg0_stg1_1_merged569_686
    // stg0_stg1_1_merged569_687
    // stg0_stg1_1_merged569_688
    // stg0_stg1_1_merged569_689
    // stg0_stg1_1_merged569_690
    // stg0_stg1_1_merged569_691
    // stg0_stg1_1_merged569_692
    // stg0_stg1_1_merged569_693
    // stg0_stg1_1_merged569_694
    // stg0_stg1_1_merged569_695
    // stg0_stg1_1_merged569_696
    // stg0_stg1_1_merged569_697
    // stg0_stg1_1_merged569_698
    // stg0_stg1_1_merged569_699
    // stg0_stg1_1_merged569_700
    // stg0_stg1_1_merged569_701
    // stg0_stg1_1_merged569_702
    // stg0_stg1_1_merged569_703
    // stg0_stg1_1_merged569_704
    // stg0_stg1_1_merged569_705
    // stg0_stg1_1_merged569_706
    // stg0_stg1_1_merged569_707
    // stg0_stg1_1_merged569_708
    // stg0_stg1_1_merged569_709
    // stg0_stg1_1_merged569_710
    // stg0_stg1_1_merged569_711
    // stg0_stg1_1_merged569_712
    // stg0_stg1_1_merged569_713
    // stg0_stg1_1_merged569_714
    // stg0_stg1_1_merged569_715
    // stg0_stg1_1_merged569_716
    // stg0_stg1_1_merged569_717
    // stg0_stg1_1_merged569_718
    // stg0_stg1_1_merged569_719

	hw_uint<1024> result;
	hw_uint<16> stg0_stg1_1_merged569_656_res = stg0_stg1_1_merged569_656_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<0, 1024>(result, stg0_stg1_1_merged569_656_res);
	hw_uint<16> stg0_stg1_1_merged569_657_res = stg0_stg1_1_merged569_657_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<16, 1024>(result, stg0_stg1_1_merged569_657_res);
	hw_uint<16> stg0_stg1_1_merged569_658_res = stg0_stg1_1_merged569_658_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<32, 1024>(result, stg0_stg1_1_merged569_658_res);
	hw_uint<16> stg0_stg1_1_merged569_659_res = stg0_stg1_1_merged569_659_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<48, 1024>(result, stg0_stg1_1_merged569_659_res);
	hw_uint<16> stg0_stg1_1_merged569_660_res = stg0_stg1_1_merged569_660_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<64, 1024>(result, stg0_stg1_1_merged569_660_res);
	hw_uint<16> stg0_stg1_1_merged569_661_res = stg0_stg1_1_merged569_661_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<80, 1024>(result, stg0_stg1_1_merged569_661_res);
	hw_uint<16> stg0_stg1_1_merged569_662_res = stg0_stg1_1_merged569_662_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<96, 1024>(result, stg0_stg1_1_merged569_662_res);
	hw_uint<16> stg0_stg1_1_merged569_663_res = stg0_stg1_1_merged569_663_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<112, 1024>(result, stg0_stg1_1_merged569_663_res);
	hw_uint<16> stg0_stg1_1_merged569_664_res = stg0_stg1_1_merged569_664_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<128, 1024>(result, stg0_stg1_1_merged569_664_res);
	hw_uint<16> stg0_stg1_1_merged569_665_res = stg0_stg1_1_merged569_665_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<144, 1024>(result, stg0_stg1_1_merged569_665_res);
	hw_uint<16> stg0_stg1_1_merged569_666_res = stg0_stg1_1_merged569_666_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<160, 1024>(result, stg0_stg1_1_merged569_666_res);
	hw_uint<16> stg0_stg1_1_merged569_667_res = stg0_stg1_1_merged569_667_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<176, 1024>(result, stg0_stg1_1_merged569_667_res);
	hw_uint<16> stg0_stg1_1_merged569_668_res = stg0_stg1_1_merged569_668_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<192, 1024>(result, stg0_stg1_1_merged569_668_res);
	hw_uint<16> stg0_stg1_1_merged569_669_res = stg0_stg1_1_merged569_669_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<208, 1024>(result, stg0_stg1_1_merged569_669_res);
	hw_uint<16> stg0_stg1_1_merged569_670_res = stg0_stg1_1_merged569_670_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<224, 1024>(result, stg0_stg1_1_merged569_670_res);
	hw_uint<16> stg0_stg1_1_merged569_671_res = stg0_stg1_1_merged569_671_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<240, 1024>(result, stg0_stg1_1_merged569_671_res);
	hw_uint<16> stg0_stg1_1_merged569_672_res = stg0_stg1_1_merged569_672_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<256, 1024>(result, stg0_stg1_1_merged569_672_res);
	hw_uint<16> stg0_stg1_1_merged569_673_res = stg0_stg1_1_merged569_673_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<272, 1024>(result, stg0_stg1_1_merged569_673_res);
	hw_uint<16> stg0_stg1_1_merged569_674_res = stg0_stg1_1_merged569_674_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<288, 1024>(result, stg0_stg1_1_merged569_674_res);
	hw_uint<16> stg0_stg1_1_merged569_675_res = stg0_stg1_1_merged569_675_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<304, 1024>(result, stg0_stg1_1_merged569_675_res);
	hw_uint<16> stg0_stg1_1_merged569_676_res = stg0_stg1_1_merged569_676_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<320, 1024>(result, stg0_stg1_1_merged569_676_res);
	hw_uint<16> stg0_stg1_1_merged569_677_res = stg0_stg1_1_merged569_677_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<336, 1024>(result, stg0_stg1_1_merged569_677_res);
	hw_uint<16> stg0_stg1_1_merged569_678_res = stg0_stg1_1_merged569_678_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<352, 1024>(result, stg0_stg1_1_merged569_678_res);
	hw_uint<16> stg0_stg1_1_merged569_679_res = stg0_stg1_1_merged569_679_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<368, 1024>(result, stg0_stg1_1_merged569_679_res);
	hw_uint<16> stg0_stg1_1_merged569_680_res = stg0_stg1_1_merged569_680_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<384, 1024>(result, stg0_stg1_1_merged569_680_res);
	hw_uint<16> stg0_stg1_1_merged569_681_res = stg0_stg1_1_merged569_681_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<400, 1024>(result, stg0_stg1_1_merged569_681_res);
	hw_uint<16> stg0_stg1_1_merged569_682_res = stg0_stg1_1_merged569_682_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<416, 1024>(result, stg0_stg1_1_merged569_682_res);
	hw_uint<16> stg0_stg1_1_merged569_683_res = stg0_stg1_1_merged569_683_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<432, 1024>(result, stg0_stg1_1_merged569_683_res);
	hw_uint<16> stg0_stg1_1_merged569_684_res = stg0_stg1_1_merged569_684_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<448, 1024>(result, stg0_stg1_1_merged569_684_res);
	hw_uint<16> stg0_stg1_1_merged569_685_res = stg0_stg1_1_merged569_685_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<464, 1024>(result, stg0_stg1_1_merged569_685_res);
	hw_uint<16> stg0_stg1_1_merged569_686_res = stg0_stg1_1_merged569_686_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<480, 1024>(result, stg0_stg1_1_merged569_686_res);
	hw_uint<16> stg0_stg1_1_merged569_687_res = stg0_stg1_1_merged569_687_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<496, 1024>(result, stg0_stg1_1_merged569_687_res);
	hw_uint<16> stg0_stg1_1_merged569_688_res = stg0_stg1_1_merged569_688_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<512, 1024>(result, stg0_stg1_1_merged569_688_res);
	hw_uint<16> stg0_stg1_1_merged569_689_res = stg0_stg1_1_merged569_689_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<528, 1024>(result, stg0_stg1_1_merged569_689_res);
	hw_uint<16> stg0_stg1_1_merged569_690_res = stg0_stg1_1_merged569_690_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<544, 1024>(result, stg0_stg1_1_merged569_690_res);
	hw_uint<16> stg0_stg1_1_merged569_691_res = stg0_stg1_1_merged569_691_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<560, 1024>(result, stg0_stg1_1_merged569_691_res);
	hw_uint<16> stg0_stg1_1_merged569_692_res = stg0_stg1_1_merged569_692_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<576, 1024>(result, stg0_stg1_1_merged569_692_res);
	hw_uint<16> stg0_stg1_1_merged569_693_res = stg0_stg1_1_merged569_693_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<592, 1024>(result, stg0_stg1_1_merged569_693_res);
	hw_uint<16> stg0_stg1_1_merged569_694_res = stg0_stg1_1_merged569_694_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<608, 1024>(result, stg0_stg1_1_merged569_694_res);
	hw_uint<16> stg0_stg1_1_merged569_695_res = stg0_stg1_1_merged569_695_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<624, 1024>(result, stg0_stg1_1_merged569_695_res);
	hw_uint<16> stg0_stg1_1_merged569_696_res = stg0_stg1_1_merged569_696_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<640, 1024>(result, stg0_stg1_1_merged569_696_res);
	hw_uint<16> stg0_stg1_1_merged569_697_res = stg0_stg1_1_merged569_697_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<656, 1024>(result, stg0_stg1_1_merged569_697_res);
	hw_uint<16> stg0_stg1_1_merged569_698_res = stg0_stg1_1_merged569_698_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<672, 1024>(result, stg0_stg1_1_merged569_698_res);
	hw_uint<16> stg0_stg1_1_merged569_699_res = stg0_stg1_1_merged569_699_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<688, 1024>(result, stg0_stg1_1_merged569_699_res);
	hw_uint<16> stg0_stg1_1_merged569_700_res = stg0_stg1_1_merged569_700_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<704, 1024>(result, stg0_stg1_1_merged569_700_res);
	hw_uint<16> stg0_stg1_1_merged569_701_res = stg0_stg1_1_merged569_701_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<720, 1024>(result, stg0_stg1_1_merged569_701_res);
	hw_uint<16> stg0_stg1_1_merged569_702_res = stg0_stg1_1_merged569_702_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<736, 1024>(result, stg0_stg1_1_merged569_702_res);
	hw_uint<16> stg0_stg1_1_merged569_703_res = stg0_stg1_1_merged569_703_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<752, 1024>(result, stg0_stg1_1_merged569_703_res);
	hw_uint<16> stg0_stg1_1_merged569_704_res = stg0_stg1_1_merged569_704_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<768, 1024>(result, stg0_stg1_1_merged569_704_res);
	hw_uint<16> stg0_stg1_1_merged569_705_res = stg0_stg1_1_merged569_705_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<784, 1024>(result, stg0_stg1_1_merged569_705_res);
	hw_uint<16> stg0_stg1_1_merged569_706_res = stg0_stg1_1_merged569_706_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<800, 1024>(result, stg0_stg1_1_merged569_706_res);
	hw_uint<16> stg0_stg1_1_merged569_707_res = stg0_stg1_1_merged569_707_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<816, 1024>(result, stg0_stg1_1_merged569_707_res);
	hw_uint<16> stg0_stg1_1_merged569_708_res = stg0_stg1_1_merged569_708_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<832, 1024>(result, stg0_stg1_1_merged569_708_res);
	hw_uint<16> stg0_stg1_1_merged569_709_res = stg0_stg1_1_merged569_709_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<848, 1024>(result, stg0_stg1_1_merged569_709_res);
	hw_uint<16> stg0_stg1_1_merged569_710_res = stg0_stg1_1_merged569_710_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<864, 1024>(result, stg0_stg1_1_merged569_710_res);
	hw_uint<16> stg0_stg1_1_merged569_711_res = stg0_stg1_1_merged569_711_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<880, 1024>(result, stg0_stg1_1_merged569_711_res);
	hw_uint<16> stg0_stg1_1_merged569_712_res = stg0_stg1_1_merged569_712_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<896, 1024>(result, stg0_stg1_1_merged569_712_res);
	hw_uint<16> stg0_stg1_1_merged569_713_res = stg0_stg1_1_merged569_713_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<912, 1024>(result, stg0_stg1_1_merged569_713_res);
	hw_uint<16> stg0_stg1_1_merged569_714_res = stg0_stg1_1_merged569_714_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<928, 1024>(result, stg0_stg1_1_merged569_714_res);
	hw_uint<16> stg0_stg1_1_merged569_715_res = stg0_stg1_1_merged569_715_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<944, 1024>(result, stg0_stg1_1_merged569_715_res);
	hw_uint<16> stg0_stg1_1_merged569_716_res = stg0_stg1_1_merged569_716_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<960, 1024>(result, stg0_stg1_1_merged569_716_res);
	hw_uint<16> stg0_stg1_1_merged569_717_res = stg0_stg1_1_merged569_717_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<976, 1024>(result, stg0_stg1_1_merged569_717_res);
	hw_uint<16> stg0_stg1_1_merged569_718_res = stg0_stg1_1_merged569_718_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<992, 1024>(result, stg0_stg1_1_merged569_718_res);
	hw_uint<16> stg0_stg1_1_merged569_719_res = stg0_stg1_1_merged569_719_select(stg0, root, stg1_0, stg1_1, dynamic_address);
	set_at<1008, 1024>(result, stg0_stg1_1_merged569_719_res);
	return result;
}

struct stg1_stg1_1_merged569_640_merged_banks_4_cache {
	// RAM Box: {[0, 2112], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 133, 134
	hw_uint<16> f0;
	fifo<hw_uint<16>, 132> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_133() {
		return f2;
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_641_merged_banks_4_cache {
	// RAM Box: {[1, 2113], [0, 1091]}
	// Capacity: 135
	// # of read delays: 4
  // 0, 1, 133, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}

	inline hw_uint<16> peek_134() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_642_merged_banks_4_cache {
	// RAM Box: {[2, 2098], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_643_merged_banks_4_cache {
	// RAM Box: {[3, 2099], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_644_merged_banks_4_cache {
	// RAM Box: {[4, 2100], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_645_merged_banks_4_cache {
	// RAM Box: {[5, 2101], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_646_merged_banks_4_cache {
	// RAM Box: {[6, 2102], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_647_merged_banks_4_cache {
	// RAM Box: {[7, 2103], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_648_merged_banks_4_cache {
	// RAM Box: {[8, 2104], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_649_merged_banks_4_cache {
	// RAM Box: {[9, 2105], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_650_merged_banks_4_cache {
	// RAM Box: {[10, 2106], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_651_merged_banks_4_cache {
	// RAM Box: {[11, 2107], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_652_merged_banks_4_cache {
	// RAM Box: {[12, 2108], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_653_merged_banks_4_cache {
	// RAM Box: {[13, 2109], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_654_merged_banks_4_cache {
	// RAM Box: {[14, 2110], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_stg1_1_merged569_655_merged_banks_4_cache {
	// RAM Box: {[15, 2111], [0, 1092]}
	// Capacity: 135
	// # of read delays: 3
  // 0, 1, 134
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 132> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_134() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 132
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 132 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg1_cache {
  // Reader addrs...
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[1 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[1 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[1 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[2 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[3 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[4 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[5 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[6 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[7 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[8 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[9 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[10 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[11 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[12 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[13 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[14 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[15 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[16 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[16 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[16 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
    // { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[17 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // # of banks: 16
  stg1_stg1_1_merged569_640_merged_banks_4_cache stg1_stg1_1_merged569_640_merged_banks_4;
  stg1_stg1_1_merged569_641_merged_banks_4_cache stg1_stg1_1_merged569_641_merged_banks_4;
  stg1_stg1_1_merged569_642_merged_banks_4_cache stg1_stg1_1_merged569_642_merged_banks_4;
  stg1_stg1_1_merged569_643_merged_banks_4_cache stg1_stg1_1_merged569_643_merged_banks_4;
  stg1_stg1_1_merged569_644_merged_banks_4_cache stg1_stg1_1_merged569_644_merged_banks_4;
  stg1_stg1_1_merged569_645_merged_banks_4_cache stg1_stg1_1_merged569_645_merged_banks_4;
  stg1_stg1_1_merged569_646_merged_banks_4_cache stg1_stg1_1_merged569_646_merged_banks_4;
  stg1_stg1_1_merged569_647_merged_banks_4_cache stg1_stg1_1_merged569_647_merged_banks_4;
  stg1_stg1_1_merged569_648_merged_banks_4_cache stg1_stg1_1_merged569_648_merged_banks_4;
  stg1_stg1_1_merged569_649_merged_banks_4_cache stg1_stg1_1_merged569_649_merged_banks_4;
  stg1_stg1_1_merged569_650_merged_banks_4_cache stg1_stg1_1_merged569_650_merged_banks_4;
  stg1_stg1_1_merged569_651_merged_banks_4_cache stg1_stg1_1_merged569_651_merged_banks_4;
  stg1_stg1_1_merged569_652_merged_banks_4_cache stg1_stg1_1_merged569_652_merged_banks_4;
  stg1_stg1_1_merged569_653_merged_banks_4_cache stg1_stg1_1_merged569_653_merged_banks_4;
  stg1_stg1_1_merged569_654_merged_banks_4_cache stg1_stg1_1_merged569_654_merged_banks_4;
  stg1_stg1_1_merged569_655_merged_banks_4_cache stg1_stg1_1_merged569_655_merged_banks_4;
};



inline void stg1_stg1_1_merged569_640_write(hw_uint<16>& stg1_stg1_1_merged569_640, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_640_merged_banks_4.push(stg1_stg1_1_merged569_640);
}

inline void stg1_stg1_1_merged569_641_write(hw_uint<16>& stg1_stg1_1_merged569_641, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_641_merged_banks_4.push(stg1_stg1_1_merged569_641);
}

inline void stg1_stg1_1_merged569_642_write(hw_uint<16>& stg1_stg1_1_merged569_642, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_642_merged_banks_4.push(stg1_stg1_1_merged569_642);
}

inline void stg1_stg1_1_merged569_643_write(hw_uint<16>& stg1_stg1_1_merged569_643, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_643_merged_banks_4.push(stg1_stg1_1_merged569_643);
}

inline void stg1_stg1_1_merged569_644_write(hw_uint<16>& stg1_stg1_1_merged569_644, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_644_merged_banks_4.push(stg1_stg1_1_merged569_644);
}

inline void stg1_stg1_1_merged569_645_write(hw_uint<16>& stg1_stg1_1_merged569_645, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_645_merged_banks_4.push(stg1_stg1_1_merged569_645);
}

inline void stg1_stg1_1_merged569_646_write(hw_uint<16>& stg1_stg1_1_merged569_646, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_646_merged_banks_4.push(stg1_stg1_1_merged569_646);
}

inline void stg1_stg1_1_merged569_647_write(hw_uint<16>& stg1_stg1_1_merged569_647, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_647_merged_banks_4.push(stg1_stg1_1_merged569_647);
}

inline void stg1_stg1_1_merged569_648_write(hw_uint<16>& stg1_stg1_1_merged569_648, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_648_merged_banks_4.push(stg1_stg1_1_merged569_648);
}

inline void stg1_stg1_1_merged569_649_write(hw_uint<16>& stg1_stg1_1_merged569_649, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_649_merged_banks_4.push(stg1_stg1_1_merged569_649);
}

inline void stg1_stg1_1_merged569_650_write(hw_uint<16>& stg1_stg1_1_merged569_650, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_650_merged_banks_4.push(stg1_stg1_1_merged569_650);
}

inline void stg1_stg1_1_merged569_651_write(hw_uint<16>& stg1_stg1_1_merged569_651, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_651_merged_banks_4.push(stg1_stg1_1_merged569_651);
}

inline void stg1_stg1_1_merged569_652_write(hw_uint<16>& stg1_stg1_1_merged569_652, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_652_merged_banks_4.push(stg1_stg1_1_merged569_652);
}

inline void stg1_stg1_1_merged569_653_write(hw_uint<16>& stg1_stg1_1_merged569_653, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_653_merged_banks_4.push(stg1_stg1_1_merged569_653);
}

inline void stg1_stg1_1_merged569_654_write(hw_uint<16>& stg1_stg1_1_merged569_654, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_654_merged_banks_4.push(stg1_stg1_1_merged569_654);
}

inline void stg1_stg1_1_merged569_655_write(hw_uint<16>& stg1_stg1_1_merged569_655, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
  stg1.stg1_stg1_1_merged569_655_merged_banks_4.push(stg1_stg1_1_merged569_655);
}

inline hw_uint<16> stg1_stg2_1_merged572_576_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_576 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_640 = stg1.stg1_stg1_1_merged569_640_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_640;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_577_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_577 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[1 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_641 = stg1.stg1_stg1_1_merged569_641_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_641;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_578_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_578 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[1 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_641 = stg1.stg1_stg1_1_merged569_641_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_641;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_579_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_579 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_642 = stg1.stg1_stg1_1_merged569_642_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_642;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_580_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_580 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[1 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_641 = stg1.stg1_stg1_1_merged569_641_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_641;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_581_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_581 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_642 = stg1.stg1_stg1_1_merged569_642_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_642;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_582_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_582 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[2 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_642 = stg1.stg1_stg1_1_merged569_642_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_642;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_583_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_583 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_643 = stg1.stg1_stg1_1_merged569_643_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_643;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_584_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_584 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[2 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_642 = stg1.stg1_stg1_1_merged569_642_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_642;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_585_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_585 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_643 = stg1.stg1_stg1_1_merged569_643_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_643;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_586_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_586 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[3 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_643 = stg1.stg1_stg1_1_merged569_643_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_643;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_587_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_587 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_644 = stg1.stg1_stg1_1_merged569_644_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_644;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_588_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_588 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[3 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_643 = stg1.stg1_stg1_1_merged569_643_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_643;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_589_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_589 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_644 = stg1.stg1_stg1_1_merged569_644_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_644;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_590_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_590 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[4 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_644 = stg1.stg1_stg1_1_merged569_644_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_644;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_591_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_591 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_645 = stg1.stg1_stg1_1_merged569_645_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_645;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_592_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_592 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[4 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_644 = stg1.stg1_stg1_1_merged569_644_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_644;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_593_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_593 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_645 = stg1.stg1_stg1_1_merged569_645_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_645;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_594_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_594 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[5 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_645 = stg1.stg1_stg1_1_merged569_645_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_645;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_595_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_595 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_646 = stg1.stg1_stg1_1_merged569_646_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_646;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_596_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_596 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[5 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_645 = stg1.stg1_stg1_1_merged569_645_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_645;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_597_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_597 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_646 = stg1.stg1_stg1_1_merged569_646_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_646;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_598_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_598 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[6 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_646 = stg1.stg1_stg1_1_merged569_646_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_646;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_599_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_599 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_647 = stg1.stg1_stg1_1_merged569_647_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_647;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_600_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_600 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[6 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_646 = stg1.stg1_stg1_1_merged569_646_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_646;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_601_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_601 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_647 = stg1.stg1_stg1_1_merged569_647_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_647;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_602_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_602 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[7 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_647 = stg1.stg1_stg1_1_merged569_647_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_647;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_603_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_603 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_648 = stg1.stg1_stg1_1_merged569_648_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_648;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_604_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_604 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[7 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_647 = stg1.stg1_stg1_1_merged569_647_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_647;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_605_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_605 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_648 = stg1.stg1_stg1_1_merged569_648_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_648;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_606_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_606 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[8 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_648 = stg1.stg1_stg1_1_merged569_648_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_648;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_607_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_607 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_649 = stg1.stg1_stg1_1_merged569_649_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_649;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_608_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_608 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[8 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_648 = stg1.stg1_stg1_1_merged569_648_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_648;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_609_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_609 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_649 = stg1.stg1_stg1_1_merged569_649_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_649;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_610_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_610 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[9 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_649 = stg1.stg1_stg1_1_merged569_649_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_649;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_611_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_611 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_650 = stg1.stg1_stg1_1_merged569_650_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_650;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_612_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_612 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[9 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_649 = stg1.stg1_stg1_1_merged569_649_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_649;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_613_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_613 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_650 = stg1.stg1_stg1_1_merged569_650_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_650;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_614_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_614 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[10 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_650 = stg1.stg1_stg1_1_merged569_650_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_650;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_615_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_615 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_651 = stg1.stg1_stg1_1_merged569_651_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_651;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_616_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_616 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[10 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_650 = stg1.stg1_stg1_1_merged569_650_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_650;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_617_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_617 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_651 = stg1.stg1_stg1_1_merged569_651_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_651;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_618_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_618 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[11 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_651 = stg1.stg1_stg1_1_merged569_651_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_651;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_619_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_619 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_652 = stg1.stg1_stg1_1_merged569_652_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_652;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_620_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_620 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[11 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_651 = stg1.stg1_stg1_1_merged569_651_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_651;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_621_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_621 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_652 = stg1.stg1_stg1_1_merged569_652_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_652;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_622_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_622 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[12 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_652 = stg1.stg1_stg1_1_merged569_652_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_652;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_623_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_623 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_653 = stg1.stg1_stg1_1_merged569_653_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_653;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_624_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_624 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[12 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_652 = stg1.stg1_stg1_1_merged569_652_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_652;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_625_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_625 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_653 = stg1.stg1_stg1_1_merged569_653_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_653;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_626_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_626 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[13 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_653 = stg1.stg1_stg1_1_merged569_653_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_653;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_627_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_627 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_654 = stg1.stg1_stg1_1_merged569_654_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_654;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_628_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_628 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[13 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_653 = stg1.stg1_stg1_1_merged569_653_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_653;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_629_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_629 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_654 = stg1.stg1_stg1_1_merged569_654_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_654;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_630_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_630 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[14 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_654 = stg1.stg1_stg1_1_merged569_654_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_654;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_631_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_631 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_655 = stg1.stg1_stg1_1_merged569_655_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_655;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_632_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_632 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[14 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_654 = stg1.stg1_stg1_1_merged569_654_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_654;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_633_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_633 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_655 = stg1.stg1_stg1_1_merged569_655_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_655;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_634_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_634 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[15 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_655 = stg1.stg1_stg1_1_merged569_655_merged_banks_4.peek_1();
  return value_stg1_stg1_1_merged569_655;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_635_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_635 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[16 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_640 = stg1.stg1_stg1_1_merged569_640_merged_banks_4.peek_133();
  return value_stg1_stg1_1_merged569_640;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_636_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_636 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[15 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_655 = stg1.stg1_stg1_1_merged569_655_merged_banks_4.peek_134();
  return value_stg1_stg1_1_merged569_655;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_637_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_637 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[16 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_640 = stg1.stg1_stg1_1_merged569_640_merged_banks_4.peek_133();
  return value_stg1_stg1_1_merged569_640;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_638_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_638 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[16 + 16stg2_1, 1 + stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_640 = stg1.stg1_stg1_1_merged569_640_merged_banks_4.peek_0();
  return value_stg1_stg1_1_merged569_640;
  return 0;
}

inline hw_uint<16> stg1_stg2_1_merged572_639_select(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg1_stg2_1_merged572_639 read pattern: { stg2_1_merged572[root = 0, stg2_0, stg2_1] -> stg1[17 + 16stg2_1, stg2_0] : 0 <= stg2_0 <= 1091 and 0 <= stg2_1 <= 131 }
  // Read schedule : { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  // Write schedule: { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
  auto value_stg1_stg1_1_merged569_641 = stg1.stg1_stg1_1_merged569_641_merged_banks_4.peek_133();
  return value_stg1_stg1_1_merged569_641;
  return 0;
}

// # of bundles = 2
// stg1_1_merged569_write
//	stg1_stg1_1_merged569_640
//	stg1_stg1_1_merged569_641
//	stg1_stg1_1_merged569_642
//	stg1_stg1_1_merged569_643
//	stg1_stg1_1_merged569_644
//	stg1_stg1_1_merged569_645
//	stg1_stg1_1_merged569_646
//	stg1_stg1_1_merged569_647
//	stg1_stg1_1_merged569_648
//	stg1_stg1_1_merged569_649
//	stg1_stg1_1_merged569_650
//	stg1_stg1_1_merged569_651
//	stg1_stg1_1_merged569_652
//	stg1_stg1_1_merged569_653
//	stg1_stg1_1_merged569_654
//	stg1_stg1_1_merged569_655
inline void stg1_stg1_1_merged569_write_bundle_write(hw_uint<256>& stg1_1_merged569_write, stg1_cache& stg1, int root, int stg1_0, int stg1_1, int dynamic_address) {
	hw_uint<16> stg1_stg1_1_merged569_640_res = stg1_1_merged569_write.extract<0, 15>();
	stg1_stg1_1_merged569_640_write(stg1_stg1_1_merged569_640_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_641_res = stg1_1_merged569_write.extract<16, 31>();
	stg1_stg1_1_merged569_641_write(stg1_stg1_1_merged569_641_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_642_res = stg1_1_merged569_write.extract<32, 47>();
	stg1_stg1_1_merged569_642_write(stg1_stg1_1_merged569_642_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_643_res = stg1_1_merged569_write.extract<48, 63>();
	stg1_stg1_1_merged569_643_write(stg1_stg1_1_merged569_643_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_644_res = stg1_1_merged569_write.extract<64, 79>();
	stg1_stg1_1_merged569_644_write(stg1_stg1_1_merged569_644_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_645_res = stg1_1_merged569_write.extract<80, 95>();
	stg1_stg1_1_merged569_645_write(stg1_stg1_1_merged569_645_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_646_res = stg1_1_merged569_write.extract<96, 111>();
	stg1_stg1_1_merged569_646_write(stg1_stg1_1_merged569_646_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_647_res = stg1_1_merged569_write.extract<112, 127>();
	stg1_stg1_1_merged569_647_write(stg1_stg1_1_merged569_647_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_648_res = stg1_1_merged569_write.extract<128, 143>();
	stg1_stg1_1_merged569_648_write(stg1_stg1_1_merged569_648_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_649_res = stg1_1_merged569_write.extract<144, 159>();
	stg1_stg1_1_merged569_649_write(stg1_stg1_1_merged569_649_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_650_res = stg1_1_merged569_write.extract<160, 175>();
	stg1_stg1_1_merged569_650_write(stg1_stg1_1_merged569_650_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_651_res = stg1_1_merged569_write.extract<176, 191>();
	stg1_stg1_1_merged569_651_write(stg1_stg1_1_merged569_651_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_652_res = stg1_1_merged569_write.extract<192, 207>();
	stg1_stg1_1_merged569_652_write(stg1_stg1_1_merged569_652_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_653_res = stg1_1_merged569_write.extract<208, 223>();
	stg1_stg1_1_merged569_653_write(stg1_stg1_1_merged569_653_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_654_res = stg1_1_merged569_write.extract<224, 239>();
	stg1_stg1_1_merged569_654_write(stg1_stg1_1_merged569_654_res, stg1, root, stg1_0, stg1_1, dynamic_address);
	hw_uint<16> stg1_stg1_1_merged569_655_res = stg1_1_merged569_write.extract<240, 255>();
	stg1_stg1_1_merged569_655_write(stg1_stg1_1_merged569_655_res, stg1, root, stg1_0, stg1_1, dynamic_address);
}

// stg2_1_merged572_read
//	stg1_stg2_1_merged572_576
//	stg1_stg2_1_merged572_577
//	stg1_stg2_1_merged572_578
//	stg1_stg2_1_merged572_579
//	stg1_stg2_1_merged572_580
//	stg1_stg2_1_merged572_581
//	stg1_stg2_1_merged572_582
//	stg1_stg2_1_merged572_583
//	stg1_stg2_1_merged572_584
//	stg1_stg2_1_merged572_585
//	stg1_stg2_1_merged572_586
//	stg1_stg2_1_merged572_587
//	stg1_stg2_1_merged572_588
//	stg1_stg2_1_merged572_589
//	stg1_stg2_1_merged572_590
//	stg1_stg2_1_merged572_591
//	stg1_stg2_1_merged572_592
//	stg1_stg2_1_merged572_593
//	stg1_stg2_1_merged572_594
//	stg1_stg2_1_merged572_595
//	stg1_stg2_1_merged572_596
//	stg1_stg2_1_merged572_597
//	stg1_stg2_1_merged572_598
//	stg1_stg2_1_merged572_599
//	stg1_stg2_1_merged572_600
//	stg1_stg2_1_merged572_601
//	stg1_stg2_1_merged572_602
//	stg1_stg2_1_merged572_603
//	stg1_stg2_1_merged572_604
//	stg1_stg2_1_merged572_605
//	stg1_stg2_1_merged572_606
//	stg1_stg2_1_merged572_607
//	stg1_stg2_1_merged572_608
//	stg1_stg2_1_merged572_609
//	stg1_stg2_1_merged572_610
//	stg1_stg2_1_merged572_611
//	stg1_stg2_1_merged572_612
//	stg1_stg2_1_merged572_613
//	stg1_stg2_1_merged572_614
//	stg1_stg2_1_merged572_615
//	stg1_stg2_1_merged572_616
//	stg1_stg2_1_merged572_617
//	stg1_stg2_1_merged572_618
//	stg1_stg2_1_merged572_619
//	stg1_stg2_1_merged572_620
//	stg1_stg2_1_merged572_621
//	stg1_stg2_1_merged572_622
//	stg1_stg2_1_merged572_623
//	stg1_stg2_1_merged572_624
//	stg1_stg2_1_merged572_625
//	stg1_stg2_1_merged572_626
//	stg1_stg2_1_merged572_627
//	stg1_stg2_1_merged572_628
//	stg1_stg2_1_merged572_629
//	stg1_stg2_1_merged572_630
//	stg1_stg2_1_merged572_631
//	stg1_stg2_1_merged572_632
//	stg1_stg2_1_merged572_633
//	stg1_stg2_1_merged572_634
//	stg1_stg2_1_merged572_635
//	stg1_stg2_1_merged572_636
//	stg1_stg2_1_merged572_637
//	stg1_stg2_1_merged572_638
//	stg1_stg2_1_merged572_639
inline hw_uint<1024> stg1_stg2_1_merged572_read_bundle_read(stg1_cache& stg1, int root, int stg2_0, int stg2_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg1_stg2_1_merged572_576
    // stg1_stg2_1_merged572_577
    // stg1_stg2_1_merged572_578
    // stg1_stg2_1_merged572_579
    // stg1_stg2_1_merged572_580
    // stg1_stg2_1_merged572_581
    // stg1_stg2_1_merged572_582
    // stg1_stg2_1_merged572_583
    // stg1_stg2_1_merged572_584
    // stg1_stg2_1_merged572_585
    // stg1_stg2_1_merged572_586
    // stg1_stg2_1_merged572_587
    // stg1_stg2_1_merged572_588
    // stg1_stg2_1_merged572_589
    // stg1_stg2_1_merged572_590
    // stg1_stg2_1_merged572_591
    // stg1_stg2_1_merged572_592
    // stg1_stg2_1_merged572_593
    // stg1_stg2_1_merged572_594
    // stg1_stg2_1_merged572_595
    // stg1_stg2_1_merged572_596
    // stg1_stg2_1_merged572_597
    // stg1_stg2_1_merged572_598
    // stg1_stg2_1_merged572_599
    // stg1_stg2_1_merged572_600
    // stg1_stg2_1_merged572_601
    // stg1_stg2_1_merged572_602
    // stg1_stg2_1_merged572_603
    // stg1_stg2_1_merged572_604
    // stg1_stg2_1_merged572_605
    // stg1_stg2_1_merged572_606
    // stg1_stg2_1_merged572_607
    // stg1_stg2_1_merged572_608
    // stg1_stg2_1_merged572_609
    // stg1_stg2_1_merged572_610
    // stg1_stg2_1_merged572_611
    // stg1_stg2_1_merged572_612
    // stg1_stg2_1_merged572_613
    // stg1_stg2_1_merged572_614
    // stg1_stg2_1_merged572_615
    // stg1_stg2_1_merged572_616
    // stg1_stg2_1_merged572_617
    // stg1_stg2_1_merged572_618
    // stg1_stg2_1_merged572_619
    // stg1_stg2_1_merged572_620
    // stg1_stg2_1_merged572_621
    // stg1_stg2_1_merged572_622
    // stg1_stg2_1_merged572_623
    // stg1_stg2_1_merged572_624
    // stg1_stg2_1_merged572_625
    // stg1_stg2_1_merged572_626
    // stg1_stg2_1_merged572_627
    // stg1_stg2_1_merged572_628
    // stg1_stg2_1_merged572_629
    // stg1_stg2_1_merged572_630
    // stg1_stg2_1_merged572_631
    // stg1_stg2_1_merged572_632
    // stg1_stg2_1_merged572_633
    // stg1_stg2_1_merged572_634
    // stg1_stg2_1_merged572_635
    // stg1_stg2_1_merged572_636
    // stg1_stg2_1_merged572_637
    // stg1_stg2_1_merged572_638
    // stg1_stg2_1_merged572_639

	hw_uint<1024> result;
	hw_uint<16> stg1_stg2_1_merged572_576_res = stg1_stg2_1_merged572_576_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<0, 1024>(result, stg1_stg2_1_merged572_576_res);
	hw_uint<16> stg1_stg2_1_merged572_577_res = stg1_stg2_1_merged572_577_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<16, 1024>(result, stg1_stg2_1_merged572_577_res);
	hw_uint<16> stg1_stg2_1_merged572_578_res = stg1_stg2_1_merged572_578_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<32, 1024>(result, stg1_stg2_1_merged572_578_res);
	hw_uint<16> stg1_stg2_1_merged572_579_res = stg1_stg2_1_merged572_579_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<48, 1024>(result, stg1_stg2_1_merged572_579_res);
	hw_uint<16> stg1_stg2_1_merged572_580_res = stg1_stg2_1_merged572_580_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<64, 1024>(result, stg1_stg2_1_merged572_580_res);
	hw_uint<16> stg1_stg2_1_merged572_581_res = stg1_stg2_1_merged572_581_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<80, 1024>(result, stg1_stg2_1_merged572_581_res);
	hw_uint<16> stg1_stg2_1_merged572_582_res = stg1_stg2_1_merged572_582_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<96, 1024>(result, stg1_stg2_1_merged572_582_res);
	hw_uint<16> stg1_stg2_1_merged572_583_res = stg1_stg2_1_merged572_583_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<112, 1024>(result, stg1_stg2_1_merged572_583_res);
	hw_uint<16> stg1_stg2_1_merged572_584_res = stg1_stg2_1_merged572_584_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<128, 1024>(result, stg1_stg2_1_merged572_584_res);
	hw_uint<16> stg1_stg2_1_merged572_585_res = stg1_stg2_1_merged572_585_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<144, 1024>(result, stg1_stg2_1_merged572_585_res);
	hw_uint<16> stg1_stg2_1_merged572_586_res = stg1_stg2_1_merged572_586_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<160, 1024>(result, stg1_stg2_1_merged572_586_res);
	hw_uint<16> stg1_stg2_1_merged572_587_res = stg1_stg2_1_merged572_587_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<176, 1024>(result, stg1_stg2_1_merged572_587_res);
	hw_uint<16> stg1_stg2_1_merged572_588_res = stg1_stg2_1_merged572_588_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<192, 1024>(result, stg1_stg2_1_merged572_588_res);
	hw_uint<16> stg1_stg2_1_merged572_589_res = stg1_stg2_1_merged572_589_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<208, 1024>(result, stg1_stg2_1_merged572_589_res);
	hw_uint<16> stg1_stg2_1_merged572_590_res = stg1_stg2_1_merged572_590_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<224, 1024>(result, stg1_stg2_1_merged572_590_res);
	hw_uint<16> stg1_stg2_1_merged572_591_res = stg1_stg2_1_merged572_591_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<240, 1024>(result, stg1_stg2_1_merged572_591_res);
	hw_uint<16> stg1_stg2_1_merged572_592_res = stg1_stg2_1_merged572_592_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<256, 1024>(result, stg1_stg2_1_merged572_592_res);
	hw_uint<16> stg1_stg2_1_merged572_593_res = stg1_stg2_1_merged572_593_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<272, 1024>(result, stg1_stg2_1_merged572_593_res);
	hw_uint<16> stg1_stg2_1_merged572_594_res = stg1_stg2_1_merged572_594_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<288, 1024>(result, stg1_stg2_1_merged572_594_res);
	hw_uint<16> stg1_stg2_1_merged572_595_res = stg1_stg2_1_merged572_595_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<304, 1024>(result, stg1_stg2_1_merged572_595_res);
	hw_uint<16> stg1_stg2_1_merged572_596_res = stg1_stg2_1_merged572_596_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<320, 1024>(result, stg1_stg2_1_merged572_596_res);
	hw_uint<16> stg1_stg2_1_merged572_597_res = stg1_stg2_1_merged572_597_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<336, 1024>(result, stg1_stg2_1_merged572_597_res);
	hw_uint<16> stg1_stg2_1_merged572_598_res = stg1_stg2_1_merged572_598_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<352, 1024>(result, stg1_stg2_1_merged572_598_res);
	hw_uint<16> stg1_stg2_1_merged572_599_res = stg1_stg2_1_merged572_599_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<368, 1024>(result, stg1_stg2_1_merged572_599_res);
	hw_uint<16> stg1_stg2_1_merged572_600_res = stg1_stg2_1_merged572_600_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<384, 1024>(result, stg1_stg2_1_merged572_600_res);
	hw_uint<16> stg1_stg2_1_merged572_601_res = stg1_stg2_1_merged572_601_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<400, 1024>(result, stg1_stg2_1_merged572_601_res);
	hw_uint<16> stg1_stg2_1_merged572_602_res = stg1_stg2_1_merged572_602_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<416, 1024>(result, stg1_stg2_1_merged572_602_res);
	hw_uint<16> stg1_stg2_1_merged572_603_res = stg1_stg2_1_merged572_603_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<432, 1024>(result, stg1_stg2_1_merged572_603_res);
	hw_uint<16> stg1_stg2_1_merged572_604_res = stg1_stg2_1_merged572_604_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<448, 1024>(result, stg1_stg2_1_merged572_604_res);
	hw_uint<16> stg1_stg2_1_merged572_605_res = stg1_stg2_1_merged572_605_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<464, 1024>(result, stg1_stg2_1_merged572_605_res);
	hw_uint<16> stg1_stg2_1_merged572_606_res = stg1_stg2_1_merged572_606_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<480, 1024>(result, stg1_stg2_1_merged572_606_res);
	hw_uint<16> stg1_stg2_1_merged572_607_res = stg1_stg2_1_merged572_607_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<496, 1024>(result, stg1_stg2_1_merged572_607_res);
	hw_uint<16> stg1_stg2_1_merged572_608_res = stg1_stg2_1_merged572_608_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<512, 1024>(result, stg1_stg2_1_merged572_608_res);
	hw_uint<16> stg1_stg2_1_merged572_609_res = stg1_stg2_1_merged572_609_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<528, 1024>(result, stg1_stg2_1_merged572_609_res);
	hw_uint<16> stg1_stg2_1_merged572_610_res = stg1_stg2_1_merged572_610_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<544, 1024>(result, stg1_stg2_1_merged572_610_res);
	hw_uint<16> stg1_stg2_1_merged572_611_res = stg1_stg2_1_merged572_611_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<560, 1024>(result, stg1_stg2_1_merged572_611_res);
	hw_uint<16> stg1_stg2_1_merged572_612_res = stg1_stg2_1_merged572_612_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<576, 1024>(result, stg1_stg2_1_merged572_612_res);
	hw_uint<16> stg1_stg2_1_merged572_613_res = stg1_stg2_1_merged572_613_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<592, 1024>(result, stg1_stg2_1_merged572_613_res);
	hw_uint<16> stg1_stg2_1_merged572_614_res = stg1_stg2_1_merged572_614_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<608, 1024>(result, stg1_stg2_1_merged572_614_res);
	hw_uint<16> stg1_stg2_1_merged572_615_res = stg1_stg2_1_merged572_615_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<624, 1024>(result, stg1_stg2_1_merged572_615_res);
	hw_uint<16> stg1_stg2_1_merged572_616_res = stg1_stg2_1_merged572_616_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<640, 1024>(result, stg1_stg2_1_merged572_616_res);
	hw_uint<16> stg1_stg2_1_merged572_617_res = stg1_stg2_1_merged572_617_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<656, 1024>(result, stg1_stg2_1_merged572_617_res);
	hw_uint<16> stg1_stg2_1_merged572_618_res = stg1_stg2_1_merged572_618_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<672, 1024>(result, stg1_stg2_1_merged572_618_res);
	hw_uint<16> stg1_stg2_1_merged572_619_res = stg1_stg2_1_merged572_619_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<688, 1024>(result, stg1_stg2_1_merged572_619_res);
	hw_uint<16> stg1_stg2_1_merged572_620_res = stg1_stg2_1_merged572_620_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<704, 1024>(result, stg1_stg2_1_merged572_620_res);
	hw_uint<16> stg1_stg2_1_merged572_621_res = stg1_stg2_1_merged572_621_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<720, 1024>(result, stg1_stg2_1_merged572_621_res);
	hw_uint<16> stg1_stg2_1_merged572_622_res = stg1_stg2_1_merged572_622_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<736, 1024>(result, stg1_stg2_1_merged572_622_res);
	hw_uint<16> stg1_stg2_1_merged572_623_res = stg1_stg2_1_merged572_623_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<752, 1024>(result, stg1_stg2_1_merged572_623_res);
	hw_uint<16> stg1_stg2_1_merged572_624_res = stg1_stg2_1_merged572_624_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<768, 1024>(result, stg1_stg2_1_merged572_624_res);
	hw_uint<16> stg1_stg2_1_merged572_625_res = stg1_stg2_1_merged572_625_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<784, 1024>(result, stg1_stg2_1_merged572_625_res);
	hw_uint<16> stg1_stg2_1_merged572_626_res = stg1_stg2_1_merged572_626_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<800, 1024>(result, stg1_stg2_1_merged572_626_res);
	hw_uint<16> stg1_stg2_1_merged572_627_res = stg1_stg2_1_merged572_627_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<816, 1024>(result, stg1_stg2_1_merged572_627_res);
	hw_uint<16> stg1_stg2_1_merged572_628_res = stg1_stg2_1_merged572_628_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<832, 1024>(result, stg1_stg2_1_merged572_628_res);
	hw_uint<16> stg1_stg2_1_merged572_629_res = stg1_stg2_1_merged572_629_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<848, 1024>(result, stg1_stg2_1_merged572_629_res);
	hw_uint<16> stg1_stg2_1_merged572_630_res = stg1_stg2_1_merged572_630_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<864, 1024>(result, stg1_stg2_1_merged572_630_res);
	hw_uint<16> stg1_stg2_1_merged572_631_res = stg1_stg2_1_merged572_631_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<880, 1024>(result, stg1_stg2_1_merged572_631_res);
	hw_uint<16> stg1_stg2_1_merged572_632_res = stg1_stg2_1_merged572_632_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<896, 1024>(result, stg1_stg2_1_merged572_632_res);
	hw_uint<16> stg1_stg2_1_merged572_633_res = stg1_stg2_1_merged572_633_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<912, 1024>(result, stg1_stg2_1_merged572_633_res);
	hw_uint<16> stg1_stg2_1_merged572_634_res = stg1_stg2_1_merged572_634_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<928, 1024>(result, stg1_stg2_1_merged572_634_res);
	hw_uint<16> stg1_stg2_1_merged572_635_res = stg1_stg2_1_merged572_635_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<944, 1024>(result, stg1_stg2_1_merged572_635_res);
	hw_uint<16> stg1_stg2_1_merged572_636_res = stg1_stg2_1_merged572_636_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<960, 1024>(result, stg1_stg2_1_merged572_636_res);
	hw_uint<16> stg1_stg2_1_merged572_637_res = stg1_stg2_1_merged572_637_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<976, 1024>(result, stg1_stg2_1_merged572_637_res);
	hw_uint<16> stg1_stg2_1_merged572_638_res = stg1_stg2_1_merged572_638_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<992, 1024>(result, stg1_stg2_1_merged572_638_res);
	hw_uint<16> stg1_stg2_1_merged572_639_res = stg1_stg2_1_merged572_639_select(stg1, root, stg2_0, stg2_1, dynamic_address);
	set_at<1008, 1024>(result, stg1_stg2_1_merged572_639_res);
	return result;
}

struct stg10_stg10_1_merged596_1040_merged_banks_4_cache {
	// RAM Box: {[0, 1968], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 124, 125
	hw_uint<16> f0;
	fifo<hw_uint<16>, 123> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_124() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1041_merged_banks_4_cache {
	// RAM Box: {[1, 1969], [0, 1082]}
	// Capacity: 126
	// # of read delays: 4
  // 0, 1, 124, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}

	inline hw_uint<16> peek_125() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1042_merged_banks_4_cache {
	// RAM Box: {[2, 1954], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1043_merged_banks_4_cache {
	// RAM Box: {[3, 1955], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1044_merged_banks_4_cache {
	// RAM Box: {[4, 1956], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1045_merged_banks_4_cache {
	// RAM Box: {[5, 1957], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1046_merged_banks_4_cache {
	// RAM Box: {[6, 1958], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1047_merged_banks_4_cache {
	// RAM Box: {[7, 1959], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1048_merged_banks_4_cache {
	// RAM Box: {[8, 1960], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1049_merged_banks_4_cache {
	// RAM Box: {[9, 1961], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1050_merged_banks_4_cache {
	// RAM Box: {[10, 1962], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1051_merged_banks_4_cache {
	// RAM Box: {[11, 1963], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1052_merged_banks_4_cache {
	// RAM Box: {[12, 1964], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1053_merged_banks_4_cache {
	// RAM Box: {[13, 1965], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1054_merged_banks_4_cache {
	// RAM Box: {[14, 1966], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_stg10_1_merged596_1055_merged_banks_4_cache {
	// RAM Box: {[15, 1967], [0, 1083]}
	// Capacity: 126
	// # of read delays: 3
  // 0, 1, 125
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg10_cache {
  // Reader addrs...
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[7 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[8 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[9 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[10 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[11 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[12 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[13 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[14 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[15 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[16 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[16 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[16 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[17 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[1 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[1 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[1 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[2 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[3 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[4 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[5 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[6 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
    // { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // # of banks: 16
  stg10_stg10_1_merged596_1040_merged_banks_4_cache stg10_stg10_1_merged596_1040_merged_banks_4;
  stg10_stg10_1_merged596_1041_merged_banks_4_cache stg10_stg10_1_merged596_1041_merged_banks_4;
  stg10_stg10_1_merged596_1042_merged_banks_4_cache stg10_stg10_1_merged596_1042_merged_banks_4;
  stg10_stg10_1_merged596_1043_merged_banks_4_cache stg10_stg10_1_merged596_1043_merged_banks_4;
  stg10_stg10_1_merged596_1044_merged_banks_4_cache stg10_stg10_1_merged596_1044_merged_banks_4;
  stg10_stg10_1_merged596_1045_merged_banks_4_cache stg10_stg10_1_merged596_1045_merged_banks_4;
  stg10_stg10_1_merged596_1046_merged_banks_4_cache stg10_stg10_1_merged596_1046_merged_banks_4;
  stg10_stg10_1_merged596_1047_merged_banks_4_cache stg10_stg10_1_merged596_1047_merged_banks_4;
  stg10_stg10_1_merged596_1048_merged_banks_4_cache stg10_stg10_1_merged596_1048_merged_banks_4;
  stg10_stg10_1_merged596_1049_merged_banks_4_cache stg10_stg10_1_merged596_1049_merged_banks_4;
  stg10_stg10_1_merged596_1050_merged_banks_4_cache stg10_stg10_1_merged596_1050_merged_banks_4;
  stg10_stg10_1_merged596_1051_merged_banks_4_cache stg10_stg10_1_merged596_1051_merged_banks_4;
  stg10_stg10_1_merged596_1052_merged_banks_4_cache stg10_stg10_1_merged596_1052_merged_banks_4;
  stg10_stg10_1_merged596_1053_merged_banks_4_cache stg10_stg10_1_merged596_1053_merged_banks_4;
  stg10_stg10_1_merged596_1054_merged_banks_4_cache stg10_stg10_1_merged596_1054_merged_banks_4;
  stg10_stg10_1_merged596_1055_merged_banks_4_cache stg10_stg10_1_merged596_1055_merged_banks_4;
};



inline void stg10_stg10_1_merged596_1040_write(hw_uint<16>& stg10_stg10_1_merged596_1040, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1040_merged_banks_4.push(stg10_stg10_1_merged596_1040);
}

inline void stg10_stg10_1_merged596_1041_write(hw_uint<16>& stg10_stg10_1_merged596_1041, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1041_merged_banks_4.push(stg10_stg10_1_merged596_1041);
}

inline void stg10_stg10_1_merged596_1042_write(hw_uint<16>& stg10_stg10_1_merged596_1042, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1042_merged_banks_4.push(stg10_stg10_1_merged596_1042);
}

inline void stg10_stg10_1_merged596_1043_write(hw_uint<16>& stg10_stg10_1_merged596_1043, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1043_merged_banks_4.push(stg10_stg10_1_merged596_1043);
}

inline void stg10_stg10_1_merged596_1044_write(hw_uint<16>& stg10_stg10_1_merged596_1044, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1044_merged_banks_4.push(stg10_stg10_1_merged596_1044);
}

inline void stg10_stg10_1_merged596_1045_write(hw_uint<16>& stg10_stg10_1_merged596_1045, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1045_merged_banks_4.push(stg10_stg10_1_merged596_1045);
}

inline void stg10_stg10_1_merged596_1046_write(hw_uint<16>& stg10_stg10_1_merged596_1046, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1046_merged_banks_4.push(stg10_stg10_1_merged596_1046);
}

inline void stg10_stg10_1_merged596_1047_write(hw_uint<16>& stg10_stg10_1_merged596_1047, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1047_merged_banks_4.push(stg10_stg10_1_merged596_1047);
}

inline void stg10_stg10_1_merged596_1048_write(hw_uint<16>& stg10_stg10_1_merged596_1048, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1048_merged_banks_4.push(stg10_stg10_1_merged596_1048);
}

inline void stg10_stg10_1_merged596_1049_write(hw_uint<16>& stg10_stg10_1_merged596_1049, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1049_merged_banks_4.push(stg10_stg10_1_merged596_1049);
}

inline void stg10_stg10_1_merged596_1050_write(hw_uint<16>& stg10_stg10_1_merged596_1050, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1050_merged_banks_4.push(stg10_stg10_1_merged596_1050);
}

inline void stg10_stg10_1_merged596_1051_write(hw_uint<16>& stg10_stg10_1_merged596_1051, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1051_merged_banks_4.push(stg10_stg10_1_merged596_1051);
}

inline void stg10_stg10_1_merged596_1052_write(hw_uint<16>& stg10_stg10_1_merged596_1052, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1052_merged_banks_4.push(stg10_stg10_1_merged596_1052);
}

inline void stg10_stg10_1_merged596_1053_write(hw_uint<16>& stg10_stg10_1_merged596_1053, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1053_merged_banks_4.push(stg10_stg10_1_merged596_1053);
}

inline void stg10_stg10_1_merged596_1054_write(hw_uint<16>& stg10_stg10_1_merged596_1054, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1054_merged_banks_4.push(stg10_stg10_1_merged596_1054);
}

inline void stg10_stg10_1_merged596_1055_write(hw_uint<16>& stg10_stg10_1_merged596_1055, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
  stg10.stg10_stg10_1_merged596_1055_merged_banks_4.push(stg10_stg10_1_merged596_1055);
}

inline hw_uint<16> stg10_stg11_1_merged599_1000_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1000 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1046 = stg10.stg10_stg10_1_merged596_1046_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1046;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1001_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1001 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1047 = stg10.stg10_stg10_1_merged596_1047_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1047;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1002_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1002 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[7 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1047 = stg10.stg10_stg10_1_merged596_1047_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1047;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1003_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1003 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1048 = stg10.stg10_stg10_1_merged596_1048_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1048;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1004_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1004 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1047 = stg10.stg10_stg10_1_merged596_1047_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1047;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1005_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1005 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1048 = stg10.stg10_stg10_1_merged596_1048_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1048;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1006_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1006 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[8 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1048 = stg10.stg10_stg10_1_merged596_1048_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1048;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1007_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1007 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1049 = stg10.stg10_stg10_1_merged596_1049_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1049;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1008_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1008 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[8 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1048 = stg10.stg10_stg10_1_merged596_1048_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1048;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1009_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1009 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1049 = stg10.stg10_stg10_1_merged596_1049_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1049;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1010_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1010 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[9 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1049 = stg10.stg10_stg10_1_merged596_1049_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1049;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1011_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1011 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1050 = stg10.stg10_stg10_1_merged596_1050_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1050;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1012_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1012 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[9 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1049 = stg10.stg10_stg10_1_merged596_1049_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1049;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1013_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1013 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1050 = stg10.stg10_stg10_1_merged596_1050_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1050;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1014_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1014 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[10 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1050 = stg10.stg10_stg10_1_merged596_1050_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1050;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1015_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1015 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1051 = stg10.stg10_stg10_1_merged596_1051_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1051;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1016_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1016 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[10 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1050 = stg10.stg10_stg10_1_merged596_1050_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1050;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1017_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1017 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1051 = stg10.stg10_stg10_1_merged596_1051_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1051;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1018_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1018 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[11 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1051 = stg10.stg10_stg10_1_merged596_1051_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1051;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1019_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1019 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1052 = stg10.stg10_stg10_1_merged596_1052_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1052;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1020_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1020 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[11 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1051 = stg10.stg10_stg10_1_merged596_1051_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1051;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1021_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1021 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1052 = stg10.stg10_stg10_1_merged596_1052_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1052;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1022_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1022 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[12 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1052 = stg10.stg10_stg10_1_merged596_1052_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1052;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1023_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1023 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1053 = stg10.stg10_stg10_1_merged596_1053_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1053;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1024_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1024 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[12 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1052 = stg10.stg10_stg10_1_merged596_1052_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1052;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1025_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1025 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1053 = stg10.stg10_stg10_1_merged596_1053_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1053;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1026_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1026 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[13 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1053 = stg10.stg10_stg10_1_merged596_1053_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1053;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1027_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1027 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1054 = stg10.stg10_stg10_1_merged596_1054_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1054;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1028_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1028 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[13 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1053 = stg10.stg10_stg10_1_merged596_1053_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1053;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1029_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1029 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1054 = stg10.stg10_stg10_1_merged596_1054_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1054;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1030_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1030 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[14 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1054 = stg10.stg10_stg10_1_merged596_1054_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1054;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1031_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1031 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1055 = stg10.stg10_stg10_1_merged596_1055_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1055;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1032_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1032 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[14 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1054 = stg10.stg10_stg10_1_merged596_1054_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1054;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1033_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1033 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1055 = stg10.stg10_stg10_1_merged596_1055_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1055;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1034_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1034 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[15 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1055 = stg10.stg10_stg10_1_merged596_1055_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1055;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1035_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1035 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[16 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1040 = stg10.stg10_stg10_1_merged596_1040_merged_banks_4.peek_124();
  return value_stg10_stg10_1_merged596_1040;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1036_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1036 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[15 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1055 = stg10.stg10_stg10_1_merged596_1055_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1055;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1037_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1037 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[16 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1040 = stg10.stg10_stg10_1_merged596_1040_merged_banks_4.peek_124();
  return value_stg10_stg10_1_merged596_1040;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1038_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1038 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[16 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1040 = stg10.stg10_stg10_1_merged596_1040_merged_banks_4.peek_0();
  return value_stg10_stg10_1_merged596_1040;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_1039_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_1039 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[17 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1041 = stg10.stg10_stg10_1_merged596_1041_merged_banks_4.peek_124();
  return value_stg10_stg10_1_merged596_1041;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_976_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_976 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1040 = stg10.stg10_stg10_1_merged596_1040_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1040;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_977_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_977 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[1 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1041 = stg10.stg10_stg10_1_merged596_1041_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1041;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_978_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_978 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[1 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1041 = stg10.stg10_stg10_1_merged596_1041_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1041;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_979_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_979 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1042 = stg10.stg10_stg10_1_merged596_1042_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1042;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_980_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_980 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[1 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1041 = stg10.stg10_stg10_1_merged596_1041_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1041;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_981_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_981 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1042 = stg10.stg10_stg10_1_merged596_1042_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1042;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_982_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_982 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[2 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1042 = stg10.stg10_stg10_1_merged596_1042_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1042;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_983_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_983 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1043 = stg10.stg10_stg10_1_merged596_1043_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1043;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_984_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_984 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[2 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1042 = stg10.stg10_stg10_1_merged596_1042_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1042;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_985_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_985 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1043 = stg10.stg10_stg10_1_merged596_1043_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1043;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_986_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_986 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[3 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1043 = stg10.stg10_stg10_1_merged596_1043_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1043;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_987_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_987 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1044 = stg10.stg10_stg10_1_merged596_1044_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1044;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_988_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_988 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[3 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1043 = stg10.stg10_stg10_1_merged596_1043_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1043;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_989_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_989 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1044 = stg10.stg10_stg10_1_merged596_1044_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1044;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_990_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_990 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[4 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1044 = stg10.stg10_stg10_1_merged596_1044_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1044;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_991_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_991 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1045 = stg10.stg10_stg10_1_merged596_1045_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1045;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_992_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_992 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[4 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1044 = stg10.stg10_stg10_1_merged596_1044_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1044;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_993_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_993 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1045 = stg10.stg10_stg10_1_merged596_1045_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1045;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_994_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_994 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[5 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1045 = stg10.stg10_stg10_1_merged596_1045_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1045;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_995_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_995 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1046 = stg10.stg10_stg10_1_merged596_1046_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1046;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_996_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_996 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[5 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1045 = stg10.stg10_stg10_1_merged596_1045_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1045;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_997_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_997 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[6 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1046 = stg10.stg10_stg10_1_merged596_1046_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1046;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_998_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_998 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[6 + 16stg11_1, 1 + stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1046 = stg10.stg10_stg10_1_merged596_1046_merged_banks_4.peek_1();
  return value_stg10_stg10_1_merged596_1046;
  return 0;
}

inline hw_uint<16> stg10_stg11_1_merged599_999_select(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg10_stg11_1_merged599_999 read pattern: { stg11_1_merged599[root = 0, stg11_0, stg11_1] -> stg10[7 + 16stg11_1, stg11_0] : 0 <= stg11_0 <= 1082 and 0 <= stg11_1 <= 122 }
  // Read schedule : { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  // Write schedule: { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  auto value_stg10_stg10_1_merged596_1047 = stg10.stg10_stg10_1_merged596_1047_merged_banks_4.peek_125();
  return value_stg10_stg10_1_merged596_1047;
  return 0;
}

// # of bundles = 2
// stg10_1_merged596_write
//	stg10_stg10_1_merged596_1040
//	stg10_stg10_1_merged596_1041
//	stg10_stg10_1_merged596_1042
//	stg10_stg10_1_merged596_1043
//	stg10_stg10_1_merged596_1044
//	stg10_stg10_1_merged596_1045
//	stg10_stg10_1_merged596_1046
//	stg10_stg10_1_merged596_1047
//	stg10_stg10_1_merged596_1048
//	stg10_stg10_1_merged596_1049
//	stg10_stg10_1_merged596_1050
//	stg10_stg10_1_merged596_1051
//	stg10_stg10_1_merged596_1052
//	stg10_stg10_1_merged596_1053
//	stg10_stg10_1_merged596_1054
//	stg10_stg10_1_merged596_1055
inline void stg10_stg10_1_merged596_write_bundle_write(hw_uint<256>& stg10_1_merged596_write, stg10_cache& stg10, int root, int stg10_0, int stg10_1, int dynamic_address) {
	hw_uint<16> stg10_stg10_1_merged596_1040_res = stg10_1_merged596_write.extract<0, 15>();
	stg10_stg10_1_merged596_1040_write(stg10_stg10_1_merged596_1040_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1041_res = stg10_1_merged596_write.extract<16, 31>();
	stg10_stg10_1_merged596_1041_write(stg10_stg10_1_merged596_1041_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1042_res = stg10_1_merged596_write.extract<32, 47>();
	stg10_stg10_1_merged596_1042_write(stg10_stg10_1_merged596_1042_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1043_res = stg10_1_merged596_write.extract<48, 63>();
	stg10_stg10_1_merged596_1043_write(stg10_stg10_1_merged596_1043_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1044_res = stg10_1_merged596_write.extract<64, 79>();
	stg10_stg10_1_merged596_1044_write(stg10_stg10_1_merged596_1044_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1045_res = stg10_1_merged596_write.extract<80, 95>();
	stg10_stg10_1_merged596_1045_write(stg10_stg10_1_merged596_1045_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1046_res = stg10_1_merged596_write.extract<96, 111>();
	stg10_stg10_1_merged596_1046_write(stg10_stg10_1_merged596_1046_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1047_res = stg10_1_merged596_write.extract<112, 127>();
	stg10_stg10_1_merged596_1047_write(stg10_stg10_1_merged596_1047_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1048_res = stg10_1_merged596_write.extract<128, 143>();
	stg10_stg10_1_merged596_1048_write(stg10_stg10_1_merged596_1048_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1049_res = stg10_1_merged596_write.extract<144, 159>();
	stg10_stg10_1_merged596_1049_write(stg10_stg10_1_merged596_1049_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1050_res = stg10_1_merged596_write.extract<160, 175>();
	stg10_stg10_1_merged596_1050_write(stg10_stg10_1_merged596_1050_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1051_res = stg10_1_merged596_write.extract<176, 191>();
	stg10_stg10_1_merged596_1051_write(stg10_stg10_1_merged596_1051_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1052_res = stg10_1_merged596_write.extract<192, 207>();
	stg10_stg10_1_merged596_1052_write(stg10_stg10_1_merged596_1052_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1053_res = stg10_1_merged596_write.extract<208, 223>();
	stg10_stg10_1_merged596_1053_write(stg10_stg10_1_merged596_1053_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1054_res = stg10_1_merged596_write.extract<224, 239>();
	stg10_stg10_1_merged596_1054_write(stg10_stg10_1_merged596_1054_res, stg10, root, stg10_0, stg10_1, dynamic_address);
	hw_uint<16> stg10_stg10_1_merged596_1055_res = stg10_1_merged596_write.extract<240, 255>();
	stg10_stg10_1_merged596_1055_write(stg10_stg10_1_merged596_1055_res, stg10, root, stg10_0, stg10_1, dynamic_address);
}

// stg11_1_merged599_read
//	stg10_stg11_1_merged599_976
//	stg10_stg11_1_merged599_977
//	stg10_stg11_1_merged599_978
//	stg10_stg11_1_merged599_979
//	stg10_stg11_1_merged599_980
//	stg10_stg11_1_merged599_981
//	stg10_stg11_1_merged599_982
//	stg10_stg11_1_merged599_983
//	stg10_stg11_1_merged599_984
//	stg10_stg11_1_merged599_985
//	stg10_stg11_1_merged599_986
//	stg10_stg11_1_merged599_987
//	stg10_stg11_1_merged599_988
//	stg10_stg11_1_merged599_989
//	stg10_stg11_1_merged599_990
//	stg10_stg11_1_merged599_991
//	stg10_stg11_1_merged599_992
//	stg10_stg11_1_merged599_993
//	stg10_stg11_1_merged599_994
//	stg10_stg11_1_merged599_995
//	stg10_stg11_1_merged599_996
//	stg10_stg11_1_merged599_997
//	stg10_stg11_1_merged599_998
//	stg10_stg11_1_merged599_999
//	stg10_stg11_1_merged599_1000
//	stg10_stg11_1_merged599_1001
//	stg10_stg11_1_merged599_1002
//	stg10_stg11_1_merged599_1003
//	stg10_stg11_1_merged599_1004
//	stg10_stg11_1_merged599_1005
//	stg10_stg11_1_merged599_1006
//	stg10_stg11_1_merged599_1007
//	stg10_stg11_1_merged599_1008
//	stg10_stg11_1_merged599_1009
//	stg10_stg11_1_merged599_1010
//	stg10_stg11_1_merged599_1011
//	stg10_stg11_1_merged599_1012
//	stg10_stg11_1_merged599_1013
//	stg10_stg11_1_merged599_1014
//	stg10_stg11_1_merged599_1015
//	stg10_stg11_1_merged599_1016
//	stg10_stg11_1_merged599_1017
//	stg10_stg11_1_merged599_1018
//	stg10_stg11_1_merged599_1019
//	stg10_stg11_1_merged599_1020
//	stg10_stg11_1_merged599_1021
//	stg10_stg11_1_merged599_1022
//	stg10_stg11_1_merged599_1023
//	stg10_stg11_1_merged599_1024
//	stg10_stg11_1_merged599_1025
//	stg10_stg11_1_merged599_1026
//	stg10_stg11_1_merged599_1027
//	stg10_stg11_1_merged599_1028
//	stg10_stg11_1_merged599_1029
//	stg10_stg11_1_merged599_1030
//	stg10_stg11_1_merged599_1031
//	stg10_stg11_1_merged599_1032
//	stg10_stg11_1_merged599_1033
//	stg10_stg11_1_merged599_1034
//	stg10_stg11_1_merged599_1035
//	stg10_stg11_1_merged599_1036
//	stg10_stg11_1_merged599_1037
//	stg10_stg11_1_merged599_1038
//	stg10_stg11_1_merged599_1039
inline hw_uint<1024> stg10_stg11_1_merged599_read_bundle_read(stg10_cache& stg10, int root, int stg11_0, int stg11_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg10_stg11_1_merged599_976
    // stg10_stg11_1_merged599_977
    // stg10_stg11_1_merged599_978
    // stg10_stg11_1_merged599_979
    // stg10_stg11_1_merged599_980
    // stg10_stg11_1_merged599_981
    // stg10_stg11_1_merged599_982
    // stg10_stg11_1_merged599_983
    // stg10_stg11_1_merged599_984
    // stg10_stg11_1_merged599_985
    // stg10_stg11_1_merged599_986
    // stg10_stg11_1_merged599_987
    // stg10_stg11_1_merged599_988
    // stg10_stg11_1_merged599_989
    // stg10_stg11_1_merged599_990
    // stg10_stg11_1_merged599_991
    // stg10_stg11_1_merged599_992
    // stg10_stg11_1_merged599_993
    // stg10_stg11_1_merged599_994
    // stg10_stg11_1_merged599_995
    // stg10_stg11_1_merged599_996
    // stg10_stg11_1_merged599_997
    // stg10_stg11_1_merged599_998
    // stg10_stg11_1_merged599_999
    // stg10_stg11_1_merged599_1000
    // stg10_stg11_1_merged599_1001
    // stg10_stg11_1_merged599_1002
    // stg10_stg11_1_merged599_1003
    // stg10_stg11_1_merged599_1004
    // stg10_stg11_1_merged599_1005
    // stg10_stg11_1_merged599_1006
    // stg10_stg11_1_merged599_1007
    // stg10_stg11_1_merged599_1008
    // stg10_stg11_1_merged599_1009
    // stg10_stg11_1_merged599_1010
    // stg10_stg11_1_merged599_1011
    // stg10_stg11_1_merged599_1012
    // stg10_stg11_1_merged599_1013
    // stg10_stg11_1_merged599_1014
    // stg10_stg11_1_merged599_1015
    // stg10_stg11_1_merged599_1016
    // stg10_stg11_1_merged599_1017
    // stg10_stg11_1_merged599_1018
    // stg10_stg11_1_merged599_1019
    // stg10_stg11_1_merged599_1020
    // stg10_stg11_1_merged599_1021
    // stg10_stg11_1_merged599_1022
    // stg10_stg11_1_merged599_1023
    // stg10_stg11_1_merged599_1024
    // stg10_stg11_1_merged599_1025
    // stg10_stg11_1_merged599_1026
    // stg10_stg11_1_merged599_1027
    // stg10_stg11_1_merged599_1028
    // stg10_stg11_1_merged599_1029
    // stg10_stg11_1_merged599_1030
    // stg10_stg11_1_merged599_1031
    // stg10_stg11_1_merged599_1032
    // stg10_stg11_1_merged599_1033
    // stg10_stg11_1_merged599_1034
    // stg10_stg11_1_merged599_1035
    // stg10_stg11_1_merged599_1036
    // stg10_stg11_1_merged599_1037
    // stg10_stg11_1_merged599_1038
    // stg10_stg11_1_merged599_1039

	hw_uint<1024> result;
	hw_uint<16> stg10_stg11_1_merged599_976_res = stg10_stg11_1_merged599_976_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<0, 1024>(result, stg10_stg11_1_merged599_976_res);
	hw_uint<16> stg10_stg11_1_merged599_977_res = stg10_stg11_1_merged599_977_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<16, 1024>(result, stg10_stg11_1_merged599_977_res);
	hw_uint<16> stg10_stg11_1_merged599_978_res = stg10_stg11_1_merged599_978_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<32, 1024>(result, stg10_stg11_1_merged599_978_res);
	hw_uint<16> stg10_stg11_1_merged599_979_res = stg10_stg11_1_merged599_979_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<48, 1024>(result, stg10_stg11_1_merged599_979_res);
	hw_uint<16> stg10_stg11_1_merged599_980_res = stg10_stg11_1_merged599_980_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<64, 1024>(result, stg10_stg11_1_merged599_980_res);
	hw_uint<16> stg10_stg11_1_merged599_981_res = stg10_stg11_1_merged599_981_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<80, 1024>(result, stg10_stg11_1_merged599_981_res);
	hw_uint<16> stg10_stg11_1_merged599_982_res = stg10_stg11_1_merged599_982_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<96, 1024>(result, stg10_stg11_1_merged599_982_res);
	hw_uint<16> stg10_stg11_1_merged599_983_res = stg10_stg11_1_merged599_983_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<112, 1024>(result, stg10_stg11_1_merged599_983_res);
	hw_uint<16> stg10_stg11_1_merged599_984_res = stg10_stg11_1_merged599_984_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<128, 1024>(result, stg10_stg11_1_merged599_984_res);
	hw_uint<16> stg10_stg11_1_merged599_985_res = stg10_stg11_1_merged599_985_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<144, 1024>(result, stg10_stg11_1_merged599_985_res);
	hw_uint<16> stg10_stg11_1_merged599_986_res = stg10_stg11_1_merged599_986_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<160, 1024>(result, stg10_stg11_1_merged599_986_res);
	hw_uint<16> stg10_stg11_1_merged599_987_res = stg10_stg11_1_merged599_987_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<176, 1024>(result, stg10_stg11_1_merged599_987_res);
	hw_uint<16> stg10_stg11_1_merged599_988_res = stg10_stg11_1_merged599_988_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<192, 1024>(result, stg10_stg11_1_merged599_988_res);
	hw_uint<16> stg10_stg11_1_merged599_989_res = stg10_stg11_1_merged599_989_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<208, 1024>(result, stg10_stg11_1_merged599_989_res);
	hw_uint<16> stg10_stg11_1_merged599_990_res = stg10_stg11_1_merged599_990_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<224, 1024>(result, stg10_stg11_1_merged599_990_res);
	hw_uint<16> stg10_stg11_1_merged599_991_res = stg10_stg11_1_merged599_991_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<240, 1024>(result, stg10_stg11_1_merged599_991_res);
	hw_uint<16> stg10_stg11_1_merged599_992_res = stg10_stg11_1_merged599_992_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<256, 1024>(result, stg10_stg11_1_merged599_992_res);
	hw_uint<16> stg10_stg11_1_merged599_993_res = stg10_stg11_1_merged599_993_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<272, 1024>(result, stg10_stg11_1_merged599_993_res);
	hw_uint<16> stg10_stg11_1_merged599_994_res = stg10_stg11_1_merged599_994_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<288, 1024>(result, stg10_stg11_1_merged599_994_res);
	hw_uint<16> stg10_stg11_1_merged599_995_res = stg10_stg11_1_merged599_995_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<304, 1024>(result, stg10_stg11_1_merged599_995_res);
	hw_uint<16> stg10_stg11_1_merged599_996_res = stg10_stg11_1_merged599_996_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<320, 1024>(result, stg10_stg11_1_merged599_996_res);
	hw_uint<16> stg10_stg11_1_merged599_997_res = stg10_stg11_1_merged599_997_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<336, 1024>(result, stg10_stg11_1_merged599_997_res);
	hw_uint<16> stg10_stg11_1_merged599_998_res = stg10_stg11_1_merged599_998_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<352, 1024>(result, stg10_stg11_1_merged599_998_res);
	hw_uint<16> stg10_stg11_1_merged599_999_res = stg10_stg11_1_merged599_999_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<368, 1024>(result, stg10_stg11_1_merged599_999_res);
	hw_uint<16> stg10_stg11_1_merged599_1000_res = stg10_stg11_1_merged599_1000_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<384, 1024>(result, stg10_stg11_1_merged599_1000_res);
	hw_uint<16> stg10_stg11_1_merged599_1001_res = stg10_stg11_1_merged599_1001_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<400, 1024>(result, stg10_stg11_1_merged599_1001_res);
	hw_uint<16> stg10_stg11_1_merged599_1002_res = stg10_stg11_1_merged599_1002_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<416, 1024>(result, stg10_stg11_1_merged599_1002_res);
	hw_uint<16> stg10_stg11_1_merged599_1003_res = stg10_stg11_1_merged599_1003_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<432, 1024>(result, stg10_stg11_1_merged599_1003_res);
	hw_uint<16> stg10_stg11_1_merged599_1004_res = stg10_stg11_1_merged599_1004_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<448, 1024>(result, stg10_stg11_1_merged599_1004_res);
	hw_uint<16> stg10_stg11_1_merged599_1005_res = stg10_stg11_1_merged599_1005_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<464, 1024>(result, stg10_stg11_1_merged599_1005_res);
	hw_uint<16> stg10_stg11_1_merged599_1006_res = stg10_stg11_1_merged599_1006_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<480, 1024>(result, stg10_stg11_1_merged599_1006_res);
	hw_uint<16> stg10_stg11_1_merged599_1007_res = stg10_stg11_1_merged599_1007_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<496, 1024>(result, stg10_stg11_1_merged599_1007_res);
	hw_uint<16> stg10_stg11_1_merged599_1008_res = stg10_stg11_1_merged599_1008_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<512, 1024>(result, stg10_stg11_1_merged599_1008_res);
	hw_uint<16> stg10_stg11_1_merged599_1009_res = stg10_stg11_1_merged599_1009_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<528, 1024>(result, stg10_stg11_1_merged599_1009_res);
	hw_uint<16> stg10_stg11_1_merged599_1010_res = stg10_stg11_1_merged599_1010_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<544, 1024>(result, stg10_stg11_1_merged599_1010_res);
	hw_uint<16> stg10_stg11_1_merged599_1011_res = stg10_stg11_1_merged599_1011_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<560, 1024>(result, stg10_stg11_1_merged599_1011_res);
	hw_uint<16> stg10_stg11_1_merged599_1012_res = stg10_stg11_1_merged599_1012_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<576, 1024>(result, stg10_stg11_1_merged599_1012_res);
	hw_uint<16> stg10_stg11_1_merged599_1013_res = stg10_stg11_1_merged599_1013_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<592, 1024>(result, stg10_stg11_1_merged599_1013_res);
	hw_uint<16> stg10_stg11_1_merged599_1014_res = stg10_stg11_1_merged599_1014_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<608, 1024>(result, stg10_stg11_1_merged599_1014_res);
	hw_uint<16> stg10_stg11_1_merged599_1015_res = stg10_stg11_1_merged599_1015_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<624, 1024>(result, stg10_stg11_1_merged599_1015_res);
	hw_uint<16> stg10_stg11_1_merged599_1016_res = stg10_stg11_1_merged599_1016_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<640, 1024>(result, stg10_stg11_1_merged599_1016_res);
	hw_uint<16> stg10_stg11_1_merged599_1017_res = stg10_stg11_1_merged599_1017_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<656, 1024>(result, stg10_stg11_1_merged599_1017_res);
	hw_uint<16> stg10_stg11_1_merged599_1018_res = stg10_stg11_1_merged599_1018_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<672, 1024>(result, stg10_stg11_1_merged599_1018_res);
	hw_uint<16> stg10_stg11_1_merged599_1019_res = stg10_stg11_1_merged599_1019_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<688, 1024>(result, stg10_stg11_1_merged599_1019_res);
	hw_uint<16> stg10_stg11_1_merged599_1020_res = stg10_stg11_1_merged599_1020_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<704, 1024>(result, stg10_stg11_1_merged599_1020_res);
	hw_uint<16> stg10_stg11_1_merged599_1021_res = stg10_stg11_1_merged599_1021_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<720, 1024>(result, stg10_stg11_1_merged599_1021_res);
	hw_uint<16> stg10_stg11_1_merged599_1022_res = stg10_stg11_1_merged599_1022_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<736, 1024>(result, stg10_stg11_1_merged599_1022_res);
	hw_uint<16> stg10_stg11_1_merged599_1023_res = stg10_stg11_1_merged599_1023_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<752, 1024>(result, stg10_stg11_1_merged599_1023_res);
	hw_uint<16> stg10_stg11_1_merged599_1024_res = stg10_stg11_1_merged599_1024_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<768, 1024>(result, stg10_stg11_1_merged599_1024_res);
	hw_uint<16> stg10_stg11_1_merged599_1025_res = stg10_stg11_1_merged599_1025_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<784, 1024>(result, stg10_stg11_1_merged599_1025_res);
	hw_uint<16> stg10_stg11_1_merged599_1026_res = stg10_stg11_1_merged599_1026_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<800, 1024>(result, stg10_stg11_1_merged599_1026_res);
	hw_uint<16> stg10_stg11_1_merged599_1027_res = stg10_stg11_1_merged599_1027_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<816, 1024>(result, stg10_stg11_1_merged599_1027_res);
	hw_uint<16> stg10_stg11_1_merged599_1028_res = stg10_stg11_1_merged599_1028_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<832, 1024>(result, stg10_stg11_1_merged599_1028_res);
	hw_uint<16> stg10_stg11_1_merged599_1029_res = stg10_stg11_1_merged599_1029_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<848, 1024>(result, stg10_stg11_1_merged599_1029_res);
	hw_uint<16> stg10_stg11_1_merged599_1030_res = stg10_stg11_1_merged599_1030_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<864, 1024>(result, stg10_stg11_1_merged599_1030_res);
	hw_uint<16> stg10_stg11_1_merged599_1031_res = stg10_stg11_1_merged599_1031_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<880, 1024>(result, stg10_stg11_1_merged599_1031_res);
	hw_uint<16> stg10_stg11_1_merged599_1032_res = stg10_stg11_1_merged599_1032_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<896, 1024>(result, stg10_stg11_1_merged599_1032_res);
	hw_uint<16> stg10_stg11_1_merged599_1033_res = stg10_stg11_1_merged599_1033_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<912, 1024>(result, stg10_stg11_1_merged599_1033_res);
	hw_uint<16> stg10_stg11_1_merged599_1034_res = stg10_stg11_1_merged599_1034_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<928, 1024>(result, stg10_stg11_1_merged599_1034_res);
	hw_uint<16> stg10_stg11_1_merged599_1035_res = stg10_stg11_1_merged599_1035_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<944, 1024>(result, stg10_stg11_1_merged599_1035_res);
	hw_uint<16> stg10_stg11_1_merged599_1036_res = stg10_stg11_1_merged599_1036_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<960, 1024>(result, stg10_stg11_1_merged599_1036_res);
	hw_uint<16> stg10_stg11_1_merged599_1037_res = stg10_stg11_1_merged599_1037_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<976, 1024>(result, stg10_stg11_1_merged599_1037_res);
	hw_uint<16> stg10_stg11_1_merged599_1038_res = stg10_stg11_1_merged599_1038_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<992, 1024>(result, stg10_stg11_1_merged599_1038_res);
	hw_uint<16> stg10_stg11_1_merged599_1039_res = stg10_stg11_1_merged599_1039_select(stg10, root, stg11_0, stg11_1, dynamic_address);
	set_at<1008, 1024>(result, stg10_stg11_1_merged599_1039_res);
	return result;
}

struct stg11_stg11_1_merged599_960_merged_banks_4_cache {
	// RAM Box: {[0, 1952], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 123, 124
	hw_uint<16> f0;
	fifo<hw_uint<16>, 122> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_123() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_961_merged_banks_4_cache {
	// RAM Box: {[1, 1953], [0, 1081]}
	// Capacity: 125
	// # of read delays: 4
  // 0, 1, 123, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}

	inline hw_uint<16> peek_124() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_962_merged_banks_4_cache {
	// RAM Box: {[2, 1938], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_963_merged_banks_4_cache {
	// RAM Box: {[3, 1939], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_964_merged_banks_4_cache {
	// RAM Box: {[4, 1940], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_965_merged_banks_4_cache {
	// RAM Box: {[5, 1941], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_966_merged_banks_4_cache {
	// RAM Box: {[6, 1942], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_967_merged_banks_4_cache {
	// RAM Box: {[7, 1943], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_968_merged_banks_4_cache {
	// RAM Box: {[8, 1944], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_969_merged_banks_4_cache {
	// RAM Box: {[9, 1945], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_970_merged_banks_4_cache {
	// RAM Box: {[10, 1946], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_971_merged_banks_4_cache {
	// RAM Box: {[11, 1947], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_972_merged_banks_4_cache {
	// RAM Box: {[12, 1948], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_973_merged_banks_4_cache {
	// RAM Box: {[13, 1949], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_974_merged_banks_4_cache {
	// RAM Box: {[14, 1950], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_stg11_1_merged599_975_merged_banks_4_cache {
	// RAM Box: {[15, 1951], [0, 1082]}
	// Capacity: 125
	// # of read delays: 3
  // 0, 1, 124
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 122> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_124() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 122
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 122 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg11_cache {
  // Reader addrs...
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[1 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[1 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[1 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[2 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[3 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[4 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[5 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[6 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[7 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[8 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[9 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[10 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[11 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[12 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[13 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[14 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[15 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[16 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[16 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[16 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
    // { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[17 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // # of banks: 16
  stg11_stg11_1_merged599_960_merged_banks_4_cache stg11_stg11_1_merged599_960_merged_banks_4;
  stg11_stg11_1_merged599_961_merged_banks_4_cache stg11_stg11_1_merged599_961_merged_banks_4;
  stg11_stg11_1_merged599_962_merged_banks_4_cache stg11_stg11_1_merged599_962_merged_banks_4;
  stg11_stg11_1_merged599_963_merged_banks_4_cache stg11_stg11_1_merged599_963_merged_banks_4;
  stg11_stg11_1_merged599_964_merged_banks_4_cache stg11_stg11_1_merged599_964_merged_banks_4;
  stg11_stg11_1_merged599_965_merged_banks_4_cache stg11_stg11_1_merged599_965_merged_banks_4;
  stg11_stg11_1_merged599_966_merged_banks_4_cache stg11_stg11_1_merged599_966_merged_banks_4;
  stg11_stg11_1_merged599_967_merged_banks_4_cache stg11_stg11_1_merged599_967_merged_banks_4;
  stg11_stg11_1_merged599_968_merged_banks_4_cache stg11_stg11_1_merged599_968_merged_banks_4;
  stg11_stg11_1_merged599_969_merged_banks_4_cache stg11_stg11_1_merged599_969_merged_banks_4;
  stg11_stg11_1_merged599_970_merged_banks_4_cache stg11_stg11_1_merged599_970_merged_banks_4;
  stg11_stg11_1_merged599_971_merged_banks_4_cache stg11_stg11_1_merged599_971_merged_banks_4;
  stg11_stg11_1_merged599_972_merged_banks_4_cache stg11_stg11_1_merged599_972_merged_banks_4;
  stg11_stg11_1_merged599_973_merged_banks_4_cache stg11_stg11_1_merged599_973_merged_banks_4;
  stg11_stg11_1_merged599_974_merged_banks_4_cache stg11_stg11_1_merged599_974_merged_banks_4;
  stg11_stg11_1_merged599_975_merged_banks_4_cache stg11_stg11_1_merged599_975_merged_banks_4;
};



inline void stg11_stg11_1_merged599_960_write(hw_uint<16>& stg11_stg11_1_merged599_960, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_960_merged_banks_4.push(stg11_stg11_1_merged599_960);
}

inline void stg11_stg11_1_merged599_961_write(hw_uint<16>& stg11_stg11_1_merged599_961, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_961_merged_banks_4.push(stg11_stg11_1_merged599_961);
}

inline void stg11_stg11_1_merged599_962_write(hw_uint<16>& stg11_stg11_1_merged599_962, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_962_merged_banks_4.push(stg11_stg11_1_merged599_962);
}

inline void stg11_stg11_1_merged599_963_write(hw_uint<16>& stg11_stg11_1_merged599_963, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_963_merged_banks_4.push(stg11_stg11_1_merged599_963);
}

inline void stg11_stg11_1_merged599_964_write(hw_uint<16>& stg11_stg11_1_merged599_964, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_964_merged_banks_4.push(stg11_stg11_1_merged599_964);
}

inline void stg11_stg11_1_merged599_965_write(hw_uint<16>& stg11_stg11_1_merged599_965, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_965_merged_banks_4.push(stg11_stg11_1_merged599_965);
}

inline void stg11_stg11_1_merged599_966_write(hw_uint<16>& stg11_stg11_1_merged599_966, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_966_merged_banks_4.push(stg11_stg11_1_merged599_966);
}

inline void stg11_stg11_1_merged599_967_write(hw_uint<16>& stg11_stg11_1_merged599_967, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_967_merged_banks_4.push(stg11_stg11_1_merged599_967);
}

inline void stg11_stg11_1_merged599_968_write(hw_uint<16>& stg11_stg11_1_merged599_968, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_968_merged_banks_4.push(stg11_stg11_1_merged599_968);
}

inline void stg11_stg11_1_merged599_969_write(hw_uint<16>& stg11_stg11_1_merged599_969, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_969_merged_banks_4.push(stg11_stg11_1_merged599_969);
}

inline void stg11_stg11_1_merged599_970_write(hw_uint<16>& stg11_stg11_1_merged599_970, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_970_merged_banks_4.push(stg11_stg11_1_merged599_970);
}

inline void stg11_stg11_1_merged599_971_write(hw_uint<16>& stg11_stg11_1_merged599_971, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_971_merged_banks_4.push(stg11_stg11_1_merged599_971);
}

inline void stg11_stg11_1_merged599_972_write(hw_uint<16>& stg11_stg11_1_merged599_972, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_972_merged_banks_4.push(stg11_stg11_1_merged599_972);
}

inline void stg11_stg11_1_merged599_973_write(hw_uint<16>& stg11_stg11_1_merged599_973, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_973_merged_banks_4.push(stg11_stg11_1_merged599_973);
}

inline void stg11_stg11_1_merged599_974_write(hw_uint<16>& stg11_stg11_1_merged599_974, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_974_merged_banks_4.push(stg11_stg11_1_merged599_974);
}

inline void stg11_stg11_1_merged599_975_write(hw_uint<16>& stg11_stg11_1_merged599_975, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
  stg11.stg11_stg11_1_merged599_975_merged_banks_4.push(stg11_stg11_1_merged599_975);
}

inline hw_uint<16> stg11_stg12_1_merged602_896_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_896 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_960 = stg11.stg11_stg11_1_merged599_960_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_960;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_897_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_897 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[1 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_961 = stg11.stg11_stg11_1_merged599_961_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_961;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_898_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_898 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[1 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_961 = stg11.stg11_stg11_1_merged599_961_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_961;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_899_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_899 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_962 = stg11.stg11_stg11_1_merged599_962_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_962;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_900_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_900 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[1 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_961 = stg11.stg11_stg11_1_merged599_961_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_961;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_901_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_901 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_962 = stg11.stg11_stg11_1_merged599_962_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_962;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_902_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_902 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[2 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_962 = stg11.stg11_stg11_1_merged599_962_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_962;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_903_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_903 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_963 = stg11.stg11_stg11_1_merged599_963_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_963;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_904_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_904 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[2 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_962 = stg11.stg11_stg11_1_merged599_962_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_962;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_905_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_905 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_963 = stg11.stg11_stg11_1_merged599_963_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_963;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_906_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_906 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[3 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_963 = stg11.stg11_stg11_1_merged599_963_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_963;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_907_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_907 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_964 = stg11.stg11_stg11_1_merged599_964_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_964;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_908_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_908 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[3 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_963 = stg11.stg11_stg11_1_merged599_963_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_963;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_909_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_909 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_964 = stg11.stg11_stg11_1_merged599_964_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_964;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_910_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_910 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[4 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_964 = stg11.stg11_stg11_1_merged599_964_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_964;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_911_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_911 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_965 = stg11.stg11_stg11_1_merged599_965_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_965;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_912_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_912 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[4 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_964 = stg11.stg11_stg11_1_merged599_964_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_964;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_913_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_913 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_965 = stg11.stg11_stg11_1_merged599_965_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_965;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_914_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_914 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[5 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_965 = stg11.stg11_stg11_1_merged599_965_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_965;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_915_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_915 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_966 = stg11.stg11_stg11_1_merged599_966_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_966;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_916_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_916 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[5 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_965 = stg11.stg11_stg11_1_merged599_965_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_965;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_917_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_917 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_966 = stg11.stg11_stg11_1_merged599_966_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_966;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_918_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_918 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[6 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_966 = stg11.stg11_stg11_1_merged599_966_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_966;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_919_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_919 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_967 = stg11.stg11_stg11_1_merged599_967_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_967;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_920_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_920 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[6 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_966 = stg11.stg11_stg11_1_merged599_966_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_966;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_921_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_921 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_967 = stg11.stg11_stg11_1_merged599_967_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_967;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_922_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_922 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[7 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_967 = stg11.stg11_stg11_1_merged599_967_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_967;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_923_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_923 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_968 = stg11.stg11_stg11_1_merged599_968_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_968;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_924_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_924 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[7 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_967 = stg11.stg11_stg11_1_merged599_967_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_967;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_925_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_925 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_968 = stg11.stg11_stg11_1_merged599_968_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_968;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_926_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_926 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[8 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_968 = stg11.stg11_stg11_1_merged599_968_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_968;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_927_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_927 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_969 = stg11.stg11_stg11_1_merged599_969_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_969;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_928_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_928 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[8 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_968 = stg11.stg11_stg11_1_merged599_968_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_968;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_929_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_929 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_969 = stg11.stg11_stg11_1_merged599_969_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_969;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_930_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_930 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[9 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_969 = stg11.stg11_stg11_1_merged599_969_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_969;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_931_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_931 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_970 = stg11.stg11_stg11_1_merged599_970_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_970;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_932_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_932 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[9 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_969 = stg11.stg11_stg11_1_merged599_969_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_969;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_933_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_933 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_970 = stg11.stg11_stg11_1_merged599_970_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_970;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_934_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_934 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[10 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_970 = stg11.stg11_stg11_1_merged599_970_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_970;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_935_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_935 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_971 = stg11.stg11_stg11_1_merged599_971_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_971;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_936_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_936 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[10 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_970 = stg11.stg11_stg11_1_merged599_970_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_970;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_937_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_937 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_971 = stg11.stg11_stg11_1_merged599_971_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_971;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_938_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_938 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[11 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_971 = stg11.stg11_stg11_1_merged599_971_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_971;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_939_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_939 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_972 = stg11.stg11_stg11_1_merged599_972_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_972;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_940_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_940 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[11 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_971 = stg11.stg11_stg11_1_merged599_971_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_971;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_941_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_941 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_972 = stg11.stg11_stg11_1_merged599_972_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_972;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_942_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_942 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[12 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_972 = stg11.stg11_stg11_1_merged599_972_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_972;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_943_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_943 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_973 = stg11.stg11_stg11_1_merged599_973_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_973;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_944_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_944 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[12 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_972 = stg11.stg11_stg11_1_merged599_972_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_972;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_945_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_945 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_973 = stg11.stg11_stg11_1_merged599_973_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_973;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_946_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_946 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[13 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_973 = stg11.stg11_stg11_1_merged599_973_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_973;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_947_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_947 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_974 = stg11.stg11_stg11_1_merged599_974_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_974;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_948_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_948 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[13 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_973 = stg11.stg11_stg11_1_merged599_973_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_973;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_949_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_949 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_974 = stg11.stg11_stg11_1_merged599_974_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_974;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_950_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_950 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[14 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_974 = stg11.stg11_stg11_1_merged599_974_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_974;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_951_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_951 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_975 = stg11.stg11_stg11_1_merged599_975_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_975;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_952_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_952 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[14 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_974 = stg11.stg11_stg11_1_merged599_974_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_974;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_953_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_953 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_975 = stg11.stg11_stg11_1_merged599_975_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_975;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_954_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_954 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[15 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_975 = stg11.stg11_stg11_1_merged599_975_merged_banks_4.peek_1();
  return value_stg11_stg11_1_merged599_975;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_955_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_955 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[16 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_960 = stg11.stg11_stg11_1_merged599_960_merged_banks_4.peek_123();
  return value_stg11_stg11_1_merged599_960;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_956_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_956 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[15 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_975 = stg11.stg11_stg11_1_merged599_975_merged_banks_4.peek_124();
  return value_stg11_stg11_1_merged599_975;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_957_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_957 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[16 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_960 = stg11.stg11_stg11_1_merged599_960_merged_banks_4.peek_123();
  return value_stg11_stg11_1_merged599_960;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_958_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_958 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[16 + 16stg12_1, 1 + stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_960 = stg11.stg11_stg11_1_merged599_960_merged_banks_4.peek_0();
  return value_stg11_stg11_1_merged599_960;
  return 0;
}

inline hw_uint<16> stg11_stg12_1_merged602_959_select(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg11_stg12_1_merged602_959 read pattern: { stg12_1_merged602[root = 0, stg12_0, stg12_1] -> stg11[17 + 16stg12_1, stg12_0] : 0 <= stg12_0 <= 1081 and 0 <= stg12_1 <= 121 }
  // Read schedule : { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  // Write schedule: { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
  auto value_stg11_stg11_1_merged599_961 = stg11.stg11_stg11_1_merged599_961_merged_banks_4.peek_123();
  return value_stg11_stg11_1_merged599_961;
  return 0;
}

// # of bundles = 2
// stg11_1_merged599_write
//	stg11_stg11_1_merged599_960
//	stg11_stg11_1_merged599_961
//	stg11_stg11_1_merged599_962
//	stg11_stg11_1_merged599_963
//	stg11_stg11_1_merged599_964
//	stg11_stg11_1_merged599_965
//	stg11_stg11_1_merged599_966
//	stg11_stg11_1_merged599_967
//	stg11_stg11_1_merged599_968
//	stg11_stg11_1_merged599_969
//	stg11_stg11_1_merged599_970
//	stg11_stg11_1_merged599_971
//	stg11_stg11_1_merged599_972
//	stg11_stg11_1_merged599_973
//	stg11_stg11_1_merged599_974
//	stg11_stg11_1_merged599_975
inline void stg11_stg11_1_merged599_write_bundle_write(hw_uint<256>& stg11_1_merged599_write, stg11_cache& stg11, int root, int stg11_0, int stg11_1, int dynamic_address) {
	hw_uint<16> stg11_stg11_1_merged599_960_res = stg11_1_merged599_write.extract<0, 15>();
	stg11_stg11_1_merged599_960_write(stg11_stg11_1_merged599_960_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_961_res = stg11_1_merged599_write.extract<16, 31>();
	stg11_stg11_1_merged599_961_write(stg11_stg11_1_merged599_961_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_962_res = stg11_1_merged599_write.extract<32, 47>();
	stg11_stg11_1_merged599_962_write(stg11_stg11_1_merged599_962_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_963_res = stg11_1_merged599_write.extract<48, 63>();
	stg11_stg11_1_merged599_963_write(stg11_stg11_1_merged599_963_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_964_res = stg11_1_merged599_write.extract<64, 79>();
	stg11_stg11_1_merged599_964_write(stg11_stg11_1_merged599_964_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_965_res = stg11_1_merged599_write.extract<80, 95>();
	stg11_stg11_1_merged599_965_write(stg11_stg11_1_merged599_965_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_966_res = stg11_1_merged599_write.extract<96, 111>();
	stg11_stg11_1_merged599_966_write(stg11_stg11_1_merged599_966_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_967_res = stg11_1_merged599_write.extract<112, 127>();
	stg11_stg11_1_merged599_967_write(stg11_stg11_1_merged599_967_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_968_res = stg11_1_merged599_write.extract<128, 143>();
	stg11_stg11_1_merged599_968_write(stg11_stg11_1_merged599_968_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_969_res = stg11_1_merged599_write.extract<144, 159>();
	stg11_stg11_1_merged599_969_write(stg11_stg11_1_merged599_969_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_970_res = stg11_1_merged599_write.extract<160, 175>();
	stg11_stg11_1_merged599_970_write(stg11_stg11_1_merged599_970_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_971_res = stg11_1_merged599_write.extract<176, 191>();
	stg11_stg11_1_merged599_971_write(stg11_stg11_1_merged599_971_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_972_res = stg11_1_merged599_write.extract<192, 207>();
	stg11_stg11_1_merged599_972_write(stg11_stg11_1_merged599_972_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_973_res = stg11_1_merged599_write.extract<208, 223>();
	stg11_stg11_1_merged599_973_write(stg11_stg11_1_merged599_973_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_974_res = stg11_1_merged599_write.extract<224, 239>();
	stg11_stg11_1_merged599_974_write(stg11_stg11_1_merged599_974_res, stg11, root, stg11_0, stg11_1, dynamic_address);
	hw_uint<16> stg11_stg11_1_merged599_975_res = stg11_1_merged599_write.extract<240, 255>();
	stg11_stg11_1_merged599_975_write(stg11_stg11_1_merged599_975_res, stg11, root, stg11_0, stg11_1, dynamic_address);
}

// stg12_1_merged602_read
//	stg11_stg12_1_merged602_896
//	stg11_stg12_1_merged602_897
//	stg11_stg12_1_merged602_898
//	stg11_stg12_1_merged602_899
//	stg11_stg12_1_merged602_900
//	stg11_stg12_1_merged602_901
//	stg11_stg12_1_merged602_902
//	stg11_stg12_1_merged602_903
//	stg11_stg12_1_merged602_904
//	stg11_stg12_1_merged602_905
//	stg11_stg12_1_merged602_906
//	stg11_stg12_1_merged602_907
//	stg11_stg12_1_merged602_908
//	stg11_stg12_1_merged602_909
//	stg11_stg12_1_merged602_910
//	stg11_stg12_1_merged602_911
//	stg11_stg12_1_merged602_912
//	stg11_stg12_1_merged602_913
//	stg11_stg12_1_merged602_914
//	stg11_stg12_1_merged602_915
//	stg11_stg12_1_merged602_916
//	stg11_stg12_1_merged602_917
//	stg11_stg12_1_merged602_918
//	stg11_stg12_1_merged602_919
//	stg11_stg12_1_merged602_920
//	stg11_stg12_1_merged602_921
//	stg11_stg12_1_merged602_922
//	stg11_stg12_1_merged602_923
//	stg11_stg12_1_merged602_924
//	stg11_stg12_1_merged602_925
//	stg11_stg12_1_merged602_926
//	stg11_stg12_1_merged602_927
//	stg11_stg12_1_merged602_928
//	stg11_stg12_1_merged602_929
//	stg11_stg12_1_merged602_930
//	stg11_stg12_1_merged602_931
//	stg11_stg12_1_merged602_932
//	stg11_stg12_1_merged602_933
//	stg11_stg12_1_merged602_934
//	stg11_stg12_1_merged602_935
//	stg11_stg12_1_merged602_936
//	stg11_stg12_1_merged602_937
//	stg11_stg12_1_merged602_938
//	stg11_stg12_1_merged602_939
//	stg11_stg12_1_merged602_940
//	stg11_stg12_1_merged602_941
//	stg11_stg12_1_merged602_942
//	stg11_stg12_1_merged602_943
//	stg11_stg12_1_merged602_944
//	stg11_stg12_1_merged602_945
//	stg11_stg12_1_merged602_946
//	stg11_stg12_1_merged602_947
//	stg11_stg12_1_merged602_948
//	stg11_stg12_1_merged602_949
//	stg11_stg12_1_merged602_950
//	stg11_stg12_1_merged602_951
//	stg11_stg12_1_merged602_952
//	stg11_stg12_1_merged602_953
//	stg11_stg12_1_merged602_954
//	stg11_stg12_1_merged602_955
//	stg11_stg12_1_merged602_956
//	stg11_stg12_1_merged602_957
//	stg11_stg12_1_merged602_958
//	stg11_stg12_1_merged602_959
inline hw_uint<1024> stg11_stg12_1_merged602_read_bundle_read(stg11_cache& stg11, int root, int stg12_0, int stg12_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg11_stg12_1_merged602_896
    // stg11_stg12_1_merged602_897
    // stg11_stg12_1_merged602_898
    // stg11_stg12_1_merged602_899
    // stg11_stg12_1_merged602_900
    // stg11_stg12_1_merged602_901
    // stg11_stg12_1_merged602_902
    // stg11_stg12_1_merged602_903
    // stg11_stg12_1_merged602_904
    // stg11_stg12_1_merged602_905
    // stg11_stg12_1_merged602_906
    // stg11_stg12_1_merged602_907
    // stg11_stg12_1_merged602_908
    // stg11_stg12_1_merged602_909
    // stg11_stg12_1_merged602_910
    // stg11_stg12_1_merged602_911
    // stg11_stg12_1_merged602_912
    // stg11_stg12_1_merged602_913
    // stg11_stg12_1_merged602_914
    // stg11_stg12_1_merged602_915
    // stg11_stg12_1_merged602_916
    // stg11_stg12_1_merged602_917
    // stg11_stg12_1_merged602_918
    // stg11_stg12_1_merged602_919
    // stg11_stg12_1_merged602_920
    // stg11_stg12_1_merged602_921
    // stg11_stg12_1_merged602_922
    // stg11_stg12_1_merged602_923
    // stg11_stg12_1_merged602_924
    // stg11_stg12_1_merged602_925
    // stg11_stg12_1_merged602_926
    // stg11_stg12_1_merged602_927
    // stg11_stg12_1_merged602_928
    // stg11_stg12_1_merged602_929
    // stg11_stg12_1_merged602_930
    // stg11_stg12_1_merged602_931
    // stg11_stg12_1_merged602_932
    // stg11_stg12_1_merged602_933
    // stg11_stg12_1_merged602_934
    // stg11_stg12_1_merged602_935
    // stg11_stg12_1_merged602_936
    // stg11_stg12_1_merged602_937
    // stg11_stg12_1_merged602_938
    // stg11_stg12_1_merged602_939
    // stg11_stg12_1_merged602_940
    // stg11_stg12_1_merged602_941
    // stg11_stg12_1_merged602_942
    // stg11_stg12_1_merged602_943
    // stg11_stg12_1_merged602_944
    // stg11_stg12_1_merged602_945
    // stg11_stg12_1_merged602_946
    // stg11_stg12_1_merged602_947
    // stg11_stg12_1_merged602_948
    // stg11_stg12_1_merged602_949
    // stg11_stg12_1_merged602_950
    // stg11_stg12_1_merged602_951
    // stg11_stg12_1_merged602_952
    // stg11_stg12_1_merged602_953
    // stg11_stg12_1_merged602_954
    // stg11_stg12_1_merged602_955
    // stg11_stg12_1_merged602_956
    // stg11_stg12_1_merged602_957
    // stg11_stg12_1_merged602_958
    // stg11_stg12_1_merged602_959

	hw_uint<1024> result;
	hw_uint<16> stg11_stg12_1_merged602_896_res = stg11_stg12_1_merged602_896_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<0, 1024>(result, stg11_stg12_1_merged602_896_res);
	hw_uint<16> stg11_stg12_1_merged602_897_res = stg11_stg12_1_merged602_897_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<16, 1024>(result, stg11_stg12_1_merged602_897_res);
	hw_uint<16> stg11_stg12_1_merged602_898_res = stg11_stg12_1_merged602_898_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<32, 1024>(result, stg11_stg12_1_merged602_898_res);
	hw_uint<16> stg11_stg12_1_merged602_899_res = stg11_stg12_1_merged602_899_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<48, 1024>(result, stg11_stg12_1_merged602_899_res);
	hw_uint<16> stg11_stg12_1_merged602_900_res = stg11_stg12_1_merged602_900_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<64, 1024>(result, stg11_stg12_1_merged602_900_res);
	hw_uint<16> stg11_stg12_1_merged602_901_res = stg11_stg12_1_merged602_901_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<80, 1024>(result, stg11_stg12_1_merged602_901_res);
	hw_uint<16> stg11_stg12_1_merged602_902_res = stg11_stg12_1_merged602_902_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<96, 1024>(result, stg11_stg12_1_merged602_902_res);
	hw_uint<16> stg11_stg12_1_merged602_903_res = stg11_stg12_1_merged602_903_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<112, 1024>(result, stg11_stg12_1_merged602_903_res);
	hw_uint<16> stg11_stg12_1_merged602_904_res = stg11_stg12_1_merged602_904_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<128, 1024>(result, stg11_stg12_1_merged602_904_res);
	hw_uint<16> stg11_stg12_1_merged602_905_res = stg11_stg12_1_merged602_905_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<144, 1024>(result, stg11_stg12_1_merged602_905_res);
	hw_uint<16> stg11_stg12_1_merged602_906_res = stg11_stg12_1_merged602_906_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<160, 1024>(result, stg11_stg12_1_merged602_906_res);
	hw_uint<16> stg11_stg12_1_merged602_907_res = stg11_stg12_1_merged602_907_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<176, 1024>(result, stg11_stg12_1_merged602_907_res);
	hw_uint<16> stg11_stg12_1_merged602_908_res = stg11_stg12_1_merged602_908_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<192, 1024>(result, stg11_stg12_1_merged602_908_res);
	hw_uint<16> stg11_stg12_1_merged602_909_res = stg11_stg12_1_merged602_909_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<208, 1024>(result, stg11_stg12_1_merged602_909_res);
	hw_uint<16> stg11_stg12_1_merged602_910_res = stg11_stg12_1_merged602_910_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<224, 1024>(result, stg11_stg12_1_merged602_910_res);
	hw_uint<16> stg11_stg12_1_merged602_911_res = stg11_stg12_1_merged602_911_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<240, 1024>(result, stg11_stg12_1_merged602_911_res);
	hw_uint<16> stg11_stg12_1_merged602_912_res = stg11_stg12_1_merged602_912_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<256, 1024>(result, stg11_stg12_1_merged602_912_res);
	hw_uint<16> stg11_stg12_1_merged602_913_res = stg11_stg12_1_merged602_913_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<272, 1024>(result, stg11_stg12_1_merged602_913_res);
	hw_uint<16> stg11_stg12_1_merged602_914_res = stg11_stg12_1_merged602_914_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<288, 1024>(result, stg11_stg12_1_merged602_914_res);
	hw_uint<16> stg11_stg12_1_merged602_915_res = stg11_stg12_1_merged602_915_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<304, 1024>(result, stg11_stg12_1_merged602_915_res);
	hw_uint<16> stg11_stg12_1_merged602_916_res = stg11_stg12_1_merged602_916_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<320, 1024>(result, stg11_stg12_1_merged602_916_res);
	hw_uint<16> stg11_stg12_1_merged602_917_res = stg11_stg12_1_merged602_917_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<336, 1024>(result, stg11_stg12_1_merged602_917_res);
	hw_uint<16> stg11_stg12_1_merged602_918_res = stg11_stg12_1_merged602_918_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<352, 1024>(result, stg11_stg12_1_merged602_918_res);
	hw_uint<16> stg11_stg12_1_merged602_919_res = stg11_stg12_1_merged602_919_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<368, 1024>(result, stg11_stg12_1_merged602_919_res);
	hw_uint<16> stg11_stg12_1_merged602_920_res = stg11_stg12_1_merged602_920_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<384, 1024>(result, stg11_stg12_1_merged602_920_res);
	hw_uint<16> stg11_stg12_1_merged602_921_res = stg11_stg12_1_merged602_921_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<400, 1024>(result, stg11_stg12_1_merged602_921_res);
	hw_uint<16> stg11_stg12_1_merged602_922_res = stg11_stg12_1_merged602_922_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<416, 1024>(result, stg11_stg12_1_merged602_922_res);
	hw_uint<16> stg11_stg12_1_merged602_923_res = stg11_stg12_1_merged602_923_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<432, 1024>(result, stg11_stg12_1_merged602_923_res);
	hw_uint<16> stg11_stg12_1_merged602_924_res = stg11_stg12_1_merged602_924_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<448, 1024>(result, stg11_stg12_1_merged602_924_res);
	hw_uint<16> stg11_stg12_1_merged602_925_res = stg11_stg12_1_merged602_925_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<464, 1024>(result, stg11_stg12_1_merged602_925_res);
	hw_uint<16> stg11_stg12_1_merged602_926_res = stg11_stg12_1_merged602_926_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<480, 1024>(result, stg11_stg12_1_merged602_926_res);
	hw_uint<16> stg11_stg12_1_merged602_927_res = stg11_stg12_1_merged602_927_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<496, 1024>(result, stg11_stg12_1_merged602_927_res);
	hw_uint<16> stg11_stg12_1_merged602_928_res = stg11_stg12_1_merged602_928_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<512, 1024>(result, stg11_stg12_1_merged602_928_res);
	hw_uint<16> stg11_stg12_1_merged602_929_res = stg11_stg12_1_merged602_929_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<528, 1024>(result, stg11_stg12_1_merged602_929_res);
	hw_uint<16> stg11_stg12_1_merged602_930_res = stg11_stg12_1_merged602_930_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<544, 1024>(result, stg11_stg12_1_merged602_930_res);
	hw_uint<16> stg11_stg12_1_merged602_931_res = stg11_stg12_1_merged602_931_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<560, 1024>(result, stg11_stg12_1_merged602_931_res);
	hw_uint<16> stg11_stg12_1_merged602_932_res = stg11_stg12_1_merged602_932_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<576, 1024>(result, stg11_stg12_1_merged602_932_res);
	hw_uint<16> stg11_stg12_1_merged602_933_res = stg11_stg12_1_merged602_933_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<592, 1024>(result, stg11_stg12_1_merged602_933_res);
	hw_uint<16> stg11_stg12_1_merged602_934_res = stg11_stg12_1_merged602_934_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<608, 1024>(result, stg11_stg12_1_merged602_934_res);
	hw_uint<16> stg11_stg12_1_merged602_935_res = stg11_stg12_1_merged602_935_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<624, 1024>(result, stg11_stg12_1_merged602_935_res);
	hw_uint<16> stg11_stg12_1_merged602_936_res = stg11_stg12_1_merged602_936_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<640, 1024>(result, stg11_stg12_1_merged602_936_res);
	hw_uint<16> stg11_stg12_1_merged602_937_res = stg11_stg12_1_merged602_937_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<656, 1024>(result, stg11_stg12_1_merged602_937_res);
	hw_uint<16> stg11_stg12_1_merged602_938_res = stg11_stg12_1_merged602_938_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<672, 1024>(result, stg11_stg12_1_merged602_938_res);
	hw_uint<16> stg11_stg12_1_merged602_939_res = stg11_stg12_1_merged602_939_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<688, 1024>(result, stg11_stg12_1_merged602_939_res);
	hw_uint<16> stg11_stg12_1_merged602_940_res = stg11_stg12_1_merged602_940_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<704, 1024>(result, stg11_stg12_1_merged602_940_res);
	hw_uint<16> stg11_stg12_1_merged602_941_res = stg11_stg12_1_merged602_941_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<720, 1024>(result, stg11_stg12_1_merged602_941_res);
	hw_uint<16> stg11_stg12_1_merged602_942_res = stg11_stg12_1_merged602_942_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<736, 1024>(result, stg11_stg12_1_merged602_942_res);
	hw_uint<16> stg11_stg12_1_merged602_943_res = stg11_stg12_1_merged602_943_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<752, 1024>(result, stg11_stg12_1_merged602_943_res);
	hw_uint<16> stg11_stg12_1_merged602_944_res = stg11_stg12_1_merged602_944_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<768, 1024>(result, stg11_stg12_1_merged602_944_res);
	hw_uint<16> stg11_stg12_1_merged602_945_res = stg11_stg12_1_merged602_945_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<784, 1024>(result, stg11_stg12_1_merged602_945_res);
	hw_uint<16> stg11_stg12_1_merged602_946_res = stg11_stg12_1_merged602_946_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<800, 1024>(result, stg11_stg12_1_merged602_946_res);
	hw_uint<16> stg11_stg12_1_merged602_947_res = stg11_stg12_1_merged602_947_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<816, 1024>(result, stg11_stg12_1_merged602_947_res);
	hw_uint<16> stg11_stg12_1_merged602_948_res = stg11_stg12_1_merged602_948_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<832, 1024>(result, stg11_stg12_1_merged602_948_res);
	hw_uint<16> stg11_stg12_1_merged602_949_res = stg11_stg12_1_merged602_949_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<848, 1024>(result, stg11_stg12_1_merged602_949_res);
	hw_uint<16> stg11_stg12_1_merged602_950_res = stg11_stg12_1_merged602_950_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<864, 1024>(result, stg11_stg12_1_merged602_950_res);
	hw_uint<16> stg11_stg12_1_merged602_951_res = stg11_stg12_1_merged602_951_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<880, 1024>(result, stg11_stg12_1_merged602_951_res);
	hw_uint<16> stg11_stg12_1_merged602_952_res = stg11_stg12_1_merged602_952_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<896, 1024>(result, stg11_stg12_1_merged602_952_res);
	hw_uint<16> stg11_stg12_1_merged602_953_res = stg11_stg12_1_merged602_953_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<912, 1024>(result, stg11_stg12_1_merged602_953_res);
	hw_uint<16> stg11_stg12_1_merged602_954_res = stg11_stg12_1_merged602_954_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<928, 1024>(result, stg11_stg12_1_merged602_954_res);
	hw_uint<16> stg11_stg12_1_merged602_955_res = stg11_stg12_1_merged602_955_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<944, 1024>(result, stg11_stg12_1_merged602_955_res);
	hw_uint<16> stg11_stg12_1_merged602_956_res = stg11_stg12_1_merged602_956_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<960, 1024>(result, stg11_stg12_1_merged602_956_res);
	hw_uint<16> stg11_stg12_1_merged602_957_res = stg11_stg12_1_merged602_957_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<976, 1024>(result, stg11_stg12_1_merged602_957_res);
	hw_uint<16> stg11_stg12_1_merged602_958_res = stg11_stg12_1_merged602_958_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<992, 1024>(result, stg11_stg12_1_merged602_958_res);
	hw_uint<16> stg11_stg12_1_merged602_959_res = stg11_stg12_1_merged602_959_select(stg11, root, stg12_0, stg12_1, dynamic_address);
	set_at<1008, 1024>(result, stg11_stg12_1_merged602_959_res);
	return result;
}

struct stg12_stg12_1_merged602_880_merged_banks_4_cache {
	// RAM Box: {[0, 1936], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 122, 123
	hw_uint<16> f0;
	fifo<hw_uint<16>, 121> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_122() {
		return f2;
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_881_merged_banks_4_cache {
	// RAM Box: {[1, 1937], [0, 1080]}
	// Capacity: 124
	// # of read delays: 4
  // 0, 1, 122, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}

	inline hw_uint<16> peek_123() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_882_merged_banks_4_cache {
	// RAM Box: {[2, 1922], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_883_merged_banks_4_cache {
	// RAM Box: {[3, 1923], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_884_merged_banks_4_cache {
	// RAM Box: {[4, 1924], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_885_merged_banks_4_cache {
	// RAM Box: {[5, 1925], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_886_merged_banks_4_cache {
	// RAM Box: {[6, 1926], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_887_merged_banks_4_cache {
	// RAM Box: {[7, 1927], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_888_merged_banks_4_cache {
	// RAM Box: {[8, 1928], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_889_merged_banks_4_cache {
	// RAM Box: {[9, 1929], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_890_merged_banks_4_cache {
	// RAM Box: {[10, 1930], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_891_merged_banks_4_cache {
	// RAM Box: {[11, 1931], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_892_merged_banks_4_cache {
	// RAM Box: {[12, 1932], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_893_merged_banks_4_cache {
	// RAM Box: {[13, 1933], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_894_merged_banks_4_cache {
	// RAM Box: {[14, 1934], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_stg12_1_merged602_895_merged_banks_4_cache {
	// RAM Box: {[15, 1935], [0, 1081]}
	// Capacity: 124
	// # of read delays: 3
  // 0, 1, 123
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 121> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_123() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 121
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 121 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg12_cache {
  // Reader addrs...
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[1 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[1 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[1 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[2 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[3 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[4 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[5 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[6 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[7 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[8 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[9 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[10 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[11 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[12 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[13 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[14 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[15 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[16 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[16 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[16 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
    // { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[17 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // # of banks: 16
  stg12_stg12_1_merged602_880_merged_banks_4_cache stg12_stg12_1_merged602_880_merged_banks_4;
  stg12_stg12_1_merged602_881_merged_banks_4_cache stg12_stg12_1_merged602_881_merged_banks_4;
  stg12_stg12_1_merged602_882_merged_banks_4_cache stg12_stg12_1_merged602_882_merged_banks_4;
  stg12_stg12_1_merged602_883_merged_banks_4_cache stg12_stg12_1_merged602_883_merged_banks_4;
  stg12_stg12_1_merged602_884_merged_banks_4_cache stg12_stg12_1_merged602_884_merged_banks_4;
  stg12_stg12_1_merged602_885_merged_banks_4_cache stg12_stg12_1_merged602_885_merged_banks_4;
  stg12_stg12_1_merged602_886_merged_banks_4_cache stg12_stg12_1_merged602_886_merged_banks_4;
  stg12_stg12_1_merged602_887_merged_banks_4_cache stg12_stg12_1_merged602_887_merged_banks_4;
  stg12_stg12_1_merged602_888_merged_banks_4_cache stg12_stg12_1_merged602_888_merged_banks_4;
  stg12_stg12_1_merged602_889_merged_banks_4_cache stg12_stg12_1_merged602_889_merged_banks_4;
  stg12_stg12_1_merged602_890_merged_banks_4_cache stg12_stg12_1_merged602_890_merged_banks_4;
  stg12_stg12_1_merged602_891_merged_banks_4_cache stg12_stg12_1_merged602_891_merged_banks_4;
  stg12_stg12_1_merged602_892_merged_banks_4_cache stg12_stg12_1_merged602_892_merged_banks_4;
  stg12_stg12_1_merged602_893_merged_banks_4_cache stg12_stg12_1_merged602_893_merged_banks_4;
  stg12_stg12_1_merged602_894_merged_banks_4_cache stg12_stg12_1_merged602_894_merged_banks_4;
  stg12_stg12_1_merged602_895_merged_banks_4_cache stg12_stg12_1_merged602_895_merged_banks_4;
};



inline void stg12_stg12_1_merged602_880_write(hw_uint<16>& stg12_stg12_1_merged602_880, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_880_merged_banks_4.push(stg12_stg12_1_merged602_880);
}

inline void stg12_stg12_1_merged602_881_write(hw_uint<16>& stg12_stg12_1_merged602_881, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_881_merged_banks_4.push(stg12_stg12_1_merged602_881);
}

inline void stg12_stg12_1_merged602_882_write(hw_uint<16>& stg12_stg12_1_merged602_882, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_882_merged_banks_4.push(stg12_stg12_1_merged602_882);
}

inline void stg12_stg12_1_merged602_883_write(hw_uint<16>& stg12_stg12_1_merged602_883, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_883_merged_banks_4.push(stg12_stg12_1_merged602_883);
}

inline void stg12_stg12_1_merged602_884_write(hw_uint<16>& stg12_stg12_1_merged602_884, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_884_merged_banks_4.push(stg12_stg12_1_merged602_884);
}

inline void stg12_stg12_1_merged602_885_write(hw_uint<16>& stg12_stg12_1_merged602_885, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_885_merged_banks_4.push(stg12_stg12_1_merged602_885);
}

inline void stg12_stg12_1_merged602_886_write(hw_uint<16>& stg12_stg12_1_merged602_886, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_886_merged_banks_4.push(stg12_stg12_1_merged602_886);
}

inline void stg12_stg12_1_merged602_887_write(hw_uint<16>& stg12_stg12_1_merged602_887, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_887_merged_banks_4.push(stg12_stg12_1_merged602_887);
}

inline void stg12_stg12_1_merged602_888_write(hw_uint<16>& stg12_stg12_1_merged602_888, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_888_merged_banks_4.push(stg12_stg12_1_merged602_888);
}

inline void stg12_stg12_1_merged602_889_write(hw_uint<16>& stg12_stg12_1_merged602_889, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_889_merged_banks_4.push(stg12_stg12_1_merged602_889);
}

inline void stg12_stg12_1_merged602_890_write(hw_uint<16>& stg12_stg12_1_merged602_890, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_890_merged_banks_4.push(stg12_stg12_1_merged602_890);
}

inline void stg12_stg12_1_merged602_891_write(hw_uint<16>& stg12_stg12_1_merged602_891, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_891_merged_banks_4.push(stg12_stg12_1_merged602_891);
}

inline void stg12_stg12_1_merged602_892_write(hw_uint<16>& stg12_stg12_1_merged602_892, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_892_merged_banks_4.push(stg12_stg12_1_merged602_892);
}

inline void stg12_stg12_1_merged602_893_write(hw_uint<16>& stg12_stg12_1_merged602_893, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_893_merged_banks_4.push(stg12_stg12_1_merged602_893);
}

inline void stg12_stg12_1_merged602_894_write(hw_uint<16>& stg12_stg12_1_merged602_894, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_894_merged_banks_4.push(stg12_stg12_1_merged602_894);
}

inline void stg12_stg12_1_merged602_895_write(hw_uint<16>& stg12_stg12_1_merged602_895, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
  stg12.stg12_stg12_1_merged602_895_merged_banks_4.push(stg12_stg12_1_merged602_895);
}

inline hw_uint<16> stg12_stg13_1_merged605_816_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_816 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_880 = stg12.stg12_stg12_1_merged602_880_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_880;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_817_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_817 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[1 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_881 = stg12.stg12_stg12_1_merged602_881_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_881;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_818_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_818 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[1 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_881 = stg12.stg12_stg12_1_merged602_881_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_881;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_819_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_819 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_882 = stg12.stg12_stg12_1_merged602_882_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_882;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_820_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_820 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[1 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_881 = stg12.stg12_stg12_1_merged602_881_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_881;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_821_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_821 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_882 = stg12.stg12_stg12_1_merged602_882_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_882;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_822_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_822 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[2 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_882 = stg12.stg12_stg12_1_merged602_882_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_882;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_823_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_823 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_883 = stg12.stg12_stg12_1_merged602_883_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_883;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_824_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_824 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[2 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_882 = stg12.stg12_stg12_1_merged602_882_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_882;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_825_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_825 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_883 = stg12.stg12_stg12_1_merged602_883_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_883;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_826_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_826 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[3 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_883 = stg12.stg12_stg12_1_merged602_883_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_883;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_827_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_827 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_884 = stg12.stg12_stg12_1_merged602_884_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_884;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_828_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_828 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[3 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_883 = stg12.stg12_stg12_1_merged602_883_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_883;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_829_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_829 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_884 = stg12.stg12_stg12_1_merged602_884_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_884;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_830_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_830 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[4 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_884 = stg12.stg12_stg12_1_merged602_884_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_884;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_831_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_831 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_885 = stg12.stg12_stg12_1_merged602_885_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_885;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_832_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_832 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[4 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_884 = stg12.stg12_stg12_1_merged602_884_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_884;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_833_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_833 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_885 = stg12.stg12_stg12_1_merged602_885_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_885;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_834_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_834 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[5 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_885 = stg12.stg12_stg12_1_merged602_885_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_885;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_835_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_835 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_886 = stg12.stg12_stg12_1_merged602_886_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_886;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_836_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_836 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[5 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_885 = stg12.stg12_stg12_1_merged602_885_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_885;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_837_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_837 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_886 = stg12.stg12_stg12_1_merged602_886_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_886;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_838_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_838 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[6 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_886 = stg12.stg12_stg12_1_merged602_886_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_886;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_839_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_839 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_887 = stg12.stg12_stg12_1_merged602_887_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_887;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_840_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_840 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[6 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_886 = stg12.stg12_stg12_1_merged602_886_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_886;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_841_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_841 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_887 = stg12.stg12_stg12_1_merged602_887_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_887;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_842_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_842 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[7 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_887 = stg12.stg12_stg12_1_merged602_887_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_887;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_843_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_843 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_888 = stg12.stg12_stg12_1_merged602_888_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_888;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_844_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_844 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[7 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_887 = stg12.stg12_stg12_1_merged602_887_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_887;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_845_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_845 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_888 = stg12.stg12_stg12_1_merged602_888_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_888;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_846_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_846 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[8 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_888 = stg12.stg12_stg12_1_merged602_888_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_888;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_847_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_847 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_889 = stg12.stg12_stg12_1_merged602_889_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_889;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_848_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_848 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[8 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_888 = stg12.stg12_stg12_1_merged602_888_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_888;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_849_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_849 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_889 = stg12.stg12_stg12_1_merged602_889_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_889;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_850_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_850 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[9 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_889 = stg12.stg12_stg12_1_merged602_889_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_889;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_851_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_851 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_890 = stg12.stg12_stg12_1_merged602_890_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_890;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_852_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_852 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[9 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_889 = stg12.stg12_stg12_1_merged602_889_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_889;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_853_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_853 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_890 = stg12.stg12_stg12_1_merged602_890_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_890;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_854_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_854 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[10 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_890 = stg12.stg12_stg12_1_merged602_890_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_890;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_855_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_855 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_891 = stg12.stg12_stg12_1_merged602_891_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_891;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_856_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_856 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[10 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_890 = stg12.stg12_stg12_1_merged602_890_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_890;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_857_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_857 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_891 = stg12.stg12_stg12_1_merged602_891_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_891;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_858_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_858 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[11 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_891 = stg12.stg12_stg12_1_merged602_891_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_891;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_859_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_859 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_892 = stg12.stg12_stg12_1_merged602_892_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_892;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_860_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_860 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[11 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_891 = stg12.stg12_stg12_1_merged602_891_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_891;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_861_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_861 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_892 = stg12.stg12_stg12_1_merged602_892_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_892;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_862_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_862 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[12 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_892 = stg12.stg12_stg12_1_merged602_892_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_892;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_863_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_863 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_893 = stg12.stg12_stg12_1_merged602_893_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_893;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_864_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_864 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[12 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_892 = stg12.stg12_stg12_1_merged602_892_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_892;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_865_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_865 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_893 = stg12.stg12_stg12_1_merged602_893_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_893;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_866_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_866 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[13 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_893 = stg12.stg12_stg12_1_merged602_893_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_893;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_867_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_867 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_894 = stg12.stg12_stg12_1_merged602_894_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_894;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_868_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_868 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[13 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_893 = stg12.stg12_stg12_1_merged602_893_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_893;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_869_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_869 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_894 = stg12.stg12_stg12_1_merged602_894_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_894;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_870_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_870 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[14 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_894 = stg12.stg12_stg12_1_merged602_894_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_894;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_871_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_871 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_895 = stg12.stg12_stg12_1_merged602_895_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_895;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_872_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_872 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[14 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_894 = stg12.stg12_stg12_1_merged602_894_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_894;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_873_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_873 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_895 = stg12.stg12_stg12_1_merged602_895_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_895;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_874_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_874 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[15 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_895 = stg12.stg12_stg12_1_merged602_895_merged_banks_4.peek_1();
  return value_stg12_stg12_1_merged602_895;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_875_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_875 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[16 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_880 = stg12.stg12_stg12_1_merged602_880_merged_banks_4.peek_122();
  return value_stg12_stg12_1_merged602_880;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_876_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_876 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[15 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_895 = stg12.stg12_stg12_1_merged602_895_merged_banks_4.peek_123();
  return value_stg12_stg12_1_merged602_895;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_877_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_877 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[16 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_880 = stg12.stg12_stg12_1_merged602_880_merged_banks_4.peek_122();
  return value_stg12_stg12_1_merged602_880;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_878_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_878 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[16 + 16stg13_1, 1 + stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_880 = stg12.stg12_stg12_1_merged602_880_merged_banks_4.peek_0();
  return value_stg12_stg12_1_merged602_880;
  return 0;
}

inline hw_uint<16> stg12_stg13_1_merged605_879_select(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg12_stg13_1_merged605_879 read pattern: { stg13_1_merged605[root = 0, stg13_0, stg13_1] -> stg12[17 + 16stg13_1, stg13_0] : 0 <= stg13_0 <= 1080 and 0 <= stg13_1 <= 120 }
  // Read schedule : { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  // Write schedule: { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
  auto value_stg12_stg12_1_merged602_881 = stg12.stg12_stg12_1_merged602_881_merged_banks_4.peek_122();
  return value_stg12_stg12_1_merged602_881;
  return 0;
}

// # of bundles = 2
// stg12_1_merged602_write
//	stg12_stg12_1_merged602_880
//	stg12_stg12_1_merged602_881
//	stg12_stg12_1_merged602_882
//	stg12_stg12_1_merged602_883
//	stg12_stg12_1_merged602_884
//	stg12_stg12_1_merged602_885
//	stg12_stg12_1_merged602_886
//	stg12_stg12_1_merged602_887
//	stg12_stg12_1_merged602_888
//	stg12_stg12_1_merged602_889
//	stg12_stg12_1_merged602_890
//	stg12_stg12_1_merged602_891
//	stg12_stg12_1_merged602_892
//	stg12_stg12_1_merged602_893
//	stg12_stg12_1_merged602_894
//	stg12_stg12_1_merged602_895
inline void stg12_stg12_1_merged602_write_bundle_write(hw_uint<256>& stg12_1_merged602_write, stg12_cache& stg12, int root, int stg12_0, int stg12_1, int dynamic_address) {
	hw_uint<16> stg12_stg12_1_merged602_880_res = stg12_1_merged602_write.extract<0, 15>();
	stg12_stg12_1_merged602_880_write(stg12_stg12_1_merged602_880_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_881_res = stg12_1_merged602_write.extract<16, 31>();
	stg12_stg12_1_merged602_881_write(stg12_stg12_1_merged602_881_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_882_res = stg12_1_merged602_write.extract<32, 47>();
	stg12_stg12_1_merged602_882_write(stg12_stg12_1_merged602_882_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_883_res = stg12_1_merged602_write.extract<48, 63>();
	stg12_stg12_1_merged602_883_write(stg12_stg12_1_merged602_883_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_884_res = stg12_1_merged602_write.extract<64, 79>();
	stg12_stg12_1_merged602_884_write(stg12_stg12_1_merged602_884_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_885_res = stg12_1_merged602_write.extract<80, 95>();
	stg12_stg12_1_merged602_885_write(stg12_stg12_1_merged602_885_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_886_res = stg12_1_merged602_write.extract<96, 111>();
	stg12_stg12_1_merged602_886_write(stg12_stg12_1_merged602_886_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_887_res = stg12_1_merged602_write.extract<112, 127>();
	stg12_stg12_1_merged602_887_write(stg12_stg12_1_merged602_887_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_888_res = stg12_1_merged602_write.extract<128, 143>();
	stg12_stg12_1_merged602_888_write(stg12_stg12_1_merged602_888_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_889_res = stg12_1_merged602_write.extract<144, 159>();
	stg12_stg12_1_merged602_889_write(stg12_stg12_1_merged602_889_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_890_res = stg12_1_merged602_write.extract<160, 175>();
	stg12_stg12_1_merged602_890_write(stg12_stg12_1_merged602_890_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_891_res = stg12_1_merged602_write.extract<176, 191>();
	stg12_stg12_1_merged602_891_write(stg12_stg12_1_merged602_891_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_892_res = stg12_1_merged602_write.extract<192, 207>();
	stg12_stg12_1_merged602_892_write(stg12_stg12_1_merged602_892_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_893_res = stg12_1_merged602_write.extract<208, 223>();
	stg12_stg12_1_merged602_893_write(stg12_stg12_1_merged602_893_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_894_res = stg12_1_merged602_write.extract<224, 239>();
	stg12_stg12_1_merged602_894_write(stg12_stg12_1_merged602_894_res, stg12, root, stg12_0, stg12_1, dynamic_address);
	hw_uint<16> stg12_stg12_1_merged602_895_res = stg12_1_merged602_write.extract<240, 255>();
	stg12_stg12_1_merged602_895_write(stg12_stg12_1_merged602_895_res, stg12, root, stg12_0, stg12_1, dynamic_address);
}

// stg13_1_merged605_read
//	stg12_stg13_1_merged605_816
//	stg12_stg13_1_merged605_817
//	stg12_stg13_1_merged605_818
//	stg12_stg13_1_merged605_819
//	stg12_stg13_1_merged605_820
//	stg12_stg13_1_merged605_821
//	stg12_stg13_1_merged605_822
//	stg12_stg13_1_merged605_823
//	stg12_stg13_1_merged605_824
//	stg12_stg13_1_merged605_825
//	stg12_stg13_1_merged605_826
//	stg12_stg13_1_merged605_827
//	stg12_stg13_1_merged605_828
//	stg12_stg13_1_merged605_829
//	stg12_stg13_1_merged605_830
//	stg12_stg13_1_merged605_831
//	stg12_stg13_1_merged605_832
//	stg12_stg13_1_merged605_833
//	stg12_stg13_1_merged605_834
//	stg12_stg13_1_merged605_835
//	stg12_stg13_1_merged605_836
//	stg12_stg13_1_merged605_837
//	stg12_stg13_1_merged605_838
//	stg12_stg13_1_merged605_839
//	stg12_stg13_1_merged605_840
//	stg12_stg13_1_merged605_841
//	stg12_stg13_1_merged605_842
//	stg12_stg13_1_merged605_843
//	stg12_stg13_1_merged605_844
//	stg12_stg13_1_merged605_845
//	stg12_stg13_1_merged605_846
//	stg12_stg13_1_merged605_847
//	stg12_stg13_1_merged605_848
//	stg12_stg13_1_merged605_849
//	stg12_stg13_1_merged605_850
//	stg12_stg13_1_merged605_851
//	stg12_stg13_1_merged605_852
//	stg12_stg13_1_merged605_853
//	stg12_stg13_1_merged605_854
//	stg12_stg13_1_merged605_855
//	stg12_stg13_1_merged605_856
//	stg12_stg13_1_merged605_857
//	stg12_stg13_1_merged605_858
//	stg12_stg13_1_merged605_859
//	stg12_stg13_1_merged605_860
//	stg12_stg13_1_merged605_861
//	stg12_stg13_1_merged605_862
//	stg12_stg13_1_merged605_863
//	stg12_stg13_1_merged605_864
//	stg12_stg13_1_merged605_865
//	stg12_stg13_1_merged605_866
//	stg12_stg13_1_merged605_867
//	stg12_stg13_1_merged605_868
//	stg12_stg13_1_merged605_869
//	stg12_stg13_1_merged605_870
//	stg12_stg13_1_merged605_871
//	stg12_stg13_1_merged605_872
//	stg12_stg13_1_merged605_873
//	stg12_stg13_1_merged605_874
//	stg12_stg13_1_merged605_875
//	stg12_stg13_1_merged605_876
//	stg12_stg13_1_merged605_877
//	stg12_stg13_1_merged605_878
//	stg12_stg13_1_merged605_879
inline hw_uint<1024> stg12_stg13_1_merged605_read_bundle_read(stg12_cache& stg12, int root, int stg13_0, int stg13_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg12_stg13_1_merged605_816
    // stg12_stg13_1_merged605_817
    // stg12_stg13_1_merged605_818
    // stg12_stg13_1_merged605_819
    // stg12_stg13_1_merged605_820
    // stg12_stg13_1_merged605_821
    // stg12_stg13_1_merged605_822
    // stg12_stg13_1_merged605_823
    // stg12_stg13_1_merged605_824
    // stg12_stg13_1_merged605_825
    // stg12_stg13_1_merged605_826
    // stg12_stg13_1_merged605_827
    // stg12_stg13_1_merged605_828
    // stg12_stg13_1_merged605_829
    // stg12_stg13_1_merged605_830
    // stg12_stg13_1_merged605_831
    // stg12_stg13_1_merged605_832
    // stg12_stg13_1_merged605_833
    // stg12_stg13_1_merged605_834
    // stg12_stg13_1_merged605_835
    // stg12_stg13_1_merged605_836
    // stg12_stg13_1_merged605_837
    // stg12_stg13_1_merged605_838
    // stg12_stg13_1_merged605_839
    // stg12_stg13_1_merged605_840
    // stg12_stg13_1_merged605_841
    // stg12_stg13_1_merged605_842
    // stg12_stg13_1_merged605_843
    // stg12_stg13_1_merged605_844
    // stg12_stg13_1_merged605_845
    // stg12_stg13_1_merged605_846
    // stg12_stg13_1_merged605_847
    // stg12_stg13_1_merged605_848
    // stg12_stg13_1_merged605_849
    // stg12_stg13_1_merged605_850
    // stg12_stg13_1_merged605_851
    // stg12_stg13_1_merged605_852
    // stg12_stg13_1_merged605_853
    // stg12_stg13_1_merged605_854
    // stg12_stg13_1_merged605_855
    // stg12_stg13_1_merged605_856
    // stg12_stg13_1_merged605_857
    // stg12_stg13_1_merged605_858
    // stg12_stg13_1_merged605_859
    // stg12_stg13_1_merged605_860
    // stg12_stg13_1_merged605_861
    // stg12_stg13_1_merged605_862
    // stg12_stg13_1_merged605_863
    // stg12_stg13_1_merged605_864
    // stg12_stg13_1_merged605_865
    // stg12_stg13_1_merged605_866
    // stg12_stg13_1_merged605_867
    // stg12_stg13_1_merged605_868
    // stg12_stg13_1_merged605_869
    // stg12_stg13_1_merged605_870
    // stg12_stg13_1_merged605_871
    // stg12_stg13_1_merged605_872
    // stg12_stg13_1_merged605_873
    // stg12_stg13_1_merged605_874
    // stg12_stg13_1_merged605_875
    // stg12_stg13_1_merged605_876
    // stg12_stg13_1_merged605_877
    // stg12_stg13_1_merged605_878
    // stg12_stg13_1_merged605_879

	hw_uint<1024> result;
	hw_uint<16> stg12_stg13_1_merged605_816_res = stg12_stg13_1_merged605_816_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<0, 1024>(result, stg12_stg13_1_merged605_816_res);
	hw_uint<16> stg12_stg13_1_merged605_817_res = stg12_stg13_1_merged605_817_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<16, 1024>(result, stg12_stg13_1_merged605_817_res);
	hw_uint<16> stg12_stg13_1_merged605_818_res = stg12_stg13_1_merged605_818_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<32, 1024>(result, stg12_stg13_1_merged605_818_res);
	hw_uint<16> stg12_stg13_1_merged605_819_res = stg12_stg13_1_merged605_819_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<48, 1024>(result, stg12_stg13_1_merged605_819_res);
	hw_uint<16> stg12_stg13_1_merged605_820_res = stg12_stg13_1_merged605_820_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<64, 1024>(result, stg12_stg13_1_merged605_820_res);
	hw_uint<16> stg12_stg13_1_merged605_821_res = stg12_stg13_1_merged605_821_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<80, 1024>(result, stg12_stg13_1_merged605_821_res);
	hw_uint<16> stg12_stg13_1_merged605_822_res = stg12_stg13_1_merged605_822_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<96, 1024>(result, stg12_stg13_1_merged605_822_res);
	hw_uint<16> stg12_stg13_1_merged605_823_res = stg12_stg13_1_merged605_823_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<112, 1024>(result, stg12_stg13_1_merged605_823_res);
	hw_uint<16> stg12_stg13_1_merged605_824_res = stg12_stg13_1_merged605_824_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<128, 1024>(result, stg12_stg13_1_merged605_824_res);
	hw_uint<16> stg12_stg13_1_merged605_825_res = stg12_stg13_1_merged605_825_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<144, 1024>(result, stg12_stg13_1_merged605_825_res);
	hw_uint<16> stg12_stg13_1_merged605_826_res = stg12_stg13_1_merged605_826_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<160, 1024>(result, stg12_stg13_1_merged605_826_res);
	hw_uint<16> stg12_stg13_1_merged605_827_res = stg12_stg13_1_merged605_827_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<176, 1024>(result, stg12_stg13_1_merged605_827_res);
	hw_uint<16> stg12_stg13_1_merged605_828_res = stg12_stg13_1_merged605_828_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<192, 1024>(result, stg12_stg13_1_merged605_828_res);
	hw_uint<16> stg12_stg13_1_merged605_829_res = stg12_stg13_1_merged605_829_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<208, 1024>(result, stg12_stg13_1_merged605_829_res);
	hw_uint<16> stg12_stg13_1_merged605_830_res = stg12_stg13_1_merged605_830_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<224, 1024>(result, stg12_stg13_1_merged605_830_res);
	hw_uint<16> stg12_stg13_1_merged605_831_res = stg12_stg13_1_merged605_831_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<240, 1024>(result, stg12_stg13_1_merged605_831_res);
	hw_uint<16> stg12_stg13_1_merged605_832_res = stg12_stg13_1_merged605_832_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<256, 1024>(result, stg12_stg13_1_merged605_832_res);
	hw_uint<16> stg12_stg13_1_merged605_833_res = stg12_stg13_1_merged605_833_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<272, 1024>(result, stg12_stg13_1_merged605_833_res);
	hw_uint<16> stg12_stg13_1_merged605_834_res = stg12_stg13_1_merged605_834_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<288, 1024>(result, stg12_stg13_1_merged605_834_res);
	hw_uint<16> stg12_stg13_1_merged605_835_res = stg12_stg13_1_merged605_835_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<304, 1024>(result, stg12_stg13_1_merged605_835_res);
	hw_uint<16> stg12_stg13_1_merged605_836_res = stg12_stg13_1_merged605_836_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<320, 1024>(result, stg12_stg13_1_merged605_836_res);
	hw_uint<16> stg12_stg13_1_merged605_837_res = stg12_stg13_1_merged605_837_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<336, 1024>(result, stg12_stg13_1_merged605_837_res);
	hw_uint<16> stg12_stg13_1_merged605_838_res = stg12_stg13_1_merged605_838_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<352, 1024>(result, stg12_stg13_1_merged605_838_res);
	hw_uint<16> stg12_stg13_1_merged605_839_res = stg12_stg13_1_merged605_839_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<368, 1024>(result, stg12_stg13_1_merged605_839_res);
	hw_uint<16> stg12_stg13_1_merged605_840_res = stg12_stg13_1_merged605_840_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<384, 1024>(result, stg12_stg13_1_merged605_840_res);
	hw_uint<16> stg12_stg13_1_merged605_841_res = stg12_stg13_1_merged605_841_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<400, 1024>(result, stg12_stg13_1_merged605_841_res);
	hw_uint<16> stg12_stg13_1_merged605_842_res = stg12_stg13_1_merged605_842_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<416, 1024>(result, stg12_stg13_1_merged605_842_res);
	hw_uint<16> stg12_stg13_1_merged605_843_res = stg12_stg13_1_merged605_843_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<432, 1024>(result, stg12_stg13_1_merged605_843_res);
	hw_uint<16> stg12_stg13_1_merged605_844_res = stg12_stg13_1_merged605_844_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<448, 1024>(result, stg12_stg13_1_merged605_844_res);
	hw_uint<16> stg12_stg13_1_merged605_845_res = stg12_stg13_1_merged605_845_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<464, 1024>(result, stg12_stg13_1_merged605_845_res);
	hw_uint<16> stg12_stg13_1_merged605_846_res = stg12_stg13_1_merged605_846_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<480, 1024>(result, stg12_stg13_1_merged605_846_res);
	hw_uint<16> stg12_stg13_1_merged605_847_res = stg12_stg13_1_merged605_847_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<496, 1024>(result, stg12_stg13_1_merged605_847_res);
	hw_uint<16> stg12_stg13_1_merged605_848_res = stg12_stg13_1_merged605_848_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<512, 1024>(result, stg12_stg13_1_merged605_848_res);
	hw_uint<16> stg12_stg13_1_merged605_849_res = stg12_stg13_1_merged605_849_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<528, 1024>(result, stg12_stg13_1_merged605_849_res);
	hw_uint<16> stg12_stg13_1_merged605_850_res = stg12_stg13_1_merged605_850_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<544, 1024>(result, stg12_stg13_1_merged605_850_res);
	hw_uint<16> stg12_stg13_1_merged605_851_res = stg12_stg13_1_merged605_851_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<560, 1024>(result, stg12_stg13_1_merged605_851_res);
	hw_uint<16> stg12_stg13_1_merged605_852_res = stg12_stg13_1_merged605_852_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<576, 1024>(result, stg12_stg13_1_merged605_852_res);
	hw_uint<16> stg12_stg13_1_merged605_853_res = stg12_stg13_1_merged605_853_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<592, 1024>(result, stg12_stg13_1_merged605_853_res);
	hw_uint<16> stg12_stg13_1_merged605_854_res = stg12_stg13_1_merged605_854_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<608, 1024>(result, stg12_stg13_1_merged605_854_res);
	hw_uint<16> stg12_stg13_1_merged605_855_res = stg12_stg13_1_merged605_855_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<624, 1024>(result, stg12_stg13_1_merged605_855_res);
	hw_uint<16> stg12_stg13_1_merged605_856_res = stg12_stg13_1_merged605_856_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<640, 1024>(result, stg12_stg13_1_merged605_856_res);
	hw_uint<16> stg12_stg13_1_merged605_857_res = stg12_stg13_1_merged605_857_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<656, 1024>(result, stg12_stg13_1_merged605_857_res);
	hw_uint<16> stg12_stg13_1_merged605_858_res = stg12_stg13_1_merged605_858_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<672, 1024>(result, stg12_stg13_1_merged605_858_res);
	hw_uint<16> stg12_stg13_1_merged605_859_res = stg12_stg13_1_merged605_859_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<688, 1024>(result, stg12_stg13_1_merged605_859_res);
	hw_uint<16> stg12_stg13_1_merged605_860_res = stg12_stg13_1_merged605_860_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<704, 1024>(result, stg12_stg13_1_merged605_860_res);
	hw_uint<16> stg12_stg13_1_merged605_861_res = stg12_stg13_1_merged605_861_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<720, 1024>(result, stg12_stg13_1_merged605_861_res);
	hw_uint<16> stg12_stg13_1_merged605_862_res = stg12_stg13_1_merged605_862_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<736, 1024>(result, stg12_stg13_1_merged605_862_res);
	hw_uint<16> stg12_stg13_1_merged605_863_res = stg12_stg13_1_merged605_863_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<752, 1024>(result, stg12_stg13_1_merged605_863_res);
	hw_uint<16> stg12_stg13_1_merged605_864_res = stg12_stg13_1_merged605_864_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<768, 1024>(result, stg12_stg13_1_merged605_864_res);
	hw_uint<16> stg12_stg13_1_merged605_865_res = stg12_stg13_1_merged605_865_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<784, 1024>(result, stg12_stg13_1_merged605_865_res);
	hw_uint<16> stg12_stg13_1_merged605_866_res = stg12_stg13_1_merged605_866_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<800, 1024>(result, stg12_stg13_1_merged605_866_res);
	hw_uint<16> stg12_stg13_1_merged605_867_res = stg12_stg13_1_merged605_867_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<816, 1024>(result, stg12_stg13_1_merged605_867_res);
	hw_uint<16> stg12_stg13_1_merged605_868_res = stg12_stg13_1_merged605_868_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<832, 1024>(result, stg12_stg13_1_merged605_868_res);
	hw_uint<16> stg12_stg13_1_merged605_869_res = stg12_stg13_1_merged605_869_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<848, 1024>(result, stg12_stg13_1_merged605_869_res);
	hw_uint<16> stg12_stg13_1_merged605_870_res = stg12_stg13_1_merged605_870_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<864, 1024>(result, stg12_stg13_1_merged605_870_res);
	hw_uint<16> stg12_stg13_1_merged605_871_res = stg12_stg13_1_merged605_871_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<880, 1024>(result, stg12_stg13_1_merged605_871_res);
	hw_uint<16> stg12_stg13_1_merged605_872_res = stg12_stg13_1_merged605_872_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<896, 1024>(result, stg12_stg13_1_merged605_872_res);
	hw_uint<16> stg12_stg13_1_merged605_873_res = stg12_stg13_1_merged605_873_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<912, 1024>(result, stg12_stg13_1_merged605_873_res);
	hw_uint<16> stg12_stg13_1_merged605_874_res = stg12_stg13_1_merged605_874_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<928, 1024>(result, stg12_stg13_1_merged605_874_res);
	hw_uint<16> stg12_stg13_1_merged605_875_res = stg12_stg13_1_merged605_875_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<944, 1024>(result, stg12_stg13_1_merged605_875_res);
	hw_uint<16> stg12_stg13_1_merged605_876_res = stg12_stg13_1_merged605_876_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<960, 1024>(result, stg12_stg13_1_merged605_876_res);
	hw_uint<16> stg12_stg13_1_merged605_877_res = stg12_stg13_1_merged605_877_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<976, 1024>(result, stg12_stg13_1_merged605_877_res);
	hw_uint<16> stg12_stg13_1_merged605_878_res = stg12_stg13_1_merged605_878_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<992, 1024>(result, stg12_stg13_1_merged605_878_res);
	hw_uint<16> stg12_stg13_1_merged605_879_res = stg12_stg13_1_merged605_879_select(stg12, root, stg13_0, stg13_1, dynamic_address);
	set_at<1008, 1024>(result, stg12_stg13_1_merged605_879_res);
	return result;
}

struct stg13_stg13_1_merged605_800_merged_banks_4_cache {
	// RAM Box: {[0, 1920], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 121, 122
	hw_uint<16> f0;
	fifo<hw_uint<16>, 120> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_121() {
		return f2;
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_801_merged_banks_4_cache {
	// RAM Box: {[1, 1921], [0, 1079]}
	// Capacity: 123
	// # of read delays: 4
  // 0, 1, 121, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 119> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_120() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_121() {
		return f4;
	}

	inline hw_uint<16> peek_122() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 119
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 119 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_802_merged_banks_4_cache {
	// RAM Box: {[2, 1906], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_803_merged_banks_4_cache {
	// RAM Box: {[3, 1907], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_804_merged_banks_4_cache {
	// RAM Box: {[4, 1908], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_805_merged_banks_4_cache {
	// RAM Box: {[5, 1909], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_806_merged_banks_4_cache {
	// RAM Box: {[6, 1910], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_807_merged_banks_4_cache {
	// RAM Box: {[7, 1911], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_808_merged_banks_4_cache {
	// RAM Box: {[8, 1912], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_809_merged_banks_4_cache {
	// RAM Box: {[9, 1913], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_810_merged_banks_4_cache {
	// RAM Box: {[10, 1914], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_811_merged_banks_4_cache {
	// RAM Box: {[11, 1915], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_812_merged_banks_4_cache {
	// RAM Box: {[12, 1916], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_813_merged_banks_4_cache {
	// RAM Box: {[13, 1917], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_814_merged_banks_4_cache {
	// RAM Box: {[14, 1918], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_stg13_1_merged605_815_merged_banks_4_cache {
	// RAM Box: {[15, 1919], [0, 1080]}
	// Capacity: 123
	// # of read delays: 3
  // 0, 1, 122
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 120> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_121() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_122() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 120
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 120 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg13_cache {
  // Reader addrs...
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[1 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[1 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[1 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[2 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[3 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[4 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[5 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[6 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[7 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[8 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[9 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[10 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[11 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[12 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[13 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[14 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[15 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[16 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[16 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[16 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
    // { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[17 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // # of banks: 16
  stg13_stg13_1_merged605_800_merged_banks_4_cache stg13_stg13_1_merged605_800_merged_banks_4;
  stg13_stg13_1_merged605_801_merged_banks_4_cache stg13_stg13_1_merged605_801_merged_banks_4;
  stg13_stg13_1_merged605_802_merged_banks_4_cache stg13_stg13_1_merged605_802_merged_banks_4;
  stg13_stg13_1_merged605_803_merged_banks_4_cache stg13_stg13_1_merged605_803_merged_banks_4;
  stg13_stg13_1_merged605_804_merged_banks_4_cache stg13_stg13_1_merged605_804_merged_banks_4;
  stg13_stg13_1_merged605_805_merged_banks_4_cache stg13_stg13_1_merged605_805_merged_banks_4;
  stg13_stg13_1_merged605_806_merged_banks_4_cache stg13_stg13_1_merged605_806_merged_banks_4;
  stg13_stg13_1_merged605_807_merged_banks_4_cache stg13_stg13_1_merged605_807_merged_banks_4;
  stg13_stg13_1_merged605_808_merged_banks_4_cache stg13_stg13_1_merged605_808_merged_banks_4;
  stg13_stg13_1_merged605_809_merged_banks_4_cache stg13_stg13_1_merged605_809_merged_banks_4;
  stg13_stg13_1_merged605_810_merged_banks_4_cache stg13_stg13_1_merged605_810_merged_banks_4;
  stg13_stg13_1_merged605_811_merged_banks_4_cache stg13_stg13_1_merged605_811_merged_banks_4;
  stg13_stg13_1_merged605_812_merged_banks_4_cache stg13_stg13_1_merged605_812_merged_banks_4;
  stg13_stg13_1_merged605_813_merged_banks_4_cache stg13_stg13_1_merged605_813_merged_banks_4;
  stg13_stg13_1_merged605_814_merged_banks_4_cache stg13_stg13_1_merged605_814_merged_banks_4;
  stg13_stg13_1_merged605_815_merged_banks_4_cache stg13_stg13_1_merged605_815_merged_banks_4;
};



inline void stg13_stg13_1_merged605_800_write(hw_uint<16>& stg13_stg13_1_merged605_800, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_800_merged_banks_4.push(stg13_stg13_1_merged605_800);
}

inline void stg13_stg13_1_merged605_801_write(hw_uint<16>& stg13_stg13_1_merged605_801, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_801_merged_banks_4.push(stg13_stg13_1_merged605_801);
}

inline void stg13_stg13_1_merged605_802_write(hw_uint<16>& stg13_stg13_1_merged605_802, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_802_merged_banks_4.push(stg13_stg13_1_merged605_802);
}

inline void stg13_stg13_1_merged605_803_write(hw_uint<16>& stg13_stg13_1_merged605_803, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_803_merged_banks_4.push(stg13_stg13_1_merged605_803);
}

inline void stg13_stg13_1_merged605_804_write(hw_uint<16>& stg13_stg13_1_merged605_804, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_804_merged_banks_4.push(stg13_stg13_1_merged605_804);
}

inline void stg13_stg13_1_merged605_805_write(hw_uint<16>& stg13_stg13_1_merged605_805, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_805_merged_banks_4.push(stg13_stg13_1_merged605_805);
}

inline void stg13_stg13_1_merged605_806_write(hw_uint<16>& stg13_stg13_1_merged605_806, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_806_merged_banks_4.push(stg13_stg13_1_merged605_806);
}

inline void stg13_stg13_1_merged605_807_write(hw_uint<16>& stg13_stg13_1_merged605_807, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_807_merged_banks_4.push(stg13_stg13_1_merged605_807);
}

inline void stg13_stg13_1_merged605_808_write(hw_uint<16>& stg13_stg13_1_merged605_808, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_808_merged_banks_4.push(stg13_stg13_1_merged605_808);
}

inline void stg13_stg13_1_merged605_809_write(hw_uint<16>& stg13_stg13_1_merged605_809, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_809_merged_banks_4.push(stg13_stg13_1_merged605_809);
}

inline void stg13_stg13_1_merged605_810_write(hw_uint<16>& stg13_stg13_1_merged605_810, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_810_merged_banks_4.push(stg13_stg13_1_merged605_810);
}

inline void stg13_stg13_1_merged605_811_write(hw_uint<16>& stg13_stg13_1_merged605_811, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_811_merged_banks_4.push(stg13_stg13_1_merged605_811);
}

inline void stg13_stg13_1_merged605_812_write(hw_uint<16>& stg13_stg13_1_merged605_812, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_812_merged_banks_4.push(stg13_stg13_1_merged605_812);
}

inline void stg13_stg13_1_merged605_813_write(hw_uint<16>& stg13_stg13_1_merged605_813, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_813_merged_banks_4.push(stg13_stg13_1_merged605_813);
}

inline void stg13_stg13_1_merged605_814_write(hw_uint<16>& stg13_stg13_1_merged605_814, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_814_merged_banks_4.push(stg13_stg13_1_merged605_814);
}

inline void stg13_stg13_1_merged605_815_write(hw_uint<16>& stg13_stg13_1_merged605_815, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
  stg13.stg13_stg13_1_merged605_815_merged_banks_4.push(stg13_stg13_1_merged605_815);
}

inline hw_uint<16> stg13_stg14_1_merged608_736_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_736 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_800 = stg13.stg13_stg13_1_merged605_800_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_800;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_737_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_737 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[1 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_801 = stg13.stg13_stg13_1_merged605_801_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_801;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_738_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_738 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[1 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_801 = stg13.stg13_stg13_1_merged605_801_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_801;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_739_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_739 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_802 = stg13.stg13_stg13_1_merged605_802_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_802;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_740_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_740 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[1 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_801 = stg13.stg13_stg13_1_merged605_801_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_801;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_741_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_741 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_802 = stg13.stg13_stg13_1_merged605_802_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_802;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_742_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_742 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[2 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_802 = stg13.stg13_stg13_1_merged605_802_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_802;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_743_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_743 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_803 = stg13.stg13_stg13_1_merged605_803_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_803;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_744_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_744 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[2 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_802 = stg13.stg13_stg13_1_merged605_802_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_802;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_745_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_745 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_803 = stg13.stg13_stg13_1_merged605_803_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_803;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_746_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_746 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[3 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_803 = stg13.stg13_stg13_1_merged605_803_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_803;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_747_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_747 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_804 = stg13.stg13_stg13_1_merged605_804_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_804;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_748_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_748 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[3 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_803 = stg13.stg13_stg13_1_merged605_803_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_803;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_749_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_749 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_804 = stg13.stg13_stg13_1_merged605_804_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_804;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_750_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_750 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[4 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_804 = stg13.stg13_stg13_1_merged605_804_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_804;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_751_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_751 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_805 = stg13.stg13_stg13_1_merged605_805_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_805;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_752_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_752 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[4 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_804 = stg13.stg13_stg13_1_merged605_804_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_804;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_753_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_753 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_805 = stg13.stg13_stg13_1_merged605_805_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_805;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_754_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_754 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[5 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_805 = stg13.stg13_stg13_1_merged605_805_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_805;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_755_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_755 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_806 = stg13.stg13_stg13_1_merged605_806_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_806;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_756_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_756 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[5 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_805 = stg13.stg13_stg13_1_merged605_805_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_805;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_757_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_757 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_806 = stg13.stg13_stg13_1_merged605_806_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_806;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_758_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_758 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[6 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_806 = stg13.stg13_stg13_1_merged605_806_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_806;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_759_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_759 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_807 = stg13.stg13_stg13_1_merged605_807_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_807;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_760_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_760 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[6 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_806 = stg13.stg13_stg13_1_merged605_806_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_806;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_761_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_761 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_807 = stg13.stg13_stg13_1_merged605_807_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_807;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_762_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_762 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[7 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_807 = stg13.stg13_stg13_1_merged605_807_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_807;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_763_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_763 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_808 = stg13.stg13_stg13_1_merged605_808_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_808;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_764_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_764 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[7 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_807 = stg13.stg13_stg13_1_merged605_807_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_807;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_765_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_765 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_808 = stg13.stg13_stg13_1_merged605_808_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_808;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_766_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_766 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[8 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_808 = stg13.stg13_stg13_1_merged605_808_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_808;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_767_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_767 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_809 = stg13.stg13_stg13_1_merged605_809_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_809;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_768_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_768 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[8 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_808 = stg13.stg13_stg13_1_merged605_808_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_808;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_769_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_769 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_809 = stg13.stg13_stg13_1_merged605_809_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_809;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_770_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_770 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[9 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_809 = stg13.stg13_stg13_1_merged605_809_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_809;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_771_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_771 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_810 = stg13.stg13_stg13_1_merged605_810_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_810;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_772_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_772 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[9 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_809 = stg13.stg13_stg13_1_merged605_809_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_809;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_773_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_773 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_810 = stg13.stg13_stg13_1_merged605_810_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_810;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_774_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_774 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[10 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_810 = stg13.stg13_stg13_1_merged605_810_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_810;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_775_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_775 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_811 = stg13.stg13_stg13_1_merged605_811_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_811;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_776_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_776 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[10 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_810 = stg13.stg13_stg13_1_merged605_810_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_810;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_777_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_777 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_811 = stg13.stg13_stg13_1_merged605_811_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_811;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_778_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_778 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[11 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_811 = stg13.stg13_stg13_1_merged605_811_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_811;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_779_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_779 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_812 = stg13.stg13_stg13_1_merged605_812_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_812;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_780_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_780 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[11 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_811 = stg13.stg13_stg13_1_merged605_811_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_811;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_781_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_781 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_812 = stg13.stg13_stg13_1_merged605_812_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_812;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_782_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_782 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[12 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_812 = stg13.stg13_stg13_1_merged605_812_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_812;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_783_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_783 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_813 = stg13.stg13_stg13_1_merged605_813_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_813;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_784_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_784 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[12 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_812 = stg13.stg13_stg13_1_merged605_812_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_812;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_785_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_785 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_813 = stg13.stg13_stg13_1_merged605_813_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_813;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_786_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_786 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[13 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_813 = stg13.stg13_stg13_1_merged605_813_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_813;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_787_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_787 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_814 = stg13.stg13_stg13_1_merged605_814_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_814;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_788_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_788 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[13 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_813 = stg13.stg13_stg13_1_merged605_813_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_813;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_789_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_789 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_814 = stg13.stg13_stg13_1_merged605_814_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_814;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_790_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_790 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[14 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_814 = stg13.stg13_stg13_1_merged605_814_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_814;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_791_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_791 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_815 = stg13.stg13_stg13_1_merged605_815_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_815;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_792_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_792 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[14 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_814 = stg13.stg13_stg13_1_merged605_814_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_814;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_793_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_793 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_815 = stg13.stg13_stg13_1_merged605_815_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_815;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_794_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_794 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[15 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_815 = stg13.stg13_stg13_1_merged605_815_merged_banks_4.peek_1();
  return value_stg13_stg13_1_merged605_815;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_795_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_795 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[16 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_800 = stg13.stg13_stg13_1_merged605_800_merged_banks_4.peek_121();
  return value_stg13_stg13_1_merged605_800;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_796_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_796 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[15 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_815 = stg13.stg13_stg13_1_merged605_815_merged_banks_4.peek_122();
  return value_stg13_stg13_1_merged605_815;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_797_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_797 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[16 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_800 = stg13.stg13_stg13_1_merged605_800_merged_banks_4.peek_121();
  return value_stg13_stg13_1_merged605_800;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_798_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_798 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[16 + 16stg14_1, 1 + stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_800 = stg13.stg13_stg13_1_merged605_800_merged_banks_4.peek_0();
  return value_stg13_stg13_1_merged605_800;
  return 0;
}

inline hw_uint<16> stg13_stg14_1_merged608_799_select(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg13_stg14_1_merged608_799 read pattern: { stg14_1_merged608[root = 0, stg14_0, stg14_1] -> stg13[17 + 16stg14_1, stg14_0] : 0 <= stg14_0 <= 1079 and 0 <= stg14_1 <= 119 }
  // Read schedule : { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
  auto value_stg13_stg13_1_merged605_801 = stg13.stg13_stg13_1_merged605_801_merged_banks_4.peek_121();
  return value_stg13_stg13_1_merged605_801;
  return 0;
}

// # of bundles = 2
// stg13_1_merged605_write
//	stg13_stg13_1_merged605_800
//	stg13_stg13_1_merged605_801
//	stg13_stg13_1_merged605_802
//	stg13_stg13_1_merged605_803
//	stg13_stg13_1_merged605_804
//	stg13_stg13_1_merged605_805
//	stg13_stg13_1_merged605_806
//	stg13_stg13_1_merged605_807
//	stg13_stg13_1_merged605_808
//	stg13_stg13_1_merged605_809
//	stg13_stg13_1_merged605_810
//	stg13_stg13_1_merged605_811
//	stg13_stg13_1_merged605_812
//	stg13_stg13_1_merged605_813
//	stg13_stg13_1_merged605_814
//	stg13_stg13_1_merged605_815
inline void stg13_stg13_1_merged605_write_bundle_write(hw_uint<256>& stg13_1_merged605_write, stg13_cache& stg13, int root, int stg13_0, int stg13_1, int dynamic_address) {
	hw_uint<16> stg13_stg13_1_merged605_800_res = stg13_1_merged605_write.extract<0, 15>();
	stg13_stg13_1_merged605_800_write(stg13_stg13_1_merged605_800_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_801_res = stg13_1_merged605_write.extract<16, 31>();
	stg13_stg13_1_merged605_801_write(stg13_stg13_1_merged605_801_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_802_res = stg13_1_merged605_write.extract<32, 47>();
	stg13_stg13_1_merged605_802_write(stg13_stg13_1_merged605_802_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_803_res = stg13_1_merged605_write.extract<48, 63>();
	stg13_stg13_1_merged605_803_write(stg13_stg13_1_merged605_803_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_804_res = stg13_1_merged605_write.extract<64, 79>();
	stg13_stg13_1_merged605_804_write(stg13_stg13_1_merged605_804_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_805_res = stg13_1_merged605_write.extract<80, 95>();
	stg13_stg13_1_merged605_805_write(stg13_stg13_1_merged605_805_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_806_res = stg13_1_merged605_write.extract<96, 111>();
	stg13_stg13_1_merged605_806_write(stg13_stg13_1_merged605_806_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_807_res = stg13_1_merged605_write.extract<112, 127>();
	stg13_stg13_1_merged605_807_write(stg13_stg13_1_merged605_807_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_808_res = stg13_1_merged605_write.extract<128, 143>();
	stg13_stg13_1_merged605_808_write(stg13_stg13_1_merged605_808_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_809_res = stg13_1_merged605_write.extract<144, 159>();
	stg13_stg13_1_merged605_809_write(stg13_stg13_1_merged605_809_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_810_res = stg13_1_merged605_write.extract<160, 175>();
	stg13_stg13_1_merged605_810_write(stg13_stg13_1_merged605_810_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_811_res = stg13_1_merged605_write.extract<176, 191>();
	stg13_stg13_1_merged605_811_write(stg13_stg13_1_merged605_811_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_812_res = stg13_1_merged605_write.extract<192, 207>();
	stg13_stg13_1_merged605_812_write(stg13_stg13_1_merged605_812_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_813_res = stg13_1_merged605_write.extract<208, 223>();
	stg13_stg13_1_merged605_813_write(stg13_stg13_1_merged605_813_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_814_res = stg13_1_merged605_write.extract<224, 239>();
	stg13_stg13_1_merged605_814_write(stg13_stg13_1_merged605_814_res, stg13, root, stg13_0, stg13_1, dynamic_address);
	hw_uint<16> stg13_stg13_1_merged605_815_res = stg13_1_merged605_write.extract<240, 255>();
	stg13_stg13_1_merged605_815_write(stg13_stg13_1_merged605_815_res, stg13, root, stg13_0, stg13_1, dynamic_address);
}

// stg14_1_merged608_read
//	stg13_stg14_1_merged608_736
//	stg13_stg14_1_merged608_737
//	stg13_stg14_1_merged608_738
//	stg13_stg14_1_merged608_739
//	stg13_stg14_1_merged608_740
//	stg13_stg14_1_merged608_741
//	stg13_stg14_1_merged608_742
//	stg13_stg14_1_merged608_743
//	stg13_stg14_1_merged608_744
//	stg13_stg14_1_merged608_745
//	stg13_stg14_1_merged608_746
//	stg13_stg14_1_merged608_747
//	stg13_stg14_1_merged608_748
//	stg13_stg14_1_merged608_749
//	stg13_stg14_1_merged608_750
//	stg13_stg14_1_merged608_751
//	stg13_stg14_1_merged608_752
//	stg13_stg14_1_merged608_753
//	stg13_stg14_1_merged608_754
//	stg13_stg14_1_merged608_755
//	stg13_stg14_1_merged608_756
//	stg13_stg14_1_merged608_757
//	stg13_stg14_1_merged608_758
//	stg13_stg14_1_merged608_759
//	stg13_stg14_1_merged608_760
//	stg13_stg14_1_merged608_761
//	stg13_stg14_1_merged608_762
//	stg13_stg14_1_merged608_763
//	stg13_stg14_1_merged608_764
//	stg13_stg14_1_merged608_765
//	stg13_stg14_1_merged608_766
//	stg13_stg14_1_merged608_767
//	stg13_stg14_1_merged608_768
//	stg13_stg14_1_merged608_769
//	stg13_stg14_1_merged608_770
//	stg13_stg14_1_merged608_771
//	stg13_stg14_1_merged608_772
//	stg13_stg14_1_merged608_773
//	stg13_stg14_1_merged608_774
//	stg13_stg14_1_merged608_775
//	stg13_stg14_1_merged608_776
//	stg13_stg14_1_merged608_777
//	stg13_stg14_1_merged608_778
//	stg13_stg14_1_merged608_779
//	stg13_stg14_1_merged608_780
//	stg13_stg14_1_merged608_781
//	stg13_stg14_1_merged608_782
//	stg13_stg14_1_merged608_783
//	stg13_stg14_1_merged608_784
//	stg13_stg14_1_merged608_785
//	stg13_stg14_1_merged608_786
//	stg13_stg14_1_merged608_787
//	stg13_stg14_1_merged608_788
//	stg13_stg14_1_merged608_789
//	stg13_stg14_1_merged608_790
//	stg13_stg14_1_merged608_791
//	stg13_stg14_1_merged608_792
//	stg13_stg14_1_merged608_793
//	stg13_stg14_1_merged608_794
//	stg13_stg14_1_merged608_795
//	stg13_stg14_1_merged608_796
//	stg13_stg14_1_merged608_797
//	stg13_stg14_1_merged608_798
//	stg13_stg14_1_merged608_799
inline hw_uint<1024> stg13_stg14_1_merged608_read_bundle_read(stg13_cache& stg13, int root, int stg14_0, int stg14_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg13_stg14_1_merged608_736
    // stg13_stg14_1_merged608_737
    // stg13_stg14_1_merged608_738
    // stg13_stg14_1_merged608_739
    // stg13_stg14_1_merged608_740
    // stg13_stg14_1_merged608_741
    // stg13_stg14_1_merged608_742
    // stg13_stg14_1_merged608_743
    // stg13_stg14_1_merged608_744
    // stg13_stg14_1_merged608_745
    // stg13_stg14_1_merged608_746
    // stg13_stg14_1_merged608_747
    // stg13_stg14_1_merged608_748
    // stg13_stg14_1_merged608_749
    // stg13_stg14_1_merged608_750
    // stg13_stg14_1_merged608_751
    // stg13_stg14_1_merged608_752
    // stg13_stg14_1_merged608_753
    // stg13_stg14_1_merged608_754
    // stg13_stg14_1_merged608_755
    // stg13_stg14_1_merged608_756
    // stg13_stg14_1_merged608_757
    // stg13_stg14_1_merged608_758
    // stg13_stg14_1_merged608_759
    // stg13_stg14_1_merged608_760
    // stg13_stg14_1_merged608_761
    // stg13_stg14_1_merged608_762
    // stg13_stg14_1_merged608_763
    // stg13_stg14_1_merged608_764
    // stg13_stg14_1_merged608_765
    // stg13_stg14_1_merged608_766
    // stg13_stg14_1_merged608_767
    // stg13_stg14_1_merged608_768
    // stg13_stg14_1_merged608_769
    // stg13_stg14_1_merged608_770
    // stg13_stg14_1_merged608_771
    // stg13_stg14_1_merged608_772
    // stg13_stg14_1_merged608_773
    // stg13_stg14_1_merged608_774
    // stg13_stg14_1_merged608_775
    // stg13_stg14_1_merged608_776
    // stg13_stg14_1_merged608_777
    // stg13_stg14_1_merged608_778
    // stg13_stg14_1_merged608_779
    // stg13_stg14_1_merged608_780
    // stg13_stg14_1_merged608_781
    // stg13_stg14_1_merged608_782
    // stg13_stg14_1_merged608_783
    // stg13_stg14_1_merged608_784
    // stg13_stg14_1_merged608_785
    // stg13_stg14_1_merged608_786
    // stg13_stg14_1_merged608_787
    // stg13_stg14_1_merged608_788
    // stg13_stg14_1_merged608_789
    // stg13_stg14_1_merged608_790
    // stg13_stg14_1_merged608_791
    // stg13_stg14_1_merged608_792
    // stg13_stg14_1_merged608_793
    // stg13_stg14_1_merged608_794
    // stg13_stg14_1_merged608_795
    // stg13_stg14_1_merged608_796
    // stg13_stg14_1_merged608_797
    // stg13_stg14_1_merged608_798
    // stg13_stg14_1_merged608_799

	hw_uint<1024> result;
	hw_uint<16> stg13_stg14_1_merged608_736_res = stg13_stg14_1_merged608_736_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<0, 1024>(result, stg13_stg14_1_merged608_736_res);
	hw_uint<16> stg13_stg14_1_merged608_737_res = stg13_stg14_1_merged608_737_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<16, 1024>(result, stg13_stg14_1_merged608_737_res);
	hw_uint<16> stg13_stg14_1_merged608_738_res = stg13_stg14_1_merged608_738_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<32, 1024>(result, stg13_stg14_1_merged608_738_res);
	hw_uint<16> stg13_stg14_1_merged608_739_res = stg13_stg14_1_merged608_739_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<48, 1024>(result, stg13_stg14_1_merged608_739_res);
	hw_uint<16> stg13_stg14_1_merged608_740_res = stg13_stg14_1_merged608_740_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<64, 1024>(result, stg13_stg14_1_merged608_740_res);
	hw_uint<16> stg13_stg14_1_merged608_741_res = stg13_stg14_1_merged608_741_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<80, 1024>(result, stg13_stg14_1_merged608_741_res);
	hw_uint<16> stg13_stg14_1_merged608_742_res = stg13_stg14_1_merged608_742_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<96, 1024>(result, stg13_stg14_1_merged608_742_res);
	hw_uint<16> stg13_stg14_1_merged608_743_res = stg13_stg14_1_merged608_743_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<112, 1024>(result, stg13_stg14_1_merged608_743_res);
	hw_uint<16> stg13_stg14_1_merged608_744_res = stg13_stg14_1_merged608_744_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<128, 1024>(result, stg13_stg14_1_merged608_744_res);
	hw_uint<16> stg13_stg14_1_merged608_745_res = stg13_stg14_1_merged608_745_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<144, 1024>(result, stg13_stg14_1_merged608_745_res);
	hw_uint<16> stg13_stg14_1_merged608_746_res = stg13_stg14_1_merged608_746_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<160, 1024>(result, stg13_stg14_1_merged608_746_res);
	hw_uint<16> stg13_stg14_1_merged608_747_res = stg13_stg14_1_merged608_747_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<176, 1024>(result, stg13_stg14_1_merged608_747_res);
	hw_uint<16> stg13_stg14_1_merged608_748_res = stg13_stg14_1_merged608_748_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<192, 1024>(result, stg13_stg14_1_merged608_748_res);
	hw_uint<16> stg13_stg14_1_merged608_749_res = stg13_stg14_1_merged608_749_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<208, 1024>(result, stg13_stg14_1_merged608_749_res);
	hw_uint<16> stg13_stg14_1_merged608_750_res = stg13_stg14_1_merged608_750_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<224, 1024>(result, stg13_stg14_1_merged608_750_res);
	hw_uint<16> stg13_stg14_1_merged608_751_res = stg13_stg14_1_merged608_751_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<240, 1024>(result, stg13_stg14_1_merged608_751_res);
	hw_uint<16> stg13_stg14_1_merged608_752_res = stg13_stg14_1_merged608_752_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<256, 1024>(result, stg13_stg14_1_merged608_752_res);
	hw_uint<16> stg13_stg14_1_merged608_753_res = stg13_stg14_1_merged608_753_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<272, 1024>(result, stg13_stg14_1_merged608_753_res);
	hw_uint<16> stg13_stg14_1_merged608_754_res = stg13_stg14_1_merged608_754_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<288, 1024>(result, stg13_stg14_1_merged608_754_res);
	hw_uint<16> stg13_stg14_1_merged608_755_res = stg13_stg14_1_merged608_755_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<304, 1024>(result, stg13_stg14_1_merged608_755_res);
	hw_uint<16> stg13_stg14_1_merged608_756_res = stg13_stg14_1_merged608_756_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<320, 1024>(result, stg13_stg14_1_merged608_756_res);
	hw_uint<16> stg13_stg14_1_merged608_757_res = stg13_stg14_1_merged608_757_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<336, 1024>(result, stg13_stg14_1_merged608_757_res);
	hw_uint<16> stg13_stg14_1_merged608_758_res = stg13_stg14_1_merged608_758_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<352, 1024>(result, stg13_stg14_1_merged608_758_res);
	hw_uint<16> stg13_stg14_1_merged608_759_res = stg13_stg14_1_merged608_759_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<368, 1024>(result, stg13_stg14_1_merged608_759_res);
	hw_uint<16> stg13_stg14_1_merged608_760_res = stg13_stg14_1_merged608_760_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<384, 1024>(result, stg13_stg14_1_merged608_760_res);
	hw_uint<16> stg13_stg14_1_merged608_761_res = stg13_stg14_1_merged608_761_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<400, 1024>(result, stg13_stg14_1_merged608_761_res);
	hw_uint<16> stg13_stg14_1_merged608_762_res = stg13_stg14_1_merged608_762_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<416, 1024>(result, stg13_stg14_1_merged608_762_res);
	hw_uint<16> stg13_stg14_1_merged608_763_res = stg13_stg14_1_merged608_763_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<432, 1024>(result, stg13_stg14_1_merged608_763_res);
	hw_uint<16> stg13_stg14_1_merged608_764_res = stg13_stg14_1_merged608_764_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<448, 1024>(result, stg13_stg14_1_merged608_764_res);
	hw_uint<16> stg13_stg14_1_merged608_765_res = stg13_stg14_1_merged608_765_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<464, 1024>(result, stg13_stg14_1_merged608_765_res);
	hw_uint<16> stg13_stg14_1_merged608_766_res = stg13_stg14_1_merged608_766_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<480, 1024>(result, stg13_stg14_1_merged608_766_res);
	hw_uint<16> stg13_stg14_1_merged608_767_res = stg13_stg14_1_merged608_767_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<496, 1024>(result, stg13_stg14_1_merged608_767_res);
	hw_uint<16> stg13_stg14_1_merged608_768_res = stg13_stg14_1_merged608_768_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<512, 1024>(result, stg13_stg14_1_merged608_768_res);
	hw_uint<16> stg13_stg14_1_merged608_769_res = stg13_stg14_1_merged608_769_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<528, 1024>(result, stg13_stg14_1_merged608_769_res);
	hw_uint<16> stg13_stg14_1_merged608_770_res = stg13_stg14_1_merged608_770_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<544, 1024>(result, stg13_stg14_1_merged608_770_res);
	hw_uint<16> stg13_stg14_1_merged608_771_res = stg13_stg14_1_merged608_771_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<560, 1024>(result, stg13_stg14_1_merged608_771_res);
	hw_uint<16> stg13_stg14_1_merged608_772_res = stg13_stg14_1_merged608_772_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<576, 1024>(result, stg13_stg14_1_merged608_772_res);
	hw_uint<16> stg13_stg14_1_merged608_773_res = stg13_stg14_1_merged608_773_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<592, 1024>(result, stg13_stg14_1_merged608_773_res);
	hw_uint<16> stg13_stg14_1_merged608_774_res = stg13_stg14_1_merged608_774_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<608, 1024>(result, stg13_stg14_1_merged608_774_res);
	hw_uint<16> stg13_stg14_1_merged608_775_res = stg13_stg14_1_merged608_775_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<624, 1024>(result, stg13_stg14_1_merged608_775_res);
	hw_uint<16> stg13_stg14_1_merged608_776_res = stg13_stg14_1_merged608_776_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<640, 1024>(result, stg13_stg14_1_merged608_776_res);
	hw_uint<16> stg13_stg14_1_merged608_777_res = stg13_stg14_1_merged608_777_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<656, 1024>(result, stg13_stg14_1_merged608_777_res);
	hw_uint<16> stg13_stg14_1_merged608_778_res = stg13_stg14_1_merged608_778_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<672, 1024>(result, stg13_stg14_1_merged608_778_res);
	hw_uint<16> stg13_stg14_1_merged608_779_res = stg13_stg14_1_merged608_779_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<688, 1024>(result, stg13_stg14_1_merged608_779_res);
	hw_uint<16> stg13_stg14_1_merged608_780_res = stg13_stg14_1_merged608_780_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<704, 1024>(result, stg13_stg14_1_merged608_780_res);
	hw_uint<16> stg13_stg14_1_merged608_781_res = stg13_stg14_1_merged608_781_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<720, 1024>(result, stg13_stg14_1_merged608_781_res);
	hw_uint<16> stg13_stg14_1_merged608_782_res = stg13_stg14_1_merged608_782_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<736, 1024>(result, stg13_stg14_1_merged608_782_res);
	hw_uint<16> stg13_stg14_1_merged608_783_res = stg13_stg14_1_merged608_783_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<752, 1024>(result, stg13_stg14_1_merged608_783_res);
	hw_uint<16> stg13_stg14_1_merged608_784_res = stg13_stg14_1_merged608_784_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<768, 1024>(result, stg13_stg14_1_merged608_784_res);
	hw_uint<16> stg13_stg14_1_merged608_785_res = stg13_stg14_1_merged608_785_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<784, 1024>(result, stg13_stg14_1_merged608_785_res);
	hw_uint<16> stg13_stg14_1_merged608_786_res = stg13_stg14_1_merged608_786_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<800, 1024>(result, stg13_stg14_1_merged608_786_res);
	hw_uint<16> stg13_stg14_1_merged608_787_res = stg13_stg14_1_merged608_787_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<816, 1024>(result, stg13_stg14_1_merged608_787_res);
	hw_uint<16> stg13_stg14_1_merged608_788_res = stg13_stg14_1_merged608_788_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<832, 1024>(result, stg13_stg14_1_merged608_788_res);
	hw_uint<16> stg13_stg14_1_merged608_789_res = stg13_stg14_1_merged608_789_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<848, 1024>(result, stg13_stg14_1_merged608_789_res);
	hw_uint<16> stg13_stg14_1_merged608_790_res = stg13_stg14_1_merged608_790_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<864, 1024>(result, stg13_stg14_1_merged608_790_res);
	hw_uint<16> stg13_stg14_1_merged608_791_res = stg13_stg14_1_merged608_791_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<880, 1024>(result, stg13_stg14_1_merged608_791_res);
	hw_uint<16> stg13_stg14_1_merged608_792_res = stg13_stg14_1_merged608_792_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<896, 1024>(result, stg13_stg14_1_merged608_792_res);
	hw_uint<16> stg13_stg14_1_merged608_793_res = stg13_stg14_1_merged608_793_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<912, 1024>(result, stg13_stg14_1_merged608_793_res);
	hw_uint<16> stg13_stg14_1_merged608_794_res = stg13_stg14_1_merged608_794_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<928, 1024>(result, stg13_stg14_1_merged608_794_res);
	hw_uint<16> stg13_stg14_1_merged608_795_res = stg13_stg14_1_merged608_795_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<944, 1024>(result, stg13_stg14_1_merged608_795_res);
	hw_uint<16> stg13_stg14_1_merged608_796_res = stg13_stg14_1_merged608_796_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<960, 1024>(result, stg13_stg14_1_merged608_796_res);
	hw_uint<16> stg13_stg14_1_merged608_797_res = stg13_stg14_1_merged608_797_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<976, 1024>(result, stg13_stg14_1_merged608_797_res);
	hw_uint<16> stg13_stg14_1_merged608_798_res = stg13_stg14_1_merged608_798_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<992, 1024>(result, stg13_stg14_1_merged608_798_res);
	hw_uint<16> stg13_stg14_1_merged608_799_res = stg13_stg14_1_merged608_799_select(stg13, root, stg14_0, stg14_1, dynamic_address);
	set_at<1008, 1024>(result, stg13_stg14_1_merged608_799_res);
	return result;
}

struct stg14_stg14_1_merged608_720_to_stg14_jac9_16_1_merged611_1216_cache {
	// RAM Box: {[0, 1904], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_721_to_stg14_jac9_16_1_merged611_1217_cache {
	// RAM Box: {[1, 1905], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_722_to_stg14_jac9_16_1_merged611_1218_cache {
	// RAM Box: {[2, 1906], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_723_to_stg14_jac9_16_1_merged611_1219_cache {
	// RAM Box: {[3, 1907], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_724_to_stg14_jac9_16_1_merged611_1220_cache {
	// RAM Box: {[4, 1908], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_725_to_stg14_jac9_16_1_merged611_1221_cache {
	// RAM Box: {[5, 1909], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_726_to_stg14_jac9_16_1_merged611_1222_cache {
	// RAM Box: {[6, 1910], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_727_to_stg14_jac9_16_1_merged611_1223_cache {
	// RAM Box: {[7, 1911], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_728_to_stg14_jac9_16_1_merged611_1224_cache {
	// RAM Box: {[8, 1912], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_729_to_stg14_jac9_16_1_merged611_1225_cache {
	// RAM Box: {[9, 1913], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_730_to_stg14_jac9_16_1_merged611_1226_cache {
	// RAM Box: {[10, 1914], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_731_to_stg14_jac9_16_1_merged611_1227_cache {
	// RAM Box: {[11, 1915], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_732_to_stg14_jac9_16_1_merged611_1228_cache {
	// RAM Box: {[12, 1916], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_733_to_stg14_jac9_16_1_merged611_1229_cache {
	// RAM Box: {[13, 1917], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_734_to_stg14_jac9_16_1_merged611_1230_cache {
	// RAM Box: {[14, 1918], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_stg14_1_merged608_735_to_stg14_jac9_16_1_merged611_1231_cache {
	// RAM Box: {[15, 1919], [0, 1079]}
	// Capacity: 1
	// # of read delays: 2
  // 0, 0
	fifo<hw_uint<16>, 1> f;
	inline hw_uint<16> peek(const int offset) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.peek(0 - offset);
  }



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    return f.push(value);
  }

};

struct stg14_cache {
  // Reader addrs...
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[1 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[2 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[3 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[4 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[5 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[6 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[7 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[8 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[9 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[10 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[11 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[12 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[13 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[14 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
    // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[15 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // # of banks: 16
  stg14_stg14_1_merged608_720_to_stg14_jac9_16_1_merged611_1216_cache stg14_stg14_1_merged608_720_to_stg14_jac9_16_1_merged611_1216;
  stg14_stg14_1_merged608_721_to_stg14_jac9_16_1_merged611_1217_cache stg14_stg14_1_merged608_721_to_stg14_jac9_16_1_merged611_1217;
  stg14_stg14_1_merged608_722_to_stg14_jac9_16_1_merged611_1218_cache stg14_stg14_1_merged608_722_to_stg14_jac9_16_1_merged611_1218;
  stg14_stg14_1_merged608_723_to_stg14_jac9_16_1_merged611_1219_cache stg14_stg14_1_merged608_723_to_stg14_jac9_16_1_merged611_1219;
  stg14_stg14_1_merged608_724_to_stg14_jac9_16_1_merged611_1220_cache stg14_stg14_1_merged608_724_to_stg14_jac9_16_1_merged611_1220;
  stg14_stg14_1_merged608_725_to_stg14_jac9_16_1_merged611_1221_cache stg14_stg14_1_merged608_725_to_stg14_jac9_16_1_merged611_1221;
  stg14_stg14_1_merged608_726_to_stg14_jac9_16_1_merged611_1222_cache stg14_stg14_1_merged608_726_to_stg14_jac9_16_1_merged611_1222;
  stg14_stg14_1_merged608_727_to_stg14_jac9_16_1_merged611_1223_cache stg14_stg14_1_merged608_727_to_stg14_jac9_16_1_merged611_1223;
  stg14_stg14_1_merged608_728_to_stg14_jac9_16_1_merged611_1224_cache stg14_stg14_1_merged608_728_to_stg14_jac9_16_1_merged611_1224;
  stg14_stg14_1_merged608_729_to_stg14_jac9_16_1_merged611_1225_cache stg14_stg14_1_merged608_729_to_stg14_jac9_16_1_merged611_1225;
  stg14_stg14_1_merged608_730_to_stg14_jac9_16_1_merged611_1226_cache stg14_stg14_1_merged608_730_to_stg14_jac9_16_1_merged611_1226;
  stg14_stg14_1_merged608_731_to_stg14_jac9_16_1_merged611_1227_cache stg14_stg14_1_merged608_731_to_stg14_jac9_16_1_merged611_1227;
  stg14_stg14_1_merged608_732_to_stg14_jac9_16_1_merged611_1228_cache stg14_stg14_1_merged608_732_to_stg14_jac9_16_1_merged611_1228;
  stg14_stg14_1_merged608_733_to_stg14_jac9_16_1_merged611_1229_cache stg14_stg14_1_merged608_733_to_stg14_jac9_16_1_merged611_1229;
  stg14_stg14_1_merged608_734_to_stg14_jac9_16_1_merged611_1230_cache stg14_stg14_1_merged608_734_to_stg14_jac9_16_1_merged611_1230;
  stg14_stg14_1_merged608_735_to_stg14_jac9_16_1_merged611_1231_cache stg14_stg14_1_merged608_735_to_stg14_jac9_16_1_merged611_1231;
};



inline void stg14_stg14_1_merged608_720_write(hw_uint<16>& stg14_stg14_1_merged608_720, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_720_to_stg14_jac9_16_1_merged611_1216.push(stg14_stg14_1_merged608_720);
}

inline void stg14_stg14_1_merged608_721_write(hw_uint<16>& stg14_stg14_1_merged608_721, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_721_to_stg14_jac9_16_1_merged611_1217.push(stg14_stg14_1_merged608_721);
}

inline void stg14_stg14_1_merged608_722_write(hw_uint<16>& stg14_stg14_1_merged608_722, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_722_to_stg14_jac9_16_1_merged611_1218.push(stg14_stg14_1_merged608_722);
}

inline void stg14_stg14_1_merged608_723_write(hw_uint<16>& stg14_stg14_1_merged608_723, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_723_to_stg14_jac9_16_1_merged611_1219.push(stg14_stg14_1_merged608_723);
}

inline void stg14_stg14_1_merged608_724_write(hw_uint<16>& stg14_stg14_1_merged608_724, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_724_to_stg14_jac9_16_1_merged611_1220.push(stg14_stg14_1_merged608_724);
}

inline void stg14_stg14_1_merged608_725_write(hw_uint<16>& stg14_stg14_1_merged608_725, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_725_to_stg14_jac9_16_1_merged611_1221.push(stg14_stg14_1_merged608_725);
}

inline void stg14_stg14_1_merged608_726_write(hw_uint<16>& stg14_stg14_1_merged608_726, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_726_to_stg14_jac9_16_1_merged611_1222.push(stg14_stg14_1_merged608_726);
}

inline void stg14_stg14_1_merged608_727_write(hw_uint<16>& stg14_stg14_1_merged608_727, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_727_to_stg14_jac9_16_1_merged611_1223.push(stg14_stg14_1_merged608_727);
}

inline void stg14_stg14_1_merged608_728_write(hw_uint<16>& stg14_stg14_1_merged608_728, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_728_to_stg14_jac9_16_1_merged611_1224.push(stg14_stg14_1_merged608_728);
}

inline void stg14_stg14_1_merged608_729_write(hw_uint<16>& stg14_stg14_1_merged608_729, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_729_to_stg14_jac9_16_1_merged611_1225.push(stg14_stg14_1_merged608_729);
}

inline void stg14_stg14_1_merged608_730_write(hw_uint<16>& stg14_stg14_1_merged608_730, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_730_to_stg14_jac9_16_1_merged611_1226.push(stg14_stg14_1_merged608_730);
}

inline void stg14_stg14_1_merged608_731_write(hw_uint<16>& stg14_stg14_1_merged608_731, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_731_to_stg14_jac9_16_1_merged611_1227.push(stg14_stg14_1_merged608_731);
}

inline void stg14_stg14_1_merged608_732_write(hw_uint<16>& stg14_stg14_1_merged608_732, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_732_to_stg14_jac9_16_1_merged611_1228.push(stg14_stg14_1_merged608_732);
}

inline void stg14_stg14_1_merged608_733_write(hw_uint<16>& stg14_stg14_1_merged608_733, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_733_to_stg14_jac9_16_1_merged611_1229.push(stg14_stg14_1_merged608_733);
}

inline void stg14_stg14_1_merged608_734_write(hw_uint<16>& stg14_stg14_1_merged608_734, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_734_to_stg14_jac9_16_1_merged611_1230.push(stg14_stg14_1_merged608_734);
}

inline void stg14_stg14_1_merged608_735_write(hw_uint<16>& stg14_stg14_1_merged608_735, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
  stg14.stg14_stg14_1_merged608_735_to_stg14_jac9_16_1_merged611_1231.push(stg14_stg14_1_merged608_735);
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1216_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1216 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_720 = stg14.stg14_stg14_1_merged608_720_to_stg14_jac9_16_1_merged611_1216.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_720;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1217_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1217 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[1 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_721 = stg14.stg14_stg14_1_merged608_721_to_stg14_jac9_16_1_merged611_1217.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_721;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1218_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1218 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[2 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_722 = stg14.stg14_stg14_1_merged608_722_to_stg14_jac9_16_1_merged611_1218.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_722;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1219_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1219 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[3 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_723 = stg14.stg14_stg14_1_merged608_723_to_stg14_jac9_16_1_merged611_1219.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_723;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1220_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1220 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[4 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_724 = stg14.stg14_stg14_1_merged608_724_to_stg14_jac9_16_1_merged611_1220.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_724;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1221_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1221 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[5 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_725 = stg14.stg14_stg14_1_merged608_725_to_stg14_jac9_16_1_merged611_1221.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_725;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1222_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1222 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[6 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_726 = stg14.stg14_stg14_1_merged608_726_to_stg14_jac9_16_1_merged611_1222.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_726;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1223_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1223 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[7 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_727 = stg14.stg14_stg14_1_merged608_727_to_stg14_jac9_16_1_merged611_1223.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_727;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1224_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1224 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[8 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_728 = stg14.stg14_stg14_1_merged608_728_to_stg14_jac9_16_1_merged611_1224.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_728;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1225_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1225 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[9 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_729 = stg14.stg14_stg14_1_merged608_729_to_stg14_jac9_16_1_merged611_1225.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_729;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1226_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1226 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[10 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_730 = stg14.stg14_stg14_1_merged608_730_to_stg14_jac9_16_1_merged611_1226.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_730;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1227_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1227 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[11 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_731 = stg14.stg14_stg14_1_merged608_731_to_stg14_jac9_16_1_merged611_1227.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_731;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1228_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1228 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[12 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_732 = stg14.stg14_stg14_1_merged608_732_to_stg14_jac9_16_1_merged611_1228.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_732;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1229_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1229 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[13 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_733 = stg14.stg14_stg14_1_merged608_733_to_stg14_jac9_16_1_merged611_1229.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_733;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1230_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1230 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[14 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_734 = stg14.stg14_stg14_1_merged608_734_to_stg14_jac9_16_1_merged611_1230.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_734;
  return 0;
}

inline hw_uint<16> stg14_jac9_16_1_merged611_1231_select(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg14_jac9_16_1_merged611_1231 read pattern: { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> stg14[15 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
  // Read schedule : { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  // Write schedule: { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
  auto value_stg14_stg14_1_merged608_735 = stg14.stg14_stg14_1_merged608_735_to_stg14_jac9_16_1_merged611_1231.peek(/* one reader or all rams */ 0);
  return value_stg14_stg14_1_merged608_735;
  return 0;
}

// # of bundles = 2
// jac9_16_1_merged611_read
//	stg14_jac9_16_1_merged611_1216
//	stg14_jac9_16_1_merged611_1217
//	stg14_jac9_16_1_merged611_1218
//	stg14_jac9_16_1_merged611_1219
//	stg14_jac9_16_1_merged611_1220
//	stg14_jac9_16_1_merged611_1221
//	stg14_jac9_16_1_merged611_1222
//	stg14_jac9_16_1_merged611_1223
//	stg14_jac9_16_1_merged611_1224
//	stg14_jac9_16_1_merged611_1225
//	stg14_jac9_16_1_merged611_1226
//	stg14_jac9_16_1_merged611_1227
//	stg14_jac9_16_1_merged611_1228
//	stg14_jac9_16_1_merged611_1229
//	stg14_jac9_16_1_merged611_1230
//	stg14_jac9_16_1_merged611_1231
inline hw_uint<256> stg14_jac9_16_1_merged611_read_bundle_read(stg14_cache& stg14, int root, int jac9_16_0, int jac9_16_1, int dynamic_address) {
  // # of ports in bundle: 16
    // stg14_jac9_16_1_merged611_1216
    // stg14_jac9_16_1_merged611_1217
    // stg14_jac9_16_1_merged611_1218
    // stg14_jac9_16_1_merged611_1219
    // stg14_jac9_16_1_merged611_1220
    // stg14_jac9_16_1_merged611_1221
    // stg14_jac9_16_1_merged611_1222
    // stg14_jac9_16_1_merged611_1223
    // stg14_jac9_16_1_merged611_1224
    // stg14_jac9_16_1_merged611_1225
    // stg14_jac9_16_1_merged611_1226
    // stg14_jac9_16_1_merged611_1227
    // stg14_jac9_16_1_merged611_1228
    // stg14_jac9_16_1_merged611_1229
    // stg14_jac9_16_1_merged611_1230
    // stg14_jac9_16_1_merged611_1231

	hw_uint<256> result;
	hw_uint<16> stg14_jac9_16_1_merged611_1216_res = stg14_jac9_16_1_merged611_1216_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<0, 256>(result, stg14_jac9_16_1_merged611_1216_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1217_res = stg14_jac9_16_1_merged611_1217_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<16, 256>(result, stg14_jac9_16_1_merged611_1217_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1218_res = stg14_jac9_16_1_merged611_1218_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<32, 256>(result, stg14_jac9_16_1_merged611_1218_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1219_res = stg14_jac9_16_1_merged611_1219_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<48, 256>(result, stg14_jac9_16_1_merged611_1219_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1220_res = stg14_jac9_16_1_merged611_1220_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<64, 256>(result, stg14_jac9_16_1_merged611_1220_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1221_res = stg14_jac9_16_1_merged611_1221_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<80, 256>(result, stg14_jac9_16_1_merged611_1221_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1222_res = stg14_jac9_16_1_merged611_1222_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<96, 256>(result, stg14_jac9_16_1_merged611_1222_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1223_res = stg14_jac9_16_1_merged611_1223_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<112, 256>(result, stg14_jac9_16_1_merged611_1223_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1224_res = stg14_jac9_16_1_merged611_1224_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<128, 256>(result, stg14_jac9_16_1_merged611_1224_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1225_res = stg14_jac9_16_1_merged611_1225_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<144, 256>(result, stg14_jac9_16_1_merged611_1225_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1226_res = stg14_jac9_16_1_merged611_1226_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<160, 256>(result, stg14_jac9_16_1_merged611_1226_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1227_res = stg14_jac9_16_1_merged611_1227_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<176, 256>(result, stg14_jac9_16_1_merged611_1227_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1228_res = stg14_jac9_16_1_merged611_1228_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<192, 256>(result, stg14_jac9_16_1_merged611_1228_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1229_res = stg14_jac9_16_1_merged611_1229_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<208, 256>(result, stg14_jac9_16_1_merged611_1229_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1230_res = stg14_jac9_16_1_merged611_1230_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<224, 256>(result, stg14_jac9_16_1_merged611_1230_res);
	hw_uint<16> stg14_jac9_16_1_merged611_1231_res = stg14_jac9_16_1_merged611_1231_select(stg14, root, jac9_16_0, jac9_16_1, dynamic_address);
	set_at<240, 256>(result, stg14_jac9_16_1_merged611_1231_res);
	return result;
}

// stg14_1_merged608_write
//	stg14_stg14_1_merged608_720
//	stg14_stg14_1_merged608_721
//	stg14_stg14_1_merged608_722
//	stg14_stg14_1_merged608_723
//	stg14_stg14_1_merged608_724
//	stg14_stg14_1_merged608_725
//	stg14_stg14_1_merged608_726
//	stg14_stg14_1_merged608_727
//	stg14_stg14_1_merged608_728
//	stg14_stg14_1_merged608_729
//	stg14_stg14_1_merged608_730
//	stg14_stg14_1_merged608_731
//	stg14_stg14_1_merged608_732
//	stg14_stg14_1_merged608_733
//	stg14_stg14_1_merged608_734
//	stg14_stg14_1_merged608_735
inline void stg14_stg14_1_merged608_write_bundle_write(hw_uint<256>& stg14_1_merged608_write, stg14_cache& stg14, int root, int stg14_0, int stg14_1, int dynamic_address) {
	hw_uint<16> stg14_stg14_1_merged608_720_res = stg14_1_merged608_write.extract<0, 15>();
	stg14_stg14_1_merged608_720_write(stg14_stg14_1_merged608_720_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_721_res = stg14_1_merged608_write.extract<16, 31>();
	stg14_stg14_1_merged608_721_write(stg14_stg14_1_merged608_721_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_722_res = stg14_1_merged608_write.extract<32, 47>();
	stg14_stg14_1_merged608_722_write(stg14_stg14_1_merged608_722_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_723_res = stg14_1_merged608_write.extract<48, 63>();
	stg14_stg14_1_merged608_723_write(stg14_stg14_1_merged608_723_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_724_res = stg14_1_merged608_write.extract<64, 79>();
	stg14_stg14_1_merged608_724_write(stg14_stg14_1_merged608_724_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_725_res = stg14_1_merged608_write.extract<80, 95>();
	stg14_stg14_1_merged608_725_write(stg14_stg14_1_merged608_725_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_726_res = stg14_1_merged608_write.extract<96, 111>();
	stg14_stg14_1_merged608_726_write(stg14_stg14_1_merged608_726_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_727_res = stg14_1_merged608_write.extract<112, 127>();
	stg14_stg14_1_merged608_727_write(stg14_stg14_1_merged608_727_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_728_res = stg14_1_merged608_write.extract<128, 143>();
	stg14_stg14_1_merged608_728_write(stg14_stg14_1_merged608_728_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_729_res = stg14_1_merged608_write.extract<144, 159>();
	stg14_stg14_1_merged608_729_write(stg14_stg14_1_merged608_729_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_730_res = stg14_1_merged608_write.extract<160, 175>();
	stg14_stg14_1_merged608_730_write(stg14_stg14_1_merged608_730_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_731_res = stg14_1_merged608_write.extract<176, 191>();
	stg14_stg14_1_merged608_731_write(stg14_stg14_1_merged608_731_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_732_res = stg14_1_merged608_write.extract<192, 207>();
	stg14_stg14_1_merged608_732_write(stg14_stg14_1_merged608_732_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_733_res = stg14_1_merged608_write.extract<208, 223>();
	stg14_stg14_1_merged608_733_write(stg14_stg14_1_merged608_733_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_734_res = stg14_1_merged608_write.extract<224, 239>();
	stg14_stg14_1_merged608_734_write(stg14_stg14_1_merged608_734_res, stg14, root, stg14_0, stg14_1, dynamic_address);
	hw_uint<16> stg14_stg14_1_merged608_735_res = stg14_1_merged608_write.extract<240, 255>();
	stg14_stg14_1_merged608_735_write(stg14_stg14_1_merged608_735_res, stg14, root, stg14_0, stg14_1, dynamic_address);
}

struct stg2_stg2_1_merged572_560_merged_banks_4_cache {
	// RAM Box: {[0, 2096], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 132, 133
	hw_uint<16> f0;
	fifo<hw_uint<16>, 131> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_132() {
		return f2;
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_561_merged_banks_4_cache {
	// RAM Box: {[1, 2097], [0, 1090]}
	// Capacity: 134
	// # of read delays: 4
  // 0, 1, 132, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}

	inline hw_uint<16> peek_133() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_562_merged_banks_4_cache {
	// RAM Box: {[2, 2082], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_563_merged_banks_4_cache {
	// RAM Box: {[3, 2083], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_564_merged_banks_4_cache {
	// RAM Box: {[4, 2084], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_565_merged_banks_4_cache {
	// RAM Box: {[5, 2085], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_566_merged_banks_4_cache {
	// RAM Box: {[6, 2086], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_567_merged_banks_4_cache {
	// RAM Box: {[7, 2087], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_568_merged_banks_4_cache {
	// RAM Box: {[8, 2088], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_569_merged_banks_4_cache {
	// RAM Box: {[9, 2089], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_570_merged_banks_4_cache {
	// RAM Box: {[10, 2090], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_571_merged_banks_4_cache {
	// RAM Box: {[11, 2091], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_572_merged_banks_4_cache {
	// RAM Box: {[12, 2092], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_573_merged_banks_4_cache {
	// RAM Box: {[13, 2093], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_574_merged_banks_4_cache {
	// RAM Box: {[14, 2094], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_stg2_1_merged572_575_merged_banks_4_cache {
	// RAM Box: {[15, 2095], [0, 1091]}
	// Capacity: 134
	// # of read delays: 3
  // 0, 1, 133
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 131> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_133() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 131
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 131 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg2_cache {
  // Reader addrs...
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[1 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[1 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[1 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[2 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[3 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[4 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[5 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[6 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[7 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[8 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[9 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[10 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[11 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[12 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[13 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[14 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[15 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[16 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[16 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[16 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
    // { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[17 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // # of banks: 16
  stg2_stg2_1_merged572_560_merged_banks_4_cache stg2_stg2_1_merged572_560_merged_banks_4;
  stg2_stg2_1_merged572_561_merged_banks_4_cache stg2_stg2_1_merged572_561_merged_banks_4;
  stg2_stg2_1_merged572_562_merged_banks_4_cache stg2_stg2_1_merged572_562_merged_banks_4;
  stg2_stg2_1_merged572_563_merged_banks_4_cache stg2_stg2_1_merged572_563_merged_banks_4;
  stg2_stg2_1_merged572_564_merged_banks_4_cache stg2_stg2_1_merged572_564_merged_banks_4;
  stg2_stg2_1_merged572_565_merged_banks_4_cache stg2_stg2_1_merged572_565_merged_banks_4;
  stg2_stg2_1_merged572_566_merged_banks_4_cache stg2_stg2_1_merged572_566_merged_banks_4;
  stg2_stg2_1_merged572_567_merged_banks_4_cache stg2_stg2_1_merged572_567_merged_banks_4;
  stg2_stg2_1_merged572_568_merged_banks_4_cache stg2_stg2_1_merged572_568_merged_banks_4;
  stg2_stg2_1_merged572_569_merged_banks_4_cache stg2_stg2_1_merged572_569_merged_banks_4;
  stg2_stg2_1_merged572_570_merged_banks_4_cache stg2_stg2_1_merged572_570_merged_banks_4;
  stg2_stg2_1_merged572_571_merged_banks_4_cache stg2_stg2_1_merged572_571_merged_banks_4;
  stg2_stg2_1_merged572_572_merged_banks_4_cache stg2_stg2_1_merged572_572_merged_banks_4;
  stg2_stg2_1_merged572_573_merged_banks_4_cache stg2_stg2_1_merged572_573_merged_banks_4;
  stg2_stg2_1_merged572_574_merged_banks_4_cache stg2_stg2_1_merged572_574_merged_banks_4;
  stg2_stg2_1_merged572_575_merged_banks_4_cache stg2_stg2_1_merged572_575_merged_banks_4;
};



inline void stg2_stg2_1_merged572_560_write(hw_uint<16>& stg2_stg2_1_merged572_560, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_560_merged_banks_4.push(stg2_stg2_1_merged572_560);
}

inline void stg2_stg2_1_merged572_561_write(hw_uint<16>& stg2_stg2_1_merged572_561, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_561_merged_banks_4.push(stg2_stg2_1_merged572_561);
}

inline void stg2_stg2_1_merged572_562_write(hw_uint<16>& stg2_stg2_1_merged572_562, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_562_merged_banks_4.push(stg2_stg2_1_merged572_562);
}

inline void stg2_stg2_1_merged572_563_write(hw_uint<16>& stg2_stg2_1_merged572_563, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_563_merged_banks_4.push(stg2_stg2_1_merged572_563);
}

inline void stg2_stg2_1_merged572_564_write(hw_uint<16>& stg2_stg2_1_merged572_564, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_564_merged_banks_4.push(stg2_stg2_1_merged572_564);
}

inline void stg2_stg2_1_merged572_565_write(hw_uint<16>& stg2_stg2_1_merged572_565, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_565_merged_banks_4.push(stg2_stg2_1_merged572_565);
}

inline void stg2_stg2_1_merged572_566_write(hw_uint<16>& stg2_stg2_1_merged572_566, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_566_merged_banks_4.push(stg2_stg2_1_merged572_566);
}

inline void stg2_stg2_1_merged572_567_write(hw_uint<16>& stg2_stg2_1_merged572_567, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_567_merged_banks_4.push(stg2_stg2_1_merged572_567);
}

inline void stg2_stg2_1_merged572_568_write(hw_uint<16>& stg2_stg2_1_merged572_568, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_568_merged_banks_4.push(stg2_stg2_1_merged572_568);
}

inline void stg2_stg2_1_merged572_569_write(hw_uint<16>& stg2_stg2_1_merged572_569, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_569_merged_banks_4.push(stg2_stg2_1_merged572_569);
}

inline void stg2_stg2_1_merged572_570_write(hw_uint<16>& stg2_stg2_1_merged572_570, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_570_merged_banks_4.push(stg2_stg2_1_merged572_570);
}

inline void stg2_stg2_1_merged572_571_write(hw_uint<16>& stg2_stg2_1_merged572_571, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_571_merged_banks_4.push(stg2_stg2_1_merged572_571);
}

inline void stg2_stg2_1_merged572_572_write(hw_uint<16>& stg2_stg2_1_merged572_572, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_572_merged_banks_4.push(stg2_stg2_1_merged572_572);
}

inline void stg2_stg2_1_merged572_573_write(hw_uint<16>& stg2_stg2_1_merged572_573, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_573_merged_banks_4.push(stg2_stg2_1_merged572_573);
}

inline void stg2_stg2_1_merged572_574_write(hw_uint<16>& stg2_stg2_1_merged572_574, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_574_merged_banks_4.push(stg2_stg2_1_merged572_574);
}

inline void stg2_stg2_1_merged572_575_write(hw_uint<16>& stg2_stg2_1_merged572_575, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
  stg2.stg2_stg2_1_merged572_575_merged_banks_4.push(stg2_stg2_1_merged572_575);
}

inline hw_uint<16> stg2_stg3_1_merged575_496_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_496 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_560 = stg2.stg2_stg2_1_merged572_560_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_560;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_497_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_497 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[1 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_561 = stg2.stg2_stg2_1_merged572_561_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_561;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_498_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_498 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[1 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_561 = stg2.stg2_stg2_1_merged572_561_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_561;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_499_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_499 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_562 = stg2.stg2_stg2_1_merged572_562_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_562;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_500_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_500 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[1 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_561 = stg2.stg2_stg2_1_merged572_561_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_561;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_501_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_501 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_562 = stg2.stg2_stg2_1_merged572_562_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_562;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_502_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_502 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[2 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_562 = stg2.stg2_stg2_1_merged572_562_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_562;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_503_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_503 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_563 = stg2.stg2_stg2_1_merged572_563_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_563;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_504_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_504 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[2 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_562 = stg2.stg2_stg2_1_merged572_562_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_562;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_505_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_505 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_563 = stg2.stg2_stg2_1_merged572_563_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_563;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_506_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_506 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[3 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_563 = stg2.stg2_stg2_1_merged572_563_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_563;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_507_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_507 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_564 = stg2.stg2_stg2_1_merged572_564_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_564;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_508_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_508 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[3 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_563 = stg2.stg2_stg2_1_merged572_563_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_563;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_509_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_509 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_564 = stg2.stg2_stg2_1_merged572_564_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_564;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_510_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_510 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[4 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_564 = stg2.stg2_stg2_1_merged572_564_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_564;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_511_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_511 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_565 = stg2.stg2_stg2_1_merged572_565_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_565;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_512_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_512 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[4 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_564 = stg2.stg2_stg2_1_merged572_564_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_564;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_513_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_513 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_565 = stg2.stg2_stg2_1_merged572_565_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_565;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_514_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_514 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[5 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_565 = stg2.stg2_stg2_1_merged572_565_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_565;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_515_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_515 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_566 = stg2.stg2_stg2_1_merged572_566_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_566;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_516_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_516 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[5 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_565 = stg2.stg2_stg2_1_merged572_565_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_565;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_517_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_517 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_566 = stg2.stg2_stg2_1_merged572_566_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_566;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_518_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_518 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[6 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_566 = stg2.stg2_stg2_1_merged572_566_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_566;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_519_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_519 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_567 = stg2.stg2_stg2_1_merged572_567_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_567;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_520_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_520 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[6 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_566 = stg2.stg2_stg2_1_merged572_566_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_566;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_521_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_521 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_567 = stg2.stg2_stg2_1_merged572_567_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_567;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_522_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_522 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[7 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_567 = stg2.stg2_stg2_1_merged572_567_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_567;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_523_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_523 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_568 = stg2.stg2_stg2_1_merged572_568_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_568;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_524_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_524 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[7 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_567 = stg2.stg2_stg2_1_merged572_567_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_567;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_525_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_525 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_568 = stg2.stg2_stg2_1_merged572_568_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_568;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_526_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_526 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[8 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_568 = stg2.stg2_stg2_1_merged572_568_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_568;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_527_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_527 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_569 = stg2.stg2_stg2_1_merged572_569_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_569;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_528_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_528 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[8 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_568 = stg2.stg2_stg2_1_merged572_568_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_568;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_529_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_529 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_569 = stg2.stg2_stg2_1_merged572_569_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_569;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_530_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_530 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[9 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_569 = stg2.stg2_stg2_1_merged572_569_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_569;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_531_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_531 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_570 = stg2.stg2_stg2_1_merged572_570_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_570;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_532_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_532 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[9 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_569 = stg2.stg2_stg2_1_merged572_569_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_569;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_533_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_533 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_570 = stg2.stg2_stg2_1_merged572_570_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_570;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_534_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_534 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[10 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_570 = stg2.stg2_stg2_1_merged572_570_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_570;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_535_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_535 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_571 = stg2.stg2_stg2_1_merged572_571_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_571;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_536_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_536 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[10 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_570 = stg2.stg2_stg2_1_merged572_570_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_570;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_537_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_537 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_571 = stg2.stg2_stg2_1_merged572_571_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_571;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_538_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_538 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[11 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_571 = stg2.stg2_stg2_1_merged572_571_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_571;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_539_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_539 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_572 = stg2.stg2_stg2_1_merged572_572_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_572;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_540_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_540 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[11 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_571 = stg2.stg2_stg2_1_merged572_571_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_571;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_541_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_541 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_572 = stg2.stg2_stg2_1_merged572_572_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_572;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_542_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_542 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[12 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_572 = stg2.stg2_stg2_1_merged572_572_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_572;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_543_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_543 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_573 = stg2.stg2_stg2_1_merged572_573_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_573;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_544_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_544 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[12 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_572 = stg2.stg2_stg2_1_merged572_572_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_572;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_545_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_545 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_573 = stg2.stg2_stg2_1_merged572_573_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_573;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_546_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_546 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[13 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_573 = stg2.stg2_stg2_1_merged572_573_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_573;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_547_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_547 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_574 = stg2.stg2_stg2_1_merged572_574_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_574;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_548_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_548 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[13 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_573 = stg2.stg2_stg2_1_merged572_573_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_573;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_549_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_549 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_574 = stg2.stg2_stg2_1_merged572_574_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_574;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_550_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_550 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[14 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_574 = stg2.stg2_stg2_1_merged572_574_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_574;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_551_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_551 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_575 = stg2.stg2_stg2_1_merged572_575_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_575;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_552_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_552 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[14 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_574 = stg2.stg2_stg2_1_merged572_574_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_574;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_553_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_553 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_575 = stg2.stg2_stg2_1_merged572_575_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_575;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_554_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_554 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[15 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_575 = stg2.stg2_stg2_1_merged572_575_merged_banks_4.peek_1();
  return value_stg2_stg2_1_merged572_575;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_555_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_555 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[16 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_560 = stg2.stg2_stg2_1_merged572_560_merged_banks_4.peek_132();
  return value_stg2_stg2_1_merged572_560;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_556_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_556 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[15 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_575 = stg2.stg2_stg2_1_merged572_575_merged_banks_4.peek_133();
  return value_stg2_stg2_1_merged572_575;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_557_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_557 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[16 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_560 = stg2.stg2_stg2_1_merged572_560_merged_banks_4.peek_132();
  return value_stg2_stg2_1_merged572_560;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_558_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_558 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[16 + 16stg3_1, 1 + stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_560 = stg2.stg2_stg2_1_merged572_560_merged_banks_4.peek_0();
  return value_stg2_stg2_1_merged572_560;
  return 0;
}

inline hw_uint<16> stg2_stg3_1_merged575_559_select(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg2_stg3_1_merged575_559 read pattern: { stg3_1_merged575[root = 0, stg3_0, stg3_1] -> stg2[17 + 16stg3_1, stg3_0] : 0 <= stg3_0 <= 1090 and 0 <= stg3_1 <= 130 }
  // Read schedule : { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  // Write schedule: { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
  auto value_stg2_stg2_1_merged572_561 = stg2.stg2_stg2_1_merged572_561_merged_banks_4.peek_132();
  return value_stg2_stg2_1_merged572_561;
  return 0;
}

// # of bundles = 2
// stg2_1_merged572_write
//	stg2_stg2_1_merged572_560
//	stg2_stg2_1_merged572_561
//	stg2_stg2_1_merged572_562
//	stg2_stg2_1_merged572_563
//	stg2_stg2_1_merged572_564
//	stg2_stg2_1_merged572_565
//	stg2_stg2_1_merged572_566
//	stg2_stg2_1_merged572_567
//	stg2_stg2_1_merged572_568
//	stg2_stg2_1_merged572_569
//	stg2_stg2_1_merged572_570
//	stg2_stg2_1_merged572_571
//	stg2_stg2_1_merged572_572
//	stg2_stg2_1_merged572_573
//	stg2_stg2_1_merged572_574
//	stg2_stg2_1_merged572_575
inline void stg2_stg2_1_merged572_write_bundle_write(hw_uint<256>& stg2_1_merged572_write, stg2_cache& stg2, int root, int stg2_0, int stg2_1, int dynamic_address) {
	hw_uint<16> stg2_stg2_1_merged572_560_res = stg2_1_merged572_write.extract<0, 15>();
	stg2_stg2_1_merged572_560_write(stg2_stg2_1_merged572_560_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_561_res = stg2_1_merged572_write.extract<16, 31>();
	stg2_stg2_1_merged572_561_write(stg2_stg2_1_merged572_561_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_562_res = stg2_1_merged572_write.extract<32, 47>();
	stg2_stg2_1_merged572_562_write(stg2_stg2_1_merged572_562_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_563_res = stg2_1_merged572_write.extract<48, 63>();
	stg2_stg2_1_merged572_563_write(stg2_stg2_1_merged572_563_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_564_res = stg2_1_merged572_write.extract<64, 79>();
	stg2_stg2_1_merged572_564_write(stg2_stg2_1_merged572_564_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_565_res = stg2_1_merged572_write.extract<80, 95>();
	stg2_stg2_1_merged572_565_write(stg2_stg2_1_merged572_565_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_566_res = stg2_1_merged572_write.extract<96, 111>();
	stg2_stg2_1_merged572_566_write(stg2_stg2_1_merged572_566_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_567_res = stg2_1_merged572_write.extract<112, 127>();
	stg2_stg2_1_merged572_567_write(stg2_stg2_1_merged572_567_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_568_res = stg2_1_merged572_write.extract<128, 143>();
	stg2_stg2_1_merged572_568_write(stg2_stg2_1_merged572_568_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_569_res = stg2_1_merged572_write.extract<144, 159>();
	stg2_stg2_1_merged572_569_write(stg2_stg2_1_merged572_569_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_570_res = stg2_1_merged572_write.extract<160, 175>();
	stg2_stg2_1_merged572_570_write(stg2_stg2_1_merged572_570_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_571_res = stg2_1_merged572_write.extract<176, 191>();
	stg2_stg2_1_merged572_571_write(stg2_stg2_1_merged572_571_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_572_res = stg2_1_merged572_write.extract<192, 207>();
	stg2_stg2_1_merged572_572_write(stg2_stg2_1_merged572_572_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_573_res = stg2_1_merged572_write.extract<208, 223>();
	stg2_stg2_1_merged572_573_write(stg2_stg2_1_merged572_573_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_574_res = stg2_1_merged572_write.extract<224, 239>();
	stg2_stg2_1_merged572_574_write(stg2_stg2_1_merged572_574_res, stg2, root, stg2_0, stg2_1, dynamic_address);
	hw_uint<16> stg2_stg2_1_merged572_575_res = stg2_1_merged572_write.extract<240, 255>();
	stg2_stg2_1_merged572_575_write(stg2_stg2_1_merged572_575_res, stg2, root, stg2_0, stg2_1, dynamic_address);
}

// stg3_1_merged575_read
//	stg2_stg3_1_merged575_496
//	stg2_stg3_1_merged575_497
//	stg2_stg3_1_merged575_498
//	stg2_stg3_1_merged575_499
//	stg2_stg3_1_merged575_500
//	stg2_stg3_1_merged575_501
//	stg2_stg3_1_merged575_502
//	stg2_stg3_1_merged575_503
//	stg2_stg3_1_merged575_504
//	stg2_stg3_1_merged575_505
//	stg2_stg3_1_merged575_506
//	stg2_stg3_1_merged575_507
//	stg2_stg3_1_merged575_508
//	stg2_stg3_1_merged575_509
//	stg2_stg3_1_merged575_510
//	stg2_stg3_1_merged575_511
//	stg2_stg3_1_merged575_512
//	stg2_stg3_1_merged575_513
//	stg2_stg3_1_merged575_514
//	stg2_stg3_1_merged575_515
//	stg2_stg3_1_merged575_516
//	stg2_stg3_1_merged575_517
//	stg2_stg3_1_merged575_518
//	stg2_stg3_1_merged575_519
//	stg2_stg3_1_merged575_520
//	stg2_stg3_1_merged575_521
//	stg2_stg3_1_merged575_522
//	stg2_stg3_1_merged575_523
//	stg2_stg3_1_merged575_524
//	stg2_stg3_1_merged575_525
//	stg2_stg3_1_merged575_526
//	stg2_stg3_1_merged575_527
//	stg2_stg3_1_merged575_528
//	stg2_stg3_1_merged575_529
//	stg2_stg3_1_merged575_530
//	stg2_stg3_1_merged575_531
//	stg2_stg3_1_merged575_532
//	stg2_stg3_1_merged575_533
//	stg2_stg3_1_merged575_534
//	stg2_stg3_1_merged575_535
//	stg2_stg3_1_merged575_536
//	stg2_stg3_1_merged575_537
//	stg2_stg3_1_merged575_538
//	stg2_stg3_1_merged575_539
//	stg2_stg3_1_merged575_540
//	stg2_stg3_1_merged575_541
//	stg2_stg3_1_merged575_542
//	stg2_stg3_1_merged575_543
//	stg2_stg3_1_merged575_544
//	stg2_stg3_1_merged575_545
//	stg2_stg3_1_merged575_546
//	stg2_stg3_1_merged575_547
//	stg2_stg3_1_merged575_548
//	stg2_stg3_1_merged575_549
//	stg2_stg3_1_merged575_550
//	stg2_stg3_1_merged575_551
//	stg2_stg3_1_merged575_552
//	stg2_stg3_1_merged575_553
//	stg2_stg3_1_merged575_554
//	stg2_stg3_1_merged575_555
//	stg2_stg3_1_merged575_556
//	stg2_stg3_1_merged575_557
//	stg2_stg3_1_merged575_558
//	stg2_stg3_1_merged575_559
inline hw_uint<1024> stg2_stg3_1_merged575_read_bundle_read(stg2_cache& stg2, int root, int stg3_0, int stg3_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg2_stg3_1_merged575_496
    // stg2_stg3_1_merged575_497
    // stg2_stg3_1_merged575_498
    // stg2_stg3_1_merged575_499
    // stg2_stg3_1_merged575_500
    // stg2_stg3_1_merged575_501
    // stg2_stg3_1_merged575_502
    // stg2_stg3_1_merged575_503
    // stg2_stg3_1_merged575_504
    // stg2_stg3_1_merged575_505
    // stg2_stg3_1_merged575_506
    // stg2_stg3_1_merged575_507
    // stg2_stg3_1_merged575_508
    // stg2_stg3_1_merged575_509
    // stg2_stg3_1_merged575_510
    // stg2_stg3_1_merged575_511
    // stg2_stg3_1_merged575_512
    // stg2_stg3_1_merged575_513
    // stg2_stg3_1_merged575_514
    // stg2_stg3_1_merged575_515
    // stg2_stg3_1_merged575_516
    // stg2_stg3_1_merged575_517
    // stg2_stg3_1_merged575_518
    // stg2_stg3_1_merged575_519
    // stg2_stg3_1_merged575_520
    // stg2_stg3_1_merged575_521
    // stg2_stg3_1_merged575_522
    // stg2_stg3_1_merged575_523
    // stg2_stg3_1_merged575_524
    // stg2_stg3_1_merged575_525
    // stg2_stg3_1_merged575_526
    // stg2_stg3_1_merged575_527
    // stg2_stg3_1_merged575_528
    // stg2_stg3_1_merged575_529
    // stg2_stg3_1_merged575_530
    // stg2_stg3_1_merged575_531
    // stg2_stg3_1_merged575_532
    // stg2_stg3_1_merged575_533
    // stg2_stg3_1_merged575_534
    // stg2_stg3_1_merged575_535
    // stg2_stg3_1_merged575_536
    // stg2_stg3_1_merged575_537
    // stg2_stg3_1_merged575_538
    // stg2_stg3_1_merged575_539
    // stg2_stg3_1_merged575_540
    // stg2_stg3_1_merged575_541
    // stg2_stg3_1_merged575_542
    // stg2_stg3_1_merged575_543
    // stg2_stg3_1_merged575_544
    // stg2_stg3_1_merged575_545
    // stg2_stg3_1_merged575_546
    // stg2_stg3_1_merged575_547
    // stg2_stg3_1_merged575_548
    // stg2_stg3_1_merged575_549
    // stg2_stg3_1_merged575_550
    // stg2_stg3_1_merged575_551
    // stg2_stg3_1_merged575_552
    // stg2_stg3_1_merged575_553
    // stg2_stg3_1_merged575_554
    // stg2_stg3_1_merged575_555
    // stg2_stg3_1_merged575_556
    // stg2_stg3_1_merged575_557
    // stg2_stg3_1_merged575_558
    // stg2_stg3_1_merged575_559

	hw_uint<1024> result;
	hw_uint<16> stg2_stg3_1_merged575_496_res = stg2_stg3_1_merged575_496_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<0, 1024>(result, stg2_stg3_1_merged575_496_res);
	hw_uint<16> stg2_stg3_1_merged575_497_res = stg2_stg3_1_merged575_497_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<16, 1024>(result, stg2_stg3_1_merged575_497_res);
	hw_uint<16> stg2_stg3_1_merged575_498_res = stg2_stg3_1_merged575_498_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<32, 1024>(result, stg2_stg3_1_merged575_498_res);
	hw_uint<16> stg2_stg3_1_merged575_499_res = stg2_stg3_1_merged575_499_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<48, 1024>(result, stg2_stg3_1_merged575_499_res);
	hw_uint<16> stg2_stg3_1_merged575_500_res = stg2_stg3_1_merged575_500_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<64, 1024>(result, stg2_stg3_1_merged575_500_res);
	hw_uint<16> stg2_stg3_1_merged575_501_res = stg2_stg3_1_merged575_501_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<80, 1024>(result, stg2_stg3_1_merged575_501_res);
	hw_uint<16> stg2_stg3_1_merged575_502_res = stg2_stg3_1_merged575_502_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<96, 1024>(result, stg2_stg3_1_merged575_502_res);
	hw_uint<16> stg2_stg3_1_merged575_503_res = stg2_stg3_1_merged575_503_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<112, 1024>(result, stg2_stg3_1_merged575_503_res);
	hw_uint<16> stg2_stg3_1_merged575_504_res = stg2_stg3_1_merged575_504_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<128, 1024>(result, stg2_stg3_1_merged575_504_res);
	hw_uint<16> stg2_stg3_1_merged575_505_res = stg2_stg3_1_merged575_505_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<144, 1024>(result, stg2_stg3_1_merged575_505_res);
	hw_uint<16> stg2_stg3_1_merged575_506_res = stg2_stg3_1_merged575_506_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<160, 1024>(result, stg2_stg3_1_merged575_506_res);
	hw_uint<16> stg2_stg3_1_merged575_507_res = stg2_stg3_1_merged575_507_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<176, 1024>(result, stg2_stg3_1_merged575_507_res);
	hw_uint<16> stg2_stg3_1_merged575_508_res = stg2_stg3_1_merged575_508_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<192, 1024>(result, stg2_stg3_1_merged575_508_res);
	hw_uint<16> stg2_stg3_1_merged575_509_res = stg2_stg3_1_merged575_509_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<208, 1024>(result, stg2_stg3_1_merged575_509_res);
	hw_uint<16> stg2_stg3_1_merged575_510_res = stg2_stg3_1_merged575_510_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<224, 1024>(result, stg2_stg3_1_merged575_510_res);
	hw_uint<16> stg2_stg3_1_merged575_511_res = stg2_stg3_1_merged575_511_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<240, 1024>(result, stg2_stg3_1_merged575_511_res);
	hw_uint<16> stg2_stg3_1_merged575_512_res = stg2_stg3_1_merged575_512_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<256, 1024>(result, stg2_stg3_1_merged575_512_res);
	hw_uint<16> stg2_stg3_1_merged575_513_res = stg2_stg3_1_merged575_513_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<272, 1024>(result, stg2_stg3_1_merged575_513_res);
	hw_uint<16> stg2_stg3_1_merged575_514_res = stg2_stg3_1_merged575_514_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<288, 1024>(result, stg2_stg3_1_merged575_514_res);
	hw_uint<16> stg2_stg3_1_merged575_515_res = stg2_stg3_1_merged575_515_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<304, 1024>(result, stg2_stg3_1_merged575_515_res);
	hw_uint<16> stg2_stg3_1_merged575_516_res = stg2_stg3_1_merged575_516_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<320, 1024>(result, stg2_stg3_1_merged575_516_res);
	hw_uint<16> stg2_stg3_1_merged575_517_res = stg2_stg3_1_merged575_517_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<336, 1024>(result, stg2_stg3_1_merged575_517_res);
	hw_uint<16> stg2_stg3_1_merged575_518_res = stg2_stg3_1_merged575_518_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<352, 1024>(result, stg2_stg3_1_merged575_518_res);
	hw_uint<16> stg2_stg3_1_merged575_519_res = stg2_stg3_1_merged575_519_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<368, 1024>(result, stg2_stg3_1_merged575_519_res);
	hw_uint<16> stg2_stg3_1_merged575_520_res = stg2_stg3_1_merged575_520_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<384, 1024>(result, stg2_stg3_1_merged575_520_res);
	hw_uint<16> stg2_stg3_1_merged575_521_res = stg2_stg3_1_merged575_521_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<400, 1024>(result, stg2_stg3_1_merged575_521_res);
	hw_uint<16> stg2_stg3_1_merged575_522_res = stg2_stg3_1_merged575_522_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<416, 1024>(result, stg2_stg3_1_merged575_522_res);
	hw_uint<16> stg2_stg3_1_merged575_523_res = stg2_stg3_1_merged575_523_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<432, 1024>(result, stg2_stg3_1_merged575_523_res);
	hw_uint<16> stg2_stg3_1_merged575_524_res = stg2_stg3_1_merged575_524_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<448, 1024>(result, stg2_stg3_1_merged575_524_res);
	hw_uint<16> stg2_stg3_1_merged575_525_res = stg2_stg3_1_merged575_525_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<464, 1024>(result, stg2_stg3_1_merged575_525_res);
	hw_uint<16> stg2_stg3_1_merged575_526_res = stg2_stg3_1_merged575_526_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<480, 1024>(result, stg2_stg3_1_merged575_526_res);
	hw_uint<16> stg2_stg3_1_merged575_527_res = stg2_stg3_1_merged575_527_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<496, 1024>(result, stg2_stg3_1_merged575_527_res);
	hw_uint<16> stg2_stg3_1_merged575_528_res = stg2_stg3_1_merged575_528_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<512, 1024>(result, stg2_stg3_1_merged575_528_res);
	hw_uint<16> stg2_stg3_1_merged575_529_res = stg2_stg3_1_merged575_529_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<528, 1024>(result, stg2_stg3_1_merged575_529_res);
	hw_uint<16> stg2_stg3_1_merged575_530_res = stg2_stg3_1_merged575_530_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<544, 1024>(result, stg2_stg3_1_merged575_530_res);
	hw_uint<16> stg2_stg3_1_merged575_531_res = stg2_stg3_1_merged575_531_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<560, 1024>(result, stg2_stg3_1_merged575_531_res);
	hw_uint<16> stg2_stg3_1_merged575_532_res = stg2_stg3_1_merged575_532_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<576, 1024>(result, stg2_stg3_1_merged575_532_res);
	hw_uint<16> stg2_stg3_1_merged575_533_res = stg2_stg3_1_merged575_533_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<592, 1024>(result, stg2_stg3_1_merged575_533_res);
	hw_uint<16> stg2_stg3_1_merged575_534_res = stg2_stg3_1_merged575_534_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<608, 1024>(result, stg2_stg3_1_merged575_534_res);
	hw_uint<16> stg2_stg3_1_merged575_535_res = stg2_stg3_1_merged575_535_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<624, 1024>(result, stg2_stg3_1_merged575_535_res);
	hw_uint<16> stg2_stg3_1_merged575_536_res = stg2_stg3_1_merged575_536_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<640, 1024>(result, stg2_stg3_1_merged575_536_res);
	hw_uint<16> stg2_stg3_1_merged575_537_res = stg2_stg3_1_merged575_537_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<656, 1024>(result, stg2_stg3_1_merged575_537_res);
	hw_uint<16> stg2_stg3_1_merged575_538_res = stg2_stg3_1_merged575_538_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<672, 1024>(result, stg2_stg3_1_merged575_538_res);
	hw_uint<16> stg2_stg3_1_merged575_539_res = stg2_stg3_1_merged575_539_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<688, 1024>(result, stg2_stg3_1_merged575_539_res);
	hw_uint<16> stg2_stg3_1_merged575_540_res = stg2_stg3_1_merged575_540_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<704, 1024>(result, stg2_stg3_1_merged575_540_res);
	hw_uint<16> stg2_stg3_1_merged575_541_res = stg2_stg3_1_merged575_541_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<720, 1024>(result, stg2_stg3_1_merged575_541_res);
	hw_uint<16> stg2_stg3_1_merged575_542_res = stg2_stg3_1_merged575_542_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<736, 1024>(result, stg2_stg3_1_merged575_542_res);
	hw_uint<16> stg2_stg3_1_merged575_543_res = stg2_stg3_1_merged575_543_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<752, 1024>(result, stg2_stg3_1_merged575_543_res);
	hw_uint<16> stg2_stg3_1_merged575_544_res = stg2_stg3_1_merged575_544_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<768, 1024>(result, stg2_stg3_1_merged575_544_res);
	hw_uint<16> stg2_stg3_1_merged575_545_res = stg2_stg3_1_merged575_545_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<784, 1024>(result, stg2_stg3_1_merged575_545_res);
	hw_uint<16> stg2_stg3_1_merged575_546_res = stg2_stg3_1_merged575_546_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<800, 1024>(result, stg2_stg3_1_merged575_546_res);
	hw_uint<16> stg2_stg3_1_merged575_547_res = stg2_stg3_1_merged575_547_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<816, 1024>(result, stg2_stg3_1_merged575_547_res);
	hw_uint<16> stg2_stg3_1_merged575_548_res = stg2_stg3_1_merged575_548_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<832, 1024>(result, stg2_stg3_1_merged575_548_res);
	hw_uint<16> stg2_stg3_1_merged575_549_res = stg2_stg3_1_merged575_549_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<848, 1024>(result, stg2_stg3_1_merged575_549_res);
	hw_uint<16> stg2_stg3_1_merged575_550_res = stg2_stg3_1_merged575_550_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<864, 1024>(result, stg2_stg3_1_merged575_550_res);
	hw_uint<16> stg2_stg3_1_merged575_551_res = stg2_stg3_1_merged575_551_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<880, 1024>(result, stg2_stg3_1_merged575_551_res);
	hw_uint<16> stg2_stg3_1_merged575_552_res = stg2_stg3_1_merged575_552_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<896, 1024>(result, stg2_stg3_1_merged575_552_res);
	hw_uint<16> stg2_stg3_1_merged575_553_res = stg2_stg3_1_merged575_553_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<912, 1024>(result, stg2_stg3_1_merged575_553_res);
	hw_uint<16> stg2_stg3_1_merged575_554_res = stg2_stg3_1_merged575_554_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<928, 1024>(result, stg2_stg3_1_merged575_554_res);
	hw_uint<16> stg2_stg3_1_merged575_555_res = stg2_stg3_1_merged575_555_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<944, 1024>(result, stg2_stg3_1_merged575_555_res);
	hw_uint<16> stg2_stg3_1_merged575_556_res = stg2_stg3_1_merged575_556_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<960, 1024>(result, stg2_stg3_1_merged575_556_res);
	hw_uint<16> stg2_stg3_1_merged575_557_res = stg2_stg3_1_merged575_557_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<976, 1024>(result, stg2_stg3_1_merged575_557_res);
	hw_uint<16> stg2_stg3_1_merged575_558_res = stg2_stg3_1_merged575_558_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<992, 1024>(result, stg2_stg3_1_merged575_558_res);
	hw_uint<16> stg2_stg3_1_merged575_559_res = stg2_stg3_1_merged575_559_select(stg2, root, stg3_0, stg3_1, dynamic_address);
	set_at<1008, 1024>(result, stg2_stg3_1_merged575_559_res);
	return result;
}

struct stg3_stg3_1_merged575_480_merged_banks_4_cache {
	// RAM Box: {[0, 2080], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 131, 132
	hw_uint<16> f0;
	fifo<hw_uint<16>, 130> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_131() {
		return f2;
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_481_merged_banks_4_cache {
	// RAM Box: {[1, 2081], [0, 1089]}
	// Capacity: 133
	// # of read delays: 4
  // 0, 1, 131, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}

	inline hw_uint<16> peek_132() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_482_merged_banks_4_cache {
	// RAM Box: {[2, 2066], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_483_merged_banks_4_cache {
	// RAM Box: {[3, 2067], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_484_merged_banks_4_cache {
	// RAM Box: {[4, 2068], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_485_merged_banks_4_cache {
	// RAM Box: {[5, 2069], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_486_merged_banks_4_cache {
	// RAM Box: {[6, 2070], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_487_merged_banks_4_cache {
	// RAM Box: {[7, 2071], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_488_merged_banks_4_cache {
	// RAM Box: {[8, 2072], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_489_merged_banks_4_cache {
	// RAM Box: {[9, 2073], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_490_merged_banks_4_cache {
	// RAM Box: {[10, 2074], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_491_merged_banks_4_cache {
	// RAM Box: {[11, 2075], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_492_merged_banks_4_cache {
	// RAM Box: {[12, 2076], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_493_merged_banks_4_cache {
	// RAM Box: {[13, 2077], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_494_merged_banks_4_cache {
	// RAM Box: {[14, 2078], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_stg3_1_merged575_495_merged_banks_4_cache {
	// RAM Box: {[15, 2079], [0, 1090]}
	// Capacity: 133
	// # of read delays: 3
  // 0, 1, 132
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 130> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_132() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 130
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 130 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg3_cache {
  // Reader addrs...
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[1 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[1 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[1 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[2 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[3 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[4 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[5 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[6 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[7 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[8 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[9 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[10 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[11 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[12 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[13 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[14 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[15 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[16 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[16 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[16 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
    // { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[17 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // # of banks: 16
  stg3_stg3_1_merged575_480_merged_banks_4_cache stg3_stg3_1_merged575_480_merged_banks_4;
  stg3_stg3_1_merged575_481_merged_banks_4_cache stg3_stg3_1_merged575_481_merged_banks_4;
  stg3_stg3_1_merged575_482_merged_banks_4_cache stg3_stg3_1_merged575_482_merged_banks_4;
  stg3_stg3_1_merged575_483_merged_banks_4_cache stg3_stg3_1_merged575_483_merged_banks_4;
  stg3_stg3_1_merged575_484_merged_banks_4_cache stg3_stg3_1_merged575_484_merged_banks_4;
  stg3_stg3_1_merged575_485_merged_banks_4_cache stg3_stg3_1_merged575_485_merged_banks_4;
  stg3_stg3_1_merged575_486_merged_banks_4_cache stg3_stg3_1_merged575_486_merged_banks_4;
  stg3_stg3_1_merged575_487_merged_banks_4_cache stg3_stg3_1_merged575_487_merged_banks_4;
  stg3_stg3_1_merged575_488_merged_banks_4_cache stg3_stg3_1_merged575_488_merged_banks_4;
  stg3_stg3_1_merged575_489_merged_banks_4_cache stg3_stg3_1_merged575_489_merged_banks_4;
  stg3_stg3_1_merged575_490_merged_banks_4_cache stg3_stg3_1_merged575_490_merged_banks_4;
  stg3_stg3_1_merged575_491_merged_banks_4_cache stg3_stg3_1_merged575_491_merged_banks_4;
  stg3_stg3_1_merged575_492_merged_banks_4_cache stg3_stg3_1_merged575_492_merged_banks_4;
  stg3_stg3_1_merged575_493_merged_banks_4_cache stg3_stg3_1_merged575_493_merged_banks_4;
  stg3_stg3_1_merged575_494_merged_banks_4_cache stg3_stg3_1_merged575_494_merged_banks_4;
  stg3_stg3_1_merged575_495_merged_banks_4_cache stg3_stg3_1_merged575_495_merged_banks_4;
};



inline void stg3_stg3_1_merged575_480_write(hw_uint<16>& stg3_stg3_1_merged575_480, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_480_merged_banks_4.push(stg3_stg3_1_merged575_480);
}

inline void stg3_stg3_1_merged575_481_write(hw_uint<16>& stg3_stg3_1_merged575_481, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_481_merged_banks_4.push(stg3_stg3_1_merged575_481);
}

inline void stg3_stg3_1_merged575_482_write(hw_uint<16>& stg3_stg3_1_merged575_482, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_482_merged_banks_4.push(stg3_stg3_1_merged575_482);
}

inline void stg3_stg3_1_merged575_483_write(hw_uint<16>& stg3_stg3_1_merged575_483, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_483_merged_banks_4.push(stg3_stg3_1_merged575_483);
}

inline void stg3_stg3_1_merged575_484_write(hw_uint<16>& stg3_stg3_1_merged575_484, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_484_merged_banks_4.push(stg3_stg3_1_merged575_484);
}

inline void stg3_stg3_1_merged575_485_write(hw_uint<16>& stg3_stg3_1_merged575_485, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_485_merged_banks_4.push(stg3_stg3_1_merged575_485);
}

inline void stg3_stg3_1_merged575_486_write(hw_uint<16>& stg3_stg3_1_merged575_486, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_486_merged_banks_4.push(stg3_stg3_1_merged575_486);
}

inline void stg3_stg3_1_merged575_487_write(hw_uint<16>& stg3_stg3_1_merged575_487, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_487_merged_banks_4.push(stg3_stg3_1_merged575_487);
}

inline void stg3_stg3_1_merged575_488_write(hw_uint<16>& stg3_stg3_1_merged575_488, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_488_merged_banks_4.push(stg3_stg3_1_merged575_488);
}

inline void stg3_stg3_1_merged575_489_write(hw_uint<16>& stg3_stg3_1_merged575_489, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_489_merged_banks_4.push(stg3_stg3_1_merged575_489);
}

inline void stg3_stg3_1_merged575_490_write(hw_uint<16>& stg3_stg3_1_merged575_490, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_490_merged_banks_4.push(stg3_stg3_1_merged575_490);
}

inline void stg3_stg3_1_merged575_491_write(hw_uint<16>& stg3_stg3_1_merged575_491, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_491_merged_banks_4.push(stg3_stg3_1_merged575_491);
}

inline void stg3_stg3_1_merged575_492_write(hw_uint<16>& stg3_stg3_1_merged575_492, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_492_merged_banks_4.push(stg3_stg3_1_merged575_492);
}

inline void stg3_stg3_1_merged575_493_write(hw_uint<16>& stg3_stg3_1_merged575_493, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_493_merged_banks_4.push(stg3_stg3_1_merged575_493);
}

inline void stg3_stg3_1_merged575_494_write(hw_uint<16>& stg3_stg3_1_merged575_494, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_494_merged_banks_4.push(stg3_stg3_1_merged575_494);
}

inline void stg3_stg3_1_merged575_495_write(hw_uint<16>& stg3_stg3_1_merged575_495, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
  stg3.stg3_stg3_1_merged575_495_merged_banks_4.push(stg3_stg3_1_merged575_495);
}

inline hw_uint<16> stg3_stg4_1_merged578_416_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_416 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_480 = stg3.stg3_stg3_1_merged575_480_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_480;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_417_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_417 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[1 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_481 = stg3.stg3_stg3_1_merged575_481_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_481;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_418_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_418 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[1 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_481 = stg3.stg3_stg3_1_merged575_481_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_481;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_419_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_419 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_482 = stg3.stg3_stg3_1_merged575_482_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_482;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_420_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_420 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[1 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_481 = stg3.stg3_stg3_1_merged575_481_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_481;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_421_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_421 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_482 = stg3.stg3_stg3_1_merged575_482_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_482;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_422_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_422 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[2 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_482 = stg3.stg3_stg3_1_merged575_482_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_482;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_423_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_423 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_483 = stg3.stg3_stg3_1_merged575_483_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_483;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_424_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_424 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[2 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_482 = stg3.stg3_stg3_1_merged575_482_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_482;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_425_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_425 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_483 = stg3.stg3_stg3_1_merged575_483_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_483;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_426_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_426 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[3 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_483 = stg3.stg3_stg3_1_merged575_483_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_483;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_427_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_427 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_484 = stg3.stg3_stg3_1_merged575_484_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_484;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_428_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_428 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[3 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_483 = stg3.stg3_stg3_1_merged575_483_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_483;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_429_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_429 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_484 = stg3.stg3_stg3_1_merged575_484_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_484;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_430_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_430 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[4 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_484 = stg3.stg3_stg3_1_merged575_484_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_484;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_431_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_431 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_485 = stg3.stg3_stg3_1_merged575_485_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_485;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_432_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_432 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[4 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_484 = stg3.stg3_stg3_1_merged575_484_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_484;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_433_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_433 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_485 = stg3.stg3_stg3_1_merged575_485_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_485;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_434_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_434 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[5 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_485 = stg3.stg3_stg3_1_merged575_485_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_485;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_435_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_435 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_486 = stg3.stg3_stg3_1_merged575_486_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_486;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_436_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_436 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[5 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_485 = stg3.stg3_stg3_1_merged575_485_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_485;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_437_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_437 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_486 = stg3.stg3_stg3_1_merged575_486_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_486;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_438_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_438 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[6 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_486 = stg3.stg3_stg3_1_merged575_486_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_486;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_439_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_439 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_487 = stg3.stg3_stg3_1_merged575_487_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_487;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_440_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_440 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[6 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_486 = stg3.stg3_stg3_1_merged575_486_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_486;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_441_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_441 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_487 = stg3.stg3_stg3_1_merged575_487_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_487;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_442_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_442 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[7 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_487 = stg3.stg3_stg3_1_merged575_487_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_487;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_443_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_443 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_488 = stg3.stg3_stg3_1_merged575_488_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_488;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_444_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_444 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[7 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_487 = stg3.stg3_stg3_1_merged575_487_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_487;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_445_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_445 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_488 = stg3.stg3_stg3_1_merged575_488_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_488;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_446_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_446 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[8 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_488 = stg3.stg3_stg3_1_merged575_488_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_488;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_447_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_447 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_489 = stg3.stg3_stg3_1_merged575_489_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_489;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_448_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_448 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[8 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_488 = stg3.stg3_stg3_1_merged575_488_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_488;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_449_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_449 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_489 = stg3.stg3_stg3_1_merged575_489_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_489;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_450_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_450 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[9 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_489 = stg3.stg3_stg3_1_merged575_489_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_489;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_451_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_451 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_490 = stg3.stg3_stg3_1_merged575_490_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_490;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_452_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_452 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[9 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_489 = stg3.stg3_stg3_1_merged575_489_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_489;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_453_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_453 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_490 = stg3.stg3_stg3_1_merged575_490_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_490;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_454_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_454 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[10 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_490 = stg3.stg3_stg3_1_merged575_490_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_490;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_455_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_455 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_491 = stg3.stg3_stg3_1_merged575_491_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_491;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_456_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_456 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[10 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_490 = stg3.stg3_stg3_1_merged575_490_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_490;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_457_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_457 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_491 = stg3.stg3_stg3_1_merged575_491_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_491;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_458_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_458 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[11 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_491 = stg3.stg3_stg3_1_merged575_491_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_491;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_459_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_459 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_492 = stg3.stg3_stg3_1_merged575_492_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_492;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_460_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_460 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[11 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_491 = stg3.stg3_stg3_1_merged575_491_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_491;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_461_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_461 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_492 = stg3.stg3_stg3_1_merged575_492_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_492;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_462_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_462 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[12 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_492 = stg3.stg3_stg3_1_merged575_492_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_492;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_463_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_463 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_493 = stg3.stg3_stg3_1_merged575_493_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_493;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_464_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_464 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[12 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_492 = stg3.stg3_stg3_1_merged575_492_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_492;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_465_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_465 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_493 = stg3.stg3_stg3_1_merged575_493_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_493;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_466_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_466 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[13 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_493 = stg3.stg3_stg3_1_merged575_493_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_493;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_467_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_467 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_494 = stg3.stg3_stg3_1_merged575_494_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_494;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_468_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_468 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[13 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_493 = stg3.stg3_stg3_1_merged575_493_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_493;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_469_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_469 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_494 = stg3.stg3_stg3_1_merged575_494_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_494;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_470_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_470 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[14 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_494 = stg3.stg3_stg3_1_merged575_494_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_494;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_471_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_471 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_495 = stg3.stg3_stg3_1_merged575_495_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_495;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_472_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_472 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[14 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_494 = stg3.stg3_stg3_1_merged575_494_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_494;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_473_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_473 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_495 = stg3.stg3_stg3_1_merged575_495_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_495;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_474_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_474 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[15 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_495 = stg3.stg3_stg3_1_merged575_495_merged_banks_4.peek_1();
  return value_stg3_stg3_1_merged575_495;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_475_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_475 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[16 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_480 = stg3.stg3_stg3_1_merged575_480_merged_banks_4.peek_131();
  return value_stg3_stg3_1_merged575_480;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_476_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_476 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[15 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_495 = stg3.stg3_stg3_1_merged575_495_merged_banks_4.peek_132();
  return value_stg3_stg3_1_merged575_495;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_477_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_477 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[16 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_480 = stg3.stg3_stg3_1_merged575_480_merged_banks_4.peek_131();
  return value_stg3_stg3_1_merged575_480;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_478_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_478 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[16 + 16stg4_1, 1 + stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_480 = stg3.stg3_stg3_1_merged575_480_merged_banks_4.peek_0();
  return value_stg3_stg3_1_merged575_480;
  return 0;
}

inline hw_uint<16> stg3_stg4_1_merged578_479_select(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg3_stg4_1_merged578_479 read pattern: { stg4_1_merged578[root = 0, stg4_0, stg4_1] -> stg3[17 + 16stg4_1, stg4_0] : 0 <= stg4_0 <= 1089 and 0 <= stg4_1 <= 129 }
  // Read schedule : { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  // Write schedule: { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
  auto value_stg3_stg3_1_merged575_481 = stg3.stg3_stg3_1_merged575_481_merged_banks_4.peek_131();
  return value_stg3_stg3_1_merged575_481;
  return 0;
}

// # of bundles = 2
// stg3_1_merged575_write
//	stg3_stg3_1_merged575_480
//	stg3_stg3_1_merged575_481
//	stg3_stg3_1_merged575_482
//	stg3_stg3_1_merged575_483
//	stg3_stg3_1_merged575_484
//	stg3_stg3_1_merged575_485
//	stg3_stg3_1_merged575_486
//	stg3_stg3_1_merged575_487
//	stg3_stg3_1_merged575_488
//	stg3_stg3_1_merged575_489
//	stg3_stg3_1_merged575_490
//	stg3_stg3_1_merged575_491
//	stg3_stg3_1_merged575_492
//	stg3_stg3_1_merged575_493
//	stg3_stg3_1_merged575_494
//	stg3_stg3_1_merged575_495
inline void stg3_stg3_1_merged575_write_bundle_write(hw_uint<256>& stg3_1_merged575_write, stg3_cache& stg3, int root, int stg3_0, int stg3_1, int dynamic_address) {
	hw_uint<16> stg3_stg3_1_merged575_480_res = stg3_1_merged575_write.extract<0, 15>();
	stg3_stg3_1_merged575_480_write(stg3_stg3_1_merged575_480_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_481_res = stg3_1_merged575_write.extract<16, 31>();
	stg3_stg3_1_merged575_481_write(stg3_stg3_1_merged575_481_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_482_res = stg3_1_merged575_write.extract<32, 47>();
	stg3_stg3_1_merged575_482_write(stg3_stg3_1_merged575_482_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_483_res = stg3_1_merged575_write.extract<48, 63>();
	stg3_stg3_1_merged575_483_write(stg3_stg3_1_merged575_483_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_484_res = stg3_1_merged575_write.extract<64, 79>();
	stg3_stg3_1_merged575_484_write(stg3_stg3_1_merged575_484_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_485_res = stg3_1_merged575_write.extract<80, 95>();
	stg3_stg3_1_merged575_485_write(stg3_stg3_1_merged575_485_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_486_res = stg3_1_merged575_write.extract<96, 111>();
	stg3_stg3_1_merged575_486_write(stg3_stg3_1_merged575_486_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_487_res = stg3_1_merged575_write.extract<112, 127>();
	stg3_stg3_1_merged575_487_write(stg3_stg3_1_merged575_487_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_488_res = stg3_1_merged575_write.extract<128, 143>();
	stg3_stg3_1_merged575_488_write(stg3_stg3_1_merged575_488_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_489_res = stg3_1_merged575_write.extract<144, 159>();
	stg3_stg3_1_merged575_489_write(stg3_stg3_1_merged575_489_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_490_res = stg3_1_merged575_write.extract<160, 175>();
	stg3_stg3_1_merged575_490_write(stg3_stg3_1_merged575_490_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_491_res = stg3_1_merged575_write.extract<176, 191>();
	stg3_stg3_1_merged575_491_write(stg3_stg3_1_merged575_491_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_492_res = stg3_1_merged575_write.extract<192, 207>();
	stg3_stg3_1_merged575_492_write(stg3_stg3_1_merged575_492_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_493_res = stg3_1_merged575_write.extract<208, 223>();
	stg3_stg3_1_merged575_493_write(stg3_stg3_1_merged575_493_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_494_res = stg3_1_merged575_write.extract<224, 239>();
	stg3_stg3_1_merged575_494_write(stg3_stg3_1_merged575_494_res, stg3, root, stg3_0, stg3_1, dynamic_address);
	hw_uint<16> stg3_stg3_1_merged575_495_res = stg3_1_merged575_write.extract<240, 255>();
	stg3_stg3_1_merged575_495_write(stg3_stg3_1_merged575_495_res, stg3, root, stg3_0, stg3_1, dynamic_address);
}

// stg4_1_merged578_read
//	stg3_stg4_1_merged578_416
//	stg3_stg4_1_merged578_417
//	stg3_stg4_1_merged578_418
//	stg3_stg4_1_merged578_419
//	stg3_stg4_1_merged578_420
//	stg3_stg4_1_merged578_421
//	stg3_stg4_1_merged578_422
//	stg3_stg4_1_merged578_423
//	stg3_stg4_1_merged578_424
//	stg3_stg4_1_merged578_425
//	stg3_stg4_1_merged578_426
//	stg3_stg4_1_merged578_427
//	stg3_stg4_1_merged578_428
//	stg3_stg4_1_merged578_429
//	stg3_stg4_1_merged578_430
//	stg3_stg4_1_merged578_431
//	stg3_stg4_1_merged578_432
//	stg3_stg4_1_merged578_433
//	stg3_stg4_1_merged578_434
//	stg3_stg4_1_merged578_435
//	stg3_stg4_1_merged578_436
//	stg3_stg4_1_merged578_437
//	stg3_stg4_1_merged578_438
//	stg3_stg4_1_merged578_439
//	stg3_stg4_1_merged578_440
//	stg3_stg4_1_merged578_441
//	stg3_stg4_1_merged578_442
//	stg3_stg4_1_merged578_443
//	stg3_stg4_1_merged578_444
//	stg3_stg4_1_merged578_445
//	stg3_stg4_1_merged578_446
//	stg3_stg4_1_merged578_447
//	stg3_stg4_1_merged578_448
//	stg3_stg4_1_merged578_449
//	stg3_stg4_1_merged578_450
//	stg3_stg4_1_merged578_451
//	stg3_stg4_1_merged578_452
//	stg3_stg4_1_merged578_453
//	stg3_stg4_1_merged578_454
//	stg3_stg4_1_merged578_455
//	stg3_stg4_1_merged578_456
//	stg3_stg4_1_merged578_457
//	stg3_stg4_1_merged578_458
//	stg3_stg4_1_merged578_459
//	stg3_stg4_1_merged578_460
//	stg3_stg4_1_merged578_461
//	stg3_stg4_1_merged578_462
//	stg3_stg4_1_merged578_463
//	stg3_stg4_1_merged578_464
//	stg3_stg4_1_merged578_465
//	stg3_stg4_1_merged578_466
//	stg3_stg4_1_merged578_467
//	stg3_stg4_1_merged578_468
//	stg3_stg4_1_merged578_469
//	stg3_stg4_1_merged578_470
//	stg3_stg4_1_merged578_471
//	stg3_stg4_1_merged578_472
//	stg3_stg4_1_merged578_473
//	stg3_stg4_1_merged578_474
//	stg3_stg4_1_merged578_475
//	stg3_stg4_1_merged578_476
//	stg3_stg4_1_merged578_477
//	stg3_stg4_1_merged578_478
//	stg3_stg4_1_merged578_479
inline hw_uint<1024> stg3_stg4_1_merged578_read_bundle_read(stg3_cache& stg3, int root, int stg4_0, int stg4_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg3_stg4_1_merged578_416
    // stg3_stg4_1_merged578_417
    // stg3_stg4_1_merged578_418
    // stg3_stg4_1_merged578_419
    // stg3_stg4_1_merged578_420
    // stg3_stg4_1_merged578_421
    // stg3_stg4_1_merged578_422
    // stg3_stg4_1_merged578_423
    // stg3_stg4_1_merged578_424
    // stg3_stg4_1_merged578_425
    // stg3_stg4_1_merged578_426
    // stg3_stg4_1_merged578_427
    // stg3_stg4_1_merged578_428
    // stg3_stg4_1_merged578_429
    // stg3_stg4_1_merged578_430
    // stg3_stg4_1_merged578_431
    // stg3_stg4_1_merged578_432
    // stg3_stg4_1_merged578_433
    // stg3_stg4_1_merged578_434
    // stg3_stg4_1_merged578_435
    // stg3_stg4_1_merged578_436
    // stg3_stg4_1_merged578_437
    // stg3_stg4_1_merged578_438
    // stg3_stg4_1_merged578_439
    // stg3_stg4_1_merged578_440
    // stg3_stg4_1_merged578_441
    // stg3_stg4_1_merged578_442
    // stg3_stg4_1_merged578_443
    // stg3_stg4_1_merged578_444
    // stg3_stg4_1_merged578_445
    // stg3_stg4_1_merged578_446
    // stg3_stg4_1_merged578_447
    // stg3_stg4_1_merged578_448
    // stg3_stg4_1_merged578_449
    // stg3_stg4_1_merged578_450
    // stg3_stg4_1_merged578_451
    // stg3_stg4_1_merged578_452
    // stg3_stg4_1_merged578_453
    // stg3_stg4_1_merged578_454
    // stg3_stg4_1_merged578_455
    // stg3_stg4_1_merged578_456
    // stg3_stg4_1_merged578_457
    // stg3_stg4_1_merged578_458
    // stg3_stg4_1_merged578_459
    // stg3_stg4_1_merged578_460
    // stg3_stg4_1_merged578_461
    // stg3_stg4_1_merged578_462
    // stg3_stg4_1_merged578_463
    // stg3_stg4_1_merged578_464
    // stg3_stg4_1_merged578_465
    // stg3_stg4_1_merged578_466
    // stg3_stg4_1_merged578_467
    // stg3_stg4_1_merged578_468
    // stg3_stg4_1_merged578_469
    // stg3_stg4_1_merged578_470
    // stg3_stg4_1_merged578_471
    // stg3_stg4_1_merged578_472
    // stg3_stg4_1_merged578_473
    // stg3_stg4_1_merged578_474
    // stg3_stg4_1_merged578_475
    // stg3_stg4_1_merged578_476
    // stg3_stg4_1_merged578_477
    // stg3_stg4_1_merged578_478
    // stg3_stg4_1_merged578_479

	hw_uint<1024> result;
	hw_uint<16> stg3_stg4_1_merged578_416_res = stg3_stg4_1_merged578_416_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<0, 1024>(result, stg3_stg4_1_merged578_416_res);
	hw_uint<16> stg3_stg4_1_merged578_417_res = stg3_stg4_1_merged578_417_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<16, 1024>(result, stg3_stg4_1_merged578_417_res);
	hw_uint<16> stg3_stg4_1_merged578_418_res = stg3_stg4_1_merged578_418_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<32, 1024>(result, stg3_stg4_1_merged578_418_res);
	hw_uint<16> stg3_stg4_1_merged578_419_res = stg3_stg4_1_merged578_419_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<48, 1024>(result, stg3_stg4_1_merged578_419_res);
	hw_uint<16> stg3_stg4_1_merged578_420_res = stg3_stg4_1_merged578_420_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<64, 1024>(result, stg3_stg4_1_merged578_420_res);
	hw_uint<16> stg3_stg4_1_merged578_421_res = stg3_stg4_1_merged578_421_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<80, 1024>(result, stg3_stg4_1_merged578_421_res);
	hw_uint<16> stg3_stg4_1_merged578_422_res = stg3_stg4_1_merged578_422_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<96, 1024>(result, stg3_stg4_1_merged578_422_res);
	hw_uint<16> stg3_stg4_1_merged578_423_res = stg3_stg4_1_merged578_423_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<112, 1024>(result, stg3_stg4_1_merged578_423_res);
	hw_uint<16> stg3_stg4_1_merged578_424_res = stg3_stg4_1_merged578_424_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<128, 1024>(result, stg3_stg4_1_merged578_424_res);
	hw_uint<16> stg3_stg4_1_merged578_425_res = stg3_stg4_1_merged578_425_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<144, 1024>(result, stg3_stg4_1_merged578_425_res);
	hw_uint<16> stg3_stg4_1_merged578_426_res = stg3_stg4_1_merged578_426_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<160, 1024>(result, stg3_stg4_1_merged578_426_res);
	hw_uint<16> stg3_stg4_1_merged578_427_res = stg3_stg4_1_merged578_427_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<176, 1024>(result, stg3_stg4_1_merged578_427_res);
	hw_uint<16> stg3_stg4_1_merged578_428_res = stg3_stg4_1_merged578_428_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<192, 1024>(result, stg3_stg4_1_merged578_428_res);
	hw_uint<16> stg3_stg4_1_merged578_429_res = stg3_stg4_1_merged578_429_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<208, 1024>(result, stg3_stg4_1_merged578_429_res);
	hw_uint<16> stg3_stg4_1_merged578_430_res = stg3_stg4_1_merged578_430_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<224, 1024>(result, stg3_stg4_1_merged578_430_res);
	hw_uint<16> stg3_stg4_1_merged578_431_res = stg3_stg4_1_merged578_431_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<240, 1024>(result, stg3_stg4_1_merged578_431_res);
	hw_uint<16> stg3_stg4_1_merged578_432_res = stg3_stg4_1_merged578_432_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<256, 1024>(result, stg3_stg4_1_merged578_432_res);
	hw_uint<16> stg3_stg4_1_merged578_433_res = stg3_stg4_1_merged578_433_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<272, 1024>(result, stg3_stg4_1_merged578_433_res);
	hw_uint<16> stg3_stg4_1_merged578_434_res = stg3_stg4_1_merged578_434_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<288, 1024>(result, stg3_stg4_1_merged578_434_res);
	hw_uint<16> stg3_stg4_1_merged578_435_res = stg3_stg4_1_merged578_435_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<304, 1024>(result, stg3_stg4_1_merged578_435_res);
	hw_uint<16> stg3_stg4_1_merged578_436_res = stg3_stg4_1_merged578_436_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<320, 1024>(result, stg3_stg4_1_merged578_436_res);
	hw_uint<16> stg3_stg4_1_merged578_437_res = stg3_stg4_1_merged578_437_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<336, 1024>(result, stg3_stg4_1_merged578_437_res);
	hw_uint<16> stg3_stg4_1_merged578_438_res = stg3_stg4_1_merged578_438_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<352, 1024>(result, stg3_stg4_1_merged578_438_res);
	hw_uint<16> stg3_stg4_1_merged578_439_res = stg3_stg4_1_merged578_439_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<368, 1024>(result, stg3_stg4_1_merged578_439_res);
	hw_uint<16> stg3_stg4_1_merged578_440_res = stg3_stg4_1_merged578_440_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<384, 1024>(result, stg3_stg4_1_merged578_440_res);
	hw_uint<16> stg3_stg4_1_merged578_441_res = stg3_stg4_1_merged578_441_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<400, 1024>(result, stg3_stg4_1_merged578_441_res);
	hw_uint<16> stg3_stg4_1_merged578_442_res = stg3_stg4_1_merged578_442_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<416, 1024>(result, stg3_stg4_1_merged578_442_res);
	hw_uint<16> stg3_stg4_1_merged578_443_res = stg3_stg4_1_merged578_443_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<432, 1024>(result, stg3_stg4_1_merged578_443_res);
	hw_uint<16> stg3_stg4_1_merged578_444_res = stg3_stg4_1_merged578_444_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<448, 1024>(result, stg3_stg4_1_merged578_444_res);
	hw_uint<16> stg3_stg4_1_merged578_445_res = stg3_stg4_1_merged578_445_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<464, 1024>(result, stg3_stg4_1_merged578_445_res);
	hw_uint<16> stg3_stg4_1_merged578_446_res = stg3_stg4_1_merged578_446_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<480, 1024>(result, stg3_stg4_1_merged578_446_res);
	hw_uint<16> stg3_stg4_1_merged578_447_res = stg3_stg4_1_merged578_447_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<496, 1024>(result, stg3_stg4_1_merged578_447_res);
	hw_uint<16> stg3_stg4_1_merged578_448_res = stg3_stg4_1_merged578_448_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<512, 1024>(result, stg3_stg4_1_merged578_448_res);
	hw_uint<16> stg3_stg4_1_merged578_449_res = stg3_stg4_1_merged578_449_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<528, 1024>(result, stg3_stg4_1_merged578_449_res);
	hw_uint<16> stg3_stg4_1_merged578_450_res = stg3_stg4_1_merged578_450_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<544, 1024>(result, stg3_stg4_1_merged578_450_res);
	hw_uint<16> stg3_stg4_1_merged578_451_res = stg3_stg4_1_merged578_451_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<560, 1024>(result, stg3_stg4_1_merged578_451_res);
	hw_uint<16> stg3_stg4_1_merged578_452_res = stg3_stg4_1_merged578_452_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<576, 1024>(result, stg3_stg4_1_merged578_452_res);
	hw_uint<16> stg3_stg4_1_merged578_453_res = stg3_stg4_1_merged578_453_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<592, 1024>(result, stg3_stg4_1_merged578_453_res);
	hw_uint<16> stg3_stg4_1_merged578_454_res = stg3_stg4_1_merged578_454_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<608, 1024>(result, stg3_stg4_1_merged578_454_res);
	hw_uint<16> stg3_stg4_1_merged578_455_res = stg3_stg4_1_merged578_455_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<624, 1024>(result, stg3_stg4_1_merged578_455_res);
	hw_uint<16> stg3_stg4_1_merged578_456_res = stg3_stg4_1_merged578_456_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<640, 1024>(result, stg3_stg4_1_merged578_456_res);
	hw_uint<16> stg3_stg4_1_merged578_457_res = stg3_stg4_1_merged578_457_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<656, 1024>(result, stg3_stg4_1_merged578_457_res);
	hw_uint<16> stg3_stg4_1_merged578_458_res = stg3_stg4_1_merged578_458_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<672, 1024>(result, stg3_stg4_1_merged578_458_res);
	hw_uint<16> stg3_stg4_1_merged578_459_res = stg3_stg4_1_merged578_459_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<688, 1024>(result, stg3_stg4_1_merged578_459_res);
	hw_uint<16> stg3_stg4_1_merged578_460_res = stg3_stg4_1_merged578_460_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<704, 1024>(result, stg3_stg4_1_merged578_460_res);
	hw_uint<16> stg3_stg4_1_merged578_461_res = stg3_stg4_1_merged578_461_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<720, 1024>(result, stg3_stg4_1_merged578_461_res);
	hw_uint<16> stg3_stg4_1_merged578_462_res = stg3_stg4_1_merged578_462_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<736, 1024>(result, stg3_stg4_1_merged578_462_res);
	hw_uint<16> stg3_stg4_1_merged578_463_res = stg3_stg4_1_merged578_463_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<752, 1024>(result, stg3_stg4_1_merged578_463_res);
	hw_uint<16> stg3_stg4_1_merged578_464_res = stg3_stg4_1_merged578_464_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<768, 1024>(result, stg3_stg4_1_merged578_464_res);
	hw_uint<16> stg3_stg4_1_merged578_465_res = stg3_stg4_1_merged578_465_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<784, 1024>(result, stg3_stg4_1_merged578_465_res);
	hw_uint<16> stg3_stg4_1_merged578_466_res = stg3_stg4_1_merged578_466_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<800, 1024>(result, stg3_stg4_1_merged578_466_res);
	hw_uint<16> stg3_stg4_1_merged578_467_res = stg3_stg4_1_merged578_467_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<816, 1024>(result, stg3_stg4_1_merged578_467_res);
	hw_uint<16> stg3_stg4_1_merged578_468_res = stg3_stg4_1_merged578_468_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<832, 1024>(result, stg3_stg4_1_merged578_468_res);
	hw_uint<16> stg3_stg4_1_merged578_469_res = stg3_stg4_1_merged578_469_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<848, 1024>(result, stg3_stg4_1_merged578_469_res);
	hw_uint<16> stg3_stg4_1_merged578_470_res = stg3_stg4_1_merged578_470_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<864, 1024>(result, stg3_stg4_1_merged578_470_res);
	hw_uint<16> stg3_stg4_1_merged578_471_res = stg3_stg4_1_merged578_471_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<880, 1024>(result, stg3_stg4_1_merged578_471_res);
	hw_uint<16> stg3_stg4_1_merged578_472_res = stg3_stg4_1_merged578_472_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<896, 1024>(result, stg3_stg4_1_merged578_472_res);
	hw_uint<16> stg3_stg4_1_merged578_473_res = stg3_stg4_1_merged578_473_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<912, 1024>(result, stg3_stg4_1_merged578_473_res);
	hw_uint<16> stg3_stg4_1_merged578_474_res = stg3_stg4_1_merged578_474_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<928, 1024>(result, stg3_stg4_1_merged578_474_res);
	hw_uint<16> stg3_stg4_1_merged578_475_res = stg3_stg4_1_merged578_475_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<944, 1024>(result, stg3_stg4_1_merged578_475_res);
	hw_uint<16> stg3_stg4_1_merged578_476_res = stg3_stg4_1_merged578_476_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<960, 1024>(result, stg3_stg4_1_merged578_476_res);
	hw_uint<16> stg3_stg4_1_merged578_477_res = stg3_stg4_1_merged578_477_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<976, 1024>(result, stg3_stg4_1_merged578_477_res);
	hw_uint<16> stg3_stg4_1_merged578_478_res = stg3_stg4_1_merged578_478_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<992, 1024>(result, stg3_stg4_1_merged578_478_res);
	hw_uint<16> stg3_stg4_1_merged578_479_res = stg3_stg4_1_merged578_479_select(stg3, root, stg4_0, stg4_1, dynamic_address);
	set_at<1008, 1024>(result, stg3_stg4_1_merged578_479_res);
	return result;
}

struct stg4_stg4_1_merged578_400_merged_banks_4_cache {
	// RAM Box: {[0, 2064], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 130, 131
	hw_uint<16> f0;
	fifo<hw_uint<16>, 129> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_130() {
		return f2;
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_401_merged_banks_4_cache {
	// RAM Box: {[1, 2065], [0, 1088]}
	// Capacity: 132
	// # of read delays: 4
  // 0, 1, 130, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}

	inline hw_uint<16> peek_131() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_402_merged_banks_4_cache {
	// RAM Box: {[2, 2050], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_403_merged_banks_4_cache {
	// RAM Box: {[3, 2051], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_404_merged_banks_4_cache {
	// RAM Box: {[4, 2052], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_405_merged_banks_4_cache {
	// RAM Box: {[5, 2053], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_406_merged_banks_4_cache {
	// RAM Box: {[6, 2054], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_407_merged_banks_4_cache {
	// RAM Box: {[7, 2055], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_408_merged_banks_4_cache {
	// RAM Box: {[8, 2056], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_409_merged_banks_4_cache {
	// RAM Box: {[9, 2057], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_410_merged_banks_4_cache {
	// RAM Box: {[10, 2058], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_411_merged_banks_4_cache {
	// RAM Box: {[11, 2059], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_412_merged_banks_4_cache {
	// RAM Box: {[12, 2060], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_413_merged_banks_4_cache {
	// RAM Box: {[13, 2061], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_414_merged_banks_4_cache {
	// RAM Box: {[14, 2062], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_stg4_1_merged578_415_merged_banks_4_cache {
	// RAM Box: {[15, 2063], [0, 1089]}
	// Capacity: 132
	// # of read delays: 3
  // 0, 1, 131
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 129> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_131() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 129
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 129 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg4_cache {
  // Reader addrs...
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[1 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[1 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[1 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[2 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[3 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[4 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[5 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[6 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[7 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[8 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[9 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[10 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[11 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[12 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[13 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[14 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[15 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[16 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[16 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[16 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
    // { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[17 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // # of banks: 16
  stg4_stg4_1_merged578_400_merged_banks_4_cache stg4_stg4_1_merged578_400_merged_banks_4;
  stg4_stg4_1_merged578_401_merged_banks_4_cache stg4_stg4_1_merged578_401_merged_banks_4;
  stg4_stg4_1_merged578_402_merged_banks_4_cache stg4_stg4_1_merged578_402_merged_banks_4;
  stg4_stg4_1_merged578_403_merged_banks_4_cache stg4_stg4_1_merged578_403_merged_banks_4;
  stg4_stg4_1_merged578_404_merged_banks_4_cache stg4_stg4_1_merged578_404_merged_banks_4;
  stg4_stg4_1_merged578_405_merged_banks_4_cache stg4_stg4_1_merged578_405_merged_banks_4;
  stg4_stg4_1_merged578_406_merged_banks_4_cache stg4_stg4_1_merged578_406_merged_banks_4;
  stg4_stg4_1_merged578_407_merged_banks_4_cache stg4_stg4_1_merged578_407_merged_banks_4;
  stg4_stg4_1_merged578_408_merged_banks_4_cache stg4_stg4_1_merged578_408_merged_banks_4;
  stg4_stg4_1_merged578_409_merged_banks_4_cache stg4_stg4_1_merged578_409_merged_banks_4;
  stg4_stg4_1_merged578_410_merged_banks_4_cache stg4_stg4_1_merged578_410_merged_banks_4;
  stg4_stg4_1_merged578_411_merged_banks_4_cache stg4_stg4_1_merged578_411_merged_banks_4;
  stg4_stg4_1_merged578_412_merged_banks_4_cache stg4_stg4_1_merged578_412_merged_banks_4;
  stg4_stg4_1_merged578_413_merged_banks_4_cache stg4_stg4_1_merged578_413_merged_banks_4;
  stg4_stg4_1_merged578_414_merged_banks_4_cache stg4_stg4_1_merged578_414_merged_banks_4;
  stg4_stg4_1_merged578_415_merged_banks_4_cache stg4_stg4_1_merged578_415_merged_banks_4;
};



inline void stg4_stg4_1_merged578_400_write(hw_uint<16>& stg4_stg4_1_merged578_400, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_400_merged_banks_4.push(stg4_stg4_1_merged578_400);
}

inline void stg4_stg4_1_merged578_401_write(hw_uint<16>& stg4_stg4_1_merged578_401, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_401_merged_banks_4.push(stg4_stg4_1_merged578_401);
}

inline void stg4_stg4_1_merged578_402_write(hw_uint<16>& stg4_stg4_1_merged578_402, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_402_merged_banks_4.push(stg4_stg4_1_merged578_402);
}

inline void stg4_stg4_1_merged578_403_write(hw_uint<16>& stg4_stg4_1_merged578_403, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_403_merged_banks_4.push(stg4_stg4_1_merged578_403);
}

inline void stg4_stg4_1_merged578_404_write(hw_uint<16>& stg4_stg4_1_merged578_404, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_404_merged_banks_4.push(stg4_stg4_1_merged578_404);
}

inline void stg4_stg4_1_merged578_405_write(hw_uint<16>& stg4_stg4_1_merged578_405, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_405_merged_banks_4.push(stg4_stg4_1_merged578_405);
}

inline void stg4_stg4_1_merged578_406_write(hw_uint<16>& stg4_stg4_1_merged578_406, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_406_merged_banks_4.push(stg4_stg4_1_merged578_406);
}

inline void stg4_stg4_1_merged578_407_write(hw_uint<16>& stg4_stg4_1_merged578_407, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_407_merged_banks_4.push(stg4_stg4_1_merged578_407);
}

inline void stg4_stg4_1_merged578_408_write(hw_uint<16>& stg4_stg4_1_merged578_408, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_408_merged_banks_4.push(stg4_stg4_1_merged578_408);
}

inline void stg4_stg4_1_merged578_409_write(hw_uint<16>& stg4_stg4_1_merged578_409, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_409_merged_banks_4.push(stg4_stg4_1_merged578_409);
}

inline void stg4_stg4_1_merged578_410_write(hw_uint<16>& stg4_stg4_1_merged578_410, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_410_merged_banks_4.push(stg4_stg4_1_merged578_410);
}

inline void stg4_stg4_1_merged578_411_write(hw_uint<16>& stg4_stg4_1_merged578_411, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_411_merged_banks_4.push(stg4_stg4_1_merged578_411);
}

inline void stg4_stg4_1_merged578_412_write(hw_uint<16>& stg4_stg4_1_merged578_412, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_412_merged_banks_4.push(stg4_stg4_1_merged578_412);
}

inline void stg4_stg4_1_merged578_413_write(hw_uint<16>& stg4_stg4_1_merged578_413, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_413_merged_banks_4.push(stg4_stg4_1_merged578_413);
}

inline void stg4_stg4_1_merged578_414_write(hw_uint<16>& stg4_stg4_1_merged578_414, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_414_merged_banks_4.push(stg4_stg4_1_merged578_414);
}

inline void stg4_stg4_1_merged578_415_write(hw_uint<16>& stg4_stg4_1_merged578_415, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
  stg4.stg4_stg4_1_merged578_415_merged_banks_4.push(stg4_stg4_1_merged578_415);
}

inline hw_uint<16> stg4_stg5_1_merged581_336_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_336 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_400 = stg4.stg4_stg4_1_merged578_400_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_400;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_337_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_337 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[1 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_401 = stg4.stg4_stg4_1_merged578_401_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_401;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_338_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_338 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[1 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_401 = stg4.stg4_stg4_1_merged578_401_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_401;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_339_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_339 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_402 = stg4.stg4_stg4_1_merged578_402_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_402;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_340_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_340 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[1 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_401 = stg4.stg4_stg4_1_merged578_401_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_401;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_341_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_341 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_402 = stg4.stg4_stg4_1_merged578_402_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_402;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_342_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_342 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[2 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_402 = stg4.stg4_stg4_1_merged578_402_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_402;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_343_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_343 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_403 = stg4.stg4_stg4_1_merged578_403_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_403;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_344_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_344 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[2 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_402 = stg4.stg4_stg4_1_merged578_402_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_402;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_345_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_345 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_403 = stg4.stg4_stg4_1_merged578_403_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_403;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_346_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_346 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[3 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_403 = stg4.stg4_stg4_1_merged578_403_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_403;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_347_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_347 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_404 = stg4.stg4_stg4_1_merged578_404_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_404;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_348_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_348 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[3 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_403 = stg4.stg4_stg4_1_merged578_403_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_403;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_349_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_349 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_404 = stg4.stg4_stg4_1_merged578_404_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_404;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_350_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_350 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[4 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_404 = stg4.stg4_stg4_1_merged578_404_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_404;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_351_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_351 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_405 = stg4.stg4_stg4_1_merged578_405_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_405;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_352_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_352 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[4 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_404 = stg4.stg4_stg4_1_merged578_404_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_404;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_353_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_353 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_405 = stg4.stg4_stg4_1_merged578_405_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_405;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_354_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_354 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[5 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_405 = stg4.stg4_stg4_1_merged578_405_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_405;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_355_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_355 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_406 = stg4.stg4_stg4_1_merged578_406_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_406;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_356_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_356 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[5 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_405 = stg4.stg4_stg4_1_merged578_405_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_405;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_357_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_357 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_406 = stg4.stg4_stg4_1_merged578_406_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_406;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_358_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_358 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[6 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_406 = stg4.stg4_stg4_1_merged578_406_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_406;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_359_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_359 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_407 = stg4.stg4_stg4_1_merged578_407_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_407;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_360_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_360 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[6 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_406 = stg4.stg4_stg4_1_merged578_406_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_406;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_361_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_361 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_407 = stg4.stg4_stg4_1_merged578_407_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_407;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_362_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_362 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[7 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_407 = stg4.stg4_stg4_1_merged578_407_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_407;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_363_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_363 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_408 = stg4.stg4_stg4_1_merged578_408_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_408;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_364_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_364 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[7 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_407 = stg4.stg4_stg4_1_merged578_407_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_407;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_365_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_365 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_408 = stg4.stg4_stg4_1_merged578_408_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_408;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_366_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_366 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[8 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_408 = stg4.stg4_stg4_1_merged578_408_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_408;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_367_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_367 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_409 = stg4.stg4_stg4_1_merged578_409_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_409;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_368_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_368 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[8 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_408 = stg4.stg4_stg4_1_merged578_408_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_408;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_369_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_369 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_409 = stg4.stg4_stg4_1_merged578_409_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_409;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_370_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_370 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[9 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_409 = stg4.stg4_stg4_1_merged578_409_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_409;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_371_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_371 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_410 = stg4.stg4_stg4_1_merged578_410_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_410;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_372_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_372 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[9 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_409 = stg4.stg4_stg4_1_merged578_409_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_409;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_373_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_373 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_410 = stg4.stg4_stg4_1_merged578_410_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_410;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_374_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_374 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[10 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_410 = stg4.stg4_stg4_1_merged578_410_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_410;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_375_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_375 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_411 = stg4.stg4_stg4_1_merged578_411_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_411;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_376_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_376 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[10 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_410 = stg4.stg4_stg4_1_merged578_410_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_410;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_377_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_377 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_411 = stg4.stg4_stg4_1_merged578_411_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_411;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_378_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_378 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[11 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_411 = stg4.stg4_stg4_1_merged578_411_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_411;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_379_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_379 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_412 = stg4.stg4_stg4_1_merged578_412_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_412;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_380_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_380 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[11 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_411 = stg4.stg4_stg4_1_merged578_411_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_411;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_381_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_381 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_412 = stg4.stg4_stg4_1_merged578_412_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_412;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_382_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_382 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[12 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_412 = stg4.stg4_stg4_1_merged578_412_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_412;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_383_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_383 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_413 = stg4.stg4_stg4_1_merged578_413_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_413;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_384_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_384 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[12 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_412 = stg4.stg4_stg4_1_merged578_412_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_412;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_385_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_385 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_413 = stg4.stg4_stg4_1_merged578_413_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_413;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_386_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_386 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[13 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_413 = stg4.stg4_stg4_1_merged578_413_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_413;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_387_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_387 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_414 = stg4.stg4_stg4_1_merged578_414_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_414;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_388_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_388 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[13 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_413 = stg4.stg4_stg4_1_merged578_413_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_413;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_389_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_389 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_414 = stg4.stg4_stg4_1_merged578_414_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_414;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_390_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_390 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[14 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_414 = stg4.stg4_stg4_1_merged578_414_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_414;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_391_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_391 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_415 = stg4.stg4_stg4_1_merged578_415_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_415;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_392_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_392 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[14 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_414 = stg4.stg4_stg4_1_merged578_414_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_414;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_393_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_393 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_415 = stg4.stg4_stg4_1_merged578_415_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_415;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_394_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_394 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[15 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_415 = stg4.stg4_stg4_1_merged578_415_merged_banks_4.peek_1();
  return value_stg4_stg4_1_merged578_415;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_395_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_395 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[16 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_400 = stg4.stg4_stg4_1_merged578_400_merged_banks_4.peek_130();
  return value_stg4_stg4_1_merged578_400;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_396_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_396 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[15 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_415 = stg4.stg4_stg4_1_merged578_415_merged_banks_4.peek_131();
  return value_stg4_stg4_1_merged578_415;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_397_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_397 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[16 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_400 = stg4.stg4_stg4_1_merged578_400_merged_banks_4.peek_130();
  return value_stg4_stg4_1_merged578_400;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_398_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_398 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[16 + 16stg5_1, 1 + stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_400 = stg4.stg4_stg4_1_merged578_400_merged_banks_4.peek_0();
  return value_stg4_stg4_1_merged578_400;
  return 0;
}

inline hw_uint<16> stg4_stg5_1_merged581_399_select(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg4_stg5_1_merged581_399 read pattern: { stg5_1_merged581[root = 0, stg5_0, stg5_1] -> stg4[17 + 16stg5_1, stg5_0] : 0 <= stg5_0 <= 1088 and 0 <= stg5_1 <= 128 }
  // Read schedule : { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  // Write schedule: { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
  auto value_stg4_stg4_1_merged578_401 = stg4.stg4_stg4_1_merged578_401_merged_banks_4.peek_130();
  return value_stg4_stg4_1_merged578_401;
  return 0;
}

// # of bundles = 2
// stg4_1_merged578_write
//	stg4_stg4_1_merged578_400
//	stg4_stg4_1_merged578_401
//	stg4_stg4_1_merged578_402
//	stg4_stg4_1_merged578_403
//	stg4_stg4_1_merged578_404
//	stg4_stg4_1_merged578_405
//	stg4_stg4_1_merged578_406
//	stg4_stg4_1_merged578_407
//	stg4_stg4_1_merged578_408
//	stg4_stg4_1_merged578_409
//	stg4_stg4_1_merged578_410
//	stg4_stg4_1_merged578_411
//	stg4_stg4_1_merged578_412
//	stg4_stg4_1_merged578_413
//	stg4_stg4_1_merged578_414
//	stg4_stg4_1_merged578_415
inline void stg4_stg4_1_merged578_write_bundle_write(hw_uint<256>& stg4_1_merged578_write, stg4_cache& stg4, int root, int stg4_0, int stg4_1, int dynamic_address) {
	hw_uint<16> stg4_stg4_1_merged578_400_res = stg4_1_merged578_write.extract<0, 15>();
	stg4_stg4_1_merged578_400_write(stg4_stg4_1_merged578_400_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_401_res = stg4_1_merged578_write.extract<16, 31>();
	stg4_stg4_1_merged578_401_write(stg4_stg4_1_merged578_401_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_402_res = stg4_1_merged578_write.extract<32, 47>();
	stg4_stg4_1_merged578_402_write(stg4_stg4_1_merged578_402_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_403_res = stg4_1_merged578_write.extract<48, 63>();
	stg4_stg4_1_merged578_403_write(stg4_stg4_1_merged578_403_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_404_res = stg4_1_merged578_write.extract<64, 79>();
	stg4_stg4_1_merged578_404_write(stg4_stg4_1_merged578_404_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_405_res = stg4_1_merged578_write.extract<80, 95>();
	stg4_stg4_1_merged578_405_write(stg4_stg4_1_merged578_405_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_406_res = stg4_1_merged578_write.extract<96, 111>();
	stg4_stg4_1_merged578_406_write(stg4_stg4_1_merged578_406_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_407_res = stg4_1_merged578_write.extract<112, 127>();
	stg4_stg4_1_merged578_407_write(stg4_stg4_1_merged578_407_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_408_res = stg4_1_merged578_write.extract<128, 143>();
	stg4_stg4_1_merged578_408_write(stg4_stg4_1_merged578_408_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_409_res = stg4_1_merged578_write.extract<144, 159>();
	stg4_stg4_1_merged578_409_write(stg4_stg4_1_merged578_409_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_410_res = stg4_1_merged578_write.extract<160, 175>();
	stg4_stg4_1_merged578_410_write(stg4_stg4_1_merged578_410_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_411_res = stg4_1_merged578_write.extract<176, 191>();
	stg4_stg4_1_merged578_411_write(stg4_stg4_1_merged578_411_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_412_res = stg4_1_merged578_write.extract<192, 207>();
	stg4_stg4_1_merged578_412_write(stg4_stg4_1_merged578_412_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_413_res = stg4_1_merged578_write.extract<208, 223>();
	stg4_stg4_1_merged578_413_write(stg4_stg4_1_merged578_413_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_414_res = stg4_1_merged578_write.extract<224, 239>();
	stg4_stg4_1_merged578_414_write(stg4_stg4_1_merged578_414_res, stg4, root, stg4_0, stg4_1, dynamic_address);
	hw_uint<16> stg4_stg4_1_merged578_415_res = stg4_1_merged578_write.extract<240, 255>();
	stg4_stg4_1_merged578_415_write(stg4_stg4_1_merged578_415_res, stg4, root, stg4_0, stg4_1, dynamic_address);
}

// stg5_1_merged581_read
//	stg4_stg5_1_merged581_336
//	stg4_stg5_1_merged581_337
//	stg4_stg5_1_merged581_338
//	stg4_stg5_1_merged581_339
//	stg4_stg5_1_merged581_340
//	stg4_stg5_1_merged581_341
//	stg4_stg5_1_merged581_342
//	stg4_stg5_1_merged581_343
//	stg4_stg5_1_merged581_344
//	stg4_stg5_1_merged581_345
//	stg4_stg5_1_merged581_346
//	stg4_stg5_1_merged581_347
//	stg4_stg5_1_merged581_348
//	stg4_stg5_1_merged581_349
//	stg4_stg5_1_merged581_350
//	stg4_stg5_1_merged581_351
//	stg4_stg5_1_merged581_352
//	stg4_stg5_1_merged581_353
//	stg4_stg5_1_merged581_354
//	stg4_stg5_1_merged581_355
//	stg4_stg5_1_merged581_356
//	stg4_stg5_1_merged581_357
//	stg4_stg5_1_merged581_358
//	stg4_stg5_1_merged581_359
//	stg4_stg5_1_merged581_360
//	stg4_stg5_1_merged581_361
//	stg4_stg5_1_merged581_362
//	stg4_stg5_1_merged581_363
//	stg4_stg5_1_merged581_364
//	stg4_stg5_1_merged581_365
//	stg4_stg5_1_merged581_366
//	stg4_stg5_1_merged581_367
//	stg4_stg5_1_merged581_368
//	stg4_stg5_1_merged581_369
//	stg4_stg5_1_merged581_370
//	stg4_stg5_1_merged581_371
//	stg4_stg5_1_merged581_372
//	stg4_stg5_1_merged581_373
//	stg4_stg5_1_merged581_374
//	stg4_stg5_1_merged581_375
//	stg4_stg5_1_merged581_376
//	stg4_stg5_1_merged581_377
//	stg4_stg5_1_merged581_378
//	stg4_stg5_1_merged581_379
//	stg4_stg5_1_merged581_380
//	stg4_stg5_1_merged581_381
//	stg4_stg5_1_merged581_382
//	stg4_stg5_1_merged581_383
//	stg4_stg5_1_merged581_384
//	stg4_stg5_1_merged581_385
//	stg4_stg5_1_merged581_386
//	stg4_stg5_1_merged581_387
//	stg4_stg5_1_merged581_388
//	stg4_stg5_1_merged581_389
//	stg4_stg5_1_merged581_390
//	stg4_stg5_1_merged581_391
//	stg4_stg5_1_merged581_392
//	stg4_stg5_1_merged581_393
//	stg4_stg5_1_merged581_394
//	stg4_stg5_1_merged581_395
//	stg4_stg5_1_merged581_396
//	stg4_stg5_1_merged581_397
//	stg4_stg5_1_merged581_398
//	stg4_stg5_1_merged581_399
inline hw_uint<1024> stg4_stg5_1_merged581_read_bundle_read(stg4_cache& stg4, int root, int stg5_0, int stg5_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg4_stg5_1_merged581_336
    // stg4_stg5_1_merged581_337
    // stg4_stg5_1_merged581_338
    // stg4_stg5_1_merged581_339
    // stg4_stg5_1_merged581_340
    // stg4_stg5_1_merged581_341
    // stg4_stg5_1_merged581_342
    // stg4_stg5_1_merged581_343
    // stg4_stg5_1_merged581_344
    // stg4_stg5_1_merged581_345
    // stg4_stg5_1_merged581_346
    // stg4_stg5_1_merged581_347
    // stg4_stg5_1_merged581_348
    // stg4_stg5_1_merged581_349
    // stg4_stg5_1_merged581_350
    // stg4_stg5_1_merged581_351
    // stg4_stg5_1_merged581_352
    // stg4_stg5_1_merged581_353
    // stg4_stg5_1_merged581_354
    // stg4_stg5_1_merged581_355
    // stg4_stg5_1_merged581_356
    // stg4_stg5_1_merged581_357
    // stg4_stg5_1_merged581_358
    // stg4_stg5_1_merged581_359
    // stg4_stg5_1_merged581_360
    // stg4_stg5_1_merged581_361
    // stg4_stg5_1_merged581_362
    // stg4_stg5_1_merged581_363
    // stg4_stg5_1_merged581_364
    // stg4_stg5_1_merged581_365
    // stg4_stg5_1_merged581_366
    // stg4_stg5_1_merged581_367
    // stg4_stg5_1_merged581_368
    // stg4_stg5_1_merged581_369
    // stg4_stg5_1_merged581_370
    // stg4_stg5_1_merged581_371
    // stg4_stg5_1_merged581_372
    // stg4_stg5_1_merged581_373
    // stg4_stg5_1_merged581_374
    // stg4_stg5_1_merged581_375
    // stg4_stg5_1_merged581_376
    // stg4_stg5_1_merged581_377
    // stg4_stg5_1_merged581_378
    // stg4_stg5_1_merged581_379
    // stg4_stg5_1_merged581_380
    // stg4_stg5_1_merged581_381
    // stg4_stg5_1_merged581_382
    // stg4_stg5_1_merged581_383
    // stg4_stg5_1_merged581_384
    // stg4_stg5_1_merged581_385
    // stg4_stg5_1_merged581_386
    // stg4_stg5_1_merged581_387
    // stg4_stg5_1_merged581_388
    // stg4_stg5_1_merged581_389
    // stg4_stg5_1_merged581_390
    // stg4_stg5_1_merged581_391
    // stg4_stg5_1_merged581_392
    // stg4_stg5_1_merged581_393
    // stg4_stg5_1_merged581_394
    // stg4_stg5_1_merged581_395
    // stg4_stg5_1_merged581_396
    // stg4_stg5_1_merged581_397
    // stg4_stg5_1_merged581_398
    // stg4_stg5_1_merged581_399

	hw_uint<1024> result;
	hw_uint<16> stg4_stg5_1_merged581_336_res = stg4_stg5_1_merged581_336_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<0, 1024>(result, stg4_stg5_1_merged581_336_res);
	hw_uint<16> stg4_stg5_1_merged581_337_res = stg4_stg5_1_merged581_337_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<16, 1024>(result, stg4_stg5_1_merged581_337_res);
	hw_uint<16> stg4_stg5_1_merged581_338_res = stg4_stg5_1_merged581_338_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<32, 1024>(result, stg4_stg5_1_merged581_338_res);
	hw_uint<16> stg4_stg5_1_merged581_339_res = stg4_stg5_1_merged581_339_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<48, 1024>(result, stg4_stg5_1_merged581_339_res);
	hw_uint<16> stg4_stg5_1_merged581_340_res = stg4_stg5_1_merged581_340_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<64, 1024>(result, stg4_stg5_1_merged581_340_res);
	hw_uint<16> stg4_stg5_1_merged581_341_res = stg4_stg5_1_merged581_341_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<80, 1024>(result, stg4_stg5_1_merged581_341_res);
	hw_uint<16> stg4_stg5_1_merged581_342_res = stg4_stg5_1_merged581_342_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<96, 1024>(result, stg4_stg5_1_merged581_342_res);
	hw_uint<16> stg4_stg5_1_merged581_343_res = stg4_stg5_1_merged581_343_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<112, 1024>(result, stg4_stg5_1_merged581_343_res);
	hw_uint<16> stg4_stg5_1_merged581_344_res = stg4_stg5_1_merged581_344_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<128, 1024>(result, stg4_stg5_1_merged581_344_res);
	hw_uint<16> stg4_stg5_1_merged581_345_res = stg4_stg5_1_merged581_345_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<144, 1024>(result, stg4_stg5_1_merged581_345_res);
	hw_uint<16> stg4_stg5_1_merged581_346_res = stg4_stg5_1_merged581_346_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<160, 1024>(result, stg4_stg5_1_merged581_346_res);
	hw_uint<16> stg4_stg5_1_merged581_347_res = stg4_stg5_1_merged581_347_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<176, 1024>(result, stg4_stg5_1_merged581_347_res);
	hw_uint<16> stg4_stg5_1_merged581_348_res = stg4_stg5_1_merged581_348_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<192, 1024>(result, stg4_stg5_1_merged581_348_res);
	hw_uint<16> stg4_stg5_1_merged581_349_res = stg4_stg5_1_merged581_349_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<208, 1024>(result, stg4_stg5_1_merged581_349_res);
	hw_uint<16> stg4_stg5_1_merged581_350_res = stg4_stg5_1_merged581_350_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<224, 1024>(result, stg4_stg5_1_merged581_350_res);
	hw_uint<16> stg4_stg5_1_merged581_351_res = stg4_stg5_1_merged581_351_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<240, 1024>(result, stg4_stg5_1_merged581_351_res);
	hw_uint<16> stg4_stg5_1_merged581_352_res = stg4_stg5_1_merged581_352_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<256, 1024>(result, stg4_stg5_1_merged581_352_res);
	hw_uint<16> stg4_stg5_1_merged581_353_res = stg4_stg5_1_merged581_353_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<272, 1024>(result, stg4_stg5_1_merged581_353_res);
	hw_uint<16> stg4_stg5_1_merged581_354_res = stg4_stg5_1_merged581_354_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<288, 1024>(result, stg4_stg5_1_merged581_354_res);
	hw_uint<16> stg4_stg5_1_merged581_355_res = stg4_stg5_1_merged581_355_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<304, 1024>(result, stg4_stg5_1_merged581_355_res);
	hw_uint<16> stg4_stg5_1_merged581_356_res = stg4_stg5_1_merged581_356_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<320, 1024>(result, stg4_stg5_1_merged581_356_res);
	hw_uint<16> stg4_stg5_1_merged581_357_res = stg4_stg5_1_merged581_357_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<336, 1024>(result, stg4_stg5_1_merged581_357_res);
	hw_uint<16> stg4_stg5_1_merged581_358_res = stg4_stg5_1_merged581_358_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<352, 1024>(result, stg4_stg5_1_merged581_358_res);
	hw_uint<16> stg4_stg5_1_merged581_359_res = stg4_stg5_1_merged581_359_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<368, 1024>(result, stg4_stg5_1_merged581_359_res);
	hw_uint<16> stg4_stg5_1_merged581_360_res = stg4_stg5_1_merged581_360_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<384, 1024>(result, stg4_stg5_1_merged581_360_res);
	hw_uint<16> stg4_stg5_1_merged581_361_res = stg4_stg5_1_merged581_361_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<400, 1024>(result, stg4_stg5_1_merged581_361_res);
	hw_uint<16> stg4_stg5_1_merged581_362_res = stg4_stg5_1_merged581_362_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<416, 1024>(result, stg4_stg5_1_merged581_362_res);
	hw_uint<16> stg4_stg5_1_merged581_363_res = stg4_stg5_1_merged581_363_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<432, 1024>(result, stg4_stg5_1_merged581_363_res);
	hw_uint<16> stg4_stg5_1_merged581_364_res = stg4_stg5_1_merged581_364_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<448, 1024>(result, stg4_stg5_1_merged581_364_res);
	hw_uint<16> stg4_stg5_1_merged581_365_res = stg4_stg5_1_merged581_365_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<464, 1024>(result, stg4_stg5_1_merged581_365_res);
	hw_uint<16> stg4_stg5_1_merged581_366_res = stg4_stg5_1_merged581_366_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<480, 1024>(result, stg4_stg5_1_merged581_366_res);
	hw_uint<16> stg4_stg5_1_merged581_367_res = stg4_stg5_1_merged581_367_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<496, 1024>(result, stg4_stg5_1_merged581_367_res);
	hw_uint<16> stg4_stg5_1_merged581_368_res = stg4_stg5_1_merged581_368_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<512, 1024>(result, stg4_stg5_1_merged581_368_res);
	hw_uint<16> stg4_stg5_1_merged581_369_res = stg4_stg5_1_merged581_369_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<528, 1024>(result, stg4_stg5_1_merged581_369_res);
	hw_uint<16> stg4_stg5_1_merged581_370_res = stg4_stg5_1_merged581_370_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<544, 1024>(result, stg4_stg5_1_merged581_370_res);
	hw_uint<16> stg4_stg5_1_merged581_371_res = stg4_stg5_1_merged581_371_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<560, 1024>(result, stg4_stg5_1_merged581_371_res);
	hw_uint<16> stg4_stg5_1_merged581_372_res = stg4_stg5_1_merged581_372_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<576, 1024>(result, stg4_stg5_1_merged581_372_res);
	hw_uint<16> stg4_stg5_1_merged581_373_res = stg4_stg5_1_merged581_373_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<592, 1024>(result, stg4_stg5_1_merged581_373_res);
	hw_uint<16> stg4_stg5_1_merged581_374_res = stg4_stg5_1_merged581_374_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<608, 1024>(result, stg4_stg5_1_merged581_374_res);
	hw_uint<16> stg4_stg5_1_merged581_375_res = stg4_stg5_1_merged581_375_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<624, 1024>(result, stg4_stg5_1_merged581_375_res);
	hw_uint<16> stg4_stg5_1_merged581_376_res = stg4_stg5_1_merged581_376_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<640, 1024>(result, stg4_stg5_1_merged581_376_res);
	hw_uint<16> stg4_stg5_1_merged581_377_res = stg4_stg5_1_merged581_377_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<656, 1024>(result, stg4_stg5_1_merged581_377_res);
	hw_uint<16> stg4_stg5_1_merged581_378_res = stg4_stg5_1_merged581_378_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<672, 1024>(result, stg4_stg5_1_merged581_378_res);
	hw_uint<16> stg4_stg5_1_merged581_379_res = stg4_stg5_1_merged581_379_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<688, 1024>(result, stg4_stg5_1_merged581_379_res);
	hw_uint<16> stg4_stg5_1_merged581_380_res = stg4_stg5_1_merged581_380_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<704, 1024>(result, stg4_stg5_1_merged581_380_res);
	hw_uint<16> stg4_stg5_1_merged581_381_res = stg4_stg5_1_merged581_381_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<720, 1024>(result, stg4_stg5_1_merged581_381_res);
	hw_uint<16> stg4_stg5_1_merged581_382_res = stg4_stg5_1_merged581_382_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<736, 1024>(result, stg4_stg5_1_merged581_382_res);
	hw_uint<16> stg4_stg5_1_merged581_383_res = stg4_stg5_1_merged581_383_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<752, 1024>(result, stg4_stg5_1_merged581_383_res);
	hw_uint<16> stg4_stg5_1_merged581_384_res = stg4_stg5_1_merged581_384_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<768, 1024>(result, stg4_stg5_1_merged581_384_res);
	hw_uint<16> stg4_stg5_1_merged581_385_res = stg4_stg5_1_merged581_385_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<784, 1024>(result, stg4_stg5_1_merged581_385_res);
	hw_uint<16> stg4_stg5_1_merged581_386_res = stg4_stg5_1_merged581_386_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<800, 1024>(result, stg4_stg5_1_merged581_386_res);
	hw_uint<16> stg4_stg5_1_merged581_387_res = stg4_stg5_1_merged581_387_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<816, 1024>(result, stg4_stg5_1_merged581_387_res);
	hw_uint<16> stg4_stg5_1_merged581_388_res = stg4_stg5_1_merged581_388_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<832, 1024>(result, stg4_stg5_1_merged581_388_res);
	hw_uint<16> stg4_stg5_1_merged581_389_res = stg4_stg5_1_merged581_389_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<848, 1024>(result, stg4_stg5_1_merged581_389_res);
	hw_uint<16> stg4_stg5_1_merged581_390_res = stg4_stg5_1_merged581_390_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<864, 1024>(result, stg4_stg5_1_merged581_390_res);
	hw_uint<16> stg4_stg5_1_merged581_391_res = stg4_stg5_1_merged581_391_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<880, 1024>(result, stg4_stg5_1_merged581_391_res);
	hw_uint<16> stg4_stg5_1_merged581_392_res = stg4_stg5_1_merged581_392_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<896, 1024>(result, stg4_stg5_1_merged581_392_res);
	hw_uint<16> stg4_stg5_1_merged581_393_res = stg4_stg5_1_merged581_393_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<912, 1024>(result, stg4_stg5_1_merged581_393_res);
	hw_uint<16> stg4_stg5_1_merged581_394_res = stg4_stg5_1_merged581_394_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<928, 1024>(result, stg4_stg5_1_merged581_394_res);
	hw_uint<16> stg4_stg5_1_merged581_395_res = stg4_stg5_1_merged581_395_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<944, 1024>(result, stg4_stg5_1_merged581_395_res);
	hw_uint<16> stg4_stg5_1_merged581_396_res = stg4_stg5_1_merged581_396_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<960, 1024>(result, stg4_stg5_1_merged581_396_res);
	hw_uint<16> stg4_stg5_1_merged581_397_res = stg4_stg5_1_merged581_397_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<976, 1024>(result, stg4_stg5_1_merged581_397_res);
	hw_uint<16> stg4_stg5_1_merged581_398_res = stg4_stg5_1_merged581_398_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<992, 1024>(result, stg4_stg5_1_merged581_398_res);
	hw_uint<16> stg4_stg5_1_merged581_399_res = stg4_stg5_1_merged581_399_select(stg4, root, stg5_0, stg5_1, dynamic_address);
	set_at<1008, 1024>(result, stg4_stg5_1_merged581_399_res);
	return result;
}

struct stg5_stg5_1_merged581_320_merged_banks_4_cache {
	// RAM Box: {[0, 2048], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 129, 130
	hw_uint<16> f0;
	fifo<hw_uint<16>, 128> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_129() {
		return f2;
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_321_merged_banks_4_cache {
	// RAM Box: {[1, 2049], [0, 1087]}
	// Capacity: 131
	// # of read delays: 4
  // 0, 1, 129, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}

	inline hw_uint<16> peek_130() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_322_merged_banks_4_cache {
	// RAM Box: {[2, 2034], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_323_merged_banks_4_cache {
	// RAM Box: {[3, 2035], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_324_merged_banks_4_cache {
	// RAM Box: {[4, 2036], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_325_merged_banks_4_cache {
	// RAM Box: {[5, 2037], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_326_merged_banks_4_cache {
	// RAM Box: {[6, 2038], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_327_merged_banks_4_cache {
	// RAM Box: {[7, 2039], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_328_merged_banks_4_cache {
	// RAM Box: {[8, 2040], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_329_merged_banks_4_cache {
	// RAM Box: {[9, 2041], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_330_merged_banks_4_cache {
	// RAM Box: {[10, 2042], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_331_merged_banks_4_cache {
	// RAM Box: {[11, 2043], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_332_merged_banks_4_cache {
	// RAM Box: {[12, 2044], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_333_merged_banks_4_cache {
	// RAM Box: {[13, 2045], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_334_merged_banks_4_cache {
	// RAM Box: {[14, 2046], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_stg5_1_merged581_335_merged_banks_4_cache {
	// RAM Box: {[15, 2047], [0, 1088]}
	// Capacity: 131
	// # of read delays: 3
  // 0, 1, 130
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 128> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_130() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 128
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 128 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg5_cache {
  // Reader addrs...
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[1 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[1 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[1 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[2 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[3 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[4 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[5 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[6 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[7 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[8 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[9 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[10 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[11 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[12 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[13 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[14 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[15 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[16 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[16 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[16 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
    // { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[17 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // # of banks: 16
  stg5_stg5_1_merged581_320_merged_banks_4_cache stg5_stg5_1_merged581_320_merged_banks_4;
  stg5_stg5_1_merged581_321_merged_banks_4_cache stg5_stg5_1_merged581_321_merged_banks_4;
  stg5_stg5_1_merged581_322_merged_banks_4_cache stg5_stg5_1_merged581_322_merged_banks_4;
  stg5_stg5_1_merged581_323_merged_banks_4_cache stg5_stg5_1_merged581_323_merged_banks_4;
  stg5_stg5_1_merged581_324_merged_banks_4_cache stg5_stg5_1_merged581_324_merged_banks_4;
  stg5_stg5_1_merged581_325_merged_banks_4_cache stg5_stg5_1_merged581_325_merged_banks_4;
  stg5_stg5_1_merged581_326_merged_banks_4_cache stg5_stg5_1_merged581_326_merged_banks_4;
  stg5_stg5_1_merged581_327_merged_banks_4_cache stg5_stg5_1_merged581_327_merged_banks_4;
  stg5_stg5_1_merged581_328_merged_banks_4_cache stg5_stg5_1_merged581_328_merged_banks_4;
  stg5_stg5_1_merged581_329_merged_banks_4_cache stg5_stg5_1_merged581_329_merged_banks_4;
  stg5_stg5_1_merged581_330_merged_banks_4_cache stg5_stg5_1_merged581_330_merged_banks_4;
  stg5_stg5_1_merged581_331_merged_banks_4_cache stg5_stg5_1_merged581_331_merged_banks_4;
  stg5_stg5_1_merged581_332_merged_banks_4_cache stg5_stg5_1_merged581_332_merged_banks_4;
  stg5_stg5_1_merged581_333_merged_banks_4_cache stg5_stg5_1_merged581_333_merged_banks_4;
  stg5_stg5_1_merged581_334_merged_banks_4_cache stg5_stg5_1_merged581_334_merged_banks_4;
  stg5_stg5_1_merged581_335_merged_banks_4_cache stg5_stg5_1_merged581_335_merged_banks_4;
};



inline void stg5_stg5_1_merged581_320_write(hw_uint<16>& stg5_stg5_1_merged581_320, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_320_merged_banks_4.push(stg5_stg5_1_merged581_320);
}

inline void stg5_stg5_1_merged581_321_write(hw_uint<16>& stg5_stg5_1_merged581_321, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_321_merged_banks_4.push(stg5_stg5_1_merged581_321);
}

inline void stg5_stg5_1_merged581_322_write(hw_uint<16>& stg5_stg5_1_merged581_322, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_322_merged_banks_4.push(stg5_stg5_1_merged581_322);
}

inline void stg5_stg5_1_merged581_323_write(hw_uint<16>& stg5_stg5_1_merged581_323, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_323_merged_banks_4.push(stg5_stg5_1_merged581_323);
}

inline void stg5_stg5_1_merged581_324_write(hw_uint<16>& stg5_stg5_1_merged581_324, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_324_merged_banks_4.push(stg5_stg5_1_merged581_324);
}

inline void stg5_stg5_1_merged581_325_write(hw_uint<16>& stg5_stg5_1_merged581_325, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_325_merged_banks_4.push(stg5_stg5_1_merged581_325);
}

inline void stg5_stg5_1_merged581_326_write(hw_uint<16>& stg5_stg5_1_merged581_326, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_326_merged_banks_4.push(stg5_stg5_1_merged581_326);
}

inline void stg5_stg5_1_merged581_327_write(hw_uint<16>& stg5_stg5_1_merged581_327, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_327_merged_banks_4.push(stg5_stg5_1_merged581_327);
}

inline void stg5_stg5_1_merged581_328_write(hw_uint<16>& stg5_stg5_1_merged581_328, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_328_merged_banks_4.push(stg5_stg5_1_merged581_328);
}

inline void stg5_stg5_1_merged581_329_write(hw_uint<16>& stg5_stg5_1_merged581_329, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_329_merged_banks_4.push(stg5_stg5_1_merged581_329);
}

inline void stg5_stg5_1_merged581_330_write(hw_uint<16>& stg5_stg5_1_merged581_330, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_330_merged_banks_4.push(stg5_stg5_1_merged581_330);
}

inline void stg5_stg5_1_merged581_331_write(hw_uint<16>& stg5_stg5_1_merged581_331, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_331_merged_banks_4.push(stg5_stg5_1_merged581_331);
}

inline void stg5_stg5_1_merged581_332_write(hw_uint<16>& stg5_stg5_1_merged581_332, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_332_merged_banks_4.push(stg5_stg5_1_merged581_332);
}

inline void stg5_stg5_1_merged581_333_write(hw_uint<16>& stg5_stg5_1_merged581_333, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_333_merged_banks_4.push(stg5_stg5_1_merged581_333);
}

inline void stg5_stg5_1_merged581_334_write(hw_uint<16>& stg5_stg5_1_merged581_334, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_334_merged_banks_4.push(stg5_stg5_1_merged581_334);
}

inline void stg5_stg5_1_merged581_335_write(hw_uint<16>& stg5_stg5_1_merged581_335, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
  stg5.stg5_stg5_1_merged581_335_merged_banks_4.push(stg5_stg5_1_merged581_335);
}

inline hw_uint<16> stg5_stg6_1_merged584_256_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_256 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_320 = stg5.stg5_stg5_1_merged581_320_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_320;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_257_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_257 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[1 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_321 = stg5.stg5_stg5_1_merged581_321_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_321;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_258_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_258 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[1 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_321 = stg5.stg5_stg5_1_merged581_321_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_321;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_259_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_259 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_322 = stg5.stg5_stg5_1_merged581_322_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_322;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_260_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_260 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[1 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_321 = stg5.stg5_stg5_1_merged581_321_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_321;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_261_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_261 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_322 = stg5.stg5_stg5_1_merged581_322_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_322;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_262_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_262 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[2 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_322 = stg5.stg5_stg5_1_merged581_322_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_322;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_263_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_263 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_323 = stg5.stg5_stg5_1_merged581_323_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_323;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_264_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_264 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[2 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_322 = stg5.stg5_stg5_1_merged581_322_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_322;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_265_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_265 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_323 = stg5.stg5_stg5_1_merged581_323_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_323;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_266_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_266 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[3 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_323 = stg5.stg5_stg5_1_merged581_323_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_323;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_267_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_267 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_324 = stg5.stg5_stg5_1_merged581_324_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_324;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_268_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_268 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[3 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_323 = stg5.stg5_stg5_1_merged581_323_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_323;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_269_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_269 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_324 = stg5.stg5_stg5_1_merged581_324_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_324;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_270_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_270 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[4 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_324 = stg5.stg5_stg5_1_merged581_324_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_324;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_271_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_271 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_325 = stg5.stg5_stg5_1_merged581_325_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_325;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_272_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_272 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[4 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_324 = stg5.stg5_stg5_1_merged581_324_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_324;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_273_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_273 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_325 = stg5.stg5_stg5_1_merged581_325_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_325;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_274_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_274 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[5 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_325 = stg5.stg5_stg5_1_merged581_325_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_325;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_275_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_275 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_326 = stg5.stg5_stg5_1_merged581_326_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_326;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_276_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_276 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[5 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_325 = stg5.stg5_stg5_1_merged581_325_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_325;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_277_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_277 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_326 = stg5.stg5_stg5_1_merged581_326_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_326;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_278_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_278 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[6 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_326 = stg5.stg5_stg5_1_merged581_326_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_326;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_279_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_279 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_327 = stg5.stg5_stg5_1_merged581_327_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_327;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_280_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_280 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[6 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_326 = stg5.stg5_stg5_1_merged581_326_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_326;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_281_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_281 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_327 = stg5.stg5_stg5_1_merged581_327_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_327;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_282_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_282 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[7 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_327 = stg5.stg5_stg5_1_merged581_327_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_327;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_283_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_283 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_328 = stg5.stg5_stg5_1_merged581_328_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_328;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_284_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_284 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[7 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_327 = stg5.stg5_stg5_1_merged581_327_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_327;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_285_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_285 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_328 = stg5.stg5_stg5_1_merged581_328_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_328;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_286_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_286 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[8 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_328 = stg5.stg5_stg5_1_merged581_328_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_328;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_287_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_287 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_329 = stg5.stg5_stg5_1_merged581_329_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_329;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_288_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_288 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[8 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_328 = stg5.stg5_stg5_1_merged581_328_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_328;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_289_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_289 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_329 = stg5.stg5_stg5_1_merged581_329_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_329;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_290_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_290 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[9 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_329 = stg5.stg5_stg5_1_merged581_329_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_329;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_291_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_291 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_330 = stg5.stg5_stg5_1_merged581_330_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_330;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_292_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_292 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[9 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_329 = stg5.stg5_stg5_1_merged581_329_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_329;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_293_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_293 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_330 = stg5.stg5_stg5_1_merged581_330_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_330;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_294_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_294 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[10 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_330 = stg5.stg5_stg5_1_merged581_330_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_330;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_295_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_295 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_331 = stg5.stg5_stg5_1_merged581_331_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_331;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_296_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_296 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[10 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_330 = stg5.stg5_stg5_1_merged581_330_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_330;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_297_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_297 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_331 = stg5.stg5_stg5_1_merged581_331_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_331;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_298_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_298 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[11 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_331 = stg5.stg5_stg5_1_merged581_331_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_331;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_299_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_299 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_332 = stg5.stg5_stg5_1_merged581_332_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_332;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_300_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_300 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[11 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_331 = stg5.stg5_stg5_1_merged581_331_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_331;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_301_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_301 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_332 = stg5.stg5_stg5_1_merged581_332_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_332;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_302_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_302 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[12 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_332 = stg5.stg5_stg5_1_merged581_332_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_332;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_303_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_303 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_333 = stg5.stg5_stg5_1_merged581_333_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_333;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_304_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_304 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[12 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_332 = stg5.stg5_stg5_1_merged581_332_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_332;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_305_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_305 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_333 = stg5.stg5_stg5_1_merged581_333_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_333;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_306_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_306 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[13 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_333 = stg5.stg5_stg5_1_merged581_333_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_333;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_307_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_307 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_334 = stg5.stg5_stg5_1_merged581_334_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_334;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_308_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_308 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[13 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_333 = stg5.stg5_stg5_1_merged581_333_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_333;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_309_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_309 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_334 = stg5.stg5_stg5_1_merged581_334_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_334;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_310_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_310 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[14 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_334 = stg5.stg5_stg5_1_merged581_334_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_334;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_311_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_311 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_335 = stg5.stg5_stg5_1_merged581_335_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_335;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_312_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_312 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[14 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_334 = stg5.stg5_stg5_1_merged581_334_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_334;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_313_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_313 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_335 = stg5.stg5_stg5_1_merged581_335_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_335;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_314_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_314 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[15 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_335 = stg5.stg5_stg5_1_merged581_335_merged_banks_4.peek_1();
  return value_stg5_stg5_1_merged581_335;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_315_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_315 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[16 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_320 = stg5.stg5_stg5_1_merged581_320_merged_banks_4.peek_129();
  return value_stg5_stg5_1_merged581_320;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_316_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_316 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[15 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_335 = stg5.stg5_stg5_1_merged581_335_merged_banks_4.peek_130();
  return value_stg5_stg5_1_merged581_335;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_317_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_317 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[16 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_320 = stg5.stg5_stg5_1_merged581_320_merged_banks_4.peek_129();
  return value_stg5_stg5_1_merged581_320;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_318_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_318 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[16 + 16stg6_1, 1 + stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_320 = stg5.stg5_stg5_1_merged581_320_merged_banks_4.peek_0();
  return value_stg5_stg5_1_merged581_320;
  return 0;
}

inline hw_uint<16> stg5_stg6_1_merged584_319_select(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg5_stg6_1_merged584_319 read pattern: { stg6_1_merged584[root = 0, stg6_0, stg6_1] -> stg5[17 + 16stg6_1, stg6_0] : 0 <= stg6_0 <= 1087 and 0 <= stg6_1 <= 127 }
  // Read schedule : { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  // Write schedule: { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
  auto value_stg5_stg5_1_merged581_321 = stg5.stg5_stg5_1_merged581_321_merged_banks_4.peek_129();
  return value_stg5_stg5_1_merged581_321;
  return 0;
}

// # of bundles = 2
// stg5_1_merged581_write
//	stg5_stg5_1_merged581_320
//	stg5_stg5_1_merged581_321
//	stg5_stg5_1_merged581_322
//	stg5_stg5_1_merged581_323
//	stg5_stg5_1_merged581_324
//	stg5_stg5_1_merged581_325
//	stg5_stg5_1_merged581_326
//	stg5_stg5_1_merged581_327
//	stg5_stg5_1_merged581_328
//	stg5_stg5_1_merged581_329
//	stg5_stg5_1_merged581_330
//	stg5_stg5_1_merged581_331
//	stg5_stg5_1_merged581_332
//	stg5_stg5_1_merged581_333
//	stg5_stg5_1_merged581_334
//	stg5_stg5_1_merged581_335
inline void stg5_stg5_1_merged581_write_bundle_write(hw_uint<256>& stg5_1_merged581_write, stg5_cache& stg5, int root, int stg5_0, int stg5_1, int dynamic_address) {
	hw_uint<16> stg5_stg5_1_merged581_320_res = stg5_1_merged581_write.extract<0, 15>();
	stg5_stg5_1_merged581_320_write(stg5_stg5_1_merged581_320_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_321_res = stg5_1_merged581_write.extract<16, 31>();
	stg5_stg5_1_merged581_321_write(stg5_stg5_1_merged581_321_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_322_res = stg5_1_merged581_write.extract<32, 47>();
	stg5_stg5_1_merged581_322_write(stg5_stg5_1_merged581_322_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_323_res = stg5_1_merged581_write.extract<48, 63>();
	stg5_stg5_1_merged581_323_write(stg5_stg5_1_merged581_323_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_324_res = stg5_1_merged581_write.extract<64, 79>();
	stg5_stg5_1_merged581_324_write(stg5_stg5_1_merged581_324_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_325_res = stg5_1_merged581_write.extract<80, 95>();
	stg5_stg5_1_merged581_325_write(stg5_stg5_1_merged581_325_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_326_res = stg5_1_merged581_write.extract<96, 111>();
	stg5_stg5_1_merged581_326_write(stg5_stg5_1_merged581_326_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_327_res = stg5_1_merged581_write.extract<112, 127>();
	stg5_stg5_1_merged581_327_write(stg5_stg5_1_merged581_327_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_328_res = stg5_1_merged581_write.extract<128, 143>();
	stg5_stg5_1_merged581_328_write(stg5_stg5_1_merged581_328_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_329_res = stg5_1_merged581_write.extract<144, 159>();
	stg5_stg5_1_merged581_329_write(stg5_stg5_1_merged581_329_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_330_res = stg5_1_merged581_write.extract<160, 175>();
	stg5_stg5_1_merged581_330_write(stg5_stg5_1_merged581_330_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_331_res = stg5_1_merged581_write.extract<176, 191>();
	stg5_stg5_1_merged581_331_write(stg5_stg5_1_merged581_331_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_332_res = stg5_1_merged581_write.extract<192, 207>();
	stg5_stg5_1_merged581_332_write(stg5_stg5_1_merged581_332_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_333_res = stg5_1_merged581_write.extract<208, 223>();
	stg5_stg5_1_merged581_333_write(stg5_stg5_1_merged581_333_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_334_res = stg5_1_merged581_write.extract<224, 239>();
	stg5_stg5_1_merged581_334_write(stg5_stg5_1_merged581_334_res, stg5, root, stg5_0, stg5_1, dynamic_address);
	hw_uint<16> stg5_stg5_1_merged581_335_res = stg5_1_merged581_write.extract<240, 255>();
	stg5_stg5_1_merged581_335_write(stg5_stg5_1_merged581_335_res, stg5, root, stg5_0, stg5_1, dynamic_address);
}

// stg6_1_merged584_read
//	stg5_stg6_1_merged584_256
//	stg5_stg6_1_merged584_257
//	stg5_stg6_1_merged584_258
//	stg5_stg6_1_merged584_259
//	stg5_stg6_1_merged584_260
//	stg5_stg6_1_merged584_261
//	stg5_stg6_1_merged584_262
//	stg5_stg6_1_merged584_263
//	stg5_stg6_1_merged584_264
//	stg5_stg6_1_merged584_265
//	stg5_stg6_1_merged584_266
//	stg5_stg6_1_merged584_267
//	stg5_stg6_1_merged584_268
//	stg5_stg6_1_merged584_269
//	stg5_stg6_1_merged584_270
//	stg5_stg6_1_merged584_271
//	stg5_stg6_1_merged584_272
//	stg5_stg6_1_merged584_273
//	stg5_stg6_1_merged584_274
//	stg5_stg6_1_merged584_275
//	stg5_stg6_1_merged584_276
//	stg5_stg6_1_merged584_277
//	stg5_stg6_1_merged584_278
//	stg5_stg6_1_merged584_279
//	stg5_stg6_1_merged584_280
//	stg5_stg6_1_merged584_281
//	stg5_stg6_1_merged584_282
//	stg5_stg6_1_merged584_283
//	stg5_stg6_1_merged584_284
//	stg5_stg6_1_merged584_285
//	stg5_stg6_1_merged584_286
//	stg5_stg6_1_merged584_287
//	stg5_stg6_1_merged584_288
//	stg5_stg6_1_merged584_289
//	stg5_stg6_1_merged584_290
//	stg5_stg6_1_merged584_291
//	stg5_stg6_1_merged584_292
//	stg5_stg6_1_merged584_293
//	stg5_stg6_1_merged584_294
//	stg5_stg6_1_merged584_295
//	stg5_stg6_1_merged584_296
//	stg5_stg6_1_merged584_297
//	stg5_stg6_1_merged584_298
//	stg5_stg6_1_merged584_299
//	stg5_stg6_1_merged584_300
//	stg5_stg6_1_merged584_301
//	stg5_stg6_1_merged584_302
//	stg5_stg6_1_merged584_303
//	stg5_stg6_1_merged584_304
//	stg5_stg6_1_merged584_305
//	stg5_stg6_1_merged584_306
//	stg5_stg6_1_merged584_307
//	stg5_stg6_1_merged584_308
//	stg5_stg6_1_merged584_309
//	stg5_stg6_1_merged584_310
//	stg5_stg6_1_merged584_311
//	stg5_stg6_1_merged584_312
//	stg5_stg6_1_merged584_313
//	stg5_stg6_1_merged584_314
//	stg5_stg6_1_merged584_315
//	stg5_stg6_1_merged584_316
//	stg5_stg6_1_merged584_317
//	stg5_stg6_1_merged584_318
//	stg5_stg6_1_merged584_319
inline hw_uint<1024> stg5_stg6_1_merged584_read_bundle_read(stg5_cache& stg5, int root, int stg6_0, int stg6_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg5_stg6_1_merged584_256
    // stg5_stg6_1_merged584_257
    // stg5_stg6_1_merged584_258
    // stg5_stg6_1_merged584_259
    // stg5_stg6_1_merged584_260
    // stg5_stg6_1_merged584_261
    // stg5_stg6_1_merged584_262
    // stg5_stg6_1_merged584_263
    // stg5_stg6_1_merged584_264
    // stg5_stg6_1_merged584_265
    // stg5_stg6_1_merged584_266
    // stg5_stg6_1_merged584_267
    // stg5_stg6_1_merged584_268
    // stg5_stg6_1_merged584_269
    // stg5_stg6_1_merged584_270
    // stg5_stg6_1_merged584_271
    // stg5_stg6_1_merged584_272
    // stg5_stg6_1_merged584_273
    // stg5_stg6_1_merged584_274
    // stg5_stg6_1_merged584_275
    // stg5_stg6_1_merged584_276
    // stg5_stg6_1_merged584_277
    // stg5_stg6_1_merged584_278
    // stg5_stg6_1_merged584_279
    // stg5_stg6_1_merged584_280
    // stg5_stg6_1_merged584_281
    // stg5_stg6_1_merged584_282
    // stg5_stg6_1_merged584_283
    // stg5_stg6_1_merged584_284
    // stg5_stg6_1_merged584_285
    // stg5_stg6_1_merged584_286
    // stg5_stg6_1_merged584_287
    // stg5_stg6_1_merged584_288
    // stg5_stg6_1_merged584_289
    // stg5_stg6_1_merged584_290
    // stg5_stg6_1_merged584_291
    // stg5_stg6_1_merged584_292
    // stg5_stg6_1_merged584_293
    // stg5_stg6_1_merged584_294
    // stg5_stg6_1_merged584_295
    // stg5_stg6_1_merged584_296
    // stg5_stg6_1_merged584_297
    // stg5_stg6_1_merged584_298
    // stg5_stg6_1_merged584_299
    // stg5_stg6_1_merged584_300
    // stg5_stg6_1_merged584_301
    // stg5_stg6_1_merged584_302
    // stg5_stg6_1_merged584_303
    // stg5_stg6_1_merged584_304
    // stg5_stg6_1_merged584_305
    // stg5_stg6_1_merged584_306
    // stg5_stg6_1_merged584_307
    // stg5_stg6_1_merged584_308
    // stg5_stg6_1_merged584_309
    // stg5_stg6_1_merged584_310
    // stg5_stg6_1_merged584_311
    // stg5_stg6_1_merged584_312
    // stg5_stg6_1_merged584_313
    // stg5_stg6_1_merged584_314
    // stg5_stg6_1_merged584_315
    // stg5_stg6_1_merged584_316
    // stg5_stg6_1_merged584_317
    // stg5_stg6_1_merged584_318
    // stg5_stg6_1_merged584_319

	hw_uint<1024> result;
	hw_uint<16> stg5_stg6_1_merged584_256_res = stg5_stg6_1_merged584_256_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<0, 1024>(result, stg5_stg6_1_merged584_256_res);
	hw_uint<16> stg5_stg6_1_merged584_257_res = stg5_stg6_1_merged584_257_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<16, 1024>(result, stg5_stg6_1_merged584_257_res);
	hw_uint<16> stg5_stg6_1_merged584_258_res = stg5_stg6_1_merged584_258_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<32, 1024>(result, stg5_stg6_1_merged584_258_res);
	hw_uint<16> stg5_stg6_1_merged584_259_res = stg5_stg6_1_merged584_259_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<48, 1024>(result, stg5_stg6_1_merged584_259_res);
	hw_uint<16> stg5_stg6_1_merged584_260_res = stg5_stg6_1_merged584_260_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<64, 1024>(result, stg5_stg6_1_merged584_260_res);
	hw_uint<16> stg5_stg6_1_merged584_261_res = stg5_stg6_1_merged584_261_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<80, 1024>(result, stg5_stg6_1_merged584_261_res);
	hw_uint<16> stg5_stg6_1_merged584_262_res = stg5_stg6_1_merged584_262_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<96, 1024>(result, stg5_stg6_1_merged584_262_res);
	hw_uint<16> stg5_stg6_1_merged584_263_res = stg5_stg6_1_merged584_263_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<112, 1024>(result, stg5_stg6_1_merged584_263_res);
	hw_uint<16> stg5_stg6_1_merged584_264_res = stg5_stg6_1_merged584_264_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<128, 1024>(result, stg5_stg6_1_merged584_264_res);
	hw_uint<16> stg5_stg6_1_merged584_265_res = stg5_stg6_1_merged584_265_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<144, 1024>(result, stg5_stg6_1_merged584_265_res);
	hw_uint<16> stg5_stg6_1_merged584_266_res = stg5_stg6_1_merged584_266_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<160, 1024>(result, stg5_stg6_1_merged584_266_res);
	hw_uint<16> stg5_stg6_1_merged584_267_res = stg5_stg6_1_merged584_267_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<176, 1024>(result, stg5_stg6_1_merged584_267_res);
	hw_uint<16> stg5_stg6_1_merged584_268_res = stg5_stg6_1_merged584_268_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<192, 1024>(result, stg5_stg6_1_merged584_268_res);
	hw_uint<16> stg5_stg6_1_merged584_269_res = stg5_stg6_1_merged584_269_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<208, 1024>(result, stg5_stg6_1_merged584_269_res);
	hw_uint<16> stg5_stg6_1_merged584_270_res = stg5_stg6_1_merged584_270_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<224, 1024>(result, stg5_stg6_1_merged584_270_res);
	hw_uint<16> stg5_stg6_1_merged584_271_res = stg5_stg6_1_merged584_271_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<240, 1024>(result, stg5_stg6_1_merged584_271_res);
	hw_uint<16> stg5_stg6_1_merged584_272_res = stg5_stg6_1_merged584_272_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<256, 1024>(result, stg5_stg6_1_merged584_272_res);
	hw_uint<16> stg5_stg6_1_merged584_273_res = stg5_stg6_1_merged584_273_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<272, 1024>(result, stg5_stg6_1_merged584_273_res);
	hw_uint<16> stg5_stg6_1_merged584_274_res = stg5_stg6_1_merged584_274_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<288, 1024>(result, stg5_stg6_1_merged584_274_res);
	hw_uint<16> stg5_stg6_1_merged584_275_res = stg5_stg6_1_merged584_275_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<304, 1024>(result, stg5_stg6_1_merged584_275_res);
	hw_uint<16> stg5_stg6_1_merged584_276_res = stg5_stg6_1_merged584_276_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<320, 1024>(result, stg5_stg6_1_merged584_276_res);
	hw_uint<16> stg5_stg6_1_merged584_277_res = stg5_stg6_1_merged584_277_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<336, 1024>(result, stg5_stg6_1_merged584_277_res);
	hw_uint<16> stg5_stg6_1_merged584_278_res = stg5_stg6_1_merged584_278_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<352, 1024>(result, stg5_stg6_1_merged584_278_res);
	hw_uint<16> stg5_stg6_1_merged584_279_res = stg5_stg6_1_merged584_279_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<368, 1024>(result, stg5_stg6_1_merged584_279_res);
	hw_uint<16> stg5_stg6_1_merged584_280_res = stg5_stg6_1_merged584_280_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<384, 1024>(result, stg5_stg6_1_merged584_280_res);
	hw_uint<16> stg5_stg6_1_merged584_281_res = stg5_stg6_1_merged584_281_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<400, 1024>(result, stg5_stg6_1_merged584_281_res);
	hw_uint<16> stg5_stg6_1_merged584_282_res = stg5_stg6_1_merged584_282_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<416, 1024>(result, stg5_stg6_1_merged584_282_res);
	hw_uint<16> stg5_stg6_1_merged584_283_res = stg5_stg6_1_merged584_283_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<432, 1024>(result, stg5_stg6_1_merged584_283_res);
	hw_uint<16> stg5_stg6_1_merged584_284_res = stg5_stg6_1_merged584_284_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<448, 1024>(result, stg5_stg6_1_merged584_284_res);
	hw_uint<16> stg5_stg6_1_merged584_285_res = stg5_stg6_1_merged584_285_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<464, 1024>(result, stg5_stg6_1_merged584_285_res);
	hw_uint<16> stg5_stg6_1_merged584_286_res = stg5_stg6_1_merged584_286_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<480, 1024>(result, stg5_stg6_1_merged584_286_res);
	hw_uint<16> stg5_stg6_1_merged584_287_res = stg5_stg6_1_merged584_287_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<496, 1024>(result, stg5_stg6_1_merged584_287_res);
	hw_uint<16> stg5_stg6_1_merged584_288_res = stg5_stg6_1_merged584_288_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<512, 1024>(result, stg5_stg6_1_merged584_288_res);
	hw_uint<16> stg5_stg6_1_merged584_289_res = stg5_stg6_1_merged584_289_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<528, 1024>(result, stg5_stg6_1_merged584_289_res);
	hw_uint<16> stg5_stg6_1_merged584_290_res = stg5_stg6_1_merged584_290_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<544, 1024>(result, stg5_stg6_1_merged584_290_res);
	hw_uint<16> stg5_stg6_1_merged584_291_res = stg5_stg6_1_merged584_291_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<560, 1024>(result, stg5_stg6_1_merged584_291_res);
	hw_uint<16> stg5_stg6_1_merged584_292_res = stg5_stg6_1_merged584_292_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<576, 1024>(result, stg5_stg6_1_merged584_292_res);
	hw_uint<16> stg5_stg6_1_merged584_293_res = stg5_stg6_1_merged584_293_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<592, 1024>(result, stg5_stg6_1_merged584_293_res);
	hw_uint<16> stg5_stg6_1_merged584_294_res = stg5_stg6_1_merged584_294_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<608, 1024>(result, stg5_stg6_1_merged584_294_res);
	hw_uint<16> stg5_stg6_1_merged584_295_res = stg5_stg6_1_merged584_295_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<624, 1024>(result, stg5_stg6_1_merged584_295_res);
	hw_uint<16> stg5_stg6_1_merged584_296_res = stg5_stg6_1_merged584_296_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<640, 1024>(result, stg5_stg6_1_merged584_296_res);
	hw_uint<16> stg5_stg6_1_merged584_297_res = stg5_stg6_1_merged584_297_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<656, 1024>(result, stg5_stg6_1_merged584_297_res);
	hw_uint<16> stg5_stg6_1_merged584_298_res = stg5_stg6_1_merged584_298_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<672, 1024>(result, stg5_stg6_1_merged584_298_res);
	hw_uint<16> stg5_stg6_1_merged584_299_res = stg5_stg6_1_merged584_299_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<688, 1024>(result, stg5_stg6_1_merged584_299_res);
	hw_uint<16> stg5_stg6_1_merged584_300_res = stg5_stg6_1_merged584_300_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<704, 1024>(result, stg5_stg6_1_merged584_300_res);
	hw_uint<16> stg5_stg6_1_merged584_301_res = stg5_stg6_1_merged584_301_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<720, 1024>(result, stg5_stg6_1_merged584_301_res);
	hw_uint<16> stg5_stg6_1_merged584_302_res = stg5_stg6_1_merged584_302_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<736, 1024>(result, stg5_stg6_1_merged584_302_res);
	hw_uint<16> stg5_stg6_1_merged584_303_res = stg5_stg6_1_merged584_303_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<752, 1024>(result, stg5_stg6_1_merged584_303_res);
	hw_uint<16> stg5_stg6_1_merged584_304_res = stg5_stg6_1_merged584_304_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<768, 1024>(result, stg5_stg6_1_merged584_304_res);
	hw_uint<16> stg5_stg6_1_merged584_305_res = stg5_stg6_1_merged584_305_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<784, 1024>(result, stg5_stg6_1_merged584_305_res);
	hw_uint<16> stg5_stg6_1_merged584_306_res = stg5_stg6_1_merged584_306_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<800, 1024>(result, stg5_stg6_1_merged584_306_res);
	hw_uint<16> stg5_stg6_1_merged584_307_res = stg5_stg6_1_merged584_307_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<816, 1024>(result, stg5_stg6_1_merged584_307_res);
	hw_uint<16> stg5_stg6_1_merged584_308_res = stg5_stg6_1_merged584_308_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<832, 1024>(result, stg5_stg6_1_merged584_308_res);
	hw_uint<16> stg5_stg6_1_merged584_309_res = stg5_stg6_1_merged584_309_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<848, 1024>(result, stg5_stg6_1_merged584_309_res);
	hw_uint<16> stg5_stg6_1_merged584_310_res = stg5_stg6_1_merged584_310_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<864, 1024>(result, stg5_stg6_1_merged584_310_res);
	hw_uint<16> stg5_stg6_1_merged584_311_res = stg5_stg6_1_merged584_311_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<880, 1024>(result, stg5_stg6_1_merged584_311_res);
	hw_uint<16> stg5_stg6_1_merged584_312_res = stg5_stg6_1_merged584_312_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<896, 1024>(result, stg5_stg6_1_merged584_312_res);
	hw_uint<16> stg5_stg6_1_merged584_313_res = stg5_stg6_1_merged584_313_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<912, 1024>(result, stg5_stg6_1_merged584_313_res);
	hw_uint<16> stg5_stg6_1_merged584_314_res = stg5_stg6_1_merged584_314_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<928, 1024>(result, stg5_stg6_1_merged584_314_res);
	hw_uint<16> stg5_stg6_1_merged584_315_res = stg5_stg6_1_merged584_315_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<944, 1024>(result, stg5_stg6_1_merged584_315_res);
	hw_uint<16> stg5_stg6_1_merged584_316_res = stg5_stg6_1_merged584_316_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<960, 1024>(result, stg5_stg6_1_merged584_316_res);
	hw_uint<16> stg5_stg6_1_merged584_317_res = stg5_stg6_1_merged584_317_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<976, 1024>(result, stg5_stg6_1_merged584_317_res);
	hw_uint<16> stg5_stg6_1_merged584_318_res = stg5_stg6_1_merged584_318_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<992, 1024>(result, stg5_stg6_1_merged584_318_res);
	hw_uint<16> stg5_stg6_1_merged584_319_res = stg5_stg6_1_merged584_319_select(stg5, root, stg6_0, stg6_1, dynamic_address);
	set_at<1008, 1024>(result, stg5_stg6_1_merged584_319_res);
	return result;
}

struct stg6_stg6_1_merged584_240_merged_banks_4_cache {
	// RAM Box: {[0, 2032], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 128, 129
	hw_uint<16> f0;
	fifo<hw_uint<16>, 127> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_128() {
		return f2;
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_241_merged_banks_4_cache {
	// RAM Box: {[1, 2033], [0, 1086]}
	// Capacity: 130
	// # of read delays: 4
  // 0, 1, 128, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}

	inline hw_uint<16> peek_129() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_242_merged_banks_4_cache {
	// RAM Box: {[2, 2018], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_243_merged_banks_4_cache {
	// RAM Box: {[3, 2019], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_244_merged_banks_4_cache {
	// RAM Box: {[4, 2020], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_245_merged_banks_4_cache {
	// RAM Box: {[5, 2021], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_246_merged_banks_4_cache {
	// RAM Box: {[6, 2022], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_247_merged_banks_4_cache {
	// RAM Box: {[7, 2023], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_248_merged_banks_4_cache {
	// RAM Box: {[8, 2024], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_249_merged_banks_4_cache {
	// RAM Box: {[9, 2025], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_250_merged_banks_4_cache {
	// RAM Box: {[10, 2026], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_251_merged_banks_4_cache {
	// RAM Box: {[11, 2027], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_252_merged_banks_4_cache {
	// RAM Box: {[12, 2028], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_253_merged_banks_4_cache {
	// RAM Box: {[13, 2029], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_254_merged_banks_4_cache {
	// RAM Box: {[14, 2030], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_stg6_1_merged584_255_merged_banks_4_cache {
	// RAM Box: {[15, 2031], [0, 1087]}
	// Capacity: 130
	// # of read delays: 3
  // 0, 1, 129
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 127> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_129() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 127
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 127 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg6_cache {
  // Reader addrs...
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[1 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[1 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[1 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[2 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[3 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[4 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[5 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[6 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[7 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[8 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[9 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[10 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[11 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[12 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[13 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[14 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[15 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[16 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[16 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[16 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
    // { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[17 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // # of banks: 16
  stg6_stg6_1_merged584_240_merged_banks_4_cache stg6_stg6_1_merged584_240_merged_banks_4;
  stg6_stg6_1_merged584_241_merged_banks_4_cache stg6_stg6_1_merged584_241_merged_banks_4;
  stg6_stg6_1_merged584_242_merged_banks_4_cache stg6_stg6_1_merged584_242_merged_banks_4;
  stg6_stg6_1_merged584_243_merged_banks_4_cache stg6_stg6_1_merged584_243_merged_banks_4;
  stg6_stg6_1_merged584_244_merged_banks_4_cache stg6_stg6_1_merged584_244_merged_banks_4;
  stg6_stg6_1_merged584_245_merged_banks_4_cache stg6_stg6_1_merged584_245_merged_banks_4;
  stg6_stg6_1_merged584_246_merged_banks_4_cache stg6_stg6_1_merged584_246_merged_banks_4;
  stg6_stg6_1_merged584_247_merged_banks_4_cache stg6_stg6_1_merged584_247_merged_banks_4;
  stg6_stg6_1_merged584_248_merged_banks_4_cache stg6_stg6_1_merged584_248_merged_banks_4;
  stg6_stg6_1_merged584_249_merged_banks_4_cache stg6_stg6_1_merged584_249_merged_banks_4;
  stg6_stg6_1_merged584_250_merged_banks_4_cache stg6_stg6_1_merged584_250_merged_banks_4;
  stg6_stg6_1_merged584_251_merged_banks_4_cache stg6_stg6_1_merged584_251_merged_banks_4;
  stg6_stg6_1_merged584_252_merged_banks_4_cache stg6_stg6_1_merged584_252_merged_banks_4;
  stg6_stg6_1_merged584_253_merged_banks_4_cache stg6_stg6_1_merged584_253_merged_banks_4;
  stg6_stg6_1_merged584_254_merged_banks_4_cache stg6_stg6_1_merged584_254_merged_banks_4;
  stg6_stg6_1_merged584_255_merged_banks_4_cache stg6_stg6_1_merged584_255_merged_banks_4;
};



inline void stg6_stg6_1_merged584_240_write(hw_uint<16>& stg6_stg6_1_merged584_240, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_240_merged_banks_4.push(stg6_stg6_1_merged584_240);
}

inline void stg6_stg6_1_merged584_241_write(hw_uint<16>& stg6_stg6_1_merged584_241, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_241_merged_banks_4.push(stg6_stg6_1_merged584_241);
}

inline void stg6_stg6_1_merged584_242_write(hw_uint<16>& stg6_stg6_1_merged584_242, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_242_merged_banks_4.push(stg6_stg6_1_merged584_242);
}

inline void stg6_stg6_1_merged584_243_write(hw_uint<16>& stg6_stg6_1_merged584_243, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_243_merged_banks_4.push(stg6_stg6_1_merged584_243);
}

inline void stg6_stg6_1_merged584_244_write(hw_uint<16>& stg6_stg6_1_merged584_244, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_244_merged_banks_4.push(stg6_stg6_1_merged584_244);
}

inline void stg6_stg6_1_merged584_245_write(hw_uint<16>& stg6_stg6_1_merged584_245, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_245_merged_banks_4.push(stg6_stg6_1_merged584_245);
}

inline void stg6_stg6_1_merged584_246_write(hw_uint<16>& stg6_stg6_1_merged584_246, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_246_merged_banks_4.push(stg6_stg6_1_merged584_246);
}

inline void stg6_stg6_1_merged584_247_write(hw_uint<16>& stg6_stg6_1_merged584_247, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_247_merged_banks_4.push(stg6_stg6_1_merged584_247);
}

inline void stg6_stg6_1_merged584_248_write(hw_uint<16>& stg6_stg6_1_merged584_248, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_248_merged_banks_4.push(stg6_stg6_1_merged584_248);
}

inline void stg6_stg6_1_merged584_249_write(hw_uint<16>& stg6_stg6_1_merged584_249, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_249_merged_banks_4.push(stg6_stg6_1_merged584_249);
}

inline void stg6_stg6_1_merged584_250_write(hw_uint<16>& stg6_stg6_1_merged584_250, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_250_merged_banks_4.push(stg6_stg6_1_merged584_250);
}

inline void stg6_stg6_1_merged584_251_write(hw_uint<16>& stg6_stg6_1_merged584_251, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_251_merged_banks_4.push(stg6_stg6_1_merged584_251);
}

inline void stg6_stg6_1_merged584_252_write(hw_uint<16>& stg6_stg6_1_merged584_252, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_252_merged_banks_4.push(stg6_stg6_1_merged584_252);
}

inline void stg6_stg6_1_merged584_253_write(hw_uint<16>& stg6_stg6_1_merged584_253, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_253_merged_banks_4.push(stg6_stg6_1_merged584_253);
}

inline void stg6_stg6_1_merged584_254_write(hw_uint<16>& stg6_stg6_1_merged584_254, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_254_merged_banks_4.push(stg6_stg6_1_merged584_254);
}

inline void stg6_stg6_1_merged584_255_write(hw_uint<16>& stg6_stg6_1_merged584_255, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
  stg6.stg6_stg6_1_merged584_255_merged_banks_4.push(stg6_stg6_1_merged584_255);
}

inline hw_uint<16> stg6_stg7_1_merged587_176_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_176 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_240 = stg6.stg6_stg6_1_merged584_240_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_240;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_177_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_177 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[1 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_241 = stg6.stg6_stg6_1_merged584_241_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_241;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_178_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_178 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[1 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_241 = stg6.stg6_stg6_1_merged584_241_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_241;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_179_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_179 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_242 = stg6.stg6_stg6_1_merged584_242_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_242;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_180_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_180 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[1 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_241 = stg6.stg6_stg6_1_merged584_241_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_241;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_181_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_181 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_242 = stg6.stg6_stg6_1_merged584_242_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_242;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_182_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_182 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[2 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_242 = stg6.stg6_stg6_1_merged584_242_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_242;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_183_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_183 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_243 = stg6.stg6_stg6_1_merged584_243_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_243;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_184_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_184 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[2 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_242 = stg6.stg6_stg6_1_merged584_242_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_242;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_185_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_185 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_243 = stg6.stg6_stg6_1_merged584_243_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_243;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_186_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_186 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[3 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_243 = stg6.stg6_stg6_1_merged584_243_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_243;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_187_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_187 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_244 = stg6.stg6_stg6_1_merged584_244_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_244;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_188_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_188 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[3 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_243 = stg6.stg6_stg6_1_merged584_243_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_243;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_189_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_189 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_244 = stg6.stg6_stg6_1_merged584_244_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_244;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_190_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_190 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[4 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_244 = stg6.stg6_stg6_1_merged584_244_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_244;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_191_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_191 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_245 = stg6.stg6_stg6_1_merged584_245_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_245;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_192_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_192 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[4 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_244 = stg6.stg6_stg6_1_merged584_244_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_244;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_193_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_193 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_245 = stg6.stg6_stg6_1_merged584_245_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_245;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_194_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_194 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[5 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_245 = stg6.stg6_stg6_1_merged584_245_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_245;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_195_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_195 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_246 = stg6.stg6_stg6_1_merged584_246_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_246;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_196_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_196 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[5 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_245 = stg6.stg6_stg6_1_merged584_245_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_245;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_197_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_197 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_246 = stg6.stg6_stg6_1_merged584_246_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_246;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_198_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_198 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[6 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_246 = stg6.stg6_stg6_1_merged584_246_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_246;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_199_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_199 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_247 = stg6.stg6_stg6_1_merged584_247_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_247;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_200_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_200 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[6 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_246 = stg6.stg6_stg6_1_merged584_246_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_246;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_201_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_201 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_247 = stg6.stg6_stg6_1_merged584_247_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_247;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_202_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_202 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[7 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_247 = stg6.stg6_stg6_1_merged584_247_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_247;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_203_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_203 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_248 = stg6.stg6_stg6_1_merged584_248_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_248;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_204_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_204 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[7 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_247 = stg6.stg6_stg6_1_merged584_247_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_247;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_205_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_205 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_248 = stg6.stg6_stg6_1_merged584_248_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_248;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_206_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_206 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[8 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_248 = stg6.stg6_stg6_1_merged584_248_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_248;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_207_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_207 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_249 = stg6.stg6_stg6_1_merged584_249_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_249;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_208_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_208 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[8 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_248 = stg6.stg6_stg6_1_merged584_248_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_248;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_209_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_209 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_249 = stg6.stg6_stg6_1_merged584_249_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_249;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_210_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_210 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[9 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_249 = stg6.stg6_stg6_1_merged584_249_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_249;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_211_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_211 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_250 = stg6.stg6_stg6_1_merged584_250_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_250;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_212_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_212 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[9 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_249 = stg6.stg6_stg6_1_merged584_249_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_249;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_213_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_213 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_250 = stg6.stg6_stg6_1_merged584_250_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_250;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_214_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_214 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[10 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_250 = stg6.stg6_stg6_1_merged584_250_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_250;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_215_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_215 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_251 = stg6.stg6_stg6_1_merged584_251_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_251;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_216_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_216 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[10 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_250 = stg6.stg6_stg6_1_merged584_250_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_250;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_217_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_217 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_251 = stg6.stg6_stg6_1_merged584_251_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_251;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_218_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_218 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[11 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_251 = stg6.stg6_stg6_1_merged584_251_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_251;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_219_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_219 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_252 = stg6.stg6_stg6_1_merged584_252_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_252;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_220_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_220 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[11 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_251 = stg6.stg6_stg6_1_merged584_251_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_251;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_221_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_221 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_252 = stg6.stg6_stg6_1_merged584_252_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_252;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_222_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_222 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[12 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_252 = stg6.stg6_stg6_1_merged584_252_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_252;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_223_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_223 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_253 = stg6.stg6_stg6_1_merged584_253_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_253;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_224_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_224 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[12 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_252 = stg6.stg6_stg6_1_merged584_252_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_252;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_225_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_225 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_253 = stg6.stg6_stg6_1_merged584_253_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_253;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_226_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_226 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[13 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_253 = stg6.stg6_stg6_1_merged584_253_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_253;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_227_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_227 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_254 = stg6.stg6_stg6_1_merged584_254_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_254;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_228_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_228 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[13 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_253 = stg6.stg6_stg6_1_merged584_253_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_253;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_229_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_229 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_254 = stg6.stg6_stg6_1_merged584_254_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_254;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_230_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_230 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[14 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_254 = stg6.stg6_stg6_1_merged584_254_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_254;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_231_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_231 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_255 = stg6.stg6_stg6_1_merged584_255_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_255;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_232_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_232 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[14 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_254 = stg6.stg6_stg6_1_merged584_254_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_254;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_233_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_233 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_255 = stg6.stg6_stg6_1_merged584_255_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_255;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_234_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_234 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[15 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_255 = stg6.stg6_stg6_1_merged584_255_merged_banks_4.peek_1();
  return value_stg6_stg6_1_merged584_255;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_235_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_235 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[16 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_240 = stg6.stg6_stg6_1_merged584_240_merged_banks_4.peek_128();
  return value_stg6_stg6_1_merged584_240;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_236_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_236 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[15 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_255 = stg6.stg6_stg6_1_merged584_255_merged_banks_4.peek_129();
  return value_stg6_stg6_1_merged584_255;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_237_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_237 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[16 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_240 = stg6.stg6_stg6_1_merged584_240_merged_banks_4.peek_128();
  return value_stg6_stg6_1_merged584_240;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_238_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_238 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[16 + 16stg7_1, 1 + stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_240 = stg6.stg6_stg6_1_merged584_240_merged_banks_4.peek_0();
  return value_stg6_stg6_1_merged584_240;
  return 0;
}

inline hw_uint<16> stg6_stg7_1_merged587_239_select(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg6_stg7_1_merged587_239 read pattern: { stg7_1_merged587[root = 0, stg7_0, stg7_1] -> stg6[17 + 16stg7_1, stg7_0] : 0 <= stg7_0 <= 1086 and 0 <= stg7_1 <= 126 }
  // Read schedule : { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  // Write schedule: { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
  auto value_stg6_stg6_1_merged584_241 = stg6.stg6_stg6_1_merged584_241_merged_banks_4.peek_128();
  return value_stg6_stg6_1_merged584_241;
  return 0;
}

// # of bundles = 2
// stg6_1_merged584_write
//	stg6_stg6_1_merged584_240
//	stg6_stg6_1_merged584_241
//	stg6_stg6_1_merged584_242
//	stg6_stg6_1_merged584_243
//	stg6_stg6_1_merged584_244
//	stg6_stg6_1_merged584_245
//	stg6_stg6_1_merged584_246
//	stg6_stg6_1_merged584_247
//	stg6_stg6_1_merged584_248
//	stg6_stg6_1_merged584_249
//	stg6_stg6_1_merged584_250
//	stg6_stg6_1_merged584_251
//	stg6_stg6_1_merged584_252
//	stg6_stg6_1_merged584_253
//	stg6_stg6_1_merged584_254
//	stg6_stg6_1_merged584_255
inline void stg6_stg6_1_merged584_write_bundle_write(hw_uint<256>& stg6_1_merged584_write, stg6_cache& stg6, int root, int stg6_0, int stg6_1, int dynamic_address) {
	hw_uint<16> stg6_stg6_1_merged584_240_res = stg6_1_merged584_write.extract<0, 15>();
	stg6_stg6_1_merged584_240_write(stg6_stg6_1_merged584_240_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_241_res = stg6_1_merged584_write.extract<16, 31>();
	stg6_stg6_1_merged584_241_write(stg6_stg6_1_merged584_241_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_242_res = stg6_1_merged584_write.extract<32, 47>();
	stg6_stg6_1_merged584_242_write(stg6_stg6_1_merged584_242_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_243_res = stg6_1_merged584_write.extract<48, 63>();
	stg6_stg6_1_merged584_243_write(stg6_stg6_1_merged584_243_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_244_res = stg6_1_merged584_write.extract<64, 79>();
	stg6_stg6_1_merged584_244_write(stg6_stg6_1_merged584_244_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_245_res = stg6_1_merged584_write.extract<80, 95>();
	stg6_stg6_1_merged584_245_write(stg6_stg6_1_merged584_245_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_246_res = stg6_1_merged584_write.extract<96, 111>();
	stg6_stg6_1_merged584_246_write(stg6_stg6_1_merged584_246_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_247_res = stg6_1_merged584_write.extract<112, 127>();
	stg6_stg6_1_merged584_247_write(stg6_stg6_1_merged584_247_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_248_res = stg6_1_merged584_write.extract<128, 143>();
	stg6_stg6_1_merged584_248_write(stg6_stg6_1_merged584_248_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_249_res = stg6_1_merged584_write.extract<144, 159>();
	stg6_stg6_1_merged584_249_write(stg6_stg6_1_merged584_249_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_250_res = stg6_1_merged584_write.extract<160, 175>();
	stg6_stg6_1_merged584_250_write(stg6_stg6_1_merged584_250_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_251_res = stg6_1_merged584_write.extract<176, 191>();
	stg6_stg6_1_merged584_251_write(stg6_stg6_1_merged584_251_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_252_res = stg6_1_merged584_write.extract<192, 207>();
	stg6_stg6_1_merged584_252_write(stg6_stg6_1_merged584_252_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_253_res = stg6_1_merged584_write.extract<208, 223>();
	stg6_stg6_1_merged584_253_write(stg6_stg6_1_merged584_253_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_254_res = stg6_1_merged584_write.extract<224, 239>();
	stg6_stg6_1_merged584_254_write(stg6_stg6_1_merged584_254_res, stg6, root, stg6_0, stg6_1, dynamic_address);
	hw_uint<16> stg6_stg6_1_merged584_255_res = stg6_1_merged584_write.extract<240, 255>();
	stg6_stg6_1_merged584_255_write(stg6_stg6_1_merged584_255_res, stg6, root, stg6_0, stg6_1, dynamic_address);
}

// stg7_1_merged587_read
//	stg6_stg7_1_merged587_176
//	stg6_stg7_1_merged587_177
//	stg6_stg7_1_merged587_178
//	stg6_stg7_1_merged587_179
//	stg6_stg7_1_merged587_180
//	stg6_stg7_1_merged587_181
//	stg6_stg7_1_merged587_182
//	stg6_stg7_1_merged587_183
//	stg6_stg7_1_merged587_184
//	stg6_stg7_1_merged587_185
//	stg6_stg7_1_merged587_186
//	stg6_stg7_1_merged587_187
//	stg6_stg7_1_merged587_188
//	stg6_stg7_1_merged587_189
//	stg6_stg7_1_merged587_190
//	stg6_stg7_1_merged587_191
//	stg6_stg7_1_merged587_192
//	stg6_stg7_1_merged587_193
//	stg6_stg7_1_merged587_194
//	stg6_stg7_1_merged587_195
//	stg6_stg7_1_merged587_196
//	stg6_stg7_1_merged587_197
//	stg6_stg7_1_merged587_198
//	stg6_stg7_1_merged587_199
//	stg6_stg7_1_merged587_200
//	stg6_stg7_1_merged587_201
//	stg6_stg7_1_merged587_202
//	stg6_stg7_1_merged587_203
//	stg6_stg7_1_merged587_204
//	stg6_stg7_1_merged587_205
//	stg6_stg7_1_merged587_206
//	stg6_stg7_1_merged587_207
//	stg6_stg7_1_merged587_208
//	stg6_stg7_1_merged587_209
//	stg6_stg7_1_merged587_210
//	stg6_stg7_1_merged587_211
//	stg6_stg7_1_merged587_212
//	stg6_stg7_1_merged587_213
//	stg6_stg7_1_merged587_214
//	stg6_stg7_1_merged587_215
//	stg6_stg7_1_merged587_216
//	stg6_stg7_1_merged587_217
//	stg6_stg7_1_merged587_218
//	stg6_stg7_1_merged587_219
//	stg6_stg7_1_merged587_220
//	stg6_stg7_1_merged587_221
//	stg6_stg7_1_merged587_222
//	stg6_stg7_1_merged587_223
//	stg6_stg7_1_merged587_224
//	stg6_stg7_1_merged587_225
//	stg6_stg7_1_merged587_226
//	stg6_stg7_1_merged587_227
//	stg6_stg7_1_merged587_228
//	stg6_stg7_1_merged587_229
//	stg6_stg7_1_merged587_230
//	stg6_stg7_1_merged587_231
//	stg6_stg7_1_merged587_232
//	stg6_stg7_1_merged587_233
//	stg6_stg7_1_merged587_234
//	stg6_stg7_1_merged587_235
//	stg6_stg7_1_merged587_236
//	stg6_stg7_1_merged587_237
//	stg6_stg7_1_merged587_238
//	stg6_stg7_1_merged587_239
inline hw_uint<1024> stg6_stg7_1_merged587_read_bundle_read(stg6_cache& stg6, int root, int stg7_0, int stg7_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg6_stg7_1_merged587_176
    // stg6_stg7_1_merged587_177
    // stg6_stg7_1_merged587_178
    // stg6_stg7_1_merged587_179
    // stg6_stg7_1_merged587_180
    // stg6_stg7_1_merged587_181
    // stg6_stg7_1_merged587_182
    // stg6_stg7_1_merged587_183
    // stg6_stg7_1_merged587_184
    // stg6_stg7_1_merged587_185
    // stg6_stg7_1_merged587_186
    // stg6_stg7_1_merged587_187
    // stg6_stg7_1_merged587_188
    // stg6_stg7_1_merged587_189
    // stg6_stg7_1_merged587_190
    // stg6_stg7_1_merged587_191
    // stg6_stg7_1_merged587_192
    // stg6_stg7_1_merged587_193
    // stg6_stg7_1_merged587_194
    // stg6_stg7_1_merged587_195
    // stg6_stg7_1_merged587_196
    // stg6_stg7_1_merged587_197
    // stg6_stg7_1_merged587_198
    // stg6_stg7_1_merged587_199
    // stg6_stg7_1_merged587_200
    // stg6_stg7_1_merged587_201
    // stg6_stg7_1_merged587_202
    // stg6_stg7_1_merged587_203
    // stg6_stg7_1_merged587_204
    // stg6_stg7_1_merged587_205
    // stg6_stg7_1_merged587_206
    // stg6_stg7_1_merged587_207
    // stg6_stg7_1_merged587_208
    // stg6_stg7_1_merged587_209
    // stg6_stg7_1_merged587_210
    // stg6_stg7_1_merged587_211
    // stg6_stg7_1_merged587_212
    // stg6_stg7_1_merged587_213
    // stg6_stg7_1_merged587_214
    // stg6_stg7_1_merged587_215
    // stg6_stg7_1_merged587_216
    // stg6_stg7_1_merged587_217
    // stg6_stg7_1_merged587_218
    // stg6_stg7_1_merged587_219
    // stg6_stg7_1_merged587_220
    // stg6_stg7_1_merged587_221
    // stg6_stg7_1_merged587_222
    // stg6_stg7_1_merged587_223
    // stg6_stg7_1_merged587_224
    // stg6_stg7_1_merged587_225
    // stg6_stg7_1_merged587_226
    // stg6_stg7_1_merged587_227
    // stg6_stg7_1_merged587_228
    // stg6_stg7_1_merged587_229
    // stg6_stg7_1_merged587_230
    // stg6_stg7_1_merged587_231
    // stg6_stg7_1_merged587_232
    // stg6_stg7_1_merged587_233
    // stg6_stg7_1_merged587_234
    // stg6_stg7_1_merged587_235
    // stg6_stg7_1_merged587_236
    // stg6_stg7_1_merged587_237
    // stg6_stg7_1_merged587_238
    // stg6_stg7_1_merged587_239

	hw_uint<1024> result;
	hw_uint<16> stg6_stg7_1_merged587_176_res = stg6_stg7_1_merged587_176_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<0, 1024>(result, stg6_stg7_1_merged587_176_res);
	hw_uint<16> stg6_stg7_1_merged587_177_res = stg6_stg7_1_merged587_177_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<16, 1024>(result, stg6_stg7_1_merged587_177_res);
	hw_uint<16> stg6_stg7_1_merged587_178_res = stg6_stg7_1_merged587_178_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<32, 1024>(result, stg6_stg7_1_merged587_178_res);
	hw_uint<16> stg6_stg7_1_merged587_179_res = stg6_stg7_1_merged587_179_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<48, 1024>(result, stg6_stg7_1_merged587_179_res);
	hw_uint<16> stg6_stg7_1_merged587_180_res = stg6_stg7_1_merged587_180_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<64, 1024>(result, stg6_stg7_1_merged587_180_res);
	hw_uint<16> stg6_stg7_1_merged587_181_res = stg6_stg7_1_merged587_181_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<80, 1024>(result, stg6_stg7_1_merged587_181_res);
	hw_uint<16> stg6_stg7_1_merged587_182_res = stg6_stg7_1_merged587_182_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<96, 1024>(result, stg6_stg7_1_merged587_182_res);
	hw_uint<16> stg6_stg7_1_merged587_183_res = stg6_stg7_1_merged587_183_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<112, 1024>(result, stg6_stg7_1_merged587_183_res);
	hw_uint<16> stg6_stg7_1_merged587_184_res = stg6_stg7_1_merged587_184_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<128, 1024>(result, stg6_stg7_1_merged587_184_res);
	hw_uint<16> stg6_stg7_1_merged587_185_res = stg6_stg7_1_merged587_185_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<144, 1024>(result, stg6_stg7_1_merged587_185_res);
	hw_uint<16> stg6_stg7_1_merged587_186_res = stg6_stg7_1_merged587_186_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<160, 1024>(result, stg6_stg7_1_merged587_186_res);
	hw_uint<16> stg6_stg7_1_merged587_187_res = stg6_stg7_1_merged587_187_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<176, 1024>(result, stg6_stg7_1_merged587_187_res);
	hw_uint<16> stg6_stg7_1_merged587_188_res = stg6_stg7_1_merged587_188_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<192, 1024>(result, stg6_stg7_1_merged587_188_res);
	hw_uint<16> stg6_stg7_1_merged587_189_res = stg6_stg7_1_merged587_189_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<208, 1024>(result, stg6_stg7_1_merged587_189_res);
	hw_uint<16> stg6_stg7_1_merged587_190_res = stg6_stg7_1_merged587_190_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<224, 1024>(result, stg6_stg7_1_merged587_190_res);
	hw_uint<16> stg6_stg7_1_merged587_191_res = stg6_stg7_1_merged587_191_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<240, 1024>(result, stg6_stg7_1_merged587_191_res);
	hw_uint<16> stg6_stg7_1_merged587_192_res = stg6_stg7_1_merged587_192_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<256, 1024>(result, stg6_stg7_1_merged587_192_res);
	hw_uint<16> stg6_stg7_1_merged587_193_res = stg6_stg7_1_merged587_193_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<272, 1024>(result, stg6_stg7_1_merged587_193_res);
	hw_uint<16> stg6_stg7_1_merged587_194_res = stg6_stg7_1_merged587_194_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<288, 1024>(result, stg6_stg7_1_merged587_194_res);
	hw_uint<16> stg6_stg7_1_merged587_195_res = stg6_stg7_1_merged587_195_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<304, 1024>(result, stg6_stg7_1_merged587_195_res);
	hw_uint<16> stg6_stg7_1_merged587_196_res = stg6_stg7_1_merged587_196_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<320, 1024>(result, stg6_stg7_1_merged587_196_res);
	hw_uint<16> stg6_stg7_1_merged587_197_res = stg6_stg7_1_merged587_197_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<336, 1024>(result, stg6_stg7_1_merged587_197_res);
	hw_uint<16> stg6_stg7_1_merged587_198_res = stg6_stg7_1_merged587_198_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<352, 1024>(result, stg6_stg7_1_merged587_198_res);
	hw_uint<16> stg6_stg7_1_merged587_199_res = stg6_stg7_1_merged587_199_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<368, 1024>(result, stg6_stg7_1_merged587_199_res);
	hw_uint<16> stg6_stg7_1_merged587_200_res = stg6_stg7_1_merged587_200_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<384, 1024>(result, stg6_stg7_1_merged587_200_res);
	hw_uint<16> stg6_stg7_1_merged587_201_res = stg6_stg7_1_merged587_201_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<400, 1024>(result, stg6_stg7_1_merged587_201_res);
	hw_uint<16> stg6_stg7_1_merged587_202_res = stg6_stg7_1_merged587_202_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<416, 1024>(result, stg6_stg7_1_merged587_202_res);
	hw_uint<16> stg6_stg7_1_merged587_203_res = stg6_stg7_1_merged587_203_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<432, 1024>(result, stg6_stg7_1_merged587_203_res);
	hw_uint<16> stg6_stg7_1_merged587_204_res = stg6_stg7_1_merged587_204_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<448, 1024>(result, stg6_stg7_1_merged587_204_res);
	hw_uint<16> stg6_stg7_1_merged587_205_res = stg6_stg7_1_merged587_205_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<464, 1024>(result, stg6_stg7_1_merged587_205_res);
	hw_uint<16> stg6_stg7_1_merged587_206_res = stg6_stg7_1_merged587_206_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<480, 1024>(result, stg6_stg7_1_merged587_206_res);
	hw_uint<16> stg6_stg7_1_merged587_207_res = stg6_stg7_1_merged587_207_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<496, 1024>(result, stg6_stg7_1_merged587_207_res);
	hw_uint<16> stg6_stg7_1_merged587_208_res = stg6_stg7_1_merged587_208_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<512, 1024>(result, stg6_stg7_1_merged587_208_res);
	hw_uint<16> stg6_stg7_1_merged587_209_res = stg6_stg7_1_merged587_209_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<528, 1024>(result, stg6_stg7_1_merged587_209_res);
	hw_uint<16> stg6_stg7_1_merged587_210_res = stg6_stg7_1_merged587_210_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<544, 1024>(result, stg6_stg7_1_merged587_210_res);
	hw_uint<16> stg6_stg7_1_merged587_211_res = stg6_stg7_1_merged587_211_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<560, 1024>(result, stg6_stg7_1_merged587_211_res);
	hw_uint<16> stg6_stg7_1_merged587_212_res = stg6_stg7_1_merged587_212_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<576, 1024>(result, stg6_stg7_1_merged587_212_res);
	hw_uint<16> stg6_stg7_1_merged587_213_res = stg6_stg7_1_merged587_213_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<592, 1024>(result, stg6_stg7_1_merged587_213_res);
	hw_uint<16> stg6_stg7_1_merged587_214_res = stg6_stg7_1_merged587_214_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<608, 1024>(result, stg6_stg7_1_merged587_214_res);
	hw_uint<16> stg6_stg7_1_merged587_215_res = stg6_stg7_1_merged587_215_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<624, 1024>(result, stg6_stg7_1_merged587_215_res);
	hw_uint<16> stg6_stg7_1_merged587_216_res = stg6_stg7_1_merged587_216_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<640, 1024>(result, stg6_stg7_1_merged587_216_res);
	hw_uint<16> stg6_stg7_1_merged587_217_res = stg6_stg7_1_merged587_217_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<656, 1024>(result, stg6_stg7_1_merged587_217_res);
	hw_uint<16> stg6_stg7_1_merged587_218_res = stg6_stg7_1_merged587_218_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<672, 1024>(result, stg6_stg7_1_merged587_218_res);
	hw_uint<16> stg6_stg7_1_merged587_219_res = stg6_stg7_1_merged587_219_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<688, 1024>(result, stg6_stg7_1_merged587_219_res);
	hw_uint<16> stg6_stg7_1_merged587_220_res = stg6_stg7_1_merged587_220_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<704, 1024>(result, stg6_stg7_1_merged587_220_res);
	hw_uint<16> stg6_stg7_1_merged587_221_res = stg6_stg7_1_merged587_221_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<720, 1024>(result, stg6_stg7_1_merged587_221_res);
	hw_uint<16> stg6_stg7_1_merged587_222_res = stg6_stg7_1_merged587_222_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<736, 1024>(result, stg6_stg7_1_merged587_222_res);
	hw_uint<16> stg6_stg7_1_merged587_223_res = stg6_stg7_1_merged587_223_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<752, 1024>(result, stg6_stg7_1_merged587_223_res);
	hw_uint<16> stg6_stg7_1_merged587_224_res = stg6_stg7_1_merged587_224_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<768, 1024>(result, stg6_stg7_1_merged587_224_res);
	hw_uint<16> stg6_stg7_1_merged587_225_res = stg6_stg7_1_merged587_225_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<784, 1024>(result, stg6_stg7_1_merged587_225_res);
	hw_uint<16> stg6_stg7_1_merged587_226_res = stg6_stg7_1_merged587_226_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<800, 1024>(result, stg6_stg7_1_merged587_226_res);
	hw_uint<16> stg6_stg7_1_merged587_227_res = stg6_stg7_1_merged587_227_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<816, 1024>(result, stg6_stg7_1_merged587_227_res);
	hw_uint<16> stg6_stg7_1_merged587_228_res = stg6_stg7_1_merged587_228_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<832, 1024>(result, stg6_stg7_1_merged587_228_res);
	hw_uint<16> stg6_stg7_1_merged587_229_res = stg6_stg7_1_merged587_229_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<848, 1024>(result, stg6_stg7_1_merged587_229_res);
	hw_uint<16> stg6_stg7_1_merged587_230_res = stg6_stg7_1_merged587_230_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<864, 1024>(result, stg6_stg7_1_merged587_230_res);
	hw_uint<16> stg6_stg7_1_merged587_231_res = stg6_stg7_1_merged587_231_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<880, 1024>(result, stg6_stg7_1_merged587_231_res);
	hw_uint<16> stg6_stg7_1_merged587_232_res = stg6_stg7_1_merged587_232_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<896, 1024>(result, stg6_stg7_1_merged587_232_res);
	hw_uint<16> stg6_stg7_1_merged587_233_res = stg6_stg7_1_merged587_233_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<912, 1024>(result, stg6_stg7_1_merged587_233_res);
	hw_uint<16> stg6_stg7_1_merged587_234_res = stg6_stg7_1_merged587_234_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<928, 1024>(result, stg6_stg7_1_merged587_234_res);
	hw_uint<16> stg6_stg7_1_merged587_235_res = stg6_stg7_1_merged587_235_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<944, 1024>(result, stg6_stg7_1_merged587_235_res);
	hw_uint<16> stg6_stg7_1_merged587_236_res = stg6_stg7_1_merged587_236_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<960, 1024>(result, stg6_stg7_1_merged587_236_res);
	hw_uint<16> stg6_stg7_1_merged587_237_res = stg6_stg7_1_merged587_237_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<976, 1024>(result, stg6_stg7_1_merged587_237_res);
	hw_uint<16> stg6_stg7_1_merged587_238_res = stg6_stg7_1_merged587_238_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<992, 1024>(result, stg6_stg7_1_merged587_238_res);
	hw_uint<16> stg6_stg7_1_merged587_239_res = stg6_stg7_1_merged587_239_select(stg6, root, stg7_0, stg7_1, dynamic_address);
	set_at<1008, 1024>(result, stg6_stg7_1_merged587_239_res);
	return result;
}

struct stg7_stg7_1_merged587_160_merged_banks_4_cache {
	// RAM Box: {[0, 2016], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 127, 128
	hw_uint<16> f0;
	fifo<hw_uint<16>, 126> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_127() {
		return f2;
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_161_merged_banks_4_cache {
	// RAM Box: {[1, 2017], [0, 1085]}
	// Capacity: 129
	// # of read delays: 4
  // 0, 1, 127, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}

	inline hw_uint<16> peek_128() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_162_merged_banks_4_cache {
	// RAM Box: {[2, 2002], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_163_merged_banks_4_cache {
	// RAM Box: {[3, 2003], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_164_merged_banks_4_cache {
	// RAM Box: {[4, 2004], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_165_merged_banks_4_cache {
	// RAM Box: {[5, 2005], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_166_merged_banks_4_cache {
	// RAM Box: {[6, 2006], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_167_merged_banks_4_cache {
	// RAM Box: {[7, 2007], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_168_merged_banks_4_cache {
	// RAM Box: {[8, 2008], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_169_merged_banks_4_cache {
	// RAM Box: {[9, 2009], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_170_merged_banks_4_cache {
	// RAM Box: {[10, 2010], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_171_merged_banks_4_cache {
	// RAM Box: {[11, 2011], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_172_merged_banks_4_cache {
	// RAM Box: {[12, 2012], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_173_merged_banks_4_cache {
	// RAM Box: {[13, 2013], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_174_merged_banks_4_cache {
	// RAM Box: {[14, 2014], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_stg7_1_merged587_175_merged_banks_4_cache {
	// RAM Box: {[15, 2015], [0, 1086]}
	// Capacity: 129
	// # of read delays: 3
  // 0, 1, 128
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 126> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_128() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 126
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 126 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg7_cache {
  // Reader addrs...
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[1 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[2 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[3 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[4 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[5 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[6 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[7 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[8 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[9 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[10 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[11 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[12 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[13 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[14 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[15 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[16 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[16 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[16 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[17 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[1 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[1 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
    // { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // # of banks: 16
  stg7_stg7_1_merged587_160_merged_banks_4_cache stg7_stg7_1_merged587_160_merged_banks_4;
  stg7_stg7_1_merged587_161_merged_banks_4_cache stg7_stg7_1_merged587_161_merged_banks_4;
  stg7_stg7_1_merged587_162_merged_banks_4_cache stg7_stg7_1_merged587_162_merged_banks_4;
  stg7_stg7_1_merged587_163_merged_banks_4_cache stg7_stg7_1_merged587_163_merged_banks_4;
  stg7_stg7_1_merged587_164_merged_banks_4_cache stg7_stg7_1_merged587_164_merged_banks_4;
  stg7_stg7_1_merged587_165_merged_banks_4_cache stg7_stg7_1_merged587_165_merged_banks_4;
  stg7_stg7_1_merged587_166_merged_banks_4_cache stg7_stg7_1_merged587_166_merged_banks_4;
  stg7_stg7_1_merged587_167_merged_banks_4_cache stg7_stg7_1_merged587_167_merged_banks_4;
  stg7_stg7_1_merged587_168_merged_banks_4_cache stg7_stg7_1_merged587_168_merged_banks_4;
  stg7_stg7_1_merged587_169_merged_banks_4_cache stg7_stg7_1_merged587_169_merged_banks_4;
  stg7_stg7_1_merged587_170_merged_banks_4_cache stg7_stg7_1_merged587_170_merged_banks_4;
  stg7_stg7_1_merged587_171_merged_banks_4_cache stg7_stg7_1_merged587_171_merged_banks_4;
  stg7_stg7_1_merged587_172_merged_banks_4_cache stg7_stg7_1_merged587_172_merged_banks_4;
  stg7_stg7_1_merged587_173_merged_banks_4_cache stg7_stg7_1_merged587_173_merged_banks_4;
  stg7_stg7_1_merged587_174_merged_banks_4_cache stg7_stg7_1_merged587_174_merged_banks_4;
  stg7_stg7_1_merged587_175_merged_banks_4_cache stg7_stg7_1_merged587_175_merged_banks_4;
};



inline void stg7_stg7_1_merged587_160_write(hw_uint<16>& stg7_stg7_1_merged587_160, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_160_merged_banks_4.push(stg7_stg7_1_merged587_160);
}

inline void stg7_stg7_1_merged587_161_write(hw_uint<16>& stg7_stg7_1_merged587_161, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_161_merged_banks_4.push(stg7_stg7_1_merged587_161);
}

inline void stg7_stg7_1_merged587_162_write(hw_uint<16>& stg7_stg7_1_merged587_162, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_162_merged_banks_4.push(stg7_stg7_1_merged587_162);
}

inline void stg7_stg7_1_merged587_163_write(hw_uint<16>& stg7_stg7_1_merged587_163, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_163_merged_banks_4.push(stg7_stg7_1_merged587_163);
}

inline void stg7_stg7_1_merged587_164_write(hw_uint<16>& stg7_stg7_1_merged587_164, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_164_merged_banks_4.push(stg7_stg7_1_merged587_164);
}

inline void stg7_stg7_1_merged587_165_write(hw_uint<16>& stg7_stg7_1_merged587_165, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_165_merged_banks_4.push(stg7_stg7_1_merged587_165);
}

inline void stg7_stg7_1_merged587_166_write(hw_uint<16>& stg7_stg7_1_merged587_166, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_166_merged_banks_4.push(stg7_stg7_1_merged587_166);
}

inline void stg7_stg7_1_merged587_167_write(hw_uint<16>& stg7_stg7_1_merged587_167, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_167_merged_banks_4.push(stg7_stg7_1_merged587_167);
}

inline void stg7_stg7_1_merged587_168_write(hw_uint<16>& stg7_stg7_1_merged587_168, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_168_merged_banks_4.push(stg7_stg7_1_merged587_168);
}

inline void stg7_stg7_1_merged587_169_write(hw_uint<16>& stg7_stg7_1_merged587_169, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_169_merged_banks_4.push(stg7_stg7_1_merged587_169);
}

inline void stg7_stg7_1_merged587_170_write(hw_uint<16>& stg7_stg7_1_merged587_170, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_170_merged_banks_4.push(stg7_stg7_1_merged587_170);
}

inline void stg7_stg7_1_merged587_171_write(hw_uint<16>& stg7_stg7_1_merged587_171, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_171_merged_banks_4.push(stg7_stg7_1_merged587_171);
}

inline void stg7_stg7_1_merged587_172_write(hw_uint<16>& stg7_stg7_1_merged587_172, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_172_merged_banks_4.push(stg7_stg7_1_merged587_172);
}

inline void stg7_stg7_1_merged587_173_write(hw_uint<16>& stg7_stg7_1_merged587_173, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_173_merged_banks_4.push(stg7_stg7_1_merged587_173);
}

inline void stg7_stg7_1_merged587_174_write(hw_uint<16>& stg7_stg7_1_merged587_174, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_174_merged_banks_4.push(stg7_stg7_1_merged587_174);
}

inline void stg7_stg7_1_merged587_175_write(hw_uint<16>& stg7_stg7_1_merged587_175, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
  stg7.stg7_stg7_1_merged587_175_merged_banks_4.push(stg7_stg7_1_merged587_175);
}

inline hw_uint<16> stg7_stg8_1_merged590_100_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_100 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[1 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_161 = stg7.stg7_stg7_1_merged587_161_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_161;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_101_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_101 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_162 = stg7.stg7_stg7_1_merged587_162_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_162;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_102_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_102 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[2 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_162 = stg7.stg7_stg7_1_merged587_162_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_162;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_103_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_103 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_163 = stg7.stg7_stg7_1_merged587_163_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_163;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_104_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_104 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_162 = stg7.stg7_stg7_1_merged587_162_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_162;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_105_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_105 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_163 = stg7.stg7_stg7_1_merged587_163_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_163;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_106_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_106 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[3 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_163 = stg7.stg7_stg7_1_merged587_163_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_163;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_107_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_107 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_164 = stg7.stg7_stg7_1_merged587_164_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_164;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_108_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_108 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[3 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_163 = stg7.stg7_stg7_1_merged587_163_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_163;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_109_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_109 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_164 = stg7.stg7_stg7_1_merged587_164_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_164;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_110_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_110 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[4 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_164 = stg7.stg7_stg7_1_merged587_164_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_164;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_111_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_111 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_165 = stg7.stg7_stg7_1_merged587_165_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_165;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_112_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_112 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[4 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_164 = stg7.stg7_stg7_1_merged587_164_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_164;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_113_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_113 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_165 = stg7.stg7_stg7_1_merged587_165_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_165;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_114_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_114 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[5 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_165 = stg7.stg7_stg7_1_merged587_165_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_165;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_115_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_115 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_166 = stg7.stg7_stg7_1_merged587_166_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_166;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_116_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_116 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[5 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_165 = stg7.stg7_stg7_1_merged587_165_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_165;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_117_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_117 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_166 = stg7.stg7_stg7_1_merged587_166_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_166;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_118_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_118 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[6 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_166 = stg7.stg7_stg7_1_merged587_166_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_166;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_119_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_119 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_167 = stg7.stg7_stg7_1_merged587_167_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_167;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_120_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_120 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[6 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_166 = stg7.stg7_stg7_1_merged587_166_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_166;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_121_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_121 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_167 = stg7.stg7_stg7_1_merged587_167_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_167;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_122_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_122 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[7 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_167 = stg7.stg7_stg7_1_merged587_167_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_167;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_123_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_123 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_168 = stg7.stg7_stg7_1_merged587_168_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_168;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_124_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_124 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[7 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_167 = stg7.stg7_stg7_1_merged587_167_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_167;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_125_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_125 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_168 = stg7.stg7_stg7_1_merged587_168_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_168;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_126_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_126 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[8 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_168 = stg7.stg7_stg7_1_merged587_168_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_168;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_127_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_127 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_169 = stg7.stg7_stg7_1_merged587_169_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_169;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_128_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_128 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[8 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_168 = stg7.stg7_stg7_1_merged587_168_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_168;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_129_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_129 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_169 = stg7.stg7_stg7_1_merged587_169_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_169;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_130_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_130 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[9 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_169 = stg7.stg7_stg7_1_merged587_169_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_169;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_131_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_131 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_170 = stg7.stg7_stg7_1_merged587_170_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_170;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_132_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_132 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[9 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_169 = stg7.stg7_stg7_1_merged587_169_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_169;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_133_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_133 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_170 = stg7.stg7_stg7_1_merged587_170_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_170;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_134_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_134 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[10 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_170 = stg7.stg7_stg7_1_merged587_170_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_170;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_135_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_135 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_171 = stg7.stg7_stg7_1_merged587_171_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_171;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_136_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_136 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[10 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_170 = stg7.stg7_stg7_1_merged587_170_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_170;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_137_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_137 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_171 = stg7.stg7_stg7_1_merged587_171_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_171;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_138_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_138 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[11 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_171 = stg7.stg7_stg7_1_merged587_171_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_171;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_139_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_139 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_172 = stg7.stg7_stg7_1_merged587_172_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_172;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_140_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_140 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[11 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_171 = stg7.stg7_stg7_1_merged587_171_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_171;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_141_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_141 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_172 = stg7.stg7_stg7_1_merged587_172_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_172;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_142_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_142 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[12 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_172 = stg7.stg7_stg7_1_merged587_172_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_172;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_143_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_143 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_173 = stg7.stg7_stg7_1_merged587_173_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_173;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_144_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_144 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[12 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_172 = stg7.stg7_stg7_1_merged587_172_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_172;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_145_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_145 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_173 = stg7.stg7_stg7_1_merged587_173_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_173;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_146_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_146 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[13 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_173 = stg7.stg7_stg7_1_merged587_173_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_173;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_147_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_147 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_174 = stg7.stg7_stg7_1_merged587_174_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_174;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_148_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_148 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[13 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_173 = stg7.stg7_stg7_1_merged587_173_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_173;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_149_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_149 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_174 = stg7.stg7_stg7_1_merged587_174_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_174;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_150_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_150 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[14 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_174 = stg7.stg7_stg7_1_merged587_174_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_174;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_151_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_151 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_175 = stg7.stg7_stg7_1_merged587_175_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_175;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_152_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_152 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[14 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_174 = stg7.stg7_stg7_1_merged587_174_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_174;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_153_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_153 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_175 = stg7.stg7_stg7_1_merged587_175_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_175;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_154_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_154 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[15 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_175 = stg7.stg7_stg7_1_merged587_175_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_175;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_155_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_155 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[16 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_160 = stg7.stg7_stg7_1_merged587_160_merged_banks_4.peek_127();
  return value_stg7_stg7_1_merged587_160;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_156_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_156 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[15 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_175 = stg7.stg7_stg7_1_merged587_175_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_175;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_157_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_157 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[16 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_160 = stg7.stg7_stg7_1_merged587_160_merged_banks_4.peek_127();
  return value_stg7_stg7_1_merged587_160;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_158_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_158 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[16 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_160 = stg7.stg7_stg7_1_merged587_160_merged_banks_4.peek_0();
  return value_stg7_stg7_1_merged587_160;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_159_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_159 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[17 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_161 = stg7.stg7_stg7_1_merged587_161_merged_banks_4.peek_127();
  return value_stg7_stg7_1_merged587_161;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_96_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_96 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_160 = stg7.stg7_stg7_1_merged587_160_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_160;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_97_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_97 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[1 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_161 = stg7.stg7_stg7_1_merged587_161_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_161;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_98_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_98 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[1 + 16stg8_1, 1 + stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_161 = stg7.stg7_stg7_1_merged587_161_merged_banks_4.peek_1();
  return value_stg7_stg7_1_merged587_161;
  return 0;
}

inline hw_uint<16> stg7_stg8_1_merged590_99_select(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg7_stg8_1_merged590_99 read pattern: { stg8_1_merged590[root = 0, stg8_0, stg8_1] -> stg7[2 + 16stg8_1, stg8_0] : 0 <= stg8_0 <= 1085 and 0 <= stg8_1 <= 125 }
  // Read schedule : { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  // Write schedule: { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
  auto value_stg7_stg7_1_merged587_162 = stg7.stg7_stg7_1_merged587_162_merged_banks_4.peek_128();
  return value_stg7_stg7_1_merged587_162;
  return 0;
}

// # of bundles = 2
// stg7_1_merged587_write
//	stg7_stg7_1_merged587_160
//	stg7_stg7_1_merged587_161
//	stg7_stg7_1_merged587_162
//	stg7_stg7_1_merged587_163
//	stg7_stg7_1_merged587_164
//	stg7_stg7_1_merged587_165
//	stg7_stg7_1_merged587_166
//	stg7_stg7_1_merged587_167
//	stg7_stg7_1_merged587_168
//	stg7_stg7_1_merged587_169
//	stg7_stg7_1_merged587_170
//	stg7_stg7_1_merged587_171
//	stg7_stg7_1_merged587_172
//	stg7_stg7_1_merged587_173
//	stg7_stg7_1_merged587_174
//	stg7_stg7_1_merged587_175
inline void stg7_stg7_1_merged587_write_bundle_write(hw_uint<256>& stg7_1_merged587_write, stg7_cache& stg7, int root, int stg7_0, int stg7_1, int dynamic_address) {
	hw_uint<16> stg7_stg7_1_merged587_160_res = stg7_1_merged587_write.extract<0, 15>();
	stg7_stg7_1_merged587_160_write(stg7_stg7_1_merged587_160_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_161_res = stg7_1_merged587_write.extract<16, 31>();
	stg7_stg7_1_merged587_161_write(stg7_stg7_1_merged587_161_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_162_res = stg7_1_merged587_write.extract<32, 47>();
	stg7_stg7_1_merged587_162_write(stg7_stg7_1_merged587_162_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_163_res = stg7_1_merged587_write.extract<48, 63>();
	stg7_stg7_1_merged587_163_write(stg7_stg7_1_merged587_163_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_164_res = stg7_1_merged587_write.extract<64, 79>();
	stg7_stg7_1_merged587_164_write(stg7_stg7_1_merged587_164_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_165_res = stg7_1_merged587_write.extract<80, 95>();
	stg7_stg7_1_merged587_165_write(stg7_stg7_1_merged587_165_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_166_res = stg7_1_merged587_write.extract<96, 111>();
	stg7_stg7_1_merged587_166_write(stg7_stg7_1_merged587_166_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_167_res = stg7_1_merged587_write.extract<112, 127>();
	stg7_stg7_1_merged587_167_write(stg7_stg7_1_merged587_167_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_168_res = stg7_1_merged587_write.extract<128, 143>();
	stg7_stg7_1_merged587_168_write(stg7_stg7_1_merged587_168_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_169_res = stg7_1_merged587_write.extract<144, 159>();
	stg7_stg7_1_merged587_169_write(stg7_stg7_1_merged587_169_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_170_res = stg7_1_merged587_write.extract<160, 175>();
	stg7_stg7_1_merged587_170_write(stg7_stg7_1_merged587_170_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_171_res = stg7_1_merged587_write.extract<176, 191>();
	stg7_stg7_1_merged587_171_write(stg7_stg7_1_merged587_171_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_172_res = stg7_1_merged587_write.extract<192, 207>();
	stg7_stg7_1_merged587_172_write(stg7_stg7_1_merged587_172_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_173_res = stg7_1_merged587_write.extract<208, 223>();
	stg7_stg7_1_merged587_173_write(stg7_stg7_1_merged587_173_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_174_res = stg7_1_merged587_write.extract<224, 239>();
	stg7_stg7_1_merged587_174_write(stg7_stg7_1_merged587_174_res, stg7, root, stg7_0, stg7_1, dynamic_address);
	hw_uint<16> stg7_stg7_1_merged587_175_res = stg7_1_merged587_write.extract<240, 255>();
	stg7_stg7_1_merged587_175_write(stg7_stg7_1_merged587_175_res, stg7, root, stg7_0, stg7_1, dynamic_address);
}

// stg8_1_merged590_read
//	stg7_stg8_1_merged590_96
//	stg7_stg8_1_merged590_97
//	stg7_stg8_1_merged590_98
//	stg7_stg8_1_merged590_99
//	stg7_stg8_1_merged590_100
//	stg7_stg8_1_merged590_101
//	stg7_stg8_1_merged590_102
//	stg7_stg8_1_merged590_103
//	stg7_stg8_1_merged590_104
//	stg7_stg8_1_merged590_105
//	stg7_stg8_1_merged590_106
//	stg7_stg8_1_merged590_107
//	stg7_stg8_1_merged590_108
//	stg7_stg8_1_merged590_109
//	stg7_stg8_1_merged590_110
//	stg7_stg8_1_merged590_111
//	stg7_stg8_1_merged590_112
//	stg7_stg8_1_merged590_113
//	stg7_stg8_1_merged590_114
//	stg7_stg8_1_merged590_115
//	stg7_stg8_1_merged590_116
//	stg7_stg8_1_merged590_117
//	stg7_stg8_1_merged590_118
//	stg7_stg8_1_merged590_119
//	stg7_stg8_1_merged590_120
//	stg7_stg8_1_merged590_121
//	stg7_stg8_1_merged590_122
//	stg7_stg8_1_merged590_123
//	stg7_stg8_1_merged590_124
//	stg7_stg8_1_merged590_125
//	stg7_stg8_1_merged590_126
//	stg7_stg8_1_merged590_127
//	stg7_stg8_1_merged590_128
//	stg7_stg8_1_merged590_129
//	stg7_stg8_1_merged590_130
//	stg7_stg8_1_merged590_131
//	stg7_stg8_1_merged590_132
//	stg7_stg8_1_merged590_133
//	stg7_stg8_1_merged590_134
//	stg7_stg8_1_merged590_135
//	stg7_stg8_1_merged590_136
//	stg7_stg8_1_merged590_137
//	stg7_stg8_1_merged590_138
//	stg7_stg8_1_merged590_139
//	stg7_stg8_1_merged590_140
//	stg7_stg8_1_merged590_141
//	stg7_stg8_1_merged590_142
//	stg7_stg8_1_merged590_143
//	stg7_stg8_1_merged590_144
//	stg7_stg8_1_merged590_145
//	stg7_stg8_1_merged590_146
//	stg7_stg8_1_merged590_147
//	stg7_stg8_1_merged590_148
//	stg7_stg8_1_merged590_149
//	stg7_stg8_1_merged590_150
//	stg7_stg8_1_merged590_151
//	stg7_stg8_1_merged590_152
//	stg7_stg8_1_merged590_153
//	stg7_stg8_1_merged590_154
//	stg7_stg8_1_merged590_155
//	stg7_stg8_1_merged590_156
//	stg7_stg8_1_merged590_157
//	stg7_stg8_1_merged590_158
//	stg7_stg8_1_merged590_159
inline hw_uint<1024> stg7_stg8_1_merged590_read_bundle_read(stg7_cache& stg7, int root, int stg8_0, int stg8_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg7_stg8_1_merged590_96
    // stg7_stg8_1_merged590_97
    // stg7_stg8_1_merged590_98
    // stg7_stg8_1_merged590_99
    // stg7_stg8_1_merged590_100
    // stg7_stg8_1_merged590_101
    // stg7_stg8_1_merged590_102
    // stg7_stg8_1_merged590_103
    // stg7_stg8_1_merged590_104
    // stg7_stg8_1_merged590_105
    // stg7_stg8_1_merged590_106
    // stg7_stg8_1_merged590_107
    // stg7_stg8_1_merged590_108
    // stg7_stg8_1_merged590_109
    // stg7_stg8_1_merged590_110
    // stg7_stg8_1_merged590_111
    // stg7_stg8_1_merged590_112
    // stg7_stg8_1_merged590_113
    // stg7_stg8_1_merged590_114
    // stg7_stg8_1_merged590_115
    // stg7_stg8_1_merged590_116
    // stg7_stg8_1_merged590_117
    // stg7_stg8_1_merged590_118
    // stg7_stg8_1_merged590_119
    // stg7_stg8_1_merged590_120
    // stg7_stg8_1_merged590_121
    // stg7_stg8_1_merged590_122
    // stg7_stg8_1_merged590_123
    // stg7_stg8_1_merged590_124
    // stg7_stg8_1_merged590_125
    // stg7_stg8_1_merged590_126
    // stg7_stg8_1_merged590_127
    // stg7_stg8_1_merged590_128
    // stg7_stg8_1_merged590_129
    // stg7_stg8_1_merged590_130
    // stg7_stg8_1_merged590_131
    // stg7_stg8_1_merged590_132
    // stg7_stg8_1_merged590_133
    // stg7_stg8_1_merged590_134
    // stg7_stg8_1_merged590_135
    // stg7_stg8_1_merged590_136
    // stg7_stg8_1_merged590_137
    // stg7_stg8_1_merged590_138
    // stg7_stg8_1_merged590_139
    // stg7_stg8_1_merged590_140
    // stg7_stg8_1_merged590_141
    // stg7_stg8_1_merged590_142
    // stg7_stg8_1_merged590_143
    // stg7_stg8_1_merged590_144
    // stg7_stg8_1_merged590_145
    // stg7_stg8_1_merged590_146
    // stg7_stg8_1_merged590_147
    // stg7_stg8_1_merged590_148
    // stg7_stg8_1_merged590_149
    // stg7_stg8_1_merged590_150
    // stg7_stg8_1_merged590_151
    // stg7_stg8_1_merged590_152
    // stg7_stg8_1_merged590_153
    // stg7_stg8_1_merged590_154
    // stg7_stg8_1_merged590_155
    // stg7_stg8_1_merged590_156
    // stg7_stg8_1_merged590_157
    // stg7_stg8_1_merged590_158
    // stg7_stg8_1_merged590_159

	hw_uint<1024> result;
	hw_uint<16> stg7_stg8_1_merged590_96_res = stg7_stg8_1_merged590_96_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<0, 1024>(result, stg7_stg8_1_merged590_96_res);
	hw_uint<16> stg7_stg8_1_merged590_97_res = stg7_stg8_1_merged590_97_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<16, 1024>(result, stg7_stg8_1_merged590_97_res);
	hw_uint<16> stg7_stg8_1_merged590_98_res = stg7_stg8_1_merged590_98_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<32, 1024>(result, stg7_stg8_1_merged590_98_res);
	hw_uint<16> stg7_stg8_1_merged590_99_res = stg7_stg8_1_merged590_99_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<48, 1024>(result, stg7_stg8_1_merged590_99_res);
	hw_uint<16> stg7_stg8_1_merged590_100_res = stg7_stg8_1_merged590_100_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<64, 1024>(result, stg7_stg8_1_merged590_100_res);
	hw_uint<16> stg7_stg8_1_merged590_101_res = stg7_stg8_1_merged590_101_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<80, 1024>(result, stg7_stg8_1_merged590_101_res);
	hw_uint<16> stg7_stg8_1_merged590_102_res = stg7_stg8_1_merged590_102_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<96, 1024>(result, stg7_stg8_1_merged590_102_res);
	hw_uint<16> stg7_stg8_1_merged590_103_res = stg7_stg8_1_merged590_103_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<112, 1024>(result, stg7_stg8_1_merged590_103_res);
	hw_uint<16> stg7_stg8_1_merged590_104_res = stg7_stg8_1_merged590_104_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<128, 1024>(result, stg7_stg8_1_merged590_104_res);
	hw_uint<16> stg7_stg8_1_merged590_105_res = stg7_stg8_1_merged590_105_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<144, 1024>(result, stg7_stg8_1_merged590_105_res);
	hw_uint<16> stg7_stg8_1_merged590_106_res = stg7_stg8_1_merged590_106_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<160, 1024>(result, stg7_stg8_1_merged590_106_res);
	hw_uint<16> stg7_stg8_1_merged590_107_res = stg7_stg8_1_merged590_107_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<176, 1024>(result, stg7_stg8_1_merged590_107_res);
	hw_uint<16> stg7_stg8_1_merged590_108_res = stg7_stg8_1_merged590_108_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<192, 1024>(result, stg7_stg8_1_merged590_108_res);
	hw_uint<16> stg7_stg8_1_merged590_109_res = stg7_stg8_1_merged590_109_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<208, 1024>(result, stg7_stg8_1_merged590_109_res);
	hw_uint<16> stg7_stg8_1_merged590_110_res = stg7_stg8_1_merged590_110_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<224, 1024>(result, stg7_stg8_1_merged590_110_res);
	hw_uint<16> stg7_stg8_1_merged590_111_res = stg7_stg8_1_merged590_111_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<240, 1024>(result, stg7_stg8_1_merged590_111_res);
	hw_uint<16> stg7_stg8_1_merged590_112_res = stg7_stg8_1_merged590_112_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<256, 1024>(result, stg7_stg8_1_merged590_112_res);
	hw_uint<16> stg7_stg8_1_merged590_113_res = stg7_stg8_1_merged590_113_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<272, 1024>(result, stg7_stg8_1_merged590_113_res);
	hw_uint<16> stg7_stg8_1_merged590_114_res = stg7_stg8_1_merged590_114_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<288, 1024>(result, stg7_stg8_1_merged590_114_res);
	hw_uint<16> stg7_stg8_1_merged590_115_res = stg7_stg8_1_merged590_115_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<304, 1024>(result, stg7_stg8_1_merged590_115_res);
	hw_uint<16> stg7_stg8_1_merged590_116_res = stg7_stg8_1_merged590_116_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<320, 1024>(result, stg7_stg8_1_merged590_116_res);
	hw_uint<16> stg7_stg8_1_merged590_117_res = stg7_stg8_1_merged590_117_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<336, 1024>(result, stg7_stg8_1_merged590_117_res);
	hw_uint<16> stg7_stg8_1_merged590_118_res = stg7_stg8_1_merged590_118_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<352, 1024>(result, stg7_stg8_1_merged590_118_res);
	hw_uint<16> stg7_stg8_1_merged590_119_res = stg7_stg8_1_merged590_119_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<368, 1024>(result, stg7_stg8_1_merged590_119_res);
	hw_uint<16> stg7_stg8_1_merged590_120_res = stg7_stg8_1_merged590_120_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<384, 1024>(result, stg7_stg8_1_merged590_120_res);
	hw_uint<16> stg7_stg8_1_merged590_121_res = stg7_stg8_1_merged590_121_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<400, 1024>(result, stg7_stg8_1_merged590_121_res);
	hw_uint<16> stg7_stg8_1_merged590_122_res = stg7_stg8_1_merged590_122_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<416, 1024>(result, stg7_stg8_1_merged590_122_res);
	hw_uint<16> stg7_stg8_1_merged590_123_res = stg7_stg8_1_merged590_123_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<432, 1024>(result, stg7_stg8_1_merged590_123_res);
	hw_uint<16> stg7_stg8_1_merged590_124_res = stg7_stg8_1_merged590_124_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<448, 1024>(result, stg7_stg8_1_merged590_124_res);
	hw_uint<16> stg7_stg8_1_merged590_125_res = stg7_stg8_1_merged590_125_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<464, 1024>(result, stg7_stg8_1_merged590_125_res);
	hw_uint<16> stg7_stg8_1_merged590_126_res = stg7_stg8_1_merged590_126_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<480, 1024>(result, stg7_stg8_1_merged590_126_res);
	hw_uint<16> stg7_stg8_1_merged590_127_res = stg7_stg8_1_merged590_127_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<496, 1024>(result, stg7_stg8_1_merged590_127_res);
	hw_uint<16> stg7_stg8_1_merged590_128_res = stg7_stg8_1_merged590_128_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<512, 1024>(result, stg7_stg8_1_merged590_128_res);
	hw_uint<16> stg7_stg8_1_merged590_129_res = stg7_stg8_1_merged590_129_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<528, 1024>(result, stg7_stg8_1_merged590_129_res);
	hw_uint<16> stg7_stg8_1_merged590_130_res = stg7_stg8_1_merged590_130_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<544, 1024>(result, stg7_stg8_1_merged590_130_res);
	hw_uint<16> stg7_stg8_1_merged590_131_res = stg7_stg8_1_merged590_131_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<560, 1024>(result, stg7_stg8_1_merged590_131_res);
	hw_uint<16> stg7_stg8_1_merged590_132_res = stg7_stg8_1_merged590_132_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<576, 1024>(result, stg7_stg8_1_merged590_132_res);
	hw_uint<16> stg7_stg8_1_merged590_133_res = stg7_stg8_1_merged590_133_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<592, 1024>(result, stg7_stg8_1_merged590_133_res);
	hw_uint<16> stg7_stg8_1_merged590_134_res = stg7_stg8_1_merged590_134_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<608, 1024>(result, stg7_stg8_1_merged590_134_res);
	hw_uint<16> stg7_stg8_1_merged590_135_res = stg7_stg8_1_merged590_135_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<624, 1024>(result, stg7_stg8_1_merged590_135_res);
	hw_uint<16> stg7_stg8_1_merged590_136_res = stg7_stg8_1_merged590_136_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<640, 1024>(result, stg7_stg8_1_merged590_136_res);
	hw_uint<16> stg7_stg8_1_merged590_137_res = stg7_stg8_1_merged590_137_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<656, 1024>(result, stg7_stg8_1_merged590_137_res);
	hw_uint<16> stg7_stg8_1_merged590_138_res = stg7_stg8_1_merged590_138_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<672, 1024>(result, stg7_stg8_1_merged590_138_res);
	hw_uint<16> stg7_stg8_1_merged590_139_res = stg7_stg8_1_merged590_139_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<688, 1024>(result, stg7_stg8_1_merged590_139_res);
	hw_uint<16> stg7_stg8_1_merged590_140_res = stg7_stg8_1_merged590_140_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<704, 1024>(result, stg7_stg8_1_merged590_140_res);
	hw_uint<16> stg7_stg8_1_merged590_141_res = stg7_stg8_1_merged590_141_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<720, 1024>(result, stg7_stg8_1_merged590_141_res);
	hw_uint<16> stg7_stg8_1_merged590_142_res = stg7_stg8_1_merged590_142_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<736, 1024>(result, stg7_stg8_1_merged590_142_res);
	hw_uint<16> stg7_stg8_1_merged590_143_res = stg7_stg8_1_merged590_143_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<752, 1024>(result, stg7_stg8_1_merged590_143_res);
	hw_uint<16> stg7_stg8_1_merged590_144_res = stg7_stg8_1_merged590_144_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<768, 1024>(result, stg7_stg8_1_merged590_144_res);
	hw_uint<16> stg7_stg8_1_merged590_145_res = stg7_stg8_1_merged590_145_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<784, 1024>(result, stg7_stg8_1_merged590_145_res);
	hw_uint<16> stg7_stg8_1_merged590_146_res = stg7_stg8_1_merged590_146_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<800, 1024>(result, stg7_stg8_1_merged590_146_res);
	hw_uint<16> stg7_stg8_1_merged590_147_res = stg7_stg8_1_merged590_147_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<816, 1024>(result, stg7_stg8_1_merged590_147_res);
	hw_uint<16> stg7_stg8_1_merged590_148_res = stg7_stg8_1_merged590_148_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<832, 1024>(result, stg7_stg8_1_merged590_148_res);
	hw_uint<16> stg7_stg8_1_merged590_149_res = stg7_stg8_1_merged590_149_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<848, 1024>(result, stg7_stg8_1_merged590_149_res);
	hw_uint<16> stg7_stg8_1_merged590_150_res = stg7_stg8_1_merged590_150_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<864, 1024>(result, stg7_stg8_1_merged590_150_res);
	hw_uint<16> stg7_stg8_1_merged590_151_res = stg7_stg8_1_merged590_151_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<880, 1024>(result, stg7_stg8_1_merged590_151_res);
	hw_uint<16> stg7_stg8_1_merged590_152_res = stg7_stg8_1_merged590_152_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<896, 1024>(result, stg7_stg8_1_merged590_152_res);
	hw_uint<16> stg7_stg8_1_merged590_153_res = stg7_stg8_1_merged590_153_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<912, 1024>(result, stg7_stg8_1_merged590_153_res);
	hw_uint<16> stg7_stg8_1_merged590_154_res = stg7_stg8_1_merged590_154_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<928, 1024>(result, stg7_stg8_1_merged590_154_res);
	hw_uint<16> stg7_stg8_1_merged590_155_res = stg7_stg8_1_merged590_155_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<944, 1024>(result, stg7_stg8_1_merged590_155_res);
	hw_uint<16> stg7_stg8_1_merged590_156_res = stg7_stg8_1_merged590_156_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<960, 1024>(result, stg7_stg8_1_merged590_156_res);
	hw_uint<16> stg7_stg8_1_merged590_157_res = stg7_stg8_1_merged590_157_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<976, 1024>(result, stg7_stg8_1_merged590_157_res);
	hw_uint<16> stg7_stg8_1_merged590_158_res = stg7_stg8_1_merged590_158_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<992, 1024>(result, stg7_stg8_1_merged590_158_res);
	hw_uint<16> stg7_stg8_1_merged590_159_res = stg7_stg8_1_merged590_159_select(stg7, root, stg8_0, stg8_1, dynamic_address);
	set_at<1008, 1024>(result, stg7_stg8_1_merged590_159_res);
	return result;
}

struct stg8_stg8_1_merged590_80_merged_banks_4_cache {
	// RAM Box: {[0, 2000], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 126, 127
	hw_uint<16> f0;
	fifo<hw_uint<16>, 125> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_126() {
		return f2;
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_81_merged_banks_4_cache {
	// RAM Box: {[1, 2001], [0, 1084]}
	// Capacity: 128
	// # of read delays: 4
  // 0, 1, 126, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}

	inline hw_uint<16> peek_127() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_82_merged_banks_4_cache {
	// RAM Box: {[2, 1986], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_83_merged_banks_4_cache {
	// RAM Box: {[3, 1987], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_84_merged_banks_4_cache {
	// RAM Box: {[4, 1988], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_85_merged_banks_4_cache {
	// RAM Box: {[5, 1989], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_86_merged_banks_4_cache {
	// RAM Box: {[6, 1990], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_87_merged_banks_4_cache {
	// RAM Box: {[7, 1991], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_88_merged_banks_4_cache {
	// RAM Box: {[8, 1992], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_89_merged_banks_4_cache {
	// RAM Box: {[9, 1993], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_90_merged_banks_4_cache {
	// RAM Box: {[10, 1994], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_91_merged_banks_4_cache {
	// RAM Box: {[11, 1995], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_92_merged_banks_4_cache {
	// RAM Box: {[12, 1996], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_93_merged_banks_4_cache {
	// RAM Box: {[13, 1997], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_94_merged_banks_4_cache {
	// RAM Box: {[14, 1998], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_stg8_1_merged590_95_merged_banks_4_cache {
	// RAM Box: {[15, 1999], [0, 1085]}
	// Capacity: 128
	// # of read delays: 3
  // 0, 1, 127
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 125> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_127() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 125
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 125 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg8_cache {
  // Reader addrs...
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[1 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[1 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[1 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[2 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[3 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[4 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[5 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[6 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[7 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[8 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[9 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[10 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[11 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[12 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[13 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[14 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[15 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[16 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[16 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[16 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
    // { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[17 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // # of banks: 16
  stg8_stg8_1_merged590_80_merged_banks_4_cache stg8_stg8_1_merged590_80_merged_banks_4;
  stg8_stg8_1_merged590_81_merged_banks_4_cache stg8_stg8_1_merged590_81_merged_banks_4;
  stg8_stg8_1_merged590_82_merged_banks_4_cache stg8_stg8_1_merged590_82_merged_banks_4;
  stg8_stg8_1_merged590_83_merged_banks_4_cache stg8_stg8_1_merged590_83_merged_banks_4;
  stg8_stg8_1_merged590_84_merged_banks_4_cache stg8_stg8_1_merged590_84_merged_banks_4;
  stg8_stg8_1_merged590_85_merged_banks_4_cache stg8_stg8_1_merged590_85_merged_banks_4;
  stg8_stg8_1_merged590_86_merged_banks_4_cache stg8_stg8_1_merged590_86_merged_banks_4;
  stg8_stg8_1_merged590_87_merged_banks_4_cache stg8_stg8_1_merged590_87_merged_banks_4;
  stg8_stg8_1_merged590_88_merged_banks_4_cache stg8_stg8_1_merged590_88_merged_banks_4;
  stg8_stg8_1_merged590_89_merged_banks_4_cache stg8_stg8_1_merged590_89_merged_banks_4;
  stg8_stg8_1_merged590_90_merged_banks_4_cache stg8_stg8_1_merged590_90_merged_banks_4;
  stg8_stg8_1_merged590_91_merged_banks_4_cache stg8_stg8_1_merged590_91_merged_banks_4;
  stg8_stg8_1_merged590_92_merged_banks_4_cache stg8_stg8_1_merged590_92_merged_banks_4;
  stg8_stg8_1_merged590_93_merged_banks_4_cache stg8_stg8_1_merged590_93_merged_banks_4;
  stg8_stg8_1_merged590_94_merged_banks_4_cache stg8_stg8_1_merged590_94_merged_banks_4;
  stg8_stg8_1_merged590_95_merged_banks_4_cache stg8_stg8_1_merged590_95_merged_banks_4;
};



inline void stg8_stg8_1_merged590_80_write(hw_uint<16>& stg8_stg8_1_merged590_80, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_80_merged_banks_4.push(stg8_stg8_1_merged590_80);
}

inline void stg8_stg8_1_merged590_81_write(hw_uint<16>& stg8_stg8_1_merged590_81, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_81_merged_banks_4.push(stg8_stg8_1_merged590_81);
}

inline void stg8_stg8_1_merged590_82_write(hw_uint<16>& stg8_stg8_1_merged590_82, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_82_merged_banks_4.push(stg8_stg8_1_merged590_82);
}

inline void stg8_stg8_1_merged590_83_write(hw_uint<16>& stg8_stg8_1_merged590_83, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_83_merged_banks_4.push(stg8_stg8_1_merged590_83);
}

inline void stg8_stg8_1_merged590_84_write(hw_uint<16>& stg8_stg8_1_merged590_84, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_84_merged_banks_4.push(stg8_stg8_1_merged590_84);
}

inline void stg8_stg8_1_merged590_85_write(hw_uint<16>& stg8_stg8_1_merged590_85, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_85_merged_banks_4.push(stg8_stg8_1_merged590_85);
}

inline void stg8_stg8_1_merged590_86_write(hw_uint<16>& stg8_stg8_1_merged590_86, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_86_merged_banks_4.push(stg8_stg8_1_merged590_86);
}

inline void stg8_stg8_1_merged590_87_write(hw_uint<16>& stg8_stg8_1_merged590_87, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_87_merged_banks_4.push(stg8_stg8_1_merged590_87);
}

inline void stg8_stg8_1_merged590_88_write(hw_uint<16>& stg8_stg8_1_merged590_88, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_88_merged_banks_4.push(stg8_stg8_1_merged590_88);
}

inline void stg8_stg8_1_merged590_89_write(hw_uint<16>& stg8_stg8_1_merged590_89, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_89_merged_banks_4.push(stg8_stg8_1_merged590_89);
}

inline void stg8_stg8_1_merged590_90_write(hw_uint<16>& stg8_stg8_1_merged590_90, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_90_merged_banks_4.push(stg8_stg8_1_merged590_90);
}

inline void stg8_stg8_1_merged590_91_write(hw_uint<16>& stg8_stg8_1_merged590_91, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_91_merged_banks_4.push(stg8_stg8_1_merged590_91);
}

inline void stg8_stg8_1_merged590_92_write(hw_uint<16>& stg8_stg8_1_merged590_92, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_92_merged_banks_4.push(stg8_stg8_1_merged590_92);
}

inline void stg8_stg8_1_merged590_93_write(hw_uint<16>& stg8_stg8_1_merged590_93, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_93_merged_banks_4.push(stg8_stg8_1_merged590_93);
}

inline void stg8_stg8_1_merged590_94_write(hw_uint<16>& stg8_stg8_1_merged590_94, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_94_merged_banks_4.push(stg8_stg8_1_merged590_94);
}

inline void stg8_stg8_1_merged590_95_write(hw_uint<16>& stg8_stg8_1_merged590_95, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
  stg8.stg8_stg8_1_merged590_95_merged_banks_4.push(stg8_stg8_1_merged590_95);
}

inline hw_uint<16> stg8_stg9_1_merged593_16_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_16 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_80 = stg8.stg8_stg8_1_merged590_80_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_80;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_17_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_17 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[1 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_81 = stg8.stg8_stg8_1_merged590_81_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_81;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_18_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_18 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[1 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_81 = stg8.stg8_stg8_1_merged590_81_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_81;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_19_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_19 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_82 = stg8.stg8_stg8_1_merged590_82_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_82;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_20_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_20 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[1 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_81 = stg8.stg8_stg8_1_merged590_81_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_81;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_21_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_21 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_82 = stg8.stg8_stg8_1_merged590_82_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_82;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_22_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_22 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[2 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_82 = stg8.stg8_stg8_1_merged590_82_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_82;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_23_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_23 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_83 = stg8.stg8_stg8_1_merged590_83_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_83;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_24_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_24 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[2 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_82 = stg8.stg8_stg8_1_merged590_82_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_82;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_25_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_25 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_83 = stg8.stg8_stg8_1_merged590_83_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_83;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_26_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_26 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[3 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_83 = stg8.stg8_stg8_1_merged590_83_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_83;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_27_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_27 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_84 = stg8.stg8_stg8_1_merged590_84_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_84;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_28_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_28 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[3 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_83 = stg8.stg8_stg8_1_merged590_83_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_83;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_29_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_29 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_84 = stg8.stg8_stg8_1_merged590_84_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_84;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_30_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_30 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[4 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_84 = stg8.stg8_stg8_1_merged590_84_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_84;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_31_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_31 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_85 = stg8.stg8_stg8_1_merged590_85_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_85;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_32_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_32 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[4 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_84 = stg8.stg8_stg8_1_merged590_84_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_84;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_33_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_33 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_85 = stg8.stg8_stg8_1_merged590_85_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_85;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_34_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_34 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[5 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_85 = stg8.stg8_stg8_1_merged590_85_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_85;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_35_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_35 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_86 = stg8.stg8_stg8_1_merged590_86_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_86;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_36_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_36 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[5 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_85 = stg8.stg8_stg8_1_merged590_85_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_85;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_37_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_37 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_86 = stg8.stg8_stg8_1_merged590_86_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_86;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_38_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_38 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[6 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_86 = stg8.stg8_stg8_1_merged590_86_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_86;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_39_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_39 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_87 = stg8.stg8_stg8_1_merged590_87_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_87;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_40_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_40 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[6 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_86 = stg8.stg8_stg8_1_merged590_86_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_86;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_41_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_41 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_87 = stg8.stg8_stg8_1_merged590_87_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_87;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_42_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_42 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[7 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_87 = stg8.stg8_stg8_1_merged590_87_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_87;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_43_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_43 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_88 = stg8.stg8_stg8_1_merged590_88_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_88;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_44_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_44 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[7 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_87 = stg8.stg8_stg8_1_merged590_87_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_87;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_45_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_45 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_88 = stg8.stg8_stg8_1_merged590_88_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_88;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_46_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_46 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[8 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_88 = stg8.stg8_stg8_1_merged590_88_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_88;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_47_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_47 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_89 = stg8.stg8_stg8_1_merged590_89_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_89;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_48_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_48 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[8 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_88 = stg8.stg8_stg8_1_merged590_88_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_88;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_49_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_49 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_89 = stg8.stg8_stg8_1_merged590_89_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_89;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_50_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_50 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[9 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_89 = stg8.stg8_stg8_1_merged590_89_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_89;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_51_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_51 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_90 = stg8.stg8_stg8_1_merged590_90_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_90;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_52_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_52 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[9 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_89 = stg8.stg8_stg8_1_merged590_89_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_89;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_53_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_53 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_90 = stg8.stg8_stg8_1_merged590_90_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_90;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_54_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_54 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[10 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_90 = stg8.stg8_stg8_1_merged590_90_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_90;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_55_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_55 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_91 = stg8.stg8_stg8_1_merged590_91_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_91;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_56_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_56 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[10 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_90 = stg8.stg8_stg8_1_merged590_90_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_90;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_57_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_57 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_91 = stg8.stg8_stg8_1_merged590_91_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_91;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_58_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_58 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[11 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_91 = stg8.stg8_stg8_1_merged590_91_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_91;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_59_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_59 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_92 = stg8.stg8_stg8_1_merged590_92_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_92;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_60_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_60 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[11 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_91 = stg8.stg8_stg8_1_merged590_91_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_91;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_61_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_61 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_92 = stg8.stg8_stg8_1_merged590_92_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_92;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_62_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_62 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[12 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_92 = stg8.stg8_stg8_1_merged590_92_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_92;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_63_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_63 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_93 = stg8.stg8_stg8_1_merged590_93_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_93;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_64_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_64 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[12 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_92 = stg8.stg8_stg8_1_merged590_92_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_92;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_65_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_65 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_93 = stg8.stg8_stg8_1_merged590_93_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_93;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_66_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_66 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[13 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_93 = stg8.stg8_stg8_1_merged590_93_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_93;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_67_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_67 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_94 = stg8.stg8_stg8_1_merged590_94_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_94;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_68_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_68 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[13 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_93 = stg8.stg8_stg8_1_merged590_93_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_93;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_69_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_69 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_94 = stg8.stg8_stg8_1_merged590_94_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_94;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_70_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_70 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[14 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_94 = stg8.stg8_stg8_1_merged590_94_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_94;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_71_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_71 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_95 = stg8.stg8_stg8_1_merged590_95_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_95;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_72_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_72 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[14 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_94 = stg8.stg8_stg8_1_merged590_94_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_94;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_73_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_73 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_95 = stg8.stg8_stg8_1_merged590_95_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_95;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_74_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_74 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[15 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_95 = stg8.stg8_stg8_1_merged590_95_merged_banks_4.peek_1();
  return value_stg8_stg8_1_merged590_95;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_75_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_75 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[16 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_80 = stg8.stg8_stg8_1_merged590_80_merged_banks_4.peek_126();
  return value_stg8_stg8_1_merged590_80;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_76_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_76 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[15 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_95 = stg8.stg8_stg8_1_merged590_95_merged_banks_4.peek_127();
  return value_stg8_stg8_1_merged590_95;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_77_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_77 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[16 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_80 = stg8.stg8_stg8_1_merged590_80_merged_banks_4.peek_126();
  return value_stg8_stg8_1_merged590_80;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_78_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_78 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[16 + 16stg9_1, 1 + stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_80 = stg8.stg8_stg8_1_merged590_80_merged_banks_4.peek_0();
  return value_stg8_stg8_1_merged590_80;
  return 0;
}

inline hw_uint<16> stg8_stg9_1_merged593_79_select(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg8_stg9_1_merged593_79 read pattern: { stg9_1_merged593[root = 0, stg9_0, stg9_1] -> stg8[17 + 16stg9_1, stg9_0] : 0 <= stg9_0 <= 1084 and 0 <= stg9_1 <= 124 }
  // Read schedule : { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  // Write schedule: { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
  auto value_stg8_stg8_1_merged590_81 = stg8.stg8_stg8_1_merged590_81_merged_banks_4.peek_126();
  return value_stg8_stg8_1_merged590_81;
  return 0;
}

// # of bundles = 2
// stg8_1_merged590_write
//	stg8_stg8_1_merged590_80
//	stg8_stg8_1_merged590_81
//	stg8_stg8_1_merged590_82
//	stg8_stg8_1_merged590_83
//	stg8_stg8_1_merged590_84
//	stg8_stg8_1_merged590_85
//	stg8_stg8_1_merged590_86
//	stg8_stg8_1_merged590_87
//	stg8_stg8_1_merged590_88
//	stg8_stg8_1_merged590_89
//	stg8_stg8_1_merged590_90
//	stg8_stg8_1_merged590_91
//	stg8_stg8_1_merged590_92
//	stg8_stg8_1_merged590_93
//	stg8_stg8_1_merged590_94
//	stg8_stg8_1_merged590_95
inline void stg8_stg8_1_merged590_write_bundle_write(hw_uint<256>& stg8_1_merged590_write, stg8_cache& stg8, int root, int stg8_0, int stg8_1, int dynamic_address) {
	hw_uint<16> stg8_stg8_1_merged590_80_res = stg8_1_merged590_write.extract<0, 15>();
	stg8_stg8_1_merged590_80_write(stg8_stg8_1_merged590_80_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_81_res = stg8_1_merged590_write.extract<16, 31>();
	stg8_stg8_1_merged590_81_write(stg8_stg8_1_merged590_81_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_82_res = stg8_1_merged590_write.extract<32, 47>();
	stg8_stg8_1_merged590_82_write(stg8_stg8_1_merged590_82_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_83_res = stg8_1_merged590_write.extract<48, 63>();
	stg8_stg8_1_merged590_83_write(stg8_stg8_1_merged590_83_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_84_res = stg8_1_merged590_write.extract<64, 79>();
	stg8_stg8_1_merged590_84_write(stg8_stg8_1_merged590_84_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_85_res = stg8_1_merged590_write.extract<80, 95>();
	stg8_stg8_1_merged590_85_write(stg8_stg8_1_merged590_85_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_86_res = stg8_1_merged590_write.extract<96, 111>();
	stg8_stg8_1_merged590_86_write(stg8_stg8_1_merged590_86_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_87_res = stg8_1_merged590_write.extract<112, 127>();
	stg8_stg8_1_merged590_87_write(stg8_stg8_1_merged590_87_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_88_res = stg8_1_merged590_write.extract<128, 143>();
	stg8_stg8_1_merged590_88_write(stg8_stg8_1_merged590_88_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_89_res = stg8_1_merged590_write.extract<144, 159>();
	stg8_stg8_1_merged590_89_write(stg8_stg8_1_merged590_89_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_90_res = stg8_1_merged590_write.extract<160, 175>();
	stg8_stg8_1_merged590_90_write(stg8_stg8_1_merged590_90_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_91_res = stg8_1_merged590_write.extract<176, 191>();
	stg8_stg8_1_merged590_91_write(stg8_stg8_1_merged590_91_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_92_res = stg8_1_merged590_write.extract<192, 207>();
	stg8_stg8_1_merged590_92_write(stg8_stg8_1_merged590_92_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_93_res = stg8_1_merged590_write.extract<208, 223>();
	stg8_stg8_1_merged590_93_write(stg8_stg8_1_merged590_93_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_94_res = stg8_1_merged590_write.extract<224, 239>();
	stg8_stg8_1_merged590_94_write(stg8_stg8_1_merged590_94_res, stg8, root, stg8_0, stg8_1, dynamic_address);
	hw_uint<16> stg8_stg8_1_merged590_95_res = stg8_1_merged590_write.extract<240, 255>();
	stg8_stg8_1_merged590_95_write(stg8_stg8_1_merged590_95_res, stg8, root, stg8_0, stg8_1, dynamic_address);
}

// stg9_1_merged593_read
//	stg8_stg9_1_merged593_16
//	stg8_stg9_1_merged593_17
//	stg8_stg9_1_merged593_18
//	stg8_stg9_1_merged593_19
//	stg8_stg9_1_merged593_20
//	stg8_stg9_1_merged593_21
//	stg8_stg9_1_merged593_22
//	stg8_stg9_1_merged593_23
//	stg8_stg9_1_merged593_24
//	stg8_stg9_1_merged593_25
//	stg8_stg9_1_merged593_26
//	stg8_stg9_1_merged593_27
//	stg8_stg9_1_merged593_28
//	stg8_stg9_1_merged593_29
//	stg8_stg9_1_merged593_30
//	stg8_stg9_1_merged593_31
//	stg8_stg9_1_merged593_32
//	stg8_stg9_1_merged593_33
//	stg8_stg9_1_merged593_34
//	stg8_stg9_1_merged593_35
//	stg8_stg9_1_merged593_36
//	stg8_stg9_1_merged593_37
//	stg8_stg9_1_merged593_38
//	stg8_stg9_1_merged593_39
//	stg8_stg9_1_merged593_40
//	stg8_stg9_1_merged593_41
//	stg8_stg9_1_merged593_42
//	stg8_stg9_1_merged593_43
//	stg8_stg9_1_merged593_44
//	stg8_stg9_1_merged593_45
//	stg8_stg9_1_merged593_46
//	stg8_stg9_1_merged593_47
//	stg8_stg9_1_merged593_48
//	stg8_stg9_1_merged593_49
//	stg8_stg9_1_merged593_50
//	stg8_stg9_1_merged593_51
//	stg8_stg9_1_merged593_52
//	stg8_stg9_1_merged593_53
//	stg8_stg9_1_merged593_54
//	stg8_stg9_1_merged593_55
//	stg8_stg9_1_merged593_56
//	stg8_stg9_1_merged593_57
//	stg8_stg9_1_merged593_58
//	stg8_stg9_1_merged593_59
//	stg8_stg9_1_merged593_60
//	stg8_stg9_1_merged593_61
//	stg8_stg9_1_merged593_62
//	stg8_stg9_1_merged593_63
//	stg8_stg9_1_merged593_64
//	stg8_stg9_1_merged593_65
//	stg8_stg9_1_merged593_66
//	stg8_stg9_1_merged593_67
//	stg8_stg9_1_merged593_68
//	stg8_stg9_1_merged593_69
//	stg8_stg9_1_merged593_70
//	stg8_stg9_1_merged593_71
//	stg8_stg9_1_merged593_72
//	stg8_stg9_1_merged593_73
//	stg8_stg9_1_merged593_74
//	stg8_stg9_1_merged593_75
//	stg8_stg9_1_merged593_76
//	stg8_stg9_1_merged593_77
//	stg8_stg9_1_merged593_78
//	stg8_stg9_1_merged593_79
inline hw_uint<1024> stg8_stg9_1_merged593_read_bundle_read(stg8_cache& stg8, int root, int stg9_0, int stg9_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg8_stg9_1_merged593_16
    // stg8_stg9_1_merged593_17
    // stg8_stg9_1_merged593_18
    // stg8_stg9_1_merged593_19
    // stg8_stg9_1_merged593_20
    // stg8_stg9_1_merged593_21
    // stg8_stg9_1_merged593_22
    // stg8_stg9_1_merged593_23
    // stg8_stg9_1_merged593_24
    // stg8_stg9_1_merged593_25
    // stg8_stg9_1_merged593_26
    // stg8_stg9_1_merged593_27
    // stg8_stg9_1_merged593_28
    // stg8_stg9_1_merged593_29
    // stg8_stg9_1_merged593_30
    // stg8_stg9_1_merged593_31
    // stg8_stg9_1_merged593_32
    // stg8_stg9_1_merged593_33
    // stg8_stg9_1_merged593_34
    // stg8_stg9_1_merged593_35
    // stg8_stg9_1_merged593_36
    // stg8_stg9_1_merged593_37
    // stg8_stg9_1_merged593_38
    // stg8_stg9_1_merged593_39
    // stg8_stg9_1_merged593_40
    // stg8_stg9_1_merged593_41
    // stg8_stg9_1_merged593_42
    // stg8_stg9_1_merged593_43
    // stg8_stg9_1_merged593_44
    // stg8_stg9_1_merged593_45
    // stg8_stg9_1_merged593_46
    // stg8_stg9_1_merged593_47
    // stg8_stg9_1_merged593_48
    // stg8_stg9_1_merged593_49
    // stg8_stg9_1_merged593_50
    // stg8_stg9_1_merged593_51
    // stg8_stg9_1_merged593_52
    // stg8_stg9_1_merged593_53
    // stg8_stg9_1_merged593_54
    // stg8_stg9_1_merged593_55
    // stg8_stg9_1_merged593_56
    // stg8_stg9_1_merged593_57
    // stg8_stg9_1_merged593_58
    // stg8_stg9_1_merged593_59
    // stg8_stg9_1_merged593_60
    // stg8_stg9_1_merged593_61
    // stg8_stg9_1_merged593_62
    // stg8_stg9_1_merged593_63
    // stg8_stg9_1_merged593_64
    // stg8_stg9_1_merged593_65
    // stg8_stg9_1_merged593_66
    // stg8_stg9_1_merged593_67
    // stg8_stg9_1_merged593_68
    // stg8_stg9_1_merged593_69
    // stg8_stg9_1_merged593_70
    // stg8_stg9_1_merged593_71
    // stg8_stg9_1_merged593_72
    // stg8_stg9_1_merged593_73
    // stg8_stg9_1_merged593_74
    // stg8_stg9_1_merged593_75
    // stg8_stg9_1_merged593_76
    // stg8_stg9_1_merged593_77
    // stg8_stg9_1_merged593_78
    // stg8_stg9_1_merged593_79

	hw_uint<1024> result;
	hw_uint<16> stg8_stg9_1_merged593_16_res = stg8_stg9_1_merged593_16_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<0, 1024>(result, stg8_stg9_1_merged593_16_res);
	hw_uint<16> stg8_stg9_1_merged593_17_res = stg8_stg9_1_merged593_17_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<16, 1024>(result, stg8_stg9_1_merged593_17_res);
	hw_uint<16> stg8_stg9_1_merged593_18_res = stg8_stg9_1_merged593_18_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<32, 1024>(result, stg8_stg9_1_merged593_18_res);
	hw_uint<16> stg8_stg9_1_merged593_19_res = stg8_stg9_1_merged593_19_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<48, 1024>(result, stg8_stg9_1_merged593_19_res);
	hw_uint<16> stg8_stg9_1_merged593_20_res = stg8_stg9_1_merged593_20_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<64, 1024>(result, stg8_stg9_1_merged593_20_res);
	hw_uint<16> stg8_stg9_1_merged593_21_res = stg8_stg9_1_merged593_21_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<80, 1024>(result, stg8_stg9_1_merged593_21_res);
	hw_uint<16> stg8_stg9_1_merged593_22_res = stg8_stg9_1_merged593_22_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<96, 1024>(result, stg8_stg9_1_merged593_22_res);
	hw_uint<16> stg8_stg9_1_merged593_23_res = stg8_stg9_1_merged593_23_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<112, 1024>(result, stg8_stg9_1_merged593_23_res);
	hw_uint<16> stg8_stg9_1_merged593_24_res = stg8_stg9_1_merged593_24_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<128, 1024>(result, stg8_stg9_1_merged593_24_res);
	hw_uint<16> stg8_stg9_1_merged593_25_res = stg8_stg9_1_merged593_25_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<144, 1024>(result, stg8_stg9_1_merged593_25_res);
	hw_uint<16> stg8_stg9_1_merged593_26_res = stg8_stg9_1_merged593_26_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<160, 1024>(result, stg8_stg9_1_merged593_26_res);
	hw_uint<16> stg8_stg9_1_merged593_27_res = stg8_stg9_1_merged593_27_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<176, 1024>(result, stg8_stg9_1_merged593_27_res);
	hw_uint<16> stg8_stg9_1_merged593_28_res = stg8_stg9_1_merged593_28_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<192, 1024>(result, stg8_stg9_1_merged593_28_res);
	hw_uint<16> stg8_stg9_1_merged593_29_res = stg8_stg9_1_merged593_29_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<208, 1024>(result, stg8_stg9_1_merged593_29_res);
	hw_uint<16> stg8_stg9_1_merged593_30_res = stg8_stg9_1_merged593_30_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<224, 1024>(result, stg8_stg9_1_merged593_30_res);
	hw_uint<16> stg8_stg9_1_merged593_31_res = stg8_stg9_1_merged593_31_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<240, 1024>(result, stg8_stg9_1_merged593_31_res);
	hw_uint<16> stg8_stg9_1_merged593_32_res = stg8_stg9_1_merged593_32_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<256, 1024>(result, stg8_stg9_1_merged593_32_res);
	hw_uint<16> stg8_stg9_1_merged593_33_res = stg8_stg9_1_merged593_33_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<272, 1024>(result, stg8_stg9_1_merged593_33_res);
	hw_uint<16> stg8_stg9_1_merged593_34_res = stg8_stg9_1_merged593_34_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<288, 1024>(result, stg8_stg9_1_merged593_34_res);
	hw_uint<16> stg8_stg9_1_merged593_35_res = stg8_stg9_1_merged593_35_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<304, 1024>(result, stg8_stg9_1_merged593_35_res);
	hw_uint<16> stg8_stg9_1_merged593_36_res = stg8_stg9_1_merged593_36_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<320, 1024>(result, stg8_stg9_1_merged593_36_res);
	hw_uint<16> stg8_stg9_1_merged593_37_res = stg8_stg9_1_merged593_37_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<336, 1024>(result, stg8_stg9_1_merged593_37_res);
	hw_uint<16> stg8_stg9_1_merged593_38_res = stg8_stg9_1_merged593_38_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<352, 1024>(result, stg8_stg9_1_merged593_38_res);
	hw_uint<16> stg8_stg9_1_merged593_39_res = stg8_stg9_1_merged593_39_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<368, 1024>(result, stg8_stg9_1_merged593_39_res);
	hw_uint<16> stg8_stg9_1_merged593_40_res = stg8_stg9_1_merged593_40_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<384, 1024>(result, stg8_stg9_1_merged593_40_res);
	hw_uint<16> stg8_stg9_1_merged593_41_res = stg8_stg9_1_merged593_41_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<400, 1024>(result, stg8_stg9_1_merged593_41_res);
	hw_uint<16> stg8_stg9_1_merged593_42_res = stg8_stg9_1_merged593_42_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<416, 1024>(result, stg8_stg9_1_merged593_42_res);
	hw_uint<16> stg8_stg9_1_merged593_43_res = stg8_stg9_1_merged593_43_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<432, 1024>(result, stg8_stg9_1_merged593_43_res);
	hw_uint<16> stg8_stg9_1_merged593_44_res = stg8_stg9_1_merged593_44_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<448, 1024>(result, stg8_stg9_1_merged593_44_res);
	hw_uint<16> stg8_stg9_1_merged593_45_res = stg8_stg9_1_merged593_45_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<464, 1024>(result, stg8_stg9_1_merged593_45_res);
	hw_uint<16> stg8_stg9_1_merged593_46_res = stg8_stg9_1_merged593_46_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<480, 1024>(result, stg8_stg9_1_merged593_46_res);
	hw_uint<16> stg8_stg9_1_merged593_47_res = stg8_stg9_1_merged593_47_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<496, 1024>(result, stg8_stg9_1_merged593_47_res);
	hw_uint<16> stg8_stg9_1_merged593_48_res = stg8_stg9_1_merged593_48_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<512, 1024>(result, stg8_stg9_1_merged593_48_res);
	hw_uint<16> stg8_stg9_1_merged593_49_res = stg8_stg9_1_merged593_49_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<528, 1024>(result, stg8_stg9_1_merged593_49_res);
	hw_uint<16> stg8_stg9_1_merged593_50_res = stg8_stg9_1_merged593_50_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<544, 1024>(result, stg8_stg9_1_merged593_50_res);
	hw_uint<16> stg8_stg9_1_merged593_51_res = stg8_stg9_1_merged593_51_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<560, 1024>(result, stg8_stg9_1_merged593_51_res);
	hw_uint<16> stg8_stg9_1_merged593_52_res = stg8_stg9_1_merged593_52_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<576, 1024>(result, stg8_stg9_1_merged593_52_res);
	hw_uint<16> stg8_stg9_1_merged593_53_res = stg8_stg9_1_merged593_53_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<592, 1024>(result, stg8_stg9_1_merged593_53_res);
	hw_uint<16> stg8_stg9_1_merged593_54_res = stg8_stg9_1_merged593_54_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<608, 1024>(result, stg8_stg9_1_merged593_54_res);
	hw_uint<16> stg8_stg9_1_merged593_55_res = stg8_stg9_1_merged593_55_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<624, 1024>(result, stg8_stg9_1_merged593_55_res);
	hw_uint<16> stg8_stg9_1_merged593_56_res = stg8_stg9_1_merged593_56_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<640, 1024>(result, stg8_stg9_1_merged593_56_res);
	hw_uint<16> stg8_stg9_1_merged593_57_res = stg8_stg9_1_merged593_57_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<656, 1024>(result, stg8_stg9_1_merged593_57_res);
	hw_uint<16> stg8_stg9_1_merged593_58_res = stg8_stg9_1_merged593_58_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<672, 1024>(result, stg8_stg9_1_merged593_58_res);
	hw_uint<16> stg8_stg9_1_merged593_59_res = stg8_stg9_1_merged593_59_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<688, 1024>(result, stg8_stg9_1_merged593_59_res);
	hw_uint<16> stg8_stg9_1_merged593_60_res = stg8_stg9_1_merged593_60_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<704, 1024>(result, stg8_stg9_1_merged593_60_res);
	hw_uint<16> stg8_stg9_1_merged593_61_res = stg8_stg9_1_merged593_61_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<720, 1024>(result, stg8_stg9_1_merged593_61_res);
	hw_uint<16> stg8_stg9_1_merged593_62_res = stg8_stg9_1_merged593_62_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<736, 1024>(result, stg8_stg9_1_merged593_62_res);
	hw_uint<16> stg8_stg9_1_merged593_63_res = stg8_stg9_1_merged593_63_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<752, 1024>(result, stg8_stg9_1_merged593_63_res);
	hw_uint<16> stg8_stg9_1_merged593_64_res = stg8_stg9_1_merged593_64_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<768, 1024>(result, stg8_stg9_1_merged593_64_res);
	hw_uint<16> stg8_stg9_1_merged593_65_res = stg8_stg9_1_merged593_65_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<784, 1024>(result, stg8_stg9_1_merged593_65_res);
	hw_uint<16> stg8_stg9_1_merged593_66_res = stg8_stg9_1_merged593_66_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<800, 1024>(result, stg8_stg9_1_merged593_66_res);
	hw_uint<16> stg8_stg9_1_merged593_67_res = stg8_stg9_1_merged593_67_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<816, 1024>(result, stg8_stg9_1_merged593_67_res);
	hw_uint<16> stg8_stg9_1_merged593_68_res = stg8_stg9_1_merged593_68_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<832, 1024>(result, stg8_stg9_1_merged593_68_res);
	hw_uint<16> stg8_stg9_1_merged593_69_res = stg8_stg9_1_merged593_69_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<848, 1024>(result, stg8_stg9_1_merged593_69_res);
	hw_uint<16> stg8_stg9_1_merged593_70_res = stg8_stg9_1_merged593_70_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<864, 1024>(result, stg8_stg9_1_merged593_70_res);
	hw_uint<16> stg8_stg9_1_merged593_71_res = stg8_stg9_1_merged593_71_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<880, 1024>(result, stg8_stg9_1_merged593_71_res);
	hw_uint<16> stg8_stg9_1_merged593_72_res = stg8_stg9_1_merged593_72_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<896, 1024>(result, stg8_stg9_1_merged593_72_res);
	hw_uint<16> stg8_stg9_1_merged593_73_res = stg8_stg9_1_merged593_73_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<912, 1024>(result, stg8_stg9_1_merged593_73_res);
	hw_uint<16> stg8_stg9_1_merged593_74_res = stg8_stg9_1_merged593_74_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<928, 1024>(result, stg8_stg9_1_merged593_74_res);
	hw_uint<16> stg8_stg9_1_merged593_75_res = stg8_stg9_1_merged593_75_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<944, 1024>(result, stg8_stg9_1_merged593_75_res);
	hw_uint<16> stg8_stg9_1_merged593_76_res = stg8_stg9_1_merged593_76_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<960, 1024>(result, stg8_stg9_1_merged593_76_res);
	hw_uint<16> stg8_stg9_1_merged593_77_res = stg8_stg9_1_merged593_77_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<976, 1024>(result, stg8_stg9_1_merged593_77_res);
	hw_uint<16> stg8_stg9_1_merged593_78_res = stg8_stg9_1_merged593_78_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<992, 1024>(result, stg8_stg9_1_merged593_78_res);
	hw_uint<16> stg8_stg9_1_merged593_79_res = stg8_stg9_1_merged593_79_select(stg8, root, stg9_0, stg9_1, dynamic_address);
	set_at<1008, 1024>(result, stg8_stg9_1_merged593_79_res);
	return result;
}

struct stg9_stg9_1_merged593_0_merged_banks_4_cache {
	// RAM Box: {[0, 1984], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 125, 126
	hw_uint<16> f0;
	fifo<hw_uint<16>, 124> f1;
	hw_uint<16> f2;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f1.back();
	}

	inline hw_uint<16> peek_125() {
		return f2;
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f4 = f2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f2 = f1.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f1.push(f0);
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_1_merged_banks_4_cache {
	// RAM Box: {[1, 1985], [0, 1083]}
	// Capacity: 127
	// # of read delays: 4
  // 0, 1, 125, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 123> f3;
	hw_uint<16> f4;
	hw_uint<16> f6;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_124() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_125() {
		return f4;
	}

	inline hw_uint<16> peek_126() {
		return f6;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f6 = f4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 123
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 123 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_10_merged_banks_4_cache {
	// RAM Box: {[10, 1978], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_11_merged_banks_4_cache {
	// RAM Box: {[11, 1979], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_12_merged_banks_4_cache {
	// RAM Box: {[12, 1980], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_13_merged_banks_4_cache {
	// RAM Box: {[13, 1981], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_14_merged_banks_4_cache {
	// RAM Box: {[14, 1982], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_15_merged_banks_4_cache {
	// RAM Box: {[15, 1983], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_2_merged_banks_4_cache {
	// RAM Box: {[2, 1970], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_3_merged_banks_4_cache {
	// RAM Box: {[3, 1971], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_4_merged_banks_4_cache {
	// RAM Box: {[4, 1972], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_5_merged_banks_4_cache {
	// RAM Box: {[5, 1973], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_6_merged_banks_4_cache {
	// RAM Box: {[6, 1974], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_7_merged_banks_4_cache {
	// RAM Box: {[7, 1975], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_8_merged_banks_4_cache {
	// RAM Box: {[8, 1976], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_stg9_1_merged593_9_merged_banks_4_cache {
	// RAM Box: {[9, 1977], [0, 1084]}
	// Capacity: 127
	// # of read delays: 3
  // 0, 1, 126
	hw_uint<16> f0;
	hw_uint<16> f2;
	fifo<hw_uint<16>, 124> f3;
	hw_uint<16> f4;


	inline hw_uint<16> peek_0() {
		return f0;
	}

	inline hw_uint<16> peek_1() {
		return f2;
	}

	inline hw_uint<16> peek_125() {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
		return f3.back();
	}

	inline hw_uint<16> peek_126() {
		return f4;
	}



	inline void push(const hw_uint<16> value) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 124
    f4 = f3.back();
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 124 reading from capacity: 1
    f3.push(f2);
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
    // cap: 1 reading from capacity: 1
    f2 = f0;
    // cap: 1
    f0 = value;
	}

};

struct stg9_cache {
  // Reader addrs...
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[1 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[1 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[1 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[2 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[3 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[4 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[5 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[6 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[7 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[8 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[9 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[10 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[11 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[12 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[13 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[14 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[15 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[16 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[16 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[16 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
    // { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[17 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // # of banks: 16
  stg9_stg9_1_merged593_0_merged_banks_4_cache stg9_stg9_1_merged593_0_merged_banks_4;
  stg9_stg9_1_merged593_1_merged_banks_4_cache stg9_stg9_1_merged593_1_merged_banks_4;
  stg9_stg9_1_merged593_10_merged_banks_4_cache stg9_stg9_1_merged593_10_merged_banks_4;
  stg9_stg9_1_merged593_11_merged_banks_4_cache stg9_stg9_1_merged593_11_merged_banks_4;
  stg9_stg9_1_merged593_12_merged_banks_4_cache stg9_stg9_1_merged593_12_merged_banks_4;
  stg9_stg9_1_merged593_13_merged_banks_4_cache stg9_stg9_1_merged593_13_merged_banks_4;
  stg9_stg9_1_merged593_14_merged_banks_4_cache stg9_stg9_1_merged593_14_merged_banks_4;
  stg9_stg9_1_merged593_15_merged_banks_4_cache stg9_stg9_1_merged593_15_merged_banks_4;
  stg9_stg9_1_merged593_2_merged_banks_4_cache stg9_stg9_1_merged593_2_merged_banks_4;
  stg9_stg9_1_merged593_3_merged_banks_4_cache stg9_stg9_1_merged593_3_merged_banks_4;
  stg9_stg9_1_merged593_4_merged_banks_4_cache stg9_stg9_1_merged593_4_merged_banks_4;
  stg9_stg9_1_merged593_5_merged_banks_4_cache stg9_stg9_1_merged593_5_merged_banks_4;
  stg9_stg9_1_merged593_6_merged_banks_4_cache stg9_stg9_1_merged593_6_merged_banks_4;
  stg9_stg9_1_merged593_7_merged_banks_4_cache stg9_stg9_1_merged593_7_merged_banks_4;
  stg9_stg9_1_merged593_8_merged_banks_4_cache stg9_stg9_1_merged593_8_merged_banks_4;
  stg9_stg9_1_merged593_9_merged_banks_4_cache stg9_stg9_1_merged593_9_merged_banks_4;
};



inline void stg9_stg9_1_merged593_0_write(hw_uint<16>& stg9_stg9_1_merged593_0, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_0_merged_banks_4.push(stg9_stg9_1_merged593_0);
}

inline void stg9_stg9_1_merged593_1_write(hw_uint<16>& stg9_stg9_1_merged593_1, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_1_merged_banks_4.push(stg9_stg9_1_merged593_1);
}

inline void stg9_stg9_1_merged593_10_write(hw_uint<16>& stg9_stg9_1_merged593_10, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_10_merged_banks_4.push(stg9_stg9_1_merged593_10);
}

inline void stg9_stg9_1_merged593_11_write(hw_uint<16>& stg9_stg9_1_merged593_11, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_11_merged_banks_4.push(stg9_stg9_1_merged593_11);
}

inline void stg9_stg9_1_merged593_12_write(hw_uint<16>& stg9_stg9_1_merged593_12, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_12_merged_banks_4.push(stg9_stg9_1_merged593_12);
}

inline void stg9_stg9_1_merged593_13_write(hw_uint<16>& stg9_stg9_1_merged593_13, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_13_merged_banks_4.push(stg9_stg9_1_merged593_13);
}

inline void stg9_stg9_1_merged593_14_write(hw_uint<16>& stg9_stg9_1_merged593_14, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_14_merged_banks_4.push(stg9_stg9_1_merged593_14);
}

inline void stg9_stg9_1_merged593_15_write(hw_uint<16>& stg9_stg9_1_merged593_15, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_15_merged_banks_4.push(stg9_stg9_1_merged593_15);
}

inline void stg9_stg9_1_merged593_2_write(hw_uint<16>& stg9_stg9_1_merged593_2, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_2_merged_banks_4.push(stg9_stg9_1_merged593_2);
}

inline void stg9_stg9_1_merged593_3_write(hw_uint<16>& stg9_stg9_1_merged593_3, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_3_merged_banks_4.push(stg9_stg9_1_merged593_3);
}

inline void stg9_stg9_1_merged593_4_write(hw_uint<16>& stg9_stg9_1_merged593_4, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_4_merged_banks_4.push(stg9_stg9_1_merged593_4);
}

inline void stg9_stg9_1_merged593_5_write(hw_uint<16>& stg9_stg9_1_merged593_5, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_5_merged_banks_4.push(stg9_stg9_1_merged593_5);
}

inline void stg9_stg9_1_merged593_6_write(hw_uint<16>& stg9_stg9_1_merged593_6, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_6_merged_banks_4.push(stg9_stg9_1_merged593_6);
}

inline void stg9_stg9_1_merged593_7_write(hw_uint<16>& stg9_stg9_1_merged593_7, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_7_merged_banks_4.push(stg9_stg9_1_merged593_7);
}

inline void stg9_stg9_1_merged593_8_write(hw_uint<16>& stg9_stg9_1_merged593_8, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_8_merged_banks_4.push(stg9_stg9_1_merged593_8);
}

inline void stg9_stg9_1_merged593_9_write(hw_uint<16>& stg9_stg9_1_merged593_9, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
  stg9.stg9_stg9_1_merged593_9_merged_banks_4.push(stg9_stg9_1_merged593_9);
}

inline hw_uint<16> stg9_stg10_1_merged596_1056_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1056 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_0 = stg9.stg9_stg9_1_merged593_0_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_0;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1057_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1057 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[1 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_1 = stg9.stg9_stg9_1_merged593_1_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_1;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1058_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1058 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[1 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_1 = stg9.stg9_stg9_1_merged593_1_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_1;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1059_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1059 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_2 = stg9.stg9_stg9_1_merged593_2_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_2;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1060_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1060 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[1 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_1 = stg9.stg9_stg9_1_merged593_1_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_1;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1061_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1061 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_2 = stg9.stg9_stg9_1_merged593_2_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_2;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1062_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1062 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[2 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_2 = stg9.stg9_stg9_1_merged593_2_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_2;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1063_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1063 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_3 = stg9.stg9_stg9_1_merged593_3_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_3;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1064_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1064 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[2 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_2 = stg9.stg9_stg9_1_merged593_2_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_2;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1065_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1065 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_3 = stg9.stg9_stg9_1_merged593_3_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_3;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1066_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1066 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[3 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_3 = stg9.stg9_stg9_1_merged593_3_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_3;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1067_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1067 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_4 = stg9.stg9_stg9_1_merged593_4_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_4;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1068_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1068 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[3 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_3 = stg9.stg9_stg9_1_merged593_3_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_3;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1069_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1069 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_4 = stg9.stg9_stg9_1_merged593_4_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_4;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1070_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1070 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[4 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_4 = stg9.stg9_stg9_1_merged593_4_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_4;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1071_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1071 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_5 = stg9.stg9_stg9_1_merged593_5_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_5;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1072_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1072 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[4 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_4 = stg9.stg9_stg9_1_merged593_4_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_4;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1073_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1073 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_5 = stg9.stg9_stg9_1_merged593_5_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_5;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1074_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1074 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[5 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_5 = stg9.stg9_stg9_1_merged593_5_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_5;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1075_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1075 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_6 = stg9.stg9_stg9_1_merged593_6_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_6;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1076_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1076 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[5 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_5 = stg9.stg9_stg9_1_merged593_5_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_5;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1077_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1077 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_6 = stg9.stg9_stg9_1_merged593_6_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_6;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1078_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1078 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[6 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_6 = stg9.stg9_stg9_1_merged593_6_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_6;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1079_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1079 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_7 = stg9.stg9_stg9_1_merged593_7_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_7;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1080_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1080 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[6 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_6 = stg9.stg9_stg9_1_merged593_6_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_6;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1081_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1081 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_7 = stg9.stg9_stg9_1_merged593_7_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_7;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1082_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1082 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[7 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_7 = stg9.stg9_stg9_1_merged593_7_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_7;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1083_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1083 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_8 = stg9.stg9_stg9_1_merged593_8_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_8;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1084_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1084 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[7 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_7 = stg9.stg9_stg9_1_merged593_7_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_7;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1085_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1085 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_8 = stg9.stg9_stg9_1_merged593_8_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_8;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1086_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1086 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[8 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_8 = stg9.stg9_stg9_1_merged593_8_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_8;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1087_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1087 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_9 = stg9.stg9_stg9_1_merged593_9_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_9;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1088_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1088 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[8 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_8 = stg9.stg9_stg9_1_merged593_8_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_8;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1089_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1089 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_9 = stg9.stg9_stg9_1_merged593_9_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_9;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1090_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1090 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[9 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_9 = stg9.stg9_stg9_1_merged593_9_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_9;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1091_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1091 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_10 = stg9.stg9_stg9_1_merged593_10_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_10;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1092_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1092 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[9 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_9 = stg9.stg9_stg9_1_merged593_9_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_9;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1093_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1093 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_10 = stg9.stg9_stg9_1_merged593_10_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_10;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1094_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1094 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[10 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_10 = stg9.stg9_stg9_1_merged593_10_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_10;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1095_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1095 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_11 = stg9.stg9_stg9_1_merged593_11_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_11;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1096_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1096 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[10 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_10 = stg9.stg9_stg9_1_merged593_10_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_10;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1097_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1097 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_11 = stg9.stg9_stg9_1_merged593_11_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_11;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1098_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1098 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[11 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_11 = stg9.stg9_stg9_1_merged593_11_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_11;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1099_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1099 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_12 = stg9.stg9_stg9_1_merged593_12_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_12;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1100_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1100 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[11 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_11 = stg9.stg9_stg9_1_merged593_11_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_11;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1101_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1101 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_12 = stg9.stg9_stg9_1_merged593_12_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_12;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1102_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1102 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[12 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_12 = stg9.stg9_stg9_1_merged593_12_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_12;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1103_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1103 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_13 = stg9.stg9_stg9_1_merged593_13_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_13;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1104_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1104 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[12 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_12 = stg9.stg9_stg9_1_merged593_12_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_12;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1105_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1105 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_13 = stg9.stg9_stg9_1_merged593_13_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_13;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1106_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1106 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[13 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_13 = stg9.stg9_stg9_1_merged593_13_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_13;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1107_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1107 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_14 = stg9.stg9_stg9_1_merged593_14_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_14;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1108_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1108 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[13 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_13 = stg9.stg9_stg9_1_merged593_13_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_13;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1109_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1109 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_14 = stg9.stg9_stg9_1_merged593_14_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_14;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1110_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1110 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[14 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_14 = stg9.stg9_stg9_1_merged593_14_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_14;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1111_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1111 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_15 = stg9.stg9_stg9_1_merged593_15_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_15;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1112_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1112 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[14 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_14 = stg9.stg9_stg9_1_merged593_14_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_14;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1113_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1113 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_15 = stg9.stg9_stg9_1_merged593_15_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_15;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1114_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1114 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[15 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_15 = stg9.stg9_stg9_1_merged593_15_merged_banks_4.peek_1();
  return value_stg9_stg9_1_merged593_15;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1115_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1115 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[16 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_0 = stg9.stg9_stg9_1_merged593_0_merged_banks_4.peek_125();
  return value_stg9_stg9_1_merged593_0;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1116_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1116 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[15 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_15 = stg9.stg9_stg9_1_merged593_15_merged_banks_4.peek_126();
  return value_stg9_stg9_1_merged593_15;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1117_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1117 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[16 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_0 = stg9.stg9_stg9_1_merged593_0_merged_banks_4.peek_125();
  return value_stg9_stg9_1_merged593_0;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1118_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1118 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[16 + 16stg10_1, 1 + stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_0 = stg9.stg9_stg9_1_merged593_0_merged_banks_4.peek_0();
  return value_stg9_stg9_1_merged593_0;
  return 0;
}

inline hw_uint<16> stg9_stg10_1_merged596_1119_select(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  // stg9_stg10_1_merged596_1119 read pattern: { stg10_1_merged596[root = 0, stg10_0, stg10_1] -> stg9[17 + 16stg10_1, stg10_0] : 0 <= stg10_0 <= 1083 and 0 <= stg10_1 <= 123 }
  // Read schedule : { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
  // Write schedule: { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
  auto value_stg9_stg9_1_merged593_1 = stg9.stg9_stg9_1_merged593_1_merged_banks_4.peek_125();
  return value_stg9_stg9_1_merged593_1;
  return 0;
}

// # of bundles = 2
// stg10_1_merged596_read
//	stg9_stg10_1_merged596_1056
//	stg9_stg10_1_merged596_1057
//	stg9_stg10_1_merged596_1058
//	stg9_stg10_1_merged596_1059
//	stg9_stg10_1_merged596_1060
//	stg9_stg10_1_merged596_1061
//	stg9_stg10_1_merged596_1062
//	stg9_stg10_1_merged596_1063
//	stg9_stg10_1_merged596_1064
//	stg9_stg10_1_merged596_1065
//	stg9_stg10_1_merged596_1066
//	stg9_stg10_1_merged596_1067
//	stg9_stg10_1_merged596_1068
//	stg9_stg10_1_merged596_1069
//	stg9_stg10_1_merged596_1070
//	stg9_stg10_1_merged596_1071
//	stg9_stg10_1_merged596_1072
//	stg9_stg10_1_merged596_1073
//	stg9_stg10_1_merged596_1074
//	stg9_stg10_1_merged596_1075
//	stg9_stg10_1_merged596_1076
//	stg9_stg10_1_merged596_1077
//	stg9_stg10_1_merged596_1078
//	stg9_stg10_1_merged596_1079
//	stg9_stg10_1_merged596_1080
//	stg9_stg10_1_merged596_1081
//	stg9_stg10_1_merged596_1082
//	stg9_stg10_1_merged596_1083
//	stg9_stg10_1_merged596_1084
//	stg9_stg10_1_merged596_1085
//	stg9_stg10_1_merged596_1086
//	stg9_stg10_1_merged596_1087
//	stg9_stg10_1_merged596_1088
//	stg9_stg10_1_merged596_1089
//	stg9_stg10_1_merged596_1090
//	stg9_stg10_1_merged596_1091
//	stg9_stg10_1_merged596_1092
//	stg9_stg10_1_merged596_1093
//	stg9_stg10_1_merged596_1094
//	stg9_stg10_1_merged596_1095
//	stg9_stg10_1_merged596_1096
//	stg9_stg10_1_merged596_1097
//	stg9_stg10_1_merged596_1098
//	stg9_stg10_1_merged596_1099
//	stg9_stg10_1_merged596_1100
//	stg9_stg10_1_merged596_1101
//	stg9_stg10_1_merged596_1102
//	stg9_stg10_1_merged596_1103
//	stg9_stg10_1_merged596_1104
//	stg9_stg10_1_merged596_1105
//	stg9_stg10_1_merged596_1106
//	stg9_stg10_1_merged596_1107
//	stg9_stg10_1_merged596_1108
//	stg9_stg10_1_merged596_1109
//	stg9_stg10_1_merged596_1110
//	stg9_stg10_1_merged596_1111
//	stg9_stg10_1_merged596_1112
//	stg9_stg10_1_merged596_1113
//	stg9_stg10_1_merged596_1114
//	stg9_stg10_1_merged596_1115
//	stg9_stg10_1_merged596_1116
//	stg9_stg10_1_merged596_1117
//	stg9_stg10_1_merged596_1118
//	stg9_stg10_1_merged596_1119
inline hw_uint<1024> stg9_stg10_1_merged596_read_bundle_read(stg9_cache& stg9, int root, int stg10_0, int stg10_1, int dynamic_address) {
  // # of ports in bundle: 64
    // stg9_stg10_1_merged596_1056
    // stg9_stg10_1_merged596_1057
    // stg9_stg10_1_merged596_1058
    // stg9_stg10_1_merged596_1059
    // stg9_stg10_1_merged596_1060
    // stg9_stg10_1_merged596_1061
    // stg9_stg10_1_merged596_1062
    // stg9_stg10_1_merged596_1063
    // stg9_stg10_1_merged596_1064
    // stg9_stg10_1_merged596_1065
    // stg9_stg10_1_merged596_1066
    // stg9_stg10_1_merged596_1067
    // stg9_stg10_1_merged596_1068
    // stg9_stg10_1_merged596_1069
    // stg9_stg10_1_merged596_1070
    // stg9_stg10_1_merged596_1071
    // stg9_stg10_1_merged596_1072
    // stg9_stg10_1_merged596_1073
    // stg9_stg10_1_merged596_1074
    // stg9_stg10_1_merged596_1075
    // stg9_stg10_1_merged596_1076
    // stg9_stg10_1_merged596_1077
    // stg9_stg10_1_merged596_1078
    // stg9_stg10_1_merged596_1079
    // stg9_stg10_1_merged596_1080
    // stg9_stg10_1_merged596_1081
    // stg9_stg10_1_merged596_1082
    // stg9_stg10_1_merged596_1083
    // stg9_stg10_1_merged596_1084
    // stg9_stg10_1_merged596_1085
    // stg9_stg10_1_merged596_1086
    // stg9_stg10_1_merged596_1087
    // stg9_stg10_1_merged596_1088
    // stg9_stg10_1_merged596_1089
    // stg9_stg10_1_merged596_1090
    // stg9_stg10_1_merged596_1091
    // stg9_stg10_1_merged596_1092
    // stg9_stg10_1_merged596_1093
    // stg9_stg10_1_merged596_1094
    // stg9_stg10_1_merged596_1095
    // stg9_stg10_1_merged596_1096
    // stg9_stg10_1_merged596_1097
    // stg9_stg10_1_merged596_1098
    // stg9_stg10_1_merged596_1099
    // stg9_stg10_1_merged596_1100
    // stg9_stg10_1_merged596_1101
    // stg9_stg10_1_merged596_1102
    // stg9_stg10_1_merged596_1103
    // stg9_stg10_1_merged596_1104
    // stg9_stg10_1_merged596_1105
    // stg9_stg10_1_merged596_1106
    // stg9_stg10_1_merged596_1107
    // stg9_stg10_1_merged596_1108
    // stg9_stg10_1_merged596_1109
    // stg9_stg10_1_merged596_1110
    // stg9_stg10_1_merged596_1111
    // stg9_stg10_1_merged596_1112
    // stg9_stg10_1_merged596_1113
    // stg9_stg10_1_merged596_1114
    // stg9_stg10_1_merged596_1115
    // stg9_stg10_1_merged596_1116
    // stg9_stg10_1_merged596_1117
    // stg9_stg10_1_merged596_1118
    // stg9_stg10_1_merged596_1119

	hw_uint<1024> result;
	hw_uint<16> stg9_stg10_1_merged596_1056_res = stg9_stg10_1_merged596_1056_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<0, 1024>(result, stg9_stg10_1_merged596_1056_res);
	hw_uint<16> stg9_stg10_1_merged596_1057_res = stg9_stg10_1_merged596_1057_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<16, 1024>(result, stg9_stg10_1_merged596_1057_res);
	hw_uint<16> stg9_stg10_1_merged596_1058_res = stg9_stg10_1_merged596_1058_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<32, 1024>(result, stg9_stg10_1_merged596_1058_res);
	hw_uint<16> stg9_stg10_1_merged596_1059_res = stg9_stg10_1_merged596_1059_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<48, 1024>(result, stg9_stg10_1_merged596_1059_res);
	hw_uint<16> stg9_stg10_1_merged596_1060_res = stg9_stg10_1_merged596_1060_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<64, 1024>(result, stg9_stg10_1_merged596_1060_res);
	hw_uint<16> stg9_stg10_1_merged596_1061_res = stg9_stg10_1_merged596_1061_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<80, 1024>(result, stg9_stg10_1_merged596_1061_res);
	hw_uint<16> stg9_stg10_1_merged596_1062_res = stg9_stg10_1_merged596_1062_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<96, 1024>(result, stg9_stg10_1_merged596_1062_res);
	hw_uint<16> stg9_stg10_1_merged596_1063_res = stg9_stg10_1_merged596_1063_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<112, 1024>(result, stg9_stg10_1_merged596_1063_res);
	hw_uint<16> stg9_stg10_1_merged596_1064_res = stg9_stg10_1_merged596_1064_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<128, 1024>(result, stg9_stg10_1_merged596_1064_res);
	hw_uint<16> stg9_stg10_1_merged596_1065_res = stg9_stg10_1_merged596_1065_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<144, 1024>(result, stg9_stg10_1_merged596_1065_res);
	hw_uint<16> stg9_stg10_1_merged596_1066_res = stg9_stg10_1_merged596_1066_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<160, 1024>(result, stg9_stg10_1_merged596_1066_res);
	hw_uint<16> stg9_stg10_1_merged596_1067_res = stg9_stg10_1_merged596_1067_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<176, 1024>(result, stg9_stg10_1_merged596_1067_res);
	hw_uint<16> stg9_stg10_1_merged596_1068_res = stg9_stg10_1_merged596_1068_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<192, 1024>(result, stg9_stg10_1_merged596_1068_res);
	hw_uint<16> stg9_stg10_1_merged596_1069_res = stg9_stg10_1_merged596_1069_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<208, 1024>(result, stg9_stg10_1_merged596_1069_res);
	hw_uint<16> stg9_stg10_1_merged596_1070_res = stg9_stg10_1_merged596_1070_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<224, 1024>(result, stg9_stg10_1_merged596_1070_res);
	hw_uint<16> stg9_stg10_1_merged596_1071_res = stg9_stg10_1_merged596_1071_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<240, 1024>(result, stg9_stg10_1_merged596_1071_res);
	hw_uint<16> stg9_stg10_1_merged596_1072_res = stg9_stg10_1_merged596_1072_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<256, 1024>(result, stg9_stg10_1_merged596_1072_res);
	hw_uint<16> stg9_stg10_1_merged596_1073_res = stg9_stg10_1_merged596_1073_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<272, 1024>(result, stg9_stg10_1_merged596_1073_res);
	hw_uint<16> stg9_stg10_1_merged596_1074_res = stg9_stg10_1_merged596_1074_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<288, 1024>(result, stg9_stg10_1_merged596_1074_res);
	hw_uint<16> stg9_stg10_1_merged596_1075_res = stg9_stg10_1_merged596_1075_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<304, 1024>(result, stg9_stg10_1_merged596_1075_res);
	hw_uint<16> stg9_stg10_1_merged596_1076_res = stg9_stg10_1_merged596_1076_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<320, 1024>(result, stg9_stg10_1_merged596_1076_res);
	hw_uint<16> stg9_stg10_1_merged596_1077_res = stg9_stg10_1_merged596_1077_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<336, 1024>(result, stg9_stg10_1_merged596_1077_res);
	hw_uint<16> stg9_stg10_1_merged596_1078_res = stg9_stg10_1_merged596_1078_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<352, 1024>(result, stg9_stg10_1_merged596_1078_res);
	hw_uint<16> stg9_stg10_1_merged596_1079_res = stg9_stg10_1_merged596_1079_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<368, 1024>(result, stg9_stg10_1_merged596_1079_res);
	hw_uint<16> stg9_stg10_1_merged596_1080_res = stg9_stg10_1_merged596_1080_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<384, 1024>(result, stg9_stg10_1_merged596_1080_res);
	hw_uint<16> stg9_stg10_1_merged596_1081_res = stg9_stg10_1_merged596_1081_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<400, 1024>(result, stg9_stg10_1_merged596_1081_res);
	hw_uint<16> stg9_stg10_1_merged596_1082_res = stg9_stg10_1_merged596_1082_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<416, 1024>(result, stg9_stg10_1_merged596_1082_res);
	hw_uint<16> stg9_stg10_1_merged596_1083_res = stg9_stg10_1_merged596_1083_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<432, 1024>(result, stg9_stg10_1_merged596_1083_res);
	hw_uint<16> stg9_stg10_1_merged596_1084_res = stg9_stg10_1_merged596_1084_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<448, 1024>(result, stg9_stg10_1_merged596_1084_res);
	hw_uint<16> stg9_stg10_1_merged596_1085_res = stg9_stg10_1_merged596_1085_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<464, 1024>(result, stg9_stg10_1_merged596_1085_res);
	hw_uint<16> stg9_stg10_1_merged596_1086_res = stg9_stg10_1_merged596_1086_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<480, 1024>(result, stg9_stg10_1_merged596_1086_res);
	hw_uint<16> stg9_stg10_1_merged596_1087_res = stg9_stg10_1_merged596_1087_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<496, 1024>(result, stg9_stg10_1_merged596_1087_res);
	hw_uint<16> stg9_stg10_1_merged596_1088_res = stg9_stg10_1_merged596_1088_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<512, 1024>(result, stg9_stg10_1_merged596_1088_res);
	hw_uint<16> stg9_stg10_1_merged596_1089_res = stg9_stg10_1_merged596_1089_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<528, 1024>(result, stg9_stg10_1_merged596_1089_res);
	hw_uint<16> stg9_stg10_1_merged596_1090_res = stg9_stg10_1_merged596_1090_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<544, 1024>(result, stg9_stg10_1_merged596_1090_res);
	hw_uint<16> stg9_stg10_1_merged596_1091_res = stg9_stg10_1_merged596_1091_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<560, 1024>(result, stg9_stg10_1_merged596_1091_res);
	hw_uint<16> stg9_stg10_1_merged596_1092_res = stg9_stg10_1_merged596_1092_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<576, 1024>(result, stg9_stg10_1_merged596_1092_res);
	hw_uint<16> stg9_stg10_1_merged596_1093_res = stg9_stg10_1_merged596_1093_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<592, 1024>(result, stg9_stg10_1_merged596_1093_res);
	hw_uint<16> stg9_stg10_1_merged596_1094_res = stg9_stg10_1_merged596_1094_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<608, 1024>(result, stg9_stg10_1_merged596_1094_res);
	hw_uint<16> stg9_stg10_1_merged596_1095_res = stg9_stg10_1_merged596_1095_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<624, 1024>(result, stg9_stg10_1_merged596_1095_res);
	hw_uint<16> stg9_stg10_1_merged596_1096_res = stg9_stg10_1_merged596_1096_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<640, 1024>(result, stg9_stg10_1_merged596_1096_res);
	hw_uint<16> stg9_stg10_1_merged596_1097_res = stg9_stg10_1_merged596_1097_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<656, 1024>(result, stg9_stg10_1_merged596_1097_res);
	hw_uint<16> stg9_stg10_1_merged596_1098_res = stg9_stg10_1_merged596_1098_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<672, 1024>(result, stg9_stg10_1_merged596_1098_res);
	hw_uint<16> stg9_stg10_1_merged596_1099_res = stg9_stg10_1_merged596_1099_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<688, 1024>(result, stg9_stg10_1_merged596_1099_res);
	hw_uint<16> stg9_stg10_1_merged596_1100_res = stg9_stg10_1_merged596_1100_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<704, 1024>(result, stg9_stg10_1_merged596_1100_res);
	hw_uint<16> stg9_stg10_1_merged596_1101_res = stg9_stg10_1_merged596_1101_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<720, 1024>(result, stg9_stg10_1_merged596_1101_res);
	hw_uint<16> stg9_stg10_1_merged596_1102_res = stg9_stg10_1_merged596_1102_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<736, 1024>(result, stg9_stg10_1_merged596_1102_res);
	hw_uint<16> stg9_stg10_1_merged596_1103_res = stg9_stg10_1_merged596_1103_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<752, 1024>(result, stg9_stg10_1_merged596_1103_res);
	hw_uint<16> stg9_stg10_1_merged596_1104_res = stg9_stg10_1_merged596_1104_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<768, 1024>(result, stg9_stg10_1_merged596_1104_res);
	hw_uint<16> stg9_stg10_1_merged596_1105_res = stg9_stg10_1_merged596_1105_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<784, 1024>(result, stg9_stg10_1_merged596_1105_res);
	hw_uint<16> stg9_stg10_1_merged596_1106_res = stg9_stg10_1_merged596_1106_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<800, 1024>(result, stg9_stg10_1_merged596_1106_res);
	hw_uint<16> stg9_stg10_1_merged596_1107_res = stg9_stg10_1_merged596_1107_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<816, 1024>(result, stg9_stg10_1_merged596_1107_res);
	hw_uint<16> stg9_stg10_1_merged596_1108_res = stg9_stg10_1_merged596_1108_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<832, 1024>(result, stg9_stg10_1_merged596_1108_res);
	hw_uint<16> stg9_stg10_1_merged596_1109_res = stg9_stg10_1_merged596_1109_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<848, 1024>(result, stg9_stg10_1_merged596_1109_res);
	hw_uint<16> stg9_stg10_1_merged596_1110_res = stg9_stg10_1_merged596_1110_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<864, 1024>(result, stg9_stg10_1_merged596_1110_res);
	hw_uint<16> stg9_stg10_1_merged596_1111_res = stg9_stg10_1_merged596_1111_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<880, 1024>(result, stg9_stg10_1_merged596_1111_res);
	hw_uint<16> stg9_stg10_1_merged596_1112_res = stg9_stg10_1_merged596_1112_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<896, 1024>(result, stg9_stg10_1_merged596_1112_res);
	hw_uint<16> stg9_stg10_1_merged596_1113_res = stg9_stg10_1_merged596_1113_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<912, 1024>(result, stg9_stg10_1_merged596_1113_res);
	hw_uint<16> stg9_stg10_1_merged596_1114_res = stg9_stg10_1_merged596_1114_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<928, 1024>(result, stg9_stg10_1_merged596_1114_res);
	hw_uint<16> stg9_stg10_1_merged596_1115_res = stg9_stg10_1_merged596_1115_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<944, 1024>(result, stg9_stg10_1_merged596_1115_res);
	hw_uint<16> stg9_stg10_1_merged596_1116_res = stg9_stg10_1_merged596_1116_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<960, 1024>(result, stg9_stg10_1_merged596_1116_res);
	hw_uint<16> stg9_stg10_1_merged596_1117_res = stg9_stg10_1_merged596_1117_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<976, 1024>(result, stg9_stg10_1_merged596_1117_res);
	hw_uint<16> stg9_stg10_1_merged596_1118_res = stg9_stg10_1_merged596_1118_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<992, 1024>(result, stg9_stg10_1_merged596_1118_res);
	hw_uint<16> stg9_stg10_1_merged596_1119_res = stg9_stg10_1_merged596_1119_select(stg9, root, stg10_0, stg10_1, dynamic_address);
	set_at<1008, 1024>(result, stg9_stg10_1_merged596_1119_res);
	return result;
}

// stg9_1_merged593_write
//	stg9_stg9_1_merged593_0
//	stg9_stg9_1_merged593_1
//	stg9_stg9_1_merged593_2
//	stg9_stg9_1_merged593_3
//	stg9_stg9_1_merged593_4
//	stg9_stg9_1_merged593_5
//	stg9_stg9_1_merged593_6
//	stg9_stg9_1_merged593_7
//	stg9_stg9_1_merged593_8
//	stg9_stg9_1_merged593_9
//	stg9_stg9_1_merged593_10
//	stg9_stg9_1_merged593_11
//	stg9_stg9_1_merged593_12
//	stg9_stg9_1_merged593_13
//	stg9_stg9_1_merged593_14
//	stg9_stg9_1_merged593_15
inline void stg9_stg9_1_merged593_write_bundle_write(hw_uint<256>& stg9_1_merged593_write, stg9_cache& stg9, int root, int stg9_0, int stg9_1, int dynamic_address) {
	hw_uint<16> stg9_stg9_1_merged593_0_res = stg9_1_merged593_write.extract<0, 15>();
	stg9_stg9_1_merged593_0_write(stg9_stg9_1_merged593_0_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_1_res = stg9_1_merged593_write.extract<16, 31>();
	stg9_stg9_1_merged593_1_write(stg9_stg9_1_merged593_1_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_2_res = stg9_1_merged593_write.extract<32, 47>();
	stg9_stg9_1_merged593_2_write(stg9_stg9_1_merged593_2_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_3_res = stg9_1_merged593_write.extract<48, 63>();
	stg9_stg9_1_merged593_3_write(stg9_stg9_1_merged593_3_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_4_res = stg9_1_merged593_write.extract<64, 79>();
	stg9_stg9_1_merged593_4_write(stg9_stg9_1_merged593_4_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_5_res = stg9_1_merged593_write.extract<80, 95>();
	stg9_stg9_1_merged593_5_write(stg9_stg9_1_merged593_5_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_6_res = stg9_1_merged593_write.extract<96, 111>();
	stg9_stg9_1_merged593_6_write(stg9_stg9_1_merged593_6_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_7_res = stg9_1_merged593_write.extract<112, 127>();
	stg9_stg9_1_merged593_7_write(stg9_stg9_1_merged593_7_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_8_res = stg9_1_merged593_write.extract<128, 143>();
	stg9_stg9_1_merged593_8_write(stg9_stg9_1_merged593_8_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_9_res = stg9_1_merged593_write.extract<144, 159>();
	stg9_stg9_1_merged593_9_write(stg9_stg9_1_merged593_9_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_10_res = stg9_1_merged593_write.extract<160, 175>();
	stg9_stg9_1_merged593_10_write(stg9_stg9_1_merged593_10_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_11_res = stg9_1_merged593_write.extract<176, 191>();
	stg9_stg9_1_merged593_11_write(stg9_stg9_1_merged593_11_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_12_res = stg9_1_merged593_write.extract<192, 207>();
	stg9_stg9_1_merged593_12_write(stg9_stg9_1_merged593_12_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_13_res = stg9_1_merged593_write.extract<208, 223>();
	stg9_stg9_1_merged593_13_write(stg9_stg9_1_merged593_13_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_14_res = stg9_1_merged593_write.extract<224, 239>();
	stg9_stg9_1_merged593_14_write(stg9_stg9_1_merged593_14_res, stg9, root, stg9_0, stg9_1, dynamic_address);
	hw_uint<16> stg9_stg9_1_merged593_15_res = stg9_1_merged593_write.extract<240, 255>();
	stg9_stg9_1_merged593_15_write(stg9_stg9_1_merged593_15_res, stg9, root, stg9_0, stg9_1, dynamic_address);
}

// Total re-use buffer capacity: 495360 bits


// Operation logic
inline void in_1_merged563(HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */in_off_chip, in_cache& in, int root, int in_0, int in_1) {
  // Dynamic address computation

	// Consume: in_off_chip
	auto in_off_chip_1_m__lp__lp_16_m_in_1__p__0_rp___p___m_15_rp___p__0_p_15_c______1_m_in_0__p__0_p_0_value = in_off_chip.read();
	auto compute_result = in_1_cu561(in_off_chip_1_m__lp__lp_16_m_in_1__p__0_rp___p___m_15_rp___p__0_p_15_c______1_m_in_0__p__0_p_0_value);
	// Produce: in
	in_in_1_merged563_write_bundle_write(/* arg names */compute_result, in, root, in_0, in_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg0_1_merged566(in_cache& in, stg0_cache& stg0, int root, int stg0_0, int stg0_1) {
  // Dynamic address computation

	// Consume: in
	auto in_1_m__lp__lp_16_m_stg0_1__p__0_rp___p___m_14_rp___p___m_1_p_15_c______1_m_stg0_0__p__0_p_0_value = in_stg0_1_merged566_read_bundle_read(in/* source_delay */, root, stg0_0, stg0_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg0_1_cu564(in_1_m__lp__lp_16_m_stg0_1__p__0_rp___p___m_14_rp___p___m_1_p_15_c______1_m_stg0_0__p__0_p_0_value);
	// Produce: stg0
	stg0_stg0_1_merged566_write_bundle_write(/* arg names */compute_result, stg0, root, stg0_0, stg0_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg1_1_merged569(stg0_cache& stg0, stg1_cache& stg1, int root, int stg1_0, int stg1_1) {
  // Dynamic address computation

	// Consume: stg0
	auto stg0_1_m__lp__lp_16_m_stg1_1__p__0_rp___p___m_13_rp___p___m_1_p_14_c______1_m_stg1_0__p__0_p_0_value = stg0_stg1_1_merged569_read_bundle_read(stg0/* source_delay */, root, stg1_0, stg1_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg1_1_cu567(stg0_1_m__lp__lp_16_m_stg1_1__p__0_rp___p___m_13_rp___p___m_1_p_14_c______1_m_stg1_0__p__0_p_0_value);
	// Produce: stg1
	stg1_stg1_1_merged569_write_bundle_write(/* arg names */compute_result, stg1, root, stg1_0, stg1_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg2_1_merged572(stg1_cache& stg1, stg2_cache& stg2, int root, int stg2_0, int stg2_1) {
  // Dynamic address computation

	// Consume: stg1
	auto stg1_1_m__lp__lp_16_m_stg2_1__p__0_rp___p___m_12_rp___p___m_1_p_13_c______1_m_stg2_0__p__0_p_0_value = stg1_stg2_1_merged572_read_bundle_read(stg1/* source_delay */, root, stg2_0, stg2_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg2_1_cu570(stg1_1_m__lp__lp_16_m_stg2_1__p__0_rp___p___m_12_rp___p___m_1_p_13_c______1_m_stg2_0__p__0_p_0_value);
	// Produce: stg2
	stg2_stg2_1_merged572_write_bundle_write(/* arg names */compute_result, stg2, root, stg2_0, stg2_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg3_1_merged575(stg2_cache& stg2, stg3_cache& stg3, int root, int stg3_0, int stg3_1) {
  // Dynamic address computation

	// Consume: stg2
	auto stg2_1_m__lp__lp_16_m_stg3_1__p__0_rp___p___m_11_rp___p___m_1_p_12_c______1_m_stg3_0__p__0_p_0_value = stg2_stg3_1_merged575_read_bundle_read(stg2/* source_delay */, root, stg3_0, stg3_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg3_1_cu573(stg2_1_m__lp__lp_16_m_stg3_1__p__0_rp___p___m_11_rp___p___m_1_p_12_c______1_m_stg3_0__p__0_p_0_value);
	// Produce: stg3
	stg3_stg3_1_merged575_write_bundle_write(/* arg names */compute_result, stg3, root, stg3_0, stg3_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg4_1_merged578(stg3_cache& stg3, stg4_cache& stg4, int root, int stg4_0, int stg4_1) {
  // Dynamic address computation

	// Consume: stg3
	auto stg3_1_m__lp__lp_16_m_stg4_1__p__0_rp___p___m_10_rp___p___m_1_p_11_c______1_m_stg4_0__p__0_p_0_value = stg3_stg4_1_merged578_read_bundle_read(stg3/* source_delay */, root, stg4_0, stg4_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg4_1_cu576(stg3_1_m__lp__lp_16_m_stg4_1__p__0_rp___p___m_10_rp___p___m_1_p_11_c______1_m_stg4_0__p__0_p_0_value);
	// Produce: stg4
	stg4_stg4_1_merged578_write_bundle_write(/* arg names */compute_result, stg4, root, stg4_0, stg4_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg5_1_merged581(stg4_cache& stg4, stg5_cache& stg5, int root, int stg5_0, int stg5_1) {
  // Dynamic address computation

	// Consume: stg4
	auto stg4_1_m__lp__lp_16_m_stg5_1__p__0_rp___p___m_9_rp___p___m_1_p_10_c______1_m_stg5_0__p__0_p_0_value = stg4_stg5_1_merged581_read_bundle_read(stg4/* source_delay */, root, stg5_0, stg5_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg5_1_cu579(stg4_1_m__lp__lp_16_m_stg5_1__p__0_rp___p___m_9_rp___p___m_1_p_10_c______1_m_stg5_0__p__0_p_0_value);
	// Produce: stg5
	stg5_stg5_1_merged581_write_bundle_write(/* arg names */compute_result, stg5, root, stg5_0, stg5_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg6_1_merged584(stg5_cache& stg5, stg6_cache& stg6, int root, int stg6_0, int stg6_1) {
  // Dynamic address computation

	// Consume: stg5
	auto stg5_1_m__lp__lp_16_m_stg6_1__p__0_rp___p___m_8_rp___p___m_1_p_9_c______1_m_stg6_0__p__0_p_0_value = stg5_stg6_1_merged584_read_bundle_read(stg5/* source_delay */, root, stg6_0, stg6_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg6_1_cu582(stg5_1_m__lp__lp_16_m_stg6_1__p__0_rp___p___m_8_rp___p___m_1_p_9_c______1_m_stg6_0__p__0_p_0_value);
	// Produce: stg6
	stg6_stg6_1_merged584_write_bundle_write(/* arg names */compute_result, stg6, root, stg6_0, stg6_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg7_1_merged587(stg6_cache& stg6, stg7_cache& stg7, int root, int stg7_0, int stg7_1) {
  // Dynamic address computation

	// Consume: stg6
	auto stg6_1_m__lp__lp_16_m_stg7_1__p__0_rp___p___m_7_rp___p___m_1_p_8_c______1_m_stg7_0__p__0_p_0_value = stg6_stg7_1_merged587_read_bundle_read(stg6/* source_delay */, root, stg7_0, stg7_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg7_1_cu585(stg6_1_m__lp__lp_16_m_stg7_1__p__0_rp___p___m_7_rp___p___m_1_p_8_c______1_m_stg7_0__p__0_p_0_value);
	// Produce: stg7
	stg7_stg7_1_merged587_write_bundle_write(/* arg names */compute_result, stg7, root, stg7_0, stg7_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg8_1_merged590(stg7_cache& stg7, stg8_cache& stg8, int root, int stg8_0, int stg8_1) {
  // Dynamic address computation

	// Consume: stg7
	auto stg7_1_m__lp__lp_16_m_stg8_1__p__0_rp___p___m_6_rp___p___m_1_p_7_c______1_m_stg8_0__p__0_p_0_value = stg7_stg8_1_merged590_read_bundle_read(stg7/* source_delay */, root, stg8_0, stg8_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg8_1_cu588(stg7_1_m__lp__lp_16_m_stg8_1__p__0_rp___p___m_6_rp___p___m_1_p_7_c______1_m_stg8_0__p__0_p_0_value);
	// Produce: stg8
	stg8_stg8_1_merged590_write_bundle_write(/* arg names */compute_result, stg8, root, stg8_0, stg8_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg9_1_merged593(stg8_cache& stg8, stg9_cache& stg9, int root, int stg9_0, int stg9_1) {
  // Dynamic address computation

	// Consume: stg8
	auto stg8_1_m__lp__lp_16_m_stg9_1__p__0_rp___p___m_5_rp___p___m_1_p_6_c______1_m_stg9_0__p__0_p_0_value = stg8_stg9_1_merged593_read_bundle_read(stg8/* source_delay */, root, stg9_0, stg9_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg9_1_cu591(stg8_1_m__lp__lp_16_m_stg9_1__p__0_rp___p___m_5_rp___p___m_1_p_6_c______1_m_stg9_0__p__0_p_0_value);
	// Produce: stg9
	stg9_stg9_1_merged593_write_bundle_write(/* arg names */compute_result, stg9, root, stg9_0, stg9_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void jac9_16_1_merged611(stg14_cache& stg14, HWStream<hw_uint<256> >& /* buffer_args num ports = 16 */jac9_16, int root, int jac9_16_0, int jac9_16_1) {
  // Dynamic address computation

	// Consume: stg14
	auto stg14_1_m__lp_16_m_jac9_16_1__p__0_rp___p__0_p_0_c_____1_m_jac9_16_0__p__0_p_0_value = stg14_jac9_16_1_merged611_read_bundle_read(stg14/* source_delay */, root, jac9_16_0, jac9_16_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = jac9_16_1_cu609(stg14_1_m__lp_16_m_jac9_16_1__p__0_rp___p__0_p_0_c_____1_m_jac9_16_0__p__0_p_0_value);
	// Produce: jac9_16
	jac9_16.write(compute_result);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg10_1_merged596(stg9_cache& stg9, stg10_cache& stg10, int root, int stg10_0, int stg10_1) {
  // Dynamic address computation

	// Consume: stg9
	auto stg9_1_m__lp__lp_16_m_stg10_1__p__0_rp___p___m_4_rp___p___m_1_p_5_c______1_m_stg10_0__p__0_p_0_value = stg9_stg10_1_merged596_read_bundle_read(stg9/* source_delay */, root, stg10_0, stg10_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg10_1_cu594(stg9_1_m__lp__lp_16_m_stg10_1__p__0_rp___p___m_4_rp___p___m_1_p_5_c______1_m_stg10_0__p__0_p_0_value);
	// Produce: stg10
	stg10_stg10_1_merged596_write_bundle_write(/* arg names */compute_result, stg10, root, stg10_0, stg10_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg11_1_merged599(stg10_cache& stg10, stg11_cache& stg11, int root, int stg11_0, int stg11_1) {
  // Dynamic address computation

	// Consume: stg10
	auto stg10_1_m__lp__lp_16_m_stg11_1__p__0_rp___p___m_3_rp___p___m_1_p_4_c______1_m_stg11_0__p__0_p_0_value = stg10_stg11_1_merged599_read_bundle_read(stg10/* source_delay */, root, stg11_0, stg11_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg11_1_cu597(stg10_1_m__lp__lp_16_m_stg11_1__p__0_rp___p___m_3_rp___p___m_1_p_4_c______1_m_stg11_0__p__0_p_0_value);
	// Produce: stg11
	stg11_stg11_1_merged599_write_bundle_write(/* arg names */compute_result, stg11, root, stg11_0, stg11_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg12_1_merged602(stg11_cache& stg11, stg12_cache& stg12, int root, int stg12_0, int stg12_1) {
  // Dynamic address computation

	// Consume: stg11
	auto stg11_1_m__lp__lp_16_m_stg12_1__p__0_rp___p___m_2_rp___p___m_1_p_3_c______1_m_stg12_0__p__0_p_0_value = stg11_stg12_1_merged602_read_bundle_read(stg11/* source_delay */, root, stg12_0, stg12_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg12_1_cu600(stg11_1_m__lp__lp_16_m_stg12_1__p__0_rp___p___m_2_rp___p___m_1_p_3_c______1_m_stg12_0__p__0_p_0_value);
	// Produce: stg12
	stg12_stg12_1_merged602_write_bundle_write(/* arg names */compute_result, stg12, root, stg12_0, stg12_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg13_1_merged605(stg12_cache& stg12, stg13_cache& stg13, int root, int stg13_0, int stg13_1) {
  // Dynamic address computation

	// Consume: stg12
	auto stg12_1_m__lp__lp_16_m_stg13_1__p__0_rp___p___m_1_rp___p___m_1_p_2_c______1_m_stg13_0__p__0_p_0_value = stg12_stg13_1_merged605_read_bundle_read(stg12/* source_delay */, root, stg13_0, stg13_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg13_1_cu603(stg12_1_m__lp__lp_16_m_stg13_1__p__0_rp___p___m_1_rp___p___m_1_p_2_c______1_m_stg13_0__p__0_p_0_value);
	// Produce: stg13
	stg13_stg13_1_merged605_write_bundle_write(/* arg names */compute_result, stg13, root, stg13_0, stg13_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

inline void stg14_1_merged608(stg13_cache& stg13, stg14_cache& stg14, int root, int stg14_0, int stg14_1) {
  // Dynamic address computation

	// Consume: stg13
	auto stg13_1_m__lp_16_m_stg14_1__p__0_rp___p___m_1_p_1_c_____1_m_stg14_0__p__0_p_0_value = stg13_stg14_1_merged608_read_bundle_read(stg13/* source_delay */, root, stg14_0, stg14_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

	auto compute_result = stg14_1_cu606(stg13_1_m__lp_16_m_stg14_1__p__0_rp___p___m_1_p_1_c_____1_m_stg14_0__p__0_p_0_value);
	// Produce: stg14
	stg14_stg14_1_merged608_write_bundle_write(/* arg names */compute_result, stg14, root, stg14_0, stg14_1, 0);

#ifndef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__

}

// Driver function
void jac9_16_opt(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */in_off_chip, HWStream<hw_uint<256> >& /* get_args num ports = 16 */jac9_16) {

#ifndef __VIVADO_SYNTH__
  ofstream debug_file("jac9_16_opt_debug.csv");
  global_debug_handle = &debug_file;
#endif //__VIVADO_SYNTH__
  in_cache in;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg0_cache stg0;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg1_cache stg1;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg10_cache stg10;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg11_cache stg11;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg12_cache stg12;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg13_cache stg13;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg14_cache stg14;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg2_cache stg2;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg3_cache stg3;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg4_cache stg4;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg5_cache stg5;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg6_cache stg6;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg7_cache stg7;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg8_cache stg8;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
  stg9_cache stg9;
#ifdef __VIVADO_SYNTH__
#endif //__VIVADO_SYNTH__
#ifdef __VIVADO_SYNTH__
#pragma HLS inline recursive
#endif // __VIVADO_SYNTH__

// schedule: { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120; stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125; stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119; in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134; stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122; jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119; stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121; stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131; stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130; stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128; stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132; stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126; stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123; stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129; stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133; stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127; stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
//   { stg13_1_merged605[d0 = 0, d1, d2] -> [0, 14 + d1, 14 + d2, 14] : 0 <= d1 <= 1080 and 0 <= d2 <= 120 }
// Condition for stg13_1_merged605(((((-14 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-14 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-14 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg8_1_merged590[d0 = 0, d1, d2] -> [0, 9 + d1, 9 + d2, 9] : 0 <= d1 <= 1085 and 0 <= d2 <= 125 }
// Condition for stg8_1_merged590(((((-9 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-9 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-9 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg14_1_merged608[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 15] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
// Condition for stg14_1_merged608(((((-15 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-15 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { in_1_merged563[d0 = 0, d1, d2] -> [0, d1, d2, 0] : 0 <= d1 <= 1094 and 0 <= d2 <= 134 }
// Condition for in_1_merged563(((((1*i3)) == 0) && (((1*i0)) == 0) && (((1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg11_1_merged599[d0 = 0, d1, d2] -> [0, 12 + d1, 12 + d2, 12] : 0 <= d1 <= 1082 and 0 <= d2 <= 122 }
// Condition for stg11_1_merged599(((((-12 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-12 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-12 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { jac9_16_1_merged611[d0 = 0, d1, d2] -> [0, 15 + d1, 15 + d2, 16] : 0 <= d1 <= 1079 and 0 <= d2 <= 119 }
// Condition for jac9_16_1_merged611(((((-16 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-15 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-15 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg12_1_merged602[d0 = 0, d1, d2] -> [0, 13 + d1, 13 + d2, 13] : 0 <= d1 <= 1081 and 0 <= d2 <= 121 }
// Condition for stg12_1_merged602(((((-13 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-13 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-13 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg2_1_merged572[d0 = 0, d1, d2] -> [0, 3 + d1, 3 + d2, 3] : 0 <= d1 <= 1091 and 0 <= d2 <= 131 }
// Condition for stg2_1_merged572(((((-3 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-3 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-3 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg3_1_merged575[d0 = 0, d1, d2] -> [0, 4 + d1, 4 + d2, 4] : 0 <= d1 <= 1090 and 0 <= d2 <= 130 }
// Condition for stg3_1_merged575(((((-4 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-4 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-4 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg5_1_merged581[d0 = 0, d1, d2] -> [0, 6 + d1, 6 + d2, 6] : 0 <= d1 <= 1088 and 0 <= d2 <= 128 }
// Condition for stg5_1_merged581(((((-6 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-6 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-6 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg1_1_merged569[d0 = 0, d1, d2] -> [0, 2 + d1, 2 + d2, 2] : 0 <= d1 <= 1092 and 0 <= d2 <= 132 }
// Condition for stg1_1_merged569(((((-2 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-2 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-2 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg7_1_merged587[d0 = 0, d1, d2] -> [0, 8 + d1, 8 + d2, 8] : 0 <= d1 <= 1086 and 0 <= d2 <= 126 }
// Condition for stg7_1_merged587(((((-8 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-8 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-8 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg10_1_merged596[d0 = 0, d1, d2] -> [0, 11 + d1, 11 + d2, 11] : 0 <= d1 <= 1083 and 0 <= d2 <= 123 }
// Condition for stg10_1_merged596(((((-11 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-11 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-11 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg4_1_merged578[d0 = 0, d1, d2] -> [0, 5 + d1, 5 + d2, 5] : 0 <= d1 <= 1089 and 0 <= d2 <= 129 }
// Condition for stg4_1_merged578(((((-5 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-5 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-5 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg0_1_merged566[d0 = 0, d1, d2] -> [0, 1 + d1, 1 + d2, 1] : 0 <= d1 <= 1093 and 0 <= d2 <= 133 }
// Condition for stg0_1_merged566(((((-1 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-1 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-1 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg6_1_merged584[d0 = 0, d1, d2] -> [0, 7 + d1, 7 + d2, 7] : 0 <= d1 <= 1087 and 0 <= d2 <= 127 }
// Condition for stg6_1_merged584(((((-7 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-7 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-7 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))
//   { stg9_1_merged593[d0 = 0, d1, d2] -> [0, 10 + d1, 10 + d2, 10] : 0 <= d1 <= 1084 and 0 <= d2 <= 124 }
// Condition for stg9_1_merged593(((((-10 + 1*i3)) == 0) && (((1*i0)) == 0) && (((-10 + 1*i1)) >= 0) && (((1094 + -1*i1)) >= 0) && (((-10 + 1*i2)) >= 0) && (((134 + -1*i2)) >= 0)))

	// time range: { [0, i1, i2, i3] : i1 <= 1094 and i2 <= 134 and 0 <= i3 <= 15 and i3 <= i2 and i3 <= i1; [0, i1, i2, 16] : 15 <= i1 <= 1094 and 15 <= i2 <= 134 }
	// # sets: 1
	int i0 = 0;
	  for (int i1 = 0; i1 <= 1094; i1++) {
	    for (int i2 = 0; i2 <= 134; i2++) {
	#pragma HLS pipeline II=1
	        // { [i0, i1, i2] }
	        // { [i0, i1, i2] :  }
	        if ((true)) {
	          in_1_merged563(in_off_chip /* buf name */, in, 0, ((1*i1)), ((1*i2)));
	        }
	        // { [i0, i1, i2] : i1 > 0 and i2 > 0 }
	        // { [i0, i1, i2] : i1 > 0 and i2 > 0 }
	          // { [i0, i1, i2] : -1 + i1 >= 0 }
	          // { [i0, i1, i2] : -1 + i2 >= 0 }
	        if ((((((-1 + 1*i1)) >= 0) && (((-1 + 1*i2)) >= 0)))) {
	          stg0_1_merged566(in /* buf name */, stg0, 0, ((-1 + 1*i1)), ((-1 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 2 and i2 >= 2 }
	        // { [i0, i1, i2] : i1 >= 2 and i2 >= 2 }
	          // { [i0, i1, i2] : -2 + i1 >= 0 }
	          // { [i0, i1, i2] : -2 + i2 >= 0 }
	        if ((((((-2 + 1*i1)) >= 0) && (((-2 + 1*i2)) >= 0)))) {
	          stg1_1_merged569(stg0 /* buf name */, stg1, 0, ((-2 + 1*i1)), ((-2 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 3 and i2 >= 3 }
	        // { [i0, i1, i2] : i1 >= 3 and i2 >= 3 }
	          // { [i0, i1, i2] : -3 + i1 >= 0 }
	          // { [i0, i1, i2] : -3 + i2 >= 0 }
	        if ((((((-3 + 1*i1)) >= 0) && (((-3 + 1*i2)) >= 0)))) {
	          stg2_1_merged572(stg1 /* buf name */, stg2, 0, ((-3 + 1*i1)), ((-3 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 4 }
	        // { [i0, i1, i2] : i1 >= 4 and i2 >= 4 }
	          // { [i0, i1, i2] : -4 + i1 >= 0 }
	          // { [i0, i1, i2] : -4 + i2 >= 0 }
	        if ((((((-4 + 1*i1)) >= 0) && (((-4 + 1*i2)) >= 0)))) {
	          stg3_1_merged575(stg2 /* buf name */, stg3, 0, ((-4 + 1*i1)), ((-4 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 5 and i2 >= 5 }
	        // { [i0, i1, i2] : i1 >= 5 and i2 >= 5 }
	          // { [i0, i1, i2] : -5 + i1 >= 0 }
	          // { [i0, i1, i2] : -5 + i2 >= 0 }
	        if ((((((-5 + 1*i1)) >= 0) && (((-5 + 1*i2)) >= 0)))) {
	          stg4_1_merged578(stg3 /* buf name */, stg4, 0, ((-5 + 1*i1)), ((-5 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 6 }
	        // { [i0, i1, i2] : i1 >= 6 and i2 >= 6 }
	          // { [i0, i1, i2] : -6 + i1 >= 0 }
	          // { [i0, i1, i2] : -6 + i2 >= 0 }
	        if ((((((-6 + 1*i1)) >= 0) && (((-6 + 1*i2)) >= 0)))) {
	          stg5_1_merged581(stg4 /* buf name */, stg5, 0, ((-6 + 1*i1)), ((-6 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 7 and i2 >= 7 }
	        // { [i0, i1, i2] : i1 >= 7 and i2 >= 7 }
	          // { [i0, i1, i2] : -7 + i1 >= 0 }
	          // { [i0, i1, i2] : -7 + i2 >= 0 }
	        if ((((((-7 + 1*i1)) >= 0) && (((-7 + 1*i2)) >= 0)))) {
	          stg6_1_merged584(stg5 /* buf name */, stg6, 0, ((-7 + 1*i1)), ((-7 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 8 }
	        // { [i0, i1, i2] : i1 >= 8 and i2 >= 8 }
	          // { [i0, i1, i2] : -8 + i1 >= 0 }
	          // { [i0, i1, i2] : -8 + i2 >= 0 }
	        if ((((((-8 + 1*i1)) >= 0) && (((-8 + 1*i2)) >= 0)))) {
	          stg7_1_merged587(stg6 /* buf name */, stg7, 0, ((-8 + 1*i1)), ((-8 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 9 and i2 >= 9 }
	        // { [i0, i1, i2] : i1 >= 9 and i2 >= 9 }
	          // { [i0, i1, i2] : -9 + i1 >= 0 }
	          // { [i0, i1, i2] : -9 + i2 >= 0 }
	        if ((((((-9 + 1*i1)) >= 0) && (((-9 + 1*i2)) >= 0)))) {
	          stg8_1_merged590(stg7 /* buf name */, stg8, 0, ((-9 + 1*i1)), ((-9 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 10 }
	        // { [i0, i1, i2] : i1 >= 10 and i2 >= 10 }
	          // { [i0, i1, i2] : -10 + i1 >= 0 }
	          // { [i0, i1, i2] : -10 + i2 >= 0 }
	        if ((((((-10 + 1*i1)) >= 0) && (((-10 + 1*i2)) >= 0)))) {
	          stg9_1_merged593(stg8 /* buf name */, stg9, 0, ((-10 + 1*i1)), ((-10 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 11 and i2 >= 11 }
	        // { [i0, i1, i2] : i1 >= 11 and i2 >= 11 }
	          // { [i0, i1, i2] : -11 + i1 >= 0 }
	          // { [i0, i1, i2] : -11 + i2 >= 0 }
	        if ((((((-11 + 1*i1)) >= 0) && (((-11 + 1*i2)) >= 0)))) {
	          stg10_1_merged596(stg9 /* buf name */, stg10, 0, ((-11 + 1*i1)), ((-11 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 12 }
	        // { [i0, i1, i2] : i1 >= 12 and i2 >= 12 }
	          // { [i0, i1, i2] : -12 + i1 >= 0 }
	          // { [i0, i1, i2] : -12 + i2 >= 0 }
	        if ((((((-12 + 1*i1)) >= 0) && (((-12 + 1*i2)) >= 0)))) {
	          stg11_1_merged599(stg10 /* buf name */, stg11, 0, ((-12 + 1*i1)), ((-12 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 13 and i2 >= 13 }
	        // { [i0, i1, i2] : i1 >= 13 and i2 >= 13 }
	          // { [i0, i1, i2] : -13 + i1 >= 0 }
	          // { [i0, i1, i2] : -13 + i2 >= 0 }
	        if ((((((-13 + 1*i1)) >= 0) && (((-13 + 1*i2)) >= 0)))) {
	          stg12_1_merged602(stg11 /* buf name */, stg12, 0, ((-13 + 1*i1)), ((-13 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 14 }
	        // { [i0, i1, i2] : i1 >= 14 and i2 >= 14 }
	          // { [i0, i1, i2] : -14 + i1 >= 0 }
	          // { [i0, i1, i2] : -14 + i2 >= 0 }
	        if ((((((-14 + 1*i1)) >= 0) && (((-14 + 1*i2)) >= 0)))) {
	          stg13_1_merged605(stg12 /* buf name */, stg13, 0, ((-14 + 1*i1)), ((-14 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	          // { [i0, i1, i2] : -15 + i1 >= 0 }
	          // { [i0, i1, i2] : -15 + i2 >= 0 }
	        if ((((((-15 + 1*i1)) >= 0) && (((-15 + 1*i2)) >= 0)))) {
	          stg14_1_merged608(stg13 /* buf name */, stg14, 0, ((-15 + 1*i1)), ((-15 + 1*i2)));
	        }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	        // { [i0, i1, i2] : i1 >= 15 and i2 >= 15 }
	          // { [i0, i1, i2] : -15 + i1 >= 0 }
	          // { [i0, i1, i2] : -15 + i2 >= 0 }
	        if ((((((-15 + 1*i1)) >= 0) && (((-15 + 1*i2)) >= 0)))) {
	          jac9_16_1_merged611(stg14 /* buf name */, jac9_16, 0, ((-15 + 1*i1)), ((-15 + 1*i2)));
	        }
	    }
	  }
	
#ifndef __VIVADO_SYNTH__
  debug_file.close();
#endif //__VIVADO_SYNTH__
}

void jac9_16_opt_wrapper(HWStream<hw_uint<256> >& /* no bundle get_args num ports = 16 */in_off_chip, HWStream<hw_uint<256> >& /* get_args num ports = 16 */jac9_16, const int num_epochs) {

  for (int epoch = 0; epoch < num_epochs; epoch++) {
    jac9_16_opt(in_off_chip, jac9_16);
  }
}
#ifdef __VIVADO_SYNTH__
  // { in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[15 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[14 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[13 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[12 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[11 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[10 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[9 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[8 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[7 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[6 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[5 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[4 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[3 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[2 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[1 + 16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134; in_1_merged563[root = 0, in_0, in_1] -> in_off_chip[16in_1, in_0] : 0 <= in_0 <= 1094 and 0 <= in_1 <= 134 }
const int in_1_merged563_read_pipe0_num_transfers = 147825;
  // { jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[15 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[14 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[13 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[12 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[11 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[10 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[9 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[8 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[7 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[6 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[5 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[4 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[3 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[2 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[1 + 16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119; jac9_16_1_merged611[root = 0, jac9_16_0, jac9_16_1] -> jac9_16[16jac9_16_1, jac9_16_0] : 0 <= jac9_16_0 <= 1079 and 0 <= jac9_16_1 <= 119 }
const int jac9_16_1_merged611_write_pipe0_num_transfers = 129600;


extern "C" {

void jac9_16_opt_accel(hw_uint<256>* in_1_merged563_read_pipe0, hw_uint<256>* jac9_16_1_merged611_write_pipe0, const int size) { 
#pragma HLS dataflow
#pragma HLS INTERFACE m_axi port = in_1_merged563_read_pipe0 offset = slave depth = 65536 bundle = gmem0
#pragma HLS INTERFACE m_axi port = jac9_16_1_merged611_write_pipe0 offset = slave depth = 65536 bundle = gmem1

#pragma HLS INTERFACE s_axilite port = in_1_merged563_read_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = jac9_16_1_merged611_write_pipe0 bundle = control
#pragma HLS INTERFACE s_axilite port = size bundle = control
#pragma HLS INTERFACE s_axilite port = return bundle = control


  // Pipeline # 0
  static HWStream<hw_uint<256> > in_1_merged563_read_pipe0_channel;
  static HWStream<hw_uint<256> > jac9_16_1_merged611_write_pipe0_channel;

  burst_read<256>(in_1_merged563_read_pipe0, in_1_merged563_read_pipe0_channel, in_1_merged563_read_pipe0_num_transfers*size);

  jac9_16_opt_wrapper(in_1_merged563_read_pipe0_channel, jac9_16_1_merged611_write_pipe0_channel, size);

  burst_write<256>(jac9_16_1_merged611_write_pipe0, jac9_16_1_merged611_write_pipe0_channel, jac9_16_1_merged611_write_pipe0_num_transfers*size);
}

}
extern "C" {

void jac9_16_opt_rdai(HWStream<hw_uint<256> >& in_1_merged563_read_pipe0, HWStream<hw_uint<256> >&  jac9_16_1_merged611_write_pipe0) { 
#pragma HLS dataflow
#pragma HLS INTERFACE axis register port = in_1_merged563_read_pipe0
#pragma HLS INTERFACE axis register port = jac9_16_1_merged611_write_pipe0

#pragma HLS INTERFACE ap_ctrl_none port = return


  // Pipeline # 0

  jac9_16_opt(in_1_merged563_read_pipe0, jac9_16_1_merged611_write_pipe0);

}

}
#endif //__VIVADO_SYNTH__

