{"vcs1":{"timestamp_begin":1739189462.729173897, "rt":0.22, "ut":0.11, "st":0.06}}
{"vcselab":{"timestamp_begin":1739189463.032409257, "rt":0.26, "ut":0.15, "st":0.10}}
{"link":{"timestamp_begin":1739189463.347819082, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739189462.500419004}
{"VCS_COMP_START_TIME": 1739189462.500419004}
{"VCS_COMP_END_TIME": 1739189463.566743123}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265396}}
{"vcselab": {"peak_mem": 150348}}
