library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity FullAdder is
	port(	a, b, cin 	: in 	std_logic;
			s, cout		: out	std_logic);
end FullAdder;

architecture Behavioral of FullAdder is
begin
	
	s 		<= '1' when (cin xor (a xor b)) else 0;
	cout 	<= '1' when ((a and b) or (b and cin) or (a and cin)) else 0;
	
end Behavioral;