FIRRTL version 1.2.0
circuit Top :
  module RegisterFile :
    input clock : Clock
    input reset : Reset
    output io : { flip write_enable : UInt<1>, flip write_address : UInt<5>, flip write_data : UInt<32>, flip read_address1 : UInt<5>, flip read_address2 : UInt<5>, read_data1 : UInt<32>, read_data2 : UInt<32>, flip debug_read_address : UInt<5>, debug_read_data : UInt<32>} @[src/main/scala/riscv/core/RegisterFile.scala 16:14]

    wire _registers_WIRE : UInt<32>[32] @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[0] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[1] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[2] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[3] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[4] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[5] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[6] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[7] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[8] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[9] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[10] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[11] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[12] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[13] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[14] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[15] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[16] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[17] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[18] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[19] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[20] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[21] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[22] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[23] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[24] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[25] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[26] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[27] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[28] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[29] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[30] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    _registers_WIRE[31] <= UInt<32>("h0") @[src/main/scala/riscv/core/RegisterFile.scala 29:34]
    reg registers : UInt<32>[32], clock with :
      reset => (reset, _registers_WIRE) @[src/main/scala/riscv/core/RegisterFile.scala 29:26]
    node _T = asUInt(reset) @[src/main/scala/riscv/core/RegisterFile.scala 31:15]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 31:8]
    when _T_1 : @[src/main/scala/riscv/core/RegisterFile.scala 31:23]
      node _T_2 = neq(io.write_address, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 32:46]
      node _T_3 = and(io.write_enable, _T_2) @[src/main/scala/riscv/core/RegisterFile.scala 32:26]
      when _T_3 : @[src/main/scala/riscv/core/RegisterFile.scala 32:55]
        registers[io.write_address] <= io.write_data @[src/main/scala/riscv/core/RegisterFile.scala 33:35]
    node _io_read_data1_T = eq(io.read_address1, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 38:22]
    node _io_read_data1_T_1 = mux(_io_read_data1_T, UInt<1>("h0"), registers[io.read_address1]) @[src/main/scala/riscv/core/RegisterFile.scala 37:23]
    io.read_data1 <= _io_read_data1_T_1 @[src/main/scala/riscv/core/RegisterFile.scala 37:17]
    node _io_read_data2_T = eq(io.read_address2, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 44:22]
    node _io_read_data2_T_1 = mux(_io_read_data2_T, UInt<1>("h0"), registers[io.read_address2]) @[src/main/scala/riscv/core/RegisterFile.scala 43:23]
    io.read_data2 <= _io_read_data2_T_1 @[src/main/scala/riscv/core/RegisterFile.scala 43:17]
    node _io_debug_read_data_T = eq(io.debug_read_address, UInt<1>("h0")) @[src/main/scala/riscv/core/RegisterFile.scala 50:27]
    node _io_debug_read_data_T_1 = mux(_io_debug_read_data_T, UInt<1>("h0"), registers[io.debug_read_address]) @[src/main/scala/riscv/core/RegisterFile.scala 49:28]
    io.debug_read_data <= _io_debug_read_data_T_1 @[src/main/scala/riscv/core/RegisterFile.scala 49:22]

  module InstructionFetch :
    input clock : Clock
    input reset : Reset
    output io : { flip jump_flag_id : UInt<1>, flip jump_address_id : UInt<32>, flip instruction_read_data : UInt<32>, flip instruction_valid : UInt<1>, instruction_address : UInt<32>, instruction : UInt<32>} @[src/main/scala/riscv/core/InstructionFetch.scala 14:14]

    reg pc : UInt<32>, clock with :
      reset => (reset, UInt<32>("h1000")) @[src/main/scala/riscv/core/InstructionFetch.scala 23:19]
    when io.instruction_valid : @[src/main/scala/riscv/core/InstructionFetch.scala 25:30]
      io.instruction <= io.instruction_read_data @[src/main/scala/riscv/core/InstructionFetch.scala 26:20]
      when io.jump_flag_id : @[src/main/scala/riscv/core/InstructionFetch.scala 28:26]
        pc <= io.jump_address_id @[src/main/scala/riscv/core/InstructionFetch.scala 29:12]
      else :
        node _pc_T = add(pc, UInt<3>("h4")) @[src/main/scala/riscv/core/InstructionFetch.scala 31:18]
        node _pc_T_1 = tail(_pc_T, 1) @[src/main/scala/riscv/core/InstructionFetch.scala 31:18]
        pc <= _pc_T_1 @[src/main/scala/riscv/core/InstructionFetch.scala 31:12]
    else :
      pc <= pc @[src/main/scala/riscv/core/InstructionFetch.scala 36:20]
      io.instruction <= UInt<5>("h13") @[src/main/scala/riscv/core/InstructionFetch.scala 37:20]
    io.instruction_address <= pc @[src/main/scala/riscv/core/InstructionFetch.scala 39:26]

  module InstructionDecode :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction : UInt<32>, regs_reg1_read_address : UInt<5>, regs_reg2_read_address : UInt<5>, ex_immediate : UInt<32>, ex_aluop1_source : UInt<1>, ex_aluop2_source : UInt<1>, memory_read_enable : UInt<1>, memory_write_enable : UInt<1>, wb_reg_write_source : UInt<2>, reg_write_enable : UInt<1>, reg_write_address : UInt<5>} @[src/main/scala/riscv/core/InstructionDecode.scala 127:14]

    node opcode = bits(io.instruction, 6, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 141:30]
    node funct3 = bits(io.instruction, 14, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 142:30]
    node funct7 = bits(io.instruction, 31, 25) @[src/main/scala/riscv/core/InstructionDecode.scala 143:30]
    node rd = bits(io.instruction, 11, 7) @[src/main/scala/riscv/core/InstructionDecode.scala 144:30]
    node rs1 = bits(io.instruction, 19, 15) @[src/main/scala/riscv/core/InstructionDecode.scala 145:30]
    node rs2 = bits(io.instruction, 24, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 146:30]
    node _io_regs_reg1_read_address_T = eq(opcode, UInt<6>("h37")) @[src/main/scala/riscv/core/InstructionDecode.scala 148:43]
    node _io_regs_reg1_read_address_T_1 = mux(_io_regs_reg1_read_address_T, UInt<5>("h0"), rs1) @[src/main/scala/riscv/core/InstructionDecode.scala 148:35]
    io.regs_reg1_read_address <= _io_regs_reg1_read_address_T_1 @[src/main/scala/riscv/core/InstructionDecode.scala 148:29]
    io.regs_reg2_read_address <= rs2 @[src/main/scala/riscv/core/InstructionDecode.scala 149:29]
    node _immediate_T = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 152:32]
    node _immediate_T_1 = bits(_immediate_T, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 152:13]
    node _immediate_T_2 = mux(_immediate_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 152:13]
    node _immediate_T_3 = bits(io.instruction, 31, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 152:53]
    node _immediate_T_4 = cat(_immediate_T_2, _immediate_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 152:8]
    node _immediate_T_5 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 154:56]
    node _immediate_T_6 = bits(_immediate_T_5, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 154:37]
    node _immediate_T_7 = mux(_immediate_T_6, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 154:37]
    node _immediate_T_8 = bits(io.instruction, 30, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 154:77]
    node _immediate_T_9 = cat(_immediate_T_7, _immediate_T_8) @[src/main/scala/riscv/core/InstructionDecode.scala 154:32]
    node _immediate_T_10 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 155:56]
    node _immediate_T_11 = bits(_immediate_T_10, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 155:37]
    node _immediate_T_12 = mux(_immediate_T_11, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 155:37]
    node _immediate_T_13 = bits(io.instruction, 30, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 155:77]
    node _immediate_T_14 = cat(_immediate_T_12, _immediate_T_13) @[src/main/scala/riscv/core/InstructionDecode.scala 155:32]
    node _immediate_T_15 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 156:56]
    node _immediate_T_16 = bits(_immediate_T_15, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 156:37]
    node _immediate_T_17 = mux(_immediate_T_16, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 156:37]
    node _immediate_T_18 = bits(io.instruction, 30, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 156:77]
    node _immediate_T_19 = cat(_immediate_T_17, _immediate_T_18) @[src/main/scala/riscv/core/InstructionDecode.scala 156:32]
    node _immediate_T_20 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 157:56]
    node _immediate_T_21 = bits(_immediate_T_20, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 157:37]
    node _immediate_T_22 = mux(_immediate_T_21, UInt<21>("h1fffff"), UInt<21>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 157:37]
    node _immediate_T_23 = bits(io.instruction, 30, 25) @[src/main/scala/riscv/core/InstructionDecode.scala 157:77]
    node _immediate_T_24 = bits(io.instruction, 11, 7) @[src/main/scala/riscv/core/InstructionDecode.scala 157:101]
    node immediate_hi = cat(_immediate_T_22, _immediate_T_23) @[src/main/scala/riscv/core/InstructionDecode.scala 157:32]
    node _immediate_T_25 = cat(immediate_hi, _immediate_T_24) @[src/main/scala/riscv/core/InstructionDecode.scala 157:32]
    node _immediate_T_26 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 159:32]
    node _immediate_T_27 = bits(_immediate_T_26, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 159:13]
    node _immediate_T_28 = mux(_immediate_T_27, UInt<20>("hfffff"), UInt<20>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 159:13]
    node _immediate_T_29 = bits(io.instruction, 7, 7) @[src/main/scala/riscv/core/InstructionDecode.scala 160:23]
    node _immediate_T_30 = bits(io.instruction, 30, 25) @[src/main/scala/riscv/core/InstructionDecode.scala 161:23]
    node _immediate_T_31 = bits(io.instruction, 11, 8) @[src/main/scala/riscv/core/InstructionDecode.scala 162:23]
    node immediate_lo = cat(_immediate_T_31, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 158:32]
    node immediate_hi_hi = cat(_immediate_T_28, _immediate_T_29) @[src/main/scala/riscv/core/InstructionDecode.scala 158:32]
    node immediate_hi_1 = cat(immediate_hi_hi, _immediate_T_30) @[src/main/scala/riscv/core/InstructionDecode.scala 158:32]
    node _immediate_T_32 = cat(immediate_hi_1, immediate_lo) @[src/main/scala/riscv/core/InstructionDecode.scala 158:32]
    node _immediate_T_33 = bits(io.instruction, 31, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 165:47]
    node _immediate_T_34 = cat(_immediate_T_33, UInt<12>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 165:32]
    node _immediate_T_35 = bits(io.instruction, 31, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 166:47]
    node _immediate_T_36 = cat(_immediate_T_35, UInt<12>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 166:32]
    node _immediate_T_37 = bits(io.instruction, 31, 31) @[src/main/scala/riscv/core/InstructionDecode.scala 169:32]
    node _immediate_T_38 = bits(_immediate_T_37, 0, 0) @[src/main/scala/riscv/core/InstructionDecode.scala 169:13]
    node _immediate_T_39 = mux(_immediate_T_38, UInt<12>("hfff"), UInt<12>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 169:13]
    node _immediate_T_40 = bits(io.instruction, 19, 12) @[src/main/scala/riscv/core/InstructionDecode.scala 170:23]
    node _immediate_T_41 = bits(io.instruction, 20, 20) @[src/main/scala/riscv/core/InstructionDecode.scala 171:23]
    node _immediate_T_42 = bits(io.instruction, 30, 21) @[src/main/scala/riscv/core/InstructionDecode.scala 172:23]
    node immediate_lo_1 = cat(_immediate_T_42, UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 168:30]
    node immediate_hi_hi_1 = cat(_immediate_T_39, _immediate_T_40) @[src/main/scala/riscv/core/InstructionDecode.scala 168:30]
    node immediate_hi_2 = cat(immediate_hi_hi_1, _immediate_T_41) @[src/main/scala/riscv/core/InstructionDecode.scala 168:30]
    node _immediate_T_43 = cat(immediate_hi_2, immediate_lo_1) @[src/main/scala/riscv/core/InstructionDecode.scala 168:30]
    node _immediate_T_44 = eq(UInt<5>("h13"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_45 = mux(_immediate_T_44, _immediate_T_9, _immediate_T_4) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_46 = eq(UInt<2>("h3"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_47 = mux(_immediate_T_46, _immediate_T_14, _immediate_T_45) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_48 = eq(UInt<7>("h67"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_49 = mux(_immediate_T_48, _immediate_T_19, _immediate_T_47) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_50 = eq(UInt<6>("h23"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_51 = mux(_immediate_T_50, _immediate_T_25, _immediate_T_49) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_52 = eq(UInt<7>("h63"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_53 = mux(_immediate_T_52, _immediate_T_32, _immediate_T_51) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_54 = eq(UInt<6>("h37"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_55 = mux(_immediate_T_54, _immediate_T_34, _immediate_T_53) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_56 = eq(UInt<5>("h17"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_57 = mux(_immediate_T_56, _immediate_T_36, _immediate_T_55) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _immediate_T_58 = eq(UInt<7>("h6f"), opcode) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node immediate = mux(_immediate_T_58, _immediate_T_43, _immediate_T_57) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    io.ex_immediate <= immediate @[src/main/scala/riscv/core/InstructionDecode.scala 177:19]
    node _io_ex_aluop1_source_T = eq(opcode, UInt<5>("h17")) @[src/main/scala/riscv/core/InstructionDecode.scala 179:12]
    node _io_ex_aluop1_source_T_1 = eq(opcode, UInt<7>("h63")) @[src/main/scala/riscv/core/InstructionDecode.scala 179:45]
    node _io_ex_aluop1_source_T_2 = or(_io_ex_aluop1_source_T, _io_ex_aluop1_source_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 179:35]
    node _io_ex_aluop1_source_T_3 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/InstructionDecode.scala 179:78]
    node _io_ex_aluop1_source_T_4 = or(_io_ex_aluop1_source_T_2, _io_ex_aluop1_source_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 179:68]
    node _io_ex_aluop1_source_T_5 = mux(_io_ex_aluop1_source_T_4, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 178:29]
    io.ex_aluop1_source <= _io_ex_aluop1_source_T_5 @[src/main/scala/riscv/core/InstructionDecode.scala 178:23]
    node _io_ex_aluop2_source_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/riscv/core/InstructionDecode.scala 192:12]
    node _io_ex_aluop2_source_T_1 = mux(_io_ex_aluop2_source_T, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/riscv/core/InstructionDecode.scala 191:29]
    io.ex_aluop2_source <= _io_ex_aluop2_source_T_1 @[src/main/scala/riscv/core/InstructionDecode.scala 191:23]
    node _io_memory_read_enable_T = eq(opcode, UInt<2>("h3")) @[src/main/scala/riscv/core/InstructionDecode.scala 198:39]
    node _io_memory_read_enable_T_1 = mux(_io_memory_read_enable_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 198:31]
    io.memory_read_enable <= _io_memory_read_enable_T_1 @[src/main/scala/riscv/core/InstructionDecode.scala 198:25]
    node _io_memory_write_enable_T = eq(opcode, UInt<6>("h23")) @[src/main/scala/riscv/core/InstructionDecode.scala 199:40]
    node _io_memory_write_enable_T_1 = mux(_io_memory_write_enable_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/riscv/core/InstructionDecode.scala 199:32]
    io.memory_write_enable <= _io_memory_write_enable_T_1 @[src/main/scala/riscv/core/InstructionDecode.scala 199:26]
    node _io_wb_reg_write_source_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/riscv/core/InstructionDecode.scala 205:15]
    node _io_wb_reg_write_source_T_1 = eq(opcode, UInt<5>("h13")) @[src/main/scala/riscv/core/InstructionDecode.scala 205:49]
    node _io_wb_reg_write_source_T_2 = or(_io_wb_reg_write_source_T, _io_wb_reg_write_source_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 205:39]
    node _io_wb_reg_write_source_T_3 = eq(opcode, UInt<6>("h37")) @[src/main/scala/riscv/core/InstructionDecode.scala 206:16]
    node _io_wb_reg_write_source_T_4 = or(_io_wb_reg_write_source_T_2, _io_wb_reg_write_source_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 205:72]
    node _io_wb_reg_write_source_T_5 = eq(opcode, UInt<5>("h17")) @[src/main/scala/riscv/core/InstructionDecode.scala 206:47]
    node _io_wb_reg_write_source_T_6 = or(_io_wb_reg_write_source_T_4, _io_wb_reg_write_source_T_5) @[src/main/scala/riscv/core/InstructionDecode.scala 206:37]
    node _io_wb_reg_write_source_T_7 = eq(opcode, UInt<2>("h3")) @[src/main/scala/riscv/core/InstructionDecode.scala 207:15]
    node _io_wb_reg_write_source_T_8 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/InstructionDecode.scala 208:15]
    node _io_wb_reg_write_source_T_9 = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/InstructionDecode.scala 208:46]
    node _io_wb_reg_write_source_T_10 = or(_io_wb_reg_write_source_T_8, _io_wb_reg_write_source_T_9) @[src/main/scala/riscv/core/InstructionDecode.scala 208:36]
    node _io_wb_reg_write_source_T_11 = mux(_io_wb_reg_write_source_T_10, UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _io_wb_reg_write_source_T_12 = mux(_io_wb_reg_write_source_T_7, UInt<2>("h1"), _io_wb_reg_write_source_T_11) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _io_wb_reg_write_source_T_13 = mux(_io_wb_reg_write_source_T_6, UInt<2>("h0"), _io_wb_reg_write_source_T_12) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    io.wb_reg_write_source <= _io_wb_reg_write_source_T_13 @[src/main/scala/riscv/core/InstructionDecode.scala 202:26]
    node _io_reg_write_enable_T = eq(opcode, UInt<6>("h33")) @[src/main/scala/riscv/core/InstructionDecode.scala 212:34]
    node _io_reg_write_enable_T_1 = eq(opcode, UInt<5>("h13")) @[src/main/scala/riscv/core/InstructionDecode.scala 212:70]
    node _io_reg_write_enable_T_2 = or(_io_reg_write_enable_T, _io_reg_write_enable_T_1) @[src/main/scala/riscv/core/InstructionDecode.scala 212:59]
    node _io_reg_write_enable_T_3 = eq(opcode, UInt<2>("h3")) @[src/main/scala/riscv/core/InstructionDecode.scala 213:13]
    node _io_reg_write_enable_T_4 = or(_io_reg_write_enable_T_2, _io_reg_write_enable_T_3) @[src/main/scala/riscv/core/InstructionDecode.scala 212:94]
    node _io_reg_write_enable_T_5 = eq(opcode, UInt<5>("h17")) @[src/main/scala/riscv/core/InstructionDecode.scala 213:48]
    node _io_reg_write_enable_T_6 = or(_io_reg_write_enable_T_4, _io_reg_write_enable_T_5) @[src/main/scala/riscv/core/InstructionDecode.scala 213:37]
    node _io_reg_write_enable_T_7 = eq(opcode, UInt<6>("h37")) @[src/main/scala/riscv/core/InstructionDecode.scala 213:83]
    node _io_reg_write_enable_T_8 = or(_io_reg_write_enable_T_6, _io_reg_write_enable_T_7) @[src/main/scala/riscv/core/InstructionDecode.scala 213:72]
    node _io_reg_write_enable_T_9 = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/InstructionDecode.scala 214:13]
    node _io_reg_write_enable_T_10 = or(_io_reg_write_enable_T_8, _io_reg_write_enable_T_9) @[src/main/scala/riscv/core/InstructionDecode.scala 213:105]
    node _io_reg_write_enable_T_11 = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/InstructionDecode.scala 214:46]
    node _io_reg_write_enable_T_12 = or(_io_reg_write_enable_T_10, _io_reg_write_enable_T_11) @[src/main/scala/riscv/core/InstructionDecode.scala 214:35]
    io.reg_write_enable <= _io_reg_write_enable_T_12 @[src/main/scala/riscv/core/InstructionDecode.scala 212:23]
    io.reg_write_address <= rd @[src/main/scala/riscv/core/InstructionDecode.scala 215:24]

  module ALU :
    input clock : Clock
    input reset : Reset
    output io : { flip func : UInt<4>, flip op1 : UInt<32>, flip op2 : UInt<32>, result : UInt<32>} @[src/main/scala/riscv/core/ALU.scala 16:14]

    io.result <= UInt<1>("h0") @[src/main/scala/riscv/core/ALU.scala 25:13]
    node _T = asUInt(UInt<1>("h1")) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_1 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/riscv/core/ALU.scala 26:19]
    when _T_2 : @[src/main/scala/riscv/core/ALU.scala 26:19]
      node _io_result_T = add(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 28:27]
      node _io_result_T_1 = tail(_io_result_T, 1) @[src/main/scala/riscv/core/ALU.scala 28:27]
      io.result <= _io_result_T_1 @[src/main/scala/riscv/core/ALU.scala 28:17]
    else :
      node _T_3 = asUInt(UInt<2>("h2")) @[src/main/scala/riscv/core/ALU.scala 26:19]
      node _T_4 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
      node _T_5 = eq(_T_3, _T_4) @[src/main/scala/riscv/core/ALU.scala 26:19]
      when _T_5 : @[src/main/scala/riscv/core/ALU.scala 26:19]
        node _io_result_T_2 = sub(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 31:27]
        node _io_result_T_3 = tail(_io_result_T_2, 1) @[src/main/scala/riscv/core/ALU.scala 31:27]
        io.result <= _io_result_T_3 @[src/main/scala/riscv/core/ALU.scala 31:17]
      else :
        node _T_6 = asUInt(UInt<2>("h3")) @[src/main/scala/riscv/core/ALU.scala 26:19]
        node _T_7 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
        node _T_8 = eq(_T_6, _T_7) @[src/main/scala/riscv/core/ALU.scala 26:19]
        when _T_8 : @[src/main/scala/riscv/core/ALU.scala 26:19]
          node _io_result_T_4 = bits(io.op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 34:36]
          node _io_result_T_5 = dshl(io.op1, _io_result_T_4) @[src/main/scala/riscv/core/ALU.scala 34:27]
          io.result <= _io_result_T_5 @[src/main/scala/riscv/core/ALU.scala 34:17]
        else :
          node _T_9 = asUInt(UInt<3>("h4")) @[src/main/scala/riscv/core/ALU.scala 26:19]
          node _T_10 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
          node _T_11 = eq(_T_9, _T_10) @[src/main/scala/riscv/core/ALU.scala 26:19]
          when _T_11 : @[src/main/scala/riscv/core/ALU.scala 26:19]
            node _io_result_T_6 = asSInt(io.op1) @[src/main/scala/riscv/core/ALU.scala 37:27]
            node _io_result_T_7 = asSInt(io.op2) @[src/main/scala/riscv/core/ALU.scala 37:43]
            node _io_result_T_8 = lt(_io_result_T_6, _io_result_T_7) @[src/main/scala/riscv/core/ALU.scala 37:34]
            io.result <= _io_result_T_8 @[src/main/scala/riscv/core/ALU.scala 37:17]
          else :
            node _T_12 = asUInt(UInt<3>("h5")) @[src/main/scala/riscv/core/ALU.scala 26:19]
            node _T_13 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
            node _T_14 = eq(_T_12, _T_13) @[src/main/scala/riscv/core/ALU.scala 26:19]
            when _T_14 : @[src/main/scala/riscv/core/ALU.scala 26:19]
              node _io_result_T_9 = xor(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 40:27]
              io.result <= _io_result_T_9 @[src/main/scala/riscv/core/ALU.scala 40:17]
            else :
              node _T_15 = asUInt(UInt<3>("h6")) @[src/main/scala/riscv/core/ALU.scala 26:19]
              node _T_16 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
              node _T_17 = eq(_T_15, _T_16) @[src/main/scala/riscv/core/ALU.scala 26:19]
              when _T_17 : @[src/main/scala/riscv/core/ALU.scala 26:19]
                node _io_result_T_10 = or(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 43:27]
                io.result <= _io_result_T_10 @[src/main/scala/riscv/core/ALU.scala 43:17]
              else :
                node _T_18 = asUInt(UInt<3>("h7")) @[src/main/scala/riscv/core/ALU.scala 26:19]
                node _T_19 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
                node _T_20 = eq(_T_18, _T_19) @[src/main/scala/riscv/core/ALU.scala 26:19]
                when _T_20 : @[src/main/scala/riscv/core/ALU.scala 26:19]
                  node _io_result_T_11 = and(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 46:27]
                  io.result <= _io_result_T_11 @[src/main/scala/riscv/core/ALU.scala 46:17]
                else :
                  node _T_21 = asUInt(UInt<4>("h8")) @[src/main/scala/riscv/core/ALU.scala 26:19]
                  node _T_22 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
                  node _T_23 = eq(_T_21, _T_22) @[src/main/scala/riscv/core/ALU.scala 26:19]
                  when _T_23 : @[src/main/scala/riscv/core/ALU.scala 26:19]
                    node _io_result_T_12 = bits(io.op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 49:36]
                    node _io_result_T_13 = dshr(io.op1, _io_result_T_12) @[src/main/scala/riscv/core/ALU.scala 49:27]
                    io.result <= _io_result_T_13 @[src/main/scala/riscv/core/ALU.scala 49:17]
                  else :
                    node _T_24 = asUInt(UInt<4>("h9")) @[src/main/scala/riscv/core/ALU.scala 26:19]
                    node _T_25 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
                    node _T_26 = eq(_T_24, _T_25) @[src/main/scala/riscv/core/ALU.scala 26:19]
                    when _T_26 : @[src/main/scala/riscv/core/ALU.scala 26:19]
                      node _io_result_T_14 = asSInt(io.op1) @[src/main/scala/riscv/core/ALU.scala 52:28]
                      node _io_result_T_15 = bits(io.op2, 4, 0) @[src/main/scala/riscv/core/ALU.scala 52:44]
                      node _io_result_T_16 = dshr(_io_result_T_14, _io_result_T_15) @[src/main/scala/riscv/core/ALU.scala 52:35]
                      node _io_result_T_17 = asUInt(_io_result_T_16) @[src/main/scala/riscv/core/ALU.scala 52:52]
                      io.result <= _io_result_T_17 @[src/main/scala/riscv/core/ALU.scala 52:17]
                    else :
                      node _T_27 = asUInt(UInt<4>("ha")) @[src/main/scala/riscv/core/ALU.scala 26:19]
                      node _T_28 = asUInt(io.func) @[src/main/scala/riscv/core/ALU.scala 26:19]
                      node _T_29 = eq(_T_27, _T_28) @[src/main/scala/riscv/core/ALU.scala 26:19]
                      when _T_29 : @[src/main/scala/riscv/core/ALU.scala 26:19]
                        node _io_result_T_18 = lt(io.op1, io.op2) @[src/main/scala/riscv/core/ALU.scala 55:27]
                        io.result <= _io_result_T_18 @[src/main/scala/riscv/core/ALU.scala 55:17]


  module ALUControl :
    input clock : Clock
    input reset : Reset
    output io : { flip opcode : UInt<7>, flip funct3 : UInt<3>, flip funct7 : UInt<7>, alu_funct : UInt<4>} @[src/main/scala/riscv/core/ALUControl.scala 10:14]

    io.alu_funct <= UInt<1>("h0") @[src/main/scala/riscv/core/ALUControl.scala 18:16]
    node _T = eq(UInt<5>("h13"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
    when _T : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
      node _io_alu_funct_T = bits(io.funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 33:51]
      node _io_alu_funct_T_1 = mux(_io_alu_funct_T, UInt<4>("h9"), UInt<4>("h8")) @[src/main/scala/riscv/core/ALUControl.scala 33:41]
      node _io_alu_funct_T_2 = eq(UInt<1>("h1"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_3 = mux(_io_alu_funct_T_2, UInt<2>("h3"), UInt<1>("h1")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_4 = eq(UInt<2>("h2"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_5 = mux(_io_alu_funct_T_4, UInt<3>("h4"), _io_alu_funct_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_6 = eq(UInt<2>("h3"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_7 = mux(_io_alu_funct_T_6, UInt<4>("ha"), _io_alu_funct_T_5) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_8 = eq(UInt<3>("h4"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_9 = mux(_io_alu_funct_T_8, UInt<3>("h5"), _io_alu_funct_T_7) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_10 = eq(UInt<3>("h6"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_11 = mux(_io_alu_funct_T_10, UInt<3>("h6"), _io_alu_funct_T_9) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_12 = eq(UInt<3>("h7"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_13 = mux(_io_alu_funct_T_12, UInt<3>("h7"), _io_alu_funct_T_11) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_14 = eq(UInt<3>("h5"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_alu_funct_T_15 = mux(_io_alu_funct_T_14, _io_alu_funct_T_1, _io_alu_funct_T_13) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      io.alu_funct <= _io_alu_funct_T_15 @[src/main/scala/riscv/core/ALUControl.scala 22:20]
    else :
      node _T_1 = eq(UInt<6>("h33"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
      when _T_1 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
        node _io_alu_funct_T_16 = bits(io.funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 42:53]
        node _io_alu_funct_T_17 = mux(_io_alu_funct_T_16, UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/riscv/core/ALUControl.scala 42:43]
        node _io_alu_funct_T_18 = bits(io.funct7, 5, 5) @[src/main/scala/riscv/core/ALUControl.scala 49:53]
        node _io_alu_funct_T_19 = mux(_io_alu_funct_T_18, UInt<4>("h9"), UInt<4>("h8")) @[src/main/scala/riscv/core/ALUControl.scala 49:43]
        node _io_alu_funct_T_20 = eq(UInt<1>("h1"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_21 = mux(_io_alu_funct_T_20, UInt<2>("h3"), _io_alu_funct_T_17) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_22 = eq(UInt<2>("h2"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_23 = mux(_io_alu_funct_T_22, UInt<3>("h4"), _io_alu_funct_T_21) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_24 = eq(UInt<2>("h3"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_25 = mux(_io_alu_funct_T_24, UInt<4>("ha"), _io_alu_funct_T_23) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_26 = eq(UInt<3>("h4"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_27 = mux(_io_alu_funct_T_26, UInt<3>("h5"), _io_alu_funct_T_25) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_28 = eq(UInt<3>("h6"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_29 = mux(_io_alu_funct_T_28, UInt<3>("h6"), _io_alu_funct_T_27) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_30 = eq(UInt<3>("h7"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_31 = mux(_io_alu_funct_T_30, UInt<3>("h7"), _io_alu_funct_T_29) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_32 = eq(UInt<3>("h5"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        node _io_alu_funct_T_33 = mux(_io_alu_funct_T_32, _io_alu_funct_T_19, _io_alu_funct_T_31) @[src/main/scala/chisel3/util/Mux.scala 77:13]
        io.alu_funct <= _io_alu_funct_T_33 @[src/main/scala/riscv/core/ALUControl.scala 38:20]
      else :
        node _T_2 = eq(UInt<7>("h63"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
        when _T_2 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
          io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 54:20]
        else :
          node _T_3 = eq(UInt<2>("h3"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
          when _T_3 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
            io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 57:20]
          else :
            node _T_4 = eq(UInt<6>("h23"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
            when _T_4 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
              io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 60:20]
            else :
              node _T_5 = eq(UInt<7>("h6f"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
              when _T_5 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 63:20]
              else :
                node _T_6 = eq(UInt<7>("h67"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                when _T_6 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                  io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 66:20]
                else :
                  node _T_7 = eq(UInt<6>("h37"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                  when _T_7 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                    io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 69:20]
                  else :
                    node _T_8 = eq(UInt<5>("h17"), io.opcode) @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                    when _T_8 : @[src/main/scala/riscv/core/ALUControl.scala 20:21]
                      io.alu_funct <= UInt<1>("h1") @[src/main/scala/riscv/core/ALUControl.scala 72:20]


  module Execute :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction : UInt<32>, flip instruction_address : UInt<32>, flip reg1_data : UInt<32>, flip reg2_data : UInt<32>, flip immediate : UInt<32>, flip aluop1_source : UInt<1>, flip aluop2_source : UInt<1>, mem_alu_result : UInt<32>, if_jump_flag : UInt<1>, if_jump_address : UInt<32>} @[src/main/scala/riscv/core/Execute.scala 12:14]

    node opcode = bits(io.instruction, 6, 0) @[src/main/scala/riscv/core/Execute.scala 26:30]
    node funct3 = bits(io.instruction, 14, 12) @[src/main/scala/riscv/core/Execute.scala 27:30]
    node funct7 = bits(io.instruction, 31, 25) @[src/main/scala/riscv/core/Execute.scala 28:30]
    node rd = bits(io.instruction, 11, 7) @[src/main/scala/riscv/core/Execute.scala 29:30]
    node uimm = bits(io.instruction, 19, 15) @[src/main/scala/riscv/core/Execute.scala 30:30]
    inst alu of ALU @[src/main/scala/riscv/core/Execute.scala 32:24]
    alu.clock <= clock
    alu.reset <= reset
    inst alu_ctrl of ALUControl @[src/main/scala/riscv/core/Execute.scala 33:24]
    alu_ctrl.clock <= clock
    alu_ctrl.reset <= reset
    alu_ctrl.io.opcode <= opcode @[src/main/scala/riscv/core/Execute.scala 35:22]
    alu_ctrl.io.funct3 <= funct3 @[src/main/scala/riscv/core/Execute.scala 36:22]
    alu_ctrl.io.funct7 <= funct7 @[src/main/scala/riscv/core/Execute.scala 37:22]
    alu.io.func <= alu_ctrl.io.alu_funct @[src/main/scala/riscv/core/Execute.scala 40:15]
    alu.io.op1 <= io.reg1_data @[src/main/scala/riscv/core/Execute.scala 41:14]
    node _T = eq(io.aluop2_source, UInt<1>("h0")) @[src/main/scala/riscv/core/Execute.scala 44:25]
    when _T : @[src/main/scala/riscv/core/Execute.scala 44:33]
      alu.io.op2 <= io.reg2_data @[src/main/scala/riscv/core/Execute.scala 45:14]
    else :
      alu.io.op2 <= io.immediate @[src/main/scala/riscv/core/Execute.scala 47:20]
    io.mem_alu_result <= alu.io.result @[src/main/scala/riscv/core/Execute.scala 51:21]
    node _io_if_jump_flag_T = eq(opcode, UInt<7>("h6f")) @[src/main/scala/riscv/core/Execute.scala 52:30]
    node _io_if_jump_flag_T_1 = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/Execute.scala 53:13]
    node _io_if_jump_flag_T_2 = or(_io_if_jump_flag_T, _io_if_jump_flag_T_1) @[src/main/scala/riscv/core/Execute.scala 52:52]
    node _io_if_jump_flag_T_3 = eq(opcode, UInt<7>("h63")) @[src/main/scala/riscv/core/Execute.scala 54:13]
    node _io_if_jump_flag_T_4 = eq(io.reg1_data, io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 58:49]
    node _io_if_jump_flag_T_5 = neq(io.reg1_data, io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 59:49]
    node _io_if_jump_flag_T_6 = asSInt(io.reg1_data) @[src/main/scala/riscv/core/Execute.scala 60:49]
    node _io_if_jump_flag_T_7 = asSInt(io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 60:71]
    node _io_if_jump_flag_T_8 = lt(_io_if_jump_flag_T_6, _io_if_jump_flag_T_7) @[src/main/scala/riscv/core/Execute.scala 60:56]
    node _io_if_jump_flag_T_9 = asSInt(io.reg1_data) @[src/main/scala/riscv/core/Execute.scala 61:49]
    node _io_if_jump_flag_T_10 = asSInt(io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 61:72]
    node _io_if_jump_flag_T_11 = geq(_io_if_jump_flag_T_9, _io_if_jump_flag_T_10) @[src/main/scala/riscv/core/Execute.scala 61:56]
    node _io_if_jump_flag_T_12 = lt(io.reg1_data, io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 62:56]
    node _io_if_jump_flag_T_13 = geq(io.reg1_data, io.reg2_data) @[src/main/scala/riscv/core/Execute.scala 63:56]
    node _io_if_jump_flag_T_14 = eq(UInt<1>("h0"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_15 = mux(_io_if_jump_flag_T_14, _io_if_jump_flag_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_16 = eq(UInt<1>("h1"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_17 = mux(_io_if_jump_flag_T_16, _io_if_jump_flag_T_5, _io_if_jump_flag_T_15) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_18 = eq(UInt<3>("h4"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_19 = mux(_io_if_jump_flag_T_18, _io_if_jump_flag_T_8, _io_if_jump_flag_T_17) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_20 = eq(UInt<3>("h5"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_21 = mux(_io_if_jump_flag_T_20, _io_if_jump_flag_T_11, _io_if_jump_flag_T_19) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_22 = eq(UInt<3>("h6"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_23 = mux(_io_if_jump_flag_T_22, _io_if_jump_flag_T_12, _io_if_jump_flag_T_21) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_24 = eq(UInt<3>("h7"), funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_25 = mux(_io_if_jump_flag_T_24, _io_if_jump_flag_T_13, _io_if_jump_flag_T_23) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_if_jump_flag_T_26 = and(_io_if_jump_flag_T_3, _io_if_jump_flag_T_25) @[src/main/scala/riscv/core/Execute.scala 54:37]
    node _io_if_jump_flag_T_27 = or(_io_if_jump_flag_T_2, _io_if_jump_flag_T_26) @[src/main/scala/riscv/core/Execute.scala 53:36]
    io.if_jump_flag <= _io_if_jump_flag_T_27 @[src/main/scala/riscv/core/Execute.scala 52:19]
    node _io_if_jump_address_T = eq(opcode, UInt<7>("h67")) @[src/main/scala/riscv/core/Execute.scala 66:51]
    node _io_if_jump_address_T_1 = mux(_io_if_jump_address_T, io.reg1_data, io.instruction_address) @[src/main/scala/riscv/core/Execute.scala 66:43]
    node _io_if_jump_address_T_2 = add(io.immediate, _io_if_jump_address_T_1) @[src/main/scala/riscv/core/Execute.scala 66:38]
    node _io_if_jump_address_T_3 = tail(_io_if_jump_address_T_2, 1) @[src/main/scala/riscv/core/Execute.scala 66:38]
    io.if_jump_address <= _io_if_jump_address_T_3 @[src/main/scala/riscv/core/Execute.scala 66:22]

  module MemoryAccess :
    input clock : Clock
    input reset : Reset
    output io : { flip alu_result : UInt<32>, flip reg2_data : UInt<32>, flip memory_read_enable : UInt<1>, flip memory_write_enable : UInt<1>, flip funct3 : UInt<3>, wb_memory_read_data : UInt<32>, flip memory_bundle : { flip address : UInt<32>, flip write_data : UInt<32>, flip write_enable : UInt<1>, flip write_strobe : UInt<1>[4], read_data : UInt<32>}} @[src/main/scala/riscv/core/MemoryAccess.scala 12:14]

    node mem_address_index = bits(io.alu_result, 1, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 23:40]
    io.memory_bundle.write_enable <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 25:33]
    io.memory_bundle.write_data <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 26:33]
    io.memory_bundle.address <= io.alu_result @[src/main/scala/riscv/core/MemoryAccess.scala 27:33]
    wire _WIRE : UInt<1>[4] @[src/main/scala/riscv/core/MemoryAccess.scala 28:43]
    _WIRE[0] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 28:43]
    _WIRE[1] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 28:43]
    _WIRE[2] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 28:43]
    _WIRE[3] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 28:43]
    io.memory_bundle.write_strobe <= _WIRE @[src/main/scala/riscv/core/MemoryAccess.scala 28:33]
    io.wb_memory_read_data <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 29:33]
    when io.memory_read_enable : @[src/main/scala/riscv/core/MemoryAccess.scala 31:31]
      node _io_wb_memory_read_data_T = bits(io.memory_bundle.read_data, 31, 31) @[src/main/scala/riscv/core/MemoryAccess.scala 39:28]
      node _io_wb_memory_read_data_T_1 = bits(_io_wb_memory_read_data_T, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 39:19]
      node _io_wb_memory_read_data_T_2 = mux(_io_wb_memory_read_data_T_1, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 39:19]
      node _io_wb_memory_read_data_T_3 = bits(io.memory_bundle.read_data, 31, 24) @[src/main/scala/riscv/core/MemoryAccess.scala 39:39]
      node _io_wb_memory_read_data_T_4 = cat(_io_wb_memory_read_data_T_2, _io_wb_memory_read_data_T_3) @[src/main/scala/riscv/core/MemoryAccess.scala 39:14]
      node _io_wb_memory_read_data_T_5 = bits(io.memory_bundle.read_data, 7, 7) @[src/main/scala/riscv/core/MemoryAccess.scala 41:37]
      node _io_wb_memory_read_data_T_6 = bits(_io_wb_memory_read_data_T_5, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 41:28]
      node _io_wb_memory_read_data_T_7 = mux(_io_wb_memory_read_data_T_6, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 41:28]
      node _io_wb_memory_read_data_T_8 = bits(io.memory_bundle.read_data, 7, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 41:47]
      node _io_wb_memory_read_data_T_9 = cat(_io_wb_memory_read_data_T_7, _io_wb_memory_read_data_T_8) @[src/main/scala/riscv/core/MemoryAccess.scala 41:23]
      node _io_wb_memory_read_data_T_10 = bits(io.memory_bundle.read_data, 15, 15) @[src/main/scala/riscv/core/MemoryAccess.scala 42:37]
      node _io_wb_memory_read_data_T_11 = bits(_io_wb_memory_read_data_T_10, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 42:28]
      node _io_wb_memory_read_data_T_12 = mux(_io_wb_memory_read_data_T_11, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 42:28]
      node _io_wb_memory_read_data_T_13 = bits(io.memory_bundle.read_data, 15, 8) @[src/main/scala/riscv/core/MemoryAccess.scala 42:48]
      node _io_wb_memory_read_data_T_14 = cat(_io_wb_memory_read_data_T_12, _io_wb_memory_read_data_T_13) @[src/main/scala/riscv/core/MemoryAccess.scala 42:23]
      node _io_wb_memory_read_data_T_15 = bits(io.memory_bundle.read_data, 23, 23) @[src/main/scala/riscv/core/MemoryAccess.scala 43:37]
      node _io_wb_memory_read_data_T_16 = bits(_io_wb_memory_read_data_T_15, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 43:28]
      node _io_wb_memory_read_data_T_17 = mux(_io_wb_memory_read_data_T_16, UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 43:28]
      node _io_wb_memory_read_data_T_18 = bits(io.memory_bundle.read_data, 23, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 43:48]
      node _io_wb_memory_read_data_T_19 = cat(_io_wb_memory_read_data_T_17, _io_wb_memory_read_data_T_18) @[src/main/scala/riscv/core/MemoryAccess.scala 43:23]
      node _io_wb_memory_read_data_T_20 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_21 = mux(_io_wb_memory_read_data_T_20, _io_wb_memory_read_data_T_9, _io_wb_memory_read_data_T_4) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_22 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_23 = mux(_io_wb_memory_read_data_T_22, _io_wb_memory_read_data_T_14, _io_wb_memory_read_data_T_21) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_24 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_25 = mux(_io_wb_memory_read_data_T_24, _io_wb_memory_read_data_T_19, _io_wb_memory_read_data_T_23) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_26 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 48:19]
      node _io_wb_memory_read_data_T_27 = bits(io.memory_bundle.read_data, 31, 24) @[src/main/scala/riscv/core/MemoryAccess.scala 48:34]
      node _io_wb_memory_read_data_T_28 = cat(_io_wb_memory_read_data_T_26, _io_wb_memory_read_data_T_27) @[src/main/scala/riscv/core/MemoryAccess.scala 48:14]
      node _io_wb_memory_read_data_T_29 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 50:28]
      node _io_wb_memory_read_data_T_30 = bits(io.memory_bundle.read_data, 7, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 50:43]
      node _io_wb_memory_read_data_T_31 = cat(_io_wb_memory_read_data_T_29, _io_wb_memory_read_data_T_30) @[src/main/scala/riscv/core/MemoryAccess.scala 50:23]
      node _io_wb_memory_read_data_T_32 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 51:28]
      node _io_wb_memory_read_data_T_33 = bits(io.memory_bundle.read_data, 15, 8) @[src/main/scala/riscv/core/MemoryAccess.scala 51:43]
      node _io_wb_memory_read_data_T_34 = cat(_io_wb_memory_read_data_T_32, _io_wb_memory_read_data_T_33) @[src/main/scala/riscv/core/MemoryAccess.scala 51:23]
      node _io_wb_memory_read_data_T_35 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 52:28]
      node _io_wb_memory_read_data_T_36 = bits(io.memory_bundle.read_data, 23, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 52:43]
      node _io_wb_memory_read_data_T_37 = cat(_io_wb_memory_read_data_T_35, _io_wb_memory_read_data_T_36) @[src/main/scala/riscv/core/MemoryAccess.scala 52:23]
      node _io_wb_memory_read_data_T_38 = eq(UInt<1>("h0"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_39 = mux(_io_wb_memory_read_data_T_38, _io_wb_memory_read_data_T_31, _io_wb_memory_read_data_T_28) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_40 = eq(UInt<1>("h1"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_41 = mux(_io_wb_memory_read_data_T_40, _io_wb_memory_read_data_T_34, _io_wb_memory_read_data_T_39) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_42 = eq(UInt<2>("h2"), mem_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_43 = mux(_io_wb_memory_read_data_T_42, _io_wb_memory_read_data_T_37, _io_wb_memory_read_data_T_41) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_44 = eq(mem_address_index, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 56:29]
      node _io_wb_memory_read_data_T_45 = bits(io.memory_bundle.read_data, 15, 15) @[src/main/scala/riscv/core/MemoryAccess.scala 57:28]
      node _io_wb_memory_read_data_T_46 = bits(_io_wb_memory_read_data_T_45, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 57:19]
      node _io_wb_memory_read_data_T_47 = mux(_io_wb_memory_read_data_T_46, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 57:19]
      node _io_wb_memory_read_data_T_48 = bits(io.memory_bundle.read_data, 15, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 57:39]
      node _io_wb_memory_read_data_T_49 = cat(_io_wb_memory_read_data_T_47, _io_wb_memory_read_data_T_48) @[src/main/scala/riscv/core/MemoryAccess.scala 57:14]
      node _io_wb_memory_read_data_T_50 = bits(io.memory_bundle.read_data, 31, 31) @[src/main/scala/riscv/core/MemoryAccess.scala 58:28]
      node _io_wb_memory_read_data_T_51 = bits(_io_wb_memory_read_data_T_50, 0, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 58:19]
      node _io_wb_memory_read_data_T_52 = mux(_io_wb_memory_read_data_T_51, UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 58:19]
      node _io_wb_memory_read_data_T_53 = bits(io.memory_bundle.read_data, 31, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 58:39]
      node _io_wb_memory_read_data_T_54 = cat(_io_wb_memory_read_data_T_52, _io_wb_memory_read_data_T_53) @[src/main/scala/riscv/core/MemoryAccess.scala 58:14]
      node _io_wb_memory_read_data_T_55 = mux(_io_wb_memory_read_data_T_44, _io_wb_memory_read_data_T_49, _io_wb_memory_read_data_T_54) @[src/main/scala/riscv/core/MemoryAccess.scala 55:36]
      node _io_wb_memory_read_data_T_56 = eq(mem_address_index, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 61:29]
      node _io_wb_memory_read_data_T_57 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 62:19]
      node _io_wb_memory_read_data_T_58 = bits(io.memory_bundle.read_data, 15, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 62:34]
      node _io_wb_memory_read_data_T_59 = cat(_io_wb_memory_read_data_T_57, _io_wb_memory_read_data_T_58) @[src/main/scala/riscv/core/MemoryAccess.scala 62:14]
      node _io_wb_memory_read_data_T_60 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 63:19]
      node _io_wb_memory_read_data_T_61 = bits(io.memory_bundle.read_data, 31, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 63:34]
      node _io_wb_memory_read_data_T_62 = cat(_io_wb_memory_read_data_T_60, _io_wb_memory_read_data_T_61) @[src/main/scala/riscv/core/MemoryAccess.scala 63:14]
      node _io_wb_memory_read_data_T_63 = mux(_io_wb_memory_read_data_T_56, _io_wb_memory_read_data_T_59, _io_wb_memory_read_data_T_62) @[src/main/scala/riscv/core/MemoryAccess.scala 60:37]
      node _io_wb_memory_read_data_T_64 = eq(UInt<1>("h0"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_65 = mux(_io_wb_memory_read_data_T_64, _io_wb_memory_read_data_T_25, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_66 = eq(UInt<3>("h4"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_67 = mux(_io_wb_memory_read_data_T_66, _io_wb_memory_read_data_T_43, _io_wb_memory_read_data_T_65) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_68 = eq(UInt<1>("h1"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_69 = mux(_io_wb_memory_read_data_T_68, _io_wb_memory_read_data_T_55, _io_wb_memory_read_data_T_67) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_70 = eq(UInt<3>("h5"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_71 = mux(_io_wb_memory_read_data_T_70, _io_wb_memory_read_data_T_63, _io_wb_memory_read_data_T_69) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_72 = eq(UInt<2>("h2"), io.funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      node _io_wb_memory_read_data_T_73 = mux(_io_wb_memory_read_data_T_72, io.memory_bundle.read_data, _io_wb_memory_read_data_T_71) @[src/main/scala/chisel3/util/Mux.scala 77:13]
      io.wb_memory_read_data <= _io_wb_memory_read_data_T_73 @[src/main/scala/riscv/core/MemoryAccess.scala 33:28]
    else :
      when io.memory_write_enable : @[src/main/scala/riscv/core/MemoryAccess.scala 68:38]
        io.memory_bundle.write_data <= io.reg2_data @[src/main/scala/riscv/core/MemoryAccess.scala 69:35]
        io.memory_bundle.write_enable <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 70:35]
        wire _WIRE_1 : UInt<1>[4] @[src/main/scala/riscv/core/MemoryAccess.scala 71:45]
        _WIRE_1[0] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 71:45]
        _WIRE_1[1] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 71:45]
        _WIRE_1[2] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 71:45]
        _WIRE_1[3] <= UInt<1>("h0") @[src/main/scala/riscv/core/MemoryAccess.scala 71:45]
        io.memory_bundle.write_strobe <= _WIRE_1 @[src/main/scala/riscv/core/MemoryAccess.scala 71:35]
        node _T = eq(io.funct3, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 72:20]
        when _T : @[src/main/scala/riscv/core/MemoryAccess.scala 72:46]
          io.memory_bundle.write_strobe[mem_address_index] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 73:56]
          node _io_memory_bundle_write_data_T = bits(io.reg2_data, 8, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 74:50]
          node _io_memory_bundle_write_data_T_1 = dshl(mem_address_index, UInt<2>("h3")) @[src/main/scala/riscv/core/MemoryAccess.scala 74:97]
          node _io_memory_bundle_write_data_T_2 = dshl(_io_memory_bundle_write_data_T, _io_memory_bundle_write_data_T_1) @[src/main/scala/riscv/core/MemoryAccess.scala 74:75]
          io.memory_bundle.write_data <= _io_memory_bundle_write_data_T_2 @[src/main/scala/riscv/core/MemoryAccess.scala 74:35]
        else :
          node _T_1 = eq(io.funct3, UInt<1>("h1")) @[src/main/scala/riscv/core/MemoryAccess.scala 77:26]
          when _T_1 : @[src/main/scala/riscv/core/MemoryAccess.scala 77:52]
            node _T_2 = eq(mem_address_index, UInt<1>("h0")) @[src/main/scala/riscv/core/MemoryAccess.scala 78:30]
            when _T_2 : @[src/main/scala/riscv/core/MemoryAccess.scala 78:39]
              io.memory_bundle.write_strobe[0] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 80:44]
              io.memory_bundle.write_strobe[1] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 80:44]
              node _io_memory_bundle_write_data_T_3 = bits(io.reg2_data, 16, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 82:52]
              io.memory_bundle.write_data <= _io_memory_bundle_write_data_T_3 @[src/main/scala/riscv/core/MemoryAccess.scala 82:37]
            else :
              io.memory_bundle.write_strobe[2] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 85:44]
              io.memory_bundle.write_strobe[3] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 85:44]
              node _io_memory_bundle_write_data_T_4 = bits(io.reg2_data, 16, 0) @[src/main/scala/riscv/core/MemoryAccess.scala 87:52]
              node _io_memory_bundle_write_data_T_5 = shl(_io_memory_bundle_write_data_T_4, 16) @[src/main/scala/riscv/core/MemoryAccess.scala 90:11]
              io.memory_bundle.write_data <= _io_memory_bundle_write_data_T_5 @[src/main/scala/riscv/core/MemoryAccess.scala 87:37]
          else :
            node _T_3 = eq(io.funct3, UInt<2>("h2")) @[src/main/scala/riscv/core/MemoryAccess.scala 92:26]
            when _T_3 : @[src/main/scala/riscv/core/MemoryAccess.scala 92:52]
              io.memory_bundle.write_strobe[0] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 94:42]
              io.memory_bundle.write_strobe[1] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 94:42]
              io.memory_bundle.write_strobe[2] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 94:42]
              io.memory_bundle.write_strobe[3] <= UInt<1>("h1") @[src/main/scala/riscv/core/MemoryAccess.scala 94:42]


  module WriteBack :
    input clock : Clock
    input reset : Reset
    output io : { flip instruction_address : UInt<32>, flip alu_result : UInt<32>, flip memory_read_data : UInt<32>, flip regs_write_source : UInt<2>, regs_write_data : UInt<32>} @[src/main/scala/riscv/core/WriteBack.scala 11:14]

    node _io_regs_write_data_T = add(io.instruction_address, UInt<3>("h4")) @[src/main/scala/riscv/core/WriteBack.scala 23:72]
    node _io_regs_write_data_T_1 = tail(_io_regs_write_data_T, 1) @[src/main/scala/riscv/core/WriteBack.scala 23:72]
    node _io_regs_write_data_T_2 = eq(UInt<2>("h1"), io.regs_write_source) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_regs_write_data_T_3 = mux(_io_regs_write_data_T_2, io.memory_read_data, io.alu_result) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_regs_write_data_T_4 = eq(UInt<2>("h3"), io.regs_write_source) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_regs_write_data_T_5 = mux(_io_regs_write_data_T_4, _io_regs_write_data_T_1, _io_regs_write_data_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    io.regs_write_data <= _io_regs_write_data_T_5 @[src/main/scala/riscv/core/WriteBack.scala 18:22]

  module CPU :
    input clock : Clock
    input reset : Reset
    output io : { instruction_address : UInt<32>, flip instruction : UInt<32>, flip memory_bundle : { flip address : UInt<32>, flip write_data : UInt<32>, flip write_enable : UInt<1>, flip write_strobe : UInt<1>[4], read_data : UInt<32>}, flip instruction_valid : UInt<1>, deviceSelect : UInt<3>, flip debug_read_address : UInt<5>, debug_read_data : UInt<32>} @[src/main/scala/riscv/core/CPU.scala 12:14]

    inst regs of RegisterFile @[src/main/scala/riscv/core/CPU.scala 14:26]
    regs.clock <= clock
    regs.reset <= reset
    inst inst_fetch of InstructionFetch @[src/main/scala/riscv/core/CPU.scala 15:26]
    inst_fetch.clock <= clock
    inst_fetch.reset <= reset
    inst id of InstructionDecode @[src/main/scala/riscv/core/CPU.scala 16:26]
    id.clock <= clock
    id.reset <= reset
    inst ex of Execute @[src/main/scala/riscv/core/CPU.scala 17:26]
    ex.clock <= clock
    ex.reset <= reset
    inst mem of MemoryAccess @[src/main/scala/riscv/core/CPU.scala 18:26]
    mem.clock <= clock
    mem.reset <= reset
    inst wb of WriteBack @[src/main/scala/riscv/core/CPU.scala 19:26]
    wb.clock <= clock
    wb.reset <= reset
    node _io_deviceSelect_T = bits(mem.io.memory_bundle.address, 31, 29) @[src/main/scala/riscv/core/CPU.scala 22:13]
    io.deviceSelect <= _io_deviceSelect_T @[src/main/scala/riscv/core/CPU.scala 21:19]
    inst_fetch.io.jump_address_id <= ex.io.if_jump_address @[src/main/scala/riscv/core/CPU.scala 24:39]
    inst_fetch.io.jump_flag_id <= ex.io.if_jump_flag @[src/main/scala/riscv/core/CPU.scala 25:39]
    inst_fetch.io.instruction_valid <= io.instruction_valid @[src/main/scala/riscv/core/CPU.scala 26:39]
    inst_fetch.io.instruction_read_data <= io.instruction @[src/main/scala/riscv/core/CPU.scala 27:39]
    io.instruction_address <= inst_fetch.io.instruction_address @[src/main/scala/riscv/core/CPU.scala 28:39]
    regs.io.write_enable <= id.io.reg_write_enable @[src/main/scala/riscv/core/CPU.scala 30:25]
    regs.io.write_address <= id.io.reg_write_address @[src/main/scala/riscv/core/CPU.scala 31:25]
    regs.io.write_data <= wb.io.regs_write_data @[src/main/scala/riscv/core/CPU.scala 32:25]
    regs.io.read_address1 <= id.io.regs_reg1_read_address @[src/main/scala/riscv/core/CPU.scala 33:25]
    regs.io.read_address2 <= id.io.regs_reg2_read_address @[src/main/scala/riscv/core/CPU.scala 34:25]
    regs.io.debug_read_address <= io.debug_read_address @[src/main/scala/riscv/core/CPU.scala 36:30]
    io.debug_read_data <= regs.io.debug_read_data @[src/main/scala/riscv/core/CPU.scala 37:30]
    id.io.instruction <= inst_fetch.io.instruction @[src/main/scala/riscv/core/CPU.scala 39:21]
    ex.io.instruction <= inst_fetch.io.instruction @[src/main/scala/riscv/core/CPU.scala 42:21]
    ex.io.instruction_address <= inst_fetch.io.instruction_address @[src/main/scala/riscv/core/CPU.scala 43:29]
    ex.io.reg1_data <= regs.io.read_data1 @[src/main/scala/riscv/core/CPU.scala 44:19]
    ex.io.reg2_data <= regs.io.read_data2 @[src/main/scala/riscv/core/CPU.scala 45:19]
    ex.io.immediate <= id.io.ex_immediate @[src/main/scala/riscv/core/CPU.scala 46:19]
    ex.io.aluop1_source <= id.io.ex_aluop1_source @[src/main/scala/riscv/core/CPU.scala 47:23]
    ex.io.aluop2_source <= id.io.ex_aluop2_source @[src/main/scala/riscv/core/CPU.scala 48:23]
    mem.io.alu_result <= ex.io.mem_alu_result @[src/main/scala/riscv/core/CPU.scala 51:30]
    mem.io.reg2_data <= regs.io.read_data2 @[src/main/scala/riscv/core/CPU.scala 52:30]
    mem.io.memory_read_enable <= id.io.memory_read_enable @[src/main/scala/riscv/core/CPU.scala 53:30]
    mem.io.memory_write_enable <= id.io.memory_write_enable @[src/main/scala/riscv/core/CPU.scala 54:30]
    node _mem_io_funct3_T = bits(inst_fetch.io.instruction, 14, 12) @[src/main/scala/riscv/core/CPU.scala 55:58]
    mem.io.funct3 <= _mem_io_funct3_T @[src/main/scala/riscv/core/CPU.scala 55:30]
    node _io_memory_bundle_address_T = bits(mem.io.memory_bundle.address, 28, 0) @[src/main/scala/riscv/core/CPU.scala 59:33]
    node _io_memory_bundle_address_T_1 = cat(UInt<3>("h0"), _io_memory_bundle_address_T) @[src/main/scala/riscv/core/CPU.scala 57:34]
    io.memory_bundle.address <= _io_memory_bundle_address_T_1 @[src/main/scala/riscv/core/CPU.scala 57:28]
    io.memory_bundle.write_enable <= mem.io.memory_bundle.write_enable @[src/main/scala/riscv/core/CPU.scala 61:34]
    io.memory_bundle.write_data <= mem.io.memory_bundle.write_data @[src/main/scala/riscv/core/CPU.scala 62:34]
    io.memory_bundle.write_strobe <= mem.io.memory_bundle.write_strobe @[src/main/scala/riscv/core/CPU.scala 63:34]
    mem.io.memory_bundle.read_data <= io.memory_bundle.read_data @[src/main/scala/riscv/core/CPU.scala 64:34]
    wb.io.instruction_address <= inst_fetch.io.instruction_address @[src/main/scala/riscv/core/CPU.scala 66:29]
    wb.io.alu_result <= ex.io.mem_alu_result @[src/main/scala/riscv/core/CPU.scala 67:29]
    wb.io.memory_read_data <= mem.io.wb_memory_read_data @[src/main/scala/riscv/core/CPU.scala 68:29]
    wb.io.regs_write_source <= id.io.wb_reg_write_source @[src/main/scala/riscv/core/CPU.scala 69:29]

  module Top :
    input clock : Clock
    input reset : UInt<1>
    output io : { instruction_address : UInt<32>, flip instruction : UInt<32>, flip memory_bundle : { flip address : UInt<32>, flip write_data : UInt<32>, flip write_enable : UInt<1>, flip write_strobe : UInt<1>[4], read_data : UInt<32>}, flip instruction_valid : UInt<1>, deviceSelect : UInt<3>, flip debug_read_address : UInt<5>, debug_read_data : UInt<32>} @[src/main/scala/board/verilator/Top.scala 15:14]

    inst cpu of CPU @[src/main/scala/board/verilator/Top.scala 17:19]
    cpu.clock <= clock
    cpu.reset <= reset
    io.deviceSelect <= UInt<1>("h0") @[src/main/scala/board/verilator/Top.scala 19:29]
    cpu.io.debug_read_address <= io.debug_read_address @[src/main/scala/board/verilator/Top.scala 20:29]
    io.debug_read_data <= cpu.io.debug_read_data @[src/main/scala/board/verilator/Top.scala 21:29]
    cpu.io.memory_bundle <= io.memory_bundle @[src/main/scala/board/verilator/Top.scala 23:20]
    io.instruction_address <= cpu.io.instruction_address @[src/main/scala/board/verilator/Top.scala 24:26]
    cpu.io.instruction <= io.instruction @[src/main/scala/board/verilator/Top.scala 25:26]
    cpu.io.instruction_valid <= io.instruction_valid @[src/main/scala/board/verilator/Top.scala 27:28]

