# RISC-V
A RV32I compliant RISC-V CPU in VHDL, accompanied by a custom simulation tool that allows interactive program execution on the CPU
## The CPU
## The Simulation Tool
### Design and Architecture
![GCE drawio](https://github.com/HoussemNasri/RISC-V/assets/21198231/d7d408bb-68a4-481f-8eab-8e3bc765b8f0)
### Screenshots
![gce-1](https://github.com/HoussemNasri/RISC-V/assets/21198231/c8dcbd0b-2938-4ecb-adb5-89a2ffef1a17)
![gce-2](https://github.com/HoussemNasri/RISC-V/assets/21198231/a2044276-d1d6-43c5-b2d9-fccca7c15cd2)
## Thanks
Thanks to [JabRef](https://github.com/JabRef/jabref/blob/main/src/main/java/org/jabref/gui/Base.css) for the awesome CSS stylesheet


