Release 13.3 Map O.76xd (lin64)
Xilinx Map Application Log File for Design 'fft_07_2_18_18_cw'

Design Information
------------------
Command Line   : map -o fft_07_2_18_18_cw_map.ncd -intstyle xflow -detail -ol
high fft_07_2_18_18_cw.ngd fft_07_2_18_18_cw.pcf 
Target Device  : xc5vsx95t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Wed Jan  2 16:59:23 2013

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 54 secs 
Total CPU  time at the beginning of Placer: 54 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:128cbf07) REAL time: 59 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:128cbf07) REAL time: 1 mins 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:128cbf07) REAL time: 1 mins 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:128cbf07) REAL time: 1 mins 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:128cbf07) REAL time: 1 mins 22 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:128cbf07) REAL time: 1 mins 23 secs 

Phase 7.2  Initial Clock and IO Placement
...
....
Phase 7.2  Initial Clock and IO Placement (Checksum:8a857058) REAL time: 1 mins 32 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:8a857058) REAL time: 1 mins 32 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:8a857058) REAL time: 1 mins 32 secs 

Phase 10.3  Local Placement Optimization
....
Phase 10.3  Local Placement Optimization (Checksum:4c91c684) REAL time: 1 mins 35 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:4c91c684) REAL time: 1 mins 35 secs 

Phase 12.8  Global Placement
.............................................................................................................................................................
...........
........................................................................
................
................
............................................
Phase 12.8  Global Placement (Checksum:c2b8fbec) REAL time: 2 mins 32 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:c2b8fbec) REAL time: 2 mins 32 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:c2b8fbec) REAL time: 2 mins 32 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:d49c07f7) REAL time: 3 mins 9 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:d49c07f7) REAL time: 3 mins 10 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:d49c07f7) REAL time: 3 mins 11 secs 

Total REAL time to Placer completion: 3 mins 12 secs 
Total CPU  time to Placer completion: 3 mins 11 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    0
Slice Logic Utilization:
  Number of Slice Registers:                 8,637 out of  58,880   14%
    Number used as Flip Flops:               8,637
  Number of Slice LUTs:                      8,644 out of  58,880   14%
    Number used as logic:                    7,233 out of  58,880   12%
      Number using O6 output only:           5,237
      Number using O5 output only:           1,783
      Number using O5 and O6:                  213
    Number used as Memory:                   1,295 out of  24,320    5%
      Number used as Shift Register:         1,295
        Number using O6 output only:         1,295
    Number used as exclusive route-thru:       116
  Number of route-thrus:                     1,897
    Number using O6 output only:             1,897

Slice Logic Distribution:
  Number of occupied Slices:                 2,944 out of  14,720   20%
  Number of LUT Flip Flop pairs used:       10,159
    Number with an unused Flip Flop:         1,522 out of  10,159   14%
    Number with an unused LUT:               1,515 out of  10,159   14%
    Number of fully used LUT-FF pairs:       7,122 out of  10,159   70%
    Number of unique control sets:              51
    Number of slice register sites lost
      to control set restrictions:              64 out of  58,880    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                       226 out of     640   35%

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      31 out of     244   12%
    Number using BlockRAM only:                 31
    Total primitives used:
      Number of 18k BlockRAM used:              32
    Total Memory used (KB):                    576 out of   8,784    6%
  Number of BUFG/BUFGCTRLs:                      1 out of      32    3%
    Number used as BUFGs:                        1
  Number of DSP48Es:                            40 out of     640    6%

Average Fanout of Non-Clock Nets:                2.08

Peak Memory Usage:  1217 MB
Total REAL time to MAP completion:  3 mins 23 secs 
Total CPU time to MAP completion:   3 mins 23 secs 

Mapping completed.
See MAP report file "fft_07_2_18_18_cw_map.mrp" for details.
