Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Mon Dec 10 15:26:15 2018
| Host             : Neuromancer running 64-bit Ubuntu 18.04.1 LTS
| Command          : report_power -file lenetSynthMatlab_fixpt_power_routed.rpt -pb lenetSynthMatlab_fixpt_power_summary_routed.pb -rpx lenetSynthMatlab_fixpt_power_routed.rpx
| Design           : lenetSynthMatlab_fixpt
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.111        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.027        |
| Device Static (W)        | 0.084        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.5         |
| Junction Temperature (C) | 25.5         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.008 |        3 |       --- |             --- |
| Slice Logic              |     0.009 |     3913 |       --- |             --- |
|   LUT as Logic           |     0.007 |     1595 |     63400 |            2.52 |
|   CARRY4                 |    <0.001 |      251 |     15850 |            1.58 |
|   Register               |    <0.001 |     1561 |    126800 |            1.23 |
|   LUT as Shift Register  |    <0.001 |       11 |     19000 |            0.06 |
|   F7/F8 Muxes            |    <0.001 |        1 |     63400 |           <0.01 |
|   Others                 |     0.000 |       71 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |        1 |     19000 |           <0.01 |
| Signals                  |     0.008 |     2818 |       --- |             --- |
| DSPs                     |     0.002 |        2 |       240 |            0.83 |
| Static Power             |     0.084 |          |           |                 |
| Total                    |     0.111 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.042 |       0.027 |      0.015 |
| Vccaux    |       1.800 |     0.018 |       0.000 |      0.018 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------+--------+-----------------+
| Clock  | Domain | Constraint (ns) |
+--------+--------+-----------------+
| ap_clk | ap_clk |            10.0 |
+--------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------+-----------+
| Name                                 | Power (W) |
+--------------------------------------+-----------+
| lenetSynthMatlab_fixpt               |     0.027 |
|   c_assign_1_U                       |    <0.001 |
|     lenetSynthMatlab_vdy_ram_U       |    <0.001 |
|       ram_reg_0_15_32_32             |    <0.001 |
|   grp_b_max_fu_648                   |    <0.001 |
|   grp_c_sum_fu_618                   |     0.008 |
|     lenetSynthMatlab_cud_U7          |    <0.001 |
|       lenetSynthMatlab_cud_div_U     |    <0.001 |
|         lenetSynthMatlab_cud_div_u_0 |    <0.001 |
|     lenetSynthMatlab_dEe_U8          |    <0.001 |
|       lenetSynthMatlab_dEe_div_U     |    <0.001 |
|         lenetSynthMatlab_dEe_div_u_0 |    <0.001 |
|     lenetSynthMatlab_eOg_U10         |    <0.001 |
|       lenetSynthMatlab_eOg_div_U     |    <0.001 |
|         lenetSynthMatlab_eOg_div_u_0 |    <0.001 |
|     lenetSynthMatlab_eOg_U11         |    <0.001 |
|       lenetSynthMatlab_eOg_div_U     |    <0.001 |
|         lenetSynthMatlab_eOg_div_u_0 |    <0.001 |
|   grp_d_max_fu_654                   |    <0.001 |
|   grp_d_sum_fu_636                   |     0.003 |
|     lenetSynthMatlab_dEe_U17         |    <0.001 |
|       lenetSynthMatlab_dEe_div_U     |    <0.001 |
|         lenetSynthMatlab_dEe_div_u_0 |    <0.001 |
|   grp_f_sum_fu_624                   |     0.009 |
|     lenetSynthMatlab_fYi_U22         |    <0.001 |
|       lenetSynthMatlab_fYi_div_U     |    <0.001 |
|         lenetSynthMatlab_fYi_div_u_0 |    <0.001 |
|     lenetSynthMatlab_g8j_U23         |    <0.001 |
|       lenetSynthMatlab_g8j_div_U     |    <0.001 |
|         lenetSynthMatlab_g8j_div_u_0 |    <0.001 |
|     lenetSynthMatlab_hbi_U25         |    <0.001 |
|       lenetSynthMatlab_hbi_div_U     |    <0.001 |
|         lenetSynthMatlab_hbi_div_u_0 |    <0.001 |
|     lenetSynthMatlab_hbi_U26         |    <0.001 |
|       lenetSynthMatlab_hbi_div_U     |    <0.001 |
|         lenetSynthMatlab_hbi_div_u_0 |    <0.001 |
|     lenetSynthMatlab_ibs_U28         |     0.001 |
|       lenetSynthMatlab_ibs_DSP48_0_U |     0.001 |
|     lenetSynthMatlab_ibs_U29         |     0.001 |
|       lenetSynthMatlab_ibs_DSP48_0_U |     0.001 |
|   grp_g_sum_fu_630                   |     0.002 |
|     lenetSynthMatlab_g8j_U38         |    <0.001 |
|       lenetSynthMatlab_g8j_div_U     |    <0.001 |
|         lenetSynthMatlab_g8j_div_u_0 |    <0.001 |
|   grp_sum_fu_642                     |     0.002 |
|     lenetSynthMatlab_bkb_U1          |    <0.001 |
|       lenetSynthMatlab_bkb_div_U     |    <0.001 |
|         lenetSynthMatlab_bkb_div_u_0 |    <0.001 |
+--------------------------------------+-----------+


