# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831241

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 10464 
				add                 sp, sp, t1
i0000000000:	li                  x22, 10   
i0000000001:	sw                  s3, 32(sp)          
i0000000002:	sh                  t2, -566(sp)        
i0000000003:	srli                a2, a2, 7 
i0000000004:	ld                  s3, -1560(sp)       
i0000000005:	mul                 a0, t2, t4
i0000000006:	slli                a2, a2, 4 
i0000000007:	andi                a2, zero, -893
i0000000008:	addi                sp, sp, -272
i0000000009:	mulh                t4, a2, a0
				la                  sp, begin_signature
				li                  t1, 9208  
				add                 sp, sp, t1
i000000000a:	lw                  a3, 60(sp)          
i000000000b:	srli                a2, a2, 2 
i000000000c:	ld                  s8, -520(sp)        
				la                  sp, begin_signature
				li                  t1, 8160  
				add                 sp, sp, t1
i000000000d:	lb                  a1, 330(sp)         
i000000000e:	mulh                t6, s4, tp
i000000000f:	srlw                a5, t4, t4
i0000000010:	fence                         
i0000000011:	subw                a2, a2, a0
i0000000012:	lui                 t4, 501100
i0000000013:	sraw                s2, a1, a1
i0000000014:	xor                 a3, a3, a5
i0000000015:	mulhsu              a5, t4, t4
i0000000016:	addw                a2, a2, a3
i0000000017:	srli                a5, a5, 14
i0000000018:	and                 s9, a1, s9
i0000000019:	addi                sp, sp, -16
i000000001a:	srai                a2, a2, 19
i000000001b:	addi                a1, sp, 24
i000000001c:	lwu                 a1, 356(sp)         
i000000001d:	srlw                a2, a1, a1
i000000001e:	addi                sp, sp, 224
i000000001f:	sraw                t6, a2, a1
i0000000020:	sraiw               a2, a5, 24
i0000000021:	addw                s1, s1, a2
i0000000022:	div                 a1, a5, a5
i0000000023:	slt                 a3, a2, a2
i0000000024:	srli                a5, a5, 5 
i0000000025:	mulw                a5, zero, t5
i0000000026:	sub                 a2, s0, a4
i0000000027:	mulw                tp, s8, zero
i0000000028:	srai                a2, a2, 5 
				li                  x27, 10   
				add                 s2, t6, t4
				sw                  a5, 56(sp)          
				lui                 s5, 18    
				lwu                 s2, 1384(sp)        
				slliw               gp, a5, 30
				divw                t4, t4, t4
				lw                  a5, 96(sp)          
	
b0000000029:
				beq                 x22, x27, 1f        
				jal                 x1, i0000000017     
				1: li x22, 10                           
	
				mul                 s8, t4, a5
				andi                a5, a5, 6 
				lw                  t4, 56(sp)          
				fence                         
				srliw               t3, t2, 12
				srli                a5, a5, 6 
				sw                  s2, 88(sp)          
i0000000029:	add                 a2, zero, t4
i000000002a:	div                 s9, t1, t3
i000000002b:	lw                  t1, 1096(sp)        
i000000002c:	subw                a2, a2, s1
i000000002d:	srai                s0, s0, 4 
i000000002e:	ld                  tp, 144(sp)         
i000000002f:	lw                  s2, -488(sp)        
i0000000030:	fence                         
				la                  sp, begin_signature
				li                  t1, 14304 
				add                 sp, sp, t1
i0000000031:	ld                  s1, 112(sp)         
i0000000032:	srli                a0, a0, 2 
i0000000033:	srlw                a5, a2, a1
i0000000034:	addi                a0, sp, 180
i0000000035:	mulh                t1, a5, a5
i0000000036:	addi                a2, zero, -27
i0000000037:	addi                sp, sp, 16
i0000000038:	ld                  s1, 128(sp)         
i0000000039:	ld                  a1, -1384(sp)       
i000000003a:	ld                  s4, -1768(sp)       
i000000003b:	fence                         
i000000003c:	divu                a5, a2, a1
i000000003d:	rem                 t5, t5, t1
i000000003e:	rem                 a1, a2, a2
i000000003f:	sw                  a5, 12(sp)          
i0000000040:	addiw               a2, a0, -882
				la                  sp, begin_signature
				li                  t1, 4008  
				add                 sp, sp, t1
i0000000041:	lb                  a5, 1694(sp)        
i0000000042:	fence                         
i0000000043:	sd                  a1, 24(sp)          
i0000000044:	lbu                 a1, 1684(sp)        
i0000000045:	fence.i                       
i0000000046:	divu                a2, a2, a1
i0000000047:	fsrmi               x0, 7     
i0000000048:	sd                  a7, 96(sp)          
i0000000049:	addi                a2, sp, 500
i000000004a:	srli                a2, a2, 11
i000000004b:	fence                         
i000000004c:	lwu                 t4, 1008(sp)        
i000000004d:	add                 a1, a1, s3
i000000004e:	remuw               a2, a5, a2
i000000004f:	fence.i                       
i0000000050:	srlw                t5, a1, a2
i0000000051:	lw                  a4, 36(sp)          
				li                  x26, 12   
				addi                x22, x22, 1
				la                  sp, begin_signature
				li                  t1, 13536 
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 4656  
				add                 sp, sp, t1
				la                  sp, begin_signature
				li                  t1, 14200 
				add                 sp, sp, t1
				remuw               t4, zero, s8
				sd                  s0, 192(sp)         
				remw                a5, s5, s8
				fence.i                       
				fence                         
				mulh                a5, a6, t6
				addi                a4, sp, 88
	
b0000000052:
				beq                 x22, x26, 1f        
				jal                 x1, i0000000031     
				1: li x22, 10                           
	
				sw                  t4, 1064(sp)        
				mulw                a5, a5, a5
				ld                  a4, 80(sp)          
				srli                a5, a5, 5 
				sd                  s1, 32(sp)          
				lbu                 zero, -500(sp)      
				divuw               a6, s11, a7
i0000000052:	remu                s3, s10, s3
i0000000053:	mulh                gp, a7, t5
i0000000054:	lwu                 gp, 972(sp)         
i0000000055:	fence.i                       
i0000000056:	lwu                 t1, -780(sp)        
i0000000057:	fsrmi               x0, 3     
i0000000058:	sd                  a5, 144(sp)         
				la                  sp, begin_signature
				li                  t1, 6632  
				add                 sp, sp, t1
i0000000059:	ld                  s0, 0(sp)           
i000000005a:	sd                  a0, 88(sp)          
i000000005b:	ld                  a7, 16(sp)          
i000000005c:	fence                         
i000000005d:	fence                         
i000000005e:	fence.i                       
i000000005f:	fence.i                       
i0000000060:	fence                         
i0000000061:	srai                a1, a1, 3 
				la                  sp, begin_signature
				li                  t1, 12024 
				add                 sp, sp, t1
i0000000062:	sd                  a1, 88(sp)          
i0000000063:	remuw               a4, a2, a5
i0000000064:	sd                  s0, 8(sp)           
				la                  sp, begin_signature
				li                  t1, 3528  
				add                 sp, sp, t1
i0000000065:	sb                  a1, -234(sp)        
i0000000066:	addiw               a2, a2, -28
i0000000067:	mul                 gp, a2, a5
i0000000068:	lwu                 t3, 336(sp)         
i0000000069:	lw                  a5, 36(sp)          
i000000006a:	remuw               a1, s10, s9
i000000006b:	mulhu               a5, t5, s1
i000000006c:	fence.i                       
i000000006d:	sd                  s9, 72(sp)          
i000000006e:	fence                         
i000000006f:	sw                  s1, 36(sp)          
i0000000070:	srlw                a5, t4, s0
i0000000071:	ld                  a5, 136(sp)         
i0000000072:	mul                 s2, a5, a2
i0000000073:	addi                a0, sp, 76
i0000000074:	srlw                a1, a5, a2
i0000000075:	addw                a5, s3, t1
i0000000076:	andi                a2, a2, -29
i0000000077:	lb                  a1, 711(sp)         
i0000000078:	fence.i                       
i0000000079:	and                 a1, a1, a0
i000000007a:	addiw               a3, a3, -12
				li                  x24, 10   
				la                  sp, begin_signature
				li                  t1, 10608 
				add                 sp, sp, t1
				sw                  a4, 44(sp)          
				ld                  s9, -1432(sp)       
				sd                  s9, 40(sp)          
				remuw               s7, a5, gp
				srai                t6, s5, 58
				sllw                s0, s11, s11
				subw                a4, a4, a4
	
b000000007b:
				pre_branch_macro                        
				bne                 x22, x24, i0000000063
				post_branch_macro                       
	
				addi                sp, sp, 80
				remu                a4, s4, t3
				ld                  s0, 112(sp)         
				lw                  s4, 104(sp)         
				addi                s0, sp, 320
				addiw               a4, a4, -22
				lwu                 a4, -608(sp)        
				li                  x22, 10   
				la                  sp, begin_signature
				li                  t1, 13752 
				add                 sp, sp, t1
i000000007b:	lwu                 a1, -392(sp)        
i000000007c:	srliw               a1, a5, 20
i000000007d:	addi                a4, sp, 108
i000000007e:	fence                         
i000000007f:	lwu                 t0, -324(sp)        
i0000000080:	sllw                a7, a5, a5
i0000000081:	sltiu               s5, a5, 985
i0000000082:	sraw                a5, a2, a2
i0000000083:	slli                a2, a2, 15
i0000000084:	srai                a1, a1, 7 
i0000000085:	srli                s0, s0, 14
i0000000086:	lw                  a7, 28(sp)          
i0000000087:	lw                  zero, 80(sp)        
i0000000088:	or                  a2, a2, a5
i0000000089:	srliw               s8, a0, 1 
i000000008a:	ld                  t6, 120(sp)         
i000000008b:	srli                a0, a0, 2 
i000000008c:	srliw               a2, a2, 20
i000000008d:	sraw                s9, a5, a5
i000000008e:	lwu                 a2, 1192(sp)        
i000000008f:	sub                 a1, a1, a0
i0000000090:	srli                s9, tp, 1 
i0000000091:	slt                 t5, gp, t2
i0000000092:	subw                a1, a1, a0
i0000000093:	sd                  a1, 176(sp)         
i0000000094:	addi                a7, zero, -20
i0000000095:	lh                  s10, -690(sp)       
i0000000096:	ld                  a5, 568(sp)         
i0000000097:	fence                         
i0000000098:	lui                 t3, 29    
i0000000099:	srai                a1, t0, 56
i000000009a:	mulw                tp, t5, t5
i000000009b:	mulw                s1, s1, a4
i000000009c:	fence.i                       
i000000009d:	addw                t1, gp, a7
i000000009e:	addiw               a6, a1, 1809
i000000009f:	sw                  a1, 52(sp)          
				la                  sp, begin_signature
				li                  t1, 5656  
				add                 sp, sp, t1
