// Seed: 1148456893
module module_0 (
    output wire id_0,
    input wand id_1,
    output wand id_2,
    output supply1 id_3,
    output wand id_4,
    input tri id_5,
    input tri1 id_6,
    input wor id_7,
    input tri id_8
);
endmodule
module module_1 (
    output tri0  id_0,
    input  wor   id_1,
    output logic id_2,
    input  uwire id_3,
    input  tri   id_4,
    input  wor   id_5,
    input  wor   id_6,
    input  tri1  id_7
);
  final
    repeat (1 == id_4) begin : LABEL_0
      id_2 <= 1;
    end
  always begin : LABEL_0
    return 1 / 1;
  end
  initial id_0 = 1;
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_3,
      id_6,
      id_1,
      id_3
  );
  assign modCall_1.type_1 = 0;
endmodule
