digraph "CFG for '_Z23cuSubPixelOffset_kernelPK15HIP_vector_typeIiLj2EES2_PS_IfLj2EEfffi' function" {
	label="CFG for '_Z23cuSubPixelOffset_kernelPK15HIP_vector_typeIiLj2EES2_PS_IfLj2EEfffi' function";

	Node0x59e4220 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%7:\l  %8 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %9 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %10 = getelementptr i8, i8 addrspace(4)* %9, i64 4\l  %11 = bitcast i8 addrspace(4)* %10 to i16 addrspace(4)*\l  %12 = load i16, i16 addrspace(4)* %11, align 4, !range !5, !invariant.load !6\l  %13 = zext i16 %12 to i32\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = mul i32 %14, %13\l  %16 = add i32 %15, %8\l  %17 = icmp slt i32 %16, %6\l  br i1 %17, label %18, label %40\l|{<s0>T|<s1>F}}"];
	Node0x59e4220:s0 -> Node0x59e60e0;
	Node0x59e4220:s1 -> Node0x59e6170;
	Node0x59e60e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%18:\l18:                                               \l  %19 = sext i32 %16 to i64\l  %20 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %19, i32 0, i32 0, i32 0, i64 0\l  %21 = load i32, i32 addrspace(1)* %20, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  %22 = sitofp i32 %21 to float\l  %23 = fmul contract float %22, %3\l  %24 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %19, i32 0, i32 0, i32 0, i64 0\l  %25 = load i32, i32 addrspace(1)* %24, align 8, !tbaa !7, !amdgpu.noclobber\l... !6\l  %26 = sitofp i32 %25 to float\l  %27 = fadd contract float %23, %26\l  %28 = fsub contract float %27, %4\l  %29 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %2, i64 %19, i32 0, i32 0, i32 0, i64\l... 0\l  store float %28, float addrspace(1)* %29, align 8, !tbaa !7\l  %30 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %1, i64 %19, i32 0, i32 0, i32 0, i64 1\l  %31 = load i32, i32 addrspace(1)* %30, align 4, !tbaa !7\l  %32 = sitofp i32 %31 to float\l  %33 = fmul contract float %32, %3\l  %34 = getelementptr inbounds %struct.HIP_vector_type,\l... %struct.HIP_vector_type addrspace(1)* %0, i64 %19, i32 0, i32 0, i32 0, i64 1\l  %35 = load i32, i32 addrspace(1)* %34, align 4, !tbaa !7\l  %36 = sitofp i32 %35 to float\l  %37 = fadd contract float %33, %36\l  %38 = fsub contract float %37, %5\l  %39 = getelementptr inbounds %struct.HIP_vector_type.0,\l... %struct.HIP_vector_type.0 addrspace(1)* %2, i64 %19, i32 0, i32 0, i32 0, i64\l... 1\l  store float %38, float addrspace(1)* %39, align 4, !tbaa !7\l  br label %40\l}"];
	Node0x59e60e0 -> Node0x59e6170;
	Node0x59e6170 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%40:\l40:                                               \l  ret void\l}"];
}
