# compile vhdl design source files
vhdl xil_defaultlib  \
<<<<<<<< HEAD:project/project_1.sim/sim_1/behav/xsim/DivisorReloj_tb_vhdl.prj
"../../../../../src/DivisorReloj.vhd" \
"../../../../../src/DivisorReloj_tb.vhd" \
========
"../../../../../src/sync_button.vhd" \
"../../../../../src/sync_buttons_leds_tb.vhd" \
>>>>>>>> aa8d363f6cb3eecc566707bf3f6373f0d58152a3:project/project_1.sim/sim_1/behav/xsim/sync_buttons_leds_tb_vhdl.prj

# Do not sort compile order
nosort
