ModuleName Counter_1bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 248 ,X2: 336 ,Y2: 248
End
Branches
End
Wire Name: w2
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 320 ,X2: 392 ,Y2: 320
Edge X1: 392 ,Y1: 296 ,X2: 392 ,Y2: 320
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 448 ,Y1: 200 ,X2: 520 ,Y2: 200
End
Branches
End
Wire Name: w3
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 664 ,Y1: 128 ,X2: 664 ,Y2: 200
Edge X1: 664 ,Y1: 96 ,X2: 664 ,Y2: 128
Edge X1: 280 ,Y1: 128 ,X2: 664 ,Y2: 128
Edge X1: 576 ,Y1: 200 ,X2: 664 ,Y2: 200
Edge X1: 664 ,Y1: 96 ,X2: 744 ,Y2: 96
Edge X1: 280 ,Y1: 128 ,X2: 280 ,Y2: 200
Edge X1: 280 ,Y1: 200 ,X2: 336 ,Y2: 200
End
Branches
End
End
Ports
Port Left: 744 Top: 96 ,Orientation: 0
Portname: out ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 216 Top: 248 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 216 Top: 320 ,Orientation: 0
Portname: rst ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 360 Top: 192
Name: s0
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 520 Top: 192
Name: s1
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
End
Texts
End
Links
End
