Analysis & Synthesis report for ds1302_test
Sun Oct 29 20:17:35 2023
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|ds1302_test:ds1302_test_m0|next_state
 10. State Machine - |top|ds1302_test:ds1302_test_m0|state
 11. State Machine - |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state
 12. State Machine - |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state
 13. State Machine - |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state
 14. State Machine - |top|KeyValue:keyValue1|state
 15. State Machine - |top|KeyValue:keyValue1|KeyPress:u3|state
 16. State Machine - |top|KeyValue:keyValue1|KeyPress:u2|state
 17. State Machine - |top|KeyValue:keyValue1|KeyPress:u1|state
 18. State Machine - |top|KeyValue:keyValue1|KeyPress:u0|state
 19. Registers Removed During Synthesis
 20. Removed Registers Triggering Further Register Optimizations
 21. General Register Statistics
 22. Inverted Register Statistics
 23. Registers Packed Into Inferred Megafunctions
 24. Multiplexer Restructuring Statistics (Restructuring Performed)
 25. Source assignments for ds1302_test:ds1302_test_m0|altsyncram:WideOr18_rtl_0|altsyncram_2dv:auto_generated
 26. Parameter Settings for User Entity Instance: seg_top:seg_bcd_m0|seg_scan:seg_scan_m0
 27. Parameter Settings for Inferred Entity Instance: ds1302_test:ds1302_test_m0|altsyncram:WideOr18_rtl_0
 28. altsyncram Parameter Settings by Entity Instance
 29. Port Connectivity Checks: "ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0"
 30. Port Connectivity Checks: "ds1302_test:ds1302_test_m0"
 31. Port Connectivity Checks: "seg_top:seg_bcd_m0|seg_scan:seg_scan_m0"
 32. Port Connectivity Checks: "seg_top:seg_bcd_m0|seg_decoder:seg_decoder_m5"
 33. Port Connectivity Checks: "seg_top:seg_bcd_m0|seg_decoder:seg_decoder_m2"
 34. Port Connectivity Checks: "seg_top:seg_bcd_m0"
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Oct 29 20:17:35 2023       ;
; Quartus II 64-Bit Version          ; 15.0.0 Build 145 04/22/2015 SJ Full Version ;
; Revision Name                      ; ds1302_test                                 ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 989                                         ;
;     Total combinational functions  ; 915                                         ;
;     Dedicated logic registers      ; 550                                         ;
; Total registers                    ; 550                                         ;
; Total pins                         ; 31                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 1,024                                       ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE40F23C8       ;                    ;
; Top-level entity name                                                      ; top                ; ds1302_test        ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; ../src/beep.v                    ; yes             ; User Verilog HDL File        ; D:/my_file/project_fpga/ds1302/src/beep.v                               ;         ;
; ../src/keyValue.v                ; yes             ; User Verilog HDL File        ; D:/my_file/project_fpga/ds1302/src/keyValue.v                           ;         ;
; ../src/keyPress.v                ; yes             ; User Verilog HDL File        ; D:/my_file/project_fpga/ds1302/src/keyPress.v                           ;         ;
; ../src/top.v                     ; yes             ; User Verilog HDL File        ; D:/my_file/project_fpga/ds1302/src/top.v                                ;         ;
; ../src/seg_top.v                 ; yes             ; User Verilog HDL File        ; D:/my_file/project_fpga/ds1302/src/seg_top.v                            ;         ;
; ../src/seg_scan.v                ; yes             ; User Verilog HDL File        ; D:/my_file/project_fpga/ds1302/src/seg_scan.v                           ;         ;
; ../src/seg_decoder.v             ; yes             ; User Verilog HDL File        ; D:/my_file/project_fpga/ds1302/src/seg_decoder.v                        ;         ;
; ../src/spi_master.v              ; yes             ; User Verilog HDL File        ; D:/my_file/project_fpga/ds1302/src/spi_master.v                         ;         ;
; ../src/ds1302_test.v             ; yes             ; User Verilog HDL File        ; D:/my_file/project_fpga/ds1302/src/ds1302_test.v                        ;         ;
; ../src/ds1302_io.v               ; yes             ; User Verilog HDL File        ; D:/my_file/project_fpga/ds1302/src/ds1302_io.v                          ;         ;
; ../src/ds1302.v                  ; yes             ; User Verilog HDL File        ; D:/my_file/project_fpga/ds1302/src/ds1302.v                             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/my_app/quartus/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/my_app/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/my_app/quartus/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/my_app/quartus/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal150.inc                   ; yes             ; Megafunction                 ; d:/my_app/quartus/quartus/libraries/megafunctions/aglobal150.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/my_app/quartus/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/my_app/quartus/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/my_app/quartus/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/my_app/quartus/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2dv.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/my_file/project_fpga/ds1302/prj/db/altsyncram_2dv.tdf                ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 989       ;
;                                             ;           ;
; Total combinational functions               ; 915       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 460       ;
;     -- 3 input functions                    ; 111       ;
;     -- <=2 input functions                  ; 344       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 663       ;
;     -- arithmetic mode                      ; 252       ;
;                                             ;           ;
; Total registers                             ; 550       ;
;     -- Dedicated logic registers            ; 550       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 31        ;
; Total memory bits                           ; 1024      ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 554       ;
; Total fan-out                               ; 5053      ;
; Average fan-out                             ; 3.30      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                    ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node               ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                              ; Library Name ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
; |top                                     ; 915 (0)           ; 550 (0)      ; 1024        ; 0            ; 0       ; 0         ; 31   ; 0            ; |top                                                                                             ; work         ;
;    |KeyValue:keyValue1|                  ; 203 (31)          ; 139 (19)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|KeyValue:keyValue1                                                                          ; work         ;
;       |KeyPress:u0|                      ; 43 (43)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|KeyValue:keyValue1|KeyPress:u0                                                              ; work         ;
;       |KeyPress:u1|                      ; 43 (43)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|KeyValue:keyValue1|KeyPress:u1                                                              ; work         ;
;       |KeyPress:u2|                      ; 43 (43)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|KeyValue:keyValue1|KeyPress:u2                                                              ; work         ;
;       |KeyPress:u3|                      ; 43 (43)           ; 30 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|KeyValue:keyValue1|KeyPress:u3                                                              ; work         ;
;    |beep:beep_ins1|                      ; 254 (254)         ; 118 (118)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|beep:beep_ins1                                                                              ; work         ;
;    |ds1302_test:ds1302_test_m0|          ; 328 (174)         ; 247 (97)     ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds1302_test:ds1302_test_m0                                                                  ; work         ;
;       |altsyncram:WideOr18_rtl_0|        ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds1302_test:ds1302_test_m0|altsyncram:WideOr18_rtl_0                                        ; work         ;
;          |altsyncram_2dv:auto_generated| ; 0 (0)             ; 0 (0)        ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds1302_test:ds1302_test_m0|altsyncram:WideOr18_rtl_0|altsyncram_2dv:auto_generated          ; work         ;
;       |ds1302:ds1302_m0|                 ; 154 (45)          ; 150 (57)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0                                                 ; work         ;
;          |ds1302_io:ds1302_io_m0|        ; 109 (52)          ; 93 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0                          ; work         ;
;             |spi_master:spi_master_m0|   ; 57 (57)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0 ; work         ;
;    |seg_top:seg_bcd_m0|                  ; 130 (0)           ; 46 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_top:seg_bcd_m0                                                                          ; work         ;
;       |seg_decoder:seg_decoder_m0|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_top:seg_bcd_m0|seg_decoder:seg_decoder_m0                                               ; work         ;
;       |seg_decoder:seg_decoder_m1|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_top:seg_bcd_m0|seg_decoder:seg_decoder_m1                                               ; work         ;
;       |seg_decoder:seg_decoder_m3|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_top:seg_bcd_m0|seg_decoder:seg_decoder_m3                                               ; work         ;
;       |seg_decoder:seg_decoder_m4|       ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_top:seg_bcd_m0|seg_decoder:seg_decoder_m4                                               ; work         ;
;       |seg_decoder:seg_decoder_m6|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_top:seg_bcd_m0|seg_decoder:seg_decoder_m6                                               ; work         ;
;       |seg_decoder:seg_decoder_m7|       ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_top:seg_bcd_m0|seg_decoder:seg_decoder_m7                                               ; work         ;
;       |seg_scan:seg_scan_m0|             ; 81 (81)           ; 46 (46)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|seg_top:seg_bcd_m0|seg_scan:seg_scan_m0                                                     ; work         ;
+------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+
; Name                                                                                          ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                      ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+
; ds1302_test:ds1302_test_m0|altsyncram:WideOr18_rtl_0|altsyncram_2dv:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 256          ; 4            ; --           ; --           ; 1024 ; ds1302_test.top0.rtl.mif ;
+-----------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ds1302_test:ds1302_test_m0|next_state                                                                       ;
+-----------------------+-------------------+-----------------------+-------------------+-------------------+----------------------+
; Name                  ; next_state.S_WAIT ; next_state.S_WRITE_CH ; next_state.S_READ ; next_state.S_IDLE ; next_state.S_READ_CH ;
+-----------------------+-------------------+-----------------------+-------------------+-------------------+----------------------+
; next_state.S_IDLE     ; 0                 ; 0                     ; 0                 ; 0                 ; 0                    ;
; next_state.S_READ     ; 0                 ; 0                     ; 1                 ; 1                 ; 0                    ;
; next_state.S_READ_CH  ; 0                 ; 0                     ; 0                 ; 1                 ; 1                    ;
; next_state.S_WRITE_CH ; 0                 ; 1                     ; 0                 ; 1                 ; 0                    ;
; next_state.S_WAIT     ; 1                 ; 0                     ; 0                 ; 1                 ; 0                    ;
+-----------------------+-------------------+-----------------------+-------------------+-------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top|ds1302_test:ds1302_test_m0|state                                              ;
+------------------+--------------+------------------+--------------+--------------+-----------------+
; Name             ; state.S_WAIT ; state.S_WRITE_CH ; state.S_READ ; state.S_IDLE ; state.S_READ_CH ;
+------------------+--------------+------------------+--------------+--------------+-----------------+
; state.S_IDLE     ; 0            ; 0                ; 0            ; 0            ; 0               ;
; state.S_READ     ; 0            ; 0                ; 1            ; 1            ; 0               ;
; state.S_READ_CH  ; 0            ; 0                ; 0            ; 1            ; 1               ;
; state.S_WRITE_CH ; 0            ; 1                ; 0            ; 1            ; 0               ;
; state.S_WAIT     ; 1            ; 0                ; 0            ; 1            ; 0               ;
+------------------+--------------+------------------+--------------+--------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state                                                                                                                                                                                                                                             ;
+-----------------+-----------------+-------------+-----------------+-----------------+----------------+-----------------+----------------+----------------+-----------------+-----------------+----------------+-----------------+----------------+----------------+---------------+--------------+-----------------+
; Name            ; state.S_RD_DATE ; state.S_ACK ; state.S_RD_YEAR ; state.S_RD_WEEK ; state.S_RD_MON ; state.S_RD_HOUR ; state.S_RD_MIN ; state.S_RD_SEC ; state.S_WR_YEAR ; state.S_WR_WEEK ; state.S_WR_MON ; state.S_WR_HOUR ; state.S_WR_MIN ; state.S_WR_SEC ; state.S_WR_WP ; state.S_IDLE ; state.S_WR_DATE ;
+-----------------+-----------------+-------------+-----------------+-----------------+----------------+-----------------+----------------+----------------+-----------------+-----------------+----------------+-----------------+----------------+----------------+---------------+--------------+-----------------+
; state.S_IDLE    ; 0               ; 0           ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0             ; 0            ; 0               ;
; state.S_WR_WP   ; 0               ; 0           ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 1             ; 1            ; 0               ;
; state.S_WR_SEC  ; 0               ; 0           ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 1              ; 0             ; 1            ; 0               ;
; state.S_WR_MIN  ; 0               ; 0           ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0               ; 0               ; 0              ; 0               ; 1              ; 0              ; 0             ; 1            ; 0               ;
; state.S_WR_HOUR ; 0               ; 0           ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0               ; 0               ; 0              ; 1               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_WR_MON  ; 0               ; 0           ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0               ; 0               ; 1              ; 0               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_WR_WEEK ; 0               ; 0           ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0               ; 1               ; 0              ; 0               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_WR_YEAR ; 0               ; 0           ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 1               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_RD_SEC  ; 0               ; 0           ; 0               ; 0               ; 0              ; 0               ; 0              ; 1              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_RD_MIN  ; 0               ; 0           ; 0               ; 0               ; 0              ; 0               ; 1              ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_RD_HOUR ; 0               ; 0           ; 0               ; 0               ; 0              ; 1               ; 0              ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_RD_MON  ; 0               ; 0           ; 0               ; 0               ; 1              ; 0               ; 0              ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_RD_WEEK ; 0               ; 0           ; 0               ; 1               ; 0              ; 0               ; 0              ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_RD_YEAR ; 0               ; 0           ; 1               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_ACK     ; 0               ; 1           ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_RD_DATE ; 1               ; 0           ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0             ; 1            ; 0               ;
; state.S_WR_DATE ; 0               ; 0           ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0               ; 0               ; 0              ; 0               ; 0              ; 0              ; 0             ; 1            ; 1               ;
+-----------------+-----------------+-------------+-----------------+-----------------+----------------+-----------------+----------------+----------------+-----------------+-----------------+----------------+-----------------+----------------+----------------+---------------+--------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state                                                                                                       ;
+--------------------+-------------+----------------+--------------------+--------------------+---------------+-------------------+-------------------+--------------+-----------------+--------------+
; Name               ; state.S_ACK ; state.S_CE_LOW ; state.S_WRITE_DATA ; state.S_WRITE_ADDR ; state.S_WRITE ; state.S_READ_DATA ; state.S_READ_ADDR ; state.S_READ ; state.S_CE_HIGH ; state.S_IDLE ;
+--------------------+-------------+----------------+--------------------+--------------------+---------------+-------------------+-------------------+--------------+-----------------+--------------+
; state.S_IDLE       ; 0           ; 0              ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0            ; 0               ; 0            ;
; state.S_CE_HIGH    ; 0           ; 0              ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0            ; 1               ; 1            ;
; state.S_READ       ; 0           ; 0              ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 1            ; 0               ; 1            ;
; state.S_READ_ADDR  ; 0           ; 0              ; 0                  ; 0                  ; 0             ; 0                 ; 1                 ; 0            ; 0               ; 1            ;
; state.S_READ_DATA  ; 0           ; 0              ; 0                  ; 0                  ; 0             ; 1                 ; 0                 ; 0            ; 0               ; 1            ;
; state.S_WRITE      ; 0           ; 0              ; 0                  ; 0                  ; 1             ; 0                 ; 0                 ; 0            ; 0               ; 1            ;
; state.S_WRITE_ADDR ; 0           ; 0              ; 0                  ; 1                  ; 0             ; 0                 ; 0                 ; 0            ; 0               ; 1            ;
; state.S_WRITE_DATA ; 0           ; 0              ; 1                  ; 0                  ; 0             ; 0                 ; 0                 ; 0            ; 0               ; 1            ;
; state.S_CE_LOW     ; 0           ; 1              ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0            ; 0               ; 1            ;
; state.S_ACK        ; 1           ; 0              ; 0                  ; 0                  ; 0             ; 0                 ; 0                 ; 0            ; 0               ; 1            ;
+--------------------+-------------+----------------+--------------------+--------------------+---------------+-------------------+-------------------+--------------+-----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state      ;
+-----------------------+----------------+-----------------------+-----------+-----------------+-----------------+------------+
; Name                  ; state.ACK_WAIT ; state.LAST_HALF_CYCLE ; state.ACK ; state.DCLK_IDLE ; state.DCLK_EDGE ; state.IDLE ;
+-----------------------+----------------+-----------------------+-----------+-----------------+-----------------+------------+
; state.IDLE            ; 0              ; 0                     ; 0         ; 0               ; 0               ; 0          ;
; state.DCLK_EDGE       ; 0              ; 0                     ; 0         ; 0               ; 1               ; 1          ;
; state.DCLK_IDLE       ; 0              ; 0                     ; 0         ; 1               ; 0               ; 1          ;
; state.ACK             ; 0              ; 0                     ; 1         ; 0               ; 0               ; 1          ;
; state.LAST_HALF_CYCLE ; 0              ; 1                     ; 0         ; 0               ; 0               ; 1          ;
; state.ACK_WAIT        ; 1              ; 0                     ; 0         ; 0               ; 0               ; 1          ;
+-----------------------+----------------+-----------------------+-----------+-----------------+-----------------+------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------+
; State Machine - |top|KeyValue:keyValue1|state                                                     ;
+-----------------+----------------+-----------------+---------------+---------------+--------------+
; Name            ; state.ROW_FOUR ; state.ROW_THREE ; state.ROW_TWO ; state.ROW_ONE ; state.NO_KEY ;
+-----------------+----------------+-----------------+---------------+---------------+--------------+
; state.NO_KEY    ; 0              ; 0               ; 0             ; 0             ; 0            ;
; state.ROW_ONE   ; 0              ; 0               ; 0             ; 1             ; 1            ;
; state.ROW_TWO   ; 0              ; 0               ; 1             ; 0             ; 1            ;
; state.ROW_THREE ; 0              ; 1               ; 0             ; 0             ; 1            ;
; state.ROW_FOUR  ; 1              ; 0               ; 0             ; 0             ; 1            ;
+-----------------+----------------+-----------------+---------------+---------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top|KeyValue:keyValue1|KeyPress:u3|state                                          ;
+----------------------+----------------------+----------------+----------------------+--------------+
; Name                 ; state.Filter_Down2Up ; state.Key_down ; state.Filter_Up2Down ; state.Key_up ;
+----------------------+----------------------+----------------+----------------------+--------------+
; state.Key_up         ; 0                    ; 0              ; 0                    ; 0            ;
; state.Filter_Up2Down ; 0                    ; 0              ; 1                    ; 1            ;
; state.Key_down       ; 0                    ; 1              ; 0                    ; 1            ;
; state.Filter_Down2Up ; 1                    ; 0              ; 0                    ; 1            ;
+----------------------+----------------------+----------------+----------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top|KeyValue:keyValue1|KeyPress:u2|state                                          ;
+----------------------+----------------------+----------------+----------------------+--------------+
; Name                 ; state.Filter_Down2Up ; state.Key_down ; state.Filter_Up2Down ; state.Key_up ;
+----------------------+----------------------+----------------+----------------------+--------------+
; state.Key_up         ; 0                    ; 0              ; 0                    ; 0            ;
; state.Filter_Up2Down ; 0                    ; 0              ; 1                    ; 1            ;
; state.Key_down       ; 0                    ; 1              ; 0                    ; 1            ;
; state.Filter_Down2Up ; 1                    ; 0              ; 0                    ; 1            ;
+----------------------+----------------------+----------------+----------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top|KeyValue:keyValue1|KeyPress:u1|state                                          ;
+----------------------+----------------------+----------------+----------------------+--------------+
; Name                 ; state.Filter_Down2Up ; state.Key_down ; state.Filter_Up2Down ; state.Key_up ;
+----------------------+----------------------+----------------+----------------------+--------------+
; state.Key_up         ; 0                    ; 0              ; 0                    ; 0            ;
; state.Filter_Up2Down ; 0                    ; 0              ; 1                    ; 1            ;
; state.Key_down       ; 0                    ; 1              ; 0                    ; 1            ;
; state.Filter_Down2Up ; 1                    ; 0              ; 0                    ; 1            ;
+----------------------+----------------------+----------------+----------------------+--------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------+
; State Machine - |top|KeyValue:keyValue1|KeyPress:u0|state                                          ;
+----------------------+----------------------+----------------+----------------------+--------------+
; Name                 ; state.Filter_Down2Up ; state.Key_down ; state.Filter_Up2Down ; state.Key_up ;
+----------------------+----------------------+----------------+----------------------+--------------+
; state.Key_up         ; 0                    ; 0              ; 0                    ; 0            ;
; state.Filter_Up2Down ; 0                    ; 0              ; 1                    ; 1            ;
; state.Key_down       ; 0                    ; 1              ; 0                    ; 1            ;
; state.Filter_Down2Up ; 1                    ; 0              ; 0                    ; 1            ;
+----------------------+----------------------+----------------+----------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; Register name                                                                                       ; Reason for Removal                                        ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------+
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_addr[4..6]                                        ; Stuck at GND due to stuck port data_in                    ;
; beep:beep_ins1|count3_end[2,3,5,6,9,10,13,15..23]                                                   ; Stuck at GND due to stuck port data_in                    ;
; ds1302_test:ds1302_test_m0|write_date_reg[3,5..7]                                                   ; Stuck at GND due to stuck port data_in                    ;
; ds1302_test:ds1302_test_m0|write_month_reg[0..3,5..7]                                               ; Stuck at GND due to stuck port data_in                    ;
; ds1302_test:ds1302_test_m0|write_week_reg[0,2..7]                                                   ; Stuck at GND due to stuck port data_in                    ;
; ds1302_test:ds1302_test_m0|write_year_reg[2..4,6,7]                                                 ; Stuck at GND due to stuck port data_in                    ;
; ds1302_test:ds1302_test_m0|Max_beep_times[0,7..15]                                                  ; Stuck at GND due to stuck port data_in                    ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_addr[4..6]                                         ; Stuck at GND due to stuck port data_in                    ;
; ds1302_test:ds1302_test_m0|write_year_reg[0]                                                        ; Merged with ds1302_test:ds1302_test_m0|write_year_reg[1]  ;
; ds1302_test:ds1302_test_m0|write_year_reg[1]                                                        ; Merged with ds1302_test:ds1302_test_m0|write_year_reg[5]  ;
; ds1302_test:ds1302_test_m0|write_year_reg[5]                                                        ; Merged with ds1302_test:ds1302_test_m0|write_week_reg[1]  ;
; ds1302_test:ds1302_test_m0|write_week_reg[1]                                                        ; Merged with ds1302_test:ds1302_test_m0|write_month_reg[4] ;
; ds1302_test:ds1302_test_m0|write_month_reg[4]                                                       ; Merged with ds1302_test:ds1302_test_m0|write_date_reg[0]  ;
; ds1302_test:ds1302_test_m0|write_date_reg[0]                                                        ; Merged with ds1302_test:ds1302_test_m0|write_date_reg[1]  ;
; ds1302_test:ds1302_test_m0|write_date_reg[1]                                                        ; Merged with ds1302_test:ds1302_test_m0|write_date_reg[2]  ;
; ds1302_test:ds1302_test_m0|write_date_reg[2]                                                        ; Merged with ds1302_test:ds1302_test_m0|write_date_reg[4]  ;
; beep:beep_ins1|count3_end[0,1,4,7,8,11,12]                                                          ; Merged with beep:beep_ins1|count3_end[14]                 ;
; ds1302_test:ds1302_test_m0|write_hour[0,1,4,5]                                                      ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|write_minute[4..6]                                                       ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|write_second[4..6]                                                       ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|write_hour[1]~5                                                          ; Merged with ds1302_test:ds1302_test_m0|write_hour[0]~2    ;
; ds1302_test:ds1302_test_m0|write_hour[4]~8                                                          ; Merged with ds1302_test:ds1302_test_m0|write_hour[0]~2    ;
; ds1302_test:ds1302_test_m0|write_hour[5]~11                                                         ; Merged with ds1302_test:ds1302_test_m0|write_hour[0]~2    ;
; ds1302_test:ds1302_test_m0|write_second[5]~5                                                        ; Merged with ds1302_test:ds1302_test_m0|write_second[4]~2  ;
; ds1302_test:ds1302_test_m0|write_second[6]~8                                                        ; Merged with ds1302_test:ds1302_test_m0|write_second[4]~2  ;
; ds1302_test:ds1302_test_m0|write_minute[5]~5                                                        ; Merged with ds1302_test:ds1302_test_m0|write_minute[4]~2  ;
; ds1302_test:ds1302_test_m0|write_minute[6]~8                                                        ; Merged with ds1302_test:ds1302_test_m0|write_minute[4]~2  ;
; ds1302_test:ds1302_test_m0|next_state~3                                                             ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|next_state~5                                                             ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|state~4                                                                  ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|state~6                                                                  ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state~4                                                 ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state~5                                                 ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state~6                                                 ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|state~7                                                 ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state~4                          ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state~5                          ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state~6                          ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|state~7                          ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state~4 ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state~5 ; Lost fanout                                               ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|state~6 ; Lost fanout                                               ;
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|scan_sel[3]                                                 ; Stuck at GND due to stuck port data_in                    ;
; Total Number of Removed Registers = 103                                                             ;                                                           ;
+-----------------------------------------------------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                   ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; ds1302_test:ds1302_test_m0|Max_beep_times[0] ; Stuck at GND              ; ds1302_test:ds1302_test_m0|write_hour[5], ds1302_test:ds1302_test_m0|write_hour[4] ;
;                                              ; due to stuck port data_in ;                                                                                    ;
+----------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 550   ;
; Number of registers using Synchronous Clear  ; 274   ;
; Number of registers using Synchronous Load   ; 9     ;
; Number of registers using Asynchronous Clear ; 460   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 272   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------+
; Inverted Register Statistics                                         ;
+------------------------------------------------------------+---------+
; Inverted Register                                          ; Fan out ;
+------------------------------------------------------------+---------+
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_sel[0]         ; 1       ;
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_sel[1]         ; 1       ;
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_sel[2]         ; 1       ;
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_data[0]        ; 1       ;
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_data[1]        ; 1       ;
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_data[2]        ; 1       ;
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_data[3]        ; 1       ;
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_data[4]        ; 1       ;
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_data[5]        ; 1       ;
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_data[6]        ; 1       ;
; seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_data[7]        ; 1       ;
; beep:beep_ins1|beep_r                                      ; 3       ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_second[1] ; 2       ;
; ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|read_minute[0] ; 4       ;
; KeyValue:keyValue1|KeyPress:u3|KEY_STATE                   ; 4       ;
; KeyValue:keyValue1|KeyPress:u1|KEY_STATE                   ; 3       ;
; KeyValue:keyValue1|KeyPress:u2|KEY_STATE                   ; 4       ;
; KeyValue:keyValue1|KeyPress:u0|KEY_STATE                   ; 2       ;
; Total number of inverted registers = 18                    ;         ;
+------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                   ;
+---------------------------------------------+-------------------------------------------+------+
; Register Name                               ; Megafunction                              ; Type ;
+---------------------------------------------+-------------------------------------------+------+
; ds1302_test:ds1302_test_m0|write_hour[0]~1  ; ds1302_test:ds1302_test_m0|WideOr18_rtl_0 ; ROM  ;
; ds1302_test:ds1302_test_m0|write_hour[1]~4  ; ds1302_test:ds1302_test_m0|WideOr18_rtl_0 ; ROM  ;
; ds1302_test:ds1302_test_m0|write_hour[4]~7  ; ds1302_test:ds1302_test_m0|WideOr18_rtl_0 ; ROM  ;
; ds1302_test:ds1302_test_m0|write_hour[5]~10 ; ds1302_test:ds1302_test_m0|WideOr18_rtl_0 ; ROM  ;
+---------------------------------------------+-------------------------------------------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|clk_edge_cnt[3] ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|beep:beep_ins1|count3[2]                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ds1302_test:ds1302_test_m0|write_second[1]                                                                  ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|ds1302_test:ds1302_test_m0|write_minute[5]~3                                                                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|ds1302_test:ds1302_test_m0|write_second_reg[5]                                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|beep:beep_ins1|count2[18]                                                                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[3]                             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|send_data[5]                             ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MOSI_shift[0]   ;
; 4:1                ; 17 bits   ; 34 LEs        ; 17 LEs               ; 17 LEs                 ; Yes        ; |top|beep:beep_ins1|count[1]                                                                                     ;
; 4:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |top|beep:beep_ins1|count1[16]                                                                                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|ds1302_test:ds1302_test_m0|write_minute[2]                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |top|beep:beep_ins1|state2[9]                                                                                    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0|MISO_shift[3]   ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |top|beep:beep_ins1|state[0]                                                                                     ;
; 16:1               ; 2 bits    ; 20 LEs        ; 4 LEs                ; 16 LEs                 ; Yes        ; |top|KeyValue:keyValue1|colIndex[0]                                                                              ;
; 7:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |top|ds1302_test:ds1302_test_m0|write_hour[6]                                                                    ;
; 128:1              ; 2 bits    ; 170 LEs       ; 8 LEs                ; 162 LEs                ; Yes        ; |top|ds1302_test:ds1302_test_m0|Max_beep_times[6]                                                                ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|write_data[6]                                                   ;
; 256:1              ; 4 bits    ; 680 LEs       ; 64 LEs               ; 616 LEs                ; Yes        ; |top|ds1302_test:ds1302_test_m0|Max_beep_times[3]                                                                ;
; 260:1              ; 3 bits    ; 519 LEs       ; 24 LEs               ; 495 LEs                ; Yes        ; |top|ds1302_test:ds1302_test_m0|write_hour[4]~6                                                                  ;
; 261:1              ; 2 bits    ; 348 LEs       ; 10 LEs               ; 338 LEs                ; Yes        ; |top|ds1302_test:ds1302_test_m0|write_hour[3]                                                                    ;
; 16:1               ; 7 bits    ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |top|seg_top:seg_bcd_m0|seg_scan:seg_scan_m0|seg_data[6]                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |top|ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|next_state.S_WRITE                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------+
; Source assignments for ds1302_test:ds1302_test_m0|altsyncram:WideOr18_rtl_0|altsyncram_2dv:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------+
; Assignment                      ; Value              ; From ; To                                          ;
+---------------------------------+--------------------+------+---------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                           ;
+---------------------------------+--------------------+------+---------------------------------------------+


+--------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: seg_top:seg_bcd_m0|seg_scan:seg_scan_m0 ;
+----------------+----------+----------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                     ;
+----------------+----------+----------------------------------------------------------+
; SCAN_FREQ      ; 200      ; Signed Integer                                           ;
; CLK_FREQ       ; 24000000 ; Signed Integer                                           ;
; SCAN_COUNT     ; 14999    ; Signed Integer                                           ;
+----------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ds1302_test:ds1302_test_m0|altsyncram:WideOr18_rtl_0 ;
+------------------------------------+--------------------------+---------------------------------------+
; Parameter Name                     ; Value                    ; Type                                  ;
+------------------------------------+--------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                        ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                       ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                      ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                       ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                      ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                        ; Untyped                               ;
; OPERATION_MODE                     ; ROM                      ; Untyped                               ;
; WIDTH_A                            ; 4                        ; Untyped                               ;
; WIDTHAD_A                          ; 8                        ; Untyped                               ;
; NUMWORDS_A                         ; 256                      ; Untyped                               ;
; OUTDATA_REG_A                      ; UNREGISTERED             ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                     ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                     ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                     ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                     ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                     ; Untyped                               ;
; WIDTH_B                            ; 1                        ; Untyped                               ;
; WIDTHAD_B                          ; 1                        ; Untyped                               ;
; NUMWORDS_B                         ; 1                        ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1                   ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                   ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                   ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1                   ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED             ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                   ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                     ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                     ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                     ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                     ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                     ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                     ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                        ; Untyped                               ;
; WIDTH_BYTEENA_B                    ; 1                        ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                     ; Untyped                               ;
; BYTE_SIZE                          ; 8                        ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ     ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ     ; Untyped                               ;
; INIT_FILE                          ; ds1302_test.top0.rtl.mif ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                   ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                        ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                   ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                   ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                   ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                   ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN          ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN          ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                    ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                    ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                        ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E             ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_2dv           ; Untyped                               ;
+------------------------------------+--------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; ds1302_test:ds1302_test_m0|altsyncram:WideOr18_rtl_0 ;
;     -- OPERATION_MODE                     ; ROM                                                  ;
;     -- WIDTH_A                            ; 4                                                    ;
;     -- NUMWORDS_A                         ; 256                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                             ;
+----------------+-------+----------+-------------------------------------------------------------------------------------+
; CPOL           ; Input ; Info     ; Stuck at GND                                                                        ;
; CPHA           ; Input ; Info     ; Stuck at GND                                                                        ;
; clk_div[5..4]  ; Input ; Info     ; Stuck at VCC                                                                        ;
; clk_div[15..6] ; Input ; Info     ; Stuck at GND                                                                        ;
; clk_div[3..2]  ; Input ; Info     ; Stuck at GND                                                                        ;
; clk_div[1]     ; Input ; Info     ; Stuck at VCC                                                                        ;
; clk_div[0]     ; Input ; Info     ; Stuck at GND                                                                        ;
+----------------+-------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ds1302_test:ds1302_test_m0"                                                                ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; read_second ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_minute ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_hour   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_date   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_month  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_week   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; read_year   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------+
; Port Connectivity Checks: "seg_top:seg_bcd_m0|seg_scan:seg_scan_m0" ;
+------------------+-------+----------+-------------------------------+
; Port             ; Type  ; Severity ; Details                       ;
+------------------+-------+----------+-------------------------------+
; seg_data_0[7]    ; Input ; Info     ; Stuck at GND                  ;
; seg_data_2[5..0] ; Input ; Info     ; Stuck at GND                  ;
; seg_data_2[7]    ; Input ; Info     ; Stuck at GND                  ;
; seg_data_2[6]    ; Input ; Info     ; Stuck at VCC                  ;
; seg_data_3[7]    ; Input ; Info     ; Stuck at GND                  ;
; seg_data_4[7]    ; Input ; Info     ; Stuck at GND                  ;
; seg_data_5[5..0] ; Input ; Info     ; Stuck at GND                  ;
; seg_data_5[7]    ; Input ; Info     ; Stuck at GND                  ;
; seg_data_5[6]    ; Input ; Info     ; Stuck at VCC                  ;
; seg_data_6[7]    ; Input ; Info     ; Stuck at GND                  ;
; seg_data_7[7]    ; Input ; Info     ; Stuck at GND                  ;
+------------------+-------+----------+-------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg_top:seg_bcd_m0|seg_decoder:seg_decoder_m5"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; seg_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "seg_top:seg_bcd_m0|seg_decoder:seg_decoder_m2"                                          ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; seg_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "seg_top:seg_bcd_m0"    ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; seg_bcd[23..20] ; Input ; Info     ; Stuck at VCC ;
; seg_bcd[11..8]  ; Input ; Info     ; Stuck at VCC ;
+-----------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 31                          ;
; cycloneiii_ff         ; 550                         ;
;     CLR               ; 109                         ;
;     CLR SCLR          ; 151                         ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 45                          ;
;     ENA CLR           ; 97                          ;
;     ENA CLR SCLR      ; 102                         ;
;     ENA SCLR          ; 21                          ;
;     ENA SLD           ; 7                           ;
;     SLD               ; 1                           ;
;     plain             ; 16                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 927                         ;
;     arith             ; 252                         ;
;         2 data inputs ; 252                         ;
;     normal            ; 675                         ;
;         1 data inputs ; 32                          ;
;         2 data inputs ; 72                          ;
;         3 data inputs ; 111                         ;
;         4 data inputs ; 460                         ;
; cycloneiii_ram_block  ; 4                           ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.02                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Full Version
    Info: Processing started: Sun Oct 29 20:17:25 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ds1302_test -c ds1302_test
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/uart_top.v
    Info (12023): Found entity 1: uart_top
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/dotpoint.v
    Info (12023): Found entity 1: DotPoint
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/beep.v
    Info (12023): Found entity 1: beep
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/keyvalue.v
    Info (12023): Found entity 1: KeyValue
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/keypress.v
    Info (12023): Found entity 1: KeyPress
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/top.v
    Info (12023): Found entity 1: top
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/seg_top.v
    Info (12023): Found entity 1: seg_top
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/seg_scan.v
    Info (12023): Found entity 1: seg_scan
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/seg_decoder.v
    Info (12023): Found entity 1: seg_decoder
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/spi_master.v
    Info (12023): Found entity 1: spi_master
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/ds1302_test.v
    Info (12023): Found entity 1: ds1302_test
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/ds1302_io.v
    Info (12023): Found entity 1: ds1302_io
Info (12021): Found 1 design units, including 1 entities, in source file /my_file/project_fpga/ds1302/src/ds1302.v
    Info (12023): Found entity 1: ds1302
Info (12127): Elaborating entity "top" for the top level hierarchy
Info (12128): Elaborating entity "seg_top" for hierarchy "seg_top:seg_bcd_m0"
Info (12128): Elaborating entity "seg_decoder" for hierarchy "seg_top:seg_bcd_m0|seg_decoder:seg_decoder_m0"
Info (12128): Elaborating entity "seg_scan" for hierarchy "seg_top:seg_bcd_m0|seg_scan:seg_scan_m0"
Info (12128): Elaborating entity "KeyValue" for hierarchy "KeyValue:keyValue1"
Warning (10230): Verilog HDL assignment warning at keyValue.v(96): truncated value with size 4 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at keyValue.v(108): truncated value with size 4 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at keyValue.v(120): truncated value with size 4 to match size of target (2)
Warning (10230): Verilog HDL assignment warning at keyValue.v(131): truncated value with size 4 to match size of target (2)
Info (12128): Elaborating entity "KeyPress" for hierarchy "KeyValue:keyValue1|KeyPress:u0"
Info (12128): Elaborating entity "beep" for hierarchy "beep:beep_ins1"
Info (12128): Elaborating entity "ds1302_test" for hierarchy "ds1302_test:ds1302_test_m0"
Warning (10036): Verilog HDL or VHDL warning at ds1302_test.v(76): object "clock_en2" assigned a value but never read
Info (12128): Elaborating entity "ds1302" for hierarchy "ds1302_test:ds1302_test_m0|ds1302:ds1302_m0"
Info (10264): Verilog HDL Case Statement information at ds1302.v(79): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at ds1302.v(98): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at ds1302.v(169): all case item expressions in this case statement are onehot
Info (10264): Verilog HDL Case Statement information at ds1302.v(198): all case item expressions in this case statement are onehot
Info (12128): Elaborating entity "ds1302_io" for hierarchy "ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0"
Info (12128): Elaborating entity "spi_master" for hierarchy "ds1302_test:ds1302_test_m0|ds1302:ds1302_m0|ds1302_io:ds1302_io_m0|spi_master:spi_master_m0"
Info (19000): Inferred 1 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "ds1302_test:ds1302_test_m0|WideOr18_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 4
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to ds1302_test.top0.rtl.mif
Info (12130): Elaborated megafunction instantiation "ds1302_test:ds1302_test_m0|altsyncram:WideOr18_rtl_0"
Info (12133): Instantiated megafunction "ds1302_test:ds1302_test_m0|altsyncram:WideOr18_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "4"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "ds1302_test.top0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2dv.tdf
    Info (12023): Found entity 1: altsyncram_2dv
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key1"
    Warning (15610): No output dependent on input pin "key4"
Info (21057): Implemented 1041 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 18 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 1006 logic cells
    Info (21064): Implemented 4 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4956 megabytes
    Info: Processing ended: Sun Oct 29 20:17:35 2023
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:07


