{"text": "Conferences C1D D Gajski N D Dutt and B M Pangrle Silicon Compilation A Tutorial Proceedings of the IEEE Custom Integrated Circuits Conference Rochester NY May 1986 C2N D Dutt and D D Gajski Designer Controlled Behavioral Synthesis Proceedings of the ACM IEEE 26th Design Automation Conference Las Vegas NV June 1989 pp 754 757 C3 N D Dutt and D D Gajski EXEL A Language for Interactive Behavioral Synthesis Proceedings of the IFIP ACM Ninth International Symposium on Computer Hardware Description Languages CHDL 89 Washington DC June 1989 pp 3 17 BEST PAPER AWARD C4N D Dutt LEGEND A Language for Generic Component Library Description Proceedings of the IEEE 199 International Conference on Computer Languages March 199 pp 198 2 7 C5N D Dutt T Hadley and D D Gajski An Intermediate Representation for Behavioral Synthesis Proceedings of the ACM IEEE 27th Design Automation Conference June 199 pp 14 19 C6N D Dutt Generic Component Library Characterization for High Level Synthesis VLSI Design 91 The Fourth CSI IEEE International Symposium on VLSI Design New Delhi India January 1991 pp 5 1 C7 N D Dutt J Cho and T Hadley A User Interface for Behavioral VHDL Modeling Proceedings of the IFIP ACM Tenth International Symposium on Computer Hardware Description Languages CHDL 91 Marseille France April 1991 pp 375 39 BEST PAPER AWARD C8N D Dutt and J R Kipps Bridging High Level Synthesis to RTL Technology Libraries Proceedings of the ACM IEEE 28th Design Automation Conference June 1991 pp 526 529 C9H Wang N D Dutt and A Nicolau Harmonic Scheduling of Linear Recurrences in Digital Filter Design Proceedings of the 1st European Design Automation Conference September 1992 pp 396 4 1 C1 D D Gajski and N D Dutt Benchmarking and the Art of Synthesis Tool Comparison Proceedings IFIP Workshop on Control Dominated Synthesis from a Register Transfer Level Description September 1992 pp 439 453 Invited Paper C11R Ang and N D Dutt Equivalent Design Representations and Transformations for Interactive Rescheduling Proceedings of International Conference on Computer Aided Design ICCAD 92 November 1992 pp 332 335 C12A Capitanio N D Dutt and A Nicolau Partitioned Register Files for VLIWs A Preliminary Analysis of Tradeoffs MICRO 25 The 25th Annual International Symposium on Microarchitecture Portland OR December 1992 C13H Wang N D Dutt and A Nicolau Optimal Scheduling of Recursive Digital Filters with Resource Constraints Proceedings of 1992 International Computer Symposium Taiwan December 1992 C14H Wang N D Dutt and A Nicolau Harmonic Scheduling A Technique for Scheduling Beyond Loop Carried Dependencies Proceedings of VLSI Design 1993 January 1993 pp 198 2 1 C15R Ang and N D Dutt A Representation for the Binding of RT Component Functionality to HDL Behavior Proceedings of the IFIP ACM Eleventh International Conference on Hardware Description Languages CHDL 93 Ottawa Canada April 1993 pp 263 28 C16H Wang N D Dutt A Nicolau and K S Siu High Level Synthesis of Scalable Architectures for IIR Filters Using Multichip Modules Proceedings of the ACM IEEE 3 th Design Automation Conference June 1993 pp 336 342 C17H Wang N D Dutt and A Nicolau MCM Based Architectural Synthesis of IIR Digital Filters Proceedings of the Conference on CAD Graphics 93 Beijing China 1993 C18H Wang N D Dutt and A Nicolau Regular Schedules for Scalable Design of IIR Filters Proceedings of the 2nd European Design Automation Conference September 1993 C19C Ramachandran P K Jha F Kurdahi and N D Dutt Towards More Realistic Physical Design Models for High Level Synthesis Proceedings of ICVC 93 November 1993 C2 N D Dutt and P K Jha RT Component Sets for High Level Design Applications The 1st IEEE Asia Pacific Conference on Hardware Description Languages Standards and Applications Brisbane Australia December 1993 pp 43 54 C21D Kolson N D Dutt and A Nicolau Ultra Fine Grain Template Driven Synthesis Proceedings of VLSI Design 1994 January 1994 pp 25 28 C22P K Jha and N D Dutt Rapid Technology Projection for High Level Synthesis Proceedings of VLSI Design 1994 January 1994 pp 155 158 C23P K Jha C Ramachandran N D Dutt and F Kurdahi An Empirical Study in the Effects of Physical Design in High Level Synthesis Proceedings of VLSI Design 1994 January 1994 pp 11 16 C24R Ang and N D Dutt An Algorithm for the Allocation of Functional Units from Realistic Libraries Proceedings of the Seventh International Symposium on High Level Synthesis HLSS94 May 1994 pp 164 169 C25S Parameswaran P K Jha and N D Dutt Resynthesizing Controllers for Minimum Execution Time The 2nd Asia Pacific Conference on Hardware Description Languages Toyohashi Japan October 1994 C26D Kolson N D Dutt and A Nicolau Minimization of Memory Traffic in High Level Synthesis Proceedings of the 31st ACM IEEE Design Automation Conference June 1994 pp 149 154 C27A Capitanio N D Dutt and A Nicolau Allocation of Multiple Register Files for VLIW Architectures Proceedings of the 1994 International Conference on Parallel Processing August 1994 C28D Kolson A Nicolau and N D Dutt Integrating Program Transformations in the Memory Based Synthesis of Image and Video Algorithms Proceedings of the 1994 International Conference on Computer Aided Design ICCAD 94 November 1994 pp 27 3 C29S Oum F Kurdahi and N D Dutt Comprehensive Lower Bound Estimation from Behavioral Descriptions Proceedings of the 1994 International Conference on Computer Aided Design ICCAD 94 November 1994 pp 182 187 C3 P Conradi and N D Dutt A Compound Information Model for High Level Synthesis Proceedings of the 4th International IFIP 1 5 Working Conference on Electronic Design Automation Frameworks EDAF 94 December 1994 pp 189 198 C31F Onion A Nicolau and N D Dutt Incorporating Compiler Feedback into the Design of ASIPs Proceedings of the 1995 European Design and Test Conference ED TC 1995 March 1995 pp 5 8 513 C32P K Jha and N D Dutt Design Reuse through High Level Library Mapping Proceedings of the 1995 European Design and Test Conference ED TC 1995 March 1995 pp 345 35 C33S Parameswaran P K Jha and N D Dutt Reclocking for High Level Synthesis The First Asia Pacific Design Automation Conference ASPDAC 95 Tokyo Japan August 1995 C34D Kolson A Nicolau N D Dutt and K Kennedy Optimal Register Assignment to Loops for Embedded Code Generation Proceedings of the 1995 International Symposium on System Synthesis September 1995 C35F Kurdahi S Ohm N D Dutt and M Xu A Comprehensive Estimation Technique for High Level Synthesis Proceedings of the 1995 International Symposium on System Synthesis September 1995 pp 122 127 C36P R Panda and N D Dutt The 1995 High Level Synthesis Design Repository Proceedings of the 1995 International Symposium on System Synthesis September 1995 pp 17 174 Invited Paper C37P R Panda and N D Dutt Reducing Address Bus Transitions for Low Power Memory Mapping Proceedings of the 1996 European Design Test Conference ED TC March 1996 C38D Kolson A Nicolau N D Dutt and K Kennedy A Method for Register Allocation to Loops in Multiple Register File Architectures Proceedings of the 1996 International Conference on Parallel Processing IPPS 96 April 1996 C39T Hironaka A Halambi A Nicolau and N D Dutt Speculative Execution by Compiler Supported Hardware Branch Prediction Proceedings of 1996 IPSJ ARC Proceedings of CPSY 96 Ritsumeikan Japan May 1996 C4 P R Panda and N D Dutt Low Power Mapping of Behavioral Arrays to Multiple Memories Proceedings of the 1996 International Symposium on Low Power Electronics and Design August 1996 C41P R Panda N D Dutt and A Nicolau Memory Organization for Improved Data Cache Performance in Embedded Processors Proceedings of the 1996 International Symposium on System Synthesis November 1996 C42P R Panda and N D Dutt Behavioral Array Mapping into Multiport Memories Targeting Low Power Proceedings of VLSI Design 1997 January 1997 C43P K Jha and N D Dutt Library Mapping for Memories Proceedings of the 1997 European Design and Test Conference ED TC 1997 March 1997 C44P R Panda N D Dutt and A Nicolau Efficient Utilization of Scratch Pad Memory in Embedded Processor Applications Proceedings of the 1997 European Design and Test Conference ED TC 1997 March 1997 C45P Panda H Nakamura N D Dutt and A Nicolau Improving Cache Performance through Tiling and Data Alignment Proceedings of the 4th International Symposium on Solving Irregularly Structured Problems in Parallel June 11 13 1997 Invited Paper C46P R Panda N D Dutt and A Nicolau Architectural Exploration and Optimization of Local Memory in Embedded Systems Proceedings of the 1997 International Symposium on System Synthesis ISSS 97 September 1997 C47N D Dutt Memory Organization and Exploration for Embedded Systems on Silicon Proceedings of the 1997 International Conference on VLSI and CAD ICVC 97 October 1997 Invited Paper C48P R Panda H Nakamura N D Dutt and A Nicolau Data Alignment for Improved Data Cache Performance Proceedings of the International Conference on Computer Design Austin TX October 1997 C49N D Dutt S Malik L Augusteijn B Fu A Nicolau and C Polychronopoulos If Software is King for Systems on Silicon What s New in Compilers Proceedings of the International Conference on Computer Design Austin TX October 1997 C5 P R Panda N D Dutt and A Nicolau Exploiting Off Chip Memory Access Modes in High Level Synthesis Proceedings of the 1997 International Conference on Computer Aided Design ICCAD 97 November 1997 C51P R Panda N D Dutt and A Nicolau Data Cache Sizing for Embedded Processor Applications Proceedings of the 1998 Design Automation and Test in Europe Conference DATE 98 February 1998 C52P Gr n F Balasa and N D Dutt Memory Size Estimation for Multimedia Applications Proceedings of the 6th International Workshop on Hardware Software Co Design CODES CASHE 98 Seattle WA March 15 18 1998 C53D Kolson A Nicolau and N D Dutt Copy Elimination for Parallelizing Compilers Proceedings of LCPC 98 The 11th International Workshop on Languages and Compilers for Parallel Computing August 1998 C54A Khare P R Panda N D Dutt and A Nicolau High Level Synthesis with Synchronous DRAMs Proceedings of SASIMI 98 The Eighth Workshop on Synthesis and System Integration of Mixed Technologies October 1998 C55N D Dutt and A Nicolau Supporting Architectural Exploration of Embedded Systems on Chip through Software Toolkit Generation Proceedings of SASIMI 98 The Eighth Workshop on Synthesis and System Integration of Mixed Technologies October 1998 Invited Paper C56A Halambi P Gr n V Ganesh A Khare N D Dutt and A Nicolau EXPRESSION A Language for Architectural Exploration through Compiler Simulator Retargetability Proceedings of the 1999 Design Automation and Test in Europe Conference DATE 99 March 1999 C57A Khare N Savoiu A Halambi P Gr n N D Dutt and A Nicolau V SAT A Visual Specification and Analysis Tool for System on Chip Exploration Proceedings of the 1999 Digital System Workshop Euromicro 99 September 1999 C58H Tomiyama A Halambi P Gr n N D Dutt and A Nicolau Architectural Description Languages for Systems on Chip Design Proceedings of the 1999 Asia Pacific Conference on Chip Design Languages APChDL 99 October 1999 C59A Halambi H Tomiyama P Gr n N D Dutt and A Nicolau Automatic Software Toolkit Generation for Embedded Systems on Chip Proceedings of the 1999 International Conference on VLSI and CAD ICVC 99 October 1999 Invited Paper C6 H Tomiyama A Halambi P Gr n N D Dutt and A Nicolau Modeling and Verification of Processor Pipelines in SOC Design Exploration Proceedings of the IEEE International High Level Design Validationa and Test Workshop HLDVT 99 November 1999 C61P Gr n A Halambi N D Dutt and A Nicolau RTGEN An Algorithm for Automatic Generation of Reservation Tables from Architectural Descriptions Proceedings of the 1999 International Symposium on System Synthesis ISSS 99 November 1999 C62F Catthoor N Dutt and C Kozyrakis Hot Topic Session How to Solve the Current Memory Access and Data Transfer Bottlenecks at the Processor Architecture or at the Compiler Level Proceedings of the 2 Design Automation and Test in Europe Conference DATE 2 March 2 Invited Paper C63A Halambi R Cornea P Grun N Dutt and A Nicolau Architecture Exploration of Parameterizable EPIC SOC Architectures Proceedings of the 2 Design Automation and Test in Europe Conference DATE 2 March 2 Poster Paper C64A Datta S Choudhury A Basu H Tomiyama and N Dutt Task Layout Generation to Minimize Cache Miss Penalty for Preemptive Real Time Tasks An ILP Approach Proc of 9th Workshop on Synthesis and System Integration of Mixed Technologies SASIMI 2 pp 2 2 2 8 Kyoto Japan April 2 C65H Tomiyama and N Dutt Program Path Analysis to Bound Cache Related Preemption Delay in Preemptive Real Time Systems Proc of the 8th International Workshop on Hardware Software Codesign CODES2 pp 67 71 San Diego CA USA May 2 C66P Grun N Dutt and A Nicolau Memory aware compilation through accurate timing extraction Proceedings of the 37th Design Automation Conference DAC 2 June 2 C67L Nachtergaele V Tiwari and N Dutt System and Architecture level Power Reduction of Microprocessor based Communication and Multi media Applications embedded tutorial in Proceedings of the International Conference on Computer Aided Design 2 ICCAD 2 November 2 C68P Grun N Dutt and A Nicolau MIST An Algorithm for Memory Miss Traffic Management Proceedings of the International Conference on Computer Aided Design 2 ICCAD 2 November 2 C69H Tomiyama T Yoshino and N Dutt Verification of In Order Execution in Processor Pipelines Proceedings of the IEEE International High Level Design Validation and Test Workshop HLDVT November 2 C7 P Mishra P Grun N Dutt and A Nicolau Processor Memory Co Exploration Proceedings of the VLSI Design 2 1 Conference January 2 1 C71A Datta S Choudhury A Basu H Tomiyama and N Dutt Satisfying Timing Constraints of Preemptive Real Time Tasks through Task Layout Techniques Proceedings of the VLSI Design 2 1 Conference January 2 1 C72N Dutt A Nicolau H Tomiyama and A Halambi New Directions in Compiler Technology for Embedded Systems Proc Asia and South Pacific Design Automation Conference ASP DAC 2 1 Yokohama Japan January 2 1 C73A Azevedo R Cornea I Issenin R Gupta A Nicolau and N Dutt Architectural and Compiler Strategies for Dynamic Power Management in the COPPER Project Proceedings of the IWIA January 2 1 C74P Grun N Dutt and A Nicolau Access Pattern based Local Memory Customization for Low Power Embedded Systems Proceedings of the 2 1 Design Automation and Test in Europe Conference DATE 2 1 March 2 1 C75S Gupta N Savoiu S Kim N D Dutt R K Gupta and A Nicolau Speculation Techniques for High Level Synthesis of Control Intensive Designs Proceedings of the 38th DAC June 2 1 C76M Mamidipaka D Hirschberg N D Dutt Low Power Address Encoding using Self Organizing Lists Proceedings of ISLPED 1 August 2 1 C77P Grun N Dutt and A Nicolau APEX Access Pattern Based Memory Exploration Proceedings of the 2 1 International Symposium on System Synthesis ISSS 2 1 pp 25 32 October 2 1 C78S Gupta N Savoiu N D Dutt R K Gupta and A Nicolau Conditional Speculation and its Effects on Performance and Area for High Level Synthesis Proceedings of the 2 1 International Symposium on System Synthesis ISSS 2 1 pp 171 176 October 2 1 C79P Mishra J Astrom N D Dutt A Nicolau Functional Abstraction Driven Design Space Exploration of Heterogeneous Programmable Architectures Proceedings of the 2 1 International Symposium on System Synthesis ISSS 2 1 pp 256 261 October 2 1 C8 P Mishra F Rousseau N Dutt A Nicolau Architecture Description Language Driven Design Space Exploration in the Presence of Coprocessors Proceedings of the 1 th Workshop on Synthesis and System Integration of Mixed Technologies SASIMI 2 1 October 2 1 C81P Mishra N Dutt A Nicolau Automatic Validation of Pipeline Specifications Proceedings of the IEEE International High Level Design Validation and Test Workshop HLDVT 1 pp 9 13 November 2 1 C82P Mishra H Tomiyama A Halambi P Grun N Dutt A Nicolau Automatic Modeling and Validation of Pipeline Specifications driven by an Architecture Description Language Proceedings of ASPDAC 2 2 VLSI Design 2 2 pp 458 463 January 2 2 C83 P Mishra H Tomiyama N D Dutt and A Nicolau Automatic Verification of In order Execution in Microprocessors with Fragmented Pipeleines and Multicycle Functional Units Proceedings of the 2 2 Design Automation and Test in Europe Conference DATE 2 2 pp 36 43 March 2 2 C84 A Azevedo I Issenin R Cornea R Gupta N Dutt A Veidenbaum and A Nicolau Profile based Dynamic Voltage Scheduling using Program Checkpoints Proceedings of the 2 2 Design Automation and Test in Europe Conference DATE 2 2 pp 168 175 March 2 2 C85 A Halambi A Shrivastava P Biswas N Dutt and A Nicolau An Efficient Compiler Technique for Code Size Reduction using Reduced Bit width ISAs Proceedings of the 2 2 Design Automation and Test in Europe Conference DATE 2 2 pp 4 2 4 8 March 2 2 C86 P Gr n N Dutt and A Nicolau Memory System Connectivity Exploration Proceedings of the 2 2 Design Automation and Test in Europe Conference DATE 2 2 pp 894 9 1 March 2 2 C87 S Gupta N Savoiu N D Dutt R K Gupta A Nicolau T Kam M Kishinevsky S Rotem Coordinated Transformations For High Level Synthesis Of High Performance Microprocessor Blocks Proceedings of the 39th DAC June 2 2 pp 898 9 3 C88 A Halambi A Shrivastava P Biswas N Dutt and A Nicolau A Design Space Exploration Framework for Reduced Bit width Instruction Set Architecture rISA Design Proceedings of the 2 2 International Symposium on System Synthesis ISSS 2 2 pp 12 125 Kyoto Japan October 2 2 C89 M Mamidipaka N Dutt and D Hirschberg Efficient Power Reduction Techniques for Time Multiplexed Address Buses Proceedings of the 2 2 International Symposium on System Synthesis ISSS 2 2 pp 2 7 212 Kyoto Japan October 2 2 C9 S Gupta N Savoiu N D Dutt R K Gupta and A Nicolau Dynamic Common Sub Expression Elimination during Scheduling in High Level Synthesis Proceedings of the 2 2 International Symposium on System Synthesis ISSS 2 2 pp 261 266 Kyoto Japan October 2 2 C91 P Mishra and N Dutt Automatic Functional Test Program Generation for Pipelined Processors using Model Checking Proceedings of the High Level Design Validation and Test HLDVT Cannes France pp 99 1 3 October 2 2 C92 J Lee K Choi and N D Dutt Mapping Loops on Coarse Grain Reconfigurable Architectures using Memory Operation Sharing Proceedings of the 1st Workshop on Application Specific Processors WASP 1 Istanbul Turkey November 2 2 C93 J Lee K Choi and N D Dutt Efficient Instruction Encoding for Automatic Instruction Set Design of Configurable ASIPs Proceedings of the International Conference on Computer Aided Design 2 2 ICCAD 2 2 pp 649 654 November 2 2 C94 P R Panda and N D Dutt Memory Architecture Exploration for Embedded Systems Proceedings of the 9th International Conference on High Performance Computing HiPC 2 December 2 2 C95 M Mamidipaka K Khouri and N D Dutt A Methodology for Accurate Modeling of Energy Dissipation in Array Structures Proceedings of VLSI Design 2 3 January 2 3 C96 S Gupta N D Dutt R Gupta and A Nicolau SPARK A High Level Synthesis Framework for Applying Parallelizing Compiler Transformations Proceedings of VLSI Design 2 3 January 2 3 BEST PAPER AWARD C97 M Mamidipaka and N D Dutt On chip Stack based Memory Organization for Low Power Embedded Architectures Proceedings of the 2 3 Conference on Design Automation and Test in Europe DATE 2 3 Germany 2 3 C98 S Gupta N D Dutt R Gupta and A Nicolau Dynamic Conditional Branch Balancing during the High Level Synthesis of Control Intensive Design Proceedings of the 2 3 Conference on Design Automation and Test in Europe DATE 2 3 March 2 3 C99 R Cornea N D Dutt R K Gupta I Kr ger A Nicolau D Schmidt S K Shukla FORGE A Framework for Optimization of Distributed Embedded Systems Software Proceedings of the 17th IEEE ACM International Parallel and Distributed Processing Symposium IPDPS 2 3 2 8 C1 M Reshadi P Mishra and N D Dutt Instruction Set Compiled Simulation A Technique for Fast and Flexible Instruction Set Simulation Proceedings of Design Automation Conference 2 3 DAC 2 3 pages xx yy Anaheim USA June 2 3 C1 1 J Lee K Choi and N D Dutt An Algorithm For Mapping Loops Onto Coarse Grained Reconfigurable Architectures Proceedings of the ACM 2 3 Languages Compilers and Tools for Embedded Systems LCTES 3 pp 183 188 San Diego USA June 2 3 C1 2 P Mishra A Kejariwal and N D Dutt Rapid Exploration of Pipelined Processors through Automatic Generation of RTL Models Proceedings of the IEEE 2 3 Rapid Systems Prototyping Workshop RSP 2 3 pp 226 232 San Diego USA June 2 3 C1 3 J Lee K Choi and N D Dutt Evaluating Memory Architectures for Media Applications on Coarse Grained Reconfigurable Architectures Proceedings of IEEE 14th International Conference on Application specific Systems Architectures and Processors ASAP 2 3 The Hague Holland June 2 3 C1 4 J Lee K Choi and N D Dutt Energy Efficient Instruction Set Synthesis for Application Specific Processors Proceedings of the International Symposium on Low Power Electronics and Design ISLPED 2 3 Seoul Korea pp 33 333 August 2 3 C1 5 P Mishra and N D Dutt A Framework for Validation of Programmable Embedded Systems driven by an Architecture Description Language Proceedings of the 4th IEEE International Workshop on Microprocessor Testing and Verification MTV 2 3 Austin TX June 2 3 C1 6 M Reshadi N Bansal P Mishra and N D Dutt An Efficient Retargetable Framework for Instruction Set Simulation Proceedings of the International Symposium on Hardware Software Codesign and System Synthesis CODES ISSS pp 13 18 Newport Beach California USA October 1 3 2 3 BEST PAPER AWARD C1 7 M Luthra S Gupta N D Dutt R K Gupta A Nicolau Interface Synthesis using Memory Mapping for an FPGA Platform International Conference on Computer Design ICCD October 2 3 C1 8 M Reshadi and N D Dutt Reducing Compilation Time Overhead in Compiled Simulators International Conference on Computer Design ICCD October 2 3 C1 9 P Biswas and N D Dutt Reducing Code Size for Heterogeneous Connectivity Based VLIW DSPs through Synthesis of Instruction Set Extensions Proc Of the 2 3 International Conference on Compilers Architectures and Synthesis for Embedded Systems CASES 2 3 Oct 3 Nov 1 2 3 San Jose CA C11 S Mohapatra R Cornea N D Dutt A Nicolau and N Venkatasubramanian Integrated Power Management for Video Streaming to Mobile Handheld Devices ACM Multimedia 3 Systems Track ACM SIGMM 3 Berkeley CA 2 8 November 2 3 C111 M Mamidipaka K Khouri N D Dutt and M Abadir IDAP A Tool for High Level Power Estimation of Custom Array Structures Proc of Int l Conference on Computer Aided Design ICCAD San Jose CA November 2 3 C112 S Gupta M Luthra N D Dutt R K Gupta A Nicolau Hardware and Interface Synthesis of FPGA Blocks using Parallelizing Code Transformations International Conference on Parallel and Distributed Computing and Systems November 2 3 Invited Talk C113 M Buss T Givargis and N D Dutt Exploring Efficient Operating Points for Voltage Scaled Embedded Processor Cores Proceedings of the 24th IEEE International Real Time Systems Symposium RTSS 2 3 December 3 5 2 3 Cancun Mexico C114 P Mishra A Kejariwal and N D Dutt Synthesis driven Exploration of Pipelined Embedded Processors Proceedings of the 2 4 International Conference on VLSI Design Mumbai India January 5 9 2 4 C115 A Shrivastava and N D Dutt Energy Efficient Code Generation Exploiting Reduced Bit width Instruction Set Architectures Proceedings of ASPDAC 2 4 January 2 4 C116 S Gupta N D Dutt R Gupta and A Nicolau Loop Shifting and Compaction for the High Level Synthesis of Designs with Complex Control Flow Proceedings of the 2 4 Conference on Design Automation and Test in Europe DATE 2 4 February 2 4 C117 P Mishra and N D Dutt Graph Based Functional Test Program Generation for Pipelined Processors Proceedings of the 2 4 Conference on Design Automation and Test in Europe DATE 2 4 February 2 4 C118 I Issenin E Brockmeyer M Miranda and N D Dutt Data Reuse Analysis Techniques for Software Controlled Memory Hierarchies Proceedings of the 2 4 Conference on Design Automation and Test in Europe DATE 2 4 February 2 4 C119 A Gordon Ross F Vahid and N D Dutt Automatic Tuning of Two Level Caches to Embedded Applications Proceedings of the 2 4 Conference on Design Automation and Test in Europe DATE 2 4 February 2 4 C12 N Bansal S Gupta N D Dutt R Gupta and A Nicolau Towards Network Topology Exploraiton of Mesh Based Coarse Grained Reconfigurable Architectures Proceedings of the 2 4 Conference on Design Automation and Test in Europe DATE 2 4 February 2 4 C121 H van Antwerpen N D Dutt R Gupta S Mohapatra C Pereira N Venkatasubramanian and R von Vignau Energy Aware System Design for Wireless Multimedia Proceedings of the 2 4 Conference on Design Automation and Test in Europe DATE 2 4 February 2 4 C122 S Banerjee and N D Dutt FIFO Power Optimization for On Chip Networks Proceedings of the International Great Lakes VLSI Conference GLVLSI 2 4 Boston April 2 4 C123 S Pasricha N D Dutt and M Ben Romdhane Extending the Transaction Level Modeling Approach for Fast Communication Architecture Exploration Proceedings of the Design Automation Conference 2 4 DAC 2 4 San Diego CA June 2 4 C124 P Biswas L Pozzi K Atasu V Choudhary P Ienne and N D Dutt Introduction of Local Memory Elements in Instruction Set Extensions Proceedings of the Design Automation Conference 2 4 DAC 2 4 San Diego CA June 2 4 C125 A Kejariwal S Gupta N D Dutt R Gupta and A Nicolau Proxy based Partitioning of Watermarking Algorithms for Reducing Energy Consumption in Mobile Devices Proceedings of the Design Automation Conference 2 4 DAC 2 4 San Diego CA June 2 4 C126 N Bansal S Gupta N D Dutt R Gupta and A Nicolau Interconnect Aware Mapping of Applications to Coarse Grained Reconfigurable Architectures Proceedings of the 2 4 Conference on Field Programmable Logic FPL 2 4 August 2 4 C127 N Dutt and P Mishra Functional Validation of Processors Proceedings of the 2 4 EuroMicro Digital System Design Conference DSD 2 4 August 2 4 Invited Keynote Paper C128 S Pasricha N Dutt M Ben Romdhane Fast Exploration of Bus based On chip Communication Architectures Proceedings of the International Symposium on Hardware Software Codesign and System Synthesis CODES ISSS 2 4 Sep 8 1 2 4 C129 M Mamidipaka K Khouri N Dutt and M Abadir Analytical Models for Leakage Power Estimation of Memory Array Structures Proceedings of the International Symposium on Hardware Software Codesign and System Synthesis CODES ISSS 2 4 Sep 8 1 2 4 C13 S Banerjee and N Dutt Efficient search space exploration for HW SW Partitioning Proceedings of the International Symposium on Hardware Software Codesign and System Synthesis CODES ISSS 2 4 Sep 8 1 2 4 C131 A Shrivastava E Earlie N Dutt A Nicolau Operation Tables for Scheduling in the presence of Incomplete Bypassing Proceedings of the International Symposium on Hardware Software Codesign and System Synthesis CODES ISSS 2 4 Sep 8 1 2 4 C132 P Mishra N Dutt and Y Kashai Functional Verification of Pipelined Processors A Case Study Proceedings of the 5th IEEE International Workshop on Microprocessor Testing and Verification MTV 2 4 Austin TX Sep 9 1 2 4 C133 J Seo and N D Dutt A Generalized Technique for Energy efficient Operating Voltage Set up in Dynamic Voltage Scaled Processors Proceedings of ASPDAC 2 5 January 2 5 C134 S Pasricha N D Dutt and M Ben Romdhane Automated Throughput Driven Synthesis of Bus Based Communication Architectures Proceedings of ASPDAC 2 5 January 2 5 C135 A Shrivastava E Earlie N Dutt A Nicolau PBExplore A Framework for Compiler in the Loop Exploration of Partial Bypassing in Embedded Processors Proceedings of the 2 5 Conference on Design Automation and Test in Europe DATE 2 5 March 2 5 C136 Partha Biswas Sudarshan Banerjee Nikil Dutt Laura Pozzi and Paolo Ienne ISEGEN Generation of High Quality Instruction Set Extensions by Iterative Improvement Proceedings of the 2 5 Conference on Design Automation and Test in Europe DATE 2 5 March 2 5 C137 P Mishra and N D Dutt Functional Coverage Driven Test Generation for Validation of Pipelined Processors Proceedings of the 2 5 Conference on Design Automation and Test in Europe DATE 2 5 March 2 5 C138 I Issenin and N D Dutt FORAY GEN Automatic Generation of Affine Functions for Memory Optimizations Proceedings of the 2 5 Conference on Design Automation and Test in Europe DATE 2 5 March 2 5 C139 M Reshadi and N D Dutt Generic Pipelined Processor Modeling and High Performance Cycle Accurate Simulator Generation Proceedings of the 2 5 Conference on Design Automation and Test in Europe DATE 2 5 March 2 5 C14 S Mohapatra R Cornea H Oh K Lee M Kim N Dutt R Gupta A Nicolau S Shukla N Venkatasubramanian A Cross Layer Approach for Power Performance Optimization in Distributed Mobile Systems Proceedings of the 19th IEEE ACM International Parallel and Distributed Processing Symposium IPDPS 2 5 April 2 5 C141 A Gordon Ross F Vahid and N D Dutt A First Look at the Interplay of Code Reordering and Configurable Caches Proceedings of the IEEE ACM 2 5 Great Lakes Symposium on VLSI GLSVLSI 2 5 April 2 5 C142 M Kim H Oh N Dutt A Nicolau N Venkatasubramanian Probability based Power Aware Error Resilient Coding Proceedings of the First International Workshop on Services and Infrastructures for the Ubiquitous and Mobile Internet SIUMI 5 June 2 5 C143 S Pasricha N D Dutt E Bozorgzadeh and M Ben Romdhane Floorplan aware Automated Synthesis of Bus based Communication Architectures Proceedings of the Design Automation Conference 2 5 DAC 2 5 Anaheim CA June 2 5 BEST PAPER AWARD NOMINATION C144 S Banerjee E Bozorgzadeh and N D Dutt Physically aware HW SW Partitioning for Reconfigurable Architectures with Partial Dynamic Reconfiguration Proceedings of the Design Automation Conference 2 5 DAC 2 5 Anaheim CA June 2 5 C145 K Lee N Dutt and N Venkatasubramanian An Experimental Study on Energy Consumption of Video Encryption for Mobile Handheld Devices IEEE International Conference on Multimedia Expo ICME 2 5 Amsterdam The Netherlands July 2 5 C146 S Pasricha N D Dutt and M Ben Romdhane Using TLM for Exploring Bus based SoC Communication Architectures Proceedings of IEEE 16th International Conference on Application specific Systems Architectures and Processors ASAP 2 5 Greece July 2 5 C147 A Gordon Ross F Vahid and N D Dutt Fast Configurable Cache Tuning with a Unified Second Level Cache Proceedings of the International Symposium on Low Power Electronics and Design ISLPED 2 5 San Diego CA August 2 5 C148 A Shrivastava E Earlie N Dutt A Nicolau Aggregating Processor Free Time for Energy Reduction Proceedings of the International Symposium on Hardware Software Codesign and System Synthesis CODES ISSS 2 5 September 2 5 C149 H Oh S Ha and N Dutt Shift Buffering Technique for Automatic Code Synthesis from Synchronous Dataflow Graphs Proceedings of the International Symposium on Hardware Software Codesign and System Synthesis CODES ISSS 2 5 September 2 5 C15 A Kejariwal S Gupta A Nicolau N Dutt and R Gupta Energy Analysis of Multimedia Watermarking on Mobile Handheld Devices Proceedings of the IEEE 2 5 3rd Workshop on Embedded Systems for Real Time Multimedia ESTIMEDIA 2 5 New York September 2 5 C151 A Shrivastava I Issenin and N D Dutt Compilation Techniques for Energy Reduction In Horizontally Partitioned Cache Architectures Proc Of the 2 5 International Conference on Compilers Architectures and Synthesis for Embedded Systems CASES 2 5 San Francisco CA September 2 5 C152 H Oh N Dutt and S Ha Single Appearance Schedule with Dynamic Loop Count for Minimum Data Buffer from Synchronous Dataflow Graphs Proc Of the 2 5 International Conference on Compilers Architectures and Synthesis for Embedded Systems CASES 2 5 San Francisco CA September 2 5 Workshops W1N D Dutt A Language for Designer Controlled Behavioral Synthesis 1989 ACM IEEE Physical Design Workshop Long Beach CA May 2 1989 Invitation only workshop W2N D Dutt Annotated Textual State Tables An Intermediate Representation for Synthesis IEEE Design Automation Workshop Scottsdale AZ Jan 22 199 Invitation only workshop W3N D Dutt and J R Kipps Bridging High Level Synthesis to RTL Technology Libraries ACM IEEE Fifth International Workshop on High Level Synthesis Buehlerhoehe Germany March 1991 Refereed by Program Committee W4P K Jha and N D Dutt Rapid Estimation for Parameterized Components in High Level Synthesis ACM IEEE Sixth International Workshop on High Level Synthesis Dana Point CA November 1992 Refereed by Program Committee W5P K Jha and N D Dutt Generic Component Sets and Rapid Technology Projection for High Level Design Applications The 4th ACM IEEE Physical Design Workshop Lake Arrowhead CA April 1993 Refereed by Program Committee W6C Ramachandran P K Jha F Kurdahi and N D Dutt The Effects of Variations in Component Styles and Shapes on Functional Synthesis Proceedings of The International IFIP Workshop on Logic and Architecture Synthesis Grenoble France December 1993 Refereed by Program Committee W7N D Dutt High Level Synthesis for Real Architectures An Academic HLS View 1994 IEEE Winter VLSI Workshop La Jolla CA April 1994 Invited talk W8S Novack A Nicolau and N D Dutt A Unified Code Generation Approach Using Mutation Scheduling First Workshop on Code Generation for Embedded Processors Schloss Dagstuhl Germany August 1994 Invited talk and paper W9D Kolson A Nicolau and N D Dutt Register Allocation for Embedded Processors with Non Uniform Register Files Second Workshop on Code Generation for Embedded Processors Belgium March 1996 Invited talk W1 N D Dutt Software Synthesis for Embedded Systems What s new 1996 Dagstuhl workshop on Design Automation for Embedded Systems Schloss Dagstuhl Germany April 1996 Invited talk W11N D Dutt Position Statement at the National Science Foundation Workshop on Future Research Directions in CAD for Electronic Systems Putting the D Back in CAD Seattle WA May 13 14 1996 W12A Halambi A Nicolau and N D Dutt Retaining Semantic Information for Improved Code Generation Third Workshop on Code Generation for Embedded Processors Haus Bommerholz Witten Germany March 1998 Invited talk W13P Gr n A Nicolau N D Dutt Automatic Generation of a Software Toolkit from EXPRESSION Fourth Workshop on Software and Compilers for Embedded Systems St Goar Germany August 1999 Invited talk W14A Halambi N D Dutt and A Nicolau Customizing Software Toolkits for Embedded System On Chip International IFIP Workshop on Distributed and Parallel Embedded Systems DIPES2 Paderborn University Germany October 2 Refereed by Program Committee W15P Grun N D Dutt and A Nicolau Aggressive Memory Aware Compilation The 2nd Workshop on Intelligent Memory Systems In conjunction with ASPLOS IX Boston Massachusetts November 12 2 Reviewed by Program Committee W16A Halambi A Shrivastava N D Dutt and A Nicolau A Customizable Compiler Framework for Embedded Systems Fifth Workshop on Software and Compilers for Embedded Systems SCOPES 2 1 St Goar Germany March 2 1 Reviewed by Program Committee W17 P Mishra F Rousseau N D Dutt and A Nicolau Architecture Description Language Driven Design Space Exploration in the Presence of Coprocessors Proceedings of the 1 th SASIMI 2 1 October 2 1 Refereed by Program Committee W18 P Mishra N Krishnamurthy N Dutt and M Abadir A Property Checking Approach to Microprocessor Verification using Symbolic Simulation Microprocessor Test and Verification MTV Austin Texas June 2 2 Refereed by Program Committee W19 R Cornea S Mohapatra N D Dutt R K Gupta I Kreuger A Nicolau D Schmidt S K Shukla and N Venkatasubramanian A Model Based Approach to System Specification for Distributed Real time and Embedded Systems 9th IEEE Real time Embedded Technology and Applications Symposium Workshop on Model Driven Embedded Systems RTAS 2 3 Washington D C May 2 3 Refereed by Program Committee W2 S Mohapatra R Cornea N D Dutt A Nicolau and N Venkatasubramanian Power Aware Multimedia Streaming in Heterogenous Multi User Environments IFIP IEEE International Workshop on Concurrent Information Processing and Computing CIPC 2 3 Sinaia Romania July 2 3 Refereed by Program Committee W21 R Cornea N D Dutt R Gupta S Mohapatra A Nicolau C Pereira S Shukla and N Venkatasubramanian ServiceFORGE A Software Architecture for Power and Quality Aware Services International Workshop on Service Based Software Engineering co located with Formal Methods in Europe FME Pisa Italy September 2 3 Refereed by Program Committee W22 S Pasricha S Mohapatra M Luthra N D Dutt and N Venkatasubramanian Reducing Backlight Power Consumption for Streaming Video Applications on Mobile Handheld Devices First Workshop on Embedded Systems for Real Time Multimedia Newport Beach CA October 3 4 2 3 Refereed by Program Committee W23 H Tomiyama H Takada and N D Dutt Data Organization Exploration for Low Energy Address Buses First Workshop on Embedded Systems for Real Time Multimedia Newport Beach CA October 3 4 2 3 Refereed by Program Committee W24 N Bansal S Gupta N D Dutt and A Nicolau Analysis of Coarse Grain Reconfigurable Architectures with Different Processing Element Configurations Second Workshop on Application Specific Processors WASP 3 San Diego CA Dec 2 3 Refereed by Program Committee W25 R Cornea S Mohapatra N D Dutt A Nicolau and N Venkatasubramanian Managing Cross Layer Constraints for Interactive Mobile Multimedia Workshop on Constraint aware Embedded Software Cancun December 2 3 Refereed by Program Committee W26 P Biswas S Banerjee N Dutt L Pozzi and P Ienne Fast Automated Generation of High Quality Instruction Set Extensions for Processor Customization Third Workshop on Application Specific Processors WASP 4 Stockholm Sweden September 2 4 Refereed by Program Committee Home Projects Publications News Events People Sponsors Downloads Links Join ACES About Us Please e mail your comments and suggestions to Sudeep Pasricha sudeep ics uci edu Copyright 1997 2 4 ACES UCI All rights reserved Free counter ", "_id": "http://www.ics.uci.edu/~aces/conferences.htm", "title": "conferences", "html": "<html>\r\n\r\n<head>\r\n<meta http-equiv=\"Content-Type\" content=\"text/html; charset=windows-1252\">\r\n<title>Conferences</title>\r\n<meta name=\"GENERATOR\" content=\"Microsoft FrontPage 5.0\">\r\n<meta name=\"ProgId\" content=\"FrontPage.Editor.Document\">\r\n<meta name=\"Microsoft Theme\" content=\"none, default\">\r\n<meta name=\"Microsoft Border\" content=\"none, default\">\r\n</head>\r\n\r\n<body>\r\n\r\n<div align=\"left\" style=\"width: 695; height: 117\">\r\n\r\n<div align=\"left\">\r\n<table border=\"1\" cellspacing=\"1\" style=\"border-collapse: collapse; border: 1px solid #000080\" bordercolor=\"#111111\" width=\"701\" id=\"AutoNumber6\">\r\n  <tr>\r\n    <td width=\"699\">\r\n    <img border=\"0\" src=\"images/Architectures.jpg\" width=\"695\" height=\"67\"></td>\r\n  </tr>\r\n</table>\r\n</div>\r\n\r\n<div align=\"left\" style=\"width: 717; height: 44\">\r\n  <!--webbot CLIENTSIDE \r\nbot=\"Ws4FpEx\" MODULEID=\"'navbars (Project)\\bar1_off.xws'\" PREVIEW=\"&lt;img src='images/navbar/bar1.gif?0F40C860' editor='Webstyle4' border='0'&gt;\" startspan  --><script src=\"xaramenu.js\"></script><script Webstyle4 src=\"images/navbar/bar1.js\"></script><noscript><img src=\"images/navbar/bar1.gif?0F40C860\" editor=\"Webstyle4\"></noscript><!--webbot \r\nbot=\"Ws4FpEx\" endspan  --></div>\r\n\r\n</div>\r\n\r\n<table border=\"2\" cellpadding=\"4\" cellspacing=\"4\" style=\"border:1px solid #000080; border-collapse: collapse\" width=\"701\" id=\"AutoNumber3\">\r\n  <tr>\r\n    <td width=\"100%\" bgcolor=\"#000080\">\r\n    <p align=\"center\">\r\n    <b><font size=\"2\" face=\"Arial\" color=\"#FFCC00\">Conferences</font></b></tr>\r\n  <tr>\r\n    <td width=\"100%\">\r\n    <table border=\"0\" cellpadding=\"0\" cellspacing=\"0\" style=\"border-collapse: collapse\" bordercolor=\"#111111\" width=\"100%\" id=\"AutoNumber7\">\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C1</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">D.D. \r\n    Gajski, N.D. Dutt and B.M. Pangrle, \ufffdSilicon Compilation: A Tutorial<i>,\ufffd \r\n    Proceedings of the IEEE Custom Integrated Circuits Conference</i>, \r\n    Rochester, NY, May 1986. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C2</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\" style=\"font-size: 9pt\">N.D. \r\n    Dutt and D.D. Gajski, \ufffdDesigner Controlled Behavioral Synthesis<i>,\ufffd \r\n    Proceedings of the ACM/IEEE 26th Design Automation Conference</i>, Las \r\n    Vegas, NV, June 1989, pp. 754-757.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C3</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">\r\n    N.D. Dutt and D.D. Gajski, \ufffdEXEL: A Language for Interactive Behavioral \r\n    Synthesis<i>,\ufffd Proceedings of the IFIP/ACM Ninth International Symposium on \r\n    Computer Hardware Description Languages (CHDL 89), </i>Washington DC, \r\n    June&nbsp;1989, pp. 3-17. </span><b><span style=\"font-size: 9pt\">BEST PAPER \r\n        AWARD</span></b></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C4</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\" style=\"font-size: 9pt\">N.D. \r\n    Dutt, \ufffdLEGEND: A Language for Generic Component Library Description<i>,\ufffd \r\n    Proceedings of the IEEE 1990 International Conference on Computer Languages</i>, \r\n        March 1990, pp. 198-207.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C5</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\" style=\"font-size: 9pt\">N.D. \r\n    Dutt, T. Hadley and D.D. Gajski, \ufffdAn Intermediate Representation for \r\n    Behavioral Synthesis,\ufffd <i>Proceedings of the ACM/IEEE 27th Design Automation \r\n    Conference</i>, June 1990, pp. 14-19.&nbsp; </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C6</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt, \r\n    \ufffdGeneric Component Library Characterization for High Level Synthesis,\ufffd <i>\r\n    VLSI Design 91, The Fourth CSI/IEEE International Symposium on VLSI Design</i>, \r\n    New Delhi, India, January 1991, pp. 5-10. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C7</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">\r\n    N.D. Dutt, J. Cho and T. Hadley, \ufffdA User Interface for Behavioral VHDL \r\n    Modeling,\ufffd <i>Proceedings of the IFIP/ACM Tenth International Symposium on \r\n    Computer Hardware Description Languages (CHDL 91</i>), Marseille, France, \r\n    April&nbsp;1991, pp.&nbsp;375-390. </span><b><span style=\"font-size: 9pt\">BEST PAPER \r\n    AWARD</span></b></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C8</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt and \r\n    J.R. Kipps, \ufffdBridging High Level Synthesis to RTL Technology Libraries,\ufffd <i>\r\n    Proceedings of the ACM/IEEE 28th Design Automation Conference</i>, June \r\n    1991, pp. 526-529. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C9</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt and A. Nicolau, \ufffdHarmonic Scheduling of Linear Recurrences in Digital \r\n    Filter Design,\ufffd <i>Proceedings of the 1st European Design Automation \r\n    Conference</i>, September 1992, pp. 396-401. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C10</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">D.D. \r\n    Gajski and N.D. Dutt, \ufffdBenchmarking and the Art of Synthesis Tool Comparison<i>,\ufffd \r\n    Proceedings IFIP Workshop on Control-Dominated Synthesis from a \r\n    Register-Transfer Level Description</i>, September 1992, pp. 439-453. <i>\r\n    (Invited Paper)</i>. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C11</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">R. Ang and N.D. \r\n    Dutt, \ufffdEquivalent Design Representations and Transformations for Interactive \r\n    Rescheduling,\ufffd <i>Proceedings of International Conference on Computer-Aided \r\n    Design (ICCAD-92)</i>, November 1992, pp. 332-335. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C12</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Capitanio, \r\n    N.D. Dutt and A. Nicolau, \ufffdPartitioned Register Files for VLIWs: A \r\n    Preliminary Analysis of Tradeoffs,\ufffd <i>MICRO-25: The 25th Annual \r\n    International Symposium on Microarchitecture</i>, Portland, OR, December \r\n    1992. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C13</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt and A. Nicolau, \ufffdOptimal Scheduling of Recursive Digital Filters with \r\n    Resource Constraints,\ufffd <i>Proceedings of 1992 International Computer </i>\r\n    </span><span style=\"font-size: 9pt\"><i><span style=\"font-family: Arial\">\r\n    Symposium</span></i></span><span style=\"font-size: 9pt; font-family: Arial\">, \r\n    Taiwan, December 1992.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C14</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt and A. Nicolau, \ufffdHarmonic Scheduling: A Technique for Scheduling Beyond \r\n    Loop-Carried Dependencies,\ufffd <i>Proceedings of VLSI Design 1993</i>, January \r\n    1993, pp. 198-201. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C15</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">R. Ang and N.D. \r\n    Dutt, \ufffdA Representation for the Binding of RT-Component Functionality to HDL \r\n    Behavior,\ufffd <i>Proceedings of the IFIP/ACM Eleventh International Conference \r\n    on Hardware Description Languages (CHDL 93</i>), Ottawa, Canada, April 1993, \r\n    pp. 263-280.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C16</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt, A. Nicolau and K.S. Siu, \ufffdHigh-Level Synthesis of Scalable \r\n    Architectures for IIR Filters Using Multichip Modules,\ufffd <i>Proceedings of \r\n    the ACM/IEEE 30th Design Automation Conference</i>, June 1993, pp. 336-342. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C17</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt and A. Nicolau, \ufffdMCM-Based Architectural Synthesis of IIR Digital \r\n    Filters,\ufffd <i>Proceedings of the Conference on CAD/Graphics 93</i>, Beijing, \r\n    China, 1993. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C18</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Wang, N.D. \r\n    Dutt and A. Nicolau, \ufffdRegular Schedules for Scalable Design of IIR Filters,\ufffd\r\n    <i>Proceedings of the 2nd European Design Automation Conference</i>, \r\n    September 1993. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C19</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">C. Ramachandran, \r\n    P.K. Jha, F. Kurdahi and N.D. Dutt, \ufffdTowards More Realistic Physical Design \r\n    Models for High-Level Synthesis,\ufffd <i>Proceedings of ICVC-93</i>, November \r\n    1993. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C20</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt and \r\n    P.K. Jha, \ufffdRT Component Sets for High-Level Design Applications,\ufffd <i>The 1st \r\n    IEEE Asia Pacific Conference on Hardware Description Languages, Standards \r\n    and Applications</i>, Brisbane, Australia, December 1993, pp. 43-54. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C21</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, N.D. \r\n    Dutt and A. Nicolau, \ufffdUltra-Fine Grain Template Driven Synthesis,\ufffd <i>\r\n    Proceedings of VLSI Design 1994</i>, January 1994, pp. 25-28.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C22</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.K. \r\n    Jha and N.D. Dutt, \ufffdRapid Technology Projection for High-Level Synthesis,\ufffd\r\n    <i>Proceedings of VLSI Design 1994</i>, January 1994, pp. 155-158.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C23</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.K. \r\n    Jha, C. Ramachandran, N.D. Dutt and F. Kurdahi, \ufffdAn Empirical Study in the \r\n    Effects of Physical Design in High-Level Synthesis<i>,\ufffd Proceedings of VLSI \r\n    Design 1994</i>, January 1994, pp. 11-16.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C24</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">R. Ang and N.D. \r\n    Dutt, \ufffdAn Algorithm for the Allocation of Functional Units from Realistic \r\n    Libraries<i>,\ufffd Proceedings of the Seventh International Symposium on \r\n    High-Level Synthesis (HLSS94)</i>, May 1994, pp. 164-169. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C25</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. Parameswaran, \r\n    P.K. Jha and N.D. Dutt, \ufffdResynthesizing Controllers for Minimum Execution \r\n    Time<i>,\ufffd The 2nd </i></span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Asia Pacific Conference on Hardware \r\n    Description Languages</span></i></span><span style=\"font-size: 9pt; font-family: Arial\">, \r\n    Toyohashi, Japan, October 1994. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C26</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, N.D. \r\n    Dutt and A. Nicolau, \ufffdMinimization of Memory Traffic in High-Level Synthesis<i>,\ufffd \r\n    Proceedings of the 31st ACM/IEEE Design Automation Conference</i>, June \r\n        1994, pp. 149-154.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C27</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Capitanio, \r\n    N.D. Dutt and A. Nicolau, \ufffdAllocation of Multiple Register Files for VLIW \r\n    Architectures<i>,\ufffd Proceedings of the 1994 International Conference on \r\n    Parallel Processing</i>, August 1994. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C28</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, A. \r\n    Nicolau and N.D. Dutt, \ufffdIntegrating Program Transformations in the \r\n    Memory-Based Synthesis of Image and Video Algorithms,\ufffd <i>Proceedings of the \r\n    1994 International Conference on Computer-Aided Design (ICCAD-94</i>), \r\n    November 1994, pp. 27-30.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C29</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. Oum, F. \r\n    Kurdahi and N.D. Dutt, \ufffdComprehensive Lower Bound Estimation from Behavioral \r\n    Descriptions,\ufffd&nbsp; <i>Proceedings of the 1994 International Conference on \r\n    Computer-Aided Design (ICCAD-94)</i>, November 1994, pp.&nbsp;182&#8209;187.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C30</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Conradi and \r\n    N.D. Dutt, \ufffdA Compound Information Model for High-Level Synthesis<i>,\ufffd \r\n    Proceedings of the 4th International IFIP 10.5 Working Conference on \r\n    Electronic Design Automation Frameworks (EDAF-94)</i>, December&nbsp;1994, pp. \r\n    189-198. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C31</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">F. Onion,&nbsp; A. \r\n    Nicolau and N.D. Dutt, \ufffdIncorporating Compiler Feedback into the Design of \r\n    ASIPs,\ufffd <i>Proceedings of the 1995 European Design and Test Conference (ED&amp;TC \r\n    1995)</i>, March 1995, pp. 508-513.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C32</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.K. \r\n    Jha and N.D. Dutt, \ufffdDesign Reuse through High-Level Library Mapping<i>,\ufffd \r\n    Proceedings of the 1995 European Design and Test Conference (ED&amp;TC 1995)</i>, \r\n    March 1995, pp. 345-350.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C33</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. Parameswaran, \r\n    P.K. Jha and N.D. Dutt, \ufffdReclocking for High-Level Synthesis,\ufffd <i>The First \r\n    Asia-Pacific Design Automation Conference (ASPDAC-95)</i>, Tokyo, Japan, \r\n    August 1995. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C34</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, A. \r\n    Nicolau, N.D. Dutt and K. Kennedy, \ufffdOptimal Register Assignment to Loops for \r\n    Embedded Code Generation,\ufffd <i>Proceedings of the 1995 International \r\n    Symposium on System Synthesis</i>, September 1995.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C35</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">F. Kurdahi, S. \r\n    Ohm, N.D. Dutt and M. Xu, \ufffdA Comprehensive Estimation Technique for \r\n    High-Level Synthesis,\ufffd&nbsp; <i>Proceedings of the 1995 International Symposium \r\n    on System Synthesis</i>, September 1995, pp. 122-127. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C36</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda and N.D. Dutt, \ufffdThe 1995 High-Level Synthesis Design Repository,\ufffd <i>\r\n    Proceedings of the 1995 International Symposium on System Synthesis</i>, \r\n    September 1995, pp. 170-174. <i>Invited Paper</i>.&nbsp;&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C37</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda and N.D. Dutt, \ufffdReducing Address Bus Transitions for Low Power Memory \r\n    Mapping<i>,\ufffd Proceedings of the 1996 European Design &amp; Test Conference (ED&amp;TC</i>), \r\n    March 1996.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C38</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, A. \r\n    Nicolau, N.D. Dutt and K. Kennedy, \ufffdA Method for Register Allocation to \r\n    Loops in Multiple Register File Architectures,\ufffd <i>Proceedings of the 1996 \r\n    International Conference on Parallel Processing (IPPS\ufffd96)</i>, April 1996.&nbsp;&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C39</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">T. Hironaka, A. \r\n    Halambi, A. Nicolau and N.D. Dutt, \ufffdSpeculative Execution by Compiler \r\n    Supported Hardware Branch Prediction,\ufffd <i>Proceedings of 1996 IPSJ ARC, \r\n    Proceedings of CPSY\ufffd96</i>, Ritsumeikan, Japan, May 1996.&nbsp;&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C40</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda and N.D. Dutt, \ufffdLow-Power Mapping of Behavioral Arrays to Multiple \r\n    Memories<i>,\ufffd Proceedings of the 1996 International Symposium on Low Power \r\n    Electronics and Design</i>, August 1996</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C41</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \ufffdMemory Organization for Improved Data \r\n    Cache Performance in Embedded Processors,\ufffd <i>Proceedings of the 1996 \r\n    International Symposium on System Synthesis</i>, November 1996.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C42</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda and N.D. Dutt, \ufffdBehavioral Array Mapping into Multiport Memories \r\n    Targeting Low Power<i>,\ufffd Proceedings of VLSI Design 1997</i>, January 1997.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C43</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.K. \r\n    Jha and N.D. Dutt, \ufffdLibrary Mapping for Memories,\ufffd <i>Proceedings of the \r\n    1997 European Design and Test Conference (ED&amp;TC 1997)</i>, March 1997.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C44</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \ufffdEfficient Utilization of Scratch-Pad \r\n    Memory in Embedded Processor Applications,\ufffd <i>Proceedings of the 1997 \r\n    European Design and Test Conference (ED&amp;TC 1997)</i>, March 1997. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C45</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Panda, H. \r\n    Nakamura, N.D. Dutt and A. Nicolau, \ufffdImproving Cache Performance through \r\n    Tiling and Data Alignment,\ufffd <i>Proceedings of the 4th International \r\n    Symposium on Solving Irregularly Structured Problems in Parallel</i>,\ufffd&nbsp; June \r\n    11-13, 1997.&nbsp; (<i>Invited Paper</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C46</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \ufffdArchitectural Exploration and Optimization \r\n    of Local Memory in Embedded Systems,\ufffd <i>Proceedings of the 1997 \r\n    International Symposium on System Synthesis (ISSS\ufffd97)</i>, September 1997. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C47</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt, \r\n    \ufffdMemory Organization and Exploration for Embedded Systems-on-Silicon<i>,\ufffd \r\n    Proceedings of the 1997 International Conference on VLSI and CAD (ICVC\ufffd97)</i>, \r\n    October 1997 (<i>Invited Paper</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C48</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, H. Nakamura, N.D. Dutt and A. Nicolau, \ufffdData Alignment for Improved \r\n    Data Cache Performance,\ufffd&nbsp; <i>Proceedings of the International Conference on \r\n    Computer Design</i>,&nbsp; Austin, TX, October, 1997</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C49</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt, S. \r\n    Malik, L. Augusteijn, B. Fu, A. Nicolau and C. Polychronopoulos, \ufffdIf \r\n    Software is King for Systems-on-Silicon, What\ufffds New in Compilers?,\ufffd <i>\r\n    Proceedings of the International Conference on Computer Design</i>, Austin, \r\n    TX, October, 1997. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C50</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \ufffdExploiting Off-Chip Memory Access Modes in \r\n    High-Level Synthesis,\ufffd <i>Proceedings of the 1997 International Conference \r\n    on Computer-Aided Design (ICCAD-97),</i> November 1997.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C51</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family:Arial\">P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \ufffdData Cache Sizing for Embedded Processor \r\n    Applications,\ufffd<i> Proceedings of the 1998 Design, Automation and Test in </i>\r\n    </span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe Conference (DATE-98)</span></i></span><span style=\"font-size: 9pt; font-family: Arial\">, \r\n    February 1998.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C52</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Gr\ufffdn, F. \r\n    Balasa and N.D. Dutt, \ufffdMemory Size Estimation for Multimedia Applications,\ufffd\r\n    <i>Proceedings of the 6th International Workshop on Hardware/Software \r\n    Co-Design (CODES/CASHE\ufffd98)</i>, Seattle, WA, March&nbsp;15&#8209;18,&nbsp;1998.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C53</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. Kolson, A. \r\n    Nicolau and N.D. Dutt, \ufffdCopy Elimination for Parallelizing Compilers,\ufffd <i>\r\n    Proceedings of LCPC\ufffd98: The 11th International Workshop on Languages and \r\n    Compilers for Parallel Computing</i>, August 1998. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C54</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Khare, P.R. \r\n    Panda, N.D. Dutt and A. Nicolau, \ufffdHigh-Level Synthesis with Synchronous \r\n    DRAMs,\ufffd <i>Proceedings of SASIMI\ufffd98: The Eighth Workshop on Synthesis and \r\n    System Integration of Mixed Technologies</i>, October 1998.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C55</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt and A. \r\n    Nicolau, \ufffdSupporting Architectural Exploration of Embedded Systems-on-Chip \r\n    through Software Toolkit Generation<i>,\ufffd Proceedings of SASIMI\ufffd98: The \r\n    Eighth Workshop on Synthesis and System Integration of Mixed Technologies</i>, \r\n    October 1998 (<i>Invited Paper</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C56</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Halambi, P. \r\n    Gr\ufffdn, V. Ganesh, A. Khare, N.D. Dutt and A. Nicolau, \ufffdEXPRESSION: A Language \r\n    for Architectural Exploration through Compiler/Simulator Retargetability<i>,\ufffd \r\n    Proceedings of the 1999 Design, Automation and&nbsp; Test in Europe Conference \r\n    (DATE-99)</i>, March 1999.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C57</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Khare, N. \r\n    Savoiu, A. Halambi, P. Gr\ufffdn, N.D. Dutt and A. Nicolau, \ufffdV-SAT: A Visual \r\n    Specification and Analysis Tool for System-on-Chip Exploration,\ufffd <i>\r\n    Proceedings of the 1999 Digital System Workshop, Euromicro\ufffd99</i>, September \r\n    1999.&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C58</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Tomiyama, A. \r\n    Halambi, P. Gr\ufffdn, N.D. Dutt and A. Nicolau, &quot;Architectural Description \r\n    Languages for Systems-on-Chip Design,&quot; <i>Proceedings of the 1999 Asia \r\n    Pacific Conference on Chip Design Languages (APChDL'99)</i>, October 1999.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C59</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Halambi, H. \r\n    Tomiyama, P. Gr\ufffdn, N.D. Dutt and A. Nicolau, \ufffdAutomatic Software Toolkit \r\n    Generation for Embedded Systems-on-Chip,\ufffd <i>Proceedings of the 1999 \r\n    International Conference on VLSI and CAD (ICVC\ufffd99)</i>,&nbsp; October 1999 (<i>Invited \r\n    Paper</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C60</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <b><span style=\"font-style: normal; font-variant: normal; font-weight: normal; font-size: 9pt; font-family: Arial\">&nbsp;</span></b><span style=\"font-size: 9pt; font-family: Arial\">H. Tomiyama, A. \r\n    Halambi, P. Gr\ufffdn, N.D. Dutt and A. Nicolau, &quot;Modeling and Verification of \r\n    Processor Pipelines in SOC Design Exploration,\ufffd&nbsp; <i>Proceedings of the IEEE \r\n    International High Level Design Validationa and Test Workshop (HLDVT'99),</i> \r\n    November 1999.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C61</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Gr\ufffdn, A. \r\n    Halambi, N.D. Dutt and A. Nicolau, \ufffdRTGEN: An Algorithm for Automatic \r\n    Generation of Reservation Tables from Architectural Descriptions,\ufffd<i> \r\n    Proceedings of the 1999 International Symposium on System Synthesis (ISSS&#8209;99)</i>, \r\n    November 1999.&nbsp;&nbsp; </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C62</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">F. Catthoor, N. \r\n    Dutt and C. Kozyrakis, \ufffdHot Topic Session: How to Solve the Current Memory \r\n    Access and Data Transfer Bottlenecks: at the Processor Architecture or at \r\n    the Compiler Level?,\ufffd <i>Proceedings of the 2000 Design, Automation and&nbsp; \r\n    Test in </i></span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe Conference (DATE-2000</span></i></span><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">), \r\n    March 2000.&nbsp; </span><b><span style=\"font-size: 9pt\">&nbsp;(Invited Paper)</span></b></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C63</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Halambi, R. \r\n    Cornea, P. Grun, N. Dutt and A. Nicolau, \ufffdArchitecture Exploration of \r\n    Parameterizable EPIC SOC Architectures,\ufffd<i> Proceedings of the 2000 Design, \r\n    Automation and&nbsp; Test in </i></span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe Conference, (DATE-2000</span></i></span><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">), \r\n    March 2000.&nbsp;&nbsp; </span><b><span style=\"font-size: 9pt\">(Poster Paper)</span></b></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C64</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Datta, S. \r\n    Choudhury, A. Basu, H. Tomiyama, and N. Dutt, \ufffdTask Layout Generation to \r\n    Minimize Cache Miss Penalty for Preemptive Real Time Tasks: An ILP \r\n    Approach,\ufffd<i>Proc. of 9th Workshop on Synthesis and System Integration of \r\n    Mixed Technologies (SASIMI 2000), </i>pp. 202--208, Kyoto, Japan, April \r\n    2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C65</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Tomiyama and \r\n    N. Dutt, \ufffdProgram Path Analysis to Bound Cache-Related Preemption Delay in \r\n    Preemptive Real-Time Systems,\ufffd <i>Proc. of the 8th International Workshop on \r\n    Hardware/Software Codesign (CODES2000),</i> pp. 67--71, San Diego, CA, USA, \r\n    May 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C66</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Grun,&nbsp; N. \r\n    Dutt and A. Nicolau, \ufffdMemory aware compilation through accurate timing \r\n    extraction,\ufffd <i>Proceedings of the 37th Design Automation Conference \r\n    (DAC-2000</i>), June 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C67</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">L. Nachtergaele, \r\n    V. Tiwari and N. Dutt, \ufffdSystem and Architecture-level Power Reduction of \r\n    Microprocessor-based Communication and Multi-media Applications,\ufffd embedded \r\n    tutorial in <i>Proceedings of the International Conference on Computer-Aided \r\n    Design 2000 (ICCAD-2000</i>), November 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C68</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Grun, N. Dutt \r\n    and A. Nicolau, \ufffdMIST: An Algorithm for Memory Miss Traffic Management,\ufffd <i>\r\n    Proceedings of the International Conference on Computer-Aided Design 2000 \r\n    (ICCAD-2000)</i>, November 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C69</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">H. Tomiyama, T. \r\n    Yoshino&nbsp; and N. Dutt, \ufffdVerification of In-Order Execution in Processor \r\n    Pipelines,\ufffd <i>Proceedings of the IEEE International High Level Design \r\n    Validation and Test Workshop (HLDVT'00),</i> November 2000.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C70</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, P. \r\n    Grun, N. Dutt and A. Nicolau, \ufffdProcessor-Memory Co-Exploration,\ufffd <i>\r\n    Proceedings of the VLSI Design 2001 Conference,</i> January 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C71</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Datta, S. \r\n    Choudhury, A. Basu, H. Tomiyama, and N. Dutt, \ufffdSatisfying Timing Constraints \r\n    of Preemptive Real-Time Tasks through Task Layout Techniques,\ufffd <i>\r\n    Proceedings of the VLSI Design 2001 Conference, </i>January 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C72</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N. Dutt, A. \r\n    Nicolau, H. Tomiyama and A. Halambi, \ufffdNew Directions in Compiler Technology \r\n    for Embedded Systems,\ufffd <i>Proc. Asia and South Pacific Design Automation \r\n    Conference (ASP-DAC 2001),</i> Yokohama, Japan, January 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C73</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. Azevedo, R. \r\n    Cornea, I. Issenin, R. Gupta, A. Nicolau and N. Dutt, \ufffdArchitectural and \r\n    Compiler Strategies for Dynamic Power Management in the COPPER Project,\ufffd <i>\r\n    Proceedings of the IWIA, </i>January 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C74</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Grun, N. Dutt \r\n    and A. Nicolau, \ufffdAccess Pattern based Local Memory Customization for Low \r\n    Power Embedded Systems,\ufffd <i>Proceedings of the 2001 Design, Automation and&nbsp; \r\n    Test in </i></span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe Conference (DATE-2001),</span></i></span><span style=\"font-size: 9pt; font-family: Arial\"> \r\n    March 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C75</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N. \r\n    Savoiu, S. Kim, N.D. Dutt, R.K. Gupta and A. Nicolau, \ufffdSpeculation \r\n    Techniques for High-Level Synthesis of Control Intensive Designs,\ufffd <i>\r\n    Proceedings of the 38th DAC, </i>June 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C76</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">M. Mamidipaka, \r\n    D. Hirschberg, N.D. Dutt, \ufffdLow Power Address Encoding using Self-Organizing \r\n    Lists,\ufffd <i>Proceedings of ISLPED-01</i>, August 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C77</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Grun,&nbsp; N. \r\n    Dutt and A. Nicolau, \ufffdAPEX: Access Pattern Based Memory Exploration,\ufffd <i>\r\n    Proceedings of the 2001 International Symposium on System Synthesis \r\n    (ISSS-2001)</i>, pp.&nbsp;25-32,&nbsp; October 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C78</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N. \r\n    Savoiu, N.D. Dutt, R.K. Gupta and A. Nicolau, \ufffdConditional Speculation and \r\n    its Effects on Performance and Area for High-Level Synthesis,\ufffd <i>\r\n    Proceedings of the 2001 International Symposium on System Synthesis \r\n    (ISSS-2001), </i>pp. 171-176, October 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C79</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, J. \r\n    Astrom, N.D. Dutt, A. Nicolau, \ufffdFunctional Abstraction Driven Design Space \r\n    Exploration of Heterogeneous Programmable Architectures,\ufffd <i>Proceedings of \r\n    the 2001 International Symposium on System Synthesis (ISSS-2001),</i> pp. \r\n    256-261,&nbsp; October 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C80</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, F. \r\n    Rousseau, N. Dutt, A. Nicolau, \ufffdArchitecture Description Language Driven \r\n    Design Space Exploration in the Presence of Coprocessors,\ufffd <i>Proceedings of \r\n    the 10<sup>th</sup> Workshop on Synthesis and System Integration of Mixed \r\n    Technologies (SASIMI 2001), </i>October 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C81</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, N. \r\n    Dutt, A. Nicolau, \ufffdAutomatic Validation of Pipeline Specifications,\ufffd \r\n    Proceedings of the IEEE International High Level Design Validation and Test&nbsp; \r\n    Workshop (HLDVT'01), pp. 9-13, November 2001.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C82</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, H. \r\n    Tomiyama, A. Halambi, P. Grun, N. Dutt, A. Nicolau, \ufffdAutomatic Modeling and \r\n    Validation of Pipeline Specifications driven by an Architecture Description \r\n    Language,\ufffd Proceedings of ASPDAC-2002/VLSI Design 2002, pp. 458-463,<i> </i>\r\n    January 2002.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C83</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, H. Tomiyama, N.D. Dutt and A. \r\n    Nicolau, \ufffdAutomatic Verification of In-order Execution in Microprocessors \r\n    with Fragmented Pipeleines and Multicycle Functional Units,\ufffd <i>Proceedings \r\n    of the 2002 Design, Automation and Test in Europe Conference (DATE-2002)</i>,&nbsp; \r\n        pp. 36-43, March 2002.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C84</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Azevedo, I. Issenin, R. Cornea, R. \r\n    Gupta, N. Dutt, A. Veidenbaum and A. Nicolau, \ufffdProfile-based Dynamic Voltage \r\n    Scheduling using Program Checkpoints,\ufffd <i>Proceedings of the 2002 Design, \r\n    Automation and&nbsp; Test in Europe Conference (DATE-2002),</i> pp. 168-175, \r\n    March 2002.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C85</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Halambi, A. Shrivastava, P. Biswas, N. \r\n    Dutt, and A. Nicolau, \ufffdAn Efficient Compiler Technique for Code Size \r\n    Reduction using Reduced Bit-width ISAs,\ufffd <i>Proceedings of the 2002 Design, \r\n    Automation and&nbsp; Test in Europe Conference (DATE-2002),</i> pp. 402-408, \r\n    March 2002</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C86</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Gr\ufffdn, N. Dutt, and A. Nicolau, \ufffdMemory \r\n    System Connectivity Exploration,\ufffd <i>Proceedings of the 2002 Design, \r\n    Automation and&nbsp; Test in Europe Conference (DATE-2002),</i> pp. 894-901, \r\n    March 2002</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C87</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N. Savoiu, N.D. Dutt, R.K. \r\n    Gupta, A. Nicolau, T. Kam, M. Kishinevsky, S.&nbsp;Rotem, \ufffdCoordinated \r\n    Transformations For High-Level Synthesis Of High Performance Microprocessor Blocks,\ufffd <i>Proceedings of the 39<sup>th</sup> DAC</i>, June 2002,&nbsp; pp, \r\n    898-903. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C88</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Halambi, A. Shrivastava, P. Biswas, N. \r\n    Dutt, and A. Nicolau, \ufffdA Design Space Exploration Framework for Reduced \r\n    Bit-width Instruction Set Architecture (rISA) Design,\ufffd <i>Proceedings of the \r\n    2002 International Symposium on System Synthesis (ISSS-2002)</i>, pp. \r\n    120-125, Kyoto, Japan, October 2002. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C89</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">M. Mamidipaka, N. Dutt, and D. Hirschberg, \r\n    \ufffdEfficient Power Reduction Techniques for Time Multiplexed Address Buses,\ufffd\r\n    <i>&nbsp;&nbsp;Proceedings of the 2002 International Symposium on System Synthesis \r\n    (ISSS-2002)</i>, pp. 207-212, Kyoto, Japan, October 2002. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C90</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N. Savoiu, N.D. Dutt, R.K. Gupta \r\n    and A. Nicolau, \ufffdDynamic Common Sub-Expression Elimination during Scheduling \r\n    in High-Level Synthesis,\ufffd <i>Proceedings of the 2002 International Symposium \r\n    on System Synthesis (ISSS-2002)</i>, pp. 261-266, Kyoto, Japan, October \r\n    2002.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C91</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra and N. Dutt,&nbsp; \ufffdAutomatic \r\n    Functional Test Program Generation for Pipelined Processors using Model \r\n    Checking,\ufffd <i>Proceedings of the High Level Design Validation and Test (HLDVT</i>), \r\n    Cannes, France, , pp. 99-103, October, 2002.</span><font face=\"Arial\"><span style=\"font-size: 9pt\"> </span>\r\n    </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C92</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Lee, K. Choi and N.D. Dutt, \ufffdMapping \r\n    Loops on Coarse-Grain Reconfigurable Architectures using Memory Operation \r\n    Sharing,\ufffd&nbsp; <i>Proceedings of the </i>1<sup>st</sup> <i>Workshop on \r\n    Application Specific Processors (WASP-1)</i>, Istanbul, Turkey, November \r\n    2002. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C93</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Lee, K. Choi and N.D. Dutt, \ufffdEfficient \r\n    Instruction Encoding for Automatic Instruction Set Design of Configurable \r\n    ASIPs,\ufffd <i>Proceedings of the International Conference on Computer-Aided \r\n    Design 2002 (ICCAD-2002)</i>, pp. 649-654,<i> </i>November 2002. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C94</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">P.R. Panda and N.D. Dutt, \ufffdMemory \r\n    Architecture Exploration for Embedded Systems,\ufffd <i>Proceedings of the 9<sup>th</sup> \r\n    International Conference on High Performance Computing (HiPC02), </i>\r\n    December 2002. </span> </span>\r\n    <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C95</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">M. Mamidipaka, K. Khouri and N.D. Dutt, \ufffdA \r\n    Methodology for Accurate Modeling of Energy Dissipation in Array \r\n    Structures,\ufffd<i> Proceedings of VLSI Design 2003</i>, January 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C96</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Gupta, N.D. Dutt, R. Gupta and A. Nicolau, \ufffdSPARK: A \r\n    High-Level Synthesis Framework for Applying Parallelizing Compiler \r\n    Transformations,\ufffd<i> Proceedings of VLSI Design 2003</i>, January 2003. (<b><i>BEST PAPER AWARD</i></b>)&nbsp; </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C97</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-family: Times-Roman\">M. Mamidipaka and \r\n    N.D. Dutt, </span></font><span style=\"font-size: 9pt\"><span style=\"font-family: Arial\">\ufffd</span><font face=\"Arial\"><span style=\"font-family: Times-Roman\">On-chip \r\n    Stack based Memory Organization for Low Power Embedded Architectures</span></font><span style=\"font-family: Arial\">,\ufffd\r\n    </span></span><font face=\"Arial\"><span style=\"font-size: 9pt\"><i><span style=\"font-family: Times-Roman\">\r\n    Proceedings of the 2003 Conference on</span></i><span style=\"font-family: Times-Roman\">\r\n    </span><i><span style=\"font-family: Times-Italic\">Design Automation and Test \r\n    in Europe (DATE-2003),</span></i></span><span style=\"font-size: 9pt; font-family: Times-Roman\"> \r\n    Germany (2003). </span></font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C98</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N.D. Dutt,&nbsp; R. Gupta and A. \r\n    Nicolau, \ufffdDynamic Conditional Branch Balancing during the High-Level \r\n    Synthesis of Control-Intensive Design,\ufffd <i>Proceedings of the 2003 \r\n    Conference on Design, Automation and Test in </i></span>\r\n        <span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe (DATE 2003</span></i><span style=\"font-family: Arial\">), \r\n    March 2003.</span></span><font face=\"Arial\"><span style=\"font-size: 9pt\">&nbsp;&nbsp;&nbsp;&nbsp;</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C99</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-family: Times-Roman\">R. \r\n    Cornea, N. D. Dutt, R. K. Gupta, I. Kr\ufffdger, A. Nicolau, D. Schmidt, S.K. \r\n    Shukla, </span></font><span style=\"font-size: 9pt\"><span style=\"font-family: Arial\">\ufffd</span><font face=\"Arial\"><span style=\"font-family: Times-Roman\">FORGE: \r\n    A Framework for Optimization of Distributed Embedded Systems Software</span></font><span style=\"font-family: Arial\">,\ufffd\r\n    </span><font face=\"Arial\"><span style=\"font-family: Times-Roman\">&nbsp;<i>Proceedings \r\n    of the 17th IEEE/ACM\r\n    <a href=\"http://www.ipdps.org/ipdps2004/\" style=\"color: blue; text-decoration: underline; text-underline: single\">\r\n    <span style=\"color: windowtext; text-decoration: none\">&nbsp;International \r\n    Parallel and Distributed Processing Symposium</span></a> </i></span></font>\r\n    <b><i><span style=\"font-family: Arial\">(</span></i></b><font face=\"Arial\"><i><span style=\"font-family: Times-Roman\">IPDPS \r\n    2003)</span></i><span style=\"font-family: Times-Roman\"> : 208</span></font></span><span style=\"font-size: 9pt; font-family: Arial\"> </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C100</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">M. Reshadi, P. Mishra, and N.D. Dutt, \r\n    \ufffdInstruction Set Compiled Simulation: A Technique for Fast and Flexible \r\n    Instruction Set Simulation,\ufffd <i>Proceedings of Design Automation Conference \r\n    2003 (DAC 2003)</i> , pages xx-yy, Anaheim, USA, June 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C101</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Lee, K. Choi, and N.D. Dutt, \ufffdAn \r\n    Algorithm For Mapping Loops Onto Coarse-Grained Reconfigurable \r\n    Architectures,\ufffd <i>Proceedings of&nbsp; the ACM 2003 Languages, Compilers, and \r\n    Tools for Embedded Systems (LCTES-03)</i>, pp. 183-188, <i>&nbsp;</i>San Diego, \r\n    USA,&nbsp; June 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C102</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, A. Kejariwal, and N.D. Dutt, \r\n    \ufffdRapid Exploration of Pipelined Processors through Automatic Generation of \r\n    RTL Models,\ufffd <i>Proceedings of the IEEE 2003 Rapid Systems Prototyping \r\n    Workshop (RSP-2003</i>), pp. 226-232, San Diego, USA,&nbsp; June 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C103</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Lee, K. Choi, and N.D. Dutt, \ufffdEvaluating \r\n    Memory Architectures for Media Applications on Coarse-Grained Reconfigurable \r\n    Architectures,\ufffd <i>Proceedings of IEEE 14th International Conference on \r\n    Application-specific Systems, Architectures and Processors (ASAP-2003),</i> \r\n    The Hague, Holland, June 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C104</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Lee, K. Choi, and N.D. Dutt, \r\n    \ufffdEnergy-Efficient Instruction Set Synthesis for Application Specific \r\n    Processors,\ufffd <i>Proceedings of the International Symposium on Low Power \r\n    Electronics and Design (ISLPED-2003), </i>Seoul, Korea, pp. 330-333,&nbsp; August \r\n    2003.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C105</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra and N.D. Dutt, \ufffdA Framework for \r\n    Validation of Programmable Embedded Systems driven by an Architecture \r\n    Description Language,\ufffd&nbsp; <i>Proceedings of the 4th IEEE International \r\n    Workshop on Microprocessor Testing and Verification (MTV-2003), </i>Austin, \r\n    TX, June 2003. </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C106</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n<font face=\"Arial\" style=\"font-size: 9pt\">M. Reshadi, \r\n    N. Bansal, P. Mishra, and N.D. Dutt, <span style=\"font-family: Times-Bold\">\r\n    &quot;An Efficient Retargetable Framework for Instruction-Set Simulation&quot;, \r\n    Proceedings of the </span><i><span style=\"font-family: Times-BoldItalic\">\r\n    International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS \r\n    ),</span></i><span style=\"font-family: Times-BoldItalic\">pp. 13-18, Newport \r\n    Beach, California</span><i><span style=\"font-family: Times-BoldItalic\">, \r\n    USA, October 1-3, 2003.</span></i><b><span style=\"font-family: Times-BoldItalic\">(BEST \r\n    PAPER AWARD)</span></b></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C107</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">M. Luthra, S. Gupta, N.D. Dutt, R.K. Gupta, A. Nicolau,\r\n        </span><font face=\"Arial\"><span style=\"font-size: 9pt\"><i><span style=\"font-family: Times-Italic\">Interface Synthesis using \r\n    Memory Mapping for an FPGA Platform</span></i></span><span style=\"font-size: 9pt; font-family: Times-Roman\">,\ufffd\r\n    <i>International Conference on Computer Design (ICCD),</i> October 2003.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C108</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <font face=\"Arial\" style=\"font-size: 9pt\">\r\n<span style=\"font-family: Times-Roman\">M. Reshadi and N.D. Dutt,\r\n    </span><i><span style=\"font-family: Times-BoldItalic\">&quot;</span></i><span style=\"font-family: Times-Roman\">Reducing \r\n    Compilation Time Overhead in Compiled Simulators,\ufffd</span><i><span style=\"font-family: Times-BoldItalic\">\r\n    </span><span style=\"font-family: Times-Italic\">International Conference on \r\n    Computer Design (ICCD), October 2003</span></i><span style=\"font-family: Times-Italic\">.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C109</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <font face=\"Arial\" style=\"font-size: 9pt\">\r\n<span style=\"font-family: Times-Roman\">P. Biswas and N.D. Dutt, \r\n    \ufffdReducing Code Size for Heterogeneous-Connectivity-Based VLIW DSPs through \r\n    Synthesis of Instruction Set Extensions,\ufffd <i>Proc. Of the 2003 International \r\n    Conference on Compilers, Architectures and Synthesis for Embedded Systems \r\n    (CASES-2003</i>), Oct 30-Nov 1, 2003, San Jose, CA.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C110</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n    <font face=\"Arial\" style=\"font-size: 9pt\">S. Mohapatra, R. Cornea,&nbsp; N.D. Dutt, A. Nicolau, and N. \r\n    Venkatasubramanian, &quot; Integrated Power Management for Video Streaming to \r\n    Mobile Handheld Devices<span style=\"font-family: Times-Roman\">,\ufffd </span><i>\r\n    ACM Multimedia '03 (Systems Track) (ACM&nbsp; SIGMM -03), </i>Berkeley, CA, 02-08 \r\n    November 2003.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C111</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">M. Mamidipaka, K. Khouri, N. D. Dutt, and M. Abadir,&quot; IDAP: A \r\n    Tool for High Level Power Estimation of Custom Array Structures,&quot; <i>\r\n    <span style=\"font-family: Times-Italic\">Proc. of Int'l Conference on \r\n    Computer Aided Design (ICCAD)</span></i>, San Jose, CA November 2003.</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C112</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">\r\n    <i>S. Gupta</i>,\r\n    M. Luthra,\r\n    N.D. Dutt,\r\n    R.K. Gupta,\r\n    A. Nicolau, \ufffd<i>Hardware and Interface Synthesis of FPGA Blocks using \r\n    Parallelizing Code Transformations</i>\r\n    International Conference on Parallel and Distributed Computing and Systems, \r\n    November 2003. (Invited Talk)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C113</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><font face=\"Arial\">\r\n    <span style=\"font-size: 9pt\">M. Buss, T. Givargis and N.D. Dutt, \ufffdExploring \r\n    Efficient Operating Points for Voltage Scaled Embedded Processor Cores,\ufffd <i>\r\n    Proceedings of the 24<sup>th</sup> IEEE International Real-Time Systems \r\n    Symposium (RTSS 2003),</i> December 3-5, 2003, Cancun, Mexico.</span></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C114</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\">\r\n        <span style=\"font-size: 9pt\">P. Mishra, A. Kejariwal, and N.D. Dutt,\r\n    <a href=\"http://www.ics.uci.edu/~pmishra/Publications/vlsi2004.html\" style=\"color: blue; text-decoration: underline; text-underline: single\">\r\n    <span style=\"color: windowtext; text-decoration: none\">Synthesis-driven \r\n    Exploration of Pipelined Embedded Processors</span></a>, <i>Proceedings of \r\n    the 2004 International Conference on VLSI Design, </i>Mumbai, India, January \r\n    5-9, 2004</span><i><span style=\"font-size: 9pt\">.</span></i></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C115</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Shrivastava and&nbsp; N.D. Dutt, \ufffdEnergy \r\n    Efficient Code Generation Exploiting&nbsp; Reduced Bit-width Instruction Set \r\n    Architectures,\ufffd Proceedings of ASPDAC-2004,<i> </i>January 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C116</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Gupta, N.D. Dutt,&nbsp; \r\n        R. Gupta and A. Nicolau, \ufffdLoop Shifting and Compaction for the High-Level Synthesis of \r\n    Designs with Complex Control Flow,\ufffd <i>Proceedings of the 2004 Conference on \r\n    Design, Automation and Test in </i></span><span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe (DATE 2004</span></i></span><span style=\"font-size: 9pt; font-family: Arial\">), \r\n    February 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C117</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra and N.D. Dutt, \ufffdGraph-Based \r\n    Functional Test Program Generation for Pipelined Processors,\ufffd <i>Proceedings \r\n    of the 2004 Conference on Design, Automation and Test in </i></span>\r\n        <span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe (DATE 2004</span></i><span style=\"font-family: Arial\">), \r\n    February 2004.</span></span><font face=\"Arial\"><span style=\"font-size: 9pt\">&nbsp;&nbsp;&nbsp;\r\n        </span> </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C118</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">I. Issenin, E. Brockmeyer, M. Miranda \r\n    and N.D. Dutt, \ufffdData Reuse Analysis Techniques for Software-Controlled \r\n    Memory Hierarchies,\ufffd <i>Proceedings of the 2004 Conference on Design, \r\n    Automation and Test in </i></span><span style=\"font-size: 9pt\"><i><span style=\"font-family: Arial\">Europe \r\n    (DATE 2004</span></i></span><span style=\"font-size: 9pt; font-family: Arial\">), February 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C119</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Gordon-Ross, F. Vahid and N.D. Dutt, \r\n    \ufffdAutomatic Tuning of Two-Level Caches to Embedded Applications\ufffd <i>\r\n    Proceedings of the 2004 Conference on Design, Automation and Test in </i>\r\n        </span><span style=\"font-size: 9pt\"><i><span style=\"font-family: Arial\">Europe (DATE 2004</span></i><span style=\"font-family: Arial\">), \r\n    February 2004.</span></span><font face=\"Arial\"><span style=\"font-size: 9pt\">&nbsp;&nbsp;&nbsp;\r\n        </span> </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C120</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">N. Bansal, S. Gupta,&nbsp; N.D. Dutt, R. \r\n    Gupta and A. Nicolau, \ufffdTowards Network Topology Exploraiton of Mesh-Based \r\n    Coarse-Grained Reconfigurable Architectures,\ufffd <i>Proceedings of the 2004 \r\n    Conference on Design, Automation and Test in </i></span>\r\n        <span style=\"font-size: 9pt\"><i>\r\n    <span style=\"font-family: Arial\">Europe (DATE 2004</span></i><span style=\"font-family: Arial\">), \r\n    February 2004.</span></span><font face=\"Arial\"><span style=\"font-size: 9pt\"> </span> </font>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C121</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">H. van Antwerpen, N.D. Dutt, R. Gupta, \r\n    S. Mohapatra, C. Pereira, N. Venkatasubramanian, and R. von Vignau, \r\n    \ufffdEnergy-Aware System Design for Wireless Multimedia,\ufffd <i>Proceedings of the \r\n    2004 Conference on Design, Automation and Test in Europe (DATE 2004</i>), \r\n    February 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C122</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Banerjee and N.D. Dutt, \ufffdFIFO Power \r\n    Optimization for On-Chip Networks,\ufffd Proceedings of the International Great \r\n    Lakes VLSI Conference (GLVLSI-2004), Boston, April 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C123</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Pasricha, N.D. Dutt, \r\n        and M. Ben-Romdhane, \ufffdExtending the Transaction Level Modeling Approach \r\n        for Fast Communication Architecture Exploration,\ufffd<i> Proceedings of the Design \r\n    Automation Conference 2004 (DAC 2004)</i>,&nbsp; San Diego, CA, June 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C124</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Biswas, L. Pozzi, K. Atasu, V. \r\n    Choudhary, P. Ienne, and N.D. Dutt, \ufffdIntroduction of Local Memory Elements \r\n    in Instruction Set Extensions,\ufffd<i> Proceedings of the Design Automation \r\n    Conference 2004 (DAC 2004)</i>,&nbsp; San Diego, CA, June 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C125</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Kejariwal, S. Gupta,&nbsp; N.D. Dutt, R. \r\n    Gupta and A. Nicolau, \ufffdProxy-based Partitioning of Watermarking Algorithms \r\n    for Reducing Energy Consumption in Mobile Devices,\ufffd <i>Proceedings of the \r\n    Design Automation Conference 2004 (DAC 2004)</i>,&nbsp; San Diego, CA, June 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C126</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">N. Bansal, S. Gupta, N.D. Dutt, R. \r\n    Gupta and A. Nicolau, \ufffdInterconnect-Aware Mapping of Applications to \r\n    Coarse-Grained Reconfigurable Architectures,\ufffd <i>Proceedings of the 2004 \r\n    Conference on Field Programmable Logic (FPL 2004</i>), August 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C127</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\">\r\n        <span style=\"font-size: 9pt\">N. Dutt and P. Mishra, \ufffdFunctional \r\n    Validation of Processors,\ufffd <i>Proceedings of the 2004 EuroMicro Digital \r\n    System Design Conference (DSD 2004</i>), August 2004. <br></span> <i>\r\n        <span style=\"font-size: 9pt\">(Invited Keynote \r\n    Paper)</span></i></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C128</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Pasricha, N. Dutt, \r\n        M. Ben-Romdhane, \ufffdFast Exploration of Bus-based On-chip Communication \r\n        Architectures\ufffd, </span><span style=\"font-size: 9pt\">\r\n    <font face=\"Arial\"><span style=\"font-family: Times-Bold\">Proceedings of the\r\n    </span><i><span style=\"font-family: Times-BoldItalic\">International \r\n    Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS\r\n    </span></i></font></span><span style=\"font-size: 9pt; font-family: Arial\">2004), Sep 8-10 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C129</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">M. Mamidipaka, K. Khouri, N. Dutt, and \r\n    M. Abadir, \ufffdAnalytical Models for Leakage Power Estimation of Memory Array \r\n    Structures,\ufffd </span><span style=\"font-size: 9pt\"><font face=\"Arial\">\r\n    <span style=\"font-family: Times-Bold\">Proceedings of the </span><i>\r\n    <span style=\"font-family: Times-BoldItalic\">International Symposium on \r\n    Hardware/Software Codesign and System Synthesis (CODES+ISSS </span></i>\r\n    </font></span><span style=\"font-size: 9pt; font-family: Arial\">2004), Sep 8-10 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C130</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">S. Banerjee and N. Dutt, \ufffdEfficient \r\n    search space exploration for HW-SW Partitioning,\ufffd </span>\r\n        <span style=\"font-size: 9pt\"><font face=\"Arial\">\r\n    <span style=\"font-family: Times-Bold\">Proceedings of the </span><i>\r\n    <span style=\"font-family: Times-BoldItalic\">International Symposium on \r\n    Hardware/Software Codesign and System Synthesis (CODES+ISSS </span></i>\r\n    </font></span><span style=\"font-size: 9pt; font-family: Arial\">2004), Sep 8-10 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C131</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">A. Shrivastava, E. Earlie, N. Dutt, A. \r\n    Nicolau, \ufffdOperation Tables for Scheduling in the presence of&nbsp; Incomplete \r\n    Bypassing,\ufffd </span><span style=\"font-size: 9pt\"><font face=\"Arial\"><span style=\"font-family: Times-Bold\">\r\n    Proceedings of the </span><i><span style=\"font-family: Times-BoldItalic\">\r\n    International Symposium on Hardware/Software Codesign and System Synthesis (CODES+ISSS\r\n    </span></i></font></span><span style=\"font-size: 9pt; font-family: Arial\">2004), Sep 8-10 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C132</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">P. Mishra, N. Dutt, and Y. Kashai, \ufffdFunctional Verification of Pipelined \r\n    Processors:&nbsp; A Case Study,\ufffd&nbsp; <i>Proceedings of the 5th IEEE International \r\n    Workshop on Microprocessor Testing and Verification (MTV-2004), </i>Austin, \r\n    TX, Sep. 9-10 2004.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C133</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <span style=\"font-size: 9pt; font-family: Arial\">J. Seo and&nbsp; N.D. Dutt, \ufffdA Generalized \r\n    Technique for Energy-efficient Operating Voltage Set-up in Dynamic Voltage \r\n    Scaled Processors,\ufffd  Proceedings of <i>ASPDAC-2005</i>,<i> </i>\r\n    January 2005.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C134</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">\r\n        S. Pasricha, N.D. Dutt, and M. Ben-Romdhane \ufffdAutomated Throughput-Driven \r\n        Synthesis of Bus-Based Communication Architectures,\ufffd <i>\r\n    Proceedings of ASPDAC-2005</i>,<i> </i>January 2005.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C135</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Shrivastava, E. Earlie, N. \r\n        Dutt, A. Nicolau, &quot;PBExplore: A Framework for Compiler-in-the-Loop \r\n        Exploration of Partial Bypassing in Embedded Processors&quot; Proceedings of \r\n        the 2005 Conference on Design, Automation and Test in Europe (DATE \r\n        2005), March 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C136</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">Partha Biswas, Sudarshan \r\n        Banerjee, Nikil Dutt, Laura Pozzi, and Paolo Ienne, &quot;ISEGEN: Generation \r\n        of High-Quality Instruction Set Extensions by Iterative Improvement&quot;, \r\n        Proceedings of the 2005 Conference on Design, Automation and Test in \r\n        Europe (DATE 2005), March 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C137</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">P. Mishra and N.D. Dutt, \r\n        &quot;Functional Coverage Driven Test Generation for Validation of Pipelined \r\n        Processors&quot;, Proceedings of the 2005 Conference on Design, Automation \r\n        and Test in Europe (DATE 2005), March 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C138</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">I. Issenin and N.D. Dutt, \r\n        &quot;FORAY-GEN: Automatic Generation of Affine Functions for Memory \r\n        Optimizations&quot;, Proceedings of the 2005 Conference on Design, Automation \r\n        and Test in Europe (DATE 2005), March 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C139</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">M. Reshadi and N.D. Dutt, \r\n        &quot;Generic Pipelined Processor Modeling and High Performance \r\n        Cycle-Accurate Simulator Generation&quot;, Proceedings of the 2005 Conference \r\n        on Design, Automation and Test in Europe (DATE 2005), March 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C140</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Mohapatra, R. Cornea, H. \r\n        Oh, K. Lee, M. Kim, N. Dutt, R.Gupta, A. Nicolau, S. Shukla, \r\n        N.Venkatasubramanian, &quot;A Cross-Layer Approach for Power-Performance \r\n        Optimization in Distributed Mobile Systems&quot;, Proceedings of the 19th \r\n        IEEE/ACM International Parallel and Distributed Processing Symposium (IPDPS \r\n        2005), April 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C141</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Gordon-Ross, F. Vahid and \r\n        N.D. Dutt, &quot;A First Look at the Interplay of Code Reordering and \r\n        Configurable Caches&quot;, Proceedings of the IEEE/ACM 2005 Great Lakes \r\n        Symposium on VLSI (GLSVLSI 2005), April 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C142</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">M. Kim, H. Oh, N. Dutt, A. \r\n        Nicolau, N.Venkatasubramanian, &quot;Probability-based Power Aware Error \r\n        Resilient Coding&quot;, Proceedings of the First International Workshop on \r\n        Services and Infrastructures for the Ubiquitous and Mobile Internet \r\n        (SIUMI\ufffd05), June 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C143</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Pasricha, N.D. Dutt, E. \r\n        Bozorgzadeh, and M. Ben-Romdhane, &quot;Floorplan-aware Automated Synthesis \r\n        of Bus-based Communication Architectures&quot;, Proceedings of the Design \r\n        Automation Conference 2005 (DAC 2005), Anaheim, CA, June 2005. <b>(BEST \r\n        PAPER AWARD NOMINATION)</b></font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C144</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Banerjee, E. Bozorgzadeh, \r\n        and N.D. Dutt, &quot;Physically-aware HW-SW Partitioning for Reconfigurable \r\n        Architectures with Partial Dynamic Reconfiguration&quot;, Proceedings of the \r\n        Design Automation Conference 2005 (DAC 2005), Anaheim, CA, June 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C145</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">K. Lee, N. Dutt, and \r\n        N.Venkatasubramanian, &quot;An Experimental Study on Energy Consumption of \r\n        Video Encryption for Mobile Handheld Devices&quot; IEEE International \r\n        Conference on Multimedia &amp; Expo (ICME 2005), Amsterdam, The Netherlands, \r\n        July 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C146</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Pasricha, N.D. Dutt and M. \r\n        Ben-Romdhane, &quot;Using TLM for Exploring Bus-based SoC Communication \r\n        Architectures&quot;, Proceedings of IEEE 16th International Conference on \r\n        Application-specific Systems, Architectures and Processors (ASAP-2005), \r\n        Greece, July 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C147</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Gordon-Ross, F. Vahid and \r\n        N.D. Dutt, &quot;Fast Configurable-Cache Tuning with a Unified Second-Level \r\n        Cache&quot;, Proceedings of the International Symposium on Low Power \r\n        Electronics and Design (ISLPED-2005), San Diego, CA, August 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C148</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Shrivastava, E. Earlie, N. \r\n        Dutt, A. Nicolau, &quot;Aggregating Processor Free Time for Energy \r\n        Reduction&quot;, Proceedings of the International Symposium on \r\n        Hardware/Software Codesign and System Synthesis (CODES+ISSS 2005), \r\n        September 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C149</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">H. Oh, S. Ha and N. Dutt, \r\n        &quot;Shift Buffering Technique for Automatic Code Synthesis from Synchronous \r\n        Dataflow Graphs&quot;, Proceedings of the International Symposium on \r\n        Hardware/Software Codesign and System Synthesis (CODES+ISSS 2005), \r\n        September 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">C150</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Kejariwal, S. Gupta, A. \r\n        Nicolau, N. Dutt, and R. Gupta, &quot;Energy Analysis of Multimedia \r\n        Watermarking on Mobile Handheld Devices&quot;, Proceedings of the IEEE 2005 \r\n        3rd Workshop on Embedded Systems for Real Time Multimedia (ESTIMEDIA \r\n        2005), New York, September 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><span style=\"font-weight: 700\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">C151</font></span></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">A. Shrivastava, I. Issenin and \r\n        N.D. Dutt, &quot;Compilation Techniques for Energy Reduction In Horizontally \r\n        Partitioned Cache Architectures&quot;, Proc. Of the 2005 International \r\n        Conference on Compilers, Architectures and Synthesis for Embedded \r\n        Systems (CASES-2005), San Francisco, CA, September 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><span style=\"font-weight: 700\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">C152</font></span></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">H. Oh, N. Dutt and S. Ha, \r\n        &quot;Single Appearance Schedule with Dynamic Loop Count for Minimum Data \r\n        Buffer from Synchronous Dataflow Graphs&quot;, Proc. Of the 2005 \r\n        International Conference on Compilers, Architectures and Synthesis for \r\n        Embedded Systems (CASES-2005), San Francisco, CA, September 2005</font><p>&nbsp;</td>\r\n      </tr>\r\n    </table>\r\n  </tr>\r\n</table>\r\n\r\n<table border=\"2\" cellpadding=\"4\" cellspacing=\"4\" style=\"border:1px solid #000080; border-collapse: collapse\" width=\"701\" id=\"AutoNumber3\">\r\n  <tr>\r\n    <td width=\"100%\" bgcolor=\"#000080\">\r\n    <p align=\"center\"><b><font face=\"Arial\" size=\"2\" color=\"#FFCC00\">Workshops</font></b></tr>\r\n  <tr>\r\n    <td width=\"100%\">\r\n    <table border=\"0\" cellpadding=\"0\" cellspacing=\"0\" style=\"border-collapse: collapse\" bordercolor=\"#111111\" width=\"100%\" id=\"AutoNumber8\">\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W1</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. \r\n    Dutt, \ufffdA Language for Designer Controlled Behavioral Synthesis,\ufffd <i>1989 \r\n    ACM/IEEE Physical Design Workshop</i>, Long Beach, CA, May 2, 1989 (<i>Invitation-only \r\n    workshop</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W2</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. \r\n    Dutt, \ufffdAnnotated Textual State Tables: An Intermediate Representation for \r\n    Synthesis,\ufffd <i>IEEE Design Automation Workshop</i>, Scottsdale, AZ, Jan 22, \r\n    1990 (<i>Invitation-only workshop</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W3</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. \r\n    Dutt and J.R. Kipps, \ufffdBridging High Level Synthesis to RTL Technology \r\n    Libraries,\ufffd <i>ACM/IEEE Fifth International Workshop on High Level Synthesis</i>, \r\n    Buehlerhoehe, Germany, March 1991 (<i>Refereed by Program Committee</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W4</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P.K. \r\n    Jha and N.D. Dutt, \ufffdRapid Estimation for Parameterized Components in \r\n    High-Level Synthesis<i>,\ufffd ACM/IEEE Sixth International Workshop on High \r\n    Level Synthesis</i>, Dana Point, CA, November 1992 (<i>Refereed by Program \r\n    Committee</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W5</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">P.K. \r\n    Jha and N.D. Dutt, \ufffdGeneric Component Sets and Rapid Technology Projection \r\n    for High-Level Design Applications,\ufffd <i>The 4th ACM/IEEE Physical Design \r\n    Workshop</i>, Lake Arrowhead, CA, April 1993 (<i>Refereed by Program \r\n    Committee</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W6</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">C. \r\n    Ramachandran, P.K. Jha, F. Kurdahi and N.D. Dutt, \ufffdThe Effects of Variations \r\n    in Component Styles and Shapes on Functional Synthesis,\ufffd <i>Proceedings of \r\n    The International IFIP Workshop on Logic and Architecture Synthesis</i>, \r\n    Grenoble, France, December 1993. (<i>Refereed by Program Committee</i>)</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W7</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. \r\n    Dutt, \ufffdHigh-Level Synthesis for Real Architectures -- An Academic HLS View<i>,\ufffd \r\n    1994 IEEE Winter VLSI Workshop</i>, La Jolla, CA, April 1994&nbsp; (<i>Invited \r\n    talk</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W8</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">S. \r\n    Novack, A. Nicolau and N.D. Dutt, \ufffdA Unified Code Generation Approach Using \r\n    Mutation Scheduling,\ufffd <i>First Workshop on Code Generation for Embedded \r\n    Processors</i>, Schloss Dagstuhl, Germany, August 1994 (<i>Invited talk and \r\n    paper</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W9</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">D. \r\n    Kolson, A. Nicolau and N.D. Dutt, \ufffdRegister Allocation for Embedded \r\n    Processors with Non-Uniform Register Files,\ufffd <i>Second Workshop on Code \r\n    Generation for Embedded Processors</i>, Belgium, March 1996 (<i>Invited talk</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W10</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. Dutt, \r\n    \ufffdSoftware Synthesis for Embedded Systems: What\ufffds new?,\ufffd <i>1996 Dagstuhl \r\n    workshop on Design Automation for Embedded Systems</i>, Schloss Dagstuhl, \r\n    Germany, April 1996. (<i>Invited talk</i>)</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W11</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">N.D. \r\n    Dutt, Position Statement at the <i>National Science Foundation Workshop on \r\n    Future Research Directions in CAD for Electronic Systems</i>: \ufffdPutting the \r\n    `D\ufffd Back in CAD,\ufffd Seattle, WA, May 13-14, 1996.</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W12</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. \r\n    Halambi, A. Nicolau and N.D. Dutt, \ufffdRetaining Semantic Information for \r\n    Improved Code Generation<i>,\ufffd Third Workshop on Code Generation for Embedded \r\n    Processors</i>, Haus Bommerholz, Witten, Germany, March 1998 (<i>Invited \r\n    talk</i>). </span>\r\n        <p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W13</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">P. \r\n    Gr\ufffdn, A. Nicolau &amp; N.D. Dutt, &quot;Automatic Generation of a Software Toolkit \r\n    from EXPRESSION,&quot; <i>Fourth Workshop on Software and Compilers for Embedded \r\n    Systems, </i>St. Goar, Germany, August 1999.&nbsp; </span><i>\r\n    <span style=\"font-size: 9pt\">(Invited talk).</span></i></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W14</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-size: 9pt; font-family: Arial\">A. \r\n    Halambi, N.D. Dutt and A. Nicolau, &quot;Customizing Software Toolkits for \r\n    Embedded System-On-Chip,&quot; <i>International IFIP Workshop on Distributed and \r\n    Parallel Embedded Systems</i>(DIPES2000), Paderborn University, Germany, \r\n    October 2000. (<i>Refereed by Program Committee</i>)</span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W15</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">P. \r\n    Grun, N.D. Dutt and A. Nicolau, &quot;Aggressive Memory-Aware Compilation,&quot; <i>\r\n    The 2nd Workshop on Intelligent Memory Systems,</i> In conjunction with <i>\r\n    ASPLOS-IX</i>, Boston Massachusetts, November 12, 2000 </span><i>\r\n    <span style=\"font-size: 9pt\">(Reviewed by Program Committee)</span></i></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W16</span></font></td>\r\n        <td width=\"600\" align=\"justify\"><span style=\"font-family: Arial\"><span style=\"font-size: 9pt\">A. \r\n    Halambi, A. Shrivastava, N.D. Dutt and A. Nicolau, &quot;A Customizable Compiler \r\n    Framework for Embedded Systems,&quot; <i>Fifth Workshop on Software and Compilers \r\n    for Embedded Systems (SCOPES 2001),</i> St. Goar, Germany, March 2001 </span>\r\n    <i><span style=\"font-size: 9pt\">(Reviewed by Program Committee).</span></i></span><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W17</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">P. Mishra, F. Rousseau, N.D. Dutt and A. Nicolau, \r\n    \ufffdArchitecture Description Language Driven Design Space Exploration in the \r\n    Presence of Coprocessors,\ufffd <i>Proceedings of the 10<sup>th</sup>&nbsp; </i>(SASIMI \r\n    2001), October 2001. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W18</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">P. Mishra, N. Krishnamurthy, N. Dutt and M. Abadir, \ufffdA \r\n    Property Checking Approach to Microprocessor Verification using Symbolic \r\n    Simulation,\ufffd <i>Microprocessor Test and Verification (MTV),</i> Austin, \r\n    Texas, June 2002. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W19</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">R.&nbsp; Cornea, S. Mohapatra, N.D. Dutt, R.K. Gupta, I. Kreuger, \r\n    A. Nicolau, D. Schmidt, S.K. Shukla, and N. Venkatasubramanian, \ufffdA \r\n    Model-Based Approach to System Specification for Distributed Real-time and \r\n    Embedded Systems,\ufffd <i>9th IEEE Real-time/Embedded Technology and \r\n    Applications Symposium Workshop on Model-Driven Embedded Systems, (RTAS 2003</i>), \r\n    Washington, D.C., May 2003.(<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W20</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Mohapatra, R. Cornea,&nbsp; N.D. Dutt, A. Nicolau, and N. \r\n    Venkatasubramanian, \ufffdPower-Aware Multimedia Streaming in Heterogenous \r\n    Multi-User Environments,\ufffd<i> IFIP/IEEE International Workshop on&nbsp;&nbsp; \r\n    Concurrent Information Processing and Computing (CIPC 2003</i>)&nbsp; Sinaia, \r\n    Romania, July 2003. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W21</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">R. Cornea, N.D. Dutt, R. \r\n        Gupta, S. Mohapatra, A. Nicolau, C. Pereira, S. Shukla and N.&nbsp;Venkatasubramanian, \r\n        \ufffdServiceFORGE: A Software Architecture for Power and Quality Aware \r\n        Services,\ufffd <i>International Workshop on Service-Based Software \r\n        Engineering (co-located with Formal Methods in Europe \ufffd FME)</i>, Pisa, \r\n        Italy, September 2003. (Refereed by Program Committee)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W22</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">S. Pasricha, S. Mohapatra, M. Luthra, N.D. Dutt and N. \r\n    Venkatasubramanian, \ufffdReducing Backlight Power Consumption for Streaming \r\n    Video Applications on Mobile Handheld Devices,\ufffd First Workshop on Embedded \r\n    Systems for Real-Time Multimedia, Newport Beach, CA, October 3-4 2003. (<i>Refereed \r\n    by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W23</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">H. Tomiyama, H. Takada and&nbsp; N.D. Dutt, \ufffdData Organization \r\n    Exploration for Low Energy Address Buses,\ufffd First Workshop on Embedded \r\n    Systems for Real-Time Multimedia, Newport Beach, CA, October 3-4 2003. (<i>Refereed \r\n    by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W24</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">N. Bansal, S. Gupta, N.D. Dutt and A. Nicolau, \ufffdAnalysis \r\n    of&nbsp; Coarse-Grain Reconfigurable Architectures with Different Processing \r\n    Element Configurations,\ufffd Second Workshop on Application-Specific Processors \r\n    (WASP\ufffd03), San Diego, CA, Dec. 2003. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W25</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\">R. Cornea,&nbsp; S. Mohapatra, N.D. Dutt, A. Nicolau, and N. \r\n    Venkatasubramanian, \ufffdManaging Cross-Layer Constraints for Interactive Mobile \r\n    Multimedia,\ufffd<i> Workshop on&nbsp;&nbsp; Constraint-aware Embedded Software,</i>&nbsp; \r\n    Cancun, December 2003. (<i>Refereed by Program Committee</i>)</font><p>&nbsp;</td>\r\n      </tr>\r\n      <tr>\r\n        <td width=\"70\" align=\"left\" valign=\"top\"><font face=\"Arial\">\r\n        <span style=\"font-size: 9pt; font-weight: 700\">W26</span></font></td>\r\n        <td width=\"600\" align=\"justify\">\r\n        <font face=\"Arial\" style=\"font-size: 9pt\"><span class=\"spelle\">P.</span> <span class=\"spelle\">Biswas</span>,\r\n    <span class=\"spelle\">S.</span> <span class=\"spelle\">Banerjee</span>,\r\n    <span class=\"spelle\">N.</span> <span class=\"spelle\">Dutt, L</span>.\r\n    <span class=\"spelle\">Pozzi</span>,&nbsp; and P. <span class=\"spelle\">Ienne</span>,<i>\r\n    </i>&nbsp;\ufffdFast Automated Generation of High-Quality Instruction Set Extensions \r\n    for Processor Customization,\ufffd Third Workshop on Application-Specific \r\n    Processors (WASP\ufffd04), Stockholm, Sweden, September 2004. (<i>Refereed by \r\n    Program Committee</i>)</font></td>\r\n      </tr>\r\n    </table>\r\n  </tr>\r\n</table>\r\n\r\n<br>\r\n<table border=\"0\" cellpadding=\"0\" cellspacing=\"0\" style=\"border-collapse: collapse\" bordercolor=\"#111111\" width=\"698\" id=\"AutoNumber7\">\r\n  <tr>\r\n    <td width=\"100%\">\r\n    <p align=\"center\">\r\n<font size=\"1\" face=\"Arial\"><a href=\"http://www.ics.uci.edu/~aces/index.htm\">Home</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/projects.htm\">Projects</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/publications.htm\">Publications</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/news.htm\">News &amp; Events</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/people.htm\">People</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/sponsors.htm\">Sponsors</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/downloads.htm\">Downloads</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/links.htm\">Links</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/joinaces.htm\">Join ACES</a> | \r\n<a href=\"http://www.ics.uci.edu/~aces/aboutus.htm\">About Us</a></font></p>\r\n    </td>\r\n  </tr>\r\n</table>\r\n<br><table border=\"0\" cellspacing=\"1\" width=\"696\" id=\"AutoNumber2\" align=\"left\">\r\n    <tr>\r\n      <td width=\"692\" align=\"center\">\r\n<address align=\"center\">\r\n<span style=\"font-style: normal\">\r\n<!--webbot CLIENTSIDE \r\nbot=\"Ws4FpEx\" MODULEID=\"'navbars (Project)\\ACES.xws'\" PREVIEW=\"&lt;img src='images/ACES.gif?1935C307' editor='Webstyle4' border='0'&gt;\" startspan  --><img src=\"images/ACES.gif?1935C307\" editor=\"Webstyle4\" border=\"0\"><!--webbot \r\nbot=\"Ws4FpEx\" endspan  --></span></address>\r\n<address align=\"center\">\r\n  <font size=\"1\">Please e-mail your comments and suggestions to Sudeep Pasricha \r\n  (<a href=\"mailto:sudeep@ics.uci.edu\">sudeep@ics.uci.edu</a>) <br>\r\n  \ufffd Copyright 1997-2004 ACES-UCI. All rights reserved </font></address>\r\n  <!-- Begin Nedstat Basic code -->\r\n<!-- Title: conf -->\r\n<!-- URL: http://www.ics.uci.edu/~aces/conferences.htm -->\r\n<script language=\"JavaScript\" type=\"text/javascript\" src=\"http://m1.nedstatbasic.net/basic.js\">\r\n</script>\r\n<script language=\"JavaScript\" type=\"text/javascript\" >\r\n<!--\r\nnedstatbasic(\"ADHW8w20pjGshv/rbpYCQ8ttZA3w\", 0);\r\n// -->\r\n</script>\r\n<noscript>\r\n<a target=\"_blank\" href=\"http://www.nedstatbasic.net/stats?ADHW8w20pjGshv/rbpYCQ8ttZA3w\"><img\r\nsrc=\"http://m1.nedstatbasic.net/n?id=ADHW8w20pjGshv/rbpYCQ8ttZA3w\"\r\nborder=\"0\" width=\"18\" height=\"18\"\r\nalt=\"Nedstat Basic - Free web site statistics\r\nPersonal homepage website counter\"></a><br>\r\n<a target=\"_blank\" href=\"http://www.nedstatbasic.net/\">Free counter</a></noscript>\r\n<!-- End Nedstat Basic code -->\r\n      </td>\r\n    </tr>\r\n  </table>\r\n\r\n&nbsp;</body></html>", "id": 9973.0}