/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [15:0] _00_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [21:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [13:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [4:0] celloutsig_1_14z;
  wire [8:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [16:0] celloutsig_1_19z;
  wire [8:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [3:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [30:0] celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [6:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_1z[8] & celloutsig_1_2z);
  assign celloutsig_1_10z = ~celloutsig_1_3z;
  assign celloutsig_0_12z = ~celloutsig_0_3z;
  assign celloutsig_1_18z = ~((celloutsig_1_0z | celloutsig_1_10z) & (celloutsig_1_17z[0] | celloutsig_1_4z[2]));
  assign celloutsig_0_5z = celloutsig_0_0z | ~(celloutsig_0_1z);
  assign celloutsig_1_0z = in_data[138] | ~(in_data[101]);
  assign celloutsig_0_2z = in_data[75] | ~(celloutsig_0_0z);
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _00_ <= 16'h0000;
    else _00_ <= { celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_10z[6:3], celloutsig_0_10z[3], celloutsig_0_10z[1], celloutsig_0_4z, celloutsig_0_17z } == { celloutsig_0_9z[5:4], celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_8z = { celloutsig_1_7z[2:1], celloutsig_1_0z } == celloutsig_1_6z[16:14];
  assign celloutsig_0_0z = in_data[59:49] > in_data[81:71];
  assign celloutsig_0_4z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z } > { in_data[66:64], celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } > { in_data[23], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_7z = in_data[60:50] && { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_11z = { celloutsig_0_9z[4:1], celloutsig_0_5z } && { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_1_14z = in_data[154:150] % { 1'h1, celloutsig_1_4z[2:0], celloutsig_1_10z };
  assign celloutsig_1_7z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_2z } % { 1'h1, celloutsig_1_4z[2:0], celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_9z = celloutsig_1_0z ? { celloutsig_1_1z[6:1], 1'h1 } : { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_4z };
  assign celloutsig_1_19z = celloutsig_1_9z[3] ? { celloutsig_1_14z[3:2], celloutsig_1_1z, celloutsig_1_7z } : { in_data[134:121], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_0_16z = celloutsig_0_9z[5] ? { celloutsig_0_9z[2], celloutsig_0_1z, celloutsig_0_15z } : { celloutsig_0_14z[18:17], celloutsig_0_12z };
  assign celloutsig_0_21z = celloutsig_0_3z ? _00_[14:1] : { celloutsig_0_16z, celloutsig_0_12z, 1'h0, celloutsig_0_19z, celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_9z[2:0], celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_12z } !== { celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_1_2z = { in_data[147:146], celloutsig_1_0z } !== celloutsig_1_1z[4:2];
  assign celloutsig_1_4z = ~ { celloutsig_1_1z[4:2], celloutsig_1_2z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_2z } | { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_1z = { in_data[108:101], celloutsig_1_0z } | in_data[156:148];
  assign celloutsig_0_17z = | { celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_13z };
  assign celloutsig_0_15z = ~^ { celloutsig_0_9z[5:1], celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_22z = ~^ _00_[12:10];
  assign celloutsig_1_17z = { celloutsig_1_4z[2:0], celloutsig_1_7z } <<< { celloutsig_1_1z[0], celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_6z = { in_data[139:118], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_4z } <<< { in_data[166:148], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_0_14z = { celloutsig_0_10z[5:3], celloutsig_0_10z[3], celloutsig_0_10z[1:0], celloutsig_0_1z, celloutsig_0_10z[6:3], celloutsig_0_10z[3], celloutsig_0_10z[1:0], celloutsig_0_7z, celloutsig_0_10z[6:3], celloutsig_0_10z[3], celloutsig_0_10z[1:0] } - { in_data[37:19], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_13z };
  assign celloutsig_0_3z = ~((celloutsig_0_0z & celloutsig_0_0z) | celloutsig_0_0z);
  assign celloutsig_0_8z = ~((celloutsig_0_7z & in_data[22]) | (celloutsig_0_3z & celloutsig_0_7z));
  assign celloutsig_0_1z = ~((celloutsig_0_0z & in_data[65]) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_1_5z = ~((celloutsig_1_4z[2] & in_data[110]) | (celloutsig_1_1z[0] & celloutsig_1_3z));
  assign { celloutsig_0_10z[0], celloutsig_0_10z[3], celloutsig_0_10z[6:4], celloutsig_0_10z[1] } = ~ { celloutsig_0_8z, celloutsig_0_1z, in_data[46:44], celloutsig_0_0z };
  assign celloutsig_0_10z[2] = celloutsig_0_10z[3];
  assign { out_data[128], out_data[112:96], out_data[45:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_21z, celloutsig_0_22z };
endmodule
